Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date              : Thu Dec  5 03:21:42 2024
| Host              : JOHNHOFMEYRA870 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file mipi_to_hdmi_top_timing_summary_routed.rpt -pb mipi_to_hdmi_top_timing_summary_routed.pb -rpx mipi_to_hdmi_top_timing_summary_routed.rpx -warn_on_violation
| Design            : mipi_to_hdmi_top
| Device            : xcku3p-ffva676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : I
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    9           
TIMING-7   Critical Warning  No common node between related clocks                             7           
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs         2           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
SYNTH-9    Warning           Small multiplier                                                  12          
TIMING-15  Warning           Large hold violation                                              1           
TIMING-16  Warning           Large setup violation                                             1           
TIMING-18  Warning           Missing input or output delay                                     6           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  1           
XDCB-4     Warning           create_clock constraint set on both sides of diff pair port       1           
XDCH-2     Warning           Same min and max delay values on IO port                          8           
CLKC-56    Advisory          MMCME4 with global clock driver has no LOC                        1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (31)
7. checking multiple_clock (500)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (500)
--------------------------------
 There are 500 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.092       -2.092                      1                 1832       -1.097       -1.623                      5                 1832       -1.667       -5.001                       3                   973  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
csi                     {0.000 1.250}        2.500           400.000         
  link_n_0_1            {0.000 5.000}        10.000          100.000         
csi2                    {1.250 2.500}        2.500           400.000         
  link_n_0              {0.000 5.000}        10.000          100.000         
sys_clk_p               {0.000 2.500}        5.000           200.000         
  clk_148_5m_clk_wiz_0  {0.000 3.367}        6.734           148.500         
  clk_27m_clk_wiz_0     {0.000 18.519}       37.037          27.000          
  clk_297m_clk_wiz_0    {0.000 1.684}        3.367           297.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
csi                           0.227        0.000                      0                    4       -0.113       -0.379                      4                    4        0.492        0.000                       0                    10  
  link_n_0_1                  6.716        0.000                      0                 1122        0.238        0.000                      0                 1122        3.560        0.000                       0                   486  
csi2                                                                                                                                                                      0.489        0.000                       0                    10  
  link_n_0                    6.716        0.000                      0                 1122        0.238        0.000                      0                 1122        3.560        0.000                       0                   486  
sys_clk_p                     4.129        0.000                      0                   25        0.044        0.000                      0                   25       -1.667       -5.001                       3                    15  
  clk_148_5m_clk_wiz_0        4.776        0.000                      0                  399        0.022        0.000                      0                  399        2.825        0.000                       0                   300  
  clk_27m_clk_wiz_0          34.264        0.000                      0                  224        0.030        0.000                      0                  224       18.244        0.000                       0                   135  
  clk_297m_clk_wiz_0          2.544        0.000                      0                   25        0.090        0.000                      0                   25        1.409        0.000                       0                    27  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
link_n_0              link_n_0_1                  6.517        0.000                      0                 1122        0.024        0.000                      0                 1122  
csi                   csi2                        0.428        0.000                      0                    4       -0.150       -0.526                      4                    4  
link_n_0_1            link_n_0                    6.519        0.000                      0                 1122        0.021        0.000                      0                 1122  
link_n_0_1            sys_clk_p                   5.045        0.000                      0                    1       -1.097       -1.097                      1                    1  
link_n_0              sys_clk_p                   5.044        0.000                      0                    1       -1.096       -1.096                      1                    1  
link_n_0_1            clk_148_5m_clk_wiz_0       -2.090       -2.090                      1                    1        0.028        0.000                      0                    1  
link_n_0              clk_148_5m_clk_wiz_0       -2.092       -2.092                      1                    1        0.030        0.000                      0                    1  
clk_148_5m_clk_wiz_0  clk_297m_clk_wiz_0          1.629        0.000                      0                   24        0.095        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_27m_clk_wiz_0  clk_27m_clk_wiz_0       35.050        0.000                      0                   29        0.441        0.000                      0                   29  
**async_default**  sys_clk_p          link_n_0                 3.310        0.000                      0                    2        0.353        0.000                      0                    2  
**async_default**  sys_clk_p          link_n_0_1               3.309        0.000                      0                    2        0.354        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_148_5m_clk_wiz_0                        
(none)                clk_27m_clk_wiz_0                           
(none)                clk_297m_clk_wiz_0                          
(none)                link_n_0                                    
(none)                link_n_0_1                                  
(none)                                      clk_148_5m_clk_wiz_0  
(none)                                      clk_27m_clk_wiz_0     
(none)                                      clk_297m_clk_wiz_0    
(none)                                      csi                   
(none)                                      csi2                  
(none)                                      link_n_0              
(none)                                      link_n_0_1            
(none)                                      sys_clk_p             


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi

Setup :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.113ns,  Total Violation       -0.379ns
PW    :            0  Failing Endpoints,  Worst Slack        0.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (required time - arrival time)
  Source:                 dphy_d2_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.780ns  (logic 0.587ns (75.244%)  route 0.193ns (24.756%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.930ns = ( 3.430 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD21                                              0.000     2.250 f  dphy_d2_i[0] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d2phy/inbuf/IB
    HPIOBDIFFINBUF_X0Y41 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.440     2.790 r  mipi/link/d2phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.840    mipi/link/d2phy/inbuf/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.840 r  mipi/link/d2phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.883    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     3.030 r  mipi/link/d2phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.030    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     2.891 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.931    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.931 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     3.081    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.098 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.430    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.430    
                         clock uncertainty           -0.235     3.194    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.256    mipi/link/d2phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.256    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 dphy_d1_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.763ns  (logic 0.569ns (74.558%)  route 0.194ns (25.442%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.930ns = ( 3.430 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD19                                              0.000     2.250 f  dphy_d1_i[0] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d1phy/inbuf/IB
    HPIOBDIFFINBUF_X0Y38 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.421     2.771 r  mipi/link/d1phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.821    mipi/link/d1phy/inbuf/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.821 r  mipi/link/d1phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.044     2.865    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.148     3.013 r  mipi/link/d1phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.013    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     2.891 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.931    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.931 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     3.081    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.098 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.430    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.430    
                         clock uncertainty           -0.235     3.194    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.057     3.251    mipi/link/d1phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.251    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 dphy_d3_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.780ns  (logic 0.585ns (74.990%)  route 0.195ns (25.010%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.930ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.930ns = ( 3.430 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC21                                              0.000     2.250 f  dphy_d3_i[0] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d3phy/inbuf/IB
    HPIOBDIFFINBUF_X0Y40 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     2.788 r  mipi/link/d3phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.838    mipi/link/d3phy/inbuf/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.838 r  mipi/link/d3phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     2.883    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     3.030 r  mipi/link/d3phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.030    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     2.891 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.931    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.931 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     3.081    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.098 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.430    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.430    
                         clock uncertainty           -0.235     3.194    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.076     3.270    mipi/link/d3phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.270    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.266ns  (required time - arrival time)
  Source:                 dphy_d0_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi rise@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.743ns  (logic 0.550ns (74.018%)  route 0.193ns (25.982%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.932ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.932ns = ( 3.432 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.334ns (routing 0.000ns, distribution 0.334ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    Y20                                               0.000     2.250 f  dphy_d0_i[0] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d0phy/inbuf/IB
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.403     2.753 r  mipi/link/d0phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.803    mipi/link/d0phy/inbuf/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.803 r  mipi/link/d0phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.846    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.993 r  mipi/link/d0phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.993    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        2.500     2.500 r  
    AA19                                              0.000     2.500 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     2.891 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.931    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.931 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     3.081    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.098 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.334     3.432    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.432    
                         clock uncertainty           -0.235     3.196    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.258    mipi/link/d0phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.258    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  0.266    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.113ns  (arrival time - required time)
  Source:                 dphy_d0_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.799ns  (logic 0.650ns (81.358%)  route 0.149ns (18.642%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 3.020 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.611ns (routing 0.001ns, distribution 0.610ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_d0_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d0phy/inbuf/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     2.850 r  mipi/link/d0phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.890    mipi/link/d0phy/inbuf/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.890 r  mipi/link/d0phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.920    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     3.049 r  mipi/link/d0phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.049    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     1.996 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.046    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.046 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.381    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.409 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.611     3.020    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     3.020    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     3.163    mipi/link/d0phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -3.163    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                 -0.113    

Slack (VIOLATED) :        -0.095ns  (arrival time - required time)
  Source:                 dphy_d3_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.829ns  (logic 0.680ns (82.029%)  route 0.149ns (17.971%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 3.021 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.612ns (routing 0.001ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AB21                                              0.000     2.250 r  dphy_d3_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d3phy/inbuf/I
    HPIOBDIFFINBUF_X0Y40 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     2.880 r  mipi/link/d3phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.920    mipi/link/d3phy/inbuf/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.920 r  mipi/link/d3phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.950    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     3.079 r  mipi/link/d3phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.079    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     1.996 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.046    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.046 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.381    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.409 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.612     3.021    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     3.021    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.153     3.174    mipi/link/d3phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -3.174    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                 -0.095    

Slack (VIOLATED) :        -0.090ns  (arrival time - required time)
  Source:                 dphy_d1_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.813ns  (logic 0.665ns (81.798%)  route 0.148ns (18.202%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 3.019 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_d1_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d1phy/inbuf/I
    HPIOBDIFFINBUF_X0Y38 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     2.865 r  mipi/link/d1phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.905    mipi/link/d1phy/inbuf/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.905 r  mipi/link/d1phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.934    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     3.063 r  mipi/link/d1phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.063    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     1.996 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.046    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.046 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.381    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.409 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.610     3.019    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     3.019    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.134     3.153    mipi/link/d1phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -3.153    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                 -0.090    

Slack (VIOLATED) :        -0.081ns  (arrival time - required time)
  Source:                 dphy_d2_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             csi
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi fall@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.830ns  (logic 0.682ns (82.179%)  route 0.148ns (17.821%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.769ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.769ns = ( 3.019 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_d2_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d2phy/inbuf/I
    HPIOBDIFFINBUF_X0Y41 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     2.882 r  mipi/link/d2phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.922    mipi/link/d2phy/inbuf/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.922 r  mipi/link/d2phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.951    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     3.080 r  mipi/link/d2phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.080    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi fall edge)        1.250     1.250 f  
    AA19                                              0.000     1.250 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     1.996 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.046    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.046 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.381    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.409 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.610     3.019    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     3.019    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     3.162    mipi/link/d2phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                 -0.081    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { dphy_clk_i[1] }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     BUFGCE/I         n/a              1.290         2.500       1.210      BUFGCE_X0Y40          mipi/link/clkphy/bit_clk_buf/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.500       1.429      BUFGCE_DIV_X0Y7       mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.272       0.492      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.271       0.493      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.271       0.493      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.270       0.494      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.243       0.507      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.242       0.508      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.241       0.509      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.241       0.509      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.276       0.699      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.275       0.700      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  link_n_0_1
  To Clock:  link_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.573ns (18.354%)  route 2.549ns (81.646%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.038    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.119 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.104    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.177 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.448    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.571 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.931    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.079 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.424    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.572 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.588     5.160    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.752    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                         clock pessimism              0.218    11.970    
                         clock uncertainty           -0.035    11.935    
    SLICE_X3Y89          FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    11.876    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.876    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.573ns (18.360%)  route 2.548ns (81.640%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.038    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.119 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.104    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.177 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.448    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.571 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.931    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.079 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.424    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.572 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.587     5.159    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.752    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/C
                         clock pessimism              0.218    11.970    
                         clock uncertainty           -0.035    11.935    
    SLICE_X3Y89          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.875    mipi/link/gen_bytealign[0].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.573ns (19.454%)  route 2.372ns (80.546%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.038    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.119 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.104    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.177 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.448    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.571 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.931    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.079 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.424    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.572 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.411     4.983    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.661    11.745    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                         clock pessimism              0.218    11.962    
                         clock uncertainty           -0.035    11.927    
    SLICE_X3Y90          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.867    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.867    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.458ns (15.989%)  route 2.406ns (84.011%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 11.746 - 10.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.071    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.149 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.886    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.986 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.441    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.529 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.807    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.856 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.170    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.313 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.622     4.935    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.746    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                         clock pessimism              0.268    12.014    
                         clock uncertainty           -0.035    11.979    
    SLICE_X1Y93          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.918    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.918    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.546ns (19.343%)  route 2.277ns (80.657%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 11.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.009ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.069    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.148 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.669    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.805 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.341    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.438 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.889    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.988 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.137    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.272 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.619     4.891    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.674    11.758    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/C
                         clock pessimism              0.268    12.026    
                         clock uncertainty           -0.035    11.990    
    SLICE_X2Y100         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.930    mipi/link/gen_bytealign[3].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.546ns (19.915%)  route 2.196ns (80.085%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 11.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.069    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.148 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.669    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.805 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.341    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.438 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.889    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.988 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.137    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.272 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.538     4.810    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675    11.759    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/C
                         clock pessimism              0.217    11.976    
                         clock uncertainty           -0.035    11.941    
    SLICE_X3Y100         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.881    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.881    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.458ns (16.233%)  route 2.363ns (83.767%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 11.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.009ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.071    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.149 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.886    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.986 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.441    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.529 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.807    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.856 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.170    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.313 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.579     4.892    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.673    11.757    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/C
                         clock pessimism              0.305    12.062    
                         clock uncertainty           -0.035    12.026    
    SLICE_X1Y94          FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.965    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.458ns (16.569%)  route 2.306ns (83.431%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.009ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.071    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.149 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.886    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.986 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.441    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.529 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.807    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.856 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.170    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.313 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.522     4.835    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.666    11.749    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/C
                         clock pessimism              0.268    12.017    
                         clock uncertainty           -0.035    11.982    
    SLICE_X1Y95          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.921    mipi/link/gen_bytealign[1].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.921    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.557ns (20.719%)  route 2.131ns (79.281%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.795ns (routing 0.010ns, distribution 0.785ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.009ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.795     2.077    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X3Y103         FDRE                                         r  mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.156 f  mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/Q
                         net (fo=3, routed)           0.359     2.515    mipi/link/gen_bytealign[2].ba/last_byte_reg_n_0_[4]
    SLICE_X3Y104         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     2.672 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_6__1/O
                         net (fo=9, routed)           0.486     3.158    mipi/link/gen_bytealign[2].ba/data_offs[2]_i_6__1_n_0
    SLICE_X2Y103         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.281 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_9__1/O
                         net (fo=4, routed)           0.349     3.631    mipi/link/gen_bytealign[2].ba/was_found124_out
    SLICE_X2Y102         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.779 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_3__1/O
                         net (fo=2, routed)           0.431     4.210    mipi/link/gen_bytealign[2].ba/data_offs[2]_i_3__1_n_0
    SLICE_X3Y99          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.260 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_1__0/O
                         net (fo=3, routed)           0.505     4.765    mipi/link/gen_bytealign[2].ba/data_offs
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.665    11.749    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
                         clock pessimism              0.217    11.966    
                         clock uncertainty           -0.035    11.931    
    SLICE_X2Y102         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.871    mipi/link/gen_bytealign[2].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.871    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.546ns (20.352%)  route 2.137ns (79.648%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 11.756 - 10.000 ) 
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.672ns (routing 0.009ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.069    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.148 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.669    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.805 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.341    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.438 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.889    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.988 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.137    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.272 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.479     4.751    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.672    11.756    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                         clock pessimism              0.268    12.024    
                         clock uncertainty           -0.035    11.988    
    SLICE_X2Y100         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.928    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.928    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  7.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.078ns (26.009%)  route 0.222ns (73.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.449     1.118    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.156 r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/Q
                         net (fo=31, routed)          0.214     1.370    mipi/unpack10/byte_count_int__0[1]
    SLICE_X9Y97          LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.040     1.410 r  mipi/unpack10/FSM_sequential_byte_count_int[2]_i_2/O
                         net (fo=1, routed)           0.008     1.418    mipi/unpack10/byte_count_int__1[2]
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.361    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/C
                         clock pessimism             -0.228     1.133    
    SLICE_X9Y97          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.180    mipi/unpack10/FSM_sequential_byte_count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.079ns (25.598%)  route 0.230ns (74.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      0.433ns (routing 0.007ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.433     1.102    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.141 f  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.213     1.354    mipi/link/gen_bytealign[1].ba/data_offs_reg_n_0_[2]
    SLICE_X2Y94          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     1.394 r  mipi/link/gen_bytealign[1].ba/data_out[7]_i_1__0/O
                         net (fo=1, routed)           0.017     1.411    mipi/link/gen_bytealign[1].ba/data_out[7]_i_1__0_n_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.346    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_out_reg[7]/C
                         clock pessimism             -0.221     1.125    
    SLICE_X2Y94          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.171    mipi/link/gen_bytealign[1].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 mipi/depacket/bytes_read_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/depacket/bytes_read_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.089ns (30.436%)  route 0.203ns (69.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.448ns (routing 0.007ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.007ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.448     1.117    mipi/depacket/in_line_d_reg_0
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.156 r  mipi/depacket/bytes_read_reg[4]/Q
                         net (fo=7, routed)           0.186     1.343    mipi/depacket/bytes_read_reg_n_0_[4]
    SLICE_X8Y99          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     1.393 r  mipi/depacket/bytes_read[4]_i_1/O
                         net (fo=1, routed)           0.017     1.410    mipi/depacket/bytes_read__0[4]
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.508     1.358    mipi/depacket/in_line_d_reg_0
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/C
                         clock pessimism             -0.235     1.123    
    SLICE_X8Y99          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.169    mipi/depacket/bytes_read_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.098ns (27.866%)  route 0.254ns (72.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      0.432ns (routing 0.007ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.007ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.432     1.102    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.141 r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/Q
                         net (fo=10, routed)          0.237     1.377    mipi/link/gen_bytealign[2].ba/data_offs_reg_n_0_[1]
    SLICE_X3Y102         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.059     1.436 r  mipi/link/gen_bytealign[2].ba/data_out[1]_i_1__1/O
                         net (fo=1, routed)           0.017     1.453    mipi/link/gen_bytealign[2].ba/data_out[1]_i_1__1_n_0
    SLICE_X3Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.351    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X3Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/C
                         clock pessimism             -0.191     1.160    
    SLICE_X3Y102         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.206    mipi/link/gen_bytealign[2].ba/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.074ns (23.364%)  route 0.243ns (76.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.007ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.449     1.118    mipi/link/wordalign/valid_out_reg_1
    SLICE_X6Y95          FDRE                                         r  mipi/link/wordalign/word_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 r  mipi/link/wordalign/word_out_reg[10]/Q
                         net (fo=9, routed)           0.217     1.374    mipi/link/wordalign/word_out_reg[31]_0[10]
    SLICE_X5Y94          LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     1.409 r  mipi/link/wordalign/dout_int[34]_i_1/O
                         net (fo=1, routed)           0.026     1.435    mipi/unpack10/dout_int_reg[39]_2[2]
    SLICE_X5Y94          FDRE                                         r  mipi/unpack10/dout_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.514     1.363    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y94          FDRE                                         r  mipi/unpack10/dout_int_reg[34]/C
                         clock pessimism             -0.223     1.141    
    SLICE_X5Y94          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.187    mipi/unpack10/dout_int_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/valid_dly_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/taps_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.099ns (28.054%)  route 0.254ns (71.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      0.452ns (routing 0.007ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.452     1.122    mipi/link/wordalign/valid_out_reg_1
    SLICE_X7Y100         FDRE                                         r  mipi/link/wordalign/valid_dly_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.162 r  mipi/link/wordalign/valid_dly_2_reg[1]/Q
                         net (fo=4, routed)           0.228     1.390    mipi/link/wordalign/p_7_in
    SLICE_X5Y100         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.059     1.449 r  mipi/link/wordalign/taps[1][1]_i_1/O
                         net (fo=1, routed)           0.026     1.475    mipi/link/wordalign/taps[1][1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.519     1.368    mipi/link/wordalign/valid_out_reg_1
    SLICE_X5Y100         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/C
                         clock pessimism             -0.191     1.177    
    SLICE_X5Y100         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.223    mipi/link/wordalign/taps_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.062ns (19.767%)  route 0.252ns (80.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      0.438ns (routing 0.007ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.007ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.438     1.108    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.147 f  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.237     1.383    mipi/link/gen_bytealign[3].ba/data_offs_reg_n_0_[2]
    SLICE_X2Y99          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.406 r  mipi/link/gen_bytealign[3].ba/data_out[7]_i_1__2/O
                         net (fo=1, routed)           0.015     1.421    mipi/link/gen_bytealign[3].ba/data_out[7]_i_1__2_n_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.492     1.342    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_out_reg[7]/C
                         clock pessimism             -0.221     1.121    
    SLICE_X2Y99          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.167    mipi/link/gen_bytealign[3].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mipi/unpack10/bytes_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.096ns (29.358%)  route 0.231ns (70.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.007ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.453     1.122    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y98          FDRE                                         r  mipi/unpack10/bytes_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.159 r  mipi/unpack10/bytes_int_reg[23]/Q
                         net (fo=1, routed)           0.207     1.366    mipi/unpack10/bytes_int_reg_n_0_[23]
    SLICE_X5Y99          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     1.425 r  mipi/unpack10/dout_int[23]_i_1/O
                         net (fo=1, routed)           0.024     1.449    mipi/unpack10/dout_int[23]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  mipi/unpack10/dout_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.518     1.367    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y99          FDRE                                         r  mipi/unpack10/dout_int_reg[23]/C
                         clock pessimism             -0.223     1.145    
    SLICE_X5Y99          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.191    mipi/unpack10/dout_int_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.080ns (24.247%)  route 0.250ns (75.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      0.430ns (routing 0.007ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.430     1.100    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.139 f  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.234     1.373    mipi/link/gen_bytealign[0].ba/data_offs_reg_n_0_[2]
    SLICE_X3Y91          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     1.414 r  mipi/link/gen_bytealign[0].ba/data_out[7]_i_1/O
                         net (fo=1, routed)           0.016     1.430    mipi/link/gen_bytealign[0].ba/p_0_out[7]
    SLICE_X3Y91          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.347    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y91          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/C
                         clock pessimism             -0.222     1.125    
    SLICE_X3Y91          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.171    mipi/link/gen_bytealign[0].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_unpacked_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.038ns (11.765%)  route 0.285ns (88.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.453     1.122    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y97          FDRE                                         r  mipi/unpack10/dout_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.160 r  mipi/unpack10/dout_int_reg[21]/Q
                         net (fo=1, routed)           0.285     1.445    mipi/unpack10/mipi_unpack[27]
    SLICE_X6Y98          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.512     1.361    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y98          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[27]/C
                         clock pessimism             -0.223     1.139    
    SLICE_X6Y98          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.186    mipi/unpack10/dout_unpacked_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.186    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         link_n_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/FIFO_RD_CLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  csi2
  To Clock:  csi2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.489ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         csi2
Waveform(ns):       { 1.250 2.500 }
Period(ns):         2.500
Sources:            { dphy_clk_i[0] }

Check Type        Corner  Lib Pin          Reference Pin    Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     ISERDESE3/CLK    n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
Min Period        n/a     ISERDESE3/CLK_B  n/a              1.600         2.500       0.900      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B
Min Period        n/a     BUFGCE/I         n/a              1.290         2.500       1.210      BUFGCE_X0Y40          mipi/link/clkphy/bit_clk_buf/I
Min Period        n/a     BUFGCE_DIV/I     n/a              1.071         2.500       1.429      BUFGCE_DIV_X0Y7       mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Low Pulse Width   Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Low Pulse Width   Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Fast    ISERDESE3/CLK_B  n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
High Pulse Width  Slow    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
High Pulse Width  Fast    ISERDESE3/CLK    n/a              0.720         1.250       0.530      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.275       0.489      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.274       0.490      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.274       0.490      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Slow    ISERDESE3/CLK    ISERDESE3/CLK_B  0.764         0.273       0.491      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.245       0.505      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.244       0.506      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.243       0.507      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Fast    ISERDESE3/CLK_B  ISERDESE3/CLK    0.750         0.243       0.507      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.279       0.696      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B
Max Skew          Slow    ISERDESE3/CLK_B  ISERDESE3/CLK    0.975         0.278       0.697      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B



---------------------------------------------------------------------------------------------------
From Clock:  link_n_0
  To Clock:  link_n_0

Setup :            0  Failing Endpoints,  Worst Slack        6.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.573ns (18.354%)  route 2.549ns (81.646%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 11.754 - 10.000 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.039    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.120 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.105    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.178 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.450    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.573 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.932    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.080 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.425    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.573 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.588     5.161    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.754    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                         clock pessimism              0.218    11.971    
                         clock uncertainty           -0.035    11.936    
    SLICE_X3Y89          FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    11.877    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.877    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.716ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.573ns (18.360%)  route 2.548ns (81.640%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 11.754 - 10.000 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.039    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.120 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.105    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.178 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.450    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.573 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.932    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.080 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.425    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.573 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.587     5.160    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.754    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/C
                         clock pessimism              0.218    11.971    
                         clock uncertainty           -0.035    11.936    
    SLICE_X3Y89          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.876    mipi/link/gen_bytealign[0].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.876    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                  6.716    

Slack (MET) :             6.884ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.573ns (19.454%)  route 2.372ns (80.546%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 11.746 - 10.000 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.218ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.039    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.120 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.105    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.178 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.450    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.573 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.932    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.080 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.425    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.573 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.411     4.984    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.661    11.746    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                         clock pessimism              0.218    11.964    
                         clock uncertainty           -0.035    11.928    
    SLICE_X3Y90          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.868    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.868    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  6.884    

Slack (MET) :             6.983ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.458ns (15.989%)  route 2.406ns (84.011%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 11.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.072    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.150 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.887    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.987 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.442    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.530 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.808    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.857 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.172    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.315 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.622     4.937    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.748    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                         clock pessimism              0.268    12.015    
                         clock uncertainty           -0.035    11.980    
    SLICE_X1Y93          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.919    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.919    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  6.983    

Slack (MET) :             7.039ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.546ns (19.343%)  route 2.277ns (80.657%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 11.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.009ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.070    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.149 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.671    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.807 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.343    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.440 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.891    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.990 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.139    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.274 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.619     4.893    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.674    11.759    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/C
                         clock pessimism              0.268    12.027    
                         clock uncertainty           -0.035    11.992    
    SLICE_X2Y100         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.932    mipi/link/gen_bytealign[3].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  7.039    

Slack (MET) :             7.070ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.546ns (19.915%)  route 2.196ns (80.085%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 11.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.070    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.149 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.671    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.807 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.343    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.440 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.891    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.990 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.139    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.274 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.538     4.812    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675    11.760    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/C
                         clock pessimism              0.217    11.977    
                         clock uncertainty           -0.035    11.942    
    SLICE_X3Y100         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.882    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.882    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                  7.070    

Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.458ns (16.233%)  route 2.363ns (83.767%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 11.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.009ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.072    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.150 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.887    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.987 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.442    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.530 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.808    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.857 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.172    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.315 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.579     4.894    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.673    11.758    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/C
                         clock pessimism              0.305    12.063    
                         clock uncertainty           -0.035    12.028    
    SLICE_X1Y94          FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.967    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.967    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.086ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.458ns (16.569%)  route 2.306ns (83.431%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.009ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.072    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.150 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.887    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.987 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.442    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.530 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.808    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.857 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.172    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.315 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.522     4.836    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.666    11.751    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/C
                         clock pessimism              0.268    12.018    
                         clock uncertainty           -0.035    11.983    
    SLICE_X1Y95          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.922    mipi/link/gen_bytealign[1].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.922    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  7.086    

Slack (MET) :             7.106ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.557ns (20.719%)  route 2.131ns (79.281%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns = ( 11.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.795ns (routing 0.010ns, distribution 0.785ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.009ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.795     2.078    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X3Y103         FDRE                                         r  mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.157 f  mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/Q
                         net (fo=3, routed)           0.359     2.516    mipi/link/gen_bytealign[2].ba/last_byte_reg_n_0_[4]
    SLICE_X3Y104         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     2.673 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_6__1/O
                         net (fo=9, routed)           0.486     3.160    mipi/link/gen_bytealign[2].ba/data_offs[2]_i_6__1_n_0
    SLICE_X2Y103         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.283 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_9__1/O
                         net (fo=4, routed)           0.349     3.632    mipi/link/gen_bytealign[2].ba/was_found124_out
    SLICE_X2Y102         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.780 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_3__1/O
                         net (fo=2, routed)           0.431     4.211    mipi/link/gen_bytealign[2].ba/data_offs[2]_i_3__1_n_0
    SLICE_X3Y99          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.261 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_1__0/O
                         net (fo=3, routed)           0.505     4.766    mipi/link/gen_bytealign[2].ba/data_offs
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.665    11.750    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
                         clock pessimism              0.217    11.967    
                         clock uncertainty           -0.035    11.932    
    SLICE_X2Y102         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.872    mipi/link/gen_bytealign[2].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.872    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  7.106    

Slack (MET) :             7.177ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.546ns (20.352%)  route 2.137ns (79.648%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 11.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.672ns (routing 0.009ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.070    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.149 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.671    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.807 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.343    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.440 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.891    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.990 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.139    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.274 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.479     4.753    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.672    11.757    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                         clock pessimism              0.268    12.025    
                         clock uncertainty           -0.035    11.990    
    SLICE_X2Y100         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.930    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.930    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  7.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.078ns (26.009%)  route 0.222ns (73.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.449     1.120    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.158 r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/Q
                         net (fo=31, routed)          0.214     1.371    mipi/unpack10/byte_count_int__0[1]
    SLICE_X9Y97          LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.040     1.411 r  mipi/unpack10/FSM_sequential_byte_count_int[2]_i_2/O
                         net (fo=1, routed)           0.008     1.419    mipi/unpack10/byte_count_int__1[2]
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.362    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/C
                         clock pessimism             -0.228     1.134    
    SLICE_X9Y97          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.181    mipi/unpack10/FSM_sequential_byte_count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.079ns (25.598%)  route 0.230ns (74.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      0.433ns (routing 0.007ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.433     1.104    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.143 f  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.213     1.355    mipi/link/gen_bytealign[1].ba/data_offs_reg_n_0_[2]
    SLICE_X2Y94          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     1.395 r  mipi/link/gen_bytealign[1].ba/data_out[7]_i_1__0/O
                         net (fo=1, routed)           0.017     1.412    mipi/link/gen_bytealign[1].ba/data_out[7]_i_1__0_n_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.348    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_out_reg[7]/C
                         clock pessimism             -0.221     1.127    
    SLICE_X2Y94          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.173    mipi/link/gen_bytealign[1].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.173    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 mipi/depacket/bytes_read_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/depacket/bytes_read_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.089ns (30.436%)  route 0.203ns (69.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      0.448ns (routing 0.007ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.007ns, distribution 0.501ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.448     1.119    mipi/depacket/in_line_d_reg_0
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.158 r  mipi/depacket/bytes_read_reg[4]/Q
                         net (fo=7, routed)           0.186     1.344    mipi/depacket/bytes_read_reg_n_0_[4]
    SLICE_X8Y99          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     1.394 r  mipi/depacket/bytes_read[4]_i_1/O
                         net (fo=1, routed)           0.017     1.411    mipi/depacket/bytes_read__0[4]
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.508     1.359    mipi/depacket/in_line_d_reg_0
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/C
                         clock pessimism             -0.235     1.125    
    SLICE_X8Y99          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.171    mipi/depacket/bytes_read_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.098ns (27.866%)  route 0.254ns (72.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      0.432ns (routing 0.007ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.007ns, distribution 0.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.432     1.103    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.142 r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/Q
                         net (fo=10, routed)          0.237     1.379    mipi/link/gen_bytealign[2].ba/data_offs_reg_n_0_[1]
    SLICE_X3Y102         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.059     1.438 r  mipi/link/gen_bytealign[2].ba/data_out[1]_i_1__1/O
                         net (fo=1, routed)           0.017     1.455    mipi/link/gen_bytealign[2].ba/data_out[1]_i_1__1_n_0
    SLICE_X3Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.352    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X3Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/C
                         clock pessimism             -0.191     1.161    
    SLICE_X3Y102         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.207    mipi/link/gen_bytealign[2].ba/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.074ns (23.364%)  route 0.243ns (76.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.007ns, distribution 0.507ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.449     1.120    mipi/link/wordalign/valid_out_reg_1
    SLICE_X6Y95          FDRE                                         r  mipi/link/wordalign/word_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.159 r  mipi/link/wordalign/word_out_reg[10]/Q
                         net (fo=9, routed)           0.217     1.375    mipi/link/wordalign/word_out_reg[31]_0[10]
    SLICE_X5Y94          LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     1.410 r  mipi/link/wordalign/dout_int[34]_i_1/O
                         net (fo=1, routed)           0.026     1.436    mipi/unpack10/dout_int_reg[39]_2[2]
    SLICE_X5Y94          FDRE                                         r  mipi/unpack10/dout_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.514     1.365    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y94          FDRE                                         r  mipi/unpack10/dout_int_reg[34]/C
                         clock pessimism             -0.223     1.142    
    SLICE_X5Y94          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.188    mipi/unpack10/dout_int_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/valid_dly_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/taps_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.099ns (28.054%)  route 0.254ns (71.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.191ns
  Clock Net Delay (Source):      0.452ns (routing 0.007ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.452     1.123    mipi/link/wordalign/valid_out_reg_1
    SLICE_X7Y100         FDRE                                         r  mipi/link/wordalign/valid_dly_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.163 r  mipi/link/wordalign/valid_dly_2_reg[1]/Q
                         net (fo=4, routed)           0.228     1.391    mipi/link/wordalign/p_7_in
    SLICE_X5Y100         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.059     1.450 r  mipi/link/wordalign/taps[1][1]_i_1/O
                         net (fo=1, routed)           0.026     1.476    mipi/link/wordalign/taps[1][1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.519     1.370    mipi/link/wordalign/valid_out_reg_1
    SLICE_X5Y100         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/C
                         clock pessimism             -0.191     1.179    
    SLICE_X5Y100         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.225    mipi/link/wordalign/taps_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.062ns (19.767%)  route 0.252ns (80.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Net Delay (Source):      0.438ns (routing 0.007ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.007ns, distribution 0.485ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.438     1.109    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.148 f  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.237     1.385    mipi/link/gen_bytealign[3].ba/data_offs_reg_n_0_[2]
    SLICE_X2Y99          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.408 r  mipi/link/gen_bytealign[3].ba/data_out[7]_i_1__2/O
                         net (fo=1, routed)           0.015     1.423    mipi/link/gen_bytealign[3].ba/data_out[7]_i_1__2_n_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.492     1.343    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_out_reg[7]/C
                         clock pessimism             -0.221     1.122    
    SLICE_X2Y99          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.168    mipi/link/gen_bytealign[3].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mipi/unpack10/bytes_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.096ns (29.358%)  route 0.231ns (70.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.007ns, distribution 0.511ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.453     1.124    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y98          FDRE                                         r  mipi/unpack10/bytes_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.161 r  mipi/unpack10/bytes_int_reg[23]/Q
                         net (fo=1, routed)           0.207     1.368    mipi/unpack10/bytes_int_reg_n_0_[23]
    SLICE_X5Y99          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     1.427 r  mipi/unpack10/dout_int[23]_i_1/O
                         net (fo=1, routed)           0.024     1.451    mipi/unpack10/dout_int[23]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  mipi/unpack10/dout_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.518     1.369    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y99          FDRE                                         r  mipi/unpack10/dout_int_reg[23]/C
                         clock pessimism             -0.223     1.146    
    SLICE_X5Y99          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.192    mipi/unpack10/dout_int_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.192    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.080ns (24.247%)  route 0.250ns (75.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Net Delay (Source):      0.430ns (routing 0.007ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.430     1.101    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.140 f  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.234     1.374    mipi/link/gen_bytealign[0].ba/data_offs_reg_n_0_[2]
    SLICE_X3Y91          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     1.415 r  mipi/link/gen_bytealign[0].ba/data_out[7]_i_1/O
                         net (fo=1, routed)           0.016     1.431    mipi/link/gen_bytealign[0].ba/p_0_out[7]
    SLICE_X3Y91          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.349    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y91          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/C
                         clock pessimism             -0.222     1.126    
    SLICE_X3Y91          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.172    mipi/link/gen_bytealign[0].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_unpacked_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.038ns (11.765%)  route 0.285ns (88.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.453     1.124    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y97          FDRE                                         r  mipi/unpack10/dout_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.162 r  mipi/unpack10/dout_int_reg[21]/Q
                         net (fo=1, routed)           0.285     1.447    mipi/unpack10/mipi_unpack[27]
    SLICE_X6Y98          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.512     1.363    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y98          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[27]/C
                         clock pessimism             -0.223     1.140    
    SLICE_X6Y98          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.187    mipi/unpack10/dout_unpacked_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.187    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         link_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O }

Check Type        Corner  Lib Pin                Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location              Pin
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     ISERDESE3/CLKDIV       n/a            3.200         10.000      6.800      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     IDELAYE3/CLK           n/a            3.195         10.000      6.805      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.IDELAYE3_inst/CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/FIFO_RD_CLK
Min Period        n/a     ISERDESE3/FIFO_RD_CLK  n/a            1.694         10.000      8.306      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/FIFO_RD_CLK
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
Low Pulse Width   Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
Low Pulse Width   Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y82  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y88  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Fast    ISERDESE3/CLKDIV       n/a            1.440         5.000       3.560      BITSLICE_RX_TX_X0Y86  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
High Pulse Width  Slow    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK
High Pulse Width  Fast    IDELAYE3/CLK           n/a            1.438         5.000       3.562      BITSLICE_RX_TX_X0Y75  mipi/link/d0phy/gen_upp.IDELAYE3_inst/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        4.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            3  Failing Endpoints,  Worst Slack       -1.667ns,  Total Violation       -5.001ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.736%)  route 0.497ns (68.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 7.487 - 5.000 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.643ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     2.874    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.955 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.115     3.069    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y106         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.219 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.382     3.601    mipi/link/clkdet/clear
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.531     7.487    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/C
                         clock pessimism              0.353     7.840    
                         clock uncertainty           -0.035     7.805    
    SLICE_X7Y105         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074     7.731    mipi/link/clkdet/clk_fail_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.736%)  route 0.497ns (68.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 7.487 - 5.000 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.643ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     2.874    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.955 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.115     3.069    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y106         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.219 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.382     3.601    mipi/link/clkdet/clear
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.531     7.487    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
                         clock pessimism              0.353     7.840    
                         clock uncertainty           -0.035     7.805    
    SLICE_X7Y105         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     7.731    mipi/link/clkdet/clk_fail_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.736%)  route 0.497ns (68.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 7.487 - 5.000 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.643ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     2.874    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.955 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.115     3.069    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y106         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.219 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.382     3.601    mipi/link/clkdet/clear
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.531     7.487    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/C
                         clock pessimism              0.353     7.840    
                         clock uncertainty           -0.035     7.805    
    SLICE_X7Y105         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     7.731    mipi/link/clkdet/clk_fail_count_reg[2]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.736%)  route 0.497ns (68.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 7.487 - 5.000 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.643ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     2.874    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.955 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.115     3.069    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y106         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.219 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.382     3.601    mipi/link/clkdet/clear
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.531     7.487    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
                         clock pessimism              0.353     7.840    
                         clock uncertainty           -0.035     7.805    
    SLICE_X7Y105         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     7.731    mipi/link/clkdet/clk_fail_count_reg[3]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.736%)  route 0.497ns (68.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 7.487 - 5.000 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.643ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     2.874    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.955 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.115     3.069    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y106         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.219 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.382     3.601    mipi/link/clkdet/clear
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.531     7.487    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
                         clock pessimism              0.353     7.840    
                         clock uncertainty           -0.035     7.805    
    SLICE_X7Y105         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074     7.731    mipi/link/clkdet/clk_fail_count_reg[4]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.736%)  route 0.497ns (68.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 7.487 - 5.000 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.643ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     2.874    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.955 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.115     3.069    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y106         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.219 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.382     3.601    mipi/link/clkdet/clear
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.531     7.487    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
                         clock pessimism              0.353     7.840    
                         clock uncertainty           -0.035     7.805    
    SLICE_X8Y105         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     7.731    mipi/link/clkdet/clk_fail_count_reg[5]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.736%)  route 0.497ns (68.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 7.487 - 5.000 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.643ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     2.874    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.955 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.115     3.069    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y106         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.219 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.382     3.601    mipi/link/clkdet/clear
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.531     7.487    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
                         clock pessimism              0.353     7.840    
                         clock uncertainty           -0.035     7.805    
    SLICE_X8Y105         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074     7.731    mipi/link/clkdet/clk_fail_count_reg[6]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.129ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.231ns (31.736%)  route 0.497ns (68.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 7.487 - 5.000 ) 
    Source Clock Delay      (SCD):    2.874ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.643ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     2.874    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.955 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.115     3.069    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y106         LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     3.219 r  mipi/link/clkdet/clk_fail_count[7]_i_1/O
                         net (fo=8, routed)           0.382     3.601    mipi/link/clkdet/clear
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.531     7.487    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
                         clock pessimism              0.353     7.840    
                         clock uncertainty           -0.035     7.805    
    SLICE_X8Y105         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074     7.731    mipi/link/clkdet/clk_fail_count_reg[7]
  -------------------------------------------------------------------
                         required time                          7.731    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  4.129    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.742ns  (logic 0.294ns (39.601%)  route 0.448ns (60.399%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 7.487 - 5.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.710ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.643ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.734     2.873    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.954 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.155     3.108    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X8Y105         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.231 r  mipi/link/clkdet/clk_fail_count[7]_i_4/O
                         net (fo=1, routed)           0.087     3.318    mipi/link/clkdet/clk_fail_count[7]_i_4_n_0
    SLICE_X8Y105         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.408 r  mipi/link/clkdet/clk_fail_count[7]_i_2/O
                         net (fo=8, routed)           0.207     3.615    mipi/link/clkdet/clk_fail_count[7]_i_2_n_0
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.531     7.487    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/C
                         clock pessimism              0.364     7.851    
                         clock uncertainty           -0.035     7.816    
    SLICE_X7Y105         FDRE (Setup_BFF2_SLICEL_C_CE)
                                                     -0.059     7.757    mipi/link/clkdet/clk_fail_count_reg[0]
  -------------------------------------------------------------------
                         required time                          7.757    
                         arrival time                          -3.615    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.741ns  (logic 0.294ns (39.655%)  route 0.447ns (60.345%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.487ns = ( 7.487 - 5.000 ) 
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    0.364ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.710ns, distribution 1.024ns)
  Clock Net Delay (Destination): 1.531ns (routing 0.643ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.734     2.873    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.954 f  mipi/link/clkdet/clk_fail_count_reg[7]/Q
                         net (fo=3, routed)           0.155     3.108    mipi/link/clkdet/clk_fail_count_reg[7]
    SLICE_X8Y105         LUT2 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.231 r  mipi/link/clkdet/clk_fail_count[7]_i_4/O
                         net (fo=1, routed)           0.087     3.318    mipi/link/clkdet/clk_fail_count[7]_i_4_n_0
    SLICE_X8Y105         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     3.408 r  mipi/link/clkdet/clk_fail_count[7]_i_2/O
                         net (fo=8, routed)           0.206     3.614    mipi/link/clkdet/clk_fail_count[7]_i_2_n_0
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     5.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     5.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.531     7.487    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
                         clock pessimism              0.364     7.851    
                         clock uncertainty           -0.035     7.816    
    SLICE_X7Y105         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060     7.756    mipi/link/clkdet/clk_fail_count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -3.614    
  -------------------------------------------------------------------
                         slack                                  4.142    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.155%)  route 0.043ns (44.845%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.439ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     1.583 r  mipi/link/clkdet/clk_fail_count_reg[5]/Q
                         net (fo=4, routed)           0.026     1.609    mipi/link/clkdet/clk_fail_count_reg[5]
    SLICE_X8Y105         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.623 r  mipi/link/clkdet/clk_fail_count[5]_i_1/O
                         net (fo=1, routed)           0.017     1.640    mipi/link/clkdet/plusOp[5]
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.087     1.846    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[5]/C
                         clock pessimism             -0.296     1.550    
    SLICE_X8Y105         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.596    mipi/link/clkdet/clk_fail_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.840%)  route 0.031ns (30.160%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.439ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.583 r  mipi/link/clkdet/clk_fail_count_reg[6]/Q
                         net (fo=4, routed)           0.025     1.608    mipi/link/clkdet/clk_fail_count_reg[6]
    SLICE_X8Y105         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.641 r  mipi/link/clkdet/clk_fail_count[7]_i_3/O
                         net (fo=1, routed)           0.006     1.647    mipi/link/clkdet/plusOp[7]
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.087     1.846    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
                         clock pessimism             -0.296     1.550    
    SLICE_X8Y105         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.597    mipi/link/clkdet/clk_fail_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.586%)  route 0.035ns (32.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.439ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.583 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.029     1.612    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X7Y105         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.033     1.645 r  mipi/link/clkdet/clk_fail_count[2]_i_1/O
                         net (fo=1, routed)           0.006     1.651    mipi/link/clkdet/plusOp[2]
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.087     1.846    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[2]/C
                         clock pessimism             -0.296     1.550    
    SLICE_X7Y105         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.597    mipi/link/clkdet/clk_fail_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.107ns  (logic 0.072ns (67.586%)  route 0.035ns (32.414%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.439ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.583 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.029     1.612    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X7Y105         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033     1.645 r  mipi/link/clkdet/clk_fail_count[4]_i_1/O
                         net (fo=1, routed)           0.006     1.651    mipi/link/clkdet/plusOp[4]
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.087     1.846    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
                         clock pessimism             -0.296     1.550    
    SLICE_X7Y105         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.597    mipi/link/clkdet/clk_fail_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.074ns (64.296%)  route 0.041ns (35.704%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.439ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y105         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.583 r  mipi/link/clkdet/clk_fail_count_reg[6]/Q
                         net (fo=4, routed)           0.025     1.608    mipi/link/clkdet/clk_fail_count_reg[6]
    SLICE_X8Y105         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.643 r  mipi/link/clkdet/clk_fail_count[6]_i_1/O
                         net (fo=1, routed)           0.016     1.659    mipi/link/clkdet/plusOp[6]
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.087     1.846    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[6]/C
                         clock pessimism             -0.296     1.550    
    SLICE_X8Y105         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.596    mipi/link/clkdet/clk_fail_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.074ns (62.431%)  route 0.045ns (37.569%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.439ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.583 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.029     1.612    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X7Y105         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     1.647 r  mipi/link/clkdet/clk_fail_count[1]_i_1/O
                         net (fo=1, routed)           0.016     1.663    mipi/link/clkdet/plusOp[1]
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.087     1.846    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
                         clock pessimism             -0.296     1.550    
    SLICE_X7Y105         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.596    mipi/link/clkdet/clk_fail_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.663    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.074ns (61.909%)  route 0.046ns (38.091%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.439ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.583 r  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.029     1.612    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X7Y105         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     1.647 r  mipi/link/clkdet/clk_fail_count[3]_i_1/O
                         net (fo=1, routed)           0.017     1.664    mipi/link/clkdet/plusOp[3]
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.087     1.846    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
                         clock pessimism             -0.296     1.550    
    SLICE_X7Y105         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.596    mipi/link/clkdet/clk_fail_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/ext_clk_lat_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/last_ext_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.041ns (31.535%)  route 0.089ns (68.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.851ns
    Source Clock Delay      (SCD):    1.545ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Net Delay (Source):      0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Net Delay (Destination): 1.092ns (routing 0.439ns, distribution 0.653ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     1.545    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.586 r  mipi/link/clkdet/ext_clk_lat_reg/Q
                         net (fo=2, routed)           0.089     1.675    mipi/link/clkdet/ext_clk_lat
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/last_ext_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.092     1.851    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/last_ext_clk_reg/C
                         clock pessimism             -0.290     1.561    
    SLICE_X8Y106         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.607    mipi/link/clkdet/last_ext_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.079ns (47.347%)  route 0.088ns (52.653%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.439ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     1.584 f  mipi/link/clkdet/clk_fail_count_reg[0]/Q
                         net (fo=7, routed)           0.081     1.665    mipi/link/clkdet/clk_fail_count_reg_n_0_[0]
    SLICE_X7Y105         LUT1 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.039     1.704 r  mipi/link/clkdet/clk_fail_count[0]_i_1/O
                         net (fo=1, routed)           0.007     1.711    mipi/link/clkdet/plusOp[0]
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.087     1.846    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[0]/C
                         clock pessimism             -0.296     1.550    
    SLICE_X7Y105         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.597    mipi/link/clkdet/clk_fail_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/clk_fail_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.080ns (40.233%)  route 0.119ns (59.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.846ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 1.087ns (routing 0.439ns, distribution 0.648ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.583 f  mipi/link/clkdet/clk_fail_count_reg[1]/Q
                         net (fo=7, routed)           0.053     1.636    mipi/link/clkdet/clk_fail_count_reg[1]
    SLICE_X8Y105         LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     1.677 r  mipi/link/clkdet/clk_fail_count[7]_i_2/O
                         net (fo=8, routed)           0.066     1.743    mipi/link/clkdet/clk_fail_count[7]_i_2_n_0
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.087     1.846    mipi/link/clkdet/CLK
    SLICE_X8Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[7]/C
                         clock pessimism             -0.290     1.556    
    SLICE_X8Y105         FDRE (Hold_DFF2_SLICEL_C_CE)
                                                     -0.007     1.549    mipi/link/clkdet/clk_fail_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location                Pin
Min Period        n/a     BUFGCE/I           n/a            1.290         5.000       3.710      BUFGCE_X0Y76            BUFG_inst/I
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            1.250         5.000       3.750      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X7Y105            mipi/link/clkdet/clk_fail_count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X7Y105            mipi/link/clkdet/clk_fail_count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X7Y105            mipi/link/clkdet/clk_fail_count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X7Y105            mipi/link/clkdet/clk_fail_count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.550         5.000       4.450      SLICE_X7Y105            mipi/link/clkdet/clk_fail_count_reg[4]/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            3.333         5.000       -1.667     BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
Low Pulse Width   Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
Low Pulse Width   Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X7Y105            mipi/link/clkdet/clk_fail_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X7Y105            mipi/link/clkdet/clk_fail_count_reg[0]/C
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.750         2.500       0.750      MMCM_X0Y3               video_clk/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y11  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y12  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK
High Pulse Width  Slow    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Fast    IDELAYCTRL/REFCLK  n/a            0.563         2.500       1.937      BITSLICE_CONTROL_X0Y13  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK
High Pulse Width  Slow    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X7Y105            mipi/link/clkdet/clk_fail_count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.275         2.500       2.225      SLICE_X7Y105            mipi/link/clkdet/clk_fail_count_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_148_5m_clk_wiz_0
  To Clock:  clk_148_5m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.825ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.620ns (33.567%)  route 1.227ns (66.433%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 11.616 - 6.734 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 1.015ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.922ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.831     4.707    mipi/vout/output_timing/clk_148_5m
    SLICE_X8Y101         FDCE                                         r  mipi/vout/output_timing/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.786 r  mipi/vout/output_timing/v_pos_reg[5]/Q
                         net (fo=7, routed)           0.176     4.961    mipi/vout/output_timing/v_pos[5]
    SLICE_X9Y101         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.109 r  mipi/vout/output_timing/video_den_i_7/O
                         net (fo=1, routed)           0.247     5.356    mipi/vout/output_timing/video_den_i_7_n_0
    SLICE_X9Y101         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     5.479 r  mipi/vout/output_timing/video_den_i_5/O
                         net (fo=2, routed)           0.053     5.532    mipi/vout/output_timing/p_3_in_0
    SLICE_X9Y101         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.657 r  mipi/vout/output_timing/video_odd_line_i_1/O
                         net (fo=41, routed)          0.685     6.343    mipi/vout/even_linebuf/pixel_y
    SLICE_X4Y93          LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145     6.488 r  mipi/vout/even_linebuf/video_data[9]_i_1/O
                         net (fo=1, routed)           0.066     6.554    mipi/vout/output_data[9]
    SLICE_X4Y93          FDRE                                         r  mipi/vout/video_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.632    11.616    mipi/vout/clk_148_5m
    SLICE_X4Y93          FDRE                                         r  mipi/vout/video_data_reg[9]/C
                         clock pessimism             -0.247    11.370    
                         clock uncertainty           -0.065    11.305    
    SLICE_X4Y93          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.330    mipi/vout/video_data_reg[9]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -6.554    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.791ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.734ns  (logic 0.973ns (56.097%)  route 0.761ns (43.903%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 11.612 - 6.734 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 1.015ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.922ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.927     4.803    mipi/vout/even_linebuf/clk_148_5m
    RAMB36_X0Y18         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[27])
                                                      0.875     5.678 r  mipi/vout/even_linebuf/linebuf_reg_bram_0/DOUTBDOUT[27]
                         net (fo=2, routed)           0.695     6.373    mipi/vout/even_linebuf/linebuf_read_q_0[27]
    SLICE_X5Y92          LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     6.471 r  mipi/vout/even_linebuf/video_data[7]_i_1/O
                         net (fo=1, routed)           0.066     6.537    mipi/vout/output_data[7]
    SLICE_X5Y92          FDRE                                         r  mipi/vout/video_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.628    11.612    mipi/vout/clk_148_5m
    SLICE_X5Y92          FDRE                                         r  mipi/vout/video_data_reg[7]/C
                         clock pessimism             -0.244    11.368    
                         clock uncertainty           -0.065    11.303    
    SLICE_X5Y92          FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.328    mipi/vout/video_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                          -6.537    
  -------------------------------------------------------------------
                         slack                                  4.791    

Slack (MET) :             4.799ns  (required time - arrival time)
  Source:                 mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_prev_line_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.726ns  (logic 0.975ns (56.473%)  route 0.751ns (43.527%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 11.612 - 6.734 ) 
    Source Clock Delay      (SCD):    4.803ns
    Clock Pessimism Removal (CPR):    -0.244ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.927ns (routing 1.015ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.628ns (routing 0.922ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.927     4.803    mipi/vout/even_linebuf/clk_148_5m
    RAMB36_X0Y18         RAMB36E2                                     r  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[27])
                                                      0.875     5.678 r  mipi/vout/even_linebuf/linebuf_reg_bram_0/DOUTBDOUT[27]
                         net (fo=2, routed)           0.698     6.376    mipi/vout/even_linebuf/linebuf_read_q_0[27]
    SLICE_X5Y92          LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.100     6.476 r  mipi/vout/even_linebuf/video_prev_line_data[7]_i_1/O
                         net (fo=1, routed)           0.053     6.529    mipi/vout/output_prev_line_data[7]
    SLICE_X5Y92          FDRE                                         r  mipi/vout/video_prev_line_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.628    11.612    mipi/vout/clk_148_5m
    SLICE_X5Y92          FDRE                                         r  mipi/vout/video_prev_line_data_reg[7]/C
                         clock pessimism             -0.244    11.368    
                         clock uncertainty           -0.065    11.303    
    SLICE_X5Y92          FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    11.328    mipi/vout/video_prev_line_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                          -6.529    
  -------------------------------------------------------------------
                         slack                                  4.799    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.620ns (34.414%)  route 1.182ns (65.586%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.880ns = ( 11.614 - 6.734 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 1.015ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.922ns, distribution 0.708ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.831     4.707    mipi/vout/output_timing/clk_148_5m
    SLICE_X8Y101         FDCE                                         r  mipi/vout/output_timing/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.786 r  mipi/vout/output_timing/v_pos_reg[5]/Q
                         net (fo=7, routed)           0.176     4.961    mipi/vout/output_timing/v_pos[5]
    SLICE_X9Y101         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.109 r  mipi/vout/output_timing/video_den_i_7/O
                         net (fo=1, routed)           0.247     5.356    mipi/vout/output_timing/video_den_i_7_n_0
    SLICE_X9Y101         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     5.479 r  mipi/vout/output_timing/video_den_i_5/O
                         net (fo=2, routed)           0.053     5.532    mipi/vout/output_timing/p_3_in_0
    SLICE_X9Y101         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.657 r  mipi/vout/output_timing/video_odd_line_i_1/O
                         net (fo=41, routed)          0.634     6.291    mipi/vout/even_linebuf/pixel_y
    SLICE_X4Y91          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.145     6.436 r  mipi/vout/even_linebuf/video_data[10]_i_1/O
                         net (fo=1, routed)           0.072     6.508    mipi/vout/output_data[10]
    SLICE_X4Y91          FDRE                                         r  mipi/vout/video_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.630    11.614    mipi/vout/clk_148_5m
    SLICE_X4Y91          FDRE                                         r  mipi/vout/video_data_reg[10]/C
                         clock pessimism             -0.247    11.368    
                         clock uncertainty           -0.065    11.303    
    SLICE_X4Y91          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.328    mipi/vout/video_data_reg[10]
  -------------------------------------------------------------------
                         required time                         11.328    
                         arrival time                          -6.508    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.841ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 0.563ns (31.593%)  route 1.219ns (68.407%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns = ( 11.616 - 6.734 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 1.015ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.922ns, distribution 0.710ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.831     4.707    mipi/vout/output_timing/clk_148_5m
    SLICE_X8Y101         FDCE                                         r  mipi/vout/output_timing/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.786 r  mipi/vout/output_timing/v_pos_reg[5]/Q
                         net (fo=7, routed)           0.176     4.961    mipi/vout/output_timing/v_pos[5]
    SLICE_X9Y101         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.109 r  mipi/vout/output_timing/video_den_i_7/O
                         net (fo=1, routed)           0.247     5.356    mipi/vout/output_timing/video_den_i_7_n_0
    SLICE_X9Y101         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     5.479 r  mipi/vout/output_timing/video_den_i_5/O
                         net (fo=2, routed)           0.053     5.532    mipi/vout/output_timing/p_3_in_0
    SLICE_X9Y101         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.657 r  mipi/vout/output_timing/video_odd_line_i_1/O
                         net (fo=41, routed)          0.671     6.329    mipi/vout/even_linebuf/pixel_y
    SLICE_X4Y93          LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     6.417 r  mipi/vout/even_linebuf/video_data[6]_i_1/O
                         net (fo=1, routed)           0.072     6.489    mipi/vout/output_data[6]
    SLICE_X4Y93          FDRE                                         r  mipi/vout/video_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.632    11.616    mipi/vout/clk_148_5m
    SLICE_X4Y93          FDRE                                         r  mipi/vout/video_data_reg[6]/C
                         clock pessimism             -0.247    11.370    
                         clock uncertainty           -0.065    11.305    
    SLICE_X4Y93          FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.330    mipi/vout/video_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.330    
                         arrival time                          -6.489    
  -------------------------------------------------------------------
                         slack                                  4.841    

Slack (MET) :             4.843ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.778ns  (logic 0.565ns (31.786%)  route 1.213ns (68.214%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 11.613 - 6.734 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 1.015ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.922ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.831     4.707    mipi/vout/output_timing/clk_148_5m
    SLICE_X8Y101         FDCE                                         r  mipi/vout/output_timing/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.786 r  mipi/vout/output_timing/v_pos_reg[5]/Q
                         net (fo=7, routed)           0.176     4.961    mipi/vout/output_timing/v_pos[5]
    SLICE_X9Y101         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.109 r  mipi/vout/output_timing/video_den_i_7/O
                         net (fo=1, routed)           0.247     5.356    mipi/vout/output_timing/video_den_i_7_n_0
    SLICE_X9Y101         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     5.479 r  mipi/vout/output_timing/video_den_i_5/O
                         net (fo=2, routed)           0.053     5.532    mipi/vout/output_timing/p_3_in_0
    SLICE_X9Y101         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.657 r  mipi/vout/output_timing/video_odd_line_i_1/O
                         net (fo=41, routed)          0.679     6.336    mipi/vout/even_linebuf/pixel_y
    SLICE_X4Y91          LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     6.426 r  mipi/vout/even_linebuf/video_data[2]_i_1/O
                         net (fo=1, routed)           0.058     6.484    mipi/vout/output_data[2]
    SLICE_X4Y91          FDRE                                         r  mipi/vout/video_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.629    11.613    mipi/vout/clk_148_5m
    SLICE_X4Y91          FDRE                                         r  mipi/vout/video_data_reg[2]/C
                         clock pessimism             -0.247    11.367    
                         clock uncertainty           -0.065    11.302    
    SLICE_X4Y91          FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.327    mipi/vout/video_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -6.484    
  -------------------------------------------------------------------
                         slack                                  4.843    

Slack (MET) :             4.844ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_prev_line_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.565ns (31.804%)  route 1.212ns (68.196%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 11.613 - 6.734 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 1.015ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.922ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.831     4.707    mipi/vout/output_timing/clk_148_5m
    SLICE_X8Y101         FDCE                                         r  mipi/vout/output_timing/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.786 r  mipi/vout/output_timing/v_pos_reg[5]/Q
                         net (fo=7, routed)           0.176     4.961    mipi/vout/output_timing/v_pos[5]
    SLICE_X9Y101         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.109 r  mipi/vout/output_timing/video_den_i_7/O
                         net (fo=1, routed)           0.247     5.356    mipi/vout/output_timing/video_den_i_7_n_0
    SLICE_X9Y101         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     5.479 r  mipi/vout/output_timing/video_den_i_5/O
                         net (fo=2, routed)           0.053     5.532    mipi/vout/output_timing/p_3_in_0
    SLICE_X9Y101         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.657 r  mipi/vout/output_timing/video_odd_line_i_1/O
                         net (fo=41, routed)          0.677     6.334    mipi/vout/even_linebuf/pixel_y
    SLICE_X4Y91          LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     6.424 r  mipi/vout/even_linebuf/video_prev_line_data[2]_i_1/O
                         net (fo=1, routed)           0.059     6.483    mipi/vout/output_prev_line_data[2]
    SLICE_X4Y91          FDRE                                         r  mipi/vout/video_prev_line_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.629    11.613    mipi/vout/clk_148_5m
    SLICE_X4Y91          FDRE                                         r  mipi/vout/video_prev_line_data_reg[2]/C
                         clock pessimism             -0.247    11.367    
                         clock uncertainty           -0.065    11.302    
    SLICE_X4Y91          FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.327    mipi/vout/video_prev_line_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -6.483    
  -------------------------------------------------------------------
                         slack                                  4.844    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.564ns (31.871%)  route 1.206ns (68.129%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 11.613 - 6.734 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 1.015ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.922ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.831     4.707    mipi/vout/output_timing/clk_148_5m
    SLICE_X8Y101         FDCE                                         r  mipi/vout/output_timing/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.786 r  mipi/vout/output_timing/v_pos_reg[5]/Q
                         net (fo=7, routed)           0.176     4.961    mipi/vout/output_timing/v_pos[5]
    SLICE_X9Y101         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.109 r  mipi/vout/output_timing/video_den_i_7/O
                         net (fo=1, routed)           0.247     5.356    mipi/vout/output_timing/video_den_i_7_n_0
    SLICE_X9Y101         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     5.479 r  mipi/vout/output_timing/video_den_i_5/O
                         net (fo=2, routed)           0.053     5.532    mipi/vout/output_timing/p_3_in_0
    SLICE_X9Y101         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.657 r  mipi/vout/output_timing/video_odd_line_i_1/O
                         net (fo=41, routed)          0.681     6.338    mipi/vout/even_linebuf/pixel_y
    SLICE_X3Y92          LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     6.427 r  mipi/vout/even_linebuf/video_data[11]_i_1/O
                         net (fo=1, routed)           0.049     6.476    mipi/vout/output_data[11]
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.629    11.613    mipi/vout/clk_148_5m
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[11]/C
                         clock pessimism             -0.247    11.367    
                         clock uncertainty           -0.065    11.302    
    SLICE_X3Y92          FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.327    mipi/vout/video_data_reg[11]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.563ns (31.814%)  route 1.207ns (68.186%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 11.613 - 6.734 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 1.015ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.922ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.831     4.707    mipi/vout/output_timing/clk_148_5m
    SLICE_X8Y101         FDCE                                         r  mipi/vout/output_timing/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.786 r  mipi/vout/output_timing/v_pos_reg[5]/Q
                         net (fo=7, routed)           0.176     4.961    mipi/vout/output_timing/v_pos[5]
    SLICE_X9Y101         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.109 r  mipi/vout/output_timing/video_den_i_7/O
                         net (fo=1, routed)           0.247     5.356    mipi/vout/output_timing/video_den_i_7_n_0
    SLICE_X9Y101         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     5.479 r  mipi/vout/output_timing/video_den_i_5/O
                         net (fo=2, routed)           0.053     5.532    mipi/vout/output_timing/p_3_in_0
    SLICE_X9Y101         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.657 r  mipi/vout/output_timing/video_odd_line_i_1/O
                         net (fo=41, routed)          0.681     6.338    mipi/vout/even_linebuf/pixel_y
    SLICE_X3Y92          LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     6.426 r  mipi/vout/even_linebuf/video_data[13]_i_1/O
                         net (fo=1, routed)           0.050     6.476    mipi/vout/output_data[13]
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.629    11.613    mipi/vout/clk_148_5m
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[13]/C
                         clock pessimism             -0.247    11.367    
                         clock uncertainty           -0.065    11.302    
    SLICE_X3Y92          FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.327    mipi/vout/video_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.327    
                         arrival time                          -6.476    
  -------------------------------------------------------------------
                         slack                                  4.851    

Slack (MET) :             4.851ns  (required time - arrival time)
  Source:                 mipi/vout/output_timing/v_pos_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/vout/video_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_148_5m_clk_wiz_0 rise@6.734ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.526ns (29.698%)  route 1.245ns (70.302%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns = ( 11.615 - 6.734 ) 
    Source Clock Delay      (SCD):    4.707ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.831ns (routing 1.015ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.922ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.831     4.707    mipi/vout/output_timing/clk_148_5m
    SLICE_X8Y101         FDCE                                         r  mipi/vout/output_timing/v_pos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.786 r  mipi/vout/output_timing/v_pos_reg[5]/Q
                         net (fo=7, routed)           0.176     4.961    mipi/vout/output_timing/v_pos[5]
    SLICE_X9Y101         LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     5.109 r  mipi/vout/output_timing/video_den_i_7/O
                         net (fo=1, routed)           0.247     5.356    mipi/vout/output_timing/video_den_i_7_n_0
    SLICE_X9Y101         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.123     5.479 r  mipi/vout/output_timing/video_den_i_5/O
                         net (fo=2, routed)           0.053     5.532    mipi/vout/output_timing/p_3_in_0
    SLICE_X9Y101         LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.125     5.657 r  mipi/vout/output_timing/video_odd_line_i_1/O
                         net (fo=41, routed)          0.718     6.376    mipi/vout/even_linebuf/pixel_y
    SLICE_X3Y92          LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     6.427 r  mipi/vout/even_linebuf/video_data[14]_i_1/O
                         net (fo=1, routed)           0.051     6.478    mipi/vout/output_data[14]
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    D19                                               0.000     6.734 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     6.813    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     7.341 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     7.381    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.381 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     7.667    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.691 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     9.117    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     9.747 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     9.961    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     9.985 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.631    11.615    mipi/vout/clk_148_5m
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[14]/C
                         clock pessimism             -0.247    11.369    
                         clock uncertainty           -0.065    11.304    
    SLICE_X3Y92          FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025    11.329    mipi/vout/video_data_reg[14]
  -------------------------------------------------------------------
                         required time                         11.329    
                         arrival time                          -6.478    
  -------------------------------------------------------------------
                         slack                                  4.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_odd_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_odd_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.719ns
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    -0.197ns
  Clock Net Delay (Source):      1.622ns (routing 0.922ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.843ns (routing 1.015ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.622     4.872    mipi/debayer/clk_148_5m
    SLICE_X8Y91          FDRE                                         r  mipi/debayer/pre_data_odd_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.930 r  mipi/debayer/pre_data_odd_reg[13]/Q
                         net (fo=1, routed)           0.069     4.999    mipi/debayer/pre_data_odd[13]
    SLICE_X8Y90          FDRE                                         r  mipi/debayer/output_data_odd_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.843     4.719    mipi/debayer/clk_148_5m
    SLICE_X8Y90          FDRE                                         r  mipi/debayer/output_data_odd_reg[13]/C
                         clock pessimism              0.197     4.915    
    SLICE_X8Y90          FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.977    mipi/debayer/output_data_odd_reg[13]
  -------------------------------------------------------------------
                         required time                         -4.977    
                         arrival time                           4.999    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_odd_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_odd_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.058ns (31.183%)  route 0.128ns (68.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      1.622ns (routing 0.922ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.848ns (routing 1.015ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.622     4.872    mipi/debayer/clk_148_5m
    SLICE_X8Y91          FDRE                                         r  mipi/debayer/pre_data_odd_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.930 r  mipi/debayer/pre_data_odd_reg[16]/Q
                         net (fo=1, routed)           0.128     5.058    mipi/debayer/pre_data_odd[16]
    SLICE_X11Y91         FDRE                                         r  mipi/debayer/output_data_odd_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.848     4.724    mipi/debayer/clk_148_5m
    SLICE_X11Y91         FDRE                                         r  mipi/debayer/output_data_odd_reg[16]/C
                         clock pessimism              0.247     4.970    
    SLICE_X11Y91         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     5.030    mipi/debayer/output_data_odd_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.030    
                         arrival time                           5.058    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_odd_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_odd_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.059ns (30.890%)  route 0.132ns (69.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      1.622ns (routing 0.922ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.848ns (routing 1.015ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.622     4.872    mipi/debayer/clk_148_5m
    SLICE_X8Y91          FDRE                                         r  mipi/debayer/pre_data_odd_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y91          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.059     4.931 r  mipi/debayer/pre_data_odd_reg[23]/Q
                         net (fo=1, routed)           0.132     5.063    mipi/debayer/pre_data_odd[23]
    SLICE_X10Y91         FDRE                                         r  mipi/debayer/output_data_odd_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.848     4.724    mipi/debayer/clk_148_5m
    SLICE_X10Y91         FDRE                                         r  mipi/debayer/output_data_odd_reg[23]/C
                         clock pessimism              0.247     4.970    
    SLICE_X10Y91         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     5.032    mipi/debayer/output_data_odd_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.032    
                         arrival time                           5.063    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 mipi/white_balance/output_data_even_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_even_data_x_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    -0.104ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.156ns (routing 0.625ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.022     2.873    mipi/white_balance/clk_148_5m
    SLICE_X7Y89          FDSE                                         r  mipi/white_balance/output_data_even_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     2.912 r  mipi/white_balance/output_data_even_reg[3]/Q
                         net (fo=1, routed)           0.057     2.969    pixel_combine/video_even_data_x_reg[23]_0[3]
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_even_data_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.156     2.782    pixel_combine/CLK
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_even_data_x_reg[3]/C
                         clock pessimism              0.104     2.886    
    SLICE_X8Y89          FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     2.933    pixel_combine/video_even_data_x_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.933    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mipi/white_balance/output_data_odd_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_odd_data_x_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.057ns (29.082%)  route 0.139ns (70.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns
    Source Clock Delay      (SCD):    4.865ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Net Delay (Source):      1.615ns (routing 0.922ns, distribution 0.693ns)
  Clock Net Delay (Destination): 1.841ns (routing 1.015ns, distribution 0.826ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.615     4.865    mipi/white_balance/clk_148_5m
    SLICE_X10Y90         FDRE                                         r  mipi/white_balance/output_data_odd_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y90         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     4.922 r  mipi/white_balance/output_data_odd_reg[8]/Q
                         net (fo=1, routed)           0.139     5.061    pixel_combine/D[8]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_odd_data_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.841     4.717    pixel_combine/CLK
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_odd_data_x_reg[8]/C
                         clock pessimism              0.246     4.963    
    SLICE_X10Y88         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.060     5.023    pixel_combine/video_odd_data_x_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.023    
                         arrival time                           5.061    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 mipi/white_balance/output_data_odd_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_odd_data_x_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.039ns (28.058%)  route 0.100ns (71.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.775ns
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    -0.137ns
  Clock Net Delay (Source):      1.010ns (routing 0.560ns, distribution 0.450ns)
  Clock Net Delay (Destination): 1.149ns (routing 0.625ns, distribution 0.524ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.010     2.861    mipi/white_balance/clk_148_5m
    SLICE_X6Y90          FDSE                                         r  mipi/white_balance/output_data_odd_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDSE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.900 r  mipi/white_balance/output_data_odd_reg[7]/Q
                         net (fo=1, routed)           0.100     3.000    pixel_combine/D[7]
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_odd_data_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.149     2.775    pixel_combine/CLK
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_odd_data_x_reg[7]/C
                         clock pessimism              0.137     2.911    
    SLICE_X8Y88          FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     2.958    pixel_combine/video_odd_data_x_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.958    
                         arrival time                           3.000    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mipi/white_balance/output_data_even_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_even_data_x_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.058ns (42.647%)  route 0.078ns (57.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    4.879ns
    Clock Pessimism Removal (CPR):    -0.187ns
  Clock Net Delay (Source):      1.628ns (routing 0.922ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.848ns (routing 1.015ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.628     4.879    mipi/white_balance/clk_148_5m
    SLICE_X7Y89          FDSE                                         r  mipi/white_balance/output_data_even_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.937 r  mipi/white_balance/output_data_even_reg[2]/Q
                         net (fo=1, routed)           0.078     5.015    pixel_combine/video_even_data_x_reg[23]_0[2]
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_even_data_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.848     4.724    pixel_combine/CLK
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_even_data_x_reg[2]/C
                         clock pessimism              0.187     4.910    
    SLICE_X8Y89          FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     4.970    pixel_combine/video_even_data_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.970    
                         arrival time                           5.015    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mipi/white_balance/output_data_odd_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_odd_data_x_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    4.882ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      1.632ns (routing 0.922ns, distribution 0.710ns)
  Clock Net Delay (Destination): 1.848ns (routing 1.015ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.632     4.882    mipi/white_balance/clk_148_5m
    SLICE_X6Y89          FDSE                                         r  mipi/white_balance/output_data_odd_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y89          FDSE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.940 r  mipi/white_balance/output_data_odd_reg[4]/Q
                         net (fo=1, routed)           0.135     5.075    pixel_combine/D[4]
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_odd_data_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.848     4.724    pixel_combine/CLK
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_odd_data_x_reg[4]/C
                         clock pessimism              0.247     4.970    
    SLICE_X8Y89          FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.030    pixel_combine/video_odd_data_x_reg[4]
  -------------------------------------------------------------------
                         required time                         -5.030    
                         arrival time                           5.075    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mipi/debayer/pre_data_odd_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            mipi/debayer/output_data_odd_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.060ns (29.851%)  route 0.141ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    4.875ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      1.625ns (routing 0.922ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.848ns (routing 1.015ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.625     4.875    mipi/debayer/clk_148_5m
    SLICE_X6Y91          FDRE                                         r  mipi/debayer/pre_data_odd_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.935 r  mipi/debayer/pre_data_odd_reg[20]/Q
                         net (fo=1, routed)           0.141     5.076    mipi/debayer/pre_data_odd[20]
    SLICE_X11Y91         FDRE                                         r  mipi/debayer/output_data_odd_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.848     4.724    mipi/debayer/clk_148_5m
    SLICE_X11Y91         FDRE                                         r  mipi/debayer/output_data_odd_reg[20]/C
                         clock pessimism              0.247     4.970    
    SLICE_X11Y91         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.060     5.030    mipi/debayer/output_data_odd_reg[20]
  -------------------------------------------------------------------
                         required time                         -5.030    
                         arrival time                           5.076    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mipi/white_balance/output_data_odd_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_odd_data_x_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.058ns (27.359%)  route 0.154ns (72.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.724ns
    Source Clock Delay      (SCD):    4.868ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Net Delay (Source):      1.617ns (routing 0.922ns, distribution 0.695ns)
  Clock Net Delay (Destination): 1.848ns (routing 1.015ns, distribution 0.833ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.617     4.868    mipi/white_balance/clk_148_5m
    SLICE_X6Y90          FDSE                                         r  mipi/white_balance/output_data_odd_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDSE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.926 r  mipi/white_balance/output_data_odd_reg[5]/Q
                         net (fo=1, routed)           0.154     5.080    pixel_combine/D[5]
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_odd_data_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.848     4.724    pixel_combine/CLK
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_odd_data_x_reg[5]/C
                         clock pessimism              0.247     4.970    
    SLICE_X8Y89          FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.032    pixel_combine/video_odd_data_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.032    
                         arrival time                           5.080    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_148_5m_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { video_clk/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.734       5.379      RAMB36_X0Y18  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         6.734       5.379      RAMB18_X0Y40  mipi/vout/even_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         6.734       5.379      RAMB36_X0Y19  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.355         6.734       5.379      RAMB18_X0Y41  mipi/vout/odd_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         6.734       5.444      BUFGCE_X0Y86  video_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         6.734       5.663      MMCM_X0Y3     video_clk/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     SRL16E/CLK          n/a            1.064         6.734       5.670      SLICE_X10Y87  mipi/debayer/output_den_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         6.734       5.670      SLICE_X10Y94  mipi/debayer/output_hsync_reg_srl2/CLK
Min Period        n/a     SRL16E/CLK          n/a            1.064         6.734       5.670      SLICE_X12Y99  mipi/debayer/output_vsync_reg_srl2/CLK
Min Period        n/a     FDRE/C              n/a            0.550         6.734       6.184      SLICE_X9Y90   mipi/debayer/last_block_c_reg[10]/C
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y18  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y18  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y40  mipi/vout/even_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y40  mipi/vout/even_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y19  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y19  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y41  mipi/vout/odd_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y41  mipi/vout/odd_linebuf/linebuf_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         3.367       2.835      SLICE_X10Y87  mipi/debayer/output_den_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         3.367       2.835      SLICE_X10Y87  mipi/debayer/output_den_reg_srl2/CLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y18  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y18  mipi/vout/even_linebuf/linebuf_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y40  mipi/vout/even_linebuf/linebuf_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y40  mipi/vout/even_linebuf/linebuf_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y19  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB36_X0Y19  mipi/vout/odd_linebuf/linebuf_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y41  mipi/vout/odd_linebuf/linebuf_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         3.367       2.825      RAMB18_X0Y41  mipi/vout/odd_linebuf/linebuf_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         3.367       2.835      SLICE_X10Y87  mipi/debayer/output_den_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         3.367       2.835      SLICE_X10Y87  mipi/debayer/output_den_reg_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.264ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.338ns (13.131%)  route 2.236ns (86.869%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 42.150 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.859ns (routing 1.011ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.750     6.733    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X40Y3          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     6.843 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.234     7.077    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X40Y3          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.226 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.252     7.478    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.859    42.150    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]/C
                         clock pessimism             -0.268    41.882    
                         clock uncertainty           -0.080    41.802    
    SLICE_X40Y2          FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    41.742    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         41.742    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 34.264    

Slack (MET) :             34.264ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 0.338ns (13.131%)  route 2.236ns (86.869%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 42.150 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.859ns (routing 1.011ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.750     6.733    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X40Y3          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     6.843 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.234     7.077    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X40Y3          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.226 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.252     7.478    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.859    42.150    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]/C
                         clock pessimism             -0.268    41.882    
                         clock uncertainty           -0.080    41.802    
    SLICE_X40Y2          FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    41.742    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         41.742    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                 34.264    

Slack (MET) :             34.268ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.338ns (13.162%)  route 2.230ns (86.838%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 42.148 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.857ns (routing 1.011ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.750     6.733    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X40Y3          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     6.843 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.234     7.077    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X40Y3          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.226 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.246     7.472    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.857    42.148    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]/C
                         clock pessimism             -0.268    41.880    
                         clock uncertainty           -0.080    41.800    
    SLICE_X40Y2          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    41.740    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         41.740    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                 34.268    

Slack (MET) :             34.268ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 0.338ns (13.162%)  route 2.230ns (86.838%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 42.148 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.857ns (routing 1.011ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.750     6.733    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X40Y3          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     6.843 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.234     7.077    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X40Y3          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.226 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.246     7.472    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.857    42.148    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]/C
                         clock pessimism             -0.268    41.880    
                         clock uncertainty           -0.080    41.800    
    SLICE_X40Y2          FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    41.740    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         41.740    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                 34.268    

Slack (MET) :             34.311ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.528ns  (logic 0.338ns (13.372%)  route 2.190ns (86.628%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.113ns = ( 42.150 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.859ns (routing 1.011ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.750     6.733    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X40Y3          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     6.843 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.234     7.077    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X40Y3          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.226 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.206     7.432    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.859    42.150    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]/C
                         clock pessimism             -0.268    41.882    
                         clock uncertainty           -0.080    41.802    
    SLICE_X40Y3          FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    41.742    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         41.742    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                 34.311    

Slack (MET) :             34.317ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.338ns (13.414%)  route 2.182ns (86.586%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 42.148 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.857ns (routing 1.011ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.750     6.733    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X40Y3          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     6.843 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.234     7.077    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X40Y3          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.226 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.198     7.424    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.857    42.148    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                         clock pessimism             -0.268    41.880    
                         clock uncertainty           -0.080    41.800    
    SLICE_X40Y3          FDRE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    41.740    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         41.740    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                 34.317    

Slack (MET) :             34.317ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.338ns (13.414%)  route 2.182ns (86.586%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.111ns = ( 42.148 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.857ns (routing 1.011ns, distribution 0.846ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.750     6.733    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cmd_stop_reg_0
    SLICE_X40Y3          LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.110     6.843 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3/O
                         net (fo=6, routed)           0.234     7.077    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_3_n_0
    SLICE_X40Y3          LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     7.226 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1/O
                         net (fo=7, routed)           0.198     7.424    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.857    42.148    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                         clock pessimism             -0.268    41.880    
                         clock uncertainty           -0.080    41.800    
    SLICE_X40Y3          FDRE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    41.740    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         41.740    
                         arrival time                          -7.424    
  -------------------------------------------------------------------
                         slack                                 34.317    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.246ns (10.674%)  route 2.059ns (89.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 42.140 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.850ns (routing 1.011ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.331     6.314    hdmi/i2c_config/i2c_master_top_m0/byte_controller/cmd_stop_reg
    SLICE_X40Y8          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.167     6.481 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/dcnt[2]_i_1/O
                         net (fo=11, routed)          0.727     7.209    hdmi/i2c_config/i2c_master_top_m0/byte_controller/dcnt
    SLICE_X41Y11         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.850    42.140    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]/C
                         clock pessimism             -0.268    41.872    
                         clock uncertainty           -0.080    41.792    
    SLICE_X41Y11         FDRE (Setup_AFF2_SLICEL_C_CE)
                                                     -0.059    41.733    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[0]
  -------------------------------------------------------------------
                         required time                         41.733    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.246ns (10.674%)  route 2.059ns (89.326%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 42.140 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.850ns (routing 1.011ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.331     6.314    hdmi/i2c_config/i2c_master_top_m0/byte_controller/cmd_stop_reg
    SLICE_X40Y8          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.167     6.481 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/dcnt[2]_i_1/O
                         net (fo=11, routed)          0.727     7.209    hdmi/i2c_config/i2c_master_top_m0/byte_controller/dcnt
    SLICE_X41Y11         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.850    42.140    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[1]/C
                         clock pessimism             -0.268    41.872    
                         clock uncertainty           -0.080    41.792    
    SLICE_X41Y11         FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059    41.733    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[1]
  -------------------------------------------------------------------
                         required time                         41.733    
                         arrival time                          -7.209    
  -------------------------------------------------------------------
                         slack                                 34.525    

Slack (MET) :             34.525ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.304ns  (logic 0.246ns (10.678%)  route 2.058ns (89.322%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 42.140 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.850ns (routing 1.011ns, distribution 0.839ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 f  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.331     6.314    hdmi/i2c_config/i2c_master_top_m0/byte_controller/cmd_stop_reg
    SLICE_X40Y8          LUT3 (Prop_F5LUT_SLICEL_I0_O)
                                                      0.167     6.481 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/dcnt[2]_i_1/O
                         net (fo=11, routed)          0.726     7.208    hdmi/i2c_config/i2c_master_top_m0/byte_controller/dcnt
    SLICE_X41Y11         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.850    42.140    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[0]/C
                         clock pessimism             -0.268    41.872    
                         clock uncertainty           -0.080    41.792    
    SLICE_X41Y11         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    41.732    hdmi/i2c_config/i2c_master_top_m0/byte_controller/dcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         41.732    
                         arrival time                          -7.208    
  -------------------------------------------------------------------
                         slack                                 34.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.059ns (41.765%)  route 0.082ns (58.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.985ns
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Net Delay (Source):      1.854ns (routing 1.011ns, distribution 0.843ns)
  Clock Net Delay (Destination): 2.106ns (routing 1.117ns, distribution 0.989ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.854     5.107    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     5.166 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.082     5.248    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg_0
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.106     4.985    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg/C
                         clock pessimism              0.171     5.156    
    SLICE_X40Y3          FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.218    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/dscl_oen_reg
  -------------------------------------------------------------------
                         required time                         -5.218    
                         arrival time                           5.248    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.172ns  (logic 0.081ns (47.140%)  route 0.091ns (52.860%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.959ns
    Source Clock Delay      (SCD):    5.105ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Net Delay (Source):      1.852ns (routing 1.011ns, distribution 0.841ns)
  Clock Net Delay (Destination): 2.079ns (routing 1.117ns, distribution 0.962ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.852     5.105    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y6          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     5.163 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[1]/Q
                         net (fo=11, routed)          0.069     5.232    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[1]
    SLICE_X39Y6          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     5.255 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[8]_i_1/O
                         net (fo=1, routed)           0.022     5.277    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[8]_i_1_n_0
    SLICE_X39Y6          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.079     4.959    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X39Y6          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[8]/C
                         clock pessimism              0.224     5.183    
    SLICE_X39Y6          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     5.243    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.243    
                         arrival time                           5.277    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/lut_index_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.059ns (63.081%)  route 0.035ns (36.919%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.933ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.084ns
  Clock Net Delay (Source):      1.155ns (routing 0.615ns, distribution 0.540ns)
  Clock Net Delay (Destination): 1.305ns (routing 0.692ns, distribution 0.613ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.155     3.008    hdmi/i2c_config/clk_27m
    SLICE_X41Y13         FDCE                                         r  hdmi/i2c_config/lut_index_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDCE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.047 r  hdmi/i2c_config/lut_index_reg[4]/Q
                         net (fo=7, routed)           0.029     3.075    hdmi/i2c_config/lut_index[4]
    SLICE_X41Y13         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     3.095 r  hdmi/i2c_config/lut_index[6]_i_1/O
                         net (fo=1, routed)           0.006     3.101    hdmi/i2c_config/lut_index0_in[6]
    SLICE_X41Y13         FDCE                                         r  hdmi/i2c_config/lut_index_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.305     2.933    hdmi/i2c_config/clk_27m
    SLICE_X41Y13         FDCE                                         r  hdmi/i2c_config/lut_index_reg[6]/C
                         clock pessimism              0.084     3.017    
    SLICE_X41Y13         FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.064    hdmi/i2c_config/lut_index_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.064    
                         arrival time                           3.101    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.060ns (62.646%)  route 0.036ns (37.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.935ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    -0.078ns
  Clock Net Delay (Source):      1.154ns (routing 0.615ns, distribution 0.539ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.692ns, distribution 0.615ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.154     3.007    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.046 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[16]/Q
                         net (fo=6, routed)           0.029     3.074    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg_n_0_[16]
    SLICE_X41Y5          LUT5 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.021     3.095 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2/O
                         net (fo=1, routed)           0.007     3.102    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state[17]_i_2_n_0
    SLICE_X41Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.307     2.935    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]/C
                         clock pessimism              0.078     3.013    
    SLICE_X41Y5          FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     3.060    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/FSM_onehot_c_state_reg[17]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.102    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.054ns (55.228%)  route 0.044ns (44.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Net Delay (Source):      1.158ns (routing 0.615ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.692ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.158     3.010    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     3.049 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/Q
                         net (fo=6, routed)           0.029     3.078    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg_n_0_[6]
    SLICE_X40Y3          LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     3.093 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2/O
                         net (fo=1, routed)           0.015     3.108    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[6]_i_2_n_0
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.313     2.940    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]/C
                         clock pessimism              0.076     3.016    
    SLICE_X40Y3          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     3.062    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.108    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Net Delay (Source):      1.161ns (routing 0.615ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.692ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.161     3.013    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.052 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/Q
                         net (fo=1, routed)           0.059     3.111    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/p_0_in[1]
    SLICE_X41Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.317     2.944    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]/C
                         clock pessimism              0.075     3.019    
    SLICE_X41Y3          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.065    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    3.013ns
    Clock Pessimism Removal (CPR):    -0.075ns
  Clock Net Delay (Source):      1.161ns (routing 0.615ns, distribution 0.546ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.692ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.161     3.013    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.052 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/Q
                         net (fo=1, routed)           0.059     3.111    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/p_0_in__0[1]
    SLICE_X41Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.317     2.944    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]/C
                         clock pessimism              0.075     3.019    
    SLICE_X41Y2          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.065    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.065    
                         arrival time                           3.111    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.112%)  route 0.047ns (46.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.940ns
    Source Clock Delay      (SCD):    3.010ns
    Clock Pessimism Removal (CPR):    -0.076ns
  Clock Net Delay (Source):      1.158ns (routing 0.615ns, distribution 0.543ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.692ns, distribution 0.621ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.158     3.010    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y3          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.049 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/Q
                         net (fo=7, routed)           0.030     3.079    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg_n_0_[5]
    SLICE_X40Y3          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     3.093 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1/O
                         net (fo=1, routed)           0.017     3.110    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt[5]_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.313     2.940    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]/C
                         clock pessimism              0.076     3.016    
    SLICE_X40Y3          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.062    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.062    
                         arrival time                           3.110    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.061ns (61.000%)  route 0.039ns (39.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    3.009ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Net Delay (Source):      1.156ns (routing 0.615ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.692ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.156     3.009    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     3.048 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[2]/Q
                         net (fo=1, routed)           0.023     3.071    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr[2]
    SLICE_X41Y11         LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.022     3.093 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr[3]_i_1/O
                         net (fo=1, routed)           0.016     3.109    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr[3]_i_1_n_0
    SLICE_X41Y11         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.310     2.938    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[3]/C
                         clock pessimism              0.077     3.015    
    SLICE_X41Y11         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     3.061    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.061    
                         arrival time                           3.109    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 hdmi/i2c_config/i2c_master_top_m0/txr_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             clk_27m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.074ns (64.348%)  route 0.041ns (35.652%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    3.008ns
    Clock Pessimism Removal (CPR):    -0.090ns
  Clock Net Delay (Source):      1.156ns (routing 0.615ns, distribution 0.541ns)
  Clock Net Delay (Destination): 1.310ns (routing 0.692ns, distribution 0.618ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.156     3.008    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y12         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.047 r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[5]/Q
                         net (fo=1, routed)           0.026     3.073    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[7]_0[5]
    SLICE_X41Y11         LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     3.108 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr[5]_i_1/O
                         net (fo=1, routed)           0.015     3.123    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr[5]_i_1_n_0
    SLICE_X41Y11         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.310     2.938    hdmi/i2c_config/i2c_master_top_m0/byte_controller/clk_27m
    SLICE_X41Y11         FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]/C
                         clock pessimism              0.090     3.028    
    SLICE_X41Y11         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     3.074    hdmi/i2c_config/i2c_master_top_m0/byte_controller/sr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.123    
  -------------------------------------------------------------------
                         slack                                  0.049    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_27m_clk_wiz_0
Waveform(ns):       { 0.000 18.519 }
Period(ns):         37.037
Sources:            { video_clk/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         37.037      35.747     BUFGCE_X0Y75  video_clk/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         37.037      35.966     MMCM_X0Y3     video_clk/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y12  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X39Y11  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         37.037      36.487     SLICE_X40Y10  hdmi/i2c_config/i2c_write_req_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X40Y12  hdmi/i2c_config/lut_index_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X41Y13  hdmi/i2c_config/lut_index_reg[1]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X41Y12  hdmi/i2c_config/lut_index_reg[2]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X41Y12  hdmi/i2c_config/lut_index_reg[3]/C
Min Period        n/a     FDCE/C              n/a            0.550         37.037      36.487     SLICE_X41Y13  hdmi/i2c_config/lut_index_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y12  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y12  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y11  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y11  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  hdmi/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  hdmi/i2c_config/i2c_write_req_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y12  hdmi/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y12  hdmi/i2c_config/lut_index_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y13  hdmi/i2c_config/lut_index_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y13  hdmi/i2c_config/lut_index_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y12  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y12  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y11  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X39Y11  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  hdmi/i2c_config/i2c_write_req_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         18.519      18.244     SLICE_X40Y10  hdmi/i2c_config/i2c_write_req_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y12  hdmi/i2c_config/lut_index_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X40Y12  hdmi/i2c_config/lut_index_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y13  hdmi/i2c_config/lut_index_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         18.519      18.244     SLICE_X41Y13  hdmi/i2c_config/lut_index_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_297m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.544ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.227ns (32.494%)  route 0.472ns (67.506%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 8.494 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.238ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.122ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.117     4.999    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.080 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.422     5.501    pixel_combine/vid_src_sel_x
    SLICE_X11Y90         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     5.647 r  pixel_combine/video_data_o[18]_i_1/O
                         net (fo=1, routed)           0.050     5.697    pixel_combine/video_data_out_x[18]
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.871     8.494    pixel_combine/clk_297m
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[18]/C
                         clock pessimism             -0.218     8.276    
                         clock uncertainty           -0.060     8.216    
    SLICE_X11Y90         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.241    pixel_combine/video_data_o_reg[18]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                  2.544    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.227ns (32.568%)  route 0.470ns (67.432%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 8.497 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.238ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.874ns (routing 1.122ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.117     4.999    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.080 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.420     5.500    pixel_combine/vid_src_sel_x
    SLICE_X11Y89         LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.146     5.646 r  pixel_combine/video_data_o[14]_i_1/O
                         net (fo=1, routed)           0.050     5.696    pixel_combine/video_data_out_x[14]
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.874     8.497    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[14]/C
                         clock pessimism             -0.218     8.279    
                         clock uncertainty           -0.060     8.219    
    SLICE_X11Y89         FDCE (Setup_CFF_SLICEL_C_D)
                                                      0.025     8.244    pixel_combine/video_data_o_reg[14]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.696    
  -------------------------------------------------------------------
                         slack                                  2.548    

Slack (MET) :             2.566ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.239ns (35.324%)  route 0.438ns (64.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 8.494 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.238ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.122ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.117     4.999    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.080 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.422     5.501    pixel_combine/vid_src_sel_x
    SLICE_X11Y90         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158     5.659 r  pixel_combine/video_data_o[19]_i_1/O
                         net (fo=1, routed)           0.016     5.675    pixel_combine/video_data_out_x[19]
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.871     8.494    pixel_combine/clk_297m
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[19]/C
                         clock pessimism             -0.218     8.276    
                         clock uncertainty           -0.060     8.216    
    SLICE_X11Y90         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.241    pixel_combine/video_data_o_reg[19]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.675    
  -------------------------------------------------------------------
                         slack                                  2.566    

Slack (MET) :             2.570ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.239ns (35.407%)  route 0.436ns (64.593%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 8.497 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.238ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.874ns (routing 1.122ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.117     4.999    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.080 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.420     5.500    pixel_combine/vid_src_sel_x
    SLICE_X11Y89         LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.158     5.658 r  pixel_combine/video_data_o[15]_i_1/O
                         net (fo=1, routed)           0.016     5.674    pixel_combine/video_data_out_x[15]
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.874     8.497    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[15]/C
                         clock pessimism             -0.218     8.279    
                         clock uncertainty           -0.060     8.219    
    SLICE_X11Y89         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.244    pixel_combine/video_data_o_reg[15]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.674    
  -------------------------------------------------------------------
                         slack                                  2.570    

Slack (MET) :             2.622ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.623ns  (logic 0.170ns (27.287%)  route 0.453ns (72.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 8.497 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.238ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.874ns (routing 1.122ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.117     4.999    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.080 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.404     5.484    pixel_combine/vid_src_sel_x
    SLICE_X11Y89         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.573 r  pixel_combine/video_data_o[12]_i_1/O
                         net (fo=1, routed)           0.049     5.622    pixel_combine/video_data_out_x[12]
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.874     8.497    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[12]/C
                         clock pessimism             -0.218     8.279    
                         clock uncertainty           -0.060     8.219    
    SLICE_X11Y89         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.244    pixel_combine/video_data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.622    
  -------------------------------------------------------------------
                         slack                                  2.622    

Slack (MET) :             2.649ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.177ns (29.698%)  route 0.419ns (70.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 8.497 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.238ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.874ns (routing 1.122ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.117     4.999    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.080 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.404     5.484    pixel_combine/vid_src_sel_x
    SLICE_X11Y89         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.096     5.580 r  pixel_combine/video_data_o[13]_i_1/O
                         net (fo=1, routed)           0.015     5.595    pixel_combine/video_data_out_x[13]
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.874     8.497    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[13]/C
                         clock pessimism             -0.218     8.279    
                         clock uncertainty           -0.060     8.219    
    SLICE_X11Y89         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.244    pixel_combine/video_data_o_reg[13]
  -------------------------------------------------------------------
                         required time                          8.244    
                         arrival time                          -5.595    
  -------------------------------------------------------------------
                         slack                                  2.649    

Slack (MET) :             2.652ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.180ns (30.100%)  route 0.418ns (69.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 8.502 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.238ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.122ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.117     4.999    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.080 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.369     5.449    pixel_combine/vid_src_sel_x
    SLICE_X8Y90          LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.099     5.548 r  pixel_combine/video_data_o[6]_i_1/O
                         net (fo=1, routed)           0.049     5.597    pixel_combine/video_data_out_x[6]
    SLICE_X8Y90          FDCE                                         r  pixel_combine/video_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.879     8.502    pixel_combine/clk_297m
    SLICE_X8Y90          FDCE                                         r  pixel_combine/video_data_o_reg[6]/C
                         clock pessimism             -0.218     8.284    
                         clock uncertainty           -0.060     8.224    
    SLICE_X8Y90          FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.249    pixel_combine/video_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          8.249    
                         arrival time                          -5.597    
  -------------------------------------------------------------------
                         slack                                  2.652    

Slack (MET) :             2.657ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.131ns (22.370%)  route 0.455ns (77.630%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 8.494 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.238ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.122ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.117     4.999    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.080 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.406     5.485    pixel_combine/vid_src_sel_x
    SLICE_X11Y90         LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     5.535 r  pixel_combine/video_data_o[16]_i_1/O
                         net (fo=1, routed)           0.049     5.584    pixel_combine/video_data_out_x[16]
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.871     8.494    pixel_combine/clk_297m
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[16]/C
                         clock pessimism             -0.218     8.276    
                         clock uncertainty           -0.060     8.216    
    SLICE_X11Y90         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     8.241    pixel_combine/video_data_o_reg[16]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.584    
  -------------------------------------------------------------------
                         slack                                  2.657    

Slack (MET) :             2.670ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.169ns (28.928%)  route 0.415ns (71.072%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 8.506 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.238ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.883ns (routing 1.122ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.117     4.999    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.080 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.349     5.429    pixel_combine/vid_src_sel_x
    SLICE_X10Y88         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.088     5.517 r  pixel_combine/video_data_o[20]_i_1/O
                         net (fo=1, routed)           0.066     5.583    pixel_combine/video_data_out_x[20]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.883     8.506    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[20]/C
                         clock pessimism             -0.218     8.288    
                         clock uncertainty           -0.060     8.228    
    SLICE_X10Y88         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.253    pixel_combine/video_data_o_reg[20]
  -------------------------------------------------------------------
                         required time                          8.253    
                         arrival time                          -5.583    
  -------------------------------------------------------------------
                         slack                                  2.670    

Slack (MET) :             2.675ns  (required time - arrival time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.147ns (25.899%)  route 0.421ns (74.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 8.494 - 3.367 ) 
    Source Clock Delay      (SCD):    4.999ns
    Clock Pessimism Removal (CPR):    -0.218ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.117ns (routing 1.238ns, distribution 0.879ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.122ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.117     4.999    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     5.080 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.406     5.485    pixel_combine/vid_src_sel_x
    SLICE_X11Y90         LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.066     5.551 r  pixel_combine/video_data_o[17]_i_1/O
                         net (fo=1, routed)           0.015     5.566    pixel_combine/video_data_out_x[17]
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.871     8.494    pixel_combine/clk_297m
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[17]/C
                         clock pessimism             -0.218     8.276    
                         clock uncertainty           -0.060     8.216    
    SLICE_X11Y90         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     8.241    pixel_combine/video_data_o_reg[17]
  -------------------------------------------------------------------
                         required time                          8.241    
                         arrival time                          -5.566    
  -------------------------------------------------------------------
                         slack                                  2.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/vid_src_sel_x_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.080ns (55.888%)  route 0.063ns (44.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.762ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.063 f  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.057     3.120    pixel_combine/vid_src_sel_x
    SLICE_X8Y88          LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.039     3.159 r  pixel_combine/vid_src_sel_x_i_1/O
                         net (fo=1, routed)           0.006     3.165    pixel_combine/vid_src_sel_x_i_1_n_0
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.325     2.955    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
                         clock pessimism              0.073     3.028    
    SLICE_X8Y88          FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.075    pixel_combine/vid_src_sel_x_reg
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.165    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.074ns (47.393%)  route 0.082ns (52.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.762ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.063 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.076     3.139    pixel_combine/vid_src_sel_x
    SLICE_X8Y88          LUT3 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.033     3.172 r  pixel_combine/video_data_o[1]_i_1/O
                         net (fo=1, routed)           0.006     3.178    pixel_combine/video_data_out_x[1]
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.325     2.955    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/C
                         clock pessimism              0.073     3.028    
    SLICE_X8Y88          FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.075    pixel_combine/video_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           3.178    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.076ns (44.933%)  route 0.093ns (55.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.762ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.063 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.076     3.139    pixel_combine/vid_src_sel_x
    SLICE_X8Y88          LUT3 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     3.174 r  pixel_combine/video_data_o[0]_i_1/O
                         net (fo=1, routed)           0.017     3.191    pixel_combine/video_data_out_x[0]
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.325     2.955    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_data_o_reg[0]/C
                         clock pessimism              0.073     3.028    
    SLICE_X8Y88          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.074    pixel_combine/video_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.074    
                         arrival time                           3.191    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.063ns (28.936%)  route 0.155ns (71.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.762ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.063 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.147     3.209    pixel_combine/vid_src_sel_x
    SLICE_X10Y88         LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.022     3.231 r  pixel_combine/video_data_o[9]_i_1/O
                         net (fo=1, routed)           0.008     3.239    pixel_combine/video_data_out_x[9]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.328     2.958    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[9]/C
                         clock pessimism              0.115     3.073    
    SLICE_X10Y88         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     3.120    pixel_combine/video_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.239    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.083ns (38.036%)  route 0.135ns (61.964%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.762ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.063 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.126     3.189    pixel_combine/vid_src_sel_x
    SLICE_X10Y88         LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.042     3.231 r  pixel_combine/video_data_o[11]_i_1/O
                         net (fo=1, routed)           0.009     3.240    pixel_combine/video_data_out_x[11]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.328     2.958    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[11]/C
                         clock pessimism              0.115     3.073    
    SLICE_X10Y88         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.120    pixel_combine/video_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.240    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.063ns (27.305%)  route 0.168ns (72.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.762ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.063 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.147     3.209    pixel_combine/vid_src_sel_x
    SLICE_X10Y88         LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.022     3.231 r  pixel_combine/video_data_o[8]_i_1/O
                         net (fo=1, routed)           0.021     3.252    pixel_combine/video_data_out_x[8]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.328     2.958    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[8]/C
                         clock pessimism              0.115     3.073    
    SLICE_X10Y88         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.046     3.119    pixel_combine/video_data_o_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.252    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.077ns (33.086%)  route 0.156ns (66.914%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.762ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.063 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.148     3.210    pixel_combine/vid_src_sel_x
    SLICE_X10Y88         LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.036     3.246 r  pixel_combine/video_data_o[21]_i_1/O
                         net (fo=1, routed)           0.008     3.254    pixel_combine/video_data_out_x[21]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.328     2.958    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[21]/C
                         clock pessimism              0.115     3.073    
    SLICE_X10Y88         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.120    pixel_combine/video_data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.120    
                         arrival time                           3.254    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.082ns (35.011%)  route 0.152ns (64.989%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.762ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.063 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.126     3.189    pixel_combine/vid_src_sel_x
    SLICE_X10Y88         LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.041     3.230 r  pixel_combine/video_data_o[10]_i_1/O
                         net (fo=1, routed)           0.026     3.256    pixel_combine/video_data_out_x[10]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.328     2.958    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[10]/C
                         clock pessimism              0.115     3.073    
    SLICE_X10Y88         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.046     3.119    pixel_combine/video_data_o_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.256    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.076ns (30.679%)  route 0.172ns (69.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.762ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.063 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.148     3.210    pixel_combine/vid_src_sel_x
    SLICE_X10Y88         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.035     3.245 r  pixel_combine/video_data_o[20]_i_1/O
                         net (fo=1, routed)           0.024     3.269    pixel_combine/video_data_out_x[20]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.328     2.958    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[20]/C
                         clock pessimism              0.115     3.073    
    SLICE_X10Y88         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.119    pixel_combine/video_data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.119    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 pixel_combine/vid_src_sel_x_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            pixel_combine/video_data_o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_297m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.099ns (39.501%)  route 0.152ns (60.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    3.022ns
    Clock Pessimism Removal (CPR):    -0.115ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.762ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.063 r  pixel_combine/vid_src_sel_x_reg/Q
                         net (fo=25, routed)          0.146     3.208    pixel_combine/vid_src_sel_x
    SLICE_X11Y92         LUT3 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.058     3.266 r  pixel_combine/video_data_o[23]_i_1/O
                         net (fo=1, routed)           0.006     3.272    pixel_combine/video_data_out_x[23]
    SLICE_X11Y92         FDCE                                         r  pixel_combine/video_data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.323     2.953    pixel_combine/clk_297m
    SLICE_X11Y92         FDCE                                         r  pixel_combine/video_data_o_reg[23]/C
                         clock pessimism              0.115     3.068    
    SLICE_X11Y92         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.115    pixel_combine/video_data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.115    
                         arrival time                           3.272    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_297m_clk_wiz_0
Waveform(ns):       { 0.000 1.684 }
Period(ns):         3.367
Sources:            { video_clk/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         3.367       2.077      BUFGCE_X0Y92  video_clk/inst/clkout2_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         3.367       2.296      MMCM_X0Y3     video_clk/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X8Y88   pixel_combine/vid_src_sel_x_reg/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X8Y88   pixel_combine/video_data_o_reg[0]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X10Y88  pixel_combine/video_data_o_reg[10]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X10Y88  pixel_combine/video_data_o_reg[11]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y89  pixel_combine/video_data_o_reg[12]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y89  pixel_combine/video_data_o_reg[13]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y89  pixel_combine/video_data_o_reg[14]/C
Min Period        n/a     FDCE/C              n/a            0.550         3.367       2.817      SLICE_X11Y89  pixel_combine/video_data_o_reg[15]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X8Y88   pixel_combine/vid_src_sel_x_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X8Y88   pixel_combine/vid_src_sel_x_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X8Y88   pixel_combine/video_data_o_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X8Y88   pixel_combine/video_data_o_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X10Y88  pixel_combine/video_data_o_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X10Y88  pixel_combine/video_data_o_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X10Y88  pixel_combine/video_data_o_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X10Y88  pixel_combine/video_data_o_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y89  pixel_combine/video_data_o_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y89  pixel_combine/video_data_o_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X8Y88   pixel_combine/vid_src_sel_x_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X8Y88   pixel_combine/vid_src_sel_x_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X8Y88   pixel_combine/video_data_o_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X8Y88   pixel_combine/video_data_o_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X10Y88  pixel_combine/video_data_o_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X10Y88  pixel_combine/video_data_o_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X10Y88  pixel_combine/video_data_o_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X10Y88  pixel_combine/video_data_o_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y89  pixel_combine/video_data_o_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.275         1.684       1.409      SLICE_X11Y89  pixel_combine/video_data_o_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  link_n_0
  To Clock:  link_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        6.517ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.573ns (18.354%)  route 2.549ns (81.646%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.039    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.120 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.105    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.178 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.450    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.573 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.932    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.080 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.425    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.573 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.588     5.161    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.752    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                         clock pessimism              0.019    11.772    
                         clock uncertainty           -0.035    11.737    
    SLICE_X3Y89          FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    11.678    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                          -5.161    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.517ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.573ns (18.360%)  route 2.548ns (81.640%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.752ns = ( 11.752 - 10.000 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.039    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.120 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.105    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.178 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.450    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.573 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.932    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.080 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.425    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.573 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.587     5.160    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.752    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/C
                         clock pessimism              0.019    11.772    
                         clock uncertainty           -0.035    11.737    
    SLICE_X3Y89          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.677    mipi/link/gen_bytealign[0].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                  6.517    

Slack (MET) :             6.684ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.573ns (19.454%)  route 2.372ns (80.546%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.039ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.039    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.120 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.105    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.178 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.450    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.573 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.932    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.080 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.425    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.573 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.411     4.984    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.661    11.745    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                         clock pessimism              0.020    11.764    
                         clock uncertainty           -0.035    11.729    
    SLICE_X3Y90          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.669    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.669    
                         arrival time                          -4.984    
  -------------------------------------------------------------------
                         slack                                  6.684    

Slack (MET) :             6.783ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.458ns (15.989%)  route 2.406ns (84.011%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 11.746 - 10.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.072    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.150 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.887    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.987 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.442    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.530 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.808    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.857 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.172    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.315 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.622     4.937    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.746    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                         clock pessimism              0.070    11.816    
                         clock uncertainty           -0.035    11.781    
    SLICE_X1Y93          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.720    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.720    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  6.783    

Slack (MET) :             6.839ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.546ns (19.343%)  route 2.277ns (80.657%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 11.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.009ns, distribution 0.665ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.070    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.149 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.671    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.807 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.343    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.440 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.891    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.990 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.139    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.274 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.619     4.893    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.674    11.758    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/C
                         clock pessimism              0.070    11.827    
                         clock uncertainty           -0.035    11.792    
    SLICE_X2Y100         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.732    mipi/link/gen_bytealign[3].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.732    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                  6.839    

Slack (MET) :             6.871ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.546ns (19.915%)  route 2.196ns (80.085%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 11.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.070    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.149 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.671    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.807 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.343    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.440 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.891    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.990 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.139    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.274 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.538     4.812    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675    11.759    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/C
                         clock pessimism              0.019    11.778    
                         clock uncertainty           -0.035    11.743    
    SLICE_X3Y100         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.683    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.683    
                         arrival time                          -4.812    
  -------------------------------------------------------------------
                         slack                                  6.871    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.458ns (16.233%)  route 2.363ns (83.767%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 11.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.009ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.072    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.150 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.887    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.987 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.442    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.530 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.808    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.857 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.172    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.315 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.579     4.894    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.673    11.757    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/C
                         clock pessimism              0.107    11.864    
                         clock uncertainty           -0.035    11.828    
    SLICE_X1Y94          FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.767    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.767    
                         arrival time                          -4.894    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.886ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.458ns (16.569%)  route 2.306ns (83.431%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    2.072ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.009ns, distribution 0.657ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.072    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.150 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.887    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.987 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.442    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.530 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.808    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.857 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.172    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.315 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.522     4.836    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.666    11.749    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/C
                         clock pessimism              0.070    11.819    
                         clock uncertainty           -0.035    11.784    
    SLICE_X1Y95          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.723    mipi/link/gen_bytealign[1].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.723    
                         arrival time                          -4.836    
  -------------------------------------------------------------------
                         slack                                  6.886    

Slack (MET) :             6.906ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.557ns (20.719%)  route 2.131ns (79.281%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.749ns = ( 11.749 - 10.000 ) 
    Source Clock Delay      (SCD):    2.078ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.795ns (routing 0.010ns, distribution 0.785ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.009ns, distribution 0.656ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.795     2.078    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X3Y103         FDRE                                         r  mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.157 f  mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/Q
                         net (fo=3, routed)           0.359     2.516    mipi/link/gen_bytealign[2].ba/last_byte_reg_n_0_[4]
    SLICE_X3Y104         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     2.673 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_6__1/O
                         net (fo=9, routed)           0.486     3.160    mipi/link/gen_bytealign[2].ba/data_offs[2]_i_6__1_n_0
    SLICE_X2Y103         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.283 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_9__1/O
                         net (fo=4, routed)           0.349     3.632    mipi/link/gen_bytealign[2].ba/was_found124_out
    SLICE_X2Y102         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.780 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_3__1/O
                         net (fo=2, routed)           0.431     4.211    mipi/link/gen_bytealign[2].ba/data_offs[2]_i_3__1_n_0
    SLICE_X3Y99          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.261 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_1__0/O
                         net (fo=3, routed)           0.505     4.766    mipi/link/gen_bytealign[2].ba/data_offs
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.665    11.749    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
                         clock pessimism              0.019    11.768    
                         clock uncertainty           -0.035    11.733    
    SLICE_X2Y102         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.673    mipi/link/gen_bytealign[2].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.673    
                         arrival time                          -4.766    
  -------------------------------------------------------------------
                         slack                                  6.906    

Slack (MET) :             6.977ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0_1 rise@10.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.546ns (20.352%)  route 2.137ns (79.648%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.756ns = ( 11.756 - 10.000 ) 
    Source Clock Delay      (SCD):    2.070ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.672ns (routing 0.009ns, distribution 0.663ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     0.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.070    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.149 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.671    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.807 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.343    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.440 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.891    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.990 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.139    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.274 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.479     4.753    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.672    11.756    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                         clock pessimism              0.070    11.825    
                         clock uncertainty           -0.035    11.790    
    SLICE_X2Y100         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.730    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.730    
                         arrival time                          -4.753    
  -------------------------------------------------------------------
                         slack                                  6.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.078ns (26.009%)  route 0.222ns (73.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.449     1.120    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.158 r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/Q
                         net (fo=31, routed)          0.214     1.371    mipi/unpack10/byte_count_int__0[1]
    SLICE_X9Y97          LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.040     1.411 r  mipi/unpack10/FSM_sequential_byte_count_int[2]_i_2/O
                         net (fo=1, routed)           0.008     1.419    mipi/unpack10/byte_count_int__1[2]
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.361    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/C
                         clock pessimism             -0.048     1.313    
                         clock uncertainty            0.035     1.348    
    SLICE_X9Y97          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.395    mipi/unpack10/FSM_sequential_byte_count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.079ns (25.598%)  route 0.230ns (74.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.202ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.346ns
    Source Clock Delay      (SCD):    1.104ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.433ns (routing 0.007ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.433     1.104    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.143 f  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.213     1.355    mipi/link/gen_bytealign[1].ba/data_offs_reg_n_0_[2]
    SLICE_X2Y94          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     1.395 r  mipi/link/gen_bytealign[1].ba/data_out[7]_i_1__0/O
                         net (fo=1, routed)           0.017     1.412    mipi/link/gen_bytealign[1].ba/data_out[7]_i_1__0_n_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.346    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_out_reg[7]/C
                         clock pessimism             -0.041     1.305    
                         clock uncertainty            0.035     1.341    
    SLICE_X2Y94          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.387    mipi/link/gen_bytealign[1].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mipi/depacket/bytes_read_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/depacket/bytes_read_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.089ns (30.436%)  route 0.203ns (69.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    1.119ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.448ns (routing 0.007ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.007ns, distribution 0.501ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.448     1.119    mipi/depacket/in_line_d_reg_0
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.158 r  mipi/depacket/bytes_read_reg[4]/Q
                         net (fo=7, routed)           0.186     1.344    mipi/depacket/bytes_read_reg_n_0_[4]
    SLICE_X8Y99          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     1.394 r  mipi/depacket/bytes_read[4]_i_1/O
                         net (fo=1, routed)           0.017     1.411    mipi/depacket/bytes_read__0[4]
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.508     1.358    mipi/depacket/in_line_d_reg_0
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/C
                         clock pessimism             -0.055     1.303    
                         clock uncertainty            0.035     1.339    
    SLICE_X8Y99          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.385    mipi/depacket/bytes_read_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.098ns (27.866%)  route 0.254ns (72.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.351ns
    Source Clock Delay      (SCD):    1.103ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.432ns (routing 0.007ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.007ns, distribution 0.494ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.432     1.103    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.142 r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/Q
                         net (fo=10, routed)          0.237     1.379    mipi/link/gen_bytealign[2].ba/data_offs_reg_n_0_[1]
    SLICE_X3Y102         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.059     1.438 r  mipi/link/gen_bytealign[2].ba/data_out[1]_i_1__1/O
                         net (fo=1, routed)           0.017     1.455    mipi/link/gen_bytealign[2].ba/data_out[1]_i_1__1_n_0
    SLICE_X3Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.351    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X3Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/C
                         clock pessimism             -0.011     1.340    
                         clock uncertainty            0.035     1.375    
    SLICE_X3Y102         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.421    mipi/link/gen_bytealign[2].ba/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.074ns (23.364%)  route 0.243ns (76.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.120ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.007ns, distribution 0.507ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.449     1.120    mipi/link/wordalign/valid_out_reg_1
    SLICE_X6Y95          FDRE                                         r  mipi/link/wordalign/word_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.159 r  mipi/link/wordalign/word_out_reg[10]/Q
                         net (fo=9, routed)           0.217     1.375    mipi/link/wordalign/word_out_reg[31]_0[10]
    SLICE_X5Y94          LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     1.410 r  mipi/link/wordalign/dout_int[34]_i_1/O
                         net (fo=1, routed)           0.026     1.436    mipi/unpack10/dout_int_reg[39]_2[2]
    SLICE_X5Y94          FDRE                                         r  mipi/unpack10/dout_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.514     1.363    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y94          FDRE                                         r  mipi/unpack10/dout_int_reg[34]/C
                         clock pessimism             -0.043     1.321    
                         clock uncertainty            0.035     1.356    
    SLICE_X5Y94          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.402    mipi/unpack10/dout_int_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/valid_dly_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/taps_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.099ns (28.054%)  route 0.254ns (71.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.368ns
    Source Clock Delay      (SCD):    1.123ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.452ns (routing 0.007ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.452     1.123    mipi/link/wordalign/valid_out_reg_1
    SLICE_X7Y100         FDRE                                         r  mipi/link/wordalign/valid_dly_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.163 r  mipi/link/wordalign/valid_dly_2_reg[1]/Q
                         net (fo=4, routed)           0.228     1.391    mipi/link/wordalign/p_7_in
    SLICE_X5Y100         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.059     1.450 r  mipi/link/wordalign/taps[1][1]_i_1/O
                         net (fo=1, routed)           0.026     1.476    mipi/link/wordalign/taps[1][1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.519     1.368    mipi/link/wordalign/valid_out_reg_1
    SLICE_X5Y100         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/C
                         clock pessimism             -0.011     1.358    
                         clock uncertainty            0.035     1.393    
    SLICE_X5Y100         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.439    mipi/link/wordalign/taps_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.062ns (19.767%)  route 0.252ns (80.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.342ns
    Source Clock Delay      (SCD):    1.109ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.438ns (routing 0.007ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.007ns, distribution 0.485ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.438     1.109    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.148 f  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.237     1.385    mipi/link/gen_bytealign[3].ba/data_offs_reg_n_0_[2]
    SLICE_X2Y99          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.408 r  mipi/link/gen_bytealign[3].ba/data_out[7]_i_1__2/O
                         net (fo=1, routed)           0.015     1.423    mipi/link/gen_bytealign[3].ba/data_out[7]_i_1__2_n_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.492     1.342    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_out_reg[7]/C
                         clock pessimism             -0.041     1.301    
                         clock uncertainty            0.035     1.336    
    SLICE_X2Y99          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.382    mipi/link/gen_bytealign[3].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mipi/unpack10/bytes_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.096ns (29.358%)  route 0.231ns (70.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.367ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.007ns, distribution 0.511ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.453     1.124    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y98          FDRE                                         r  mipi/unpack10/bytes_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.161 r  mipi/unpack10/bytes_int_reg[23]/Q
                         net (fo=1, routed)           0.207     1.368    mipi/unpack10/bytes_int_reg_n_0_[23]
    SLICE_X5Y99          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     1.427 r  mipi/unpack10/dout_int[23]_i_1/O
                         net (fo=1, routed)           0.024     1.451    mipi/unpack10/dout_int[23]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  mipi/unpack10/dout_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.518     1.367    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y99          FDRE                                         r  mipi/unpack10/dout_int_reg[23]/C
                         clock pessimism             -0.043     1.325    
                         clock uncertainty            0.035     1.360    
    SLICE_X5Y99          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.406    mipi/unpack10/dout_int_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.451    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.080ns (24.247%)  route 0.250ns (75.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.347ns
    Source Clock Delay      (SCD):    1.101ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.430ns (routing 0.007ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.430     1.101    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.140 f  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.234     1.374    mipi/link/gen_bytealign[0].ba/data_offs_reg_n_0_[2]
    SLICE_X3Y91          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     1.415 r  mipi/link/gen_bytealign[0].ba/data_out[7]_i_1/O
                         net (fo=1, routed)           0.016     1.431    mipi/link/gen_bytealign[0].ba/p_0_out[7]
    SLICE_X3Y91          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.347    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y91          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/C
                         clock pessimism             -0.042     1.305    
                         clock uncertainty            0.035     1.340    
    SLICE_X3Y91          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.386    mipi/link/gen_bytealign[0].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.431    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_unpacked_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.038ns (11.765%)  route 0.285ns (88.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.124ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.453     1.124    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y97          FDRE                                         r  mipi/unpack10/dout_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.162 r  mipi/unpack10/dout_int_reg[21]/Q
                         net (fo=1, routed)           0.285     1.447    mipi/unpack10/mipi_unpack[27]
    SLICE_X6Y98          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.512     1.361    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y98          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[27]/C
                         clock pessimism             -0.043     1.319    
                         clock uncertainty            0.035     1.354    
    SLICE_X6Y98          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.401    mipi/unpack10/dout_unpacked_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.401    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.046    





---------------------------------------------------------------------------------------------------
From Clock:  csi
  To Clock:  csi2

Setup :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.150ns,  Total Violation       -0.526ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 dphy_d2_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.780ns  (logic 0.587ns (75.244%)  route 0.193ns (24.756%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 3.431 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD21                                              0.000     2.250 f  dphy_d2_i[0] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d2phy/inbuf/IB
    HPIOBDIFFINBUF_X0Y41 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.440     2.790 r  mipi/link/d2phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.840    mipi/link/d2phy/inbuf/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.840 r  mipi/link/d2phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.883    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     3.030 r  mipi/link/d2phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.030    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     2.892 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.932    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.932 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     3.082    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.099 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.431    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.431    
                         clock uncertainty           -0.035     3.396    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.458    mipi/link/d2phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.458    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 dphy_d1_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.763ns  (logic 0.569ns (74.558%)  route 0.194ns (25.442%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 3.431 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD19                                              0.000     2.250 f  dphy_d1_i[0] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d1phy/inbuf/IB
    HPIOBDIFFINBUF_X0Y38 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.421     2.771 r  mipi/link/d1phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.821    mipi/link/d1phy/inbuf/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.821 r  mipi/link/d1phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.044     2.865    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.148     3.013 r  mipi/link/d1phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.013    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     2.892 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.932    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.932 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     3.082    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.099 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.431    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.431    
                         clock uncertainty           -0.035     3.396    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.057     3.453    mipi/link/d1phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.453    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 dphy_d3_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.780ns  (logic 0.585ns (74.990%)  route 0.195ns (25.010%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.931ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.931ns = ( 3.431 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.332ns (routing 0.000ns, distribution 0.332ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC21                                              0.000     2.250 f  dphy_d3_i[0] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d3phy/inbuf/IB
    HPIOBDIFFINBUF_X0Y40 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.438     2.788 r  mipi/link/d3phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.838    mipi/link/d3phy/inbuf/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.838 r  mipi/link/d3phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.045     2.883    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     3.030 r  mipi/link/d3phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.030    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     2.892 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.932    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.932 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     3.082    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.099 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.332     3.431    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.431    
                         clock uncertainty           -0.035     3.396    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.076     3.472    mipi/link/d3phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.472    
                         arrival time                          -3.030    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 dphy_d0_i[0]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
                            (rising edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (csi2 fall@2.500ns - csi fall@1.250ns)
  Data Path Delay:        0.743ns  (logic 0.550ns (74.018%)  route 0.193ns (25.982%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        0.933ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.933ns = ( 3.433 - 2.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.334ns (routing 0.000ns, distribution 0.334ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    Y20                                               0.000     2.250 f  dphy_d0_i[0] (IN)
                         net (fo=0)                   0.100     2.350    mipi/link/d0phy/inbuf/IB
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.403     2.753 r  mipi/link/d0phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.803    mipi/link/d0phy/inbuf/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.803 r  mipi/link/d0phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.043     2.846    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.147     2.993 r  mipi/link/d0phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     2.993    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       2.500     2.500 f  
    AA20                                              0.000     2.500 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     2.579    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     2.892 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.932    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.932 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     3.082    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     3.099 r  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.334     3.433    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK
                         clock pessimism              0.000     3.433    
                         clock uncertainty           -0.035     3.398    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Setup_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_D)
                                                      0.062     3.460    mipi/link/d0phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                          3.460    
                         arrival time                          -2.993    
  -------------------------------------------------------------------
                         slack                                  0.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.150ns  (arrival time - required time)
  Source:                 dphy_d0_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.799ns  (logic 0.650ns (81.358%)  route 0.149ns (18.642%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.771ns = ( 3.021 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.611ns (routing 0.001ns, distribution 0.610ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    W20                                               0.000     2.250 r  dphy_d0_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d0phy/inbuf/I
    HPIOBDIFFINBUF_X0Y35 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     2.850 r  mipi/link/d0phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.890    mipi/link/d0phy/inbuf/OUT
    W20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.890 r  mipi/link/d0phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.920    mipi/link/d0phy/in_se
    BITSLICE_RX_TX_X0Y75 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     3.049 r  mipi/link/d0phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.049    mipi/link/d0phy/delayed_data
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     1.997 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.047    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.047 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.382    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.410 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.611     3.021    mipi/link/d0phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     3.021    
                         clock uncertainty            0.035     3.056    
    BITSLICE_RX_TX_X0Y75 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     3.199    mipi/link/d0phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -3.199    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.131ns  (arrival time - required time)
  Source:                 dphy_d3_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.829ns  (logic 0.680ns (82.029%)  route 0.149ns (17.971%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.772ns = ( 3.022 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.612ns (routing 0.001ns, distribution 0.611ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AB21                                              0.000     2.250 r  dphy_d3_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d3phy/inbuf/I
    HPIOBDIFFINBUF_X0Y40 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.551     2.880 r  mipi/link/d3phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.920    mipi/link/d3phy/inbuf/OUT
    AB21                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.920 r  mipi/link/d3phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.030     2.950    mipi/link/d3phy/in_se
    BITSLICE_RX_TX_X0Y86 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     3.079 r  mipi/link/d3phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.079    mipi/link/d3phy/delayed_data
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     1.997 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.047    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.047 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.382    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.410 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.612     3.022    mipi/link/d3phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     3.022    
                         clock uncertainty            0.035     3.057    
    BITSLICE_RX_TX_X0Y86 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.153     3.210    mipi/link/d3phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -3.210    
                         arrival time                           3.079    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.126ns  (arrival time - required time)
  Source:                 dphy_d1_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.813ns  (logic 0.665ns (81.798%)  route 0.148ns (18.202%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 3.020 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AC19                                              0.000     2.250 r  dphy_d1_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d1phy/inbuf/I
    HPIOBDIFFINBUF_X0Y38 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     2.865 r  mipi/link/d1phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.905    mipi/link/d1phy/inbuf/OUT
    AC19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.905 r  mipi/link/d1phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.934    mipi/link/d1phy/in_se
    BITSLICE_RX_TX_X0Y82 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     3.063 r  mipi/link/d1phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.063    mipi/link/d1phy/delayed_data
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     1.997 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.047    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.047 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.382    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.410 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.610     3.020    mipi/link/d1phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     3.020    
                         clock uncertainty            0.035     3.055    
    BITSLICE_RX_TX_X0Y82 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.134     3.189    mipi/link/d1phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -3.189    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                 -0.126    

Slack (VIOLATED) :        -0.118ns  (arrival time - required time)
  Source:                 dphy_d2_i[1]
                            (input port clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
                            (falling edge-triggered cell ISERDESE3 clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             csi2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (csi2 rise@1.250ns - csi fall@1.250ns)
  Data Path Delay:        0.830ns  (logic 0.682ns (82.179%)  route 0.148ns (17.821%))
  Logic Levels:           3  (DIFFINBUF=1 IBUFCTRL=1 IDELAYE3=1)
  Input Delay:            1.000ns
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 3.020 - 1.250 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1.250 - 1.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.610ns (routing 0.001ns, distribution 0.609ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock csi fall edge)        1.250     1.250 f  
                         input delay                  1.000     2.250    
    AD20                                              0.000     2.250 r  dphy_d2_i[1] (IN)
                         net (fo=0)                   0.079     2.329    mipi/link/d2phy/inbuf/I
    HPIOBDIFFINBUF_X0Y41 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.553     2.882 r  mipi/link/d2phy/inbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.922    mipi/link/d2phy/inbuf/OUT
    AD20                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.922 r  mipi/link/d2phy/inbuf/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.029     2.951    mipi/link/d2phy/in_se
    BITSLICE_RX_TX_X0Y88 IDELAYE3 (Prop_IDELAY_BITSLICE_COMPONENT_RX_TX_IDATAIN_DATAOUT)
                                                      0.129     3.080 r  mipi/link/d2phy/gen_upp.IDELAYE3_inst/DATAOUT
                         net (fo=1, routed)           0.000     3.080    mipi/link/d2phy/delayed_data
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock csi2 rise edge)       1.250     1.250 r  
    AA20                                              0.000     1.250 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     1.350    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     1.997 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.047    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.047 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.335     2.382    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.410 f  mipi/link/clkphy/bit_clk_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.610     3.020    mipi/link/d2phy/ddr_bit_clock
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLK_B  (IS_INVERTED)
                         clock pessimism              0.000     3.020    
                         clock uncertainty            0.035     3.055    
    BITSLICE_RX_TX_X0Y88 ISERDESE3 (Hold_ISERDES_BITSLICE_COMPONENT_RX_TX_CLK_B_D)
                                                      0.143     3.198    mipi/link/d2phy/gen_upp.ISERDESE3_inst
  -------------------------------------------------------------------
                         required time                         -3.198    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                 -0.118    





---------------------------------------------------------------------------------------------------
From Clock:  link_n_0_1
  To Clock:  link_n_0

Setup :            0  Failing Endpoints,  Worst Slack        6.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 0.573ns (18.354%)  route 2.549ns (81.646%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 11.754 - 10.000 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.038    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.119 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.104    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.177 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.448    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.571 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.931    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.079 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.424    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.572 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.588     5.160    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.754    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C
                         clock pessimism              0.019    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X3Y89          FDRE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059    11.679    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.679    
                         arrival time                          -5.160    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.519ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.573ns (18.360%)  route 2.548ns (81.640%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.754ns = ( 11.754 - 10.000 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.038    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.119 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.104    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.177 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.448    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.571 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.931    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.079 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.424    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.572 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.587     5.159    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669    11.754    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/C
                         clock pessimism              0.019    11.773    
                         clock uncertainty           -0.035    11.738    
    SLICE_X3Y89          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.678    mipi/link/gen_bytealign[0].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                          -5.159    
  -------------------------------------------------------------------
                         slack                                  6.519    

Slack (MET) :             6.687ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.945ns  (logic 0.573ns (19.454%)  route 2.372ns (80.546%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.746ns = ( 11.746 - 10.000 ) 
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.020ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.756ns (routing 0.010ns, distribution 0.746ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.009ns, distribution 0.652ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.756     2.038    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X2Y88          FDRE                                         r  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     2.119 f  mipi/link/gen_bytealign[0].ba/curr_byte_reg[5]/Q
                         net (fo=6, routed)           0.985     3.104    mipi/link/gen_bytealign[0].ba/p_1_in[6]
    SLICE_X3Y89          LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.073     3.177 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8/O
                         net (fo=4, routed)           0.271     3.448    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_8_n_0
    SLICE_X3Y90          LUT5 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     3.571 r  mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4/O
                         net (fo=3, routed)           0.359     3.931    mipi/link/gen_bytealign[0].ba/data_offs[1]_i_4_n_0
    SLICE_X3Y89          LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     4.079 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4/O
                         net (fo=2, routed)           0.345     4.424    mipi/link/gen_bytealign[0].ba/data_offs[2]_i_4_n_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.572 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.411     4.983    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.661    11.746    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                         clock pessimism              0.020    11.766    
                         clock uncertainty           -0.035    11.730    
    SLICE_X3Y90          FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.670    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.670    
                         arrival time                          -4.983    
  -------------------------------------------------------------------
                         slack                                  6.687    

Slack (MET) :             6.786ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.864ns  (logic 0.458ns (15.989%)  route 2.406ns (84.011%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.748ns = ( 11.748 - 10.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.071    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.149 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.886    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.986 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.441    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.529 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.807    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.856 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.170    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.313 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.622     4.935    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663    11.748    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                         clock pessimism              0.070    11.817    
                         clock uncertainty           -0.035    11.782    
    SLICE_X1Y93          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.721    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.721    
                         arrival time                          -4.935    
  -------------------------------------------------------------------
                         slack                                  6.786    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.823ns  (logic 0.546ns (19.343%)  route 2.277ns (80.657%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.759ns = ( 11.759 - 10.000 ) 
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.674ns (routing 0.009ns, distribution 0.665ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.069    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.148 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.669    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.805 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.341    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.438 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.889    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.988 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.137    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.272 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.619     4.891    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.674    11.759    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/C
                         clock pessimism              0.070    11.829    
                         clock uncertainty           -0.035    11.793    
    SLICE_X2Y100         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.733    mipi/link/gen_bytealign[3].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.733    
                         arrival time                          -4.891    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 0.546ns (19.915%)  route 2.196ns (80.085%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.760ns = ( 11.760 - 10.000 ) 
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.069    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.148 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.669    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.805 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.341    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.438 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.889    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.988 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.137    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.272 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.538     4.810    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675    11.760    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/C
                         clock pessimism              0.019    11.779    
                         clock uncertainty           -0.035    11.744    
    SLICE_X3Y100         FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.684    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.684    
                         arrival time                          -4.810    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.876ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.821ns  (logic 0.458ns (16.233%)  route 2.363ns (83.767%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.758ns = ( 11.758 - 10.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.673ns (routing 0.009ns, distribution 0.664ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.071    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.149 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.886    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.986 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.441    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.529 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.807    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.856 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.170    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.313 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.579     4.892    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.673    11.758    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/C
                         clock pessimism              0.107    11.865    
                         clock uncertainty           -0.035    11.830    
    SLICE_X1Y94          FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061    11.769    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]
  -------------------------------------------------------------------
                         required time                         11.769    
                         arrival time                          -4.892    
  -------------------------------------------------------------------
                         slack                                  6.876    

Slack (MET) :             6.889ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.764ns  (logic 0.458ns (16.569%)  route 2.306ns (83.431%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.751ns = ( 11.751 - 10.000 ) 
    Source Clock Delay      (SCD):    2.071ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.789ns (routing 0.010ns, distribution 0.779ns)
  Clock Net Delay (Destination): 0.666ns (routing 0.009ns, distribution 0.657ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.789     2.071    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.149 f  mipi/link/gen_bytealign[1].ba/curr_byte_reg[1]/Q
                         net (fo=13, routed)          0.737     2.886    mipi/link/gen_bytealign[1].ba/p_1_in[2]
    SLICE_X1Y93          LUT4 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.986 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0/O
                         net (fo=1, routed)           0.455     3.441    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_12__0_n_0
    SLICE_X2Y95          LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     3.529 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_9__0/O
                         net (fo=4, routed)           0.278     3.807    mipi/link/gen_bytealign[1].ba/was_found124_out
    SLICE_X2Y95          LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     3.856 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0/O
                         net (fo=2, routed)           0.315     4.170    mipi/link/gen_bytealign[1].ba/data_offs[2]_i_3__0_n_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I2_O)
                                                      0.143     4.313 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.522     4.835    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.666    11.751    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/C
                         clock pessimism              0.070    11.820    
                         clock uncertainty           -0.035    11.785    
    SLICE_X1Y95          FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    11.724    mipi/link/gen_bytealign[1].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.724    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  6.889    

Slack (MET) :             6.909ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.688ns  (logic 0.557ns (20.719%)  route 2.131ns (79.281%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.750ns = ( 11.750 - 10.000 ) 
    Source Clock Delay      (SCD):    2.077ns
    Clock Pessimism Removal (CPR):    0.019ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.795ns (routing 0.010ns, distribution 0.785ns)
  Clock Net Delay (Destination): 0.665ns (routing 0.009ns, distribution 0.656ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.795     2.077    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X3Y103         FDRE                                         r  mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y103         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.156 f  mipi/link/gen_bytealign[2].ba/last_byte_reg[4]/Q
                         net (fo=3, routed)           0.359     2.515    mipi/link/gen_bytealign[2].ba/last_byte_reg_n_0_[4]
    SLICE_X3Y104         LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.157     2.672 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_6__1/O
                         net (fo=9, routed)           0.486     3.158    mipi/link/gen_bytealign[2].ba/data_offs[2]_i_6__1_n_0
    SLICE_X2Y103         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     3.281 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_9__1/O
                         net (fo=4, routed)           0.349     3.631    mipi/link/gen_bytealign[2].ba/was_found124_out
    SLICE_X2Y102         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     3.779 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_3__1/O
                         net (fo=2, routed)           0.431     4.210    mipi/link/gen_bytealign[2].ba/data_offs[2]_i_3__1_n_0
    SLICE_X3Y99          LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     4.260 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_1__0/O
                         net (fo=3, routed)           0.505     4.765    mipi/link/gen_bytealign[2].ba/data_offs
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.665    11.750    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
                         clock pessimism              0.019    11.769    
                         clock uncertainty           -0.035    11.734    
    SLICE_X2Y102         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.674    mipi/link/gen_bytealign[2].ba/data_offs_reg[1]
  -------------------------------------------------------------------
                         required time                         11.674    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  6.909    

Slack (MET) :             6.980ns  (required time - arrival time)
  Source:                 mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (link_n_0 rise@10.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.546ns (20.352%)  route 2.137ns (79.648%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.757ns = ( 11.757 - 10.000 ) 
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.787ns (routing 0.010ns, distribution 0.777ns)
  Clock Net Delay (Destination): 0.672ns (routing 0.009ns, distribution 0.663ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     0.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     1.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     1.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.787     2.069    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y101         FDRE                                         r  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.148 f  mipi/link/gen_bytealign[3].ba/last_byte_reg[1]/Q
                         net (fo=3, routed)           0.522     2.669    mipi/link/gen_bytealign[3].ba/last_byte_reg_n_0_[1]
    SLICE_X3Y101         LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     2.805 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2/O
                         net (fo=9, routed)           0.536     3.341    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_6__2_n_0
    SLICE_X2Y100         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.097     3.438 r  mipi/link/gen_bytealign[3].ba/data_offs[1]_i_3__2/O
                         net (fo=2, routed)           0.451     3.889    mipi/link/gen_bytealign[3].ba/was_found19_out
    SLICE_X3Y100         LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.988 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2/O
                         net (fo=2, routed)           0.149     4.137    mipi/link/gen_bytealign[3].ba/data_offs[2]_i_3__2_n_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I2_O)
                                                      0.135     4.272 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.479     4.751    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.672    11.757    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                         clock pessimism              0.070    11.827    
                         clock uncertainty           -0.035    11.791    
    SLICE_X2Y100         FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    11.731    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                          -4.751    
  -------------------------------------------------------------------
                         slack                                  6.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.078ns (26.009%)  route 0.222ns (73.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.048ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.449     1.118    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y97          FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.156 r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/Q
                         net (fo=31, routed)          0.214     1.370    mipi/unpack10/byte_count_int__0[1]
    SLICE_X9Y97          LUT3 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.040     1.410 r  mipi/unpack10/FSM_sequential_byte_count_int[2]_i_2/O
                         net (fo=1, routed)           0.008     1.418    mipi/unpack10/byte_count_int__1[2]
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.362    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/C
                         clock pessimism             -0.048     1.314    
                         clock uncertainty            0.035     1.350    
    SLICE_X9Y97          FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.397    mipi/unpack10/FSM_sequential_byte_count_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.418    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[1].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.079ns (25.598%)  route 0.230ns (74.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.348ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.433ns (routing 0.007ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.433     1.102    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.141 f  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.213     1.354    mipi/link/gen_bytealign[1].ba/data_offs_reg_n_0_[2]
    SLICE_X2Y94          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.040     1.394 r  mipi/link/gen_bytealign[1].ba/data_out[7]_i_1__0/O
                         net (fo=1, routed)           0.017     1.411    mipi/link/gen_bytealign[1].ba/data_out[7]_i_1__0_n_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.348    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X2Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_out_reg[7]/C
                         clock pessimism             -0.041     1.307    
                         clock uncertainty            0.035     1.342    
    SLICE_X2Y94          FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.388    mipi/link/gen_bytealign[1].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mipi/depacket/bytes_read_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/depacket/bytes_read_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.089ns (30.436%)  route 0.203ns (69.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    1.117ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.448ns (routing 0.007ns, distribution 0.441ns)
  Clock Net Delay (Destination): 0.508ns (routing 0.007ns, distribution 0.501ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.448     1.117    mipi/depacket/in_line_d_reg_0
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.156 r  mipi/depacket/bytes_read_reg[4]/Q
                         net (fo=7, routed)           0.186     1.343    mipi/depacket/bytes_read_reg_n_0_[4]
    SLICE_X8Y99          LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.050     1.393 r  mipi/depacket/bytes_read[4]_i_1/O
                         net (fo=1, routed)           0.017     1.410    mipi/depacket/bytes_read__0[4]
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.508     1.359    mipi/depacket/in_line_d_reg_0
    SLICE_X8Y99          FDRE                                         r  mipi/depacket/bytes_read_reg[4]/C
                         clock pessimism             -0.055     1.305    
                         clock uncertainty            0.035     1.340    
    SLICE_X8Y99          FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.386    mipi/depacket/bytes_read_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[2].ba/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.098ns (27.866%)  route 0.254ns (72.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.352ns
    Source Clock Delay      (SCD):    1.102ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.432ns (routing 0.007ns, distribution 0.425ns)
  Clock Net Delay (Destination): 0.501ns (routing 0.007ns, distribution 0.494ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.432     1.102    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y102         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.141 r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/Q
                         net (fo=10, routed)          0.237     1.377    mipi/link/gen_bytealign[2].ba/data_offs_reg_n_0_[1]
    SLICE_X3Y102         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.059     1.436 r  mipi/link/gen_bytealign[2].ba/data_out[1]_i_1__1/O
                         net (fo=1, routed)           0.017     1.453    mipi/link/gen_bytealign[2].ba/data_out[1]_i_1__1_n_0
    SLICE_X3Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.501     1.352    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X3Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_out_reg[1]/C
                         clock pessimism             -0.011     1.341    
                         clock uncertainty            0.035     1.377    
    SLICE_X3Y102         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.423    mipi/link/gen_bytealign[2].ba/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/word_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.074ns (23.364%)  route 0.243ns (76.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.118ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.449ns (routing 0.007ns, distribution 0.442ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.007ns, distribution 0.507ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.449     1.118    mipi/link/wordalign/valid_out_reg_1
    SLICE_X6Y95          FDRE                                         r  mipi/link/wordalign/word_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.157 r  mipi/link/wordalign/word_out_reg[10]/Q
                         net (fo=9, routed)           0.217     1.374    mipi/link/wordalign/word_out_reg[31]_0[10]
    SLICE_X5Y94          LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.035     1.409 r  mipi/link/wordalign/dout_int[34]_i_1/O
                         net (fo=1, routed)           0.026     1.435    mipi/unpack10/dout_int_reg[39]_2[2]
    SLICE_X5Y94          FDRE                                         r  mipi/unpack10/dout_int_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.514     1.365    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y94          FDRE                                         r  mipi/unpack10/dout_int_reg[34]/C
                         clock pessimism             -0.043     1.322    
                         clock uncertainty            0.035     1.357    
    SLICE_X5Y94          FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.403    mipi/unpack10/dout_int_reg[34]
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 mipi/link/wordalign/valid_dly_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/wordalign/taps_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.099ns (28.054%)  route 0.254ns (71.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.370ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.011ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.452ns (routing 0.007ns, distribution 0.445ns)
  Clock Net Delay (Destination): 0.519ns (routing 0.007ns, distribution 0.512ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.452     1.122    mipi/link/wordalign/valid_out_reg_1
    SLICE_X7Y100         FDRE                                         r  mipi/link/wordalign/valid_dly_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y100         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     1.162 r  mipi/link/wordalign/valid_dly_2_reg[1]/Q
                         net (fo=4, routed)           0.228     1.390    mipi/link/wordalign/p_7_in
    SLICE_X5Y100         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.059     1.449 r  mipi/link/wordalign/taps[1][1]_i_1/O
                         net (fo=1, routed)           0.026     1.475    mipi/link/wordalign/taps[1][1]_i_1_n_0
    SLICE_X5Y100         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.519     1.370    mipi/link/wordalign/valid_out_reg_1
    SLICE_X5Y100         FDRE                                         r  mipi/link/wordalign/taps_reg[1][1]/C
                         clock pessimism             -0.011     1.359    
                         clock uncertainty            0.035     1.394    
    SLICE_X5Y100         FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.440    mipi/link/wordalign/taps_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -1.440    
                         arrival time                           1.475    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[3].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.062ns (19.767%)  route 0.252ns (80.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.343ns
    Source Clock Delay      (SCD):    1.108ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.438ns (routing 0.007ns, distribution 0.431ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.007ns, distribution 0.485ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.438     1.108    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.147 f  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.237     1.383    mipi/link/gen_bytealign[3].ba/data_offs_reg_n_0_[2]
    SLICE_X2Y99          LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.023     1.406 r  mipi/link/gen_bytealign[3].ba/data_out[7]_i_1__2/O
                         net (fo=1, routed)           0.015     1.421    mipi/link/gen_bytealign[3].ba/data_out[7]_i_1__2_n_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.492     1.343    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y99          FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_out_reg[7]/C
                         clock pessimism             -0.041     1.302    
                         clock uncertainty            0.035     1.338    
    SLICE_X2Y99          FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     1.384    mipi/link/gen_bytealign[3].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/unpack10/bytes_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_int_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.096ns (29.358%)  route 0.231ns (70.642%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.369ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.518ns (routing 0.007ns, distribution 0.511ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.453     1.122    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y98          FDRE                                         r  mipi/unpack10/bytes_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.159 r  mipi/unpack10/bytes_int_reg[23]/Q
                         net (fo=1, routed)           0.207     1.366    mipi/unpack10/bytes_int_reg_n_0_[23]
    SLICE_X5Y99          LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.059     1.425 r  mipi/unpack10/dout_int[23]_i_1/O
                         net (fo=1, routed)           0.024     1.449    mipi/unpack10/dout_int[23]_i_1_n_0
    SLICE_X5Y99          FDRE                                         r  mipi/unpack10/dout_int_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.518     1.369    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y99          FDRE                                         r  mipi/unpack10/dout_int_reg[23]/C
                         clock pessimism             -0.043     1.326    
                         clock uncertainty            0.035     1.361    
    SLICE_X5Y99          FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.407    mipi/unpack10/dout_int_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.407    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.080ns (24.247%)  route 0.250ns (75.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.207ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.100ns
    Clock Pessimism Removal (CPR):    0.042ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.430ns (routing 0.007ns, distribution 0.423ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.007ns, distribution 0.490ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.430     1.100    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y90          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.139 f  mipi/link/gen_bytealign[0].ba/data_offs_reg[2]/Q
                         net (fo=12, routed)          0.234     1.373    mipi/link/gen_bytealign[0].ba/data_offs_reg_n_0_[2]
    SLICE_X3Y91          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.041     1.414 r  mipi/link/gen_bytealign[0].ba/data_out[7]_i_1/O
                         net (fo=1, routed)           0.016     1.430    mipi/link/gen_bytealign[0].ba/p_0_out[7]
    SLICE_X3Y91          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.497     1.349    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y91          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_out_reg[7]/C
                         clock pessimism             -0.042     1.306    
                         clock uncertainty            0.035     1.342    
    SLICE_X3Y91          FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.388    mipi/link/gen_bytealign[0].ba/data_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mipi/unpack10/dout_int_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/unpack10/dout_unpacked_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             link_n_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.038ns (11.765%)  route 0.285ns (88.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.363ns
    Source Clock Delay      (SCD):    1.122ns
    Clock Pessimism Removal (CPR):    0.043ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.453ns (routing 0.007ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.512ns (routing 0.007ns, distribution 0.505ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.453     1.122    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X5Y97          FDRE                                         r  mipi/unpack10/dout_int_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.160 r  mipi/unpack10/dout_int_reg[21]/Q
                         net (fo=1, routed)           0.285     1.445    mipi/unpack10/mipi_unpack[27]
    SLICE_X6Y98          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.512     1.363    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X6Y98          FDRE                                         r  mipi/unpack10/dout_unpacked_reg[27]/C
                         clock pessimism             -0.043     1.320    
                         clock uncertainty            0.035     1.355    
    SLICE_X6Y98          FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.402    mipi/unpack10/dout_unpacked_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.043    





---------------------------------------------------------------------------------------------------
From Clock:  link_n_0_1
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.045ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.097ns,  Total Violation       -1.097ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.075ns (11.739%)  route 0.564ns (88.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 6.545 - 5.000 ) 
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.544     1.394    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y106         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.075     1.469 r  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.020     1.489    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     5.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     5.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     6.545    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     6.545    
                         clock uncertainty           -0.035     6.510    
    SLICE_X8Y106         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     6.534    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                          6.534    
                         arrival time                          -1.489    
  -------------------------------------------------------------------
                         slack                                  5.045    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.097ns  (arrival time - required time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@5.000ns - link_n_0_1 fall@5.000ns)
  Data Path Delay:        0.790ns  (logic 0.063ns (7.975%)  route 0.727ns (92.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 7.874 - 5.000 ) 
    Source Clock Delay      (SCD):    1.084ns = ( 6.084 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     5.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     5.615 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.655 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     5.952    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     6.084 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.718     6.802    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y106         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.063     6.865 f  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.009     6.874    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X8Y106         FDRE                                         f  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     7.874    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     7.874    
                         clock uncertainty            0.035     7.909    
    SLICE_X8Y106         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     7.971    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         -7.971    
                         arrival time                           6.874    
  -------------------------------------------------------------------
                         slack                                 -1.097    





---------------------------------------------------------------------------------------------------
From Clock:  link_n_0
  To Clock:  sys_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.044ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.096ns,  Total Violation       -1.096ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.044ns  (required time - arrival time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            5.000ns  (sys_clk_p rise@5.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.075ns (11.739%)  route 0.564ns (88.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.545ns = ( 6.545 - 5.000 ) 
    Source Clock Delay      (SCD):    0.851ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.962ns (routing 0.392ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.544     1.395    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y106         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.075     1.470 r  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.020     1.490    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     5.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     5.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     5.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     5.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.962     6.545    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     6.545    
                         clock uncertainty           -0.035     6.510    
    SLICE_X8Y106         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.024     6.534    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                          6.534    
                         arrival time                          -1.490    
  -------------------------------------------------------------------
                         slack                                  5.044    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.096ns  (arrival time - required time)
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/clkdet/ext_clk_lat_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             sys_clk_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_p rise@5.000ns - link_n_0 fall@5.000ns)
  Data Path Delay:        0.790ns  (logic 0.063ns (7.975%)  route 0.727ns (92.025%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns = ( 7.874 - 5.000 ) 
    Source Clock Delay      (SCD):    1.085ns = ( 6.085 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.735ns (routing 0.710ns, distribution 1.025ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     5.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     5.616 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     5.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.656 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     5.953    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     6.085 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.718     6.803    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X8Y106         LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.063     6.866 f  mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt/O
                         net (fo=1, routed)           0.009     6.875    mipi/link/clkdet/ext_clk_lat_reg_xlnx_opt_1
    SLICE_X8Y106         FDRE                                         f  mipi/link/clkdet/ext_clk_lat_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.735     7.874    mipi/link/clkdet/CLK
    SLICE_X8Y106         FDRE                                         r  mipi/link/clkdet/ext_clk_lat_reg/C
                         clock pessimism              0.000     7.874    
                         clock uncertainty            0.035     7.909    
    SLICE_X8Y106         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     7.971    mipi/link/clkdet/ext_clk_lat_reg
  -------------------------------------------------------------------
                         required time                         -7.971    
                         arrival time                           6.875    
  -------------------------------------------------------------------
                         slack                                 -1.096    





---------------------------------------------------------------------------------------------------
From Clock:  link_n_0_1
  To Clock:  clk_148_5m_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.090ns,  Total Violation       -2.090ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.090ns  (required time - arrival time)
  Source:                 mipi/vout/csi_frame_started_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/video_fsync_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - link_n_0_1 rise@1670.000ns)
  Data Path Delay:        4.769ns  (logic 0.077ns (1.615%)  route 4.692ns (98.385%))
  Logic Levels:           0  
  Clock Path Skew:        2.824ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 1674.921 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.064ns = ( 1672.064 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.782ns (routing 0.010ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.922ns, distribution 0.715ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                   1670.000  1670.000 r  
    AA19                                              0.000  1670.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646  1670.746 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  1670.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.796 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1671.130    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.282 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.782  1672.064    mipi/vout/linebuf_reg_bram_0
    SLICE_X4Y102         FDRE                                         r  mipi/vout/csi_frame_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077  1672.141 r  mipi/vout/csi_frame_started_reg/Q
                         net (fo=1, routed)           4.692  1676.833    mipi/vout/csi_frame_started__0
    SLICE_X4Y102         FDRE                                         r  mipi/vout/video_fsync_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214  1673.260    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.284 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.637  1674.921    mipi/vout/clk_148_5m
    SLICE_X4Y102         FDRE                                         r  mipi/vout/video_fsync_pre_reg/C
                         clock pessimism              0.000  1674.921    
                         clock uncertainty           -0.204  1674.717    
    SLICE_X4Y102         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025  1674.742    mipi/vout/video_fsync_pre_reg
  -------------------------------------------------------------------
                         required time                       1674.742    
                         arrival time                       -1676.833    
  -------------------------------------------------------------------
                         slack                                 -2.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mipi/vout/csi_frame_started_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/video_fsync_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - link_n_0_1 rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.058ns (1.788%)  route 3.186ns (98.212%))
  Logic Levels:           0  
  Clock Path Skew:        2.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.719ns
    Source Clock Delay      (SCD):    1.767ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.683ns (routing 0.009ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.683     1.767    mipi/vout/linebuf_reg_bram_0
    SLICE_X4Y102         FDRE                                         r  mipi/vout/csi_frame_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.825 r  mipi/vout/csi_frame_started_reg/Q
                         net (fo=1, routed)           3.186     5.011    mipi/vout/csi_frame_started__0
    SLICE_X4Y102         FDRE                                         r  mipi/vout/video_fsync_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.843     4.719    mipi/vout/clk_148_5m
    SLICE_X4Y102         FDRE                                         r  mipi/vout/video_fsync_pre_reg/C
                         clock pessimism              0.000     4.719    
                         clock uncertainty            0.204     4.922    
    SLICE_X4Y102         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.982    mipi/vout/video_fsync_pre_reg
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           5.011    
  -------------------------------------------------------------------
                         slack                                  0.028    





---------------------------------------------------------------------------------------------------
From Clock:  link_n_0
  To Clock:  clk_148_5m_clk_wiz_0

Setup :            1  Failing Endpoint ,  Worst Slack       -2.092ns,  Total Violation       -2.092ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.092ns  (required time - arrival time)
  Source:                 mipi/vout/csi_frame_started_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/video_fsync_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.034ns  (clk_148_5m_clk_wiz_0 rise@1670.034ns - link_n_0 rise@1670.000ns)
  Data Path Delay:        4.769ns  (logic 0.077ns (1.615%)  route 4.692ns (98.385%))
  Logic Levels:           0  
  Clock Path Skew:        2.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 1674.921 - 1670.034 ) 
    Source Clock Delay      (SCD):    2.065ns = ( 1672.065 - 1670.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.782ns (routing 0.010ns, distribution 0.772ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.922ns, distribution 0.715ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                   1670.000  1670.000 r  
    AA20                                              0.000  1670.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100  1670.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647  1670.747 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050  1670.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.797 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334  1671.131    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152  1671.283 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.782  1672.065    mipi/vout/linebuf_reg_bram_0
    SLICE_X4Y102         FDRE                                         r  mipi/vout/csi_frame_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077  1672.142 r  mipi/vout/csi_frame_started_reg/Q
                         net (fo=1, routed)           4.692  1676.834    mipi/vout/csi_frame_started__0
    SLICE_X4Y102         FDRE                                         r  mipi/vout/video_fsync_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                   1670.034  1670.034 r  
    D19                                               0.000  1670.034 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079  1670.113    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528  1670.640 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  1670.680    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  1670.680 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286  1670.966    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1670.990 r  BUFG_inst/O
                         net (fo=14, routed)          1.426  1672.416    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630  1673.046 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214  1673.260    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1673.284 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.637  1674.921    mipi/vout/clk_148_5m
    SLICE_X4Y102         FDRE                                         r  mipi/vout/video_fsync_pre_reg/C
                         clock pessimism              0.000  1674.921    
                         clock uncertainty           -0.204  1674.717    
    SLICE_X4Y102         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025  1674.742    mipi/vout/video_fsync_pre_reg
  -------------------------------------------------------------------
                         required time                       1674.742    
                         arrival time                       -1676.834    
  -------------------------------------------------------------------
                         slack                                 -2.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 mipi/vout/csi_frame_started_reg/C
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/vout/video_fsync_pre_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_148_5m_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_148_5m_clk_wiz_0 rise@0.000ns - link_n_0 rise@0.000ns)
  Data Path Delay:        3.244ns  (logic 0.058ns (1.788%)  route 3.186ns (98.212%))
  Logic Levels:           0  
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.719ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.683ns (routing 0.009ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.683     1.768    mipi/vout/linebuf_reg_bram_0
    SLICE_X4Y102         FDRE                                         r  mipi/vout/csi_frame_started_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     1.826 r  mipi/vout/csi_frame_started_reg/Q
                         net (fo=1, routed)           3.186     5.012    mipi/vout/csi_frame_started__0
    SLICE_X4Y102         FDRE                                         r  mipi/vout/video_fsync_pre_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.843     4.719    mipi/vout/clk_148_5m
    SLICE_X4Y102         FDRE                                         r  mipi/vout/video_fsync_pre_reg/C
                         clock pessimism              0.000     4.719    
                         clock uncertainty            0.204     4.922    
    SLICE_X4Y102         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     4.982    mipi/vout/video_fsync_pre_reg
  -------------------------------------------------------------------
                         required time                         -4.982    
                         arrival time                           5.012    
  -------------------------------------------------------------------
                         slack                                  0.030    





---------------------------------------------------------------------------------------------------
From Clock:  clk_148_5m_clk_wiz_0
  To Clock:  clk_297m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.629ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.606ns  (logic 0.239ns (14.882%)  route 1.367ns (85.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 8.507 - 3.367 ) 
    Source Clock Delay      (SCD):    4.703ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.827ns (routing 1.015ns, distribution 0.812ns)
  Clock Net Delay (Destination): 1.884ns (routing 1.122ns, distribution 0.762ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.827     4.703    pixel_combine/CLK
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_even_data_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.784 r  pixel_combine/video_even_data_x_reg[1]/Q
                         net (fo=1, routed)           1.351     6.135    pixel_combine/video_even_data_x[1]
    SLICE_X8Y88          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.158     6.293 r  pixel_combine/video_data_o[1]_i_1/O
                         net (fo=1, routed)           0.016     6.309    pixel_combine/video_data_out_x[1]
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.884     8.507    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/C
                         clock pessimism             -0.409     8.098    
                         clock uncertainty           -0.185     7.913    
    SLICE_X8Y88          FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     7.938    pixel_combine/video_data_o_reg[1]
  -------------------------------------------------------------------
                         required time                          7.938    
                         arrival time                          -6.309    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.575ns  (logic 0.190ns (12.063%)  route 1.385ns (87.937%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 8.506 - 3.367 ) 
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.841ns (routing 1.015ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.883ns (routing 1.122ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.841     4.717    pixel_combine/CLK
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_even_data_x_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     4.796 r  pixel_combine/video_even_data_x_reg[21]/Q
                         net (fo=1, routed)           1.358     6.154    pixel_combine/video_even_data_x[21]
    SLICE_X10Y88         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     6.265 r  pixel_combine/video_data_o[21]_i_1/O
                         net (fo=1, routed)           0.027     6.292    pixel_combine/video_data_out_x[21]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.883     8.506    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[21]/C
                         clock pessimism             -0.409     8.097    
                         clock uncertainty           -0.185     7.912    
    SLICE_X10Y88         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     7.937    pixel_combine/video_data_o_reg[21]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.655ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.557ns  (logic 0.168ns (10.790%)  route 1.389ns (89.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 8.505 - 3.367 ) 
    Source Clock Delay      (SCD):    4.724ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.848ns (routing 1.015ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.882ns (routing 1.122ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.848     4.724    pixel_combine/CLK
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_even_data_x_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.803 r  pixel_combine/video_even_data_x_reg[2]/Q
                         net (fo=1, routed)           1.340     6.143    pixel_combine/video_even_data_x[2]
    SLICE_X8Y89          LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     6.232 r  pixel_combine/video_data_o[2]_i_1/O
                         net (fo=1, routed)           0.049     6.281    pixel_combine/video_data_out_x[2]
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.882     8.505    pixel_combine/clk_297m
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[2]/C
                         clock pessimism             -0.409     8.096    
                         clock uncertainty           -0.185     7.911    
    SLICE_X8Y89          FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.936    pixel_combine/video_data_o_reg[2]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  1.655    

Slack (MET) :             1.661ns  (required time - arrival time)
  Source:                 pixel_combine/video_odd_data_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.238ns (15.345%)  route 1.313ns (84.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 8.505 - 3.367 ) 
    Source Clock Delay      (SCD):    4.724ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.848ns (routing 1.015ns, distribution 0.833ns)
  Clock Net Delay (Destination): 1.882ns (routing 1.122ns, distribution 0.760ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.848     4.724    pixel_combine/CLK
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_odd_data_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.804 r  pixel_combine/video_odd_data_x_reg[5]/Q
                         net (fo=1, routed)           1.297     6.101    pixel_combine/video_odd_data_x[5]
    SLICE_X8Y89          LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.158     6.259 r  pixel_combine/video_data_o[5]_i_1/O
                         net (fo=1, routed)           0.016     6.275    pixel_combine/video_data_out_x[5]
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.882     8.505    pixel_combine/clk_297m
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[5]/C
                         clock pessimism             -0.409     8.096    
                         clock uncertainty           -0.185     7.911    
    SLICE_X8Y89          FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     7.936    pixel_combine/video_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                          7.936    
                         arrival time                          -6.275    
  -------------------------------------------------------------------
                         slack                                  1.661    

Slack (MET) :             1.664ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.201ns (12.893%)  route 1.358ns (87.107%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 8.497 - 3.367 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.829ns (routing 1.015ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.874ns (routing 1.122ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.829     4.705    pixel_combine/CLK
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_even_data_x_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.784 r  pixel_combine/video_even_data_x_reg[12]/Q
                         net (fo=1, routed)           1.309     6.093    pixel_combine/video_even_data_x[12]
    SLICE_X11Y89         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.215 r  pixel_combine/video_data_o[12]_i_1/O
                         net (fo=1, routed)           0.049     6.264    pixel_combine/video_data_out_x[12]
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.874     8.497    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[12]/C
                         clock pessimism             -0.409     8.088    
                         clock uncertainty           -0.185     7.903    
    SLICE_X11Y89         FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.928    pixel_combine/video_data_o_reg[12]
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  1.664    

Slack (MET) :             1.666ns  (required time - arrival time)
  Source:                 pixel_combine/video_odd_data_x_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.238ns (15.266%)  route 1.321ns (84.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 8.494 - 3.367 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.824ns (routing 1.015ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.122ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.824     4.700    pixel_combine/CLK
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_odd_data_x_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.781 r  pixel_combine/video_odd_data_x_reg[17]/Q
                         net (fo=1, routed)           1.306     6.087    pixel_combine/video_odd_data_x[17]
    SLICE_X11Y90         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     6.244 r  pixel_combine/video_data_o[17]_i_1/O
                         net (fo=1, routed)           0.015     6.259    pixel_combine/video_data_out_x[17]
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.871     8.494    pixel_combine/clk_297m
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[17]/C
                         clock pessimism             -0.409     8.085    
                         clock uncertainty           -0.185     7.900    
    SLICE_X11Y90         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.925    pixel_combine/video_data_o_reg[17]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.668ns  (required time - arrival time)
  Source:                 pixel_combine/video_odd_data_x_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.555ns  (logic 0.238ns (15.305%)  route 1.317ns (84.695%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns = ( 8.497 - 3.367 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.829ns (routing 1.015ns, distribution 0.814ns)
  Clock Net Delay (Destination): 1.874ns (routing 1.122ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.829     4.705    pixel_combine/CLK
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_odd_data_x_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.081     4.786 r  pixel_combine/video_odd_data_x_reg[13]/Q
                         net (fo=1, routed)           1.302     6.088    pixel_combine/video_odd_data_x[13]
    SLICE_X11Y89         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.157     6.245 r  pixel_combine/video_data_o[13]_i_1/O
                         net (fo=1, routed)           0.015     6.260    pixel_combine/video_data_out_x[13]
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.874     8.497    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[13]/C
                         clock pessimism             -0.409     8.088    
                         clock uncertainty           -0.185     7.903    
    SLICE_X11Y89         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025     7.928    pixel_combine/video_data_o_reg[13]
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -6.260    
  -------------------------------------------------------------------
                         slack                                  1.668    

Slack (MET) :             1.674ns  (required time - arrival time)
  Source:                 pixel_combine/video_odd_data_x_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.551ns  (logic 0.216ns (13.926%)  route 1.335ns (86.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.127ns = ( 8.494 - 3.367 ) 
    Source Clock Delay      (SCD):    4.700ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.824ns (routing 1.015ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.871ns (routing 1.122ns, distribution 0.749ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.824     4.700    pixel_combine/CLK
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_odd_data_x_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.780 r  pixel_combine/video_odd_data_x_reg[19]/Q
                         net (fo=1, routed)           1.319     6.099    pixel_combine/video_odd_data_x[19]
    SLICE_X11Y90         LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.136     6.235 r  pixel_combine/video_data_o[19]_i_1/O
                         net (fo=1, routed)           0.016     6.251    pixel_combine/video_data_out_x[19]
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.871     8.494    pixel_combine/clk_297m
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[19]/C
                         clock pessimism             -0.409     8.085    
                         clock uncertainty           -0.185     7.900    
    SLICE_X11Y90         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     7.925    pixel_combine/video_data_o_reg[19]
  -------------------------------------------------------------------
                         required time                          7.925    
                         arrival time                          -6.251    
  -------------------------------------------------------------------
                         slack                                  1.674    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 pixel_combine/video_odd_data_x_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.533ns  (logic 0.223ns (14.547%)  route 1.310ns (85.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 8.506 - 3.367 ) 
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.841ns (routing 1.015ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.883ns (routing 1.122ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.841     4.717    pixel_combine/CLK
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_odd_data_x_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.078     4.795 r  pixel_combine/video_odd_data_x_reg[20]/Q
                         net (fo=1, routed)           1.244     6.039    pixel_combine/video_odd_data_x[20]
    SLICE_X10Y88         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     6.184 r  pixel_combine/video_data_o[20]_i_1/O
                         net (fo=1, routed)           0.066     6.250    pixel_combine/video_data_out_x[20]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.883     8.506    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[20]/C
                         clock pessimism             -0.409     8.097    
                         clock uncertainty           -0.185     7.912    
    SLICE_X10Y88         FDCE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.937    pixel_combine/video_data_o_reg[20]
  -------------------------------------------------------------------
                         required time                          7.937    
                         arrival time                          -6.250    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.690ns  (required time - arrival time)
  Source:                 pixel_combine/video_even_data_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.367ns  (clk_297m_clk_wiz_0 rise@3.367ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.524ns  (logic 0.168ns (11.024%)  route 1.356ns (88.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.135ns = ( 8.502 - 3.367 ) 
    Source Clock Delay      (SCD):    4.719ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.879ns (routing 1.122ns, distribution 0.757ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.843     4.719    pixel_combine/CLK
    SLICE_X7Y90          FDCE                                         r  pixel_combine/video_even_data_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.798 r  pixel_combine/video_even_data_x_reg[6]/Q
                         net (fo=1, routed)           1.307     6.105    pixel_combine/video_even_data_x[6]
    SLICE_X8Y90          LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     6.194 r  pixel_combine/video_data_o[6]_i_1/O
                         net (fo=1, routed)           0.049     6.243    pixel_combine/video_data_out_x[6]
    SLICE_X8Y90          FDCE                                         r  pixel_combine/video_data_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      3.367     3.367 r  
    D19                                               0.000     3.367 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     3.446    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     3.974 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.014    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.014 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     4.300    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.324 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     5.750    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     6.380 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     6.599    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     6.623 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.879     8.502    pixel_combine/clk_297m
    SLICE_X8Y90          FDCE                                         r  pixel_combine/video_data_o_reg[6]/C
                         clock pessimism             -0.409     8.093    
                         clock uncertainty           -0.185     7.908    
    SLICE_X8Y90          FDCE (Setup_DFF_SLICEL_C_D)
                                                      0.025     7.933    pixel_combine/video_data_o_reg[6]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -6.243    
  -------------------------------------------------------------------
                         slack                                  1.690    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pixel_combine/video_even_data_x_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.664ns  (logic 0.064ns (9.639%)  route 0.600ns (90.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.017ns (routing 0.560ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.762ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.017     2.868    pixel_combine/CLK
    SLICE_X11Y88         FDCE                                         r  pixel_combine/video_even_data_x_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.908 r  pixel_combine/video_even_data_x_reg[11]/Q
                         net (fo=1, routed)           0.591     3.499    pixel_combine/video_even_data_x[11]
    SLICE_X10Y88         LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.024     3.523 r  pixel_combine/video_data_o[11]_i_1/O
                         net (fo=1, routed)           0.009     3.532    pixel_combine/video_data_out_x[11]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.328     2.958    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[11]/C
                         clock pessimism              0.247     3.205    
                         clock uncertainty            0.185     3.390    
    SLICE_X10Y88         FDCE (Hold_DFF2_SLICEM_C_D)
                                                      0.047     3.437    pixel_combine/video_data_o_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.532    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pixel_combine/video_odd_data_x_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.062ns (9.226%)  route 0.610ns (90.774%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.016ns (routing 0.560ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.762ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.016     2.867    pixel_combine/CLK
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_odd_data_x_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.906 r  pixel_combine/video_odd_data_x_reg[21]/Q
                         net (fo=1, routed)           0.602     3.508    pixel_combine/video_odd_data_x[21]
    SLICE_X10Y88         LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.023     3.531 r  pixel_combine/video_data_o[21]_i_1/O
                         net (fo=1, routed)           0.008     3.539    pixel_combine/video_data_out_x[21]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.328     2.958    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[21]/C
                         clock pessimism              0.247     3.205    
                         clock uncertainty            0.185     3.390    
    SLICE_X10Y88         FDCE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     3.437    pixel_combine/video_data_o_reg[21]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.539    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 pixel_combine/video_even_data_x_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.060ns (8.982%)  route 0.608ns (91.018%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.762ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.022     2.873    pixel_combine/CLK
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_even_data_x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.913 r  pixel_combine/video_even_data_x_reg[5]/Q
                         net (fo=1, routed)           0.602     3.515    pixel_combine/video_even_data_x[5]
    SLICE_X8Y89          LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.020     3.535 r  pixel_combine/video_data_o[5]_i_1/O
                         net (fo=1, routed)           0.006     3.541    pixel_combine/video_data_out_x[5]
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.324     2.954    pixel_combine/clk_297m
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[5]/C
                         clock pessimism              0.247     3.201    
                         clock uncertainty            0.185     3.386    
    SLICE_X8Y89          FDCE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     3.433    pixel_combine/video_data_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pixel_combine/video_even_data_x_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.680ns  (logic 0.061ns (8.971%)  route 0.619ns (91.029%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.947ns
    Source Clock Delay      (SCD):    2.861ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.011ns (routing 0.560ns, distribution 0.451ns)
  Clock Net Delay (Destination): 1.317ns (routing 0.762ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.011     2.861    pixel_combine/CLK
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_even_data_x_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     2.900 r  pixel_combine/video_even_data_x_reg[18]/Q
                         net (fo=1, routed)           0.602     3.502    pixel_combine/video_even_data_x[18]
    SLICE_X11Y90         LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     3.524 r  pixel_combine/video_data_o[18]_i_1/O
                         net (fo=1, routed)           0.017     3.541    pixel_combine/video_data_out_x[18]
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.317     2.947    pixel_combine/clk_297m
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[18]/C
                         clock pessimism              0.247     3.194    
                         clock uncertainty            0.185     3.379    
    SLICE_X11Y90         FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.425    pixel_combine/video_data_o_reg[18]
  -------------------------------------------------------------------
                         required time                         -3.425    
                         arrival time                           3.541    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pixel_combine/video_even_data_x_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.681ns  (logic 0.097ns (14.244%)  route 0.584ns (85.756%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    2.873ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.022ns (routing 0.560ns, distribution 0.462ns)
  Clock Net Delay (Destination): 1.324ns (routing 0.762ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.022     2.873    pixel_combine/CLK
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_even_data_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     2.913 r  pixel_combine/video_even_data_x_reg[3]/Q
                         net (fo=1, routed)           0.578     3.491    pixel_combine/video_even_data_x[3]
    SLICE_X8Y89          LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     3.548 r  pixel_combine/video_data_o[3]_i_1/O
                         net (fo=1, routed)           0.006     3.554    pixel_combine/video_data_out_x[3]
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.324     2.954    pixel_combine/clk_297m
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[3]/C
                         clock pessimism              0.247     3.201    
                         clock uncertainty            0.185     3.386    
    SLICE_X8Y89          FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.433    pixel_combine/video_data_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 pixel_combine/video_even_data_x_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.080ns (11.527%)  route 0.614ns (88.473%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.337ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.868ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.017ns (routing 0.560ns, distribution 0.457ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.762ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.017     2.868    pixel_combine/CLK
    SLICE_X11Y88         FDCE                                         r  pixel_combine/video_even_data_x_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y88         FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     2.908 r  pixel_combine/video_even_data_x_reg[9]/Q
                         net (fo=1, routed)           0.606     3.514    pixel_combine/video_even_data_x[9]
    SLICE_X10Y88         LUT3 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.040     3.554 r  pixel_combine/video_data_o[9]_i_1/O
                         net (fo=1, routed)           0.008     3.562    pixel_combine/video_data_out_x[9]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.328     2.958    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[9]/C
                         clock pessimism              0.247     3.205    
                         clock uncertainty            0.185     3.390    
    SLICE_X10Y88         FDCE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     3.437    pixel_combine/video_data_o_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.437    
                         arrival time                           3.562    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 pixel_combine/video_odd_data_x_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.060ns (8.696%)  route 0.630ns (91.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.015ns (routing 0.560ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.321ns (routing 0.762ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.015     2.866    pixel_combine/CLK
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_odd_data_x_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_GFF2_SLICEL_C_Q)
                                                      0.040     2.906 r  pixel_combine/video_odd_data_x_reg[7]/Q
                         net (fo=1, routed)           0.624     3.530    pixel_combine/video_odd_data_x[7]
    SLICE_X8Y90          LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.020     3.550 r  pixel_combine/video_data_o[7]_i_1/O
                         net (fo=1, routed)           0.006     3.556    pixel_combine/video_data_out_x[7]
    SLICE_X8Y90          FDCE                                         r  pixel_combine/video_data_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.321     2.951    pixel_combine/clk_297m
    SLICE_X8Y90          FDCE                                         r  pixel_combine/video_data_o_reg[7]/C
                         clock pessimism              0.247     3.198    
                         clock uncertainty            0.185     3.383    
    SLICE_X8Y90          FDCE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     3.430    pixel_combine/video_data_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.430    
                         arrival time                           3.556    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 pixel_combine/video_even_data_x_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.698ns  (logic 0.088ns (12.607%)  route 0.610ns (87.393%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.958ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.016ns (routing 0.560ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.328ns (routing 0.762ns, distribution 0.566ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.016     2.867    pixel_combine/CLK
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_even_data_x_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     2.905 r  pixel_combine/video_even_data_x_reg[20]/Q
                         net (fo=1, routed)           0.586     3.491    pixel_combine/video_even_data_x[20]
    SLICE_X10Y88         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.050     3.541 r  pixel_combine/video_data_o[20]_i_1/O
                         net (fo=1, routed)           0.024     3.565    pixel_combine/video_data_out_x[20]
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.328     2.958    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[20]/C
                         clock pessimism              0.247     3.205    
                         clock uncertainty            0.185     3.390    
    SLICE_X10Y88         FDCE (Hold_CFF_SLICEM_C_D)
                                                      0.046     3.436    pixel_combine/video_data_o_reg[20]
  -------------------------------------------------------------------
                         required time                         -3.436    
                         arrival time                           3.565    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 pixel_combine/video_even_data_x_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.079ns (11.334%)  route 0.618ns (88.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    2.866ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.015ns (routing 0.560ns, distribution 0.455ns)
  Clock Net Delay (Destination): 1.325ns (routing 0.762ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.015     2.866    pixel_combine/CLK
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_even_data_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     2.905 r  pixel_combine/video_even_data_x_reg[0]/Q
                         net (fo=1, routed)           0.601     3.506    pixel_combine/video_even_data_x[0]
    SLICE_X8Y88          LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.040     3.546 r  pixel_combine/video_data_o[0]_i_1/O
                         net (fo=1, routed)           0.017     3.563    pixel_combine/video_data_out_x[0]
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.325     2.955    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_data_o_reg[0]/C
                         clock pessimism              0.247     3.202    
                         clock uncertainty            0.185     3.387    
    SLICE_X8Y88          FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     3.433    pixel_combine/video_data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.433    
                         arrival time                           3.563    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 pixel_combine/video_odd_data_x_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            pixel_combine/video_data_o_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             clk_297m_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_297m_clk_wiz_0 rise@0.000ns - clk_148_5m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.059ns (8.465%)  route 0.638ns (91.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    2.867ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.016ns (routing 0.560ns, distribution 0.456ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.762ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.016     2.867    pixel_combine/CLK
    SLICE_X10Y94         FDCE                                         r  pixel_combine/video_odd_data_x_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDCE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.906 r  pixel_combine/video_odd_data_x_reg[23]/Q
                         net (fo=1, routed)           0.632     3.538    pixel_combine/video_odd_data_x[23]
    SLICE_X11Y92         LUT3 (Prop_H5LUT_SLICEL_I0_O)
                                                      0.020     3.558 r  pixel_combine/video_data_o[23]_i_1/O
                         net (fo=1, routed)           0.006     3.564    pixel_combine/video_data_out_x[23]
    SLICE_X11Y92         FDCE                                         r  pixel_combine/video_data_o_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.323     2.953    pixel_combine/clk_297m
    SLICE_X11Y92         FDCE                                         r  pixel_combine/video_data_o_reg[23]/C
                         clock pessimism              0.247     3.200    
                         clock uncertainty            0.185     3.385    
    SLICE_X11Y92         FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     3.432    pixel_combine/video_data_o_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.432    
                         arrival time                           3.564    
  -------------------------------------------------------------------
                         slack                                  0.132    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_27m_clk_wiz_0
  To Clock:  clk_27m_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.050ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.441ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.050ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.079ns (4.459%)  route 1.693ns (95.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 42.139 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.849ns (routing 1.011ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.693     6.676    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X41Y13         FDCE                                         f  hdmi/i2c_config/lut_index_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.849    42.139    hdmi/i2c_config/clk_27m
    SLICE_X41Y13         FDCE                                         r  hdmi/i2c_config/lut_index_reg[1]/C
                         clock pessimism             -0.268    41.871    
                         clock uncertainty           -0.080    41.791    
    SLICE_X41Y13         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    41.725    hdmi/i2c_config/lut_index_reg[1]
  -------------------------------------------------------------------
                         required time                         41.725    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 35.050    

Slack (MET) :             35.050ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[5]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.079ns (4.459%)  route 1.693ns (95.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 42.139 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.849ns (routing 1.011ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.693     6.676    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X41Y13         FDCE                                         f  hdmi/i2c_config/lut_index_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.849    42.139    hdmi/i2c_config/clk_27m
    SLICE_X41Y13         FDCE                                         r  hdmi/i2c_config/lut_index_reg[5]/C
                         clock pessimism             -0.268    41.871    
                         clock uncertainty           -0.080    41.791    
    SLICE_X41Y13         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    41.725    hdmi/i2c_config/lut_index_reg[5]
  -------------------------------------------------------------------
                         required time                         41.725    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 35.050    

Slack (MET) :             35.050ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[6]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.079ns (4.459%)  route 1.693ns (95.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 42.139 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.849ns (routing 1.011ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.693     6.676    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X41Y13         FDCE                                         f  hdmi/i2c_config/lut_index_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.849    42.139    hdmi/i2c_config/clk_27m
    SLICE_X41Y13         FDCE                                         r  hdmi/i2c_config/lut_index_reg[6]/C
                         clock pessimism             -0.268    41.871    
                         clock uncertainty           -0.080    41.791    
    SLICE_X41Y13         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    41.725    hdmi/i2c_config/lut_index_reg[6]
  -------------------------------------------------------------------
                         required time                         41.725    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 35.050    

Slack (MET) :             35.050ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[7]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.079ns (4.459%)  route 1.693ns (95.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 42.139 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.849ns (routing 1.011ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.693     6.676    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X40Y13         FDCE                                         f  hdmi/i2c_config/lut_index_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.849    42.139    hdmi/i2c_config/clk_27m
    SLICE_X40Y13         FDCE                                         r  hdmi/i2c_config/lut_index_reg[7]/C
                         clock pessimism             -0.268    41.871    
                         clock uncertainty           -0.080    41.791    
    SLICE_X40Y13         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    41.725    hdmi/i2c_config/lut_index_reg[7]
  -------------------------------------------------------------------
                         required time                         41.725    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 35.050    

Slack (MET) :             35.050ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[8]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.079ns (4.459%)  route 1.693ns (95.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 42.139 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.849ns (routing 1.011ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.693     6.676    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X40Y13         FDCE                                         f  hdmi/i2c_config/lut_index_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.849    42.139    hdmi/i2c_config/clk_27m
    SLICE_X40Y13         FDCE                                         r  hdmi/i2c_config/lut_index_reg[8]/C
                         clock pessimism             -0.268    41.871    
                         clock uncertainty           -0.080    41.791    
    SLICE_X40Y13         FDCE (Recov_BFF2_SLICEL_C_CLR)
                                                     -0.066    41.725    hdmi/i2c_config/lut_index_reg[8]
  -------------------------------------------------------------------
                         required time                         41.725    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 35.050    

Slack (MET) :             35.050ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[9]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.079ns (4.459%)  route 1.693ns (95.541%))
  Logic Levels:           0  
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 42.139 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.849ns (routing 1.011ns, distribution 0.838ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.693     6.676    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X40Y13         FDCE                                         f  hdmi/i2c_config/lut_index_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.849    42.139    hdmi/i2c_config/clk_27m
    SLICE_X40Y13         FDCE                                         r  hdmi/i2c_config/lut_index_reg[9]/C
                         clock pessimism             -0.268    41.871    
                         clock uncertainty           -0.080    41.791    
    SLICE_X40Y13         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    41.725    hdmi/i2c_config/lut_index_reg[9]
  -------------------------------------------------------------------
                         required time                         41.725    
                         arrival time                          -6.676    
  -------------------------------------------------------------------
                         slack                                 35.050    

Slack (MET) :             35.053ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[4]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.771ns  (logic 0.079ns (4.462%)  route 1.692ns (95.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.104ns = ( 42.141 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.851ns (routing 1.011ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.692     6.675    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X41Y13         FDCE                                         f  hdmi/i2c_config/lut_index_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.851    42.141    hdmi/i2c_config/clk_27m
    SLICE_X41Y13         FDCE                                         r  hdmi/i2c_config/lut_index_reg[4]/C
                         clock pessimism             -0.268    41.873    
                         clock uncertainty           -0.080    41.793    
    SLICE_X41Y13         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    41.727    hdmi/i2c_config/lut_index_reg[4]
  -------------------------------------------------------------------
                         required time                         41.727    
                         arrival time                          -6.675    
  -------------------------------------------------------------------
                         slack                                 35.053    

Slack (MET) :             35.408ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/ack_in_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.418ns  (logic 0.079ns (5.570%)  route 1.339ns (94.430%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 42.144 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.854ns (routing 1.011ns, distribution 0.843ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.339     6.322    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y7          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/ack_in_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.854    42.144    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y7          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/ack_in_reg/C
                         clock pessimism             -0.268    41.876    
                         clock uncertainty           -0.080    41.796    
    SLICE_X41Y7          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    41.730    hdmi/i2c_config/i2c_master_top_m0/ack_in_reg
  -------------------------------------------------------------------
                         required time                         41.730    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                 35.408    

Slack (MET) :             35.477ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/read_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.079ns (5.878%)  route 1.265ns (94.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 42.138 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.848ns (routing 1.011ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.265     6.248    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y9          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/read_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.848    42.138    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y9          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/read_reg/C
                         clock pessimism             -0.268    41.870    
                         clock uncertainty           -0.080    41.790    
    SLICE_X40Y9          FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    41.724    hdmi/i2c_config/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                         41.724    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 35.477    

Slack (MET) :             35.477ns  (required time - arrival time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/start_reg/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            37.037ns  (clk_27m_clk_wiz_0 rise@37.037ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.079ns (5.878%)  route 1.265ns (94.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 42.138 - 37.037 ) 
    Source Clock Delay      (SCD):    4.904ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)
  Clock Net Delay (Destination): 1.848ns (routing 1.011ns, distribution 0.837ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.983 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          1.265     6.248    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y9          FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/start_reg/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                     37.037    37.037 r  
    D19                                               0.000    37.037 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079    37.116    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528    37.644 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    37.684    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    37.684 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286    37.970    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    37.994 r  BUFG_inst/O
                         net (fo=14, routed)          1.426    39.420    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    40.050 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217    40.267    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    40.291 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.848    42.138    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y9          FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/start_reg/C
                         clock pessimism             -0.268    41.870    
                         clock uncertainty           -0.080    41.790    
    SLICE_X40Y9          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    41.724    hdmi/i2c_config/i2c_master_top_m0/start_reg
  -------------------------------------------------------------------
                         required time                         41.724    
                         arrival time                          -6.248    
  -------------------------------------------------------------------
                         slack                                 35.477    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/FSM_sequential_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.039ns (7.387%)  route 0.489ns (92.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.928ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.117ns (routing 0.615ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.692ns, distribution 0.608ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.117     2.969    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.008 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.489     3.497    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X39Y11         FDCE                                         f  hdmi/i2c_config/FSM_sequential_state_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.300     2.928    hdmi/i2c_config/clk_27m
    SLICE_X39Y11         FDCE                                         r  hdmi/i2c_config/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.148     3.076    
    SLICE_X39Y11         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     3.056    hdmi/i2c_config/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.056    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.039ns (6.902%)  route 0.526ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.117ns (routing 0.615ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.692ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.117     2.969    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.008 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.526     3.534    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X40Y12         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.315     2.942    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X40Y12         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]/C
                         clock pessimism              0.148     3.090    
    SLICE_X40Y12         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.070    hdmi/i2c_config/i2c_master_top_m0/txr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[2]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.039ns (6.902%)  route 0.526ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.117ns (routing 0.615ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.692ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.117     2.969    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.008 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.526     3.534    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X41Y12         FDCE                                         f  hdmi/i2c_config/lut_index_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.315     2.942    hdmi/i2c_config/clk_27m
    SLICE_X41Y12         FDCE                                         r  hdmi/i2c_config/lut_index_reg[2]/C
                         clock pessimism              0.148     3.090    
    SLICE_X41Y12         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     3.070    hdmi/i2c_config/lut_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[3]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.039ns (6.902%)  route 0.526ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.117ns (routing 0.615ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.315ns (routing 0.692ns, distribution 0.623ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.117     2.969    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.008 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.526     3.534    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X41Y12         FDCE                                         f  hdmi/i2c_config/lut_index_reg[3]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.315     2.942    hdmi/i2c_config/clk_27m
    SLICE_X41Y12         FDCE                                         r  hdmi/i2c_config/lut_index_reg[3]/C
                         clock pessimism              0.148     3.090    
    SLICE_X41Y12         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     3.070    hdmi/i2c_config/lut_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.070    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.039ns (6.902%)  route 0.526ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.117ns (routing 0.615ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.692ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.117     2.969    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.008 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.526     3.534    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X40Y12         FDCE                                         f  hdmi/i2c_config/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.311     2.938    hdmi/i2c_config/clk_27m
    SLICE_X40Y12         FDCE                                         r  hdmi/i2c_config/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.148     3.086    
    SLICE_X40Y12         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.066    hdmi/i2c_config/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[4]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.039ns (6.902%)  route 0.526ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.117ns (routing 0.615ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.692ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.117     2.969    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.008 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.526     3.534    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y12         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[4]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.311     2.938    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y12         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[4]/C
                         clock pessimism              0.148     3.086    
    SLICE_X41Y12         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.066    hdmi/i2c_config/i2c_master_top_m0/txr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[5]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.039ns (6.902%)  route 0.526ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.117ns (routing 0.615ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.692ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.117     2.969    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.008 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.526     3.534    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y12         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[5]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.311     2.938    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y12         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[5]/C
                         clock pessimism              0.148     3.086    
    SLICE_X41Y12         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     3.066    hdmi/i2c_config/i2c_master_top_m0/txr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/txr_reg[6]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.039ns (6.902%)  route 0.526ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.117ns (routing 0.615ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.692ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.117     2.969    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.008 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.526     3.534    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X41Y12         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/txr_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.311     2.938    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X41Y12         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/txr_reg[6]/C
                         clock pessimism              0.148     3.086    
    SLICE_X41Y12         FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     3.066    hdmi/i2c_config/i2c_master_top_m0/txr_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/lut_index_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.039ns (6.902%)  route 0.526ns (93.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.938ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.117ns (routing 0.615ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.692ns, distribution 0.619ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.117     2.969    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.008 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.526     3.534    hdmi/i2c_config/fSDA_reg[0]
    SLICE_X40Y12         FDCE                                         f  hdmi/i2c_config/lut_index_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.311     2.938    hdmi/i2c_config/clk_27m
    SLICE_X40Y12         FDCE                                         r  hdmi/i2c_config/lut_index_reg[0]/C
                         clock pessimism              0.148     3.086    
    SLICE_X40Y12         FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     3.066    hdmi/i2c_config/lut_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.066    
                         arrival time                           3.534    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.474ns  (arrival time - required time)
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_27m_clk_wiz_0 rise@0.000ns - clk_27m_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.039ns (7.012%)  route 0.517ns (92.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.924ns
    Source Clock Delay      (SCD):    2.969ns
    Clock Pessimism Removal (CPR):    -0.148ns
  Clock Net Delay (Source):      1.117ns (routing 0.615ns, distribution 0.502ns)
  Clock Net Delay (Destination): 1.296ns (routing 0.692ns, distribution 0.604ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.117     2.969    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     3.008 r  hdmi/reset_power_on_i2c/rst_reg_reg/Q
                         net (fo=85, routed)          0.517     3.525    hdmi/i2c_config/i2c_master_top_m0/fSDA_reg[0]
    SLICE_X39Y10         FDCE                                         f  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.296     2.924    hdmi/i2c_config/i2c_master_top_m0/clk_27m
    SLICE_X39Y10         FDCE                                         r  hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.148     3.072    
    SLICE_X39Y10         FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     3.052    hdmi/i2c_config/i2c_master_top_m0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.052    
                         arrival time                           3.525    
  -------------------------------------------------------------------
                         slack                                  0.474    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  link_n_0

Setup :            0  Failing Endpoints,  Worst Slack        3.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.353ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (link_n_0 rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.496ns  (logic 0.176ns (35.485%)  route 0.320ns (64.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 11.780 - 10.000 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 7.873 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.710ns, distribution 1.024ns)
  Clock Net Delay (Destination): 0.695ns (routing 0.009ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.734     7.873    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     7.952 f  mipi/link/clkdet/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.162     8.114    mipi/link/clkdet/clk_fail_count_reg[3]
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     8.211 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.158     8.369    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.695    11.780    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000    11.780    
                         clock uncertainty           -0.035    11.744    
    SLICE_X7Y105         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.678    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  3.310    

Slack (MET) :             3.310ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (link_n_0 rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.496ns  (logic 0.176ns (35.485%)  route 0.320ns (64.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.780ns = ( 11.780 - 10.000 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 7.873 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.710ns, distribution 1.024ns)
  Clock Net Delay (Destination): 0.695ns (routing 0.009ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.734     7.873    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     7.952 f  mipi/link/clkdet/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.162     8.114    mipi/link/clkdet/clk_fail_count_reg[3]
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     8.211 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.158     8.369    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                     10.000    10.000 f  
    AA20                                              0.000    10.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537    10.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.695    11.780    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000    11.780    
                         clock uncertainty           -0.035    11.744    
    SLICE_X7Y105         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    11.678    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         11.678    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  3.310    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (removal check against rising-edge clock link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.062ns (33.317%)  route 0.124ns (66.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.584 f  mipi/link/clkdet/clk_fail_count_reg[4]/Q
                         net (fo=5, routed)           0.060     1.644    mipi/link/clkdet/clk_fail_count_reg[4]
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     1.666 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.730    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.362    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000     1.362    
                         clock uncertainty            0.035     1.398    
    SLICE_X7Y105         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.378    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (removal check against rising-edge clock link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.062ns (33.317%)  route 0.124ns (66.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.584 f  mipi/link/clkdet/clk_fail_count_reg[4]/Q
                         net (fo=5, routed)           0.060     1.644    mipi/link/clkdet/clk_fail_count_reg[4]
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     1.666 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.730    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.362    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000     1.362    
                         clock uncertainty            0.035     1.398    
    SLICE_X7Y105         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.378    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.378    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_p
  To Clock:  link_n_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.309ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (recovery check against rising-edge clock link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (link_n_0_1 rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.496ns  (logic 0.176ns (35.485%)  route 0.320ns (64.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 11.778 - 10.000 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 7.873 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.710ns, distribution 1.024ns)
  Clock Net Delay (Destination): 0.695ns (routing 0.009ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.734     7.873    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     7.952 f  mipi/link/clkdet/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.162     8.114    mipi/link/clkdet/clk_fail_count_reg[3]
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     8.211 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.158     8.369    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.695    11.778    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000    11.778    
                         clock uncertainty           -0.035    11.743    
    SLICE_X7Y105         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    11.677    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (recovery check against rising-edge clock link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (link_n_0_1 rise@10.000ns - sys_clk_p rise@5.000ns)
  Data Path Delay:        0.496ns  (logic 0.176ns (35.485%)  route 0.320ns (64.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.778ns = ( 11.778 - 10.000 ) 
    Source Clock Delay      (SCD):    2.873ns = ( 7.873 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.734ns (routing 0.710ns, distribution 1.024ns)
  Clock Net Delay (Destination): 0.695ns (routing 0.009ns, distribution 0.686ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      5.000     5.000 r  
    D19                                               0.000     5.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     5.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     5.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     6.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     6.139 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.734     7.873    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     7.952 f  mipi/link/clkdet/clk_fail_count_reg[3]/Q
                         net (fo=6, routed)           0.162     8.114    mipi/link/clkdet/clk_fail_count_reg[3]
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     8.211 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.158     8.369    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                     10.000    10.000 r  
    AA19                                              0.000    10.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079    10.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536    10.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297    10.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132    11.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.695    11.778    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000    11.778    
                         clock uncertainty           -0.035    11.743    
    SLICE_X7Y105         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    11.677    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         11.677    
                         arrival time                          -8.369    
  -------------------------------------------------------------------
                         slack                                  3.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (removal check against rising-edge clock link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.062ns (33.317%)  route 0.124ns (66.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.584 f  mipi/link/clkdet/clk_fail_count_reg[4]/Q
                         net (fo=5, routed)           0.060     1.644    mipi/link/clkdet/clk_fail_count_reg[4]
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     1.666 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.730    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.361    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C
                         clock pessimism              0.000     1.361    
                         clock uncertainty            0.035     1.396    
    SLICE_X7Y105         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.376    mipi/link/clkdet/count_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 mipi/link/clkdet/clk_fail_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (removal check against rising-edge clock link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (link_n_0_1 rise@0.000ns - sys_clk_p rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.062ns (33.317%)  route 0.124ns (66.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    1.544ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.961ns (routing 0.392ns, distribution 0.569ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.961     1.544    mipi/link/clkdet/CLK
    SLICE_X7Y105         FDRE                                         r  mipi/link/clkdet/clk_fail_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.584 f  mipi/link/clkdet/clk_fail_count_reg[4]/Q
                         net (fo=5, routed)           0.060     1.644    mipi/link/clkdet/clk_fail_count_reg[4]
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.022     1.666 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.730    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.361    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C
                         clock pessimism              0.000     1.361    
                         clock uncertainty            0.035     1.396    
    SLICE_X7Y105         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.376    mipi/link/clkdet/count_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.354    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            gpio_probe_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.412ns  (logic 1.511ns (44.276%)  route 1.901ns (55.724%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.548     0.548 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.548    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.548 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.901     2.449    gpio_probe_o_OBUF
    F8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.963     3.412 r  gpio_probe_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.412    gpio_probe_o
    F8                                                                r  gpio_probe_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            gpio_probe_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.637ns (44.953%)  route 0.780ns (55.047%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.780     0.962    gpio_probe_o_OBUF
    F8                   OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.454     1.417 r  gpio_probe_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.417    gpio_probe_o
    F8                                                                r  gpio_probe_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_148_5m_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/white_balance/output_vsync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_vs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.249ns  (logic 2.617ns (61.593%)  route 1.632ns (38.407%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.824ns (routing 1.015ns, distribution 0.809ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.824     4.700    mipi/white_balance/clk_148_5m
    SLICE_X12Y99         FDRE                                         r  mipi/white_balance/output_vsync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.777 r  mipi/white_balance/output_vsync_reg__0/Q
                         net (fo=1, routed)           1.632     6.409    video_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.540     8.949 r  video_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.949    video_vs_o
    Y15                                                               r  video_vs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_den_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_de_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.110ns  (logic 2.618ns (63.700%)  route 1.492ns (36.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.823ns (routing 1.015ns, distribution 0.808ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.823     4.699    mipi/white_balance/clk_148_5m
    SLICE_X10Y87         FDRE                                         r  mipi/white_balance/output_den_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.776 r  mipi/white_balance/output_den_reg__0/Q
                         net (fo=1, routed)           1.492     6.268    video_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.541     8.809 r  video_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.809    video_de_o
    AA15                                                              r  video_de_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_hsync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_hs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.051ns  (logic 2.619ns (64.654%)  route 1.432ns (35.346%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.843ns (routing 1.015ns, distribution 0.828ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.244     2.848    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.876 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.843     4.719    mipi/white_balance/clk_148_5m
    SLICE_X10Y94         FDRE                                         r  mipi/white_balance/output_hsync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     4.796 r  mipi/white_balance/output_hsync_reg__0/Q
                         net (fo=1, routed)           1.432     6.228    video_hs_o_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.542     8.770 r  video_hs_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.770    video_hs_o
    AB15                                                              r  video_hs_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/white_balance/output_hsync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_hs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.291ns (65.427%)  route 0.682ns (34.573%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.017ns (routing 0.560ns, distribution 0.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.017     2.868    mipi/white_balance/clk_148_5m
    SLICE_X10Y94         FDRE                                         r  mipi/white_balance/output_hsync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y94         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.906 r  mipi/white_balance/output_hsync_reg__0/Q
                         net (fo=1, routed)           0.682     3.588    video_hs_o_OBUF
    AB15                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.253     4.840 r  video_hs_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.840    video_hs_o
    AB15                                                              r  video_hs_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_den_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_de_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.289ns (62.520%)  route 0.773ns (37.480%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.011ns (routing 0.560ns, distribution 0.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.011     2.862    mipi/white_balance/clk_148_5m
    SLICE_X10Y87         FDRE                                         r  mipi/white_balance/output_den_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y87         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.900 r  mipi/white_balance/output_den_reg__0/Q
                         net (fo=1, routed)           0.773     3.673    video_de_o_OBUF
    AA15                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.251     4.924 r  video_de_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.924    video_de_o
    AA15                                                              r  video_de_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/white_balance/output_vsync_reg__0/C
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            video_vs_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.100ns  (logic 1.288ns (61.342%)  route 0.812ns (38.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.011ns (routing 0.560ns, distribution 0.451ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.145     1.834    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.851 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.011     2.862    mipi/white_balance/clk_148_5m
    SLICE_X12Y99         FDRE                                         r  mipi/white_balance/output_vsync_reg__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y99         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.900 r  mipi/white_balance/output_vsync_reg__0/Q
                         net (fo=1, routed)           0.812     3.712    video_vs_o_OBUF
    Y15                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.250     4.962 r  video_vs_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.962    video_vs_o
    Y15                                                               r  video_vs_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_27m_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.238ns  (logic 5.596ns (89.716%)  route 0.641ns (10.284%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.099ns (routing 1.117ns, distribution 0.982ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.099     4.978    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     5.057 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.641     5.699    hdmi_i2c_scl_io_IOBUF_inst/T
    AF15                 OBUFT (TriStatD_OUTBUF_HDIOB_S_T_O)
                                                      5.517    11.216 r  hdmi_i2c_scl_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.216    hdmi_i2c_scl_io
    AF15                                                              r  hdmi_i2c_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.152ns  (logic 5.594ns (90.937%)  route 0.558ns (9.063%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.083ns (routing 1.117ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.083     4.963    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     5.042 r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.558     5.599    hdmi_i2c_sda_io_IOBUF_inst/T
    AE16                 OBUFT (TriStatD_OUTBUF_HDIOB_M_T_O)
                                                      5.515    11.115 r  hdmi_i2c_sda_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    11.115    hdmi_i2c_sda_io
    AE16                                                              r  hdmi_i2c_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.130ns  (logic 2.924ns (70.797%)  route 1.206ns (29.203%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.024ns (routing 1.117ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     2.852    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.880 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         2.024     4.904    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     4.985 r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           1.206     6.191    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.843     9.034 r  hdmi_out_nrst_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.034    hdmi_out_nrst_o
    AF12                                                              r  hdmi_out_nrst_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_sda_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.319ns  (logic 1.046ns (79.296%)  route 0.273ns (20.704%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.151ns (routing 0.615ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.151     3.003    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y4          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.042 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/sda_oen_reg/Q
                         net (fo=4, routed)           0.273     3.315    hdmi_i2c_sda_io_IOBUF_inst/T
    AE16                 OBUFT (TriStatE_OUTBUF_HDIOB_M_T_O)
                                                      1.007     4.323 r  hdmi_i2c_sda_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.323    hdmi_i2c_sda_io
    AE16                                                              r  hdmi_i2c_sda_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_i2c_scl_io
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.362ns  (logic 1.048ns (76.984%)  route 0.313ns (23.016%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.157ns (routing 0.615ns, distribution 0.542ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.157     3.010    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X40Y5          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     3.049 f  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/scl_oen_reg/Q
                         net (fo=9, routed)           0.313     3.362    hdmi_i2c_scl_io_IOBUF_inst/T
    AF15                 OBUFT (TriStatE_OUTBUF_HDIOB_S_T_O)
                                                      1.009     4.372 r  hdmi_i2c_scl_io_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     4.372    hdmi_i2c_scl_io
    AF15                                                              r  hdmi_i2c_scl_io (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Destination:            hdmi_out_nrst_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.118ns  (logic 1.527ns (72.092%)  route 0.591ns (27.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.117ns (routing 0.615ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.836    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.853 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.117     2.969    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDRE                                         r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y63         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     3.009 r  hdmi/reset_power_on_i2c/rst_reg_reg_lopt_replica/Q
                         net (fo=1, routed)           0.591     3.600    lopt
    AF12                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.487     5.087 r  hdmi_out_nrst_o_OBUF_inst/O
                         net (fo=0)                   0.000     5.087    hdmi_out_nrst_o
    AF12                                                              r  hdmi_out_nrst_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_297m_clk_wiz_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.396ns  (logic 2.567ns (47.571%)  route 2.829ns (52.429%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.592ns (routing 0.710ns, distribution 0.882ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 fall edge)
                                                      1.684     1.684 f  
    D19                                               0.000     1.684 f  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     1.784    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     2.421 f  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     2.471    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.471 f  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     2.794    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.822 f  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.592     4.414    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     4.287 f  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     4.537    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     4.565 f  video_clk/inst/clkout2_buf/O
                         net (fo=26, routed)          2.579     7.144    video_pixel_clk_o_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.539     9.683 f  video_pixel_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.683    video_pixel_clk_o
    W15                                                               f  video_pixel_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.226ns  (logic 2.632ns (62.279%)  route 1.594ns (37.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.118ns (routing 1.238ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.118     5.000    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     5.078 r  pixel_combine/video_data_o_reg[10]/Q
                         net (fo=1, routed)           1.594     6.672    video_data_o_OBUF[10]
    AC14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.554     9.225 r  video_data_o_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.225    video_data_o[10]
    AC14                                                              r  video_data_o[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.123ns  (logic 2.642ns (64.076%)  route 1.481ns (35.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.118ns (routing 1.238ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.118     5.000    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     5.078 r  pixel_combine/video_data_o_reg[8]/Q
                         net (fo=1, routed)           1.481     6.559    video_data_o_OBUF[8]
    AD14                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.564     9.122 r  video_data_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.122    video_data_o[8]
    AD14                                                              r  video_data_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.082ns  (logic 2.635ns (64.552%)  route 1.447ns (35.448%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.118ns (routing 1.238ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.118     5.000    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     5.080 r  pixel_combine/video_data_o_reg[11]/Q
                         net (fo=1, routed)           1.447     6.527    video_data_o_OBUF[11]
    AC13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.555     9.082 r  video_data_o_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.082    video_data_o[11]
    AC13                                                              r  video_data_o[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.024ns  (logic 2.645ns (65.726%)  route 1.379ns (34.274%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.118ns (routing 1.238ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.118     5.000    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     5.080 r  pixel_combine/video_data_o_reg[9]/Q
                         net (fo=1, routed)           1.379     6.459    video_data_o_OBUF[9]
    AD13                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.565     9.023 r  video_data_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.023    video_data_o[9]
    AD13                                                              r  video_data_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.023ns  (logic 2.639ns (65.597%)  route 1.384ns (34.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.106ns (routing 1.238ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.106     4.988    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.067 r  pixel_combine/video_data_o_reg[12]/Q
                         net (fo=1, routed)           1.384     6.451    video_data_o_OBUF[12]
    AB12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.560     9.010 r  video_data_o_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.010    video_data_o[12]
    AB12                                                              r  video_data_o[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.004ns  (logic 2.656ns (66.336%)  route 1.348ns (33.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.116ns (routing 1.238ns, distribution 0.878ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.116     4.998    pixel_combine/clk_297m
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080     5.078 r  pixel_combine/video_data_o_reg[5]/Q
                         net (fo=1, routed)           1.348     6.426    video_data_o_OBUF[5]
    W9                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.576     9.002 r  video_data_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.002    video_data_o[5]
    W9                                                                r  video_data_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.874ns  (logic 2.651ns (68.432%)  route 1.223ns (31.568%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.101ns (routing 1.238ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.101     4.983    pixel_combine/clk_297m
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     5.062 r  pixel_combine/video_data_o_reg[16]/Q
                         net (fo=1, routed)           1.223     6.285    video_data_o_OBUF[16]
    AC12                 OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.572     8.857 r  video_data_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000     8.857    video_data_o[16]
    AC12                                                              r  video_data_o[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.855ns  (logic 2.657ns (68.927%)  route 1.198ns (31.073%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.109ns (routing 1.238ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.109     4.991    pixel_combine/clk_297m
    SLICE_X11Y92         FDCE                                         r  pixel_combine/video_data_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     5.070 r  pixel_combine/video_data_o_reg[22]/Q
                         net (fo=1, routed)           1.198     6.268    video_data_o_OBUF[22]
    AC9                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.578     8.846 r  video_data_o_OBUF[22]_inst/O
                         net (fo=0)                   0.000     8.846    video_data_o[22]
    AC9                                                               r  video_data_o[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.848ns  (logic 2.662ns (69.182%)  route 1.186ns (30.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      2.109ns (routing 1.238ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.638     0.738 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.788    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.788 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.111    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.139 r  BUFG_inst/O
                         net (fo=14, routed)          1.592     2.731    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     2.604 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     2.854    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     2.882 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          2.109     4.991    pixel_combine/clk_297m
    SLICE_X11Y92         FDCE                                         r  pixel_combine/video_data_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     5.071 r  pixel_combine/video_data_o_reg[23]/Q
                         net (fo=1, routed)           1.186     6.257    video_data_o_OBUF[23]
    AD9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.582     8.839 r  video_data_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     8.839    video_data_o[23]
    AD9                                                               r  video_data_o[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/CLKOUT1
                            (clock source 'clk_297m_clk_wiz_0'  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_pixel_clk_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.829ns  (logic 1.266ns (44.753%)  route 1.563ns (55.247%))
  Logic Levels:           2  (BUFGCE=1 OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      0.875ns (routing 0.392ns, distribution 0.483ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
                         net (fo=26, routed)          1.415     3.269    video_pixel_clk_o_OBUF
    W15                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.249     4.518 r  video_pixel_clk_o_OBUF_inst/O
                         net (fo=0)                   0.000     4.518    video_pixel_clk_o
    W15                                                               r  video_pixel_clk_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.341ns (72.955%)  route 0.497ns (27.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.164ns (routing 0.680ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.164     3.018    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     3.058 r  pixel_combine/video_data_o_reg[15]/Q
                         net (fo=1, routed)           0.497     3.555    video_data_o_OBUF[15]
    AD8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.301     4.855 r  video_data_o_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.855    video_data_o[15]
    AD8                                                               r  video_data_o[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.349ns (73.031%)  route 0.498ns (26.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.170ns (routing 0.680ns, distribution 0.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.170     3.024    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y88         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039     3.063 r  pixel_combine/video_data_o_reg[21]/Q
                         net (fo=1, routed)           0.498     3.561    video_data_o_OBUF[21]
    AF10                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.310     4.870 r  video_data_o_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.870    video_data_o[21]
    AF10                                                              r  video_data_o[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.330ns (71.813%)  route 0.522ns (28.187%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y88          FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     3.062 r  pixel_combine/video_data_o_reg[1]/Q
                         net (fo=1, routed)           0.522     3.584    video_data_o_OBUF[1]
    AB9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.290     4.873 r  video_data_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.873    video_data_o[1]
    AB9                                                               r  video_data_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.860ns  (logic 1.334ns (71.720%)  route 0.526ns (28.281%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.162ns (routing 0.680ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.162     3.016    pixel_combine/clk_297m
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     3.056 r  pixel_combine/video_data_o_reg[19]/Q
                         net (fo=1, routed)           0.526     3.582    video_data_o_OBUF[19]
    AE11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.294     4.875 r  video_data_o_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.875    video_data_o[19]
    AE11                                                              r  video_data_o[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.331ns (70.912%)  route 0.546ns (29.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     3.061 r  pixel_combine/video_data_o_reg[4]/Q
                         net (fo=1, routed)           0.546     3.607    video_data_o_OBUF[4]
    AA8                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.292     4.899 r  video_data_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.899    video_data_o[4]
    AA8                                                               r  video_data_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.323ns (70.265%)  route 0.560ns (29.735%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.162ns (routing 0.680ns, distribution 0.482ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.162     3.016    pixel_combine/clk_297m
    SLICE_X11Y90         FDCE                                         r  pixel_combine/video_data_o_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y90         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.057 r  pixel_combine/video_data_o_reg[17]/Q
                         net (fo=1, routed)           0.560     3.617    video_data_o_OBUF[17]
    AC11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.282     4.899 r  video_data_o_OBUF[17]_inst/O
                         net (fo=0)                   0.000     4.899    video_data_o[17]
    AC11                                                              r  video_data_o[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.331ns (70.689%)  route 0.552ns (29.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.167ns (routing 0.680ns, distribution 0.487ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.167     3.021    pixel_combine/clk_297m
    SLICE_X11Y92         FDCE                                         r  pixel_combine/video_data_o_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     3.060 r  pixel_combine/video_data_o_reg[23]/Q
                         net (fo=1, routed)           0.552     3.612    video_data_o_OBUF[23]
    AD9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.292     4.904 r  video_data_o_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.904    video_data_o[23]
    AD9                                                               r  video_data_o[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.325ns (70.181%)  route 0.563ns (29.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.168ns (routing 0.680ns, distribution 0.488ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.168     3.022    pixel_combine/clk_297m
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.063 r  pixel_combine/video_data_o_reg[3]/Q
                         net (fo=1, routed)           0.563     3.626    video_data_o_OBUF[3]
    AA9                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.284     4.910 r  video_data_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.910    video_data_o[3]
    AA9                                                               r  video_data_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pixel_combine/video_data_o_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Destination:            video_data_o[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.315ns (69.400%)  route 0.580ns (30.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Source):      1.164ns (routing 0.680ns, distribution 0.484ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.304     0.383 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.423    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.423 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.567    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.584 r  BUFG_inst/O
                         net (fo=14, routed)          0.875     1.459    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.689 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.837    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.854 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.164     3.018    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y89         FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     3.059 r  pixel_combine/video_data_o_reg[13]/Q
                         net (fo=1, routed)           0.580     3.639    video_data_o_OBUF[13]
    AB11                 OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.274     4.913 r  video_data_o_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.913    video_data_o[13]
    AB11                                                              r  video_data_o[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  link_n_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.891ns  (logic 0.000ns (0.000%)  route 0.891ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     5.747 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.797 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     6.131    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.283 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.891     7.174    mipi/link/d3phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    f  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.863ns  (logic 0.000ns (0.000%)  route 0.863ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     5.747 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.797 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     6.131    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.283 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.863     7.146    mipi/link/d0phy/reset_lat_reg_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    f  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.861ns  (logic 0.000ns (0.000%)  route 0.861ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     5.747 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.797 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     6.131    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.283 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.861     7.144    mipi/link/d2phy/gen_upp.IDELAYE3_inst_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    f  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.846ns  (logic 0.000ns (0.000%)  route 0.846ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 fall edge)
                                                      5.000     5.000 f  
    AA20                                              0.000     5.000 r  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.647     5.747 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.797    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.797 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     6.131    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.283 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.846     7.129    mipi/link/d1phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    f  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.000ns (0.000%)  route 0.391ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.391     1.062    mipi/link/d1phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.000ns (0.000%)  route 0.399ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.399     1.070    mipi/link/d2phy/gen_upp.IDELAYE3_inst_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.000ns (0.000%)  route 0.402ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.402     1.073    mipi/link/d0phy/reset_lat_reg_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.000ns (0.000%)  route 0.417ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0 rise edge)
                                                      0.000     0.000 r  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.313     0.392 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.432    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.432 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.582    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.671 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.417     1.088    mipi/link/d3phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  link_n_0_1
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.891ns  (logic 0.000ns (0.000%)  route 0.891ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     5.746 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.796 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     6.130    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.282 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.891     7.173    mipi/link/d3phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    f  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.863ns  (logic 0.000ns (0.000%)  route 0.863ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     5.746 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.796 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     6.130    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.282 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.863     7.145    mipi/link/d0phy/reset_lat_reg_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    f  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.861ns  (logic 0.000ns (0.000%)  route 0.861ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     5.746 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.796 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     6.130    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.282 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.861     7.143    mipi/link/d2phy/gen_upp.IDELAYE3_inst_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    f  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.846ns  (logic 0.000ns (0.000%)  route 0.846ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 fall edge)
                                                      5.000     5.000 f  
    AA19                                              0.000     5.000 f  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     5.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.646     5.746 f  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     5.796    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.796 f  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.334     6.130    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.152     6.282 f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.846     7.128    mipi/link/d1phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    f  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.000ns (0.000%)  route 0.391ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.391     1.061    mipi/link/d1phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y82 ISERDESE3                                    r  mipi/link/d1phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.000ns (0.000%)  route 0.399ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.399     1.069    mipi/link/d2phy/gen_upp.IDELAYE3_inst_0
    BITSLICE_RX_TX_X0Y88 ISERDESE3                                    r  mipi/link/d2phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.000ns (0.000%)  route 0.402ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.402     1.072    mipi/link/d0phy/reset_lat_reg_0
    BITSLICE_RX_TX_X0Y75 ISERDESE3                                    r  mipi/link/d0phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                            (clock source 'link_n_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.000ns (0.000%)  route 0.417ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.312     0.391 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.150     0.581    mipi/link/clkphy/bit_clock_int_pre
  -------------------------------------------------------------------    -------------------
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.089     0.670 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
                         net (fo=487, routed)         0.417     1.087    mipi/link/d3phy/gen_upp.ISERDESE3_inst_0
    BITSLICE_RX_TX_X0Y86 ISERDESE3                                    r  mipi/link/d3phy/gen_upp.ISERDESE3_inst/CLKDIV
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_148_5m_clk_wiz_0

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.765ns  (logic 0.698ns (18.525%)  route 3.068ns (81.475%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.631ns (routing 0.922ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.693     2.952    mipi/vout/reset
    SLICE_X7Y101         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.002 r  mipi/vout/video_hsync_i_1/O
                         net (fo=44, routed)          0.763     3.765    mipi/vout/video_hsync_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.631     4.881    mipi/vout/clk_148_5m
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[14]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_prev_line_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.765ns  (logic 0.698ns (18.525%)  route 3.068ns (81.475%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        4.881ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.631ns (routing 0.922ns, distribution 0.709ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.693     2.952    mipi/vout/reset
    SLICE_X7Y101         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.002 r  mipi/vout/video_hsync_i_1/O
                         net (fo=44, routed)          0.763     3.765    mipi/vout/video_hsync_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_prev_line_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.631     4.881    mipi/vout/clk_148_5m
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_prev_line_data_reg[14]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.763ns  (logic 0.698ns (18.535%)  route 3.066ns (81.465%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.629ns (routing 0.922ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.693     2.952    mipi/vout/reset
    SLICE_X7Y101         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.002 r  mipi/vout/video_hsync_i_1/O
                         net (fo=44, routed)          0.761     3.763    mipi/vout/video_hsync_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.629     4.879    mipi/vout/clk_148_5m
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[11]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.763ns  (logic 0.698ns (18.535%)  route 3.066ns (81.465%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.629ns (routing 0.922ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.693     2.952    mipi/vout/reset
    SLICE_X7Y101         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.002 r  mipi/vout/video_hsync_i_1/O
                         net (fo=44, routed)          0.761     3.763    mipi/vout/video_hsync_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.629     4.879    mipi/vout/clk_148_5m
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_data_reg[13]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_prev_line_data_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.763ns  (logic 0.698ns (18.535%)  route 3.066ns (81.465%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.629ns (routing 0.922ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.693     2.952    mipi/vout/reset
    SLICE_X7Y101         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.002 r  mipi/vout/video_hsync_i_1/O
                         net (fo=44, routed)          0.761     3.763    mipi/vout/video_hsync_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_prev_line_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.629     4.879    mipi/vout/clk_148_5m
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_prev_line_data_reg[11]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_prev_line_data_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.763ns  (logic 0.698ns (18.535%)  route 3.066ns (81.465%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        4.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.629ns (routing 0.922ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.693     2.952    mipi/vout/reset
    SLICE_X7Y101         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.002 r  mipi/vout/video_hsync_i_1/O
                         net (fo=44, routed)          0.761     3.763    mipi/vout/video_hsync_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_prev_line_data_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.629     4.879    mipi/vout/clk_148_5m
    SLICE_X3Y92          FDRE                                         r  mipi/vout/video_prev_line_data_reg[13]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.728ns  (logic 0.698ns (18.709%)  route 3.031ns (81.291%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.623ns (routing 0.922ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.693     2.952    mipi/vout/reset
    SLICE_X7Y101         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.002 r  mipi/vout/video_hsync_i_1/O
                         net (fo=44, routed)          0.726     3.728    mipi/vout/video_hsync_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  mipi/vout/video_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.623     4.873    mipi/vout/clk_148_5m
    SLICE_X6Y91          FDRE                                         r  mipi/vout/video_data_reg[3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_prev_line_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.728ns  (logic 0.698ns (18.709%)  route 3.031ns (81.291%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.623ns (routing 0.922ns, distribution 0.701ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.693     2.952    mipi/vout/reset
    SLICE_X7Y101         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.002 r  mipi/vout/video_hsync_i_1/O
                         net (fo=44, routed)          0.726     3.728    mipi/vout/video_hsync_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  mipi/vout/video_prev_line_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.623     4.873    mipi/vout/clk_148_5m
    SLICE_X6Y91          FDRE                                         r  mipi/vout/video_prev_line_data_reg[3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_data_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.694ns  (logic 0.698ns (18.882%)  route 2.997ns (81.118%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.638ns (routing 0.922ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.693     2.952    mipi/vout/reset
    SLICE_X7Y101         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.002 r  mipi/vout/video_hsync_i_1/O
                         net (fo=44, routed)          0.692     3.694    mipi/vout/video_hsync_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  mipi/vout/video_data_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.638     4.889    mipi/vout/clk_148_5m
    SLICE_X3Y96          FDRE                                         r  mipi/vout/video_data_reg[17]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/vout/video_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.694ns  (logic 0.698ns (18.882%)  route 2.997ns (81.118%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=2)
  Clock Path Skew:        4.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.638ns (routing 0.922ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.693     2.952    mipi/vout/reset
    SLICE_X7Y101         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     3.002 r  mipi/vout/video_hsync_i_1/O
                         net (fo=44, routed)          0.692     3.694    mipi/vout/video_hsync_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  mipi/vout/video_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.227    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.251 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.638     4.889    mipi/vout/clk_148_5m
    SLICE_X3Y96          FDRE                                         r  mipi/vout/video_data_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/vout/output_timing/h_pos_reg[2]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.240ns (24.335%)  route 0.745ns (75.665%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.157ns (routing 0.625ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.198     0.984    mipi/vout/output_timing/reset
    SLICE_X3Y99          FDCE                                         f  mipi/vout/output_timing/h_pos_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.157     2.783    mipi/vout/output_timing/clk_148_5m
    SLICE_X3Y99          FDCE                                         r  mipi/vout/output_timing/h_pos_reg[2]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/vout/output_timing/h_pos_reg[3]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.240ns (24.335%)  route 0.745ns (75.665%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.787ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.161ns (routing 0.625ns, distribution 0.536ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.198     0.984    mipi/vout/output_timing/reset
    SLICE_X3Y99          FDCE                                         f  mipi/vout/output_timing/h_pos_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.161     2.787    mipi/vout/output_timing/clk_148_5m
    SLICE_X3Y99          FDCE                                         r  mipi/vout/output_timing/h_pos_reg[3]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/vout/output_timing/h_pos_reg[4]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.240ns (24.335%)  route 0.745ns (75.665%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.157ns (routing 0.625ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.198     0.984    mipi/vout/output_timing/reset
    SLICE_X3Y99          FDCE                                         f  mipi/vout/output_timing/h_pos_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.157     2.783    mipi/vout/output_timing/clk_148_5m
    SLICE_X3Y99          FDCE                                         r  mipi/vout/output_timing/h_pos_reg[4]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/vout/output_timing/h_pos_reg[5]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.240ns (24.335%)  route 0.745ns (75.665%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.157ns (routing 0.625ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.198     0.984    mipi/vout/output_timing/reset
    SLICE_X3Y99          FDCE                                         f  mipi/vout/output_timing/h_pos_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.157     2.783    mipi/vout/output_timing/clk_148_5m
    SLICE_X3Y99          FDCE                                         r  mipi/vout/output_timing/h_pos_reg[5]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/vout/output_timing/h_pos_reg[6]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.984ns  (logic 0.240ns (24.335%)  route 0.745ns (75.665%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.783ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.157ns (routing 0.625ns, distribution 0.532ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.198     0.984    mipi/vout/output_timing/reset
    SLICE_X3Y99          FDCE                                         f  mipi/vout/output_timing/h_pos_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.157     2.783    mipi/vout/output_timing/clk_148_5m
    SLICE_X3Y99          FDCE                                         r  mipi/vout/output_timing/h_pos_reg[6]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/vout/output_timing/ext_sync_curr_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.242ns (24.184%)  route 0.757ns (75.816%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.159ns (routing 0.625ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    mipi/vout/output_timing/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     0.788 r  mipi/vout/output_timing/ext_sync_curr_i_1/O
                         net (fo=2, routed)           0.210     0.999    mipi/vout/output_timing/p_3_in
    SLICE_X4Y100         FDRE                                         r  mipi/vout/output_timing/ext_sync_curr_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.159     2.785    mipi/vout/output_timing/clk_148_5m
    SLICE_X4Y100         FDRE                                         r  mipi/vout/output_timing/ext_sync_curr_reg/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/vout/output_timing/ext_sync_last_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.999ns  (logic 0.242ns (24.184%)  route 0.757ns (75.816%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.159ns (routing 0.625ns, distribution 0.534ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    mipi/vout/output_timing/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.059     0.788 r  mipi/vout/output_timing/ext_sync_curr_i_1/O
                         net (fo=2, routed)           0.210     0.999    mipi/vout/output_timing/p_3_in
    SLICE_X4Y100         FDRE                                         r  mipi/vout/output_timing/ext_sync_last_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.159     2.785    mipi/vout/output_timing/clk_148_5m
    SLICE_X4Y100         FDRE                                         r  mipi/vout/output_timing/ext_sync_last_reg/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_even_data_x_reg[2]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.240ns (23.004%)  route 0.802ns (76.996%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.156ns (routing 0.625ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.255     1.041    pixel_combine/AR[0]
    SLICE_X8Y89          FDCE                                         f  pixel_combine/video_even_data_x_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.156     2.782    pixel_combine/CLK
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_even_data_x_reg[2]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_even_data_x_reg[3]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.240ns (23.004%)  route 0.802ns (76.996%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.156ns (routing 0.625ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.255     1.041    pixel_combine/AR[0]
    SLICE_X8Y89          FDCE                                         f  pixel_combine/video_even_data_x_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.156     2.782    pixel_combine/CLK
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_even_data_x_reg[3]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_even_data_x_reg[4]/CLR
                            (removal check against rising-edge clock clk_148_5m_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.240ns (23.004%)  route 0.802ns (76.996%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.782ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.782ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.156ns (routing 0.625ns, distribution 0.531ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.255     1.041    pixel_combine/AR[0]
    SLICE_X8Y89          FDCE                                         f  pixel_combine/video_even_data_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_148_5m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.165     1.607    video_clk/inst/clk_148_5m_clk_wiz_0
    BUFGCE_X0Y86         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.626 r  video_clk/inst/clkout1_buf/O
    X0Y1 (CLOCK_ROOT)    net (fo=298, routed)         1.156     2.782    pixel_combine/CLK
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_even_data_x_reg[4]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_27m_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.396ns  (logic 0.648ns (19.067%)  route 2.749ns (80.933%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.789ns (routing 1.011ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.137     3.396    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y64         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.789     5.042    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y64         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[1]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.396ns  (logic 0.648ns (19.067%)  route 2.749ns (80.933%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.789ns (routing 1.011ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.137     3.396    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y64         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.789     5.042    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y64         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[2]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.396ns  (logic 0.648ns (19.067%)  route 2.749ns (80.933%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.789ns (routing 1.011ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.137     3.396    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y64         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.789     5.042    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y64         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[3]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.396ns  (logic 0.648ns (19.067%)  route 2.749ns (80.933%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.789ns (routing 1.011ns, distribution 0.778ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.137     3.396    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y64         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.789     5.042    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y64         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[4]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 0.648ns (19.073%)  route 2.748ns (80.927%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.788ns (routing 1.011ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.136     3.395    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y65         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.788     5.041    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y65         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[10]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[11]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 0.648ns (19.073%)  route 2.748ns (80.927%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.788ns (routing 1.011ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.136     3.395    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y65         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.788     5.041    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y65         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[11]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 0.648ns (19.073%)  route 2.748ns (80.927%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.788ns (routing 1.011ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.136     3.395    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y65         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.788     5.041    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y65         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[12]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[17]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 0.648ns (19.073%)  route 2.748ns (80.927%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.788ns (routing 1.011ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.136     3.395    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y66         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.788     5.041    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y66         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[17]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[18]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 0.648ns (19.073%)  route 2.748ns (80.927%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.788ns (routing 1.011ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.136     3.395    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y66         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.788     5.041    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y66         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[18]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[19]/CLR
                            (recovery check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.395ns  (logic 0.648ns (19.073%)  route 2.748ns (80.927%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.788ns (routing 1.011ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.136     3.395    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y66         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.217     3.230    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.254 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.788     5.041    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y66         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_i2c_sda_io
                            (input port)
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.822ns (75.557%)  route 0.266ns (24.443%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.317ns (routing 0.692ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AE16                                              0.000     0.000 r  hdmi_i2c_sda_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_sda_io_IOBUF_inst/IO
    AE16                 INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.822     0.822 r  hdmi_i2c_sda_io_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.822    hdmi_i2c_sda_io_IOBUF_inst/OUT
    AE16                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.822 r  hdmi_i2c_sda_io_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.266     1.088    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_sda_io_IBUF
    SLICE_X41Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.317     2.944    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y2          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSDA_reg[0]/C

Slack:                    inf
  Source:                 hdmi_i2c_scl_io
                            (input port)
  Destination:            hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.096ns  (logic 0.824ns (75.193%)  route 0.272ns (24.807%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.317ns (routing 0.692ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AF15                                              0.000     0.000 r  hdmi_i2c_scl_io (INOUT)
                         net (fo=1, unset)            0.000     0.000    hdmi_i2c_scl_io_IOBUF_inst/IO
    AF15                 INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.824     0.824 r  hdmi_i2c_scl_io_IOBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.824    hdmi_i2c_scl_io_IOBUF_inst/OUT
    AF15                 IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.824 r  hdmi_i2c_scl_io_IOBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.272     1.096    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/hdmi_i2c_scl_io_IBUF
    SLICE_X41Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.317     2.944    hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/clk_27m
    SLICE_X41Y3          FDRE                                         r  hdmi/i2c_config/i2c_master_top_m0/byte_controller/bit_controller/cSCL_reg[0]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.393ns  (logic 0.240ns (17.190%)  route 1.154ns (82.810%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.893ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.265ns (routing 0.692ns, distribution 0.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.607     1.393    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y63         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.265     2.893    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y63         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[0]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.240ns (17.147%)  route 1.157ns (82.853%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.264ns (routing 0.692ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.611     1.397    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y65         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.264     2.892    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y65         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[10]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.240ns (17.147%)  route 1.157ns (82.853%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.264ns (routing 0.692ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.611     1.397    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y65         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.264     2.892    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y65         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[11]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.240ns (17.147%)  route 1.157ns (82.853%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.892ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.264ns (routing 0.692ns, distribution 0.572ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.611     1.397    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y65         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.264     2.892    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y65         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[12]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[13]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.240ns (17.147%)  route 1.157ns (82.853%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.268ns (routing 0.692ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.611     1.397    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y65         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.268     2.896    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y65         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[13]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[14]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.240ns (17.147%)  route 1.157ns (82.853%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.268ns (routing 0.692ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.611     1.397    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y65         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.268     2.896    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y65         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[14]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[15]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.240ns (17.147%)  route 1.157ns (82.853%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.268ns (routing 0.692ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.611     1.397    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y65         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.268     2.896    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y65         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[15]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            hdmi/reset_power_on_i2c/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk_27m_clk_wiz_0  {rise@0.000ns fall@18.519ns period=37.037ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.397ns  (logic 0.240ns (17.147%)  route 1.157ns (82.853%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.268ns (routing 0.692ns, distribution 0.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.611     1.397    hdmi/reset_power_on_i2c/reset
    SLICE_X17Y65         FDCE                                         f  hdmi/reset_power_on_i2c/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_27m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     1.609    video_clk/inst/clk_27m_clk_wiz_0
    BUFGCE_X0Y75         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.628 r  video_clk/inst/clkout3_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=133, routed)         1.268     2.896    hdmi/reset_power_on_i2c/clk_27m
    SLICE_X17Y65         FDCE                                         r  hdmi/reset_power_on_i2c/cnt_reg[16]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_297m_clk_wiz_0

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[10]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 0.648ns (19.118%)  route 2.740ns (80.882%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.883ns (routing 1.122ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.128     3.387    pixel_combine/AR[0]
    SLICE_X10Y88         FDCE                                         f  pixel_combine/video_data_o_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.883     5.139    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[10]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[11]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 0.648ns (19.118%)  route 2.740ns (80.882%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.883ns (routing 1.122ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.128     3.387    pixel_combine/AR[0]
    SLICE_X10Y88         FDCE                                         f  pixel_combine/video_data_o_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.883     5.139    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[11]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[20]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 0.648ns (19.118%)  route 2.740ns (80.882%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.883ns (routing 1.122ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.128     3.387    pixel_combine/AR[0]
    SLICE_X10Y88         FDCE                                         f  pixel_combine/video_data_o_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.883     5.139    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[20]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[21]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 0.648ns (19.118%)  route 2.740ns (80.882%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.883ns (routing 1.122ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.128     3.387    pixel_combine/AR[0]
    SLICE_X10Y88         FDCE                                         f  pixel_combine/video_data_o_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.883     5.139    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[21]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[8]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 0.648ns (19.118%)  route 2.740ns (80.882%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.883ns (routing 1.122ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.128     3.387    pixel_combine/AR[0]
    SLICE_X10Y88         FDCE                                         f  pixel_combine/video_data_o_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.883     5.139    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[8]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[9]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.387ns  (logic 0.648ns (19.118%)  route 2.740ns (80.882%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.883ns (routing 1.122ns, distribution 0.761ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.128     3.387    pixel_combine/AR[0]
    SLICE_X10Y88         FDCE                                         f  pixel_combine/video_data_o_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.883     5.139    pixel_combine/clk_297m
    SLICE_X10Y88         FDCE                                         r  pixel_combine/video_data_o_reg[9]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[12]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 0.648ns (19.271%)  route 2.713ns (80.729%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.874ns (routing 1.122ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.101     3.360    pixel_combine/AR[0]
    SLICE_X11Y89         FDCE                                         f  pixel_combine/video_data_o_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.874     5.130    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[12]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[13]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 0.648ns (19.271%)  route 2.713ns (80.729%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.874ns (routing 1.122ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.101     3.360    pixel_combine/AR[0]
    SLICE_X11Y89         FDCE                                         f  pixel_combine/video_data_o_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.874     5.130    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[13]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[14]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 0.648ns (19.271%)  route 2.713ns (80.729%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.874ns (routing 1.122ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.101     3.360    pixel_combine/AR[0]
    SLICE_X11Y89         FDCE                                         f  pixel_combine/video_data_o_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.874     5.130    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[14]/C

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[15]/CLR
                            (recovery check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.360ns  (logic 0.648ns (19.271%)  route 2.713ns (80.729%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        5.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.139ns
  Clock Net Delay (Destination): 1.874ns (routing 1.122ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         1.101     3.360    pixel_combine/AR[0]
    SLICE_X11Y89         FDCE                                         f  pixel_combine/video_data_o_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
                         net (fo=14, routed)          1.426     2.383    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     3.013 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     3.232    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.256 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.874     5.130    pixel_combine/clk_297m
    SLICE_X11Y89         FDCE                                         r  pixel_combine/video_data_o_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[2]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.240ns (23.004%)  route 0.802ns (76.996%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.324ns (routing 0.762ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.255     1.041    pixel_combine/AR[0]
    SLICE_X8Y89          FDCE                                         f  pixel_combine/video_data_o_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.324     2.954    pixel_combine/clk_297m
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[2]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[3]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.240ns (23.004%)  route 0.802ns (76.996%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.324ns (routing 0.762ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.255     1.041    pixel_combine/AR[0]
    SLICE_X8Y89          FDCE                                         f  pixel_combine/video_data_o_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.324     2.954    pixel_combine/clk_297m
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[3]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[4]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.240ns (23.004%)  route 0.802ns (76.996%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.324ns (routing 0.762ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.255     1.041    pixel_combine/AR[0]
    SLICE_X8Y89          FDCE                                         f  pixel_combine/video_data_o_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.324     2.954    pixel_combine/clk_297m
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[4]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[5]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.240ns (23.004%)  route 0.802ns (76.996%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.954ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.954ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.324ns (routing 0.762ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.255     1.041    pixel_combine/AR[0]
    SLICE_X8Y89          FDCE                                         f  pixel_combine/video_data_o_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.324     2.954    pixel_combine/clk_297m
    SLICE_X8Y89          FDCE                                         r  pixel_combine/video_data_o_reg[5]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/vid_src_sel_x_reg/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.240ns (22.074%)  route 0.846ns (77.926%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.325ns (routing 0.762ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.299     1.085    pixel_combine/AR[0]
    SLICE_X8Y88          FDCE                                         f  pixel_combine/vid_src_sel_x_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.325     2.955    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/vid_src_sel_x_reg/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[0]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.240ns (22.074%)  route 0.846ns (77.926%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.325ns (routing 0.762ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.299     1.085    pixel_combine/AR[0]
    SLICE_X8Y88          FDCE                                         f  pixel_combine/video_data_o_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.325     2.955    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_data_o_reg[0]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[1]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.240ns (22.074%)  route 0.846ns (77.926%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.325ns (routing 0.762ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.299     1.085    pixel_combine/AR[0]
    SLICE_X8Y88          FDCE                                         f  pixel_combine/video_data_o_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.325     2.955    pixel_combine/clk_297m
    SLICE_X8Y88          FDCE                                         r  pixel_combine/video_data_o_reg[1]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[6]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.240ns (21.733%)  route 0.863ns (78.267%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.321ns (routing 0.762ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.316     1.102    pixel_combine/AR[0]
    SLICE_X8Y90          FDCE                                         f  pixel_combine/video_data_o_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.321     2.951    pixel_combine/clk_297m
    SLICE_X8Y90          FDCE                                         r  pixel_combine/video_data_o_reg[6]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[7]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.240ns (21.733%)  route 0.863ns (78.267%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.951ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.951ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.321ns (routing 0.762ns, distribution 0.559ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.316     1.102    pixel_combine/AR[0]
    SLICE_X8Y90          FDCE                                         f  pixel_combine/video_data_o_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.321     2.951    pixel_combine/clk_297m
    SLICE_X8Y90          FDCE                                         r  pixel_combine/video_data_o_reg[7]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            pixel_combine/video_data_o_reg[22]/CLR
                            (removal check against rising-edge clock clk_297m_clk_wiz_0  {rise@0.000ns fall@1.684ns period=3.367ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.374ns  (logic 0.240ns (17.428%)  route 1.135ns (82.572%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.323ns (routing 0.762ns, distribution 0.561ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.588     1.374    pixel_combine/AR[0]
    SLICE_X11Y92         FDCE                                         f  pixel_combine/video_data_o_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_297m_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
                         net (fo=14, routed)          0.978     1.737    video_clk/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     1.442 r  video_clk/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     1.611    video_clk/inst/clk_297m_clk_wiz_0
    BUFGCE_X0Y92         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     1.630 r  video_clk/inst/clkout2_buf/O
    X0Y0 (CLOCK_ROOT)    net (fo=26, routed)          1.323     2.953    pixel_combine/clk_297m
    SLICE_X11Y92         FDCE                                         r  pixel_combine/video_data_o_reg[22]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  csi

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (recovery check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 0.648ns (24.053%)  route 2.045ns (75.947%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.952ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.433     2.692    mipi/link/clkphy/reset
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.963ns  (logic 0.000ns (0.000%)  route 1.963ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.963     1.963    mipi/link/clkphy/locked
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.932ns  (logic 0.000ns (0.000%)  route 1.932ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.932     1.932    mipi/link/clkphy/locked
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.000ns (0.000%)  route 0.950ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          0.950     0.950    mipi/link/clkphy/locked
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.000ns (0.000%)  route 0.986ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          0.986     0.986    mipi/link/clkphy/locked
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (removal check against rising-edge clock csi  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.240ns (23.506%)  route 0.780ns (76.494%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.749ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.233     1.019    mipi/link/clkphy/reset
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi rise edge)        0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  csi2

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (recovery check against rising-edge clock csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.692ns  (logic 0.648ns (24.053%)  route 2.045ns (75.947%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.953ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.433     2.692    mipi/link/clkphy/reset
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.963ns  (logic 0.000ns (0.000%)  route 1.963ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.963     1.963    mipi/link/clkphy/locked
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.932ns  (logic 0.000ns (0.000%)  route 1.932ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.932     1.932    mipi/link/clkphy/locked
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/bit_clk_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.950ns  (logic 0.000ns (0.000%)  route 0.950ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          0.950     0.950    mipi/link/clkphy/locked
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.183     0.751    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_X0Y40         BUFGCE                                       r  mipi/link/clkphy/bit_clk_buf/I

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
                            (rising edge-triggered cell BUFGCE_DIV clocked by csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.986ns  (logic 0.000ns (0.000%)  route 0.986ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          0.986     0.986    mipi/link/clkphy/locked
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
                            (removal check against rising-edge clock csi2'  {rise@1.250ns fall@2.500ns period=2.500ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.019ns  (logic 0.240ns (23.506%)  route 0.780ns (76.494%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.233     1.019    mipi/link/clkphy/reset
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   f  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/CLR
  -------------------------------------------------------------------    -------------------

                         (clock csi2 fall edge)       0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV                                   r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/I





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  link_n_0

Max Delay           496 Endpoints
Min Delay           496 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.249ns  (logic 0.272ns (6.402%)  route 3.977ns (93.598%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.674ns (routing 0.009ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.386     3.519    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     3.630 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.619     4.249    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.674     1.759    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.267ns (6.370%)  route 3.924ns (93.630%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.331     3.464    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     3.570 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.622     4.191    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663     1.748    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 0.272ns (6.526%)  route 3.896ns (93.474%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.386     3.519    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     3.630 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.538     4.168    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675     1.760    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 0.267ns (6.436%)  route 3.881ns (93.564%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.673ns (routing 0.009ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.331     3.464    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     3.570 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.579     4.148    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.673     1.758    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.140ns  (logic 0.250ns (6.038%)  route 3.890ns (93.962%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.331     3.464    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.553 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.588     4.140    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669     1.754    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 0.250ns (6.039%)  route 3.889ns (93.961%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.331     3.464    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.553 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.587     4.139    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669     1.754    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 0.258ns (6.261%)  route 3.863ns (93.739%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.665ns (routing 0.009ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.386     3.519    mipi/link/gen_bytealign[2].ba/data_offs_reg[0]_0
    SLICE_X3Y99          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.616 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_1__0/O
                         net (fo=3, routed)           0.505     4.121    mipi/link/gen_bytealign[2].ba/data_offs
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.665     1.750    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.109ns  (logic 0.272ns (6.620%)  route 3.837ns (93.380%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.672ns (routing 0.009ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.386     3.519    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     3.630 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.479     4.109    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.672     1.757    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 0.267ns (6.526%)  route 3.824ns (93.474%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.666ns (routing 0.009ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.331     3.464    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     3.570 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.522     4.091    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.666     1.751    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 0.258ns (6.377%)  route 3.788ns (93.623%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.668ns (routing 0.009ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.386     3.519    mipi/link/gen_bytealign[2].ba/data_offs_reg[0]_0
    SLICE_X3Y99          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.616 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_1__0/O
                         net (fo=3, routed)           0.430     4.046    mipi/link/gen_bytealign[2].ba/data_offs
    SLICE_X2Y104         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.537     0.616 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.656    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.656 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.953    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.085 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.668     1.753    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y104         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/vout/csi_in_frame_last_reg/R
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.240ns (21.778%)  route 0.860ns (78.222%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.509ns (routing 0.007ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 f  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 f  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 r  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.314     1.100    mipi/vout/reset
    SLICE_X7Y101         FDRE                                         r  mipi/vout/csi_in_frame_last_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.509     1.360    mipi/vout/linebuf_reg_bram_0
    SLICE_X7Y101         FDRE                                         r  mipi/vout/csi_in_frame_last_reg/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/vout/csi_in_line_last_reg/R
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.240ns (21.778%)  route 0.860ns (78.222%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.360ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.509ns (routing 0.007ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 f  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 f  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 r  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.314     1.100    mipi/vout/reset
    SLICE_X7Y101         FDRE                                         r  mipi/vout/csi_in_line_last_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.509     1.360    mipi/vout/linebuf_reg_bram_0
    SLICE_X7Y101         FDRE                                         r  mipi/vout/csi_in_line_last_reg/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (removal check against rising-edge clock link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.275ns (23.939%)  route 0.872ns (76.061%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.261     1.048    mipi/link/clkdet/reset
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.083 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.147    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.362    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (removal check against rising-edge clock link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.275ns (23.939%)  route 0.872ns (76.061%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.261     1.048    mipi/link/clkdet/reset
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.083 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.147    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.362    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[3].ba/valid_data_int_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.014ns (1.184%)  route 1.168ns (98.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.502ns (routing 0.007ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.151     1.151    mipi/link/gen_bytealign[3].ba/locked
    SLICE_X3Y98          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     1.165 r  mipi/link/gen_bytealign[3].ba/valid_data_int_i_1__2/O
                         net (fo=1, routed)           0.017     1.182    mipi/link/gen_bytealign[3].ba/valid_data_int_i_1__2_n_0
    SLICE_X3Y98          FDRE                                         r  mipi/link/gen_bytealign[3].ba/valid_data_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.502     1.354    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y98          FDRE                                         r  mipi/link/gen_bytealign[3].ba/valid_data_int_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.000ns (0.000%)  route 1.186ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.186     1.186    mipi/unpack10/locked
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.362    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.000ns (0.000%)  route 1.186ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.186     1.186    mipi/unpack10/locked
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.362    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.000ns (0.000%)  route 1.188ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.509ns (routing 0.007ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.188     1.188    mipi/unpack10/locked
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.509     1.360    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.035ns (2.942%)  route 1.155ns (97.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.513ns (routing 0.007ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.138     1.138    mipi/depacket/locked
    SLICE_X8Y100         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     1.173 r  mipi/depacket/valid_i_1/O
                         net (fo=1, routed)           0.017     1.190    mipi/link/wordalign/valid_reg_1
    SLICE_X8Y100         FDRE                                         r  mipi/link/wordalign/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.513     1.365    mipi/link/wordalign/valid_out_reg_1
    SLICE_X8Y100         FDRE                                         r  mipi/link/wordalign/valid_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/valid_data_int_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.035ns (2.911%)  route 1.167ns (97.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.502ns (routing 0.007ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.151     1.151    mipi/link/gen_bytealign[2].ba/locked
    SLICE_X3Y98          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     1.186 r  mipi/link/gen_bytealign[2].ba/valid_data_int_i_1__1/O
                         net (fo=1, routed)           0.016     1.202    mipi/link/gen_bytealign[2].ba/valid_data_int_i_1__1_n_0
    SLICE_X3Y98          FDRE                                         r  mipi/link/gen_bytealign[2].ba/valid_data_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0 rise edge)
                                                      0.000     0.000 f  
    AA20                                              0.000     0.000 f  dphy_clk_i[0] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/IB
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_N_O)
                                                      0.418     0.518 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.568    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.568 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.750    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.851 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.502     1.354    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X3Y98          FDRE                                         r  mipi/link/gen_bytealign[2].ba/valid_data_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  link_n_0_1

Max Delay           496 Endpoints
Min Delay           496 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.249ns  (logic 0.272ns (6.402%)  route 3.977ns (93.598%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.674ns (routing 0.009ns, distribution 0.665ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.386     3.519    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     3.630 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.619     4.249    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.674     1.758    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.191ns  (logic 0.267ns (6.370%)  route 3.924ns (93.630%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.663ns (routing 0.009ns, distribution 0.654ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.331     3.464    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     3.570 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.622     4.191    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.663     1.746    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y93          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[2]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.168ns  (logic 0.272ns (6.526%)  route 3.896ns (93.474%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.675ns (routing 0.009ns, distribution 0.666ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.386     3.519    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     3.630 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.538     4.168    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.675     1.759    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[0]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.148ns  (logic 0.267ns (6.436%)  route 3.881ns (93.564%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.673ns (routing 0.009ns, distribution 0.664ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.331     3.464    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     3.570 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.579     4.148    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.673     1.757    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y94          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[0]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.140ns  (logic 0.250ns (6.038%)  route 3.890ns (93.962%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.331     3.464    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.553 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.588     4.140    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669     1.752    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[0]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.139ns  (logic 0.250ns (6.039%)  route 3.889ns (93.961%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.669ns (routing 0.009ns, distribution 0.660ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.331     3.464    mipi/link/gen_bytealign[0].ba/data_offs_reg[0]_0
    SLICE_X3Y98          LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     3.553 r  mipi/link/gen_bytealign[0].ba/data_offs[2]_i_1__2/O
                         net (fo=3, routed)           0.587     4.139    mipi/link/gen_bytealign[0].ba/data_offs
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.669     1.752    mipi/link/gen_bytealign[0].ba/data_offs_reg[2]_0
    SLICE_X3Y89          FDRE                                         r  mipi/link/gen_bytealign[0].ba/data_offs_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.121ns  (logic 0.258ns (6.261%)  route 3.863ns (93.739%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.665ns (routing 0.009ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.386     3.519    mipi/link/gen_bytealign[2].ba/data_offs_reg[0]_0
    SLICE_X3Y99          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.616 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_1__0/O
                         net (fo=3, routed)           0.505     4.121    mipi/link/gen_bytealign[2].ba/data_offs
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.665     1.749    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y102         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.109ns  (logic 0.272ns (6.620%)  route 3.837ns (93.380%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.672ns (routing 0.009ns, distribution 0.663ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.386     3.519    mipi/link/gen_bytealign[3].ba/data_offs_reg[0]_0
    SLICE_X3Y99          LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     3.630 r  mipi/link/gen_bytealign[3].ba/data_offs[2]_i_1/O
                         net (fo=3, routed)           0.479     4.109    mipi/link/gen_bytealign[3].ba/data_offs
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.672     1.756    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X2Y100         FDRE                                         r  mipi/link/gen_bytealign[3].ba/data_offs_reg[2]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.091ns  (logic 0.267ns (6.526%)  route 3.824ns (93.474%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.666ns (routing 0.009ns, distribution 0.657ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.331     3.464    mipi/link/gen_bytealign[1].ba/data_offs_reg[0]_0
    SLICE_X3Y98          LUT3 (Prop_F5LUT_SLICEL_I1_O)
                                                      0.106     3.570 r  mipi/link/gen_bytealign[1].ba/data_offs[2]_i_1__1/O
                         net (fo=3, routed)           0.522     4.091    mipi/link/gen_bytealign[1].ba/data_offs
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.666     1.749    mipi/link/gen_bytealign[1].ba/data_offs_reg[2]_0
    SLICE_X1Y95          FDRE                                         r  mipi/link/gen_bytealign[1].ba/data_offs_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/data_offs_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.046ns  (logic 0.258ns (6.377%)  route 3.788ns (93.623%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.668ns (routing 0.009ns, distribution 0.659ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          2.443     2.443    mipi/depacket/locked
    SLICE_X8Y98          LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124     2.567 f  mipi/depacket/bytes_read[13]_i_4/O
                         net (fo=3, routed)           0.528     3.096    mipi/link/wordalign/taps_reg[3][0]_0
    SLICE_X5Y101         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     3.133 r  mipi/link/wordalign/data_offs[2]_i_3/O
                         net (fo=4, routed)           0.386     3.519    mipi/link/gen_bytealign[2].ba/data_offs_reg[0]_0
    SLICE_X3Y99          LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     3.616 r  mipi/link/gen_bytealign[2].ba/data_offs[2]_i_1__0/O
                         net (fo=3, routed)           0.430     4.046    mipi/link/gen_bytealign[2].ba/data_offs
    SLICE_X2Y104         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.079     0.079    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.536     0.615 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.655    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.655 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.297     0.952    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.132     1.084 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.668     1.752    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X2Y104         FDRE                                         r  mipi/link/gen_bytealign[2].ba/data_offs_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/vout/csi_in_frame_last_reg/R
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.240ns (21.778%)  route 0.860ns (78.222%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.509ns (routing 0.007ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 f  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 f  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 r  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.314     1.100    mipi/vout/reset
    SLICE_X7Y101         FDRE                                         r  mipi/vout/csi_in_frame_last_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.509     1.359    mipi/vout/linebuf_reg_bram_0
    SLICE_X7Y101         FDRE                                         r  mipi/vout/csi_in_frame_last_reg/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/vout/csi_in_line_last_reg/R
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.100ns  (logic 0.240ns (21.778%)  route 0.860ns (78.222%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.509ns (routing 0.007ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 f  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 f  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 f  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 r  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.314     1.100    mipi/vout/reset
    SLICE_X7Y101         FDRE                                         r  mipi/vout/csi_in_line_last_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.509     1.359    mipi/vout/linebuf_reg_bram_0
    SLICE_X7Y101         FDRE                                         r  mipi/vout/csi_in_line_last_reg/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/link/clkdet/count_value_reg[0]/CLR
                            (removal check against rising-edge clock link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.275ns (23.939%)  route 0.872ns (76.061%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.261     1.048    mipi/link/clkdet/reset
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.083 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.147    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.361    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[0]/C

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/link/clkdet/count_value_reg[1]/CLR
                            (removal check against rising-edge clock link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.147ns  (logic 0.275ns (23.939%)  route 0.872ns (76.061%))
  Logic Levels:           4  (IBUFCTRL=1 INBUF=1 LUT2=1 LUT6=1)
  Clock Path Skew:        1.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.261     1.048    mipi/link/clkdet/reset
    SLICE_X8Y105         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.083 f  mipi/link/clkdet/count_value[1]_i_3/O
                         net (fo=2, routed)           0.064     1.147    mipi/link/clkdet/count_value[1]_i_3_n_0
    SLICE_X7Y105         FDCE                                         f  mipi/link/clkdet/count_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.361    mipi/link/clkdet/ext_clk_lat_reg_0
    SLICE_X7Y105         FDCE                                         r  mipi/link/clkdet/count_value_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[3].ba/valid_data_int_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.014ns (1.184%)  route 1.168ns (98.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.502ns (routing 0.007ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.151     1.151    mipi/link/gen_bytealign[3].ba/locked
    SLICE_X3Y98          LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     1.165 r  mipi/link/gen_bytealign[3].ba/valid_data_int_i_1__2/O
                         net (fo=1, routed)           0.017     1.182    mipi/link/gen_bytealign[3].ba/valid_data_int_i_1__2_n_0
    SLICE_X3Y98          FDRE                                         r  mipi/link/gen_bytealign[3].ba/valid_data_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.502     1.352    mipi/link/gen_bytealign[3].ba/data_offs_reg[2]_0
    SLICE_X3Y98          FDRE                                         r  mipi/link/gen_bytealign[3].ba/valid_data_int_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.000ns (0.000%)  route 1.186ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.186     1.186    mipi/unpack10/locked
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.361    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[0]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.000ns (0.000%)  route 1.186ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.511ns (routing 0.007ns, distribution 0.504ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.186     1.186    mipi/unpack10/locked
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.511     1.361    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[2]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.188ns  (logic 0.000ns (0.000%)  route 1.188ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.509ns (routing 0.007ns, distribution 0.502ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.188     1.188    mipi/unpack10/locked
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.509     1.359    mipi/unpack10/dout_valid_up_reg_0
    SLICE_X9Y97          FDRE                                         r  mipi/unpack10/FSM_sequential_byte_count_int_reg[1]/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/wordalign/valid_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.190ns  (logic 0.035ns (2.942%)  route 1.155ns (97.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.513ns (routing 0.007ns, distribution 0.506ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.138     1.138    mipi/depacket/locked
    SLICE_X8Y100         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     1.173 r  mipi/depacket/valid_i_1/O
                         net (fo=1, routed)           0.017     1.190    mipi/link/wordalign/valid_reg_1
    SLICE_X8Y100         FDRE                                         r  mipi/link/wordalign/valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.513     1.363    mipi/link/wordalign/valid_out_reg_1
    SLICE_X8Y100         FDRE                                         r  mipi/link/wordalign/valid_reg/C

Slack:                    inf
  Source:                 video_clk/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            mipi/link/gen_bytealign[2].ba/valid_data_int_reg/D
                            (rising edge-triggered cell FDRE clocked by link_n_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.035ns (2.911%)  route 1.167ns (97.089%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 0.502ns (routing 0.007ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y3            MMCME4_ADV                   0.000     0.000 r  video_clk/inst/mmcme4_adv_inst/LOCKED
                         net (fo=34, routed)          1.151     1.151    mipi/link/gen_bytealign[2].ba/locked
    SLICE_X3Y98          LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     1.186 r  mipi/link/gen_bytealign[2].ba/valid_data_int_i_1__1/O
                         net (fo=1, routed)           0.016     1.202    mipi/link/gen_bytealign[2].ba/valid_data_int_i_1__1_n_0
    SLICE_X3Y98          FDRE                                         r  mipi/link/gen_bytealign[2].ba/valid_data_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock link_n_0_1 rise edge)
                                                      0.000     0.000 r  
    AA19                                              0.000     0.000 r  dphy_clk_i[1] (IN)
                         net (fo=0)                   0.100     0.100    mipi/link/clkphy/iclkdbuf/I
    HPIOBDIFFINBUF_X0Y36 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.417     0.517 r  mipi/link/clkphy/iclkdbuf/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.567    mipi/link/clkphy/iclkdbuf/OUT
    AA19                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.567 r  mipi/link/clkphy/iclkdbuf/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.182     0.749    mipi/link/clkphy/bit_clock_int_pre
    BUFGCE_DIV_X0Y7      BUFGCE_DIV (Prop_BUFGCE_DIV_I_O)
                                                      0.101     0.850 r  mipi/link/clkphy/clk_div_gen.BUFGCE_DIV_inst/O
    X0Y1 (CLOCK_ROOT)    net (fo=487, routed)         0.502     1.352    mipi/link/gen_bytealign[2].ba/data_offs_reg[2]_0
    SLICE_X3Y98          FDRE                                         r  mipi/link/gen_bytealign[2].ba/valid_data_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_p

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.035ns  (logic 0.648ns (21.335%)  route 2.388ns (78.665%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.545ns (routing 0.643ns, distribution 0.902ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.776     3.035    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.545     2.502    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.936ns  (logic 0.648ns (22.055%)  route 2.289ns (77.945%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.550ns (routing 0.643ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.677     2.936    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.550     2.507    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK

Slack:                    inf
  Source:                 reset_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
                            (recovery check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.776ns  (logic 0.648ns (23.325%)  route 2.129ns (76.675%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        2.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.540ns (routing 0.643ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E22                                               0.000     0.000 r  reset_i (IN)
                         net (fo=0)                   0.000     0.000    reset_i_IBUF_inst/I
    E22                  INBUF (Prop_INBUF_HPIOB_SNGL_PAD_O)
                                                      0.515     0.515 r  reset_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.515    reset_i_IBUF_inst/OUT
    E22                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_SNGL_I_O)
                                                      0.000     0.515 r  reset_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           1.612     2.127    pixel_combine/reset_i_IBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     2.260 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.517     2.776    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.079     0.079    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.528     0.607 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.647    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.647 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     0.933    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.957 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.540     2.497    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.005ns  (logic 0.240ns (23.833%)  route 0.766ns (76.167%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.898ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.898ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.139ns (routing 0.439ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.219     1.005    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.139     1.898    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y12
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0/REFCLK

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.090ns  (logic 0.240ns (21.979%)  route 0.850ns (78.021%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.903ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.144ns (routing 0.439ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.303     1.090    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.144     1.903    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y13
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl_REPLICATED_0_1/REFCLK

Slack:                    inf
  Source:                 rdy_i
                            (input port)
  Destination:            mipi/link/gen_idctl.idctrl/delayctrl/RST
                            (removal check against rising-edge clock sys_clk_p  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.127ns  (logic 0.240ns (21.246%)  route 0.888ns (78.754%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT2=1)
  Clock Path Skew:        1.901ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.142ns (routing 0.439ns, distribution 0.703ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G12                                               0.000     0.000 r  rdy_i (IN)
                         net (fo=0)                   0.000     0.000    rdy_i_IBUF_inst/I
    G12                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.183     0.183 r  rdy_i_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.183    rdy_i_IBUF_inst/OUT
    G12                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.183 r  rdy_i_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           0.547     0.729    pixel_combine/gpio_probe_o_OBUF
    SLICE_X0Y93          LUT2 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.057     0.786 f  pixel_combine/clk_div_gen.BUFGCE_DIV_inst_i_1/O
                         net (fo=133, routed)         0.341     1.127    mipi/link/gen_idctl.idctrl/reset
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   f  mipi/link/gen_idctl.idctrl/delayctrl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_p rise edge)
                                                      0.000     0.000 r  
    D19                                               0.000     0.000 r  sys_clk_p_i (IN)
                         net (fo=0)                   0.100     0.100    IBUFDS_inst/I
    HPIOBDIFFINBUF_X0Y84 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.409     0.509 r  IBUFDS_inst/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.559    IBUFDS_inst/OUT
    D19                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.559 r  IBUFDS_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.740    ref_clock_x
    BUFGCE_X0Y76         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.759 r  BUFG_inst/O
    X0Y2 (CLOCK_ROOT)    net (fo=14, routed)          1.142     1.901    mipi/link/gen_idctl.idctrl/CLK
    BITSLICE_CONTROL_X0Y11
                         IDELAYCTRL                                   r  mipi/link/gen_idctl.idctrl/delayctrl/REFCLK





