Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Apr  2 01:31:54 2022
| Host         : DESKTOP-6P6FIIL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    49 |
|    Minimum number of control sets                        |    49 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    49 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           13 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             135 |           39 |
| Yes          | No                    | No                     |             505 |          260 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             258 |           76 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                Enable Signal                |               Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------+---------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | matrixwriter/M_sclk_d1_out                  | reset_cond/M_stage_q_reg[3]_0               |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | matrixwriter/M_state_q0                     |                                             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | matrixwriter/M_current_address_q[3]_i_1_n_0 | reset_cond/Q[0]                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                                             | reset_cond/M_reset_cond_in                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | ramwriter/CEA2                              | reset_cond/Q[0]                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | edge_det_gen_0[15].edge_det/M_last_q_reg_0  |                                             |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | ramwriter/M_data_col_address_q[5]_i_1_n_0   | reset_cond/Q[0]                             |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | matrixwriter/M_rgb_data_d                   | reset_cond/Q[0]                             |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | matrixwriter/M_state_d19_out                | matrixwriter/M_led_bit_counter_q[6]_i_1_n_0 |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | M_writer_counter_d                          |                                             |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | cnt3/FSM_onehot_M_ram_writer_q_reg[0]_0     |                                             |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG | edge_det_gen_0[15].edge_det/M_last_q_reg_0  | edge_det_gen_0[15].edge_det/M_last_q_reg_3  |                6 |             11 |         1.83 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_17             |                                             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_22             |                                             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_20             |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_21             |                                             |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_13             |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_12             |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_15             |                                             |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_23             |                                             |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_11             |                                             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_24             |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_26             |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_4              |                                             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_7              |                                             |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_8              |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_6              |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_16             |                                             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_9              |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_1              |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_6_1              |                                             |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_8_0              |                                             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_5              |                                             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_8_1              |                                             |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_14             |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_19             |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_18             |                                             |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_3              |                                             |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_10             |                                             |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_2              |                                             |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_5_25             |                                             |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG | sigma/pc_unit/M_r_q[495]_i_6_0              |                                             |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG | dip_cnd/M_ctr_q_reg[11]_0                   | dip_cnd/sync/M_pipe_q_reg[1]_0              |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | io_cnd/sel                                  | io_cnd/sync/clear                           |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | cnt3/FSM_onehot_M_ram_writer_q_reg[0]_0     | cnt3/FSM_onehot_M_ram_writer_q_reg[0]       |                7 |             20 |         2.86 |
|  clk_IBUF_BUFG |                                             |                                             |               13 |             27 |         2.08 |
|  clk_IBUF_BUFG | ramwriter/M_data_q[46]_i_1_n_0              | reset_cond/Q[0]                             |               11 |             47 |         4.27 |
|  clk_IBUF_BUFG | cnt3/E[0]                                   | sigma/alu/rand/SS[0]                        |               32 |            112 |         3.50 |
|  clk_IBUF_BUFG |                                             | reset_cond/Q[0]                             |               37 |            131 |         3.54 |
+----------------+---------------------------------------------+---------------------------------------------+------------------+----------------+--------------+


