
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Xilinx/Vitis_HLS/2021.2/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/Vitis_HLS/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'leova' on host 'msi' (Windows NT_amd64 version 6.2) on Sat Sep 30 02:50:44 +0300 2023
INFO: [HLS 200-10] In directory 'C:/Xilinx_trn/HLS2023/lab2_z1'
Sourcing Tcl script 'lab2_z1.tcl'
INFO: [HLS 200-1510] Running: open_project -reset lab2_z1 
INFO: [HLS 200-10] Opening and resetting project 'C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1'.
WARNING: [HLS 200-40] No C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol1/ex_sol1.aps file found.
WARNING: [HLS 200-40] No C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol2/ex_sol2.aps file found.
INFO: [HLS 200-1510] Running: add_files ./source/lab2_z1.cpp 
INFO: [HLS 200-10] Adding design file './source/lab2_z1.cpp' to the project
INFO: [HLS 200-1510] Running: set_top lab2_z1 
INFO: [HLS 200-1510] Running: add_files -tb ./source/lab2_z1_test.cpp 
INFO: [HLS 200-10] Adding test bench file './source/lab2_z1_test.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol1 
INFO: [HLS 200-10] Creating and opening solution 'C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol1/ex_sol1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1611] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [HLS 200-1510] Running: create_clock -period 4 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 4ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../source/lab2_z1_test.cpp in debug mode
   Compiling ../../../../source/lab2_z1.cpp in debug mode
   Generating csim.exe
----------Pass!------------

INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.799 seconds; current allocated memory: 386.094 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab2_z1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.918 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.016 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab2_z1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab2_z1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (3.872ns) exceeds the target (target clock period: 4ns, clock uncertainty: 1ns, effective delay budget: 3ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'lab2_z1' consists of the following:	'load' operation ('i', ./source/lab2_z1.cpp:6) on local variable 'i' [15]  (0 ns)
	'mul' operation ('fact', ./source/lab2_z1.cpp:9) [23]  (3.87 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab2_z1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z1/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab2_z1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_32s_32_5_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab2_z1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.495 seconds; current allocated memory: 1.074 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab2_z1.
INFO: [VLOG 209-307] Generating Verilog RTL for lab2_z1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 258.26 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.083 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling lab2_z1.cpp_pre.cpp.tb.cpp
   Compiling apatb_lab2_z1.cpp
   Compiling lab2_z1_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_lab2_z1_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Xilinx_trn\HLS2023\lab2_z1\lab2_z1\ex_sol1\sim\verilog>set PATH= 

C:\Xilinx_trn\HLS2023\lab2_z1\lab2_z1\ex_sol1\sim\verilog>call C:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab2_z1_top glbl -Oenable_linking_all_libraries  -prj lab2_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab2_z1 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab2_z1_top glbl -Oenable_linking_all_libraries -prj lab2_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab2_z1 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol1/sim/verilog/lab2_z1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab2_z1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol1/sim/verilog/lab2_z1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol1/sim/verilog/lab2_z1_mul_9ns_32s_32_5_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z1_mul_9ns_32s_32_5_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab2_z1_mul_9ns_32s_32_5_1(NUM_S...
Compiling module xil_defaultlib.lab2_z1
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=7)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab2_z1_top
Compiling module work.glbl
Built simulation snapshot lab2_z1

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab2_z1/xsim_script.tcl
# xsim {lab2_z1} -view {{lab2_z1_dataflow_ana.wcfg}} -tclbatch {lab2_z1.tcl} -protoinst {lab2_z1.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab2_z1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab2_z1_top/AESL_inst_lab2_z1//AESL_inst_lab2_z1_activity
Time resolution is 1 ps
open_wave_config lab2_z1_dataflow_ana.wcfg
source lab2_z1.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_return -into $return_group -radix hex
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/n -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_start -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_done -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_idle -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab2_z1_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/LENGTH_n -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z1_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab2_z1_top/ap_return -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z1_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z1_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_lab2_z1_top/n -into $tb_return_group -radix hex
## save_wave_config lab2_z1.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "110000"
// RTL Simulation : 1 / 3 [100.00%] @ "362000"
// RTL Simulation : 2 / 3 [100.00%] @ "682000"
// RTL Simulation : 3 / 3 [100.00%] @ "978000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1002 ns : File "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol1/sim/verilog/lab2_z1.autotb.v" Line 263
## quit
INFO: [Common 17-206] Exiting xsim at Sat Sep 30 02:51:04 2023...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.829 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol2 
INFO: [HLS 200-10] Creating and opening solution 'C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol2'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol2/ex_sol2.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: create_clock -period 8 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 8ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab2_z1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.008 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.261 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab2_z1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab2_z1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.286 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab2_z1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z1/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab2_z1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_32s_32_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab2_z1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.524 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.074 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab2_z1.
INFO: [VLOG 209-307] Generating Verilog RTL for lab2_z1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 145.77 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.416 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling lab2_z1.cpp_pre.cpp.tb.cpp
   Compiling apatb_lab2_z1.cpp
   Compiling lab2_z1_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_lab2_z1_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Xilinx_trn\HLS2023\lab2_z1\lab2_z1\ex_sol2\sim\verilog>set PATH= 

C:\Xilinx_trn\HLS2023\lab2_z1\lab2_z1\ex_sol2\sim\verilog>call C:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab2_z1_top glbl -Oenable_linking_all_libraries  -prj lab2_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab2_z1 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab2_z1_top glbl -Oenable_linking_all_libraries -prj lab2_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab2_z1 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol2/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol2/sim/verilog/lab2_z1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab2_z1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol2/sim/verilog/lab2_z1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol2/sim/verilog/lab2_z1_mul_9ns_32s_32_2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z1_mul_9ns_32s_32_2_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol2/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab2_z1_mul_9ns_32s_32_2_1(NUM_S...
Compiling module xil_defaultlib.lab2_z1
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab2_z1_top
Compiling module work.glbl
Built simulation snapshot lab2_z1

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab2_z1/xsim_script.tcl
# xsim {lab2_z1} -view {{lab2_z1_dataflow_ana.wcfg}} -tclbatch {lab2_z1.tcl} -protoinst {lab2_z1.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab2_z1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab2_z1_top/AESL_inst_lab2_z1//AESL_inst_lab2_z1_activity
Time resolution is 1 ps
open_wave_config lab2_z1_dataflow_ana.wcfg
source lab2_z1.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_return -into $return_group -radix hex
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/n -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_start -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_done -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_idle -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab2_z1_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/LENGTH_n -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z1_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab2_z1_top/ap_return -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z1_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z1_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_lab2_z1_top/n -into $tb_return_group -radix hex
## save_wave_config lab2_z1.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "116000"
// RTL Simulation : 1 / 3 [100.00%] @ "380000"
// RTL Simulation : 2 / 3 [100.00%] @ "708000"
// RTL Simulation : 3 / 3 [100.00%] @ "1012000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1060 ns : File "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol2/sim/verilog/lab2_z1.autotb.v" Line 263
## quit
INFO: [Common 17-206] Exiting xsim at Sat Sep 30 02:51:25 2023...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 14.361 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol3 
INFO: [HLS 200-10] Creating and opening solution 'C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol3'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol3/ex_sol3.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: create_clock -period 12 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 12ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab2_z1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.382 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.192 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab2_z1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab2_z1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab2_z1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z1/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab2_z1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab2_z1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.074 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab2_z1.
INFO: [VLOG 209-307] Generating Verilog RTL for lab2_z1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 99.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.232 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling lab2_z1.cpp_pre.cpp.tb.cpp
   Compiling apatb_lab2_z1.cpp
   Compiling lab2_z1_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_lab2_z1_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Xilinx_trn\HLS2023\lab2_z1\lab2_z1\ex_sol3\sim\verilog>set PATH= 

C:\Xilinx_trn\HLS2023\lab2_z1\lab2_z1\ex_sol3\sim\verilog>call C:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab2_z1_top glbl -Oenable_linking_all_libraries  -prj lab2_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab2_z1 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab2_z1_top glbl -Oenable_linking_all_libraries -prj lab2_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab2_z1 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol3/sim/verilog/lab2_z1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab2_z1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol3/sim/verilog/lab2_z1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol3/sim/verilog/lab2_z1_mul_9ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z1_mul_9ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol3/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab2_z1_mul_9ns_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.lab2_z1
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab2_z1_top
Compiling module work.glbl
Built simulation snapshot lab2_z1

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab2_z1/xsim_script.tcl
# xsim {lab2_z1} -view {{lab2_z1_dataflow_ana.wcfg}} -tclbatch {lab2_z1.tcl} -protoinst {lab2_z1.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab2_z1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab2_z1_top/AESL_inst_lab2_z1//AESL_inst_lab2_z1_activity
Time resolution is 1 ps
open_wave_config lab2_z1_dataflow_ana.wcfg
source lab2_z1.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_return -into $return_group -radix hex
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/n -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_start -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_done -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_idle -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab2_z1_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/LENGTH_n -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z1_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab2_z1_top/ap_return -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z1_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z1_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_lab2_z1_top/n -into $tb_return_group -radix hex
## save_wave_config lab2_z1.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "126000"
// RTL Simulation : 1 / 3 [100.00%] @ "282000"
// RTL Simulation : 2 / 3 [100.00%] @ "462000"
// RTL Simulation : 3 / 3 [100.00%] @ "630000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 702 ns : File "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol3/sim/verilog/lab2_z1.autotb.v" Line 263
## quit
INFO: [Common 17-206] Exiting xsim at Sat Sep 30 02:51:44 2023...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 13.479 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset ex_sol4 
INFO: [HLS 200-10] Creating and opening solution 'C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol4'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol4/ex_sol4.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: create_clock -period 40 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 40ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_part xa7a12tcsg325-1Q 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab2_z1.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.144 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.984 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.009 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab2_z1' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab2_z1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab2_z1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab2_z1/n' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab2_z1' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab2_z1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.074 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab2_z1.
INFO: [VLOG 209-307] Generating Verilog RTL for lab2_z1.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 99.21 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.958 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vitis_HLS/2021.2/tps/win64/msys64/mingw64/bin/g++"
   Compiling lab2_z1.cpp_pre.cpp.tb.cpp
   Compiling apatb_lab2_z1.cpp
   Compiling lab2_z1_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_lab2_z1_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
----------Pass!------------

INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

C:\Xilinx_trn\HLS2023\lab2_z1\lab2_z1\ex_sol4\sim\verilog>set PATH= 

C:\Xilinx_trn\HLS2023\lab2_z1\lab2_z1\ex_sol4\sim\verilog>call C:/Xilinx/Vivado/2021.2/bin/xelab xil_defaultlib.apatb_lab2_z1_top glbl -Oenable_linking_all_libraries  -prj lab2_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib "ieee_proposed=./ieee_proposed" -s lab2_z1 -debug wave 
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_lab2_z1_top glbl -Oenable_linking_all_libraries -prj lab2_z1.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_13 --lib ieee_proposed=./ieee_proposed -s lab2_z1 -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol4/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol4/sim/verilog/lab2_z1.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_lab2_z1_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol4/sim/verilog/lab2_z1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol4/sim/verilog/lab2_z1_mul_9ns_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab2_z1_mul_9ns_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol4/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.lab2_z1_mul_9ns_32s_32_1_1(NUM_S...
Compiling module xil_defaultlib.lab2_z1
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_lab2_z1_top
Compiling module work.glbl
Built simulation snapshot lab2_z1

****** xsim v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/lab2_z1/xsim_script.tcl
# xsim {lab2_z1} -view {{lab2_z1_dataflow_ana.wcfg}} -tclbatch {lab2_z1.tcl} -protoinst {lab2_z1.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file lab2_z1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_lab2_z1_top/AESL_inst_lab2_z1//AESL_inst_lab2_z1_activity
Time resolution is 1 ps
open_wave_config lab2_z1_dataflow_ana.wcfg
source lab2_z1.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set return_group [add_wave_group return(axi_slave) -into $coutputgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_return -into $return_group -radix hex
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_local_deadlock -into $return_group -radix hex
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_local_block -into $return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set return_group [add_wave_group return(wire) -into $cinputgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/n -into $return_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_start -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_done -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_idle -into $blocksiggroup
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_lab2_z1_top/AESL_inst_lab2_z1/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_lab2_z1_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_lab2_z1_top/LENGTH_n -into $tb_portdepth_group -radix hex
## add_wave /apatb_lab2_z1_top/LENGTH_ap_return -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(axi_slave) -into $tbcoutputgroup]
## add_wave /apatb_lab2_z1_top/ap_return -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z1_top/ap_local_deadlock -into $tb_return_group -radix hex
## add_wave /apatb_lab2_z1_top/ap_local_block -into $tb_return_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_return_group [add_wave_group return(wire) -into $tbcinputgroup]
## add_wave /apatb_lab2_z1_top/n -into $tb_return_group -radix hex
## save_wave_config lab2_z1.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 3 [0.00%] @ "180000"
// RTL Simulation : 1 / 3 [100.00%] @ "700000"
// RTL Simulation : 2 / 3 [100.00%] @ "1300000"
// RTL Simulation : 3 / 3 [100.00%] @ "1860000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2100 ns : File "C:/Xilinx_trn/HLS2023/lab2_z1/lab2_z1/ex_sol4/sim/verilog/lab2_z1.autotb.v" Line 263
## quit
INFO: [Common 17-206] Exiting xsim at Sat Sep 30 02:52:03 2023...
INFO: [COSIM 212-316] Starting C post checking ...
----------Pass!------------

INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 13.873 seconds; current allocated memory: 0.000 MB.
[2Kvitis_hls> [11C[2Kvitis_hls> Vitis_hls -p lab2_z0[31C[2Kvitis_hls> Vitis_hls -p lab2_z[30C[2Kvitis_hls> Vitis_hls -p lab2_z1[31C
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running 'C:/Xilinx/VITIS_~1/2021.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'leova' on host 'msi' (Windows NT_amd64 version 6.2) on Sat Sep 30 02:52:52 +0300 2023
INFO: [HLS 200-10] In directory 'C:/Xilinx_trn/HLS2023/lab2_z1'
INFO: [HLS 200-10] Bringing up Vitis HLS GUI ... 
INFO: [HLS 200-112] Total CPU user time: 0 seconds. Total CPU system time: 0 seconds. Total elapsed time: 2613.88 seconds; peak allocated memory: 3.016 MB.
[2Kvitis_hls> [11C