<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab_3_2.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ripple_LED.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ripple_LED.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ripple_LED.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ripple_LED.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ripple_LED.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ripple_LED.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ripple_LED.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ripple_LED.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ripple_LED.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ripple_LED.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ripple_LED.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ripple_LED.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ripple_LED.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_LED.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ripple_LED.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ripple_LED.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ripple_LED.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ripple_LED.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ripple_LED.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ripple_LED.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ripple_LED.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ripple_LED.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ripple_LED.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ripple_LED_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ripple_LED_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ripple_LED_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ripple_LED_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ripple_LED_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_LED_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_LED_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ripple_LED_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ripple_LED_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_LED_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ripple_LED_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ripple_LED_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_LED_top_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ripple_LED_top_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ripple_LED_top_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ripple_LED_top_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ripple_LED_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ripple_LED_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1517773914" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1517773914">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774032" xil_pn:in_ck="5040237841723082234" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1517774032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ripple_LED.v"/>
      <outfile xil_pn:name="ripple_LED_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1517774035" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8654567018068258785" xil_pn:start_ts="1517774035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774035" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1767103564654338017" xil_pn:start_ts="1517774035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774035" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8682140909168605707" xil_pn:start_ts="1517774035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774035" xil_pn:in_ck="5040237841723082234" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1517774035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ripple_LED.v"/>
      <outfile xil_pn:name="ripple_LED_top.v"/>
    </transform>
    <transform xil_pn:end_ts="1517774037" xil_pn:in_ck="5040237841723082234" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-4683110283900691191" xil_pn:start_ts="1517774035">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="ripple_LED_top_beh.prj"/>
      <outfile xil_pn:name="ripple_LED_top_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1517774037" xil_pn:in_ck="6364555766360168897" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-210939366008707082" xil_pn:start_ts="1517774037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="ripple_LED_top_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1517774117" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1517774117">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774117" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3974169201106565713" xil_pn:start_ts="1517774117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774117" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8682140909168605707" xil_pn:start_ts="1517774117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774117" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1517774117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774117" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6706803215982866771" xil_pn:start_ts="1517774117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774452" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1517774452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774452" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="320620402783807935" xil_pn:start_ts="1517774452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774466" xil_pn:in_ck="5927976277076540068" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-3997248266125169690" xil_pn:start_ts="1517774452">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ripple_LED.lso"/>
      <outfile xil_pn:name="ripple_LED.ngc"/>
      <outfile xil_pn:name="ripple_LED.ngr"/>
      <outfile xil_pn:name="ripple_LED.prj"/>
      <outfile xil_pn:name="ripple_LED.stx"/>
      <outfile xil_pn:name="ripple_LED.syr"/>
      <outfile xil_pn:name="ripple_LED.xst"/>
      <outfile xil_pn:name="ripple_LED_top_beh.prj"/>
      <outfile xil_pn:name="ripple_LED_top_stx_beh.prj"/>
      <outfile xil_pn:name="ripple_LED_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1517774553" xil_pn:in_ck="-794260061990929268" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8767889017147893314" xil_pn:start_ts="1517774553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1517774560" xil_pn:in_ck="4302650758137028178" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-7601964679382460254" xil_pn:start_ts="1517774553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ripple_LED.bld"/>
      <outfile xil_pn:name="ripple_LED.ngd"/>
      <outfile xil_pn:name="ripple_LED_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1517774567" xil_pn:in_ck="-5593330755307959277" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1517774560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ripple_LED.pcf"/>
      <outfile xil_pn:name="ripple_LED_map.map"/>
      <outfile xil_pn:name="ripple_LED_map.mrp"/>
      <outfile xil_pn:name="ripple_LED_map.ncd"/>
      <outfile xil_pn:name="ripple_LED_map.ngm"/>
      <outfile xil_pn:name="ripple_LED_map.xrpt"/>
      <outfile xil_pn:name="ripple_LED_summary.xml"/>
      <outfile xil_pn:name="ripple_LED_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1517774584" xil_pn:in_ck="-1786933457717796500" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="-5563652517805085498" xil_pn:start_ts="1517774567">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ripple_LED.ncd"/>
      <outfile xil_pn:name="ripple_LED.pad"/>
      <outfile xil_pn:name="ripple_LED.par"/>
      <outfile xil_pn:name="ripple_LED.ptwx"/>
      <outfile xil_pn:name="ripple_LED.unroutes"/>
      <outfile xil_pn:name="ripple_LED.xpi"/>
      <outfile xil_pn:name="ripple_LED_pad.csv"/>
      <outfile xil_pn:name="ripple_LED_pad.txt"/>
      <outfile xil_pn:name="ripple_LED_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1517774599" xil_pn:in_ck="-794260061990936893" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1517774592">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ripple_LED.bgn"/>
      <outfile xil_pn:name="ripple_LED.bit"/>
      <outfile xil_pn:name="ripple_LED.drc"/>
      <outfile xil_pn:name="ripple_LED.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1517774584" xil_pn:in_ck="-9042600213947779953" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1517774580">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ripple_LED.twr"/>
      <outfile xil_pn:name="ripple_LED.twx"/>
    </transform>
  </transforms>

</generated_project>
