{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668115412635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668115412635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 11 02:53:32 2022 " "Processing started: Fri Nov 11 02:53:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668115412635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1668115412635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off path_planner -c path_planner --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off path_planner -c path_planner --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1668115412635 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1668115412941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1668115412941 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "final_path Final_Path path_planner.v(41) " "Verilog HDL Declaration information at path_planner.v(41): object \"final_path\" differs only in case from object \"Final_Path\" in the same scope" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1668115424096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "path_planner.v 1 1 " "Found 1 design units, including 1 entities, in source file path_planner.v" { { "Info" "ISGN_ENTITY_NAME" "1 path_planner " "Found entity 1: path_planner" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668115424096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1668115424096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "path_planner " "Elaborating entity \"path_planner\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1668115424112 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(79) " "Verilog HDL assignment warning at path_planner.v(79): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424112 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(82) " "Verilog HDL assignment warning at path_planner.v(82): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424112 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(85) " "Verilog HDL assignment warning at path_planner.v(85): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424112 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(88) " "Verilog HDL assignment warning at path_planner.v(88): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(91) " "Verilog HDL assignment warning at path_planner.v(91): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(94) " "Verilog HDL assignment warning at path_planner.v(94): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(97) " "Verilog HDL assignment warning at path_planner.v(97): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(100) " "Verilog HDL assignment warning at path_planner.v(100): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(103) " "Verilog HDL assignment warning at path_planner.v(103): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(106) " "Verilog HDL assignment warning at path_planner.v(106): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(109) " "Verilog HDL assignment warning at path_planner.v(109): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(112) " "Verilog HDL assignment warning at path_planner.v(112): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(118) " "Verilog HDL assignment warning at path_planner.v(118): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(121) " "Verilog HDL assignment warning at path_planner.v(121): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(124) " "Verilog HDL assignment warning at path_planner.v(124): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(127) " "Verilog HDL assignment warning at path_planner.v(127): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(130) " "Verilog HDL assignment warning at path_planner.v(130): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(133) " "Verilog HDL assignment warning at path_planner.v(133): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(136) " "Verilog HDL assignment warning at path_planner.v(136): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(139) " "Verilog HDL assignment warning at path_planner.v(139): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(142) " "Verilog HDL assignment warning at path_planner.v(142): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(148) " "Verilog HDL assignment warning at path_planner.v(148): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(151) " "Verilog HDL assignment warning at path_planner.v(151): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 path_planner.v(154) " "Verilog HDL assignment warning at path_planner.v(154): truncated value with size 7 to match size of target (4)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "path_of_adjacent_nodes path_planner.v(77) " "Verilog HDL warning at path_planner.v(77): initial value for variable path_of_adjacent_nodes should be constant" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 77 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1668115424127 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 path_planner.v(278) " "Verilog HDL assignment warning at path_planner.v(278): truncated value with size 32 to match size of target (5)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 278 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424143 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 path_planner.v(279) " "Verilog HDL assignment warning at path_planner.v(279): truncated value with size 32 to match size of target (11)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424143 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 5 path_planner.v(298) " "Verilog HDL assignment warning at path_planner.v(298): truncated value with size 50 to match size of target (5)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1668115424143 "|path_planner"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done path_planner.v(360) " "Verilog HDL Always Construct warning at path_planner.v(360): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 360 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1668115424143 "|path_planner"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "path_of_adjacent_nodes 0 path_planner.v(50) " "Net \"path_of_adjacent_nodes\" at path_planner.v(50) has no driver or initial value, using a default initial value '0'" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 50 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1668115424158 "|path_planner"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done path_planner.v(363) " "Inferred latch for \"done\" at path_planner.v(363)" {  } { { "path_planner.v" "" { Text "E:/E-yantra/Task 2/path_planner/path_planner.v" 363 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1668115424174 "|path_planner"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "adjacent_nodes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"adjacent_nodes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1668115424253 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "path_of_adjacent_nodes " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"path_of_adjacent_nodes\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Design Software" 0 -1 1668115424253 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/E-yantra/Task 2/path_planner/output_files/path_planner.map.smsg " "Generated suppressed messages file E:/E-yantra/Task 2/path_planner/output_files/path_planner.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1668115424409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668115424425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 11 02:53:44 2022 " "Processing ended: Fri Nov 11 02:53:44 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668115424425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668115424425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668115424425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1668115424425 ""}
