\hypertarget{struct_u_a_r_t0___mem_map}{}\doxysection{U\+A\+R\+T0\+\_\+\+Mem\+Map Struct Reference}
\label{struct_u_a_r_t0___mem_map}\index{UART0\_MemMap@{UART0\_MemMap}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_a411dcb9ed04cf79fe75d29e9636b435c}{B\+DH}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_a0cfc5d11f450bc767b9e0f8cb15cbfd1}{B\+DL}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_ad2751b249e6fcca4924bbd0f431e96e1}{C1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_ab8c8c0d1c432b1580bc02235a62266fb}{C2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_ac4cfda6527bfad520a55ddeb3d70d669}{S1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_ab34f7b8ed424a024a723effca847f5ec}{S2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_ac603121476ec4ef860596f137bc85bdd}{C3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_a9ed4a4e4a34f425d3b625106eff08700}{D}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_a84dcf3f91ccba87c62fdbf25264ee660}{M\+A1}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_a13b6861472650bfda5bd6843fde687a4}{M\+A2}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_ae1147f361a00a4029f045003d71df762}{C4}}
\item 
uint8\+\_\+t \mbox{\hyperlink{struct_u_a_r_t0___mem_map_a85d7203b42739b4a364e0f82fc17c391}{C5}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
U\+A\+R\+T0 -\/ Peripheral register structure 

\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_u_a_r_t0___mem_map_a411dcb9ed04cf79fe75d29e9636b435c}\label{struct_u_a_r_t0___mem_map_a411dcb9ed04cf79fe75d29e9636b435c}} 
\index{UART0\_MemMap@{UART0\_MemMap}!BDH@{BDH}}
\index{BDH@{BDH}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{BDH}{BDH}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::\+B\+DH}

U\+A\+RT Baud Rate Register High, offset\+: 0x0 \mbox{\Hypertarget{struct_u_a_r_t0___mem_map_a0cfc5d11f450bc767b9e0f8cb15cbfd1}\label{struct_u_a_r_t0___mem_map_a0cfc5d11f450bc767b9e0f8cb15cbfd1}} 
\index{UART0\_MemMap@{UART0\_MemMap}!BDL@{BDL}}
\index{BDL@{BDL}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{BDL}{BDL}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::\+B\+DL}

U\+A\+RT Baud Rate Register Low, offset\+: 0x1 \mbox{\Hypertarget{struct_u_a_r_t0___mem_map_ad2751b249e6fcca4924bbd0f431e96e1}\label{struct_u_a_r_t0___mem_map_ad2751b249e6fcca4924bbd0f431e96e1}} 
\index{UART0\_MemMap@{UART0\_MemMap}!C1@{C1}}
\index{C1@{C1}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{C1}{C1}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::\+C1}

U\+A\+RT Control Register 1, offset\+: 0x2 \mbox{\Hypertarget{struct_u_a_r_t0___mem_map_ab8c8c0d1c432b1580bc02235a62266fb}\label{struct_u_a_r_t0___mem_map_ab8c8c0d1c432b1580bc02235a62266fb}} 
\index{UART0\_MemMap@{UART0\_MemMap}!C2@{C2}}
\index{C2@{C2}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{C2}{C2}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::\+C2}

U\+A\+RT Control Register 2, offset\+: 0x3 \mbox{\Hypertarget{struct_u_a_r_t0___mem_map_ac603121476ec4ef860596f137bc85bdd}\label{struct_u_a_r_t0___mem_map_ac603121476ec4ef860596f137bc85bdd}} 
\index{UART0\_MemMap@{UART0\_MemMap}!C3@{C3}}
\index{C3@{C3}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{C3}{C3}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::\+C3}

U\+A\+RT Control Register 3, offset\+: 0x6 \mbox{\Hypertarget{struct_u_a_r_t0___mem_map_ae1147f361a00a4029f045003d71df762}\label{struct_u_a_r_t0___mem_map_ae1147f361a00a4029f045003d71df762}} 
\index{UART0\_MemMap@{UART0\_MemMap}!C4@{C4}}
\index{C4@{C4}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{C4}{C4}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::\+C4}

U\+A\+RT Control Register 4, offset\+: 0xA \mbox{\Hypertarget{struct_u_a_r_t0___mem_map_a85d7203b42739b4a364e0f82fc17c391}\label{struct_u_a_r_t0___mem_map_a85d7203b42739b4a364e0f82fc17c391}} 
\index{UART0\_MemMap@{UART0\_MemMap}!C5@{C5}}
\index{C5@{C5}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{C5}{C5}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::\+C5}

U\+A\+RT Control Register 5, offset\+: 0xB \mbox{\Hypertarget{struct_u_a_r_t0___mem_map_a9ed4a4e4a34f425d3b625106eff08700}\label{struct_u_a_r_t0___mem_map_a9ed4a4e4a34f425d3b625106eff08700}} 
\index{UART0\_MemMap@{UART0\_MemMap}!D@{D}}
\index{D@{D}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{D}{D}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::D}

U\+A\+RT Data Register, offset\+: 0x7 \mbox{\Hypertarget{struct_u_a_r_t0___mem_map_a84dcf3f91ccba87c62fdbf25264ee660}\label{struct_u_a_r_t0___mem_map_a84dcf3f91ccba87c62fdbf25264ee660}} 
\index{UART0\_MemMap@{UART0\_MemMap}!MA1@{MA1}}
\index{MA1@{MA1}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{MA1}{MA1}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::\+M\+A1}

U\+A\+RT Match Address Registers 1, offset\+: 0x8 \mbox{\Hypertarget{struct_u_a_r_t0___mem_map_a13b6861472650bfda5bd6843fde687a4}\label{struct_u_a_r_t0___mem_map_a13b6861472650bfda5bd6843fde687a4}} 
\index{UART0\_MemMap@{UART0\_MemMap}!MA2@{MA2}}
\index{MA2@{MA2}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{MA2}{MA2}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::\+M\+A2}

U\+A\+RT Match Address Registers 2, offset\+: 0x9 \mbox{\Hypertarget{struct_u_a_r_t0___mem_map_ac4cfda6527bfad520a55ddeb3d70d669}\label{struct_u_a_r_t0___mem_map_ac4cfda6527bfad520a55ddeb3d70d669}} 
\index{UART0\_MemMap@{UART0\_MemMap}!S1@{S1}}
\index{S1@{S1}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{S1}{S1}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::\+S1}

U\+A\+RT Status Register 1, offset\+: 0x4 \mbox{\Hypertarget{struct_u_a_r_t0___mem_map_ab34f7b8ed424a024a723effca847f5ec}\label{struct_u_a_r_t0___mem_map_ab34f7b8ed424a024a723effca847f5ec}} 
\index{UART0\_MemMap@{UART0\_MemMap}!S2@{S2}}
\index{S2@{S2}!UART0\_MemMap@{UART0\_MemMap}}
\doxysubsubsection{\texorpdfstring{S2}{S2}}
{\footnotesize\ttfamily uint8\+\_\+t U\+A\+R\+T0\+\_\+\+Mem\+Map\+::\+S2}

U\+A\+RT Status Register 2, offset\+: 0x5 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Michael/\+Documents/\+Git\+Hub/\+M\+C\+U\+X\+\_\+workspace/\+M\+C\+U\+X\+\_\+\+P\+E\+\_\+\+K\+L25\+Z\+\_\+\+F\+R\+T\+O\+S\+\_\+\+Shieldw\+Fat\+F\+S/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\mbox{\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}}\end{DoxyCompactItemize}
