Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Dec 21 20:45:59 2023
| Host         : Alaina running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file auto_play_control_sets_placed.rpt
| Design       : auto_play
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |           11 |
| No           | No                    | Yes                    |              49 |           19 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              88 |           34 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+----------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+----------------+----------------------+----------------------+------------------+----------------+
|  cl1/CLK       | s1/cnt[5]_i_1__3_n_0 | s1/cnt_n_0           |                2 |              6 |
|  clk_IBUF_BUFG |                      |                      |               11 |             14 |
|  clk_IBUF_BUFG | d4/state[0]          | cl1/div_cnt_reg[0]_0 |                9 |             22 |
|  clk_IBUF_BUFG | d1/state[0]          | cl1/div_cnt_reg[0]_0 |                7 |             22 |
|  clk_IBUF_BUFG | d2/state[0]          | cl1/div_cnt_reg[0]_0 |               10 |             22 |
|  clk_IBUF_BUFG | d3/state[0]          | cl1/div_cnt_reg[0]_0 |                8 |             22 |
|  clk_IBUF_BUFG |                      | cl1/div_cnt_reg[0]_0 |               19 |             49 |
+----------------+----------------------+----------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 6      |                     1 |
| 14     |                     1 |
| 16+    |                     5 |
+--------+-----------------------+


