
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000180                       # Number of seconds simulated
sim_ticks                                   180353500                       # Number of ticks simulated
final_tick                                  180353500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 211316                       # Simulator instruction rate (inst/s)
host_op_rate                                   381443                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             6669417956                       # Simulator tick rate (ticks/s)
host_mem_usage                                 663408                       # Number of bytes of host memory used
host_seconds                                     0.03                       # Real time elapsed on the host
sim_insts                                        5712                       # Number of instructions simulated
sim_ops                                         10313                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           14656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data            8640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              23296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        14656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         14656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        16832                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           16832                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              229                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 364                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           263                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                263                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           81262631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           47905918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             129168550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      81262631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         81262631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        93327826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93327826                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        93327826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          81262631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          47905918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            222496375                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                        1084                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                         941                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             7                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                        7284                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            31                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       180353500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           360707                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                        5712                       # Number of instructions committed
system.cpu.committedOps                         10313                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                 10204                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                         221                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts          986                       # number of instructions that are conditional controls
system.cpu.num_int_insts                        10204                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads               19293                       # number of times the integer registers were read
system.cpu.num_int_register_writes               7976                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads                 7020                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                3825                       # number of times the CC registers were written
system.cpu.num_mem_refs                          2025                       # number of memory refs
system.cpu.num_load_insts                        1084                       # Number of load instructions
system.cpu.num_store_insts                        941                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                     360707                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                              1306                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     1      0.01%      0.01% # Class of executed instruction
system.cpu.op_class::IntAlu                      8274     80.23%     80.24% # Class of executed instruction
system.cpu.op_class::IntMult                        6      0.06%     80.30% # Class of executed instruction
system.cpu.op_class::IntDiv                         7      0.07%     80.36% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     80.36% # Class of executed instruction
system.cpu.op_class::MemRead                     1084     10.51%     90.88% # Class of executed instruction
system.cpu.op_class::MemWrite                     941      9.12%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                      10313                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            81.588170                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2025                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               135                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                    15                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            749500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    81.588170                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.079676                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.079676                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          135                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.131836                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              4185                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             4185                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data         1028                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1028                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          397                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            397                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data          1425                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             1425                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         1425                       # number of overall hits
system.cpu.dcache.overall_hits::total            1425                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data           56                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            56                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          544                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          544                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          600                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            600                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          600                       # number of overall misses
system.cpu.dcache.overall_misses::total           600                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     17023500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     17023500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     80887000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     80887000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     97910500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     97910500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     97910500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     97910500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1084                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data          941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          941                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         2025                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         2025                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         2025                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         2025                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.051661                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051661                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.578108                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.578108                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.296296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.296296                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.296296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.296296                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 303991.071429                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 303991.071429                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 148689.338235                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 148689.338235                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 163184.166667                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 163184.166667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 163184.166667                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 163184.166667                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           56                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          544                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          544                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          600                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          600                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          600                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     16967500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     16967500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     80343000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     80343000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     97310500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     97310500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     97310500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     97310500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.051661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.051661                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.578108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.578108                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.296296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.296296                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.296296                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.296296                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 302991.071429                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 302991.071429                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 147689.338235                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 147689.338235                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 162184.166667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 162184.166667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 162184.166667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 162184.166667                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           100.046321                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7284                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               230                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             31.669565                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            429500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   100.046321                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.195403                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.195403                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.423828                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             14798                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            14798                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst         7054                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            7054                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          7054                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             7054                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         7054                       # number of overall hits
system.cpu.icache.overall_hits::total            7054                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          230                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           230                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          230                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            230                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          230                       # number of overall misses
system.cpu.icache.overall_misses::total           230                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     73965000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     73965000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     73965000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     73965000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     73965000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     73965000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         7284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7284                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         7284                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7284                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         7284                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7284                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.031576                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.031576                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.031576                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.031576                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.031576                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.031576                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 321586.956522                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 321586.956522                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 321586.956522                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 321586.956522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 321586.956522                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 321586.956522                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           13                       # number of writebacks
system.cpu.icache.writebacks::total                13                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          230                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          230                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          230                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          230                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          230                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     73735000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     73735000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     73735000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     73735000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     73735000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     73735000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.031576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.031576                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.031576                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.031576                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.031576                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.031576                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 320586.956522                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 320586.956522                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 320586.956522                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 320586.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 320586.956522                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 320586.956522                       # average overall mshr miss latency
system.cpu.icache.replacements                     13                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   186.651910                       # Cycle average of tags in use
system.l2.tags.total_refs                        1414                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       364                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.884615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    419000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        105.055880                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data         81.596030                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.003206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.002490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.005696                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           364                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          168                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.011108                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11676                       # Number of tag accesses
system.l2.tags.data_accesses                    11676                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackClean_hits::writebacks           13                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               13                       # number of WritebackClean hits
system.l2.WriteClean_hits::writebacks             571                       # number of WriteClean hits
system.l2.WriteClean_hits::total                  571                       # number of WriteClean hits
system.l2.UpgradeReq_hits::cpu.data               262                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  262                       # number of UpgradeReq hits
system.l2.ReadCleanReq_hits::cpu.inst               1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.demand_hits::cpu.inst                     1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                    1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data             203                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                203                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data               79                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  79                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              229                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data           56                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              56                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 229                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 135                       # number of demand (read+write) misses
system.l2.demand_misses::total                    364                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                229                       # number of overall misses
system.l2.overall_misses::cpu.data                135                       # number of overall misses
system.l2.overall_misses::total                   364                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data     25358000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     25358000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     51414000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      51414000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     73371500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     73371500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     16883500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     16883500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      73371500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      68297500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        141669000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     73371500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     68297500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       141669000                       # number of overall miss cycles
system.l2.WritebackClean_accesses::writebacks           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           13                       # number of WritebackClean accesses(hits+misses)
system.l2.WriteClean_accesses::writebacks          571                       # number of WriteClean accesses(hits+misses)
system.l2.WriteClean_accesses::total              571                       # number of WriteClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           465                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              465                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                79                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            230                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            56                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               230                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               135                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  365                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              230                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              135                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 365                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.436559                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.436559                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data             1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.995652                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.995652                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.995652                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.997260                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.995652                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.997260                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data 124916.256158                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 124916.256158                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 650810.126582                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 650810.126582                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 320399.563319                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 320399.563319                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 301491.071429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 301491.071429                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 320399.563319                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 505907.407407                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 389200.549451                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 320399.563319                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 505907.407407                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 389200.549451                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.UpgradeReq_mshr_misses::cpu.data          203                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           203                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           79                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             79                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          229                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data           56                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           56                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            229                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               364                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           229                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              364                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data     23328000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     23328000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     50624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     50624000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     71081500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71081500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     16323500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     16323500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     71081500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     66947500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    138029000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     71081500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     66947500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    138029000                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.436559                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.436559                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.995652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.995652                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.995652                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.997260                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.995652                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.997260                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 114916.256158                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 114916.256158                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 640810.126582                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 640810.126582                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 310399.563319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 310399.563319                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 291491.071429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 291491.071429                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 310399.563319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 495907.407407                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 379200.549451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 310399.563319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 495907.407407                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 379200.549451                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests           567                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          203                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                285                       # Transaction distribution
system.membus.trans_dist::WriteClean              263                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              203                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           285                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         1194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1194                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        40128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total        40128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   40128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               567                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     567    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 567                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2017000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1831000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests          843                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests          479                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            263                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          262                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    180353500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           13                       # Transaction distribution
system.tol2bus.trans_dist::WriteClean             834                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             465                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            465                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              79                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           230                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           56                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         1771                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  2244                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        15552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        45184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                  60736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             263                       # Total snoops (count)
system.tol2bus.snoopTraffic                     16832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1093                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.242452                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430893                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    829     75.85%     75.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    263     24.06%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1093                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            1291000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            345000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            435000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
