// SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
/*
 * Device Tree Source for the RZ/V2L Solidrun SOM
 *
 * Copyright (C) 2023 SolidRun Ltd.
 */

/dts-v1/;
/* RZ/V2L R9A07G054L2 SoC */
#include "r9a07g054l2.dtsi"

#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/net/mxl-8611x.h>
#include <dt-bindings/pinctrl/rzg2l-pinctrl.h>

/ {
	aliases {
		serial0 = &scif0;
		serial1 = &scif1;
		serial2 = &scif2;
		serial3 = &scif3;
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c3 = &i2c3;
		mmc0 = &sdhi0;
		mmc1 = &sdhi1;
		ethernet0 = &eth0;
		ethernet1 = &eth1;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	memory@48000000 {
		device_type = "memory";
		/* first 128MB is reserved for secure area. */
		reg = <0x0 0x48000000 0x0 0x78000000>; /*2GB*/
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

                multimedia_cma: linux,multimedia {
                        compatible = "shared-dma-pool";
                        reusable;
                        size = <0x0 0x10000000>;
                };

                mmp_reserved: linux,mmp {
                        compatible = "shared-dma-pool";
                        reusable;
                        size = <0x0 0x8000000>;
                };

		/* device specific region for contiguous allocations */
		drp_reserved: DRP-AI {
				reusable;
				reg = <0x0 0x80000000 0x0 0x05000000>;
		};

		image_buf0: image_buf@0 {
				compatible = "shared-dma-pool";
				reusable;
				reg = <0x0 0xB0000000 0x0 0x04000000>;
				label = "image_buf0";
		};

		isp_work0: SIMPLE_ISP {
				reusable;
				reg = <0x0 0xB4000000 0x0 0x03000000>;
		};
	};

	mmngr {
		compatible = "renesas,mmngr";
		memory-region = <&mmp_reserved>;
	};

	mmngrbuf {
		compatible = "renesas,mmngrbuf";
	};

	vspm_if {
		compatible = "renesas,vspm_if";
	};

	reg_1p8v: regulator0 {
		compatible = "regulator-fixed";
		regulator-name = "fixed-1.8V";
		regulator-min-microvolt = <1800000>;
		regulator-max-microvolt = <1800000>;
		regulator-boot-on;
		regulator-always-on;
	};

	reg_3p3v: regulator1 {
		compatible = "regulator-fixed";
		regulator-name = "fixed-3.3V";
		regulator-min-microvolt = <3300000>;
		regulator-max-microvolt = <3300000>;
		regulator-boot-on;
		regulator-always-on;
	};

	reg_1p1v: regulator-vdd-core {
  		compatible = "regulator-fixed";
  		regulator-name = "fixed-1.1V";
  		regulator-min-microvolt = <1100000>;
  		regulator-max-microvolt = <1100000>;
  		regulator-boot-on;
  		regulator-always-on;
  	};

        sdio_pwrseq: sdio-pwrseq {
                compatible = "mmc-pwrseq-simple";
                reset-gpios = <&pinctrl RZG2L_GPIO(23, 1) GPIO_ACTIVE_LOW>;
        };
};

&eth0 {
	pinctrl-0 = <&eth0_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy0>;
	phy-mode = "rgmii-id";
	status = "disabled";
	renesas,no-ether-link;

	phy0: ethernet-phy@0 {
		reg = <0>;
                mxl-8611x,led0_cfg = <(
                        MXL8611X_LEDX_CFG_LINK_UP_TX_ACT_ON |
                        MXL8611X_LEDX_CFG_LINK_UP_RX_ACT_ON |
                        MXL8611X_LEDX_CFG_LINK_UP_1GB_ON |
                        MXL8611X_LEDX_CFG_LINK_UP_100MB_ON |
                        MXL8611X_LEDX_CFG_LINK_UP_10MB_ON
                )>;
                mxl-8611x,rx-internal-delay-ps = <0>;
                mxl-8611x,tx-internal-delay-ps-100m = <2250>;
                mxl-8611x,tx-internal-delay-ps-1g = <300>;
	};
};

&eth1 {
	pinctrl-0 = <&eth1_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy1>;
	phy-mode = "rgmii-id";
	status = "disabled";
	renesas,no-ether-link;

	phy1: ethernet-phy@0 {
		reg = <0>;
                mxl-8611x,led0_cfg = <(
                        MXL8611X_LEDX_CFG_LINK_UP_TX_ACT_ON |
                        MXL8611X_LEDX_CFG_LINK_UP_RX_ACT_ON |
                        MXL8611X_LEDX_CFG_LINK_UP_1GB_ON |
                        MXL8611X_LEDX_CFG_LINK_UP_100MB_ON |
                        MXL8611X_LEDX_CFG_LINK_UP_10MB_ON
                )>;
                mxl-8611x,rx-internal-delay-ps = <0>;
                mxl-8611x,tx-internal-delay-ps-100m = <2250>;
                mxl-8611x,tx-internal-delay-ps-1g = <300>;
	};
};

&extal_clk {
	clock-frequency = <24000000>;
};

&gpu {
	mali-supply = <&reg_1p1v>;
};

&i2c1 {
	pinctrl-0 = <&i2c1_pins>;
	pinctrl-names = "default";
	status = "okay";

	/* EEPROM CAT24AA01TDI-GT3 1-kb (128 B x 8)  */
	eeprom: eeprom@50 {
		compatible = "atmel,24c02";
		reg = <0x50>;
		pagesize = <16>;
	};
};

&i2c3 {
	pinctrl-0 = <&i2c3_pins>;
	pinctrl-names = "default";
	clock-frequency = <400000>;

	status = "okay";

	pmic: raa215300@12 {
		compatible = "renesas,raa215300";
		reg = <0x12>;
		rtc-enable;
		mpio2-32k-enable;
	};
};

&mtu3 {
	status = "okay";
};

&ostm1 {
	status = "okay";
};

&ostm2 {
	status = "okay";
};

&phyrst {
	status = "okay";
};

&pinctrl {
	eth0_pins: eth0 {
	pinmux = <RZG2L_PORT_PINMUX(28, 1, 1)>, /* ET0_LINKSTA */
			<RZG2L_PORT_PINMUX(27, 1, 1)>, /* ET0_MDC */
			<RZG2L_PORT_PINMUX(28, 0, 1)>, /* ET0_MDIO */
			<RZG2L_PORT_PINMUX(20, 0, 1)>, /* ET0_TXC */
			<RZG2L_PORT_PINMUX(20, 1, 1)>, /* ET0_TX_CTL */
			<RZG2L_PORT_PINMUX(20, 2, 1)>, /* ET0_TXD0 */
			<RZG2L_PORT_PINMUX(21, 0, 1)>, /* ET0_TXD1 */
			<RZG2L_PORT_PINMUX(21, 1, 1)>, /* ET0_TXD2 */
			<RZG2L_PORT_PINMUX(22, 0, 1)>, /* ET0_TXD3 */
			<RZG2L_PORT_PINMUX(24, 0, 1)>, /* ET0_RXC */
			<RZG2L_PORT_PINMUX(24, 1, 1)>, /* ET0_RX_CTL */
			<RZG2L_PORT_PINMUX(25, 0, 1)>, /* ET0_RXD0 */
			<RZG2L_PORT_PINMUX(25, 1, 1)>, /* ET0_RXD1 */
			<RZG2L_PORT_PINMUX(26, 0, 1)>, /* ET0_RXD2 */
			<RZG2L_PORT_PINMUX(26, 1, 1)>; /* ET0_RXD3 */
	};

	eth1_pins: eth1 {
		pinmux = <RZG2L_PORT_PINMUX(37, 2, 1)>, /* ET1_LINKSTA */
			<RZG2L_PORT_PINMUX(37, 0, 1)>, /* ET1_MDC */
			<RZG2L_PORT_PINMUX(37, 1, 1)>, /* ET1_MDIO */
			<RZG2L_PORT_PINMUX(29, 0, 1)>, /* ET1_TXC */
			<RZG2L_PORT_PINMUX(29, 1, 1)>, /* ET1_TX_CTL */
			<RZG2L_PORT_PINMUX(30, 0, 1)>, /* ET1_TXD0 */
			<RZG2L_PORT_PINMUX(30, 1, 1)>, /* ET1_TXD1 */
			<RZG2L_PORT_PINMUX(31, 0, 1)>, /* ET1_TXD2 */
			<RZG2L_PORT_PINMUX(31, 1, 1)>, /* ET1_TXD3 */
			<RZG2L_PORT_PINMUX(33, 1, 1)>, /* ET1_RXC */
			<RZG2L_PORT_PINMUX(34, 0, 1)>, /* ET1_RX_CTL */
			<RZG2L_PORT_PINMUX(34, 1, 1)>, /* ET1_RXD0 */
			<RZG2L_PORT_PINMUX(35, 0, 1)>, /* ET1_RXD1 */
			<RZG2L_PORT_PINMUX(35, 1, 1)>, /* ET1_RXD2 */
			<RZG2L_PORT_PINMUX(36, 0, 1)>; /* ET1_RXD3 */
	};

	qspi0_pins: qspi0 {
		qspi0-data {
			pins = "QSPI0_IO0", "QSPI0_IO1", "QSPI0_IO2", "QSPI0_IO3";
			power-source = <1800>;
		};

		qspi0-ctrl {
			pins = "QSPI0_SPCLK", "QSPI0_SSL", "QSPI_RESET#";
			power-source = <1800>;
		};
	};

	/*
	 * The switch logic can be used to select the device between
	 * eMMC and microSD, after setting GPIO_SD0_DEV_SEL to high in DT.
	 */

	/*
	 * TODO: implement device-selection for SolidRun SoM / Carrier
	 *
	 */

#if SW_SD0_DEV_SEL
/* eMMC */	
	/* P22_1 - SD0_DEV_SEL (High: [eMMC]; Low: [uSD]) */
	gpio-sd0-dev-sel-hog {
		gpio-hog;
		gpios = <RZG2L_GPIO(22, 1) GPIO_ACTIVE_HIGH>;
		output-high;
		line-name = "gpio_sd0_dev_sel";
	};	

	/* P39_0 - LDO_SEL1 (High: 3.3v [uSD]; Low: 1.8v [eMMC]) */
	gpio-sd0-vdd-18v-hog {
		gpio-hog;
		gpios = <RZG2L_GPIO(39, 0) GPIO_ACTIVE_LOW>;
		output-high;
		line-name = "gpio_sd0_vdd_1.8v";
		status = "okay";
	};

#endif

	sdhi0_emmc_pins: sd0emmc {
		sd0_emmc_data {
			pins = "SD0_DATA0", "SD0_DATA1", "SD0_DATA2", "SD0_DATA3",
				   "SD0_DATA4", "SD0_DATA5", "SD0_DATA6", "SD0_DATA7";
			power-source = <1800>;
		};

		sd0_emmc_ctrl {
			pins = "SD0_CLK", "SD0_CMD";
			power-source = <1800>;
		};

		sd0_emmc_rst {
			pins = "SD0_RST#";
			power-source = <1800>;
		};
	};

	sdhi0_pins: sd0 {
		sd0_data {
			pins = "SD0_DATA0", "SD0_DATA1", "SD0_DATA2", "SD0_DATA3";
			power-source = <3300>;
		};

		sd0_ctrl {
			pins = "SD0_CLK", "SD0_CMD";
			power-source = <3300>;
		};

		sd0_mux {
			pinmux = <RZG2L_PORT_PINMUX(47, 0, 2)>; /* SD0_CD */
		};
	};

	sdhi0_pins_uhs: sd0_uhs {
		sd0_data_uhs {
			pins = "SD0_DATA0", "SD0_DATA1", "SD0_DATA2", "SD0_DATA3";
			power-source = <1800>;
		};

		sd0_ctrl_uhs {
			pins = "SD0_CLK", "SD0_CMD";
			power-source = <1800>;
		};

		sd0_mux_uhs {
			pinmux = <RZG2L_PORT_PINMUX(47, 0, 2)>; /* SD0_CD */
		};
	};
};

&sbc {
	pinctrl-0 = <&qspi0_pins>;
	pinctrl-names = "default";
	status = "disabled";
};

&scif0 {
	pinctrl-0 = <&scif0_pins>;
	pinctrl-names = "default";
	status = "okay";
};

&scif2 {
	pinctrl-0 = <&scif2_pins>;
	pinctrl-names = "default";
	uart-has-rtscts;
	status = "okay";

	bluetooth {
		compatible = "brcm,bcm4330-bt";
		shutdown-gpios = <&pinctrl RZG2L_GPIO(23, 0) GPIO_ACTIVE_HIGH>;
	};
};

#if (!SW_SD0_DEV_SEL)
/* uSD */
&sdhi0 {
	pinctrl-0 = <&sdhi0_pins>;
	pinctrl-1 = <&sdhi0_pins_uhs>;
	pinctrl-names = "default", "state_uhs";

	vmmc-supply = <&reg_3p3v>;
	vqmmc-supply = <&reg_1p8v>;
	sd-uhs-sdr50;
	sd-uhs-sdr104;
	bus-width = <4>;
	max-frequency = <50000000>; /* 50MiB */
	status = "disabled";
};
#endif

#if SW_SD0_DEV_SEL
/* eMMC */
&sdhi0 {
	pinctrl-0 = <&sdhi0_emmc_pins>;
	pinctrl-1 = <&sdhi0_emmc_pins>;
	pinctrl-names = "default", "state_uhs";

	vmmc-supply = <&reg_3p3v>;
	vqmmc-supply = <&reg_1p8v>;
	bus-width = <8>;
	mmc-hs200-1_8v;
	non-removable;
	fixed-emmc-driver-type = <1>;
	status = "okay";
};
#endif

/* WiFi - CYW43439 */
&sdhi1 {
	#address-cells = <1>;
	#size-cells = <0>;
	pinctrl-0 = <&sdhi1_pins>;
	pinctrl-1 = <&sdhi1_pins_uhs>;
	pinctrl-names = "default", "state_uhs";
	status = "okay";

	non-removable;
	vmmc-supply = <&reg_3p3v>;
	mmc-pwrseq = <&sdio_pwrseq>;
	bus-width = <4>;
	max-frequency = <50000000>;
	fsl,delay-line = <12>;
	keep-power-in-suspend;

	brcmf: wifi@1 {
		reg = <1>;
		compatible = "brcm,bcm4329-fmac";
	};
};

&wdt0 {
	status = "okay";
	timeout-sec = <60>;
};

&wdt1 {
	status = "okay";
	timeout-sec = <60>;
};

&wdt2 {
	status = "okay";
	timeout-sec = <60>;
};
