#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Dec  1 09:17:37 2025
# Process ID: 33212
# Current directory: D:/ZynqProject/SDK/axi_gpio
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11628 D:\ZynqProject\SDK\axi_gpio\axi_gpio.xpr
# Log file: D:/ZynqProject/SDK/axi_gpio/vivado.log
# Journal file: D:/ZynqProject/SDK/axi_gpio\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ZynqProject/SDK/axi_gpio/axi_gpio.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd}
set_property -dict [list CONFIG.C_GPIO_WIDTH {1} CONFIG.C_ALL_INPUTS {0} CONFIG.C_INTERRUPT_PRESENT {1} CONFIG.C_ALL_OUTPUTS {0}] [get_bd_cells axi_gpio_0]
set_property location {1 112 -124} [get_bd_cells axi_gpio_0]
set_property location {1 107 -149} [get_bd_cells axi_gpio_0]
set_property location {1 35 -130} [get_bd_cells axi_gpio_0]
set_property location {1 40 -119} [get_bd_cells axi_gpio_0]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
endgroup
regenerate_bd_layout
startgroup
set_property -dict [list CONFIG.PCW_USE_FABRIC_INTERRUPT {1} CONFIG.PCW_IRQ_F2P_INTR {1}] [get_bd_cells processing_system7_0]
endgroup
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins processing_system7_0/IRQ_F2P]
regenerate_bd_layout
set_property name AXI_GPIO_KEY [get_bd_intf_ports gpio_rtl_0]
validate_bd_design
generate_target all [get_files  D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd]
catch { config_ip_cache -export [get_ips -all axi_gpio_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all axi_gpio_axi_gpio_0_0] }
catch { config_ip_cache -export [get_ips -all axi_gpio_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all axi_gpio_rst_ps7_0_50M_0] }
export_ip_user_files -of_objects [get_files D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd]
launch_runs -jobs 8 {axi_gpio_processing_system7_0_0_synth_1 axi_gpio_axi_gpio_0_0_synth_1 axi_gpio_auto_pc_0_synth_1 axi_gpio_rst_ps7_0_50M_0_synth_1}
export_simulation -of_objects [get_files D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd] -directory D:/ZynqProject/SDK/axi_gpio/axi_gpio.ip_user_files/sim_scripts -ip_user_files_dir D:/ZynqProject/SDK/axi_gpio/axi_gpio.ip_user_files -ipstatic_source_dir D:/ZynqProject/SDK/axi_gpio/axi_gpio.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/ZynqProject/SDK/axi_gpio/axi_gpio.cache/compile_simlib/modelsim} {questa=D:/ZynqProject/SDK/axi_gpio/axi_gpio.cache/compile_simlib/questa} {riviera=D:/ZynqProject/SDK/axi_gpio/axi_gpio.cache/compile_simlib/riviera} {activehdl=D:/ZynqProject/SDK/axi_gpio/axi_gpio.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd] -top
add_files -norecurse D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/hdl/axi_gpio_wrapper.v
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/sources_1/bd/axi_gpio/axi_gpio.bd]
synth_design -rtl -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list {AXI_GPIO_KEY_tri_io[0]}]]
place_ports {AXI_GPIO_KEY_tri_io[0]} V5
file mkdir D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/constrs_1/new
close [ open D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/constrs_1/new/AXIGPIO.xdc w ]
add_files -fileset constrs_1 D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/constrs_1/new/AXIGPIO.xdc
set_property target_constrs_file D:/ZynqProject/SDK/axi_gpio/axi_gpio.srcs/constrs_1/new/AXIGPIO.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
file mkdir D:/ZynqProject/SDK/axi_gpio/axi_gpio.sdk
file copy -force D:/ZynqProject/SDK/axi_gpio/axi_gpio.runs/impl_1/axi_gpio_wrapper.sysdef D:/ZynqProject/SDK/axi_gpio/axi_gpio.sdk/axi_gpio_wrapper.hdf

launch_sdk -workspace D:/ZynqProject/SDK/axi_gpio/axi_gpio.sdk -hwspec D:/ZynqProject/SDK/axi_gpio/axi_gpio.sdk/axi_gpio_wrapper.hdf
