# Design: Design hierarquia already active.
# 
# DESIGN: Default Design Language: VHDL
# DESIGN: Default BDE Language: VHDL
# DESIGN: Flow Manager: Not Defined
acom -reorder -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Top-level unit(s) detected:
# Entity => Ram
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.1 [s].
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde
# DRC: Checking file 'C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde'.
# DRC: Warning: toplevel.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\toplevel.vhd from C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde ...
# Generation successful
# DRC: Checking file 'C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\Fub1.bde'.
# DRC: Warning: Fub1.bde - 0 error(s), 6 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\Fub1.vhd from C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\Fub1.bde ...
# Conversion functions added: 2
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: ELAB1_0026: toplevel.bde(toplevel.vhd) : (42, 0): There is no default binding for component "Fub1". (No entity named "Fub1" was found).
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde
# DRC: Checking file 'C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde'.
# DRC: Warning: toplevel.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\toplevel.vhd from C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: ELAB1_0026: toplevel.bde(toplevel.vhd) : (47, 0): There is no default binding for component "Fub2". (No entity named "Fub2" was found).
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# Compile success 0 Errors 1 Warnings  Analysis time :  1.0 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# DRC: Checking file 'C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde'.
# DRC: Warning: toplevel.bde - 0 error(s), 2 warning(s)
# DRC: DRC process completed in 1 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\toplevel.vhd from C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Error: COMP96_0077: toplevel.bde(toplevel.vhd) : (61, 25): Undefined type of expression. Expected type 'STD_ULOGIC'.
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# DRC: Checking file 'C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde'.
# DRC: Warning: toplevel.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\toplevel.vhd from C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: ELAB1_0026: toplevel.bde(toplevel.vhd) : (68, 0): There is no default binding for component "Fub1". (Port "r" is not on the entity).
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 1 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: ELAB1_0026: toplevel.bde(toplevel.vhd) : (68, 0): There is no default binding for component "Fub1". (Port "r" is not on the entity).
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Error: COMP96_0019: BancadaDeTeste.vhd : (66, 14): Keyword 'end' expected.
# Error: COMP96_0016: BancadaDeTeste.vhd : (68, 1): Design unit declaration expected.
# Compile failure 2 Errors 1 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: ELAB1_0026: toplevel.bde(toplevel.vhd) : (68, 0): There is no default binding for component "Fub1". (Port "r" is not on the entity).
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Error: COMP96_0122: BancadaDeTeste.vhd : (59, 1): Symbol "clock" has already been declared in this scope.
# Error: COMP96_0078: BancadaDeTeste.vhd : (64, 4): Unknown identifier "C".
# Error: COMP96_0133: BancadaDeTeste.vhd : (64, 4): Cannot find object declaration.
# Compile failure 3 Errors 1 Warnings  Analysis time :  63.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# DRC: Checking file 'C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde'.
# DRC: Warning: toplevel.bde - 0 error(s), 1 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\toplevel.vhd from C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Error: COMP96_0122: BancadaDeTeste.vhd : (59, 1): Symbol "clock" has already been declared in this scope.
# Error: COMP96_0078: BancadaDeTeste.vhd : (64, 4): Unknown identifier "C".
# Error: COMP96_0133: BancadaDeTeste.vhd : (64, 4): Cannot find object declaration.
# Compile failure 3 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Error: COMP96_0122: BancadaDeTeste.vhd : (59, 1): Symbol "clock" has already been declared in this scope.
# Compile failure 1 Errors 0 Warnings  Analysis time :  62.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 0 Warnings  Analysis time :  78.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Warning: ELBREAD_0081 Fub1.vhd (97): Design unit cacheI instantiated in hierarquia.Fub1(Fub1) not found in searched libraries: hierarquia.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 Fub1.vhd (97): Component /toplevel/U1/U1 : cacheI not bound.
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (107): Length of actual parameter (32) does not match the length of formal parameter "ender" (16) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U2
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Ram Ram Ram
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 54338 kB (elbread=1280 elab2=52919 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  8:14 PM, Monday, July 1, 2019
#  Simulation has been initialized
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# RUNTIME: Fatal Error: RUNTIME_0047 ram.vhd (92): Index 32 out of range (48 to 70).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
run @100ns
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# Error: COMP96_0019: cacheI.vhd : (28, 2): Keyword 'end' expected.
# Error: COMP96_0016: cacheI.vhd : (28, 9): Design unit declaration expected.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile failure 2 Errors 0 Warnings  Analysis time :  78.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 0 Warnings  Analysis time :  94.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Ram Ram Ram
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 54338 kB (elbread=1280 elab2=52919 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  8:18 PM, Monday, July 1, 2019
#  Simulation has been initialized
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# RUNTIME: Fatal Error: RUNTIME_0047 ram.vhd (92): Index 32 out of range (48 to 70).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run @100ns
run @100ns
run
# KERNEL: Error: KERNEL_0327 Cannot change generic/parameter value. Try to use the "-dbg" argument of the "acom/alog" command.
run
run
run
run
run
run
run
run
run
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Ram Ram Ram
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.4 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 54337 kB (elbread=1280 elab2=52919 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  8:40 PM, Monday, July 1, 2019
#  Simulation has been initialized
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# RUNTIME: Fatal Error: RUNTIME_0047 ram.vhd (92): Index 32 out of range (48 to 70).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
run
run
run
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  31.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Ram Ram Ram
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 8257 kB (elbread=1280 elab2=6838 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  8:41 PM, Monday, July 1, 2019
#  Simulation has been initialized
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# RUNTIME: Fatal Error: RUNTIME_0047 ram.vhd (92): Index 32 out of range (48 to 70).
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Stopped at time 0 ps + 0.
# VSIM: Error: Fatal error occurred during simulation.
run
run
run
run
run
run
run
run
run
run
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  62.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Ram Ram Ram
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6217 kB (elbread=1280 elab2=4799 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  8:44 PM, Monday, July 1, 2019
#  Simulation has been initialized
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Error: COMP96_0303: ram.vhd : (129, 9): Each choice in a case statement can be represented only once.
# Compile failure 1 Errors 0 Warnings  Analysis time :  32.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ram' of entity `hierarquia.ram' is not up-to-date. Please recompile file `C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia/src/ram.vhd'.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Error: COMP96_0303: ram.vhd : (129, 9): Each choice in a case statement can be represented only once.
# Compile failure 1 Errors 0 Warnings  Analysis time :  16.0 [ms]
# ULM: Warning: ULM_0021 Architecture `ram' of entity `hierarquia.ram' is not up-to-date. Please recompile file `C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia/src/ram.vhd'.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+Ram Ram Ram
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6217 kB (elbread=1280 elab2=4799 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  8:49 PM, Monday, July 1, 2019
#  Simulation has been initialized
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Error: COMP96_0077: ram.vhd : (133, 15): Undefined type of expression. Expected type 'STD_ULOGIC'.
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile failure 1 Errors 0 Warnings  Analysis time :  0.1 [s]
asim -O5 +access +r +m+Ram Ram Ram
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6217 kB (elbread=1280 elab2=4799 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  8:51 PM, Monday, July 1, 2019
#  Simulation has been initialized
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6218 kB (elbread=1280 elab2=4799 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  8:51 PM, Monday, July 1, 2019
#  Simulation has been initialized
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6217 kB (elbread=1280 elab2=4799 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  8:52 PM, Monday, July 1, 2019
#  Simulation has been initialized
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/ram.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# Compile success 0 Errors 0 Warnings  Analysis time :  46.0 [ms]
restart
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6218 kB (elbread=1280 elab2=4799 kernel=138 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  8:53 PM, Monday, July 1, 2019
#  Simulation has been initialized
run
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: ERROR  : TextIO internal error: Could not read type "STRING" from line.
# KERNEL: Time: 0 ps,  Iteration: 0,  Instance: /Ram,  Process: Carga_Inicial_e_Ram_Memoria.
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (97): Length of actual parameter (32) does not match the length of formal parameter "endereco_in" (14) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+BancadaDeTeste BancadaDeTeste BancadaDeTeste
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6172 kB (elbread=1280 elab2=4754 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  8:55 PM, Monday, July 1, 2019
#  Simulation has been initialized
# 6 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.2 [s]
endsim
# KERNEL: stopped at time: 67934510 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+BancadaDeTeste BancadaDeTeste BancadaDeTeste
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6172 kB (elbread=1280 elab2=4754 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  9:06 PM, Monday, July 1, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# DRC: Checking file 'C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde'.
# DRC: Warning: toplevel.bde - 0 error(s), 5 warning(s)
# DRC: DRC process completed in 3 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\toplevel.vhd from C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: DAGGEN_0002: toplevel.bde(toplevel.vhd) : (56, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0001: toplevel.bde(toplevel.vhd) : (56, 0): Process without explicit or implicit wait statement - possible infinite loop.
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
endsim
# KERNEL: stopped at time: 42711490 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+BancadaDeTeste BancadaDeTeste BancadaDeTeste
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6172 kB (elbread=1280 elab2=4754 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  9:13 PM, Monday, July 1, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: DAGGEN_0002: toplevel.bde(toplevel.vhd) : (56, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0001: toplevel.bde(toplevel.vhd) : (56, 0): Process without explicit or implicit wait statement - possible infinite loop.
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: DAGGEN_0002: toplevel.bde(toplevel.vhd) : (56, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0001: toplevel.bde(toplevel.vhd) : (56, 0): Process without explicit or implicit wait statement - possible infinite loop.
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: DAGGEN_0002: toplevel.bde(toplevel.vhd) : (56, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0001: toplevel.bde(toplevel.vhd) : (56, 0): Process without explicit or implicit wait statement - possible infinite loop.
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: DAGGEN_0002: toplevel.bde(toplevel.vhd) : (56, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0001: toplevel.bde(toplevel.vhd) : (56, 0): Process without explicit or implicit wait statement - possible infinite loop.
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: DAGGEN_0002: toplevel.bde(toplevel.vhd) : (56, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0001: toplevel.bde(toplevel.vhd) : (56, 0): Process without explicit or implicit wait statement - possible infinite loop.
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# DRC: Checking file 'C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde'.
# DRC: toplevel.bde - 0 error(s), 0 warning(s)
# DRC: DRC process completed in 2 second(s).
# DRC: The results have been written to the log file. Double click on this line to view the log.
# Generating C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\compile\toplevel.vhd from C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\toplevel.bde ...
# Generation successful
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: DAGGEN_0002: toplevel.bde(toplevel.vhd) : (56, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0001: toplevel.bde(toplevel.vhd) : (56, 0): Process without explicit or implicit wait statement - possible infinite loop.
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/toplevel.bde $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\toplevel.vhd
# Compile Entity "toplevel"
# Compile Architecture "toplevel" of Entity "toplevel"
# Warning: DAGGEN_0002: toplevel.bde(toplevel.vhd) : (56, 0): Process has no effect - no sequential statements.
# Warning: DAGGEN_0001: toplevel.bde(toplevel.vhd) : (56, 0): Process without explicit or implicit wait statement - possible infinite loop.
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# Compile success 0 Errors 2 Warnings  Analysis time :  0.2 [s]
# KERNEL: stopped at time: 38275830 ns
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (97): Length of actual parameter (32) does not match the length of formal parameter "endereco_in" (14) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (97): Length of actual parameter (32) does not match the length of formal parameter "endereco_in" (14) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (97): Length of actual parameter (32) does not match the length of formal parameter "endereco_in" (14) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+toplevel toplevel toplevel
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (97): Length of actual parameter (32) does not match the length of formal parameter "endereco_in" (14) (from component).
# ELAB2: Last instance before error: /toplevel/U1/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
# Fub names have changed:
#  Fub1 -> Fub3
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/BancadaDeTeste.vhd $dsn/src/tb_cache.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\BancadaDeTeste.vhd
# Compile Entity "BancadaDeTeste"
# Compile Architecture "BancadaDeTeste" of Entity "BancadaDeTeste"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\tb_cache.vhd
# Compile Entity "TB_CACHEI"
# Compile Architecture "TB" of Entity "TB_CACHEI"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+TB_CACHEI TB_CACHEI TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (97): Length of actual parameter (32) does not match the length of formal parameter "endereco_in" (14) (from component).
# ELAB2: Last instance before error: /TB_CACHEI/dut/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/tb_cache.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\tb_cache.vhd
# Compile Entity "TB_CACHEI"
# Compile Architecture "TB" of Entity "TB_CACHEI"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/tb_cache.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\tb_cache.vhd
# Compile Entity "TB_CACHEI"
# Compile Architecture "TB" of Entity "TB_CACHEI"
# Compile success 0 Errors 0 Warnings  Analysis time :  79.0 [ms]
asim -O5 +access +r +m+TB_CACHEI TB_CACHEI TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (97): Length of actual parameter (32) does not match the length of formal parameter "endereco_in" (14) (from component).
# ELAB2: Last instance before error: /TB_CACHEI/dut/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+TB_CACHEI TB_CACHEI TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (97): Length of actual parameter (32) does not match the length of formal parameter "endereco_in" (14) (from component).
# ELAB2: Last instance before error: /TB_CACHEI/dut/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+TB_CACHEI TB_CACHEI TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (97): Length of actual parameter (32) does not match the length of formal parameter "endereco_in" (14) (from component).
# ELAB2: Last instance before error: /TB_CACHEI/dut/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
asim -O5 +access +r +m+TB_CACHEI TB_CACHEI TB
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Fatal Error: ELAB2_0007 Fub1.vhd (97): Length of actual parameter (32) does not match the length of formal parameter "endereco_in" (14) (from component).
# ELAB2: Last instance before error: /TB_CACHEI/dut/U1
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/tb_cache.vhd $dsn/src/test.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\tb_cache.vhd
# Compile Entity "TB_CACHEI"
# Compile Architecture "TB" of Entity "TB_CACHEI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\test.vhd
# Compile Entity "test_tb"
# Compile Architecture "behavior" of Entity "test_tb"
# Error: COMP96_0018: test.vhd : (10, 33): Identifier expected.
# Error: COMP96_0015: test.vhd : (11, 5): ';' expected.
# Compile failure 2 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/tb_cache.vhd $dsn/src/test.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\tb_cache.vhd
# Compile Entity "TB_CACHEI"
# Compile Architecture "TB" of Entity "TB_CACHEI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\test.vhd
# Compile Entity "test_tb"
# Compile Architecture "behavior" of Entity "test_tb"
# Error: COMP96_0015: test.vhd : (11, 5): ';' expected.
# Compile failure 1 Errors 0 Warnings  Analysis time :  94.0 [ms]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/tb_cache.vhd $dsn/src/test.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\tb_cache.vhd
# Compile Entity "TB_CACHEI"
# Compile Architecture "TB" of Entity "TB_CACHEI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\test.vhd
# Compile Entity "test_tb"
# Compile Architecture "behavior" of Entity "test_tb"
# Warning: ELAB1_0026: test.vhd : (18, 0): There is no default binding for component "test". (No entity named "test" was found).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 1.7 [s].
asim -O5 +access +r +m+test_tb test_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 1.5 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 test.vhd (18): Component /test_tb/uut : test not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6044 kB (elbread=1280 elab2=4626 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  9:57 PM, Monday, July 1, 2019
#  Simulation has been initialized
run
# Error: Cannot trace signals while simulation is running.
# Error: Cannot trace signals while simulation is running.
# Error: Cannot trace signals while simulation is running.
endsim
# KERNEL: stopped at time: 1100992500 ps
# VSIM: Simulation has finished.
asim -O5 +access +r +m+test_tb test_tb behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 1.1 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Warning: ELBREAD_0037 test.vhd (18): Component /test_tb/uut : test not bound.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6044 kB (elbread=1280 elab2=4626 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  9:57 PM, Monday, July 1, 2019
#  Simulation has been initialized
# 1 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/tb_cache.vhd $dsn/src/test.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\tb_cache.vhd
# Compile Entity "TB_CACHEI"
# Compile Architecture "TB" of Entity "TB_CACHEI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\test.vhd
# Compile Entity "test_tb"
# Compile Architecture "behavior" of Entity "test_tb"
# Error: COMP96_0641: test.vhd : (18, 9): Name "test_tb" does not refer to a component declaration.
# Error: COMP96_0134: test.vhd : (18, 9): Cannot find component declaration.
# Compile failure 2 Errors 0 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/tb_cache.vhd $dsn/src/test.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\tb_cache.vhd
# Compile Entity "TB_CACHEI"
# Compile Architecture "TB" of Entity "TB_CACHEI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\test.vhd
# Compile Entity "test_tb"
# Compile Architecture "behavior" of Entity "test_tb"
# Warning: ELAB1_0026: test.vhd : (18, 0): There is no default binding for component "test_tb". (Port "clk" is not on the entity).
# Compile success 0 Errors 1 Warnings  Analysis time :  0.1 [s]
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/tb_cache.vhd $dsn/src/test.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\tb_cache.vhd
# Compile Entity "TB_CACHEI"
# Compile Architecture "TB" of Entity "TB_CACHEI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\test.vhd
# Compile Entity "adder"
# Compile Architecture "behavioral" of Entity "adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# KERNEL: stopped at time: 3213994500 ps
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+adder adder behavioral
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7088 kB (elbread=1280 elab2=5670 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  9:59 PM, Monday, July 1, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /test_tb/clk_period not found in C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# 4 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run @100ns
# KERNEL: stopped at time: 100 ns
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
acom -O3 -e 100 -work hierarquia -2002  $dsn/src/cacheI.vhd $dsn/src/ram.vhd $dsn/src/Fub1.bde $dsn/src/tb_cache.vhd $dsn/src/test.vhd
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\cacheI.vhd
# Compile Entity "cacheI"
# Compile Architecture "comportamental" of Entity "cacheI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\ram.vhd
# Compile Entity "Ram"
# Compile Architecture "Ram" of Entity "Ram"
# File: .\..\compile\Fub1.vhd
# Compile Entity "Fub1"
# Compile Architecture "Fub1" of Entity "Fub1"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\tb_cache.vhd
# Compile Entity "TB_CACHEI"
# Compile Architecture "TB" of Entity "TB_CACHEI"
# File: C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\test.vhd
# Compile Entity "tb_adder"
# Compile Architecture "behavior" of Entity "tb_adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+tb_adder tb_adder behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7090 kB (elbread=1280 elab2=5672 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  10:02 PM, Monday, July 1, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# Warning: WAVEFORM: Object matching /adder/clk not found in C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# Warning: WAVEFORM: Object matching /adder/reset not found in C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# Warning: WAVEFORM: Object matching /adder/count not found in C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
# Warning: WAVEFORM: Object matching /adder/c not found in C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb.
run
# Error: Cannot trace signals while simulation is running.
# Error: Cannot trace signals while simulation is running.
endsim
# KERNEL: stopped at time: 2110995 ns
# VSIM: Simulation has finished.
asim -O5 +access +r +m+tb_adder tb_adder behavior
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# KERNEL: Time resolution set to 1ps.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 7090 kB (elbread=1280 elab2=5672 kernel=137 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\Julia\Documents\GitHub\MIPS-Pipeline\memoria\hierarquia\hierarquia\src\wave.asdb
#  10:02 PM, Monday, July 1, 2019
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# Waveform file 'untitled.awc' connected to 'C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
# 4 signal(s) traced.
# Waveform file 'untitled.awc' connected to 'C:/Users/Julia/Documents/GitHub/MIPS-Pipeline/memoria/hierarquia/hierarquia/src/wave.asdb'.
run
endsim
# KERNEL: stopped at time: 979240 ns
# VSIM: Simulation has finished.
