lbl_804A4948:
/* 804A4948 00000000  94 21 FF 80 */	stwu r1, -0x80(r1)
/* 804A494C 00000004  7C 08 02 A6 */	mflr r0
/* 804A4950 00000008  90 01 00 84 */	stw r0, 0x84(r1)
/* 804A4954 0000000C  39 61 00 80 */	addi r11, r1, 0x80
/* 804A4958 00000010  4B EB D8 78 */	b _savegpr_26
/* 804A495C 00000014  7C 7C 1B 78 */	mr r28, r3
/* 804A4960 00000018  3C 60 80 4B */	lis r3, lit_3727@ha
/* 804A4964 0000001C  3B E3 88 60 */	addi r31, r3, lit_3727@l
/* 804A4968 00000020  80 7C 05 D4 */	lwz r3, 0x5d4(r28)
/* 804A496C 00000024  83 C3 00 04 */	lwz r30, 4(r3)
/* 804A4970 00000028  C0 1F 00 38 */	lfs f0, 0x38(r31)	/* effective address: 804A8898 */
/* 804A4974 0000002C  D0 01 00 58 */	stfs f0, 0x58(r1)
/* 804A4978 00000030  D0 01 00 5C */	stfs f0, 0x5c(r1)
/* 804A497C 00000034  D0 01 00 60 */	stfs f0, 0x60(r1)
/* 804A4980 00000038  C0 1F 00 3C */	lfs f0, 0x3c(r31)	/* effective address: 804A889C */
/* 804A4984 0000003C  D0 01 00 4C */	stfs f0, 0x4c(r1)
/* 804A4988 00000040  D0 01 00 50 */	stfs f0, 0x50(r1)
/* 804A498C 00000044  D0 01 00 54 */	stfs f0, 0x54(r1)
/* 804A4990 00000048  3B A0 00 00 */	li r29, 0
/* 804A4994 0000004C  48 00 01 08 */	b lbl_804A4A9C
lbl_804A4998:
/* 804A4998 00000000  80 7E 00 28 */	lwz r3, 0x28(r30)
/* 804A499C 00000004  57 A5 04 3E */	clrlwi r5, r29, 0x10
/* 804A49A0 00000008  57 A0 13 BA */	rlwinm r0, r29, 2, 0xe, 0x1d
/* 804A49A4 0000000C  7F 63 00 2E */	lwzx r27, r3, r0
/* 804A49A8 00000010  88 1B 00 16 */	lbz r0, 0x16(r27)
/* 804A49AC 00000014  54 00 07 3F */	clrlwi. r0, r0, 0x1c
/* 804A49B0 00000018  40 82 00 E8 */	bne lbl_804A4A98
/* 804A49B4 0000001C  38 9B 00 3C */	addi r4, r27, 0x3c
/* 804A49B8 00000020  80 7C 05 D4 */	lwz r3, 0x5d4(r28)
/* 804A49BC 00000024  80 63 00 84 */	lwz r3, 0x84(r3)
/* 804A49C0 00000028  80 03 00 0C */	lwz r0, 0xc(r3)
/* 804A49C4 0000002C  1F 45 00 30 */	mulli r26, r5, 0x30
/* 804A49C8 00000030  7C 60 D2 14 */	add r3, r0, r26
/* 804A49CC 00000034  38 A1 00 40 */	addi r5, r1, 0x40
/* 804A49D0 00000038  4B EA 23 9C */	b PSMTXMultVec
/* 804A49D4 0000003C  38 9B 00 48 */	addi r4, r27, 0x48
/* 804A49D8 00000040  80 7C 05 D4 */	lwz r3, 0x5d4(r28)
/* 804A49DC 00000044  80 63 00 84 */	lwz r3, 0x84(r3)
/* 804A49E0 00000048  80 03 00 0C */	lwz r0, 0xc(r3)
/* 804A49E4 0000004C  7C 60 D2 14 */	add r3, r0, r26
/* 804A49E8 00000050  38 A1 00 34 */	addi r5, r1, 0x34
/* 804A49EC 00000054  4B EA 23 80 */	b PSMTXMultVec
/* 804A49F0 00000058  C0 01 00 40 */	lfs f0, 0x40(r1)
/* 804A49F4 0000005C  C0 21 00 58 */	lfs f1, 0x58(r1)
/* 804A49F8 00000060  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 804A49FC 00000000  40 80 00 08 */	bge lbl_804A4A04
/* 804A4A00 00000004  48 00 00 08 */	b lbl_804A4A08
lbl_804A4A04:
/* 804A4A04 00000000  FC 00 08 90 */	fmr f0, f1
lbl_804A4A08:
/* 804A4A08 00000000  D0 01 00 58 */	stfs f0, 0x58(r1)
/* 804A4A0C 00000004  C0 01 00 44 */	lfs f0, 0x44(r1)
/* 804A4A10 00000008  C0 21 00 5C */	lfs f1, 0x5c(r1)
/* 804A4A14 0000000C  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 804A4A18 00000000  40 80 00 08 */	bge lbl_804A4A20
/* 804A4A1C 00000004  48 00 00 08 */	b lbl_804A4A24
lbl_804A4A20:
/* 804A4A20 00000000  FC 00 08 90 */	fmr f0, f1
lbl_804A4A24:
/* 804A4A24 00000000  D0 01 00 5C */	stfs f0, 0x5c(r1)
/* 804A4A28 00000004  C0 01 00 48 */	lfs f0, 0x48(r1)
/* 804A4A2C 00000008  C0 21 00 60 */	lfs f1, 0x60(r1)
/* 804A4A30 0000000C  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 804A4A34 00000000  40 80 00 08 */	bge lbl_804A4A3C
/* 804A4A38 00000004  48 00 00 08 */	b lbl_804A4A40
lbl_804A4A3C:
/* 804A4A3C 00000000  FC 00 08 90 */	fmr f0, f1
lbl_804A4A40:
/* 804A4A40 00000000  D0 01 00 60 */	stfs f0, 0x60(r1)
/* 804A4A44 00000004  C0 01 00 34 */	lfs f0, 0x34(r1)
/* 804A4A48 00000008  C0 21 00 4C */	lfs f1, 0x4c(r1)
/* 804A4A4C 0000000C  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 804A4A50 00000000  40 81 00 08 */	ble lbl_804A4A58
/* 804A4A54 00000004  48 00 00 08 */	b lbl_804A4A5C
lbl_804A4A58:
/* 804A4A58 00000000  FC 00 08 90 */	fmr f0, f1
lbl_804A4A5C:
/* 804A4A5C 00000000  D0 01 00 4C */	stfs f0, 0x4c(r1)
/* 804A4A60 00000004  C0 01 00 38 */	lfs f0, 0x38(r1)
/* 804A4A64 00000008  C0 21 00 50 */	lfs f1, 0x50(r1)
/* 804A4A68 0000000C  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 804A4A6C 00000000  40 81 00 08 */	ble lbl_804A4A74
/* 804A4A70 00000004  48 00 00 08 */	b lbl_804A4A78
lbl_804A4A74:
/* 804A4A74 00000000  FC 00 08 90 */	fmr f0, f1
lbl_804A4A78:
/* 804A4A78 00000000  D0 01 00 50 */	stfs f0, 0x50(r1)
/* 804A4A7C 00000004  C0 01 00 3C */	lfs f0, 0x3c(r1)
/* 804A4A80 00000008  C0 21 00 54 */	lfs f1, 0x54(r1)
/* 804A4A84 0000000C  FC 00 08 40 */	fcmpo cr0, f0, f1
/* 804A4A88 00000000  40 81 00 08 */	ble lbl_804A4A90
/* 804A4A8C 00000004  48 00 00 08 */	b lbl_804A4A94
lbl_804A4A90:
/* 804A4A90 00000000  FC 00 08 90 */	fmr f0, f1
lbl_804A4A94:
/* 804A4A94 00000000  D0 01 00 54 */	stfs f0, 0x54(r1)
lbl_804A4A98:
/* 804A4A98 00000000  3B BD 00 01 */	addi r29, r29, 1
lbl_804A4A9C:
/* 804A4A9C 00000000  57 A3 04 3E */	clrlwi r3, r29, 0x10
/* 804A4AA0 00000004  A0 1E 00 2C */	lhz r0, 0x2c(r30)
/* 804A4AA4 00000008  7C 03 00 40 */	cmplw r3, r0
/* 804A4AA8 0000000C  41 80 FE F0 */	blt lbl_804A4998
/* 804A4AAC 00000010  C0 5F 00 40 */	lfs f2, 0x40(r31)	/* effective address: 804A88A0 */
/* 804A4AB0 00000014  C0 21 00 4C */	lfs f1, 0x4c(r1)
/* 804A4AB4 00000018  C0 01 00 58 */	lfs f0, 0x58(r1)
/* 804A4AB8 0000001C  EC 01 00 2A */	fadds f0, f1, f0
/* 804A4ABC 00000020  EC 02 00 32 */	fmuls f0, f2, f0
/* 804A4AC0 00000024  80 7C 05 EC */	lwz r3, 0x5ec(r28)
/* 804A4AC4 00000028  D0 03 00 04 */	stfs f0, 4(r3)
/* 804A4AC8 0000002C  C0 21 00 50 */	lfs f1, 0x50(r1)
/* 804A4ACC 00000030  C0 01 00 5C */	lfs f0, 0x5c(r1)
/* 804A4AD0 00000034  EC 01 00 2A */	fadds f0, f1, f0
/* 804A4AD4 00000038  EC 02 00 32 */	fmuls f0, f2, f0
/* 804A4AD8 0000003C  80 7C 05 EC */	lwz r3, 0x5ec(r28)
/* 804A4ADC 00000040  D0 03 00 08 */	stfs f0, 8(r3)
/* 804A4AE0 00000044  C0 21 00 54 */	lfs f1, 0x54(r1)
/* 804A4AE4 00000048  C0 01 00 60 */	lfs f0, 0x60(r1)
/* 804A4AE8 0000004C  EC 01 00 2A */	fadds f0, f1, f0
/* 804A4AEC 00000050  EC 02 00 32 */	fmuls f0, f2, f0
/* 804A4AF0 00000054  80 7C 05 EC */	lwz r3, 0x5ec(r28)
/* 804A4AF4 00000058  D0 03 00 0C */	stfs f0, 0xc(r3)
/* 804A4AF8 0000005C  38 61 00 1C */	addi r3, r1, 0x1c
/* 804A4AFC 00000060  38 81 00 4C */	addi r4, r1, 0x4c
/* 804A4B00 00000064  38 A1 00 58 */	addi r5, r1, 0x58
/* 804A4B04 00000068  4B DC 20 30 */	b __mi__4cXyzCFRC3Vec
/* 804A4B08 0000006C  C0 01 00 1C */	lfs f0, 0x1c(r1)
/* 804A4B0C 00000070  D0 01 00 28 */	stfs f0, 0x28(r1)
/* 804A4B10 00000074  C0 01 00 20 */	lfs f0, 0x20(r1)
/* 804A4B14 00000078  D0 01 00 2C */	stfs f0, 0x2c(r1)
/* 804A4B18 0000007C  C0 01 00 24 */	lfs f0, 0x24(r1)
/* 804A4B1C 00000080  D0 01 00 30 */	stfs f0, 0x30(r1)
/* 804A4B20 00000084  38 61 00 28 */	addi r3, r1, 0x28
/* 804A4B24 00000088  4B EA 26 14 */	b PSVECSquareMag
/* 804A4B28 0000008C  C0 1F 00 0C */	lfs f0, 0xc(r31)	/* effective address: 804A886C */
/* 804A4B2C 00000090  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 804A4B30 00000000  40 81 00 58 */	ble lbl_804A4B88
/* 804A4B34 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 804A4B38 00000008  C8 9F 00 18 */	lfd f4, 0x18(r31)	/* effective address: 804A8878 */
/* 804A4B3C 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 804A4B40 00000010  C8 7F 00 20 */	lfd f3, 0x20(r31)	/* effective address: 804A8880 */
/* 804A4B44 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 804A4B48 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 804A4B4C 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 804A4B50 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 804A4B54 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 804A4B58 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 804A4B5C 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 804A4B60 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 804A4B64 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 804A4B68 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 804A4B6C 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 804A4B70 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 804A4B74 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 804A4B78 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 804A4B7C 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 804A4B80 00000050  FC 20 08 18 */	frsp f1, f1
/* 804A4B84 00000054  48 00 00 88 */	b lbl_804A4C0C
lbl_804A4B88:
/* 804A4B88 00000000  C8 1F 00 28 */	lfd f0, 0x28(r31)	/* effective address: 804A8888 */
/* 804A4B8C 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 804A4B90 00000000  40 80 00 10 */	bge lbl_804A4BA0
/* 804A4B94 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 804A4B98 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 804A4B9C 0000000C  48 00 00 70 */	b lbl_804A4C0C
lbl_804A4BA0:
/* 804A4BA0 00000000  D0 21 00 0C */	stfs f1, 0xc(r1)
/* 804A4BA4 00000004  80 81 00 0C */	lwz r4, 0xc(r1)
/* 804A4BA8 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 804A4BAC 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 804A4BB0 00000010  7C 03 00 00 */	cmpw r3, r0
/* 804A4BB4 00000014  41 82 00 14 */	beq lbl_804A4BC8
/* 804A4BB8 00000018  40 80 00 40 */	bge lbl_804A4BF8
/* 804A4BBC 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 804A4BC0 00000020  41 82 00 20 */	beq lbl_804A4BE0
/* 804A4BC4 00000024  48 00 00 34 */	b lbl_804A4BF8
lbl_804A4BC8:
/* 804A4BC8 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 804A4BCC 00000004  41 82 00 0C */	beq lbl_804A4BD8
/* 804A4BD0 00000008  38 00 00 01 */	li r0, 1
/* 804A4BD4 0000000C  48 00 00 28 */	b lbl_804A4BFC
lbl_804A4BD8:
/* 804A4BD8 00000000  38 00 00 02 */	li r0, 2
/* 804A4BDC 00000004  48 00 00 20 */	b lbl_804A4BFC
lbl_804A4BE0:
/* 804A4BE0 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 804A4BE4 00000004  41 82 00 0C */	beq lbl_804A4BF0
/* 804A4BE8 00000008  38 00 00 05 */	li r0, 5
/* 804A4BEC 0000000C  48 00 00 10 */	b lbl_804A4BFC
lbl_804A4BF0:
/* 804A4BF0 00000000  38 00 00 03 */	li r0, 3
/* 804A4BF4 00000004  48 00 00 08 */	b lbl_804A4BFC
lbl_804A4BF8:
/* 804A4BF8 00000000  38 00 00 04 */	li r0, 4
lbl_804A4BFC:
/* 804A4BFC 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 804A4C00 00000004  40 82 00 0C */	bne lbl_804A4C0C
/* 804A4C04 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 804A4C08 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_804A4C0C:
/* 804A4C0C 00000000  C0 1F 00 44 */	lfs f0, 0x44(r31)	/* effective address: 804A88A4 */
/* 804A4C10 00000004  EC 00 00 72 */	fmuls f0, f0, f1
/* 804A4C14 00000008  80 7C 05 EC */	lwz r3, 0x5ec(r28)
/* 804A4C18 0000000C  D0 03 00 1C */	stfs f0, 0x1c(r3)
/* 804A4C1C 00000010  C0 01 00 28 */	lfs f0, 0x28(r1)
/* 804A4C20 00000014  D0 01 00 10 */	stfs f0, 0x10(r1)
/* 804A4C24 00000018  C0 1F 00 0C */	lfs f0, 0xc(r31)	/* effective address: 804A886C */
/* 804A4C28 0000001C  D0 01 00 14 */	stfs f0, 0x14(r1)
/* 804A4C2C 00000020  C0 01 00 30 */	lfs f0, 0x30(r1)
/* 804A4C30 00000024  D0 01 00 18 */	stfs f0, 0x18(r1)
/* 804A4C34 00000028  38 61 00 10 */	addi r3, r1, 0x10
/* 804A4C38 0000002C  4B EA 25 00 */	b PSVECSquareMag
/* 804A4C3C 00000030  C0 1F 00 0C */	lfs f0, 0xc(r31)	/* effective address: 804A886C */
/* 804A4C40 00000034  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 804A4C44 00000000  40 81 00 58 */	ble lbl_804A4C9C
/* 804A4C48 00000004  FC 00 08 34 */	frsqrte f0, f1
/* 804A4C4C 00000008  C8 9F 00 18 */	lfd f4, 0x18(r31)	/* effective address: 804A8878 */
/* 804A4C50 0000000C  FC 44 00 32 */	fmul f2, f4, f0
/* 804A4C54 00000010  C8 7F 00 20 */	lfd f3, 0x20(r31)	/* effective address: 804A8880 */
/* 804A4C58 00000014  FC 00 00 32 */	fmul f0, f0, f0
/* 804A4C5C 00000018  FC 01 00 32 */	fmul f0, f1, f0
/* 804A4C60 0000001C  FC 03 00 28 */	fsub f0, f3, f0
/* 804A4C64 00000020  FC 02 00 32 */	fmul f0, f2, f0
/* 804A4C68 00000024  FC 44 00 32 */	fmul f2, f4, f0
/* 804A4C6C 00000028  FC 00 00 32 */	fmul f0, f0, f0
/* 804A4C70 0000002C  FC 01 00 32 */	fmul f0, f1, f0
/* 804A4C74 00000030  FC 03 00 28 */	fsub f0, f3, f0
/* 804A4C78 00000034  FC 02 00 32 */	fmul f0, f2, f0
/* 804A4C7C 00000038  FC 44 00 32 */	fmul f2, f4, f0
/* 804A4C80 0000003C  FC 00 00 32 */	fmul f0, f0, f0
/* 804A4C84 00000040  FC 01 00 32 */	fmul f0, f1, f0
/* 804A4C88 00000044  FC 03 00 28 */	fsub f0, f3, f0
/* 804A4C8C 00000048  FC 02 00 32 */	fmul f0, f2, f0
/* 804A4C90 0000004C  FC 21 00 32 */	fmul f1, f1, f0
/* 804A4C94 00000050  FC 20 08 18 */	frsp f1, f1
/* 804A4C98 00000054  48 00 00 88 */	b lbl_804A4D20
lbl_804A4C9C:
/* 804A4C9C 00000000  C8 1F 00 28 */	lfd f0, 0x28(r31)	/* effective address: 804A8888 */
/* 804A4CA0 00000004  FC 01 00 40 */	fcmpo cr0, f1, f0
/* 804A4CA4 00000000  40 80 00 10 */	bge lbl_804A4CB4
/* 804A4CA8 00000004  3C 60 80 45 */	lis r3, __float_nan@ha
/* 804A4CAC 00000008  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
/* 804A4CB0 0000000C  48 00 00 70 */	b lbl_804A4D20
lbl_804A4CB4:
/* 804A4CB4 00000000  D0 21 00 08 */	stfs f1, 8(r1)
/* 804A4CB8 00000004  80 81 00 08 */	lwz r4, 8(r1)
/* 804A4CBC 00000008  54 83 00 50 */	rlwinm r3, r4, 0, 1, 8
/* 804A4CC0 0000000C  3C 00 7F 80 */	lis r0, 0x7f80
/* 804A4CC4 00000010  7C 03 00 00 */	cmpw r3, r0
/* 804A4CC8 00000014  41 82 00 14 */	beq lbl_804A4CDC
/* 804A4CCC 00000018  40 80 00 40 */	bge lbl_804A4D0C
/* 804A4CD0 0000001C  2C 03 00 00 */	cmpwi r3, 0
/* 804A4CD4 00000020  41 82 00 20 */	beq lbl_804A4CF4
/* 804A4CD8 00000024  48 00 00 34 */	b lbl_804A4D0C
lbl_804A4CDC:
/* 804A4CDC 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 804A4CE0 00000004  41 82 00 0C */	beq lbl_804A4CEC
/* 804A4CE4 00000008  38 00 00 01 */	li r0, 1
/* 804A4CE8 0000000C  48 00 00 28 */	b lbl_804A4D10
lbl_804A4CEC:
/* 804A4CEC 00000000  38 00 00 02 */	li r0, 2
/* 804A4CF0 00000004  48 00 00 20 */	b lbl_804A4D10
lbl_804A4CF4:
/* 804A4CF4 00000000  54 80 02 7F */	clrlwi. r0, r4, 9
/* 804A4CF8 00000004  41 82 00 0C */	beq lbl_804A4D04
/* 804A4CFC 00000008  38 00 00 05 */	li r0, 5
/* 804A4D00 0000000C  48 00 00 10 */	b lbl_804A4D10
lbl_804A4D04:
/* 804A4D04 00000000  38 00 00 03 */	li r0, 3
/* 804A4D08 00000004  48 00 00 08 */	b lbl_804A4D10
lbl_804A4D0C:
/* 804A4D0C 00000000  38 00 00 04 */	li r0, 4
lbl_804A4D10:
/* 804A4D10 00000000  2C 00 00 01 */	cmpwi r0, 1
/* 804A4D14 00000004  40 82 00 0C */	bne lbl_804A4D20
/* 804A4D18 00000008  3C 60 80 45 */	lis r3, __float_nan@ha
/* 804A4D1C 0000000C  C0 23 0A E0 */	lfs f1, __float_nan@l(r3)
lbl_804A4D20:
/* 804A4D20 00000000  C0 1F 00 48 */	lfs f0, 0x48(r31)	/* effective address: 804A88A8 */
/* 804A4D24 00000004  EC 00 00 72 */	fmuls f0, f0, f1
/* 804A4D28 00000008  80 7C 05 EC */	lwz r3, 0x5ec(r28)
/* 804A4D2C 0000000C  D0 03 00 20 */	stfs f0, 0x20(r3)
/* 804A4D30 00000010  39 61 00 80 */	addi r11, r1, 0x80
/* 804A4D34 00000014  4B EB D4 E8 */	b _restgpr_26
/* 804A4D38 00000018  80 01 00 84 */	lwz r0, 0x84(r1)
/* 804A4D3C 0000001C  7C 08 03 A6 */	mtlr r0
/* 804A4D40 00000020  38 21 00 80 */	addi r1, r1, 0x80
/* 804A4D44 00000024  4E 80 00 20 */	blr 
