From b19be422892cb4c276db03d247254fd3d97bfa77 Mon Sep 17 00:00:00 2001
From: "zhi.zhou" <zhi.zhou@amlogic.com>
Date: Sat, 5 Jul 2014 16:44:03 +0800
Subject: [PATCH 4484/5965] m8m2# fixed hevc clk enable bug ...

---
 drivers/amlogic/amports/m8b/vdec_clk.c  | 4 ++--
 drivers/amlogic/amports/m8m2/vdec_clk.c | 4 ++--
 2 files changed, 4 insertions(+), 4 deletions(-)
 mode change 100644 => 100755 drivers/amlogic/amports/m8b/vdec_clk.c
 mode change 100644 => 100755 drivers/amlogic/amports/m8m2/vdec_clk.c

diff --git a/drivers/amlogic/amports/m8b/vdec_clk.c b/drivers/amlogic/amports/m8b/vdec_clk.c
old mode 100644
new mode 100755
index 3503199632b1..fdb2fbb79c1d
--- a/drivers/amlogic/amports/m8b/vdec_clk.c
+++ b/drivers/amlogic/amports/m8b/vdec_clk.c
@@ -82,9 +82,9 @@ HHI_VDEC_CLK_CNTL
                            WRITE_VREG(DOS_GCLK_EN1, 0x3ff)
 #define HCODEC_CLOCK_ON()  WRITE_MPEG_REG_BITS(HHI_VDEC_CLK_CNTL,  1, 24, 1); \
                            WRITE_VREG_BITS(DOS_GCLK_EN0, 0x7fff, 12, 15)
-#define HEVC_CLOCK_ON()    WRITE_MPEG_REG_BITS(HHI_VDEC2_CLK_CNTL, 1, 24, 1); \
+#define HEVC_CLOCK_ON()    WRITE_MPEG_REG_BITS(HHI_VDEC2_CLK_CNTL, 0, 24, 1); \
                            WRITE_MPEG_REG_BITS(HHI_VDEC2_CLK_CNTL, 0, 31, 1); \
-                           WRITE_MPEG_REG_BITS(HHI_VDEC2_CLK_CNTL, 0, 24, 1); \
+                           WRITE_MPEG_REG_BITS(HHI_VDEC2_CLK_CNTL, 1, 24, 1); \
                            WRITE_VREG(DOS_GCLK_EN3, 0xffffffff)
 #define VDEC1_SAFE_CLOCK() WRITE_MPEG_REG_BITS(HHI_VDEC3_CLK_CNTL, READ_MPEG_REG(HHI_VDEC_CLK_CNTL) & 0x7f, 0, 7); \
                            WRITE_MPEG_REG_BITS(HHI_VDEC3_CLK_CNTL, 1, 8, 1); \
diff --git a/drivers/amlogic/amports/m8m2/vdec_clk.c b/drivers/amlogic/amports/m8m2/vdec_clk.c
old mode 100644
new mode 100755
index 84cf0668e5ca..3dce332f880c
--- a/drivers/amlogic/amports/m8m2/vdec_clk.c
+++ b/drivers/amlogic/amports/m8m2/vdec_clk.c
@@ -83,9 +83,9 @@ HHI_VDEC_CLK_CNTL
                            WRITE_VREG_BITS(DOS_GCLK_EN0, 0x3ff,0,10)
 #define HCODEC_CLOCK_ON()  WRITE_MPEG_REG_BITS(HHI_VDEC_CLK_CNTL,  1, 24, 1); \
                            WRITE_VREG_BITS(DOS_GCLK_EN0, 0x7fff, 12, 15)
-#define HEVC_CLOCK_ON()    WRITE_MPEG_REG_BITS(HHI_VDEC2_CLK_CNTL, 1, 24, 1); \
+#define HEVC_CLOCK_ON()    WRITE_MPEG_REG_BITS(HHI_VDEC2_CLK_CNTL, 0, 24, 1); \
                            WRITE_MPEG_REG_BITS(HHI_VDEC2_CLK_CNTL, 0, 31, 1); \
-                           WRITE_MPEG_REG_BITS(HHI_VDEC2_CLK_CNTL, 0, 24, 1); \
+                           WRITE_MPEG_REG_BITS(HHI_VDEC2_CLK_CNTL, 1, 24, 1); \
                            WRITE_VREG(DOS_GCLK_EN3, 0xffffffff)
 #define VDEC1_SAFE_CLOCK() WRITE_MPEG_REG_BITS(HHI_VDEC3_CLK_CNTL, READ_MPEG_REG(HHI_VDEC_CLK_CNTL) & 0x7f, 0, 7); \
                            WRITE_MPEG_REG_BITS(HHI_VDEC3_CLK_CNTL, 1, 8, 1); \
-- 
2.19.0

