// Seed: 3663758074
module module_0 (
    output tri  id_0,
    input  wand id_1,
    output wor  id_2,
    input  wand id_3
);
  logic id_5 = 1;
  wire  id_6;
  wire  id_7;
  parameter id_8 = 1;
endmodule
module module_1 (
    output tri1 id_0
    , id_7,
    output supply0 id_1,
    input uwire id_2,
    output tri0 id_3,
    input wor id_4,
    output tri0 id_5
);
  assign id_1 = -1;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_5,
      id_2
  );
endmodule
module module_2 (
    input wor id_0,
    input wor id_1,
    input tri id_2,
    output supply0 id_3,
    output tri1 id_4,
    output supply1 id_5,
    output tri1 id_6,
    output wire id_7
);
  logic [-1 'd0 : -1] id_9;
  ;
  wire id_10;
  module_0 modCall_1 (
      id_6,
      id_0,
      id_4,
      id_1
  );
endmodule
