

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_95_5'
================================================================
* Date:           Tue May  7 17:59:03 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.780 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    8|    8|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_95_5  |        6|        6|         2|          1|          1|     6|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.45>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body132"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [receiver.cpp:95]   --->   Operation 8 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.87ns)   --->   "%icmp_ln95 = icmp_ult  i7 %i_1, i7 96" [receiver.cpp:95]   --->   Operation 10 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %for.end155.exitStub, void %for.body132.split" [receiver.cpp:95]   --->   Operation 11 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%lshr_ln6 = partselect i4 @_ssdm_op_PartSelect.i4.i7.i32.i32, i7 %i_1, i32 3, i32 6" [receiver.cpp:95]   --->   Operation 12 'partselect' 'lshr_ln6' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i4 %lshr_ln6" [receiver.cpp:95]   --->   Operation 13 'zext' 'zext_ln95' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%filt_1_I_addr = getelementptr i18 %filt_1_I, i64 0, i64 %zext_ln95" [receiver.cpp:97]   --->   Operation 14 'getelementptr' 'filt_1_I_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%filt_1_I_load = load i4 %filt_1_I_addr" [receiver.cpp:97]   --->   Operation 15 'load' 'filt_1_I_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filt_1_I_1_addr = getelementptr i18 %filt_1_I_1, i64 0, i64 %zext_ln95" [receiver.cpp:97]   --->   Operation 16 'getelementptr' 'filt_1_I_1_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (2.32ns)   --->   "%filt_1_I_1_load = load i4 %filt_1_I_1_addr" [receiver.cpp:97]   --->   Operation 17 'load' 'filt_1_I_1_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %i_1, i32 4, i32 6" [receiver.cpp:97]   --->   Operation 18 'partselect' 'lshr_ln7' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%filt_1_Q_addr = getelementptr i18 %filt_1_Q, i64 0, i64 %zext_ln95" [receiver.cpp:98]   --->   Operation 19 'getelementptr' 'filt_1_Q_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%filt_1_Q_1_addr = getelementptr i18 %filt_1_Q_1, i64 0, i64 %zext_ln95" [receiver.cpp:98]   --->   Operation 20 'getelementptr' 'filt_1_Q_1_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%filt_1_I_2_addr = getelementptr i18 %filt_1_I_2, i64 0, i64 %zext_ln95" [receiver.cpp:97]   --->   Operation 21 'getelementptr' 'filt_1_I_2_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%filt_1_I_3_addr = getelementptr i18 %filt_1_I_3, i64 0, i64 %zext_ln95" [receiver.cpp:97]   --->   Operation 22 'getelementptr' 'filt_1_I_3_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filt_1_Q_2_addr = getelementptr i18 %filt_1_Q_2, i64 0, i64 %zext_ln95" [receiver.cpp:98]   --->   Operation 23 'getelementptr' 'filt_1_Q_2_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%filt_1_Q_3_addr = getelementptr i18 %filt_1_Q_3, i64 0, i64 %zext_ln95" [receiver.cpp:98]   --->   Operation 24 'getelementptr' 'filt_1_Q_3_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%filt_1_I_4_addr = getelementptr i18 %filt_1_I_4, i64 0, i64 %zext_ln95" [receiver.cpp:97]   --->   Operation 25 'getelementptr' 'filt_1_I_4_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%filt_1_I_5_addr = getelementptr i18 %filt_1_I_5, i64 0, i64 %zext_ln95" [receiver.cpp:97]   --->   Operation 26 'getelementptr' 'filt_1_I_5_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%filt_1_Q_4_addr = getelementptr i18 %filt_1_Q_4, i64 0, i64 %zext_ln95" [receiver.cpp:98]   --->   Operation 27 'getelementptr' 'filt_1_Q_4_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%filt_1_Q_5_addr = getelementptr i18 %filt_1_Q_5, i64 0, i64 %zext_ln95" [receiver.cpp:98]   --->   Operation 28 'getelementptr' 'filt_1_Q_5_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%filt_1_I_6_addr = getelementptr i18 %filt_1_I_6, i64 0, i64 %zext_ln95" [receiver.cpp:97]   --->   Operation 29 'getelementptr' 'filt_1_I_6_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%filt_1_I_7_addr = getelementptr i18 %filt_1_I_7, i64 0, i64 %zext_ln95" [receiver.cpp:97]   --->   Operation 30 'getelementptr' 'filt_1_I_7_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%filt_1_Q_6_addr = getelementptr i18 %filt_1_Q_6, i64 0, i64 %zext_ln95" [receiver.cpp:98]   --->   Operation 31 'getelementptr' 'filt_1_Q_6_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%filt_1_Q_7_addr = getelementptr i18 %filt_1_Q_7, i64 0, i64 %zext_ln95" [receiver.cpp:98]   --->   Operation 32 'getelementptr' 'filt_1_Q_7_addr' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln97 = or i4 %lshr_ln6, i4 1" [receiver.cpp:97]   --->   Operation 33 'or' 'or_ln97' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln97_1 = zext i4 %or_ln97" [receiver.cpp:97]   --->   Operation 34 'zext' 'zext_ln97_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%filt_1_I_addr_1 = getelementptr i18 %filt_1_I, i64 0, i64 %zext_ln97_1" [receiver.cpp:97]   --->   Operation 35 'getelementptr' 'filt_1_I_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%filt_1_I_1_addr_1 = getelementptr i18 %filt_1_I_1, i64 0, i64 %zext_ln97_1" [receiver.cpp:97]   --->   Operation 36 'getelementptr' 'filt_1_I_1_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%filt_1_Q_addr_1 = getelementptr i18 %filt_1_Q, i64 0, i64 %zext_ln97_1" [receiver.cpp:98]   --->   Operation 37 'getelementptr' 'filt_1_Q_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%filt_1_Q_1_addr_1 = getelementptr i18 %filt_1_Q_1, i64 0, i64 %zext_ln97_1" [receiver.cpp:98]   --->   Operation 38 'getelementptr' 'filt_1_Q_1_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%filt_1_I_2_addr_1 = getelementptr i18 %filt_1_I_2, i64 0, i64 %zext_ln97_1" [receiver.cpp:97]   --->   Operation 39 'getelementptr' 'filt_1_I_2_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%filt_1_I_3_addr_1 = getelementptr i18 %filt_1_I_3, i64 0, i64 %zext_ln97_1" [receiver.cpp:97]   --->   Operation 40 'getelementptr' 'filt_1_I_3_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%filt_1_Q_2_addr_1 = getelementptr i18 %filt_1_Q_2, i64 0, i64 %zext_ln97_1" [receiver.cpp:98]   --->   Operation 41 'getelementptr' 'filt_1_Q_2_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%filt_1_Q_3_addr_1 = getelementptr i18 %filt_1_Q_3, i64 0, i64 %zext_ln97_1" [receiver.cpp:98]   --->   Operation 42 'getelementptr' 'filt_1_Q_3_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%filt_1_I_4_addr_1 = getelementptr i18 %filt_1_I_4, i64 0, i64 %zext_ln97_1" [receiver.cpp:97]   --->   Operation 43 'getelementptr' 'filt_1_I_4_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%filt_1_I_5_addr_1 = getelementptr i18 %filt_1_I_5, i64 0, i64 %zext_ln97_1" [receiver.cpp:97]   --->   Operation 44 'getelementptr' 'filt_1_I_5_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%filt_1_Q_4_addr_1 = getelementptr i18 %filt_1_Q_4, i64 0, i64 %zext_ln97_1" [receiver.cpp:98]   --->   Operation 45 'getelementptr' 'filt_1_Q_4_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%filt_1_Q_5_addr_1 = getelementptr i18 %filt_1_Q_5, i64 0, i64 %zext_ln97_1" [receiver.cpp:98]   --->   Operation 46 'getelementptr' 'filt_1_Q_5_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%filt_1_I_6_addr_1 = getelementptr i18 %filt_1_I_6, i64 0, i64 %zext_ln97_1" [receiver.cpp:97]   --->   Operation 47 'getelementptr' 'filt_1_I_6_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%filt_1_I_7_addr_1 = getelementptr i18 %filt_1_I_7, i64 0, i64 %zext_ln97_1" [receiver.cpp:97]   --->   Operation 48 'getelementptr' 'filt_1_I_7_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (2.32ns)   --->   "%filt_1_I_2_load = load i4 %filt_1_I_2_addr" [receiver.cpp:97]   --->   Operation 49 'load' 'filt_1_I_2_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 50 [2/2] (2.32ns)   --->   "%filt_1_I_3_load = load i4 %filt_1_I_3_addr" [receiver.cpp:97]   --->   Operation 50 'load' 'filt_1_I_3_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%filt_1_I_4_load = load i4 %filt_1_I_4_addr" [receiver.cpp:97]   --->   Operation 51 'load' 'filt_1_I_4_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 52 [2/2] (2.32ns)   --->   "%filt_1_I_5_load = load i4 %filt_1_I_5_addr" [receiver.cpp:97]   --->   Operation 52 'load' 'filt_1_I_5_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%filt_1_I_6_load = load i4 %filt_1_I_6_addr" [receiver.cpp:97]   --->   Operation 53 'load' 'filt_1_I_6_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 54 [2/2] (2.32ns)   --->   "%filt_1_I_7_load = load i4 %filt_1_I_7_addr" [receiver.cpp:97]   --->   Operation 54 'load' 'filt_1_I_7_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%filt_1_I_load_1 = load i4 %filt_1_I_addr_1" [receiver.cpp:97]   --->   Operation 55 'load' 'filt_1_I_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 56 [2/2] (2.32ns)   --->   "%filt_1_I_1_load_1 = load i4 %filt_1_I_1_addr_1" [receiver.cpp:97]   --->   Operation 56 'load' 'filt_1_I_1_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%filt_1_I_2_load_1 = load i4 %filt_1_I_2_addr_1" [receiver.cpp:97]   --->   Operation 57 'load' 'filt_1_I_2_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 58 [2/2] (2.32ns)   --->   "%filt_1_I_3_load_1 = load i4 %filt_1_I_3_addr_1" [receiver.cpp:97]   --->   Operation 58 'load' 'filt_1_I_3_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%filt_1_I_4_load_1 = load i4 %filt_1_I_4_addr_1" [receiver.cpp:97]   --->   Operation 59 'load' 'filt_1_I_4_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 60 [2/2] (2.32ns)   --->   "%filt_1_I_5_load_1 = load i4 %filt_1_I_5_addr_1" [receiver.cpp:97]   --->   Operation 60 'load' 'filt_1_I_5_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%filt_1_I_6_load_1 = load i4 %filt_1_I_6_addr_1" [receiver.cpp:97]   --->   Operation 61 'load' 'filt_1_I_6_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 62 [2/2] (2.32ns)   --->   "%filt_1_I_7_load_1 = load i4 %filt_1_I_7_addr_1" [receiver.cpp:97]   --->   Operation 62 'load' 'filt_1_I_7_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%filt_1_Q_6_addr_1 = getelementptr i18 %filt_1_Q_6, i64 0, i64 %zext_ln97_1" [receiver.cpp:98]   --->   Operation 63 'getelementptr' 'filt_1_Q_6_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%filt_1_Q_7_addr_1 = getelementptr i18 %filt_1_Q_7, i64 0, i64 %zext_ln97_1" [receiver.cpp:98]   --->   Operation 64 'getelementptr' 'filt_1_Q_7_addr_1' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%filt_1_Q_load = load i4 %filt_1_Q_addr" [receiver.cpp:98]   --->   Operation 65 'load' 'filt_1_Q_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 66 [2/2] (2.32ns)   --->   "%filt_1_Q_load_1 = load i4 %filt_1_Q_addr_1" [receiver.cpp:98]   --->   Operation 66 'load' 'filt_1_Q_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%filt_1_Q_1_load = load i4 %filt_1_Q_1_addr" [receiver.cpp:98]   --->   Operation 67 'load' 'filt_1_Q_1_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 68 [2/2] (2.32ns)   --->   "%filt_1_Q_1_load_1 = load i4 %filt_1_Q_1_addr_1" [receiver.cpp:98]   --->   Operation 68 'load' 'filt_1_Q_1_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%filt_1_Q_2_load = load i4 %filt_1_Q_2_addr" [receiver.cpp:98]   --->   Operation 69 'load' 'filt_1_Q_2_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 70 [2/2] (2.32ns)   --->   "%filt_1_Q_2_load_1 = load i4 %filt_1_Q_2_addr_1" [receiver.cpp:98]   --->   Operation 70 'load' 'filt_1_Q_2_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%filt_1_Q_3_load = load i4 %filt_1_Q_3_addr" [receiver.cpp:98]   --->   Operation 71 'load' 'filt_1_Q_3_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 72 [2/2] (2.32ns)   --->   "%filt_1_Q_3_load_1 = load i4 %filt_1_Q_3_addr_1" [receiver.cpp:98]   --->   Operation 72 'load' 'filt_1_Q_3_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%filt_1_Q_4_load = load i4 %filt_1_Q_4_addr" [receiver.cpp:98]   --->   Operation 73 'load' 'filt_1_Q_4_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 74 [2/2] (2.32ns)   --->   "%filt_1_Q_4_load_1 = load i4 %filt_1_Q_4_addr_1" [receiver.cpp:98]   --->   Operation 74 'load' 'filt_1_Q_4_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 75 [2/2] (2.32ns)   --->   "%filt_1_Q_5_load = load i4 %filt_1_Q_5_addr" [receiver.cpp:98]   --->   Operation 75 'load' 'filt_1_Q_5_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 76 [2/2] (2.32ns)   --->   "%filt_1_Q_5_load_1 = load i4 %filt_1_Q_5_addr_1" [receiver.cpp:98]   --->   Operation 76 'load' 'filt_1_Q_5_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%filt_1_Q_6_load = load i4 %filt_1_Q_6_addr" [receiver.cpp:98]   --->   Operation 77 'load' 'filt_1_Q_6_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 78 [2/2] (2.32ns)   --->   "%filt_1_Q_6_load_1 = load i4 %filt_1_Q_6_addr_1" [receiver.cpp:98]   --->   Operation 78 'load' 'filt_1_Q_6_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 79 [2/2] (2.32ns)   --->   "%filt_1_Q_7_load = load i4 %filt_1_Q_7_addr" [receiver.cpp:98]   --->   Operation 79 'load' 'filt_1_Q_7_load' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 80 [2/2] (2.32ns)   --->   "%filt_1_Q_7_load_1 = load i4 %filt_1_Q_7_addr_1" [receiver.cpp:98]   --->   Operation 80 'load' 'filt_1_Q_7_load_1' <Predicate = (icmp_ln95)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_1 : Operation 81 [1/1] (1.87ns)   --->   "%add_ln95 = add i7 %i_1, i7 16" [receiver.cpp:95]   --->   Operation 81 'add' 'add_ln95' <Predicate = (icmp_ln95)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln95 = store i7 %add_ln95, i7 %i" [receiver.cpp:95]   --->   Operation 82 'store' 'store_ln95' <Predicate = (icmp_ln95)> <Delay = 1.58>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 167 'ret' 'ret_ln0' <Predicate = (!icmp_ln95)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.78>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%speclooptripcount_ln95 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6" [receiver.cpp:95]   --->   Operation 83 'speclooptripcount' 'speclooptripcount_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln95 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [receiver.cpp:95]   --->   Operation 84 'specloopname' 'specloopname_ln95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/2] (2.32ns)   --->   "%filt_1_I_load = load i4 %filt_1_I_addr" [receiver.cpp:97]   --->   Operation 85 'load' 'filt_1_I_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%filt_1_I_1_load = load i4 %filt_1_I_1_addr" [receiver.cpp:97]   --->   Operation 86 'load' 'filt_1_I_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 87 [1/1] (2.13ns)   --->   "%add_ln97 = add i18 %filt_1_I_1_load, i18 %filt_1_I_load" [receiver.cpp:97]   --->   Operation 87 'add' 'add_ln97' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i3 %lshr_ln7" [receiver.cpp:97]   --->   Operation 88 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%filt_2_I_addr = getelementptr i18 %filt_2_I, i64 0, i64 %zext_ln97" [receiver.cpp:97]   --->   Operation 89 'getelementptr' 'filt_2_I_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%filt_2_Q_addr = getelementptr i18 %filt_2_Q, i64 0, i64 %zext_ln97" [receiver.cpp:98]   --->   Operation 90 'getelementptr' 'filt_2_Q_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%filt_2_I_1_addr = getelementptr i18 %filt_2_I_1, i64 0, i64 %zext_ln97" [receiver.cpp:97]   --->   Operation 91 'getelementptr' 'filt_2_I_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%filt_2_Q_1_addr = getelementptr i18 %filt_2_Q_1, i64 0, i64 %zext_ln97" [receiver.cpp:98]   --->   Operation 92 'getelementptr' 'filt_2_Q_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%filt_2_I_2_addr = getelementptr i18 %filt_2_I_2, i64 0, i64 %zext_ln97" [receiver.cpp:97]   --->   Operation 93 'getelementptr' 'filt_2_I_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%filt_2_Q_2_addr = getelementptr i18 %filt_2_Q_2, i64 0, i64 %zext_ln97" [receiver.cpp:98]   --->   Operation 94 'getelementptr' 'filt_2_Q_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%filt_2_I_3_addr = getelementptr i18 %filt_2_I_3, i64 0, i64 %zext_ln97" [receiver.cpp:97]   --->   Operation 95 'getelementptr' 'filt_2_I_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%filt_2_Q_3_addr = getelementptr i18 %filt_2_Q_3, i64 0, i64 %zext_ln97" [receiver.cpp:98]   --->   Operation 96 'getelementptr' 'filt_2_Q_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%filt_2_I_4_addr = getelementptr i18 %filt_2_I_4, i64 0, i64 %zext_ln97" [receiver.cpp:97]   --->   Operation 97 'getelementptr' 'filt_2_I_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%filt_2_Q_4_addr = getelementptr i18 %filt_2_Q_4, i64 0, i64 %zext_ln97" [receiver.cpp:98]   --->   Operation 98 'getelementptr' 'filt_2_Q_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%filt_2_I_5_addr = getelementptr i18 %filt_2_I_5, i64 0, i64 %zext_ln97" [receiver.cpp:97]   --->   Operation 99 'getelementptr' 'filt_2_I_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%filt_2_Q_5_addr = getelementptr i18 %filt_2_Q_5, i64 0, i64 %zext_ln97" [receiver.cpp:98]   --->   Operation 100 'getelementptr' 'filt_2_Q_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%filt_2_I_6_addr = getelementptr i18 %filt_2_I_6, i64 0, i64 %zext_ln97" [receiver.cpp:97]   --->   Operation 101 'getelementptr' 'filt_2_I_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%filt_2_Q_6_addr = getelementptr i18 %filt_2_Q_6, i64 0, i64 %zext_ln97" [receiver.cpp:98]   --->   Operation 102 'getelementptr' 'filt_2_Q_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/2] (2.32ns)   --->   "%filt_1_I_2_load = load i4 %filt_1_I_2_addr" [receiver.cpp:97]   --->   Operation 103 'load' 'filt_1_I_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 104 [1/2] (2.32ns)   --->   "%filt_1_I_3_load = load i4 %filt_1_I_3_addr" [receiver.cpp:97]   --->   Operation 104 'load' 'filt_1_I_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 105 [1/1] (2.13ns)   --->   "%add_ln97_1 = add i18 %filt_1_I_3_load, i18 %filt_1_I_2_load" [receiver.cpp:97]   --->   Operation 105 'add' 'add_ln97_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/2] (2.32ns)   --->   "%filt_1_I_4_load = load i4 %filt_1_I_4_addr" [receiver.cpp:97]   --->   Operation 106 'load' 'filt_1_I_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 107 [1/2] (2.32ns)   --->   "%filt_1_I_5_load = load i4 %filt_1_I_5_addr" [receiver.cpp:97]   --->   Operation 107 'load' 'filt_1_I_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 108 [1/1] (2.13ns)   --->   "%add_ln97_2 = add i18 %filt_1_I_5_load, i18 %filt_1_I_4_load" [receiver.cpp:97]   --->   Operation 108 'add' 'add_ln97_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/2] (2.32ns)   --->   "%filt_1_I_6_load = load i4 %filt_1_I_6_addr" [receiver.cpp:97]   --->   Operation 109 'load' 'filt_1_I_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 110 [1/2] (2.32ns)   --->   "%filt_1_I_7_load = load i4 %filt_1_I_7_addr" [receiver.cpp:97]   --->   Operation 110 'load' 'filt_1_I_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 111 [1/1] (2.13ns)   --->   "%add_ln97_3 = add i18 %filt_1_I_7_load, i18 %filt_1_I_6_load" [receiver.cpp:97]   --->   Operation 111 'add' 'add_ln97_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/2] (2.32ns)   --->   "%filt_1_I_load_1 = load i4 %filt_1_I_addr_1" [receiver.cpp:97]   --->   Operation 112 'load' 'filt_1_I_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 113 [1/2] (2.32ns)   --->   "%filt_1_I_1_load_1 = load i4 %filt_1_I_1_addr_1" [receiver.cpp:97]   --->   Operation 113 'load' 'filt_1_I_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 114 [1/1] (2.13ns)   --->   "%add_ln97_4 = add i18 %filt_1_I_1_load_1, i18 %filt_1_I_load_1" [receiver.cpp:97]   --->   Operation 114 'add' 'add_ln97_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/2] (2.32ns)   --->   "%filt_1_I_2_load_1 = load i4 %filt_1_I_2_addr_1" [receiver.cpp:97]   --->   Operation 115 'load' 'filt_1_I_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 116 [1/2] (2.32ns)   --->   "%filt_1_I_3_load_1 = load i4 %filt_1_I_3_addr_1" [receiver.cpp:97]   --->   Operation 116 'load' 'filt_1_I_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 117 [1/1] (2.13ns)   --->   "%add_ln97_5 = add i18 %filt_1_I_3_load_1, i18 %filt_1_I_2_load_1" [receiver.cpp:97]   --->   Operation 117 'add' 'add_ln97_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/2] (2.32ns)   --->   "%filt_1_I_4_load_1 = load i4 %filt_1_I_4_addr_1" [receiver.cpp:97]   --->   Operation 118 'load' 'filt_1_I_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 119 [1/2] (2.32ns)   --->   "%filt_1_I_5_load_1 = load i4 %filt_1_I_5_addr_1" [receiver.cpp:97]   --->   Operation 119 'load' 'filt_1_I_5_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 120 [1/1] (2.13ns)   --->   "%add_ln97_6 = add i18 %filt_1_I_5_load_1, i18 %filt_1_I_4_load_1" [receiver.cpp:97]   --->   Operation 120 'add' 'add_ln97_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/2] (2.32ns)   --->   "%filt_1_I_6_load_1 = load i4 %filt_1_I_6_addr_1" [receiver.cpp:97]   --->   Operation 121 'load' 'filt_1_I_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 122 [1/2] (2.32ns)   --->   "%filt_1_I_7_load_1 = load i4 %filt_1_I_7_addr_1" [receiver.cpp:97]   --->   Operation 122 'load' 'filt_1_I_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 123 [1/1] (2.13ns)   --->   "%add_ln97_7 = add i18 %filt_1_I_7_load_1, i18 %filt_1_I_6_load_1" [receiver.cpp:97]   --->   Operation 123 'add' 'add_ln97_7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%filt_2_I_7_addr = getelementptr i18 %filt_2_I_7, i64 0, i64 %zext_ln97" [receiver.cpp:97]   --->   Operation 124 'getelementptr' 'filt_2_I_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (2.32ns)   --->   "%store_ln97 = store i18 %add_ln97, i3 %filt_2_I_addr" [receiver.cpp:97]   --->   Operation 125 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 126 [1/1] (2.32ns)   --->   "%store_ln97 = store i18 %add_ln97_1, i3 %filt_2_I_1_addr" [receiver.cpp:97]   --->   Operation 126 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 127 [1/1] (2.32ns)   --->   "%store_ln97 = store i18 %add_ln97_2, i3 %filt_2_I_2_addr" [receiver.cpp:97]   --->   Operation 127 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 128 [1/1] (2.32ns)   --->   "%store_ln97 = store i18 %add_ln97_3, i3 %filt_2_I_3_addr" [receiver.cpp:97]   --->   Operation 128 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 129 [1/1] (2.32ns)   --->   "%store_ln97 = store i18 %add_ln97_4, i3 %filt_2_I_4_addr" [receiver.cpp:97]   --->   Operation 129 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln97 = store i18 %add_ln97_5, i3 %filt_2_I_5_addr" [receiver.cpp:97]   --->   Operation 130 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 131 [1/1] (2.32ns)   --->   "%store_ln97 = store i18 %add_ln97_6, i3 %filt_2_I_6_addr" [receiver.cpp:97]   --->   Operation 131 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 132 [1/1] (2.32ns)   --->   "%store_ln97 = store i18 %add_ln97_7, i3 %filt_2_I_7_addr" [receiver.cpp:97]   --->   Operation 132 'store' 'store_ln97' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 133 [1/2] (2.32ns)   --->   "%filt_1_Q_load = load i4 %filt_1_Q_addr" [receiver.cpp:98]   --->   Operation 133 'load' 'filt_1_Q_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 134 [1/2] (2.32ns)   --->   "%filt_1_Q_load_1 = load i4 %filt_1_Q_addr_1" [receiver.cpp:98]   --->   Operation 134 'load' 'filt_1_Q_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 135 [1/2] (2.32ns)   --->   "%filt_1_Q_1_load = load i4 %filt_1_Q_1_addr" [receiver.cpp:98]   --->   Operation 135 'load' 'filt_1_Q_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 136 [1/1] (2.13ns)   --->   "%add_ln98 = add i18 %filt_1_Q_1_load, i18 %filt_1_Q_load" [receiver.cpp:98]   --->   Operation 136 'add' 'add_ln98' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/2] (2.32ns)   --->   "%filt_1_Q_1_load_1 = load i4 %filt_1_Q_1_addr_1" [receiver.cpp:98]   --->   Operation 137 'load' 'filt_1_Q_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 138 [1/1] (2.13ns)   --->   "%add_ln98_1 = add i18 %filt_1_Q_1_load_1, i18 %filt_1_Q_load_1" [receiver.cpp:98]   --->   Operation 138 'add' 'add_ln98_1' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/2] (2.32ns)   --->   "%filt_1_Q_2_load = load i4 %filt_1_Q_2_addr" [receiver.cpp:98]   --->   Operation 139 'load' 'filt_1_Q_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 140 [1/2] (2.32ns)   --->   "%filt_1_Q_2_load_1 = load i4 %filt_1_Q_2_addr_1" [receiver.cpp:98]   --->   Operation 140 'load' 'filt_1_Q_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 141 [1/2] (2.32ns)   --->   "%filt_1_Q_3_load = load i4 %filt_1_Q_3_addr" [receiver.cpp:98]   --->   Operation 141 'load' 'filt_1_Q_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 142 [1/1] (2.13ns)   --->   "%add_ln98_2 = add i18 %filt_1_Q_3_load, i18 %filt_1_Q_2_load" [receiver.cpp:98]   --->   Operation 142 'add' 'add_ln98_2' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/2] (2.32ns)   --->   "%filt_1_Q_3_load_1 = load i4 %filt_1_Q_3_addr_1" [receiver.cpp:98]   --->   Operation 143 'load' 'filt_1_Q_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 144 [1/1] (2.13ns)   --->   "%add_ln98_3 = add i18 %filt_1_Q_3_load_1, i18 %filt_1_Q_2_load_1" [receiver.cpp:98]   --->   Operation 144 'add' 'add_ln98_3' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/2] (2.32ns)   --->   "%filt_1_Q_4_load = load i4 %filt_1_Q_4_addr" [receiver.cpp:98]   --->   Operation 145 'load' 'filt_1_Q_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 146 [1/2] (2.32ns)   --->   "%filt_1_Q_4_load_1 = load i4 %filt_1_Q_4_addr_1" [receiver.cpp:98]   --->   Operation 146 'load' 'filt_1_Q_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 147 [1/2] (2.32ns)   --->   "%filt_1_Q_5_load = load i4 %filt_1_Q_5_addr" [receiver.cpp:98]   --->   Operation 147 'load' 'filt_1_Q_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 148 [1/1] (2.13ns)   --->   "%add_ln98_4 = add i18 %filt_1_Q_5_load, i18 %filt_1_Q_4_load" [receiver.cpp:98]   --->   Operation 148 'add' 'add_ln98_4' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/2] (2.32ns)   --->   "%filt_1_Q_5_load_1 = load i4 %filt_1_Q_5_addr_1" [receiver.cpp:98]   --->   Operation 149 'load' 'filt_1_Q_5_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 150 [1/1] (2.13ns)   --->   "%add_ln98_5 = add i18 %filt_1_Q_5_load_1, i18 %filt_1_Q_4_load_1" [receiver.cpp:98]   --->   Operation 150 'add' 'add_ln98_5' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/2] (2.32ns)   --->   "%filt_1_Q_6_load = load i4 %filt_1_Q_6_addr" [receiver.cpp:98]   --->   Operation 151 'load' 'filt_1_Q_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 152 [1/2] (2.32ns)   --->   "%filt_1_Q_6_load_1 = load i4 %filt_1_Q_6_addr_1" [receiver.cpp:98]   --->   Operation 152 'load' 'filt_1_Q_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 153 [1/2] (2.32ns)   --->   "%filt_1_Q_7_load = load i4 %filt_1_Q_7_addr" [receiver.cpp:98]   --->   Operation 153 'load' 'filt_1_Q_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 154 [1/1] (2.13ns)   --->   "%add_ln98_6 = add i18 %filt_1_Q_7_load, i18 %filt_1_Q_6_load" [receiver.cpp:98]   --->   Operation 154 'add' 'add_ln98_6' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/2] (2.32ns)   --->   "%filt_1_Q_7_load_1 = load i4 %filt_1_Q_7_addr_1" [receiver.cpp:98]   --->   Operation 155 'load' 'filt_1_Q_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 12> <RAM>
ST_2 : Operation 156 [1/1] (2.13ns)   --->   "%add_ln98_7 = add i18 %filt_1_Q_7_load_1, i18 %filt_1_Q_6_load_1" [receiver.cpp:98]   --->   Operation 156 'add' 'add_ln98_7' <Predicate = true> <Delay = 2.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%filt_2_Q_7_addr = getelementptr i18 %filt_2_Q_7, i64 0, i64 %zext_ln97" [receiver.cpp:98]   --->   Operation 157 'getelementptr' 'filt_2_Q_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (2.32ns)   --->   "%store_ln98 = store i18 %add_ln98, i3 %filt_2_Q_addr" [receiver.cpp:98]   --->   Operation 158 'store' 'store_ln98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln98 = store i18 %add_ln98_2, i3 %filt_2_Q_1_addr" [receiver.cpp:98]   --->   Operation 159 'store' 'store_ln98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 160 [1/1] (2.32ns)   --->   "%store_ln98 = store i18 %add_ln98_4, i3 %filt_2_Q_2_addr" [receiver.cpp:98]   --->   Operation 160 'store' 'store_ln98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln98 = store i18 %add_ln98_6, i3 %filt_2_Q_3_addr" [receiver.cpp:98]   --->   Operation 161 'store' 'store_ln98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 162 [1/1] (2.32ns)   --->   "%store_ln98 = store i18 %add_ln98_1, i3 %filt_2_Q_4_addr" [receiver.cpp:98]   --->   Operation 162 'store' 'store_ln98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln98 = store i18 %add_ln98_3, i3 %filt_2_Q_5_addr" [receiver.cpp:98]   --->   Operation 163 'store' 'store_ln98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 164 [1/1] (2.32ns)   --->   "%store_ln98 = store i18 %add_ln98_5, i3 %filt_2_Q_6_addr" [receiver.cpp:98]   --->   Operation 164 'store' 'store_ln98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln98 = store i18 %add_ln98_7, i3 %filt_2_Q_7_addr" [receiver.cpp:98]   --->   Operation 165 'store' 'store_ln98' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 18> <Depth = 6> <RAM>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln95 = br void %for.body132" [receiver.cpp:95]   --->   Operation 166 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.458ns
The critical path consists of the following:
	'alloca' operation ('i') [33]  (0.000 ns)
	'load' operation ('i', receiver.cpp:95) on local variable 'i' [37]  (0.000 ns)
	'add' operation ('add_ln95', receiver.cpp:95) [162]  (1.870 ns)
	'store' operation ('store_ln95', receiver.cpp:95) of variable 'add_ln95', receiver.cpp:95 on local variable 'i' [163]  (1.588 ns)

 <State 2>: 6.780ns
The critical path consists of the following:
	'load' operation ('filt_1_I_load', receiver.cpp:97) on array 'filt_1_I' [47]  (2.322 ns)
	'add' operation ('add_ln97', receiver.cpp:97) [50]  (2.136 ns)
	'store' operation ('store_ln97', receiver.cpp:97) of variable 'add_ln97', receiver.cpp:97 on array 'filt_2_I' [119]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
