## A Cycle-Level, Multi-Core CPU Trace Driven PCM-Based System Simulator
This simulator has been developed and used in following submission:
+ Improving phase change memory performance with data content aware access, **ISMM 2020**
+ Exploiting inter-and intra-memory asymmetries for data mapping in hybrid tiered-memories, **ISMM 2020**
+ Aging-aware request scheduling for non-volatile main memory, **ASP-DAC 2021**

### Dependencies:
+ C++17 and above
+ C++ Boost Library

