/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2020 MediaTek Inc.
 */

#ifndef __MIPI_CSI_TOP_CTRL_0_C_HEADER_H__
#define __MIPI_CSI_TOP_CTRL_0_C_HEADER_H__

#define CSI_CSR_TOP_CTRL 0x0000
#define CSR_TOP_CTRL_SHIFT 0
#define CSR_TOP_CTRL_MASK (0xffffffff << 0)

#define CSI_CSR_TOP_CK_EN 0x0004
#define RG_CSIRX_CSI_CK0_EN_SHIFT 0
#define RG_CSIRX_CSI_CK0_EN_MASK (0x1 << 0)
#define RG_CSIRX_APB_CK0_EN_SHIFT 1
#define RG_CSIRX_APB_CK0_EN_MASK (0x1 << 1)
#define RG_CSIRX_CSI_CK1_EN_SHIFT 4
#define RG_CSIRX_CSI_CK1_EN_MASK (0x1 << 4)
#define RG_CSIRX_APB_CK1_EN_SHIFT 5
#define RG_CSIRX_APB_CK1_EN_MASK (0x1 << 5)
#define RG_CSIRX_CSI_CK2_EN_SHIFT 8
#define RG_CSIRX_CSI_CK2_EN_MASK (0x1 << 8)
#define RG_CSIRX_APB_CK2_EN_SHIFT 9
#define RG_CSIRX_APB_CK2_EN_MASK (0x1 << 9)
#define RG_CSIRX_CSI_CK3_EN_SHIFT 12
#define RG_CSIRX_CSI_CK3_EN_MASK (0x1 << 12)
#define RG_CSIRX_APB_CK3_EN_SHIFT 13
#define RG_CSIRX_APB_CK3_EN_MASK (0x1 << 13)
#define RG_CSIRX_CSI_CK4_EN_SHIFT 16
#define RG_CSIRX_CSI_CK4_EN_MASK (0x1 << 16)
#define RG_CSIRX_APB_CK4_EN_SHIFT 17
#define RG_CSIRX_APB_CK4_EN_MASK (0x1 << 17)
#define RG_CSIRX_CSI_CK5_EN_SHIFT 20
#define RG_CSIRX_CSI_CK5_EN_MASK (0x1 << 20)
#define RG_CSIRX_APB_CK5_EN_SHIFT 21
#define RG_CSIRX_APB_CK5_EN_MASK (0x1 << 21)

#define CSI_CSR_TOP_SW_RESET_B 0x0008
#define CSR_TOP_SW_RESET_SHIFT 0
#define CSR_TOP_SW_RESET_MASK (0xffffffff << 0)

#define CSI_CSR_TOP_MUX_SEL 0x000c
#define CSR_CSI_TOP_MUX_SEL_SHIFT 0
#define CSR_CSI_TOP_MUX_SEL_MASK (0xffffffff << 0)

#define CSI_CSR_DBG_MUX_SEL 0x0010
#define CSR_CSI_DBG_MUX_SEL_SHIFT 0
#define CSR_CSI_DBG_MUX_SEL_MASK (0x1f << 0)
#define CSR_CSI_FM_MUX_SEL_SHIFT 8
#define CSR_CSI_FM_MUX_SEL_MASK (0xf << 8)

#define CSI_CSR_CSI2ISP_PRBS_CTRL 0x0014
#define CSR_CSIRX_PRBS_EN_SHIFT 0
#define CSR_CSIRX_PRBS_EN_MASK (0x3f << 0)
#define RO_CSIRX_PRBS_FAIL_SHIFT 16
#define RO_CSIRX_PRBS_FAIL_MASK (0x3f << 16)

#define CSI_CSR_PHYD_0_LANE_SWAP_OR_SEL 0x0018
#define REG_PHYD_0_TRIO0_LANE_SWAP_SEL_SHIFT 0
#define REG_PHYD_0_TRIO0_LANE_SWAP_SEL_MASK (0x3 << 0)
#define REG_PHYD_0_TRIO1_LANE_SWAP_SEL_SHIFT 2
#define REG_PHYD_0_TRIO1_LANE_SWAP_SEL_MASK (0x3 << 2)
#define REG_PHYD_0_TRIO2_LANE_SWAP_SEL_SHIFT 4
#define REG_PHYD_0_TRIO2_LANE_SWAP_SEL_MASK (0x3 << 4)
#define REG_PHYD_0_TRIO3_LANE_SWAP_SEL_SHIFT 6
#define REG_PHYD_0_TRIO3_LANE_SWAP_SEL_MASK (0x3 << 6)
#define REG_PHYD_0_DPHY_RX_LC0_SEL_SHIFT 8
#define REG_PHYD_0_DPHY_RX_LC0_SEL_MASK (0x7 << 8)
#define REG_PHYD_0_DPHY_RX_LC1_SEL_SHIFT 11
#define REG_PHYD_0_DPHY_RX_LC1_SEL_MASK (0x7 << 11)
#define REG_PHYD_0_DPHY_RX_LD0_SEL_SHIFT 14
#define REG_PHYD_0_DPHY_RX_LD0_SEL_MASK (0x7 << 14)
#define REG_PHYD_0_DPHY_RX_LD1_SEL_SHIFT 17
#define REG_PHYD_0_DPHY_RX_LD1_SEL_MASK (0x7 << 17)
#define REG_PHYD_0_DPHY_RX_LD2_SEL_SHIFT 20
#define REG_PHYD_0_DPHY_RX_LD2_SEL_MASK (0x7 << 20)
#define REG_PHYD_0_DPHY_RX_LD3_SEL_SHIFT 23
#define REG_PHYD_0_DPHY_RX_LD3_SEL_MASK (0x7 << 23)
#define REG_PHYD_0_CSI_RX_SECURE_SEL_SHIFT 26
#define REG_PHYD_0_CSI_RX_SECURE_SEL_MASK (0x1 << 26)
#define CSR_CSI_SPARE_REG_0_SHIFT 27
#define CSR_CSI_SPARE_REG_0_MASK (0x1f << 27)

#define CSI_CSR_PHYD_1_LANE_SWAP_OR_SEL 0x001c
#define REG_PHYD_1_TRIO0_LANE_SWAP_SEL_SHIFT 0
#define REG_PHYD_1_TRIO0_LANE_SWAP_SEL_MASK (0x3 << 0)
#define REG_PHYD_1_TRIO1_LANE_SWAP_SEL_SHIFT 2
#define REG_PHYD_1_TRIO1_LANE_SWAP_SEL_MASK (0x3 << 2)
#define REG_PHYD_1_TRIO2_LANE_SWAP_SEL_SHIFT 4
#define REG_PHYD_1_TRIO2_LANE_SWAP_SEL_MASK (0x3 << 4)
#define REG_PHYD_1_TRIO3_LANE_SWAP_SEL_SHIFT 6
#define REG_PHYD_1_TRIO3_LANE_SWAP_SEL_MASK (0x3 << 6)
#define REG_PHYD_1_DPHY_RX_LC0_SEL_SHIFT 8
#define REG_PHYD_1_DPHY_RX_LC0_SEL_MASK (0x7 << 8)
#define REG_PHYD_1_DPHY_RX_LC1_SEL_SHIFT 11
#define REG_PHYD_1_DPHY_RX_LC1_SEL_MASK (0x7 << 11)
#define REG_PHYD_1_DPHY_RX_LD0_SEL_SHIFT 14
#define REG_PHYD_1_DPHY_RX_LD0_SEL_MASK (0x7 << 14)
#define REG_PHYD_1_DPHY_RX_LD1_SEL_SHIFT 17
#define REG_PHYD_1_DPHY_RX_LD1_SEL_MASK (0x7 << 17)
#define REG_PHYD_1_DPHY_RX_LD2_SEL_SHIFT 20
#define REG_PHYD_1_DPHY_RX_LD2_SEL_MASK (0x7 << 20)
#define REG_PHYD_1_DPHY_RX_LD3_SEL_SHIFT 23
#define REG_PHYD_1_DPHY_RX_LD3_SEL_MASK (0x7 << 23)
#define REG_PHYD_1_CSI_RX_SECURE_SEL_SHIFT 26
#define REG_PHYD_1_CSI_RX_SECURE_SEL_MASK (0x1 << 26)
#define CSR_CSI_SPARE_REG_1_SHIFT 27
#define CSR_CSI_SPARE_REG_1_MASK (0x1f << 27)

#define CSI_CSR_PHYD_2_LANE_SWAP_OR_SEL 0x0020
#define REG_PHYD_2_TRIO0_LANE_SWAP_SEL_SHIFT 0
#define REG_PHYD_2_TRIO0_LANE_SWAP_SEL_MASK (0x3 << 0)
#define REG_PHYD_2_TRIO1_LANE_SWAP_SEL_SHIFT 2
#define REG_PHYD_2_TRIO1_LANE_SWAP_SEL_MASK (0x3 << 2)
#define REG_PHYD_2_TRIO2_LANE_SWAP_SEL_SHIFT 4
#define REG_PHYD_2_TRIO2_LANE_SWAP_SEL_MASK (0x3 << 4)
#define REG_PHYD_2_TRIO3_LANE_SWAP_SEL_SHIFT 6
#define REG_PHYD_2_TRIO3_LANE_SWAP_SEL_MASK (0x3 << 6)
#define REG_PHYD_2_DPHY_RX_LC0_SEL_SHIFT 8
#define REG_PHYD_2_DPHY_RX_LC0_SEL_MASK (0x7 << 8)
#define REG_PHYD_2_DPHY_RX_LC1_SEL_SHIFT 11
#define REG_PHYD_2_DPHY_RX_LC1_SEL_MASK (0x7 << 11)
#define REG_PHYD_2_DPHY_RX_LD0_SEL_SHIFT 14
#define REG_PHYD_2_DPHY_RX_LD0_SEL_MASK (0x7 << 14)
#define REG_PHYD_2_DPHY_RX_LD1_SEL_SHIFT 17
#define REG_PHYD_2_DPHY_RX_LD1_SEL_MASK (0x7 << 17)
#define REG_PHYD_2_DPHY_RX_LD2_SEL_SHIFT 20
#define REG_PHYD_2_DPHY_RX_LD2_SEL_MASK (0x7 << 20)
#define REG_PHYD_2_DPHY_RX_LD3_SEL_SHIFT 23
#define REG_PHYD_2_DPHY_RX_LD3_SEL_MASK (0x7 << 23)
#define REG_PHYD_2_CSI_RX_SECURE_SEL_SHIFT 26
#define REG_PHYD_2_CSI_RX_SECURE_SEL_MASK (0x1 << 26)
#define CSR_CSI_SPARE_REG_2_SHIFT 27
#define CSR_CSI_SPARE_REG_2_MASK (0x1f << 27)

#define CSI_CSR_PHYD_3_LANE_SWAP_OR_SEL 0x0024
#define REG_PHYD_3_TRIO0_LANE_SWAP_SEL_SHIFT 0
#define REG_PHYD_3_TRIO0_LANE_SWAP_SEL_MASK (0x3 << 0)
#define REG_PHYD_3_TRIO1_LANE_SWAP_SEL_SHIFT 2
#define REG_PHYD_3_TRIO1_LANE_SWAP_SEL_MASK (0x3 << 2)
#define REG_PHYD_3_TRIO2_LANE_SWAP_SEL_SHIFT 4
#define REG_PHYD_3_TRIO2_LANE_SWAP_SEL_MASK (0x3 << 4)
#define REG_PHYD_3_TRIO3_LANE_SWAP_SEL_SHIFT 6
#define REG_PHYD_3_TRIO3_LANE_SWAP_SEL_MASK (0x3 << 6)
#define REG_PHYD_3_DPHY_RX_LC0_SEL_SHIFT 8
#define REG_PHYD_3_DPHY_RX_LC0_SEL_MASK (0x7 << 8)
#define REG_PHYD_3_DPHY_RX_LC1_SEL_SHIFT 11
#define REG_PHYD_3_DPHY_RX_LC1_SEL_MASK (0x7 << 11)
#define REG_PHYD_3_DPHY_RX_LD0_SEL_SHIFT 14
#define REG_PHYD_3_DPHY_RX_LD0_SEL_MASK (0x7 << 14)
#define REG_PHYD_3_DPHY_RX_LD1_SEL_SHIFT 17
#define REG_PHYD_3_DPHY_RX_LD1_SEL_MASK (0x7 << 17)
#define REG_PHYD_3_DPHY_RX_LD2_SEL_SHIFT 20
#define REG_PHYD_3_DPHY_RX_LD2_SEL_MASK (0x7 << 20)
#define REG_PHYD_3_DPHY_RX_LD3_SEL_SHIFT 23
#define REG_PHYD_3_DPHY_RX_LD3_SEL_MASK (0x7 << 23)
#define REG_PHYD_3_CSI_RX_SECURE_SEL_SHIFT 26
#define REG_PHYD_3_CSI_RX_SECURE_SEL_MASK (0x1 << 26)
#define CSR_CSI_SPARE_REG_3_SHIFT 27
#define CSR_CSI_SPARE_REG_3_MASK (0x1f << 27)

#define CSI_CSR_PHYD_4_LANE_SWAP_OR_SEL 0x0028
#define REG_PHYD_4_TRIO0_LANE_SWAP_SEL_SHIFT 0
#define REG_PHYD_4_TRIO0_LANE_SWAP_SEL_MASK (0x3 << 0)
#define REG_PHYD_4_TRIO1_LANE_SWAP_SEL_SHIFT 2
#define REG_PHYD_4_TRIO1_LANE_SWAP_SEL_MASK (0x3 << 2)
#define REG_PHYD_4_TRIO2_LANE_SWAP_SEL_SHIFT 4
#define REG_PHYD_4_TRIO2_LANE_SWAP_SEL_MASK (0x3 << 4)
#define REG_PHYD_4_TRIO3_LANE_SWAP_SEL_SHIFT 6
#define REG_PHYD_4_TRIO3_LANE_SWAP_SEL_MASK (0x3 << 6)
#define REG_PHYD_4_DPHY_RX_LC0_SEL_SHIFT 8
#define REG_PHYD_4_DPHY_RX_LC0_SEL_MASK (0x7 << 8)
#define REG_PHYD_4_DPHY_RX_LC1_SEL_SHIFT 11
#define REG_PHYD_4_DPHY_RX_LC1_SEL_MASK (0x7 << 11)
#define REG_PHYD_4_DPHY_RX_LD0_SEL_SHIFT 14
#define REG_PHYD_4_DPHY_RX_LD0_SEL_MASK (0x7 << 14)
#define REG_PHYD_4_DPHY_RX_LD1_SEL_SHIFT 17
#define REG_PHYD_4_DPHY_RX_LD1_SEL_MASK (0x7 << 17)
#define REG_PHYD_4_DPHY_RX_LD2_SEL_SHIFT 20
#define REG_PHYD_4_DPHY_RX_LD2_SEL_MASK (0x7 << 20)
#define REG_PHYD_4_DPHY_RX_LD3_SEL_SHIFT 23
#define REG_PHYD_4_DPHY_RX_LD3_SEL_MASK (0x7 << 23)
#define REG_PHYD_4_CSI_RX_SECURE_SEL_SHIFT 26
#define REG_PHYD_4_CSI_RX_SECURE_SEL_MASK (0x1 << 26)
#define CSR_CSI_SPARE_REG_4_SHIFT 27
#define CSR_CSI_SPARE_REG_4_MASK (0x1f << 27)

#define CSI_CSR_PHYD_5_LANE_SWAP_OR_SEL 0x002c
#define REG_PHYD_5_TRIO0_LANE_SWAP_SEL_SHIFT 0
#define REG_PHYD_5_TRIO0_LANE_SWAP_SEL_MASK (0x3 << 0)
#define REG_PHYD_5_TRIO1_LANE_SWAP_SEL_SHIFT 2
#define REG_PHYD_5_TRIO1_LANE_SWAP_SEL_MASK (0x3 << 2)
#define REG_PHYD_5_TRIO2_LANE_SWAP_SEL_SHIFT 4
#define REG_PHYD_5_TRIO2_LANE_SWAP_SEL_MASK (0x3 << 4)
#define REG_PHYD_5_TRIO3_LANE_SWAP_SEL_SHIFT 6
#define REG_PHYD_5_TRIO3_LANE_SWAP_SEL_MASK (0x3 << 6)
#define REG_PHYD_5_DPHY_RX_LC0_SEL_SHIFT 8
#define REG_PHYD_5_DPHY_RX_LC0_SEL_MASK (0x7 << 8)
#define REG_PHYD_5_DPHY_RX_LC1_SEL_SHIFT 11
#define REG_PHYD_5_DPHY_RX_LC1_SEL_MASK (0x7 << 11)
#define REG_PHYD_5_DPHY_RX_LD0_SEL_SHIFT 14
#define REG_PHYD_5_DPHY_RX_LD0_SEL_MASK (0x7 << 14)
#define REG_PHYD_5_DPHY_RX_LD1_SEL_SHIFT 17
#define REG_PHYD_5_DPHY_RX_LD1_SEL_MASK (0x7 << 17)
#define REG_PHYD_5_DPHY_RX_LD2_SEL_SHIFT 20
#define REG_PHYD_5_DPHY_RX_LD2_SEL_MASK (0x7 << 20)
#define REG_PHYD_5_DPHY_RX_LD3_SEL_SHIFT 23
#define REG_PHYD_5_DPHY_RX_LD3_SEL_MASK (0x7 << 23)
#define REG_PHYD_5_CSI_RX_SECURE_SEL_SHIFT 26
#define REG_PHYD_5_CSI_RX_SECURE_SEL_MASK (0x1 << 26)
#define CSR_CSI_SPARE_REG_5_SHIFT 27
#define CSR_CSI_SPARE_REG_5_MASK (0x1f << 27)

#define CSI_CSR_FORMAL_TEST_RESERVED 0x0ffc
#define RO_CSI_CSR_FORMAL_TEST_RESERVED_SHIFT 0
#define RO_CSI_CSR_FORMAL_TEST_RESERVED_MASK (0xffffffff << 0)

#endif
