<html><body><samp><pre>
<!@TC:1706647801>
#Build: Synplify (R) Premier O-2018.09-SP1, Build 3588R, Nov 27 2018
#install: /vol/synopsys/fpga/O-2018.09-SP1
#OS: Linux 
#Hostname: clayface.ece.northwestern.edu

# Tue Jan 30 14:50:01 2024

#Implementation: rev_1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: clayface.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport89></a>Synopsys HDL Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1706647803> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: clayface.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport90></a>Synopsys Verilog Compiler, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1706647803> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1706647803> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1706647803> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/altera.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/cycloneive.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v" (library work)
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53001:16:53001:29:@N:CG334:@XP_MSG">altera_mf.v(53001)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53051:16:53051:28:@N:CG333:@XP_MSG">altera_mf.v(53051)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53060:16:53060:29:@N:CG334:@XP_MSG">altera_mf.v(53060)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53074:16:53074:28:@N:CG333:@XP_MSG">altera_mf.v(53074)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53221:20:53221:33:@N:CG334:@XP_MSG">altera_mf.v(53221)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53226:20:53226:32:@N:CG333:@XP_MSG">altera_mf.v(53226)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53229:20:53229:33:@N:CG334:@XP_MSG">altera_mf.v(53229)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53232:20:53232:32:@N:CG333:@XP_MSG">altera_mf.v(53232)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53346:20:53346:33:@N:CG334:@XP_MSG">altera_mf.v(53346)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53351:20:53351:32:@N:CG333:@XP_MSG">altera_mf.v(53351)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53354:20:53354:33:@N:CG334:@XP_MSG">altera_mf.v(53354)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53357:20:53357:32:@N:CG333:@XP_MSG">altera_mf.v(53357)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53446:20:53446:33:@N:CG334:@XP_MSG">altera_mf.v(53446)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53451:20:53451:32:@N:CG333:@XP_MSG">altera_mf.v(53451)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53454:20:53454:33:@N:CG334:@XP_MSG">altera_mf.v(53454)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53457:20:53457:32:@N:CG333:@XP_MSG">altera_mf.v(53457)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53545:20:53545:33:@N:CG334:@XP_MSG">altera_mf.v(53545)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53550:20:53550:32:@N:CG333:@XP_MSG">altera_mf.v(53550)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53553:20:53553:33:@N:CG334:@XP_MSG">altera_mf.v(53553)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53556:20:53556:32:@N:CG333:@XP_MSG">altera_mf.v(53556)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53642:20:53642:33:@N:CG334:@XP_MSG">altera_mf.v(53642)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53647:20:53647:32:@N:CG333:@XP_MSG">altera_mf.v(53647)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53650:20:53650:33:@N:CG334:@XP_MSG">altera_mf.v(53650)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53653:20:53653:32:@N:CG333:@XP_MSG">altera_mf.v(53653)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53861:12:53861:25:@N:CG334:@XP_MSG">altera_mf.v(53861)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:53875:12:53875:24:@N:CG333:@XP_MSG">altera_mf.v(53875)</a><!@TM:1706647803> | Read directive translate_on.
@N:<a href="@N:CG334:@XP_HELP">CG334</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54140:12:54140:25:@N:CG334:@XP_MSG">altera_mf.v(54140)</a><!@TM:1706647803> | Read directive translate_off.
@N:<a href="@N:CG333:@XP_HELP">CG333</a> : <a href="/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_mf.v:54154:12:54154:24:@N:CG333:@XP_MSG">altera_mf.v(54154)</a><!@TM:1706647803> | Read directive translate_on.
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_lpm.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/altera/quartus_prime181/altera_primitives.v" (library work)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/synip/hcei/zceistubs.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/vol/synopsys/fpga/O-2018.09-SP1/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/grayscale_top.sv" (library work)
@I::"/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/grayscale.sv" (library work)
@I::"/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv" (library work)
Verilog syntax check successful!
Selecting top level module grayscale_top
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/grayscale.sv:2:7:2:16:@N:CG364:@XP_MSG">grayscale.sv(2)</a><!@TM:1706647803> | Synthesizing module grayscale in library work.
Running optimization stage 1 on grayscale .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:2:7:2:11:@N:CG364:@XP_MSG">fifo.sv(2)</a><!@TM:1706647803> | Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000011000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000100000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000110
   Generated name = fifo_24s_32s_6s
Running optimization stage 1 on fifo_24s_32s_6s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:2:7:2:11:@N:CG364:@XP_MSG">fifo.sv(2)</a><!@TM:1706647803> | Synthesizing module fifo in library work.

	FIFO_DATA_WIDTH=32'b00000000000000000000000000001000
	FIFO_BUFFER_SIZE=32'b00000000000000000000000000100000
	FIFO_ADDR_WIDTH=32'b00000000000000000000000000000110
   Generated name = fifo_8s_32s_6s
Running optimization stage 1 on fifo_8s_32s_6s .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/grayscale_top.sv:2:7:2:20:@N:CG364:@XP_MSG">grayscale_top.sv(2)</a><!@TM:1706647803> | Synthesizing module grayscale_top in library work.
Running optimization stage 1 on grayscale_top .......

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 79MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 30 14:50:01 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: clayface.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport91></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1706647803> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 30 14:50:01 2024

###########################################################]

Finished Containment srs generation. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Divided design in to 1 groups
Log file for distribution node work.grayscale_top.verilog  <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log:@XP_FILE">distcomp0.log</a>
Compiling work_grayscale_top_verilog as a separate process
Compilation of node work.grayscale_top finished successfully.Real start time 0h:00m:00s, Real end time = 0h:00m:01s, Total real run time = 0h:00m:01s

Distributed Compiler Report
***************************

DP Name                        Status      Start time     End Time       Total Real Time     Log File                                                                                                             
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
work.grayscale_top.verilog     Success     0h:00m:00s     0h:00m:01s     0h:00m:01s          /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/synwork//distcomp/distcomp0/distcomp0.log
==================================================================================================================================================================================================================
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: clayface.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport92></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1706647803> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 30 14:50:03 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 30 14:50:03 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1706647801>
###########################################################[

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: clayface.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=compilerReport93></a>Synopsys Synopsys Netlist Linker, Version comp2018q4p1, Build 004R, Built Nov 27 2018 21:19:49</a>

@N: : <!@TM:1706647804> | Running in 64-bit mode 

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Jan 30 14:50:04 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1706647801>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1706647801>
# Tue Jan 30 14:50:04 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: clayface.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport94></a>Synopsys Intel FPGA Technology Pre-mapping, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 99MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1706647805> | No constraint file specified. 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1706647805> | Setting synthesis effort to medium for the design 
Linked File:  <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top_scck.rpt:@XP_FILE">grayscale_top_scck.rpt</a>
Printing clock  summary report in "/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top_scck.rpt" file 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1706647805> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1706647805> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1706647805> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1706647805> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1706647805> | Setting synthesis effort to medium for the design 

Finished Clear Box Flow. (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)

@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1706647805> | UMR3 is only supported for HAPS-80. 
@N:<a href="@N:MH105:@XP_HELP">MH105</a> : <!@TM:1706647805> | UMR3 is only supported for HAPS-80. 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)



<a name=mapperReport95></a>Clock Summary</a>
******************

          Start                   Requested     Requested     Clock        Clock                     Clock
Level     Clock                   Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------
0 -       System                  1.0 MHz       1000.000      system       system_clkgroup           0    
                                                                                                          
0 -       grayscale_top|clock     304.4 MHz     3.286         inferred     Autoconstr_clkgroup_0     99   
==========================================================================================================



Clock Load Summary
***********************

                        Clock     Source          Clock Pin                           Non-clock Pin     Non-clock Pin
Clock                   Load      Pin             Seq Example                         Seq Example       Comb Example 
---------------------------------------------------------------------------------------------------------------------
System                  0         -               -                                   -                 -            
                                                                                                                     
grayscale_top|clock     99        clock(port)     fifo_out_inst.fifo_buf[7:0].CLK     -                 -            
=====================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/grayscale.sv:18:0:18:9:@W:MT529:@XP_MSG">grayscale.sv(18)</a><!@TM:1706647805> | Found inferred clock grayscale_top|clock which controls 99 sequential elements including grayscale_inst.gs[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1706647805> | Writing default property annotation file /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top.sap. 

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 118MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 31MB peak: 118MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan 30 14:50:05 2024

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1706647801>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1706647801>
# Tue Jan 30 14:50:05 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.9 (Ootpa)
Hostname: clayface.ece.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 126575
max stack size: 8388608 (bytes)


Implementation : rev_1
<a name=mapperReport96></a>Synopsys Intel FPGA Technology Mapper, Version maprc, Build 4745R, Built Nov 27 2018 21:14:52</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1706647807> | Setting synthesis effort to medium for the design 
@N:<a href="@N:MF915:@XP_HELP">MF915</a> : <!@TM:1706647807> | Option synthesis_strategy=advanced is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1706647807> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1706647807> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

<font color=#A52A2A>@W:<a href="@W:FA406:@XP_HELP">FA406</a> : <!@TM:1706647807> | Environment variable QUARTUS_ROOTDIR not set. Cannot determine PAR version.</font> 
@N:<a href="@N:MF284:@XP_HELP">MF284</a> : <!@TM:1706647807> | Setting synthesis effort to medium for the design 


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 115MB peak: 117MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1706647807> | Auto Constrain mode is enabled 
@N:<a href="@N:MF236:@XP_HELP">MF236</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/grayscale.sv:38:61:38:150:@N:MF236:@XP_MSG">grayscale.sv(38)</a><!@TM:1706647807> | Generating a type div divider 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)

@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[0] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[1] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[2] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[3] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[4] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[5] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[6] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[7] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[8] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[9] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[10] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[11] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[12] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[13] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[14] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[15] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[16] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[17] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[18] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[19] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[20] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[21] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[22] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance fifo_in_inst.dout[23] (in view: work.grayscale_top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance dout[0] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Boundary register dout[0] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance dout[1] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Boundary register dout[1] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance dout[2] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Boundary register dout[2] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance dout[3] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Boundary register dout[3] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance dout[4] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Boundary register dout[4] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance dout[5] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Boundary register dout[5] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance dout[6] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Boundary register dout[6] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N:<a href="@N:BN362:@XP_HELP">BN362</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@N:BN362:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Removing sequential instance dout[7] (in view: work.fifo_8s_32s_6s(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Boundary register dout[7] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:1706647807> | RAM fifo_in_inst.fifo_buf[23:0] (in view: work.grayscale_top(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
<font color=#A52A2A>@W:<a href="@W:FX107:@XP_HELP">FX107</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:35:4:35:13:@W:FX107:@XP_MSG">fifo.sv(35)</a><!@TM:1706647807> | RAM fifo_buf[7:0] (in view: work.fifo_8s_32s_6s(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.</font>
@A:<a href="@A:BN291:@XP_HELP">BN291</a> : <a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/sv/fifo.sv:50:4:50:13:@A:BN291:@XP_MSG">fifo.sv(50)</a><!@TM:1706647807> | Boundary register dout[7:0] (in view: work.fifo_8s_32s_6s(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 117MB)


Starting gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 119MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 118MB peak: 119MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 152MB)


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 152MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 152MB)



@S |Clock Optimization Summary


<a name=clockReport97></a>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 37 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
<a href="@|S:clock_in@|E:fifo_out_inst.empty@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       clock_in            cycloneive_io_ibuf     37         fifo_out_inst.empty
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]



Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 152MB)

Writing Analyst data base /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/synwork/grayscale_top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 152MB)

Writing Verilog Netlist and constraint files
Writing .vqm output for Quartus

Writing scf file... (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 152MB)

@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1706647807> | The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns. 
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1706647807> | Synopsys Constraint File capacitance units using default value of 1pF  
Writing FDC file /home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top_synplify.fdc

Finished Writing Verilog Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 123MB peak: 152MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 152MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1706647807> | Found inferred clock grayscale_top|clock with period 11.42ns. Please declare a user-defined clock on port clock.</font> 


<a name=timingReport98></a>##### START OF TIMING REPORT #####[</a>
<a name=99></a># Timing Report written on Tue Jan 30 14:50:06 2024</a>
#


Top view:               grayscale_top
Requested Frequency:    87.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1706647807> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1706647807> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary100></a>Performance Summary</a>
*******************


Worst slack in design: -2.016

                        Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock          Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------
grayscale_top|clock     87.5 MHz      74.4 MHz      11.422        13.438        -2.016     inferred     Autoconstr_clkgroup_0
=============================================================================================================================





<a name=clockRelationships101></a>Clock Relationships</a>
*******************

Clocks                                    |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------
Starting             Ending               |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------
grayscale_top|clock  grayscale_top|clock  |  11.422      -2.016  |  No paths    -      |  No paths    -      |  No paths    -    
=================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo102></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport103></a>Detailed Report for Clock: grayscale_top|clock</a>
====================================



<a name=startingSlack104></a>Starting Points with Worst Slack</a>
********************************

                          Starting                                                                             Arrival           
Instance                  Reference               Type                              Pin         Net            Time        Slack 
                          Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------
fifo_in_inst.fifo_buf     grayscale_top|clock     synplicity_altsyncram_RAM_R_W     q_b[16]     in_dout_16     4.154       -2.016
fifo_in_inst.fifo_buf     grayscale_top|clock     synplicity_altsyncram_RAM_R_W     q_b[8]      in_dout_8      4.154       -2.005
fifo_in_inst.fifo_buf     grayscale_top|clock     synplicity_altsyncram_RAM_R_W     q_b[17]     in_dout_17     4.154       -1.950
fifo_in_inst.fifo_buf     grayscale_top|clock     synplicity_altsyncram_RAM_R_W     q_b[9]      in_dout_9      4.154       -1.944
fifo_in_inst.fifo_buf     grayscale_top|clock     synplicity_altsyncram_RAM_R_W     q_b[18]     in_dout_18     4.154       -1.884
fifo_in_inst.fifo_buf     grayscale_top|clock     synplicity_altsyncram_RAM_R_W     q_b[10]     in_dout_10     4.154       -1.878
fifo_in_inst.fifo_buf     grayscale_top|clock     synplicity_altsyncram_RAM_R_W     q_b[19]     in_dout_19     4.154       -1.818
fifo_in_inst.fifo_buf     grayscale_top|clock     synplicity_altsyncram_RAM_R_W     q_b[11]     in_dout_11     4.154       -1.812
fifo_in_inst.fifo_buf     grayscale_top|clock     synplicity_altsyncram_RAM_R_W     q_b[20]     in_dout_20     4.154       -1.752
fifo_in_inst.fifo_buf     grayscale_top|clock     synplicity_altsyncram_RAM_R_W     q_b[12]     in_dout_12     4.154       -1.746
=================================================================================================================================


<a name=endingSlack105></a>Ending Points with Worst Slack</a>
******************************

                             Starting                                                                  Required           
Instance                     Reference               Type       Pin     Net                            Time         Slack 
                             Clock                                                                                        
--------------------------------------------------------------------------------------------------------------------------
grayscale_inst.gs[0]         grayscale_top|clock     dffeas     d       gs_1_0_0__g0_i_x4              11.949       -2.016
grayscale_inst.gs[1]         grayscale_top|clock     dffeas     d       mult1_un68_sum_add3            11.949       -1.233
grayscale_inst.gs[2]         grayscale_top|clock     dffeas     d       mult1_un61_sum_add3            11.949       -0.237
grayscale_inst.gs[3]         grayscale_top|clock     dffeas     d       mult1_un54_sum_add3            11.949       0.791 
grayscale_inst.gs[4]         grayscale_top|clock     dffeas     d       mult1_un47_sum_carry_2         11.949       1.802 
grayscale_inst.gs[5]         grayscale_top|clock     dffeas     d       mult1_un40_sum_m_combout_0     11.949       3.145 
grayscale_inst.gs[7]         grayscale_top|clock     dffeas     d       gs_1_0_7__m3                   11.949       3.907 
grayscale_inst.gs[6]         grayscale_top|clock     dffeas     d       gs_1_0_6__g2                   11.949       4.388 
fifo_out_inst.wr_addr[3]     grayscale_top|clock     dffeas     d       un19_wr_addr_t_sum3_0_g0       11.949       7.090 
fifo_out_inst.wr_addr[4]     grayscale_top|clock     dffeas     d       un19_wr_addr_t_sum4_0_g0       11.949       7.364 
==========================================================================================================================



<a name=worstPaths106></a>Worst Path Information</a>
<a href="/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top.srr:srsf/home/sfs6562/CE495-Digital-design-and-Verification/hw3/grayscale/syn/rev_1/grayscale_top.srs:fp:44998:56446:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      11.422
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.949

    - Propagation time:                      13.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.016

    Number of logic level(s):                23
    Starting point:                          fifo_in_inst.fifo_buf / q_b[16]
    Ending point:                            grayscale_inst.gs[0] / d
    The start point is clocked by            grayscale_top|clock [rising] on pin clock0
    The end   point is clocked by            grayscale_top|clock [rising] on pin clk

Instance / Net                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                    Type                              Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_in_inst.fifo_buf                                                   synplicity_altsyncram_RAM_R_W     q_b[16]     Out     4.154     4.154       -         
in_dout_16                                                              Net                               -           -       0.326     -           1         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             datab       In      -         4.480       -         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cin         In      -         4.989       -         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cin         In      -         5.055       -         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cout        Out     0.066     5.121       -         
un2_gs_c_0_carry_2                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             cin         In      -         5.121       -         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             cout        Out     0.066     5.187       -         
un2_gs_c_0_carry_3                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb             cin         In      -         5.187       -         
grayscale_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb             cout        Out     0.066     5.253       -         
un2_gs_c_0_carry_4                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add5                                          cycloneive_lcell_comb             cin         In      -         5.253       -         
grayscale_inst.un2_gs_c_0_add5                                          cycloneive_lcell_comb             cout        Out     0.066     5.319       -         
un2_gs_c_0_carry_5                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add6                                          cycloneive_lcell_comb             cin         In      -         5.319       -         
grayscale_inst.un2_gs_c_0_add6                                          cycloneive_lcell_comb             cout        Out     0.066     5.385       -         
un2_gs_c_0_carry_6                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add7                                          cycloneive_lcell_comb             cin         In      -         5.385       -         
grayscale_inst.un2_gs_c_0_add7                                          cycloneive_lcell_comb             cout        Out     0.066     5.451       -         
un2_gs_c_0_add7_cout                                                    Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add7_term                                     cycloneive_lcell_comb             cin         In      -         5.451       -         
grayscale_inst.un2_gs_c_0_add7_term                                     cycloneive_lcell_comb             combout     Out     0.000     5.451       -         
un2_gs_c_0[8]                                                           Net                               -           -       0.652     -           1         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             datab       In      -         6.102       -         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cout        Out     0.509     6.611       -         
un2_gs_c_add8_cout                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             cin         In      -         6.611       -         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             combout     Out     0.000     6.611       -         
CO0                                                                     Net                               -           -       0.513     -           9         
grayscale_inst.un2_gs_c_add7_RNIOPDV                                    cycloneive_lcell_comb             dataa       In      -         7.124       -         
grayscale_inst.un2_gs_c_add7_RNIOPDV                                    cycloneive_lcell_comb             combout     Out     0.437     7.561       -         
SUM_6_0_a2[1]                                                           Net                               -           -       0.326     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb             datad       In      -         7.887       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb             combout     Out     0.155     8.042       -         
mult1_un40_sum_1_anc2                                                   Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             datac       In      -         8.375       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             combout     Out     0.429     8.804       -         
mult1_un40_sum_m[2]                                                     Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             dataa       In      -         9.137       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     9.635       -         
mult1_un47_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cin         In      -         9.635       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cout        Out     0.066     9.701       -         
mult1_un47_sum_add2_cout                                                Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             cin         In      -         9.701       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             combout     Out     0.000     9.701       -         
mult1_un47_sum_carry_2                                                  Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             dataa       In      -         10.147      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     10.645      -         
mult1_un54_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             cin         In      -         10.645      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             combout     Out     0.000     10.645      -         
mult1_un54_sum_add2                                                     Net                               -           -       0.652     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             datab       In      -         11.297      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             combout     Out     0.443     11.740      -         
mult1_un61_sum_add3                                                     Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             dataa       In      -         12.187      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             combout     Out     0.437     12.624      -         
mult1_un68_sum_add1                                                     Net                               -           -       0.432     -           2         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             datac       In      -         13.055      -         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             combout     Out     0.429     13.484      -         
gs_1_0_0__g0_i_x4_a                                                     Net                               -           -       0.326     -           1         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             datad       In      -         13.810      -         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             combout     Out     0.155     13.965      -         
gs_1_0_0__g0_i_x4                                                       Net                               -           -       0.000     -           1         
grayscale_inst.gs[0]                                                    dffeas                            d           In      -         13.965      -         
==============================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.438 is 8.654(64.4%) logic and 4.784(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.422
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.949

    - Propagation time:                      13.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.016

    Number of logic level(s):                23
    Starting point:                          fifo_in_inst.fifo_buf / q_b[16]
    Ending point:                            grayscale_inst.gs[0] / d
    The start point is clocked by            grayscale_top|clock [rising] on pin clock0
    The end   point is clocked by            grayscale_top|clock [rising] on pin clk

Instance / Net                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                    Type                              Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_in_inst.fifo_buf                                                   synplicity_altsyncram_RAM_R_W     q_b[16]     Out     4.154     4.154       -         
in_dout_16                                                              Net                               -           -       0.326     -           1         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             datab       In      -         4.480       -         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cin         In      -         4.989       -         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             combout     Out     0.000     4.989       -         
un2_gs_c_0_add1                                                         Net                               -           -       0.652     -           1         
grayscale_inst.un2_gs_c_add1                                            cycloneive_lcell_comb             datab       In      -         5.640       -         
grayscale_inst.un2_gs_c_add1                                            cycloneive_lcell_comb             cout        Out     0.509     6.149       -         
un2_gs_c_carry_1                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add2                                            cycloneive_lcell_comb             cin         In      -         6.149       -         
grayscale_inst.un2_gs_c_add2                                            cycloneive_lcell_comb             cout        Out     0.066     6.215       -         
un2_gs_c_carry_2                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             cin         In      -         6.215       -         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             cout        Out     0.066     6.281       -         
un2_gs_c_carry_3                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cin         In      -         6.281       -         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cout        Out     0.066     6.347       -         
un2_gs_c_carry_4                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cin         In      -         6.347       -         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cin         In      -         6.413       -         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cin         In      -         6.479       -         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cin         In      -         6.545       -         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             cin         In      -         6.611       -         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             combout     Out     0.000     6.611       -         
CO0                                                                     Net                               -           -       0.513     -           9         
grayscale_inst.un2_gs_c_add7_RNIOPDV                                    cycloneive_lcell_comb             dataa       In      -         7.124       -         
grayscale_inst.un2_gs_c_add7_RNIOPDV                                    cycloneive_lcell_comb             combout     Out     0.437     7.561       -         
SUM_6_0_a2[1]                                                           Net                               -           -       0.326     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb             datad       In      -         7.887       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb             combout     Out     0.155     8.042       -         
mult1_un40_sum_1_anc2                                                   Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             datac       In      -         8.375       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             combout     Out     0.429     8.804       -         
mult1_un40_sum_m[2]                                                     Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             dataa       In      -         9.137       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     9.635       -         
mult1_un47_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cin         In      -         9.635       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cout        Out     0.066     9.701       -         
mult1_un47_sum_add2_cout                                                Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             cin         In      -         9.701       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             combout     Out     0.000     9.701       -         
mult1_un47_sum_carry_2                                                  Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             dataa       In      -         10.147      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     10.645      -         
mult1_un54_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             cin         In      -         10.645      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             combout     Out     0.000     10.645      -         
mult1_un54_sum_add2                                                     Net                               -           -       0.652     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             datab       In      -         11.297      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             combout     Out     0.443     11.740      -         
mult1_un61_sum_add3                                                     Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             dataa       In      -         12.187      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             combout     Out     0.437     12.624      -         
mult1_un68_sum_add1                                                     Net                               -           -       0.432     -           2         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             datac       In      -         13.055      -         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             combout     Out     0.429     13.484      -         
gs_1_0_0__g0_i_x4_a                                                     Net                               -           -       0.326     -           1         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             datad       In      -         13.810      -         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             combout     Out     0.155     13.965      -         
gs_1_0_0__g0_i_x4                                                       Net                               -           -       0.000     -           1         
grayscale_inst.gs[0]                                                    dffeas                            d           In      -         13.965      -         
==============================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.438 is 8.654(64.4%) logic and 4.784(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.422
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.949

    - Propagation time:                      13.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.016

    Number of logic level(s):                23
    Starting point:                          fifo_in_inst.fifo_buf / q_b[16]
    Ending point:                            grayscale_inst.gs[0] / d
    The start point is clocked by            grayscale_top|clock [rising] on pin clock0
    The end   point is clocked by            grayscale_top|clock [rising] on pin clk

Instance / Net                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                    Type                              Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_in_inst.fifo_buf                                                   synplicity_altsyncram_RAM_R_W     q_b[16]     Out     4.154     4.154       -         
in_dout_16                                                              Net                               -           -       0.326     -           1         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             datab       In      -         4.480       -         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cin         In      -         4.989       -         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cin         In      -         5.055       -         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             combout     Out     0.000     5.055       -         
un2_gs_c_0_add2                                                         Net                               -           -       0.652     -           1         
grayscale_inst.un2_gs_c_add2                                            cycloneive_lcell_comb             datab       In      -         5.706       -         
grayscale_inst.un2_gs_c_add2                                            cycloneive_lcell_comb             cout        Out     0.509     6.215       -         
un2_gs_c_carry_2                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             cin         In      -         6.215       -         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             cout        Out     0.066     6.281       -         
un2_gs_c_carry_3                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cin         In      -         6.281       -         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cout        Out     0.066     6.347       -         
un2_gs_c_carry_4                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cin         In      -         6.347       -         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cin         In      -         6.413       -         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cin         In      -         6.479       -         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cin         In      -         6.545       -         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             cin         In      -         6.611       -         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             combout     Out     0.000     6.611       -         
CO0                                                                     Net                               -           -       0.513     -           9         
grayscale_inst.un2_gs_c_add7_RNIOPDV                                    cycloneive_lcell_comb             dataa       In      -         7.124       -         
grayscale_inst.un2_gs_c_add7_RNIOPDV                                    cycloneive_lcell_comb             combout     Out     0.437     7.561       -         
SUM_6_0_a2[1]                                                           Net                               -           -       0.326     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb             datad       In      -         7.887       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb             combout     Out     0.155     8.042       -         
mult1_un40_sum_1_anc2                                                   Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             datac       In      -         8.375       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             combout     Out     0.429     8.804       -         
mult1_un40_sum_m[2]                                                     Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             dataa       In      -         9.137       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     9.635       -         
mult1_un47_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cin         In      -         9.635       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cout        Out     0.066     9.701       -         
mult1_un47_sum_add2_cout                                                Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             cin         In      -         9.701       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             combout     Out     0.000     9.701       -         
mult1_un47_sum_carry_2                                                  Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             dataa       In      -         10.147      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     10.645      -         
mult1_un54_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             cin         In      -         10.645      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             combout     Out     0.000     10.645      -         
mult1_un54_sum_add2                                                     Net                               -           -       0.652     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             datab       In      -         11.297      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             combout     Out     0.443     11.740      -         
mult1_un61_sum_add3                                                     Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             dataa       In      -         12.187      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             combout     Out     0.437     12.624      -         
mult1_un68_sum_add1                                                     Net                               -           -       0.432     -           2         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             datac       In      -         13.055      -         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             combout     Out     0.429     13.484      -         
gs_1_0_0__g0_i_x4_a                                                     Net                               -           -       0.326     -           1         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             datad       In      -         13.810      -         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             combout     Out     0.155     13.965      -         
gs_1_0_0__g0_i_x4                                                       Net                               -           -       0.000     -           1         
grayscale_inst.gs[0]                                                    dffeas                            d           In      -         13.965      -         
==============================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.438 is 8.654(64.4%) logic and 4.784(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.422
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.949

    - Propagation time:                      13.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.016

    Number of logic level(s):                23
    Starting point:                          fifo_in_inst.fifo_buf / q_b[16]
    Ending point:                            grayscale_inst.gs[0] / d
    The start point is clocked by            grayscale_top|clock [rising] on pin clock0
    The end   point is clocked by            grayscale_top|clock [rising] on pin clk

Instance / Net                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                    Type                              Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_in_inst.fifo_buf                                                   synplicity_altsyncram_RAM_R_W     q_b[16]     Out     4.154     4.154       -         
in_dout_16                                                              Net                               -           -       0.326     -           1         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             datab       In      -         4.480       -         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cin         In      -         4.989       -         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cin         In      -         5.055       -         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cout        Out     0.066     5.121       -         
un2_gs_c_0_carry_2                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             cin         In      -         5.121       -         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             combout     Out     0.000     5.121       -         
un2_gs_c_0_add3                                                         Net                               -           -       0.652     -           1         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             datab       In      -         5.772       -         
grayscale_inst.un2_gs_c_add3                                            cycloneive_lcell_comb             cout        Out     0.509     6.281       -         
un2_gs_c_carry_3                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cin         In      -         6.281       -         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cout        Out     0.066     6.347       -         
un2_gs_c_carry_4                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cin         In      -         6.347       -         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cin         In      -         6.413       -         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cin         In      -         6.479       -         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cin         In      -         6.545       -         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             cin         In      -         6.611       -         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             combout     Out     0.000     6.611       -         
CO0                                                                     Net                               -           -       0.513     -           9         
grayscale_inst.un2_gs_c_add7_RNIOPDV                                    cycloneive_lcell_comb             dataa       In      -         7.124       -         
grayscale_inst.un2_gs_c_add7_RNIOPDV                                    cycloneive_lcell_comb             combout     Out     0.437     7.561       -         
SUM_6_0_a2[1]                                                           Net                               -           -       0.326     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb             datad       In      -         7.887       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb             combout     Out     0.155     8.042       -         
mult1_un40_sum_1_anc2                                                   Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             datac       In      -         8.375       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             combout     Out     0.429     8.804       -         
mult1_un40_sum_m[2]                                                     Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             dataa       In      -         9.137       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     9.635       -         
mult1_un47_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cin         In      -         9.635       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cout        Out     0.066     9.701       -         
mult1_un47_sum_add2_cout                                                Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             cin         In      -         9.701       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             combout     Out     0.000     9.701       -         
mult1_un47_sum_carry_2                                                  Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             dataa       In      -         10.147      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     10.645      -         
mult1_un54_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             cin         In      -         10.645      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             combout     Out     0.000     10.645      -         
mult1_un54_sum_add2                                                     Net                               -           -       0.652     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             datab       In      -         11.297      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             combout     Out     0.443     11.740      -         
mult1_un61_sum_add3                                                     Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             dataa       In      -         12.187      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             combout     Out     0.437     12.624      -         
mult1_un68_sum_add1                                                     Net                               -           -       0.432     -           2         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             datac       In      -         13.055      -         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             combout     Out     0.429     13.484      -         
gs_1_0_0__g0_i_x4_a                                                     Net                               -           -       0.326     -           1         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             datad       In      -         13.810      -         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             combout     Out     0.155     13.965      -         
gs_1_0_0__g0_i_x4                                                       Net                               -           -       0.000     -           1         
grayscale_inst.gs[0]                                                    dffeas                            d           In      -         13.965      -         
==============================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.438 is 8.654(64.4%) logic and 4.784(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.422
    - Setup time:                            0.086
    + Intrinsic clock delay:                 0.613
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.949

    - Propagation time:                      13.965
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.016

    Number of logic level(s):                23
    Starting point:                          fifo_in_inst.fifo_buf / q_b[16]
    Ending point:                            grayscale_inst.gs[0] / d
    The start point is clocked by            grayscale_top|clock [rising] on pin clock0
    The end   point is clocked by            grayscale_top|clock [rising] on pin clk

Instance / Net                                                                                            Pin         Pin               Arrival     No. of    
Name                                                                    Type                              Name        Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
fifo_in_inst.fifo_buf                                                   synplicity_altsyncram_RAM_R_W     q_b[16]     Out     4.154     4.154       -         
in_dout_16                                                              Net                               -           -       0.326     -           1         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             datab       In      -         4.480       -         
grayscale_inst.un2_gs_c_0_add0                                          cycloneive_lcell_comb             cout        Out     0.509     4.989       -         
un2_gs_c_0_carry_0                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cin         In      -         4.989       -         
grayscale_inst.un2_gs_c_0_add1                                          cycloneive_lcell_comb             cout        Out     0.066     5.055       -         
un2_gs_c_0_carry_1                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cin         In      -         5.055       -         
grayscale_inst.un2_gs_c_0_add2                                          cycloneive_lcell_comb             cout        Out     0.066     5.121       -         
un2_gs_c_0_carry_2                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             cin         In      -         5.121       -         
grayscale_inst.un2_gs_c_0_add3                                          cycloneive_lcell_comb             cout        Out     0.066     5.187       -         
un2_gs_c_0_carry_3                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb             cin         In      -         5.187       -         
grayscale_inst.un2_gs_c_0_add4                                          cycloneive_lcell_comb             combout     Out     0.000     5.187       -         
un2_gs_c_0_add4                                                         Net                               -           -       0.652     -           1         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             datab       In      -         5.838       -         
grayscale_inst.un2_gs_c_add4                                            cycloneive_lcell_comb             cout        Out     0.509     6.347       -         
un2_gs_c_carry_4                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cin         In      -         6.347       -         
grayscale_inst.un2_gs_c_add5                                            cycloneive_lcell_comb             cout        Out     0.066     6.413       -         
un2_gs_c_carry_5                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cin         In      -         6.413       -         
grayscale_inst.un2_gs_c_add6                                            cycloneive_lcell_comb             cout        Out     0.066     6.479       -         
un2_gs_c_carry_6                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cin         In      -         6.479       -         
grayscale_inst.un2_gs_c_add7                                            cycloneive_lcell_comb             cout        Out     0.066     6.545       -         
un2_gs_c_carry_7                                                        Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cin         In      -         6.545       -         
grayscale_inst.un2_gs_c_add8                                            cycloneive_lcell_comb             cout        Out     0.066     6.611       -         
un2_gs_c_add8_cout                                                      Net                               -           -       0.000     -           1         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             cin         In      -         6.611       -         
grayscale_inst.un2_gs_c_add8_term                                       cycloneive_lcell_comb             combout     Out     0.000     6.611       -         
CO0                                                                     Net                               -           -       0.513     -           9         
grayscale_inst.un2_gs_c_add7_RNIOPDV                                    cycloneive_lcell_comb             dataa       In      -         7.124       -         
grayscale_inst.un2_gs_c_add7_RNIOPDV                                    cycloneive_lcell_comb             combout     Out     0.437     7.561       -         
SUM_6_0_a2[1]                                                           Net                               -           -       0.326     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb             datad       In      -         7.887       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_1_anc2        cycloneive_lcell_comb             combout     Out     0.155     8.042       -         
mult1_un40_sum_1_anc2                                                   Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             datac       In      -         8.375       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un40_sum_m[2]          cycloneive_lcell_comb             combout     Out     0.429     8.804       -         
mult1_un40_sum_m[2]                                                     Net                               -           -       0.333     -           2         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             dataa       In      -         9.137       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     9.635       -         
mult1_un47_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cin         In      -         9.635       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2          cycloneive_lcell_comb             cout        Out     0.066     9.701       -         
mult1_un47_sum_add2_cout                                                Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             cin         In      -         9.701       -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un47_sum_add2_term     cycloneive_lcell_comb             combout     Out     0.000     9.701       -         
mult1_un47_sum_carry_2                                                  Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             dataa       In      -         10.147      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add1          cycloneive_lcell_comb             cout        Out     0.498     10.645      -         
mult1_un54_sum_carry_1                                                  Net                               -           -       0.000     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             cin         In      -         10.645      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un54_sum_add2          cycloneive_lcell_comb             combout     Out     0.000     10.645      -         
mult1_un54_sum_add2                                                     Net                               -           -       0.652     -           1         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             datab       In      -         11.297      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un61_sum_add3          cycloneive_lcell_comb             combout     Out     0.443     11.740      -         
mult1_un61_sum_add3                                                     Net                               -           -       0.446     -           4         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             dataa       In      -         12.187      -         
grayscale_inst.un11_gs_c.if_generate_plus\.mult1_un68_sum_add1          cycloneive_lcell_comb             combout     Out     0.437     12.624      -         
mult1_un68_sum_add1                                                     Net                               -           -       0.432     -           2         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             datac       In      -         13.055      -         
grayscale_inst.gs_RNO_0[0]                                              cycloneive_lcell_comb             combout     Out     0.429     13.484      -         
gs_1_0_0__g0_i_x4_a                                                     Net                               -           -       0.326     -           1         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             datad       In      -         13.810      -         
grayscale_inst.gs_RNO[0]                                                cycloneive_lcell_comb             combout     Out     0.155     13.965      -         
gs_1_0_0__g0_i_x4                                                       Net                               -           -       0.000     -           1         
grayscale_inst.gs[0]                                                    dffeas                            d           In      -         13.965      -         
==============================================================================================================================================================
Total path delay (propagation time + setup - ICD at endpoint) of 13.438 is 8.654(64.4%) logic and 4.784(35.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 152MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 124MB peak: 152MB)

<a name=areaReport107></a>##### START OF AREA REPORT #####[</a>
Design view:work.grayscale_top(verilog)
Selecting part EP4CE115F23C7
@N:<a href="@N:FA174:@XP_HELP">FA174</a> : <!@TM:1706647807> | The following device usage report estimates place and route data. Please look at the place and route report for final resource usage. 

Total combinational functions 122 of 114480 ( 0%)
Logic element usage by number of inputs
		  4 input functions 	 40
		  3 input functions 	 15
		  [=2 input functions 	 67
Logic elements by mode
		  normal mode            75
		  arithmetic mode        47
Total registers 35 of 114480 ( 0%)
I/O pins 38 of 529 ( 7%), total I/O based on largest package of this part.

Number of I/O registers
			Input DDRs    :0
			Output DDRs   :0

DSP Blocks:     0  (0 nine-bit DSP elements).
DSP Utilization: 0.00% of available 266 blocks (532 nine-bit).
ShiftTap:       0  (0 registers)
Ena:             7
Sload:           0
Sclr:            0
Total ESB:      1024 bits 

##### END OF AREA REPORT #####]

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 25MB peak: 152MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Jan 30 14:50:07 2024

###########################################################]

</pre></samp></body></html>
