# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VHDL PA1/Implementacion/control.vhd" \
"../../../../../VHDL PA1/Implementacion/datapath.vhd" \
"../../../../../VHDL PA1/Implementacion/int_entrada.vhd" \
"../../../../../VHDL PA1/Implementacion/int_salida.vhd" \
"../../../../../VHDL PA1/Implementacion/top.vhd" \
"../../../../../VHDL PA1/Simulacion/tb_top.vhd" \

# Do not sort compile order
nosort
