"use strict";(self.webpackChunkfreewili_docs=self.webpackChunkfreewili_docs||[]).push([[1051],{7658:(e,a,r)=>{r.r(a),r.d(a,{assets:()=>s,contentTitle:()=>l,default:()=>w,frontMatter:()=>i,metadata:()=>t,toc:()=>d});const t=JSON.parse('{"id":"hardware-low-level-details/hardware-low-level-details","title":"FREE-WILi Hardware Low-Level Details - RP2040 and FPGA Front End","description":"Explore the hardware low-level details of FREE-WILi for custom app development on the RP2040 PI Pico processor and FPGA front-end design. Gain insights for advanced hardware interfacing and customization.","source":"@site/docs/hardware-low-level-details/hardware-low-level-details.md","sourceDirName":"hardware-low-level-details","slug":"/hardware-low-level-details/","permalink":"/hardware-low-level-details/","draft":false,"unlisted":false,"editUrl":"https://github.com/freewili/FreeWili_WebDocs/blob/main/docs/hardware-low-level-details/hardware-low-level-details.md","tags":[],"version":"current","lastUpdatedAt":1724134738000,"sidebarPosition":8,"frontMatter":{"title":"FREE-WILi Hardware Low-Level Details - RP2040 and FPGA Front End","description":"Explore the hardware low-level details of FREE-WILi for custom app development on the RP2040 PI Pico processor and FPGA front-end design. Gain insights for advanced hardware interfacing and customization.","keywords":["FREE-WILi Hardware Details","RP2040 PI Pico","FPGA Front End Design","Custom Hardware Apps","Low-Level Hardware Development","FPGA Integration"],"sidebar_position":8,"sidebar_label":"Hardware Low Level Details"},"sidebar":"tutorialSidebar","previous":{"title":"RTC Settings","permalink":"/io-app/settings-menu/rtc-settings"},"next":{"title":"iCE40 FPGA","permalink":"/hardware-low-level-details/ice40-fpga/"}}');var o=r(4848),n=r(8453);const i={title:"FREE-WILi Hardware Low-Level Details - RP2040 and FPGA Front End",description:"Explore the hardware low-level details of FREE-WILi for custom app development on the RP2040 PI Pico processor and FPGA front-end design. Gain insights for advanced hardware interfacing and customization.",keywords:["FREE-WILi Hardware Details","RP2040 PI Pico","FPGA Front End Design","Custom Hardware Apps","Low-Level Hardware Development","FPGA Integration"],sidebar_position:8,sidebar_label:"Hardware Low Level Details"},l="Hardware Low Level Details",s={},d=[];function c(e){const a={a:"a",h1:"h1",header:"header",p:"p",...(0,n.R)(),...e.components};return(0,o.jsxs)(o.Fragment,{children:[(0,o.jsx)(a.header,{children:(0,o.jsx)(a.h1,{id:"hardware-low-level-details",children:"Hardware Low Level Details"})}),"\n",(0,o.jsxs)(a.p,{children:["The hardware low level details section is provided so end users can write their own apps that run on the main RP2040 PI Pico processor and/or develop their own ",(0,o.jsx)(a.a,{href:"/hardware-low-level-details/ice40-fpga/",children:"FPGA front end design"})]})]})}function w(e={}){const{wrapper:a}={...(0,n.R)(),...e.components};return a?(0,o.jsx)(a,{...e,children:(0,o.jsx)(c,{...e})}):c(e)}},8453:(e,a,r)=>{r.d(a,{R:()=>i,x:()=>l});var t=r(6540);const o={},n=t.createContext(o);function i(e){const a=t.useContext(n);return t.useMemo((function(){return"function"==typeof e?e(a):{...a,...e}}),[a,e])}function l(e){let a;return a=e.disableParentContext?"function"==typeof e.components?e.components(o):e.components||o:i(e.components),t.createElement(n.Provider,{value:a},e.children)}}}]);