Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "G:\ProyectoFinal-Juego\vga_sync.v" into library work
Parsing module <vga_sync>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\Pintar.v" into library work
Parsing module <Pintar>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\MaquinaMaster.v" into library work
Parsing module <MaquinaMaster>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\MaquinaJugador.v" into library work
Parsing module <MaquinaJugador>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\MaquinaCarros.v" into library work
Parsing module <MaquinaCarros>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\LFSR.v" into library work
Parsing module <LFSR>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\Jugador.v" into library work
Parsing module <Jugador>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\DivisorFrecuencias.v" into library work
Parsing module <DivisorFrecuencias>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\Display.v" into library work
Parsing module <Display>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\CuentaPuntos.v" into library work
Parsing module <CuentaPuntos>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\Choque.v" into library work
Parsing module <Choque>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\CarroY.v" into library work
Parsing module <CarroY>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\CarroX.v" into library work
Parsing module <CarroX>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\Carro2.v" into library work
Parsing module <Carro2>.
Analyzing Verilog file "G:\ProyectoFinal-Juego\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.

Elaborating module <DivisorFrecuencias>.

Elaborating module <MaquinaMaster>.

Elaborating module <LFSR>.

Elaborating module <MaquinaCarros>.

Elaborating module <CarroX>.

Elaborating module <Carro2>.

Elaborating module <CarroY>.

Elaborating module <vga_sync>.

Elaborating module <Pintar>.

Elaborating module <Jugador>.

Elaborating module <MaquinaJugador>.

Elaborating module <Choque>.

Elaborating module <CuentaPuntos>.

Elaborating module <Display>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "G:\ProyectoFinal-Juego\Top.v".
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <DivisorFrecuencias>.
    Related source file is "G:\ProyectoFinal-Juego\DivisorFrecuencias.v".
    Found 1-bit register for signal <clk_25Temp>.
    Found 25-bit register for signal <contador>.
    Found 1-bit register for signal <clk_1sTemp>.
    Found 3-bit register for signal <contador2>.
    Found 3-bit adder for signal <contador2[2]_GND_2_o_add_1_OUT> created at line 35.
    Found 25-bit adder for signal <contador[24]_GND_2_o_add_4_OUT> created at line 41.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  30 D-type flip-flop(s).
Unit <DivisorFrecuencias> synthesized.

Synthesizing Unit <MaquinaMaster>.
    Related source file is "G:\ProyectoFinal-Juego\MaquinaMaster.v".
        a = 3'b000
        b = 3'b001
        c = 3'b010
        d = 3'b011
        e = 3'b100
    Found 3-bit register for signal <estado>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | iClk (rising_edge)                             |
    | Reset              | iReset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MaquinaMaster> synthesized.

Synthesizing Unit <LFSR>.
    Related source file is "G:\ProyectoFinal-Juego\LFSR.v".
    Found 9-bit register for signal <data>.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <LFSR> synthesized.

Synthesizing Unit <MaquinaCarros>.
    Related source file is "G:\ProyectoFinal-Juego\MaquinaCarros.v".
        a = 3'b000
        b = 3'b001
        c = 3'b010
        d = 3'b011
        e = 3'b100
    Found 3-bit register for signal <estado>.
    Found finite state machine <FSM_1> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 4                                              |
    | Clock              | iClk (rising_edge)                             |
    | Reset              | iReset (positive)                              |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MaquinaCarros> synthesized.

Synthesizing Unit <CarroX>.
    Related source file is "G:\ProyectoFinal-Juego\CarroX.v".
    Register <oEnableCero> equivalent to <oEnableCuenta> has been removed
    Found 1-bit register for signal <oEnableCuenta>.
    Found 10-bit register for signal <RegistroX>.
    Found 9-bit register for signal <RegistroY>.
    Found 9-bit adder for signal <_n0031> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <CarroX> synthesized.

Synthesizing Unit <Carro2>.
    Related source file is "G:\ProyectoFinal-Juego\Carro2.v".
    Found 9-bit register for signal <RegistroY>.
    Found 10-bit register for signal <RegistroX>.
    Found 9-bit adder for signal <RegistroY[8]_GND_7_o_add_3_OUT> created at line 44.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Carro2> synthesized.

Synthesizing Unit <CarroY>.
    Related source file is "G:\ProyectoFinal-Juego\CarroY.v".
    Found 10-bit register for signal <RegistroX>.
    Found 9-bit register for signal <RegistroY>.
    Found 10-bit adder for signal <RegistroX[9]_GND_8_o_add_5_OUT> created at line 48.
    Found 9-bit comparator greater for signal <iPosicionX[8]_GND_8_o_LessThan_2_o> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <CarroY> synthesized.

Synthesizing Unit <vga_sync>.
    Related source file is "G:\ProyectoFinal-Juego\vga_sync.v".
    Found 10-bit register for signal <pixelY>.
    Found 1-bit register for signal <sincH>.
    Found 1-bit register for signal <sincV>.
    Found 1-bit register for signal <videoH>.
    Found 1-bit register for signal <videoV>.
    Found 1-bit register for signal <video>.
    Found 11-bit register for signal <pixelX>.
    Found 11-bit adder for signal <pixelX[10]_GND_9_o_add_2_OUT> created at line 70.
    Found 10-bit adder for signal <pixelY[9]_GND_9_o_add_9_OUT> created at line 80.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
Unit <vga_sync> synthesized.

Synthesizing Unit <Pintar>.
    Related source file is "G:\ProyectoFinal-Juego\Pintar.v".
    Found 3-bit register for signal <rColorRGB>.
    Found 10-bit subtractor for signal <GND_10_o_GND_10_o_sub_28_OUT> created at line 72.
    Found 10-bit adder for signal <n0086> created at line 63.
    Found 11-bit adder for signal <n0088> created at line 63.
    Found 10-bit adder for signal <n0090> created at line 67.
    Found 11-bit adder for signal <n0092> created at line 67.
    Found 11-bit adder for signal <n0098> created at line 72.
    Found 10-bit adder for signal <n0112[9:0]> created at line 81.
    Found 10-bit comparator greater for signal <GND_10_o_pixelY[9]_LessThan_2_o> created at line 53
    Found 10-bit comparator greater for signal <pixelY[9]_GND_10_o_LessThan_3_o> created at line 53
    Found 11-bit comparator greater for signal <GND_10_o_pixelX[10]_LessThan_4_o> created at line 53
    Found 11-bit comparator greater for signal <pixelX[10]_GND_10_o_LessThan_5_o> created at line 53
    Found 11-bit comparator greater for signal <GND_10_o_pixelX[10]_LessThan_9_o> created at line 57
    Found 11-bit comparator greater for signal <pixelX[10]_GND_10_o_LessThan_10_o> created at line 57
    Found 10-bit comparator greater for signal <GND_10_o_pixelY[9]_LessThan_12_o> created at line 63
    Found 10-bit comparator greater for signal <pixelY[9]_BUS_0001_LessThan_14_o> created at line 63
    Found 11-bit comparator greater for signal <GND_10_o_pixelX[10]_LessThan_15_o> created at line 63
    Found 11-bit comparator greater for signal <pixelX[10]_BUS_0002_LessThan_17_o> created at line 63
    Found 10-bit comparator greater for signal <GND_10_o_pixelY[9]_LessThan_19_o> created at line 67
    Found 10-bit comparator greater for signal <pixelY[9]_BUS_0003_LessThan_21_o> created at line 67
    Found 11-bit comparator greater for signal <GND_10_o_pixelX[10]_LessThan_22_o> created at line 67
    Found 11-bit comparator greater for signal <pixelX[10]_BUS_0004_LessThan_24_o> created at line 67
    Found 9-bit comparator greater for signal <PWR_10_o_iPosicionY1[8]_LessThan_26_o> created at line 71
    Found 10-bit comparator greater for signal <GND_10_o_pixelY[9]_LessThan_27_o> created at line 72
    Found 32-bit comparator greater for signal <GND_10_o_GND_10_o_LessThan_29_o> created at line 72
    Found 11-bit comparator greater for signal <GND_10_o_pixelX[10]_LessThan_30_o> created at line 72
    Found 11-bit comparator greater for signal <pixelX[10]_BUS_0005_LessThan_32_o> created at line 72
    Found 10-bit comparator greater for signal <GND_10_o_pixelY[9]_LessThan_36_o> created at line 81
    Found 10-bit comparator greater for signal <pixelY[9]_GND_10_o_LessThan_37_o> created at line 81
    Found 11-bit comparator greater for signal <GND_10_o_pixelX[10]_LessThan_38_o> created at line 81
    Found 11-bit comparator greater for signal <pixelX[10]_GND_10_o_LessThan_40_o> created at line 81
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred   3 D-type flip-flop(s).
	inferred  23 Comparator(s).
	inferred   6 Multiplexer(s).
Unit <Pintar> synthesized.

Synthesizing Unit <Jugador>.
    Related source file is "G:\ProyectoFinal-Juego\Jugador.v".
    Found 9-bit register for signal <rPosicionX>.
    Found 9-bit subtractor for signal <rPosicionX[8]_GND_11_o_sub_1_OUT> created at line 47.
    Found 9-bit adder for signal <rPosicionX[8]_GND_11_o_add_1_OUT> created at line 50.
    Found 9-bit comparator lessequal for signal <n0004> created at line 55
    Found 9-bit comparator lessequal for signal <n0006> created at line 56
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <Jugador> synthesized.

Synthesizing Unit <MaquinaJugador>.
    Related source file is "G:\ProyectoFinal-Juego\MaquinaJugador.v".
        s0 = 2'b00
        s1 = 2'b01
        s2 = 2'b10
        s3 = 2'b11
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   5 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <MaquinaJugador> synthesized.

Synthesizing Unit <Choque>.
    Related source file is "G:\ProyectoFinal-Juego\Choque.v".
    Found 10-bit comparator greater for signal <GND_14_o_iPosicionXT[9]_LessThan_1_o> created at line 32
    Found 9-bit comparator greater for signal <GND_14_o_iPosicionXC[8]_LessThan_4_o> created at line 34
    Found 9-bit comparator greater for signal <GND_14_o_iPosicionYT[8]_LessThan_6_o> created at line 39
    Found 9-bit comparator greater for signal <iPosicionYT[8]_PWR_15_o_LessThan_7_o> created at line 39
    Found 9-bit comparator greater for signal <GND_14_o_iPosicionXC[8]_LessThan_8_o> created at line 39
    Found 9-bit comparator greater for signal <PWR_15_o_iPosicionXC[8]_LessThan_9_o> created at line 39
    Summary:
	inferred   6 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <Choque> synthesized.

Synthesizing Unit <CuentaPuntos>.
    Related source file is "G:\ProyectoFinal-Juego\CuentaPuntos.v".
    Found 16-bit register for signal <RegContador>.
    Found 16-bit adder for signal <RegContador[15]_GND_15_o_add_1_OUT> created at line 34.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <CuentaPuntos> synthesized.

Synthesizing Unit <Display>.
    Related source file is "G:\ProyectoFinal-Juego\Display.v".
    Found 4-bit register for signal <selector>.
    Found 2-bit register for signal <posicion>.
    Found 4-bit register for signal <an>.
    Found 2-bit adder for signal <posicion[1]_GND_16_o_add_3_OUT> created at line 46.
    Found 4x4-bit Read Only RAM for signal <posicion[1]_PWR_17_o_wide_mux_4_OUT>
    Found 16x7-bit Read Only RAM for signal <copyOuputs>
    Found 4-bit 4-to-1 multiplexer for signal <posicion[1]_inputs[15]_wide_mux_5_OUT> created at line 32.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Display> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 17
 10-bit adder                                          : 5
 10-bit subtractor                                     : 1
 11-bit adder                                          : 4
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 25-bit adder                                          : 1
 3-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit addsub                                          : 1
# Registers                                            : 25
 1-bit register                                        : 8
 10-bit register                                       : 4
 11-bit register                                       : 1
 16-bit register                                       : 1
 2-bit register                                        : 1
 25-bit register                                       : 1
 3-bit register                                        : 2
 4-bit register                                        : 2
 9-bit register                                        : 5
# Comparators                                          : 32
 10-bit comparator greater                             : 10
 11-bit comparator greater                             : 12
 32-bit comparator greater                             : 1
 9-bit comparator greater                              : 7
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 26
 1-bit 2-to-1 multiplexer                              : 6
 10-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CuentaPuntos>.
The following registers are absorbed into counter <RegContador>: 1 register on signal <RegContador>.
Unit <CuentaPuntos> synthesized (advanced).

Synthesizing (advanced) Unit <Display>.
The following registers are absorbed into counter <posicion>: 1 register on signal <posicion>.
INFO:Xst:3231 - The small RAM <Mram_copyOuputs> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <selector>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <copyOuputs>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_posicion[1]_PWR_17_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <posicion>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Display> synthesized (advanced).

Synthesizing (advanced) Unit <DivisorFrecuencias>.
The following registers are absorbed into counter <contador>: 1 register on signal <contador>.
The following registers are absorbed into counter <contador2>: 1 register on signal <contador2>.
Unit <DivisorFrecuencias> synthesized (advanced).

Synthesizing (advanced) Unit <vga_sync>.
The following registers are absorbed into counter <pixelX>: 1 register on signal <pixelX>.
The following registers are absorbed into counter <pixelY>: 1 register on signal <pixelY>.
Unit <vga_sync> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 11
 10-bit adder                                          : 4
 10-bit subtractor                                     : 1
 11-bit adder                                          : 3
 9-bit adder                                           : 2
 9-bit addsub                                          : 1
# Counters                                             : 6
 10-bit up counter                                     : 1
 11-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 25-bit up counter                                     : 1
 3-bit up counter                                      : 1
# Registers                                            : 94
 Flip-Flops                                            : 94
# Comparators                                          : 32
 10-bit comparator greater                             : 10
 11-bit comparator greater                             : 12
 32-bit comparator greater                             : 1
 9-bit comparator greater                              : 7
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 25
 1-bit 2-to-1 multiplexer                              : 5
 10-bit 2-to-1 multiplexer                             : 5
 3-bit 2-to-1 multiplexer                              : 6
 4-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 8
# FSMs                                                 : 3
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <estado[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <estado[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <MaquinaBicho/FSM_2> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
 11    | 11
-------------------

Optimizing unit <Top> ...

Optimizing unit <Jugador> ...

Optimizing unit <MaquinaJugador> ...

Optimizing unit <DivisorFrecuencias> ...

Optimizing unit <LFSR> ...

Optimizing unit <Pintar> ...

Optimizing unit <CarroX> ...

Optimizing unit <Carro2> ...

Optimizing unit <CarroY> ...

Optimizing unit <Display> ...

Optimizing unit <vga_sync> ...
INFO:Xst:3203 - The FF/Latch <Cuadro/rPosicionX_7> in Unit <Top> is the opposite to the following FF/Latch, which will be removed : <Cuadro/rPosicionX_8> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 7.
FlipFlop FSMMaquina/estado_FSM_FFd2 has been replicated 1 time(s)
FlipFlop VGA/pixelX_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 170
 Flip-Flops                                            : 170

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 713
#      GND                         : 1
#      INV                         : 20
#      LUT1                        : 58
#      LUT2                        : 63
#      LUT3                        : 36
#      LUT4                        : 177
#      LUT5                        : 52
#      LUT6                        : 107
#      MUXCY                       : 131
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 170
#      FD                          : 56
#      FDC                         : 2
#      FDCE                        : 5
#      FDE                         : 31
#      FDPE                        : 3
#      FDR                         : 54
#      FDRE                        : 16
#      FDS                         : 3
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 4
#      OBUF                        : 16

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             170  out of  18224     0%  
 Number of Slice LUTs:                  513  out of   9112     5%  
    Number used as Logic:               513  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    518
   Number with an unused Flip Flop:     348  out of    518    67%  
   Number with an unused LUT:             5  out of    518     0%  
   Number of fully used LUT-FF pairs:   165  out of    518    31%  
   Number of unique control sets:        20

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Divisor/clk_1sTemp                 | BUFG                   | 110   |
iClk                               | BUFGP                  | 30    |
Divisor/clk_25Temp                 | BUFG                   | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 5.168ns (Maximum Frequency: 193.495MHz)
   Minimum input arrival time before clock: 5.581ns
   Maximum output required time after clock: 4.821ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Divisor/clk_1sTemp'
  Clock period: 5.168ns (frequency: 193.495MHz)
  Total number of paths / destination ports: 1248 / 168
-------------------------------------------------------------------------
Delay:               5.168ns (Levels of Logic = 5)
  Source:            Cuadro/rPosicionX_4 (FF)
  Destination:       Cuadro/rPosicionX_6 (FF)
  Source Clock:      Divisor/clk_1sTemp rising
  Destination Clock: Divisor/clk_1sTemp rising

  Data Path: Cuadro/rPosicionX_4 to Cuadro/rPosicionX_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDPE:C->Q            17   0.447   1.372  Cuadro/rPosicionX_4 (Cuadro/rPosicionX_4)
     LUT6:I1->O           11   0.203   0.883  MaquinaBicho/Mmux_doblandoder12 (MaquinaBicho/Mmux_doblandoder11)
     LUT6:I5->O            6   0.205   0.744  Cuadro/Maddsub_rPosicionX[8]_rPosicionX[8]_mux_3_OUT_cy<2>11 (Cuadro/Maddsub_rPosicionX[8]_rPosicionX[8]_mux_3_OUT_cy<2>1)
     MUXF7:S->O            2   0.148   0.721  Cuadro/Maddsub_rPosicionX[8]_rPosicionX[8]_mux_3_OUT_cy<5>11_SW2 (N52)
     LUT6:I4->O            1   0.203   0.000  Cuadro/Maddsub_rPosicionX[8]_rPosicionX[8]_mux_3_OUT_xor<6>11_G (N110)
     MUXF7:I1->O           1   0.140   0.000  Cuadro/Maddsub_rPosicionX[8]_rPosicionX[8]_mux_3_OUT_xor<6>11 (Cuadro/rPosicionX[8]_rPosicionX[8]_mux_3_OUT<6>)
     FDCE:D                    0.102          Cuadro/rPosicionX_6
    ----------------------------------------
    Total                      5.168ns (1.448ns logic, 3.720ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'iClk'
  Clock period: 4.297ns (frequency: 232.720MHz)
  Total number of paths / destination ports: 995 / 60
-------------------------------------------------------------------------
Delay:               4.297ns (Levels of Logic = 2)
  Source:            Divisor/contador_19 (FF)
  Destination:       Divisor/contador_24 (FF)
  Source Clock:      iClk rising
  Destination Clock: iClk rising

  Data Path: Divisor/contador_19 to Divisor/contador_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  Divisor/contador_19 (Divisor/contador_19)
     LUT6:I0->O            1   0.203   0.827  Divisor/contador[24]_GND_2_o_equal_6_o<24>4 (Divisor/contador[24]_GND_2_o_equal_6_o<24>3)
     LUT5:I1->O           26   0.203   1.206  Divisor/contador[24]_GND_2_o_equal_6_o<24>5 (Divisor/contador[24]_GND_2_o_equal_6_o)
     FDR:R                     0.430          Divisor/contador_0
    ----------------------------------------
    Total                      4.297ns (1.283ns logic, 3.014ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Divisor/clk_25Temp'
  Clock period: 4.872ns (frequency: 205.263MHz)
  Total number of paths / destination ports: 1502 / 47
-------------------------------------------------------------------------
Delay:               4.872ns (Levels of Logic = 4)
  Source:            VGA/pixelX_1 (FF)
  Destination:       VGA/pixelY_9 (FF)
  Source Clock:      Divisor/clk_25Temp rising
  Destination Clock: Divisor/clk_25Temp rising

  Data Path: VGA/pixelX_1 to VGA/pixelY_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             20   0.447   1.321  VGA/pixelX_1 (VGA/pixelX_1)
     LUT5:I2->O            6   0.205   0.745  VGA/GND_9_o_GND_9_o_equal_15_o<10>11 (VGA/GND_9_o_GND_9_o_equal_15_o<10>1)
     LUT6:I5->O            1   0.205   0.580  VGA/GND_9_o_GND_9_o_equal_21_o<10>1_1 (VGA/GND_9_o_GND_9_o_equal_21_o<10>1)
     LUT6:I5->O           10   0.205   0.857  VGA/GND_9_o_GND_9_o_AND_1_o (VGA/GND_9_o_GND_9_o_AND_1_o)
     LUT4:I3->O            1   0.205   0.000  VGA/pixelY_9_rstpot (VGA/pixelY_9_rstpot)
     FD:D                      0.102          VGA/pixelY_9
    ----------------------------------------
    Total                      4.872ns (1.369ns logic, 3.503ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Divisor/clk_1sTemp'
  Total number of paths / destination ports: 76 / 50
-------------------------------------------------------------------------
Offset:              5.581ns (Levels of Logic = 4)
  Source:            iPosicionY2 (PAD)
  Destination:       Cuadro/rPosicionX_7 (FF)
  Destination Clock: Divisor/clk_1sTemp rising

  Data Path: iPosicionY2 to Cuadro/rPosicionX_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  iPosicionY2_IBUF (iPosicionY2_IBUF)
     LUT4:I0->O           13   0.203   1.180  MaquinaBicho/Mmux_doblandoder11 (MaquinaBicho/Mmux_doblandoder1)
     LUT4:I0->O            2   0.203   0.617  MaquinaBicho/Mmux_doblandoder13 (wireBajar)
     LUT6:I5->O            8   0.205   0.802  Cuadro/_n0022_inv1 (Cuadro/_n0022_inv)
     FDCE:CE                   0.322          Cuadro/rPosicionX_0
    ----------------------------------------
    Total                      5.581ns (2.155ns logic, 3.426ns route)
                                       (38.6% logic, 61.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Divisor/clk_1sTemp'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              4.821ns (Levels of Logic = 2)
  Source:            Display/selector_2 (FF)
  Destination:       display<0> (PAD)
  Source Clock:      Divisor/clk_1sTemp rising

  Data Path: Display/selector_2 to display<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.021  Display/selector_2 (Display/selector_2)
     LUT4:I0->O            1   0.203   0.579  display<6>1 (display_0_OBUF)
     OBUF:I->O                 2.571          display_0_OBUF (display<0>)
    ----------------------------------------
    Total                      4.821ns (3.221ns logic, 1.600ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Divisor/clk_25Temp'
  Total number of paths / destination ports: 8 / 5
-------------------------------------------------------------------------
Offset:              4.555ns (Levels of Logic = 2)
  Source:            VGA/video (FF)
  Destination:       colorR (PAD)
  Source Clock:      Divisor/clk_25Temp rising

  Data Path: VGA/video to colorR
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.447   0.755  VGA/video (VGA/video)
     LUT2:I0->O            1   0.203   0.579  colorR1 (colorR_OBUF)
     OBUF:I->O                 2.571          colorR_OBUF (colorR)
    ----------------------------------------
    Total                      4.555ns (3.221ns logic, 1.334ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Divisor/clk_1sTemp
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
Divisor/clk_1sTemp|    5.168|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Divisor/clk_25Temp
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
Divisor/clk_1sTemp|    7.238|         |         |         |
Divisor/clk_25Temp|    4.872|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock iClk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
iClk           |    4.297|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.41 secs
 
--> 

Total memory usage is 256688 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    3 (   0 filtered)

