0.6
2018.3
Dec  7 2018
00:33:28
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/sim/tb_Murax.v,1728702339,verilog,,,,tb_Murax,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/APB3/Apb3Decoder.v,1728700893,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/GPIO2/Apb3GPIO2.v,,Apb3Decoder,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/APB3/Apb3Router.v,1728704220,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/TIMER/Apb3Timer.v,,Apb3Router,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/APB3/MasterArbiter.v,1728563019,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/Murax.v,,MasterArbiter,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/BufferCC_RST.v,1728564251,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/BufferCC_UART.v,,BufferCC_RST,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/GPIO/Apb3GPIO.v,1728654272,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/APB3/Apb3Router.v,,Apb3GPIO,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/GPIO/BufferCC_GPIO.v,1728563461,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/JTAG/BufferCC_JTAG.v,,BufferCC_GPIO,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/GPIO2/Apb3GPIO2.v,1728715328,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/GPIO/Apb3GPIO.v,,Apb3GPIO2,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/JTAG/BufferCC_JTAG.v,1728563238,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/BufferCC_RST.v,,BufferCC_JTAG,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/JTAG/Debugger.v,1728563392,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/JTAG/FlowCCUnsafeByToggle.v,,Debugger,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/JTAG/FlowCCUnsafeByToggle.v,1728563253,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/TIMER/InterruptCtrl.v,,FlowCCUnsafeByToggle,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/JTAG/JtagBridge.v,1728563185,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/APB3/MasterArbiter.v,,JtagBridge,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/Murax.v,1728708068,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/TIMER/Prescaler.v,,Murax,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/RAM/RAMPPL.v,1728567234,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/RAM/RAMPPLToApb.v,,RAMPPL,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/RAM/RAMPPLToApb.v,1728570999,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/VexRiscv/StreamFifoLowLatency.v,,RAMPPLToApb,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/TIMER/Apb3Timer.v,1728571729,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/Apb3UART.v,,Apb3Timer,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/TIMER/InterruptCtrl.v,1727761865,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/JTAG/JtagBridge.v,,InterruptCtrl,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/TIMER/Prescaler.v,1727761850,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/RAM/RAMPPL.v,,Prescaler,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/TIMER/Timer.v,1727761858,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/UartCtrl.v,,Timer,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/Apb3UART.v,1728652427,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/GPIO/BufferCC_GPIO.v,,Apb3UART,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/BufferCC_UART.v,1728563486,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/JTAG/Debugger.v,,BufferCC_UART,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/StreamFifo_UART.v,1728563561,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/VexRiscv/StreamFifo_VexRisv.v,,StreamFifo_UART,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/UartCtrl.v,1727761830,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/UartCtrlRx.v,,UartCtrl,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/UartCtrlRx.v,1728563509,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/UartCtrlTx.v,,UartCtrlRx,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/UartCtrlTx.v,1727761775,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/VexRiscv/VexRiscv.v,,UartCtrlTx,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/VexRiscv/StreamFifoLowLatency.v,1728563811,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/UART/StreamFifo_UART.v,,StreamFifoLowLatency,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/VexRiscv/StreamFifo_VexRisv.v,1728563588,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/TIMER/Timer.v,,StreamFifo_VexRisv,,,,,,,,
F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/src/VexRiscv/VexRiscv.v,1728563828,verilog,,F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/project/test/test.srcs/sim/tb_Murax.v,,VexRiscv,,,,,,,,
