Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\TOP\wifi_inout.v" into library work
Parsing module <wifi_inout>.
Analyzing Verilog file "D:\TOP\SIGTAP.v" into library work
Parsing module <sigtap>.
Analyzing Verilog file "D:\TOP\MP3.v" into library work
Parsing module <MP3>.
Analyzing Verilog file "D:\TOP\FAN.v" into library work
Parsing module <FAN>.
Analyzing Verilog file "D:\TOP\DHT11_top.v" into library work
Parsing module <DHT11_top>.
Parsing module <DHT11_cmd>.
Parsing module <DHT11_opera>.
Parsing module <async_send>.
Analyzing Verilog file "D:\TOP\Clock_generate.v" into library work
Parsing module <Clock_generate>.
Analyzing Verilog file "D:\TOP\breathe_led.v" into library work
Parsing module <breathe_led>.
Analyzing Verilog file "D:\TOP\alarm_en.v" into library work
Parsing module <alarm_en>.
Analyzing Verilog file "D:\TOP\Alarm.v" into library work
Parsing module <Alarm>.
Analyzing Verilog file "D:\TOP\TOP.vf" into library work
Parsing module <TOP>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TOP>.

Elaborating module <FAN>.

Elaborating module <DHT11_top>.

Elaborating module <DHT11_opera>.
WARNING:HDLCompiler:413 - "D:\TOP\DHT11_top.v" Line 212: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "D:\TOP\DHT11_top.v" Line 231: Result of 22-bit expression is truncated to fit in 21-bit target.
WARNING:HDLCompiler:413 - "D:\TOP\DHT11_top.v" Line 242: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:\TOP\DHT11_top.v" Line 265: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "D:\TOP\DHT11_top.v" Line 269: Result of 7-bit expression is truncated to fit in 6-bit target.

Elaborating module <DHT11_cmd>.
WARNING:HDLCompiler:413 - "D:\TOP\DHT11_top.v" Line 87: Result of 28-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "D:\TOP\DHT11_top.v" Line 96: Result of 28-bit expression is truncated to fit in 27-bit target.

Elaborating module <async_send>.

Elaborating module <sigtap>.

Elaborating module <Alarm>.

Elaborating module <alarm_en>.

Elaborating module <breathe_led>.

Elaborating module <Clock_generate>.
WARNING:HDLCompiler:413 - "D:\TOP\Clock_generate.v" Line 31: Result of 2-bit expression is truncated to fit in 1-bit target.

Elaborating module <wifi_inout>.

Elaborating module <MP3>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "D:\TOP\TOP.vf".
WARNING:Xst:2563 - Inout <WIFI_RXD_OUT_DUMMY> is never assigned. Tied to value Z.
    Found 1-bit tristate buffer for signal <WIFI_RXD_OUT> created at line 57
    Summary:
	inferred   1 Tristate(s).
Unit <TOP> synthesized.

Synthesizing Unit <FAN>.
    Related source file is "D:\TOP\FAN.v".
    Summary:
	no macro.
Unit <FAN> synthesized.

Synthesizing Unit <DHT11_top>.
    Related source file is "D:\TOP\DHT11_top.v".
    Summary:
	no macro.
Unit <DHT11_top> synthesized.

Synthesizing Unit <DHT11_opera>.
    Related source file is "D:\TOP\DHT11_top.v".
    Found 1-bit register for signal <sample_en_tmp2>.
    Found 1-bit register for signal <data_tmp1>.
    Found 1-bit register for signal <data_tmp2>.
    Found 1-bit register for signal <link>.
    Found 1-bit register for signal <data_reg>.
    Found 27-bit register for signal <power_up_cnt>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <data_rdy>.
    Found 21-bit register for signal <wait_18ms_cnt>.
    Found 12-bit register for signal <wait_40us_cnt>.
    Found 40-bit register for signal <get_data>.
    Found 6-bit register for signal <num>.
    Found 1-bit register for signal <sample_en_tmp1>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 18                                             |
    | Inputs             | 8                                              |
    | Outputs            | 12                                             |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 27-bit adder for signal <power_up_cnt[26]_GND_4_o_add_3_OUT> created at line 212.
    Found 21-bit adder for signal <wait_18ms_cnt[20]_GND_4_o_add_8_OUT> created at line 231.
    Found 12-bit adder for signal <wait_40us_cnt[11]_GND_4_o_add_12_OUT> created at line 242.
    Found 6-bit adder for signal <num[5]_GND_4_o_add_21_OUT> created at line 269.
    Found 1-bit tristate buffer for signal <data> created at line 289
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 113 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
	inferred   1 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <DHT11_opera> synthesized.

Synthesizing Unit <DHT11_cmd>.
    Related source file is "D:\TOP\DHT11_top.v".
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <sample_en>.
    Found 3-bit register for signal <send_state>.
    Found 1-bit register for signal <Tx_start>.
    Found 8-bit register for signal <TxD_data>.
    Found 27-bit register for signal <power_up_cnt>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 2                                              |
    | Transitions        | 3                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | power_up_cnt<26> (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <send_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 11                                             |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 27-bit adder for signal <power_up_cnt[26]_GND_6_o_add_1_OUT> created at line 87.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <DHT11_cmd> synthesized.

Synthesizing Unit <async_send>.
    Related source file is "D:\TOP\DHT11_top.v".
        Clk_Freq = 50000000
        Baud = 115200
        BaudGeneAccWidth = 16
    Found 1-bit register for signal <TxD_start_tmp1>.
    Found 1-bit register for signal <TxD_start_tmp2>.
    Found 8-bit register for signal <TxD_dataReg>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <muxbit>.
    Found 1-bit register for signal <TxD>.
    Found 17-bit register for signal <BaudGeneAcc>.
    Found 17-bit adder for signal <GND_7_o_BaudGeneInc[16]_add_3_OUT> created at line 325.
    Found 4-bit 13-to-1 multiplexer for signal <state[3]_GND_7_o_wide_mux_24_OUT> created at line 350.
    Found 1-bit 12-to-1 multiplexer for signal <state[3]_PWR_6_o_Mux_27_o> created at line 369.
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  33 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <async_send> synthesized.

Synthesizing Unit <sigtap>.
    Related source file is "D:\TOP\SIGTAP.v".
    Summary:
	no macro.
Unit <sigtap> synthesized.

Synthesizing Unit <Alarm>.
    Related source file is "D:\TOP\Alarm.v".
    Summary:
	no macro.
Unit <Alarm> synthesized.

Synthesizing Unit <alarm_en>.
    Related source file is "D:\TOP\alarm_en.v".
    Summary:
	no macro.
Unit <alarm_en> synthesized.

Synthesizing Unit <breathe_led>.
    Related source file is "D:\TOP\breathe_led.v".
        FREQUENCE = 75000000
        WIDTH = 9
    Found 16-bit register for signal <led>.
    Found 10-bit register for signal <state0>.
    Found 9-bit register for signal <state1>.
    Found 9-bit register for signal <cnt1>.
    Found 32-bit register for signal <cnt0>.
    Found 10-bit adder for signal <state0[9]_GND_11_o_add_2_OUT> created at line 44.
    Found 32-bit adder for signal <cnt0[31]_GND_11_o_add_3_OUT> created at line 48.
    Found 9-bit adder for signal <cnt1[8]_GND_11_o_add_15_OUT> created at line 77.
    Found 9-bit comparator lessequal for signal <n0016> created at line 88
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <breathe_led> synthesized.

Synthesizing Unit <Clock_generate>.
    Related source file is "D:\TOP\Clock_generate.v".
    Register <clk_50M_2> equivalent to <clk_50M_1> has been removed
    Found 1-bit register for signal <clk_50M_1>.
    Found 1-bit register for signal <counter>.
    Found 1-bit adder for signal <counter_PWR_11_o_add_1_OUT<0>> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
Unit <Clock_generate> synthesized.

Synthesizing Unit <wifi_inout>.
    Related source file is "D:\TOP\wifi_inout.v".
    Summary:
	no macro.
Unit <wifi_inout> synthesized.

Synthesizing Unit <MP3>.
    Related source file is "D:\TOP\MP3.v".
    Summary:
	no macro.
Unit <MP3> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 10
 1-bit adder                                           : 1
 10-bit adder                                          : 1
 12-bit adder                                          : 1
 17-bit adder                                          : 1
 21-bit adder                                          : 1
 27-bit adder                                          : 2
 32-bit adder                                          : 1
 6-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 30
 1-bit register                                        : 15
 10-bit register                                       : 1
 12-bit register                                       : 1
 16-bit register                                       : 1
 17-bit register                                       : 1
 21-bit register                                       : 1
 27-bit register                                       : 2
 32-bit register                                       : 1
 4-bit register                                        : 1
 40-bit register                                       : 1
 6-bit register                                        : 1
 8-bit register                                        : 2
 9-bit register                                        : 2
# Comparators                                          : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 30
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 4
 12-bit 2-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 2
 4-bit 13-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 40-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <led_0> in Unit <XLXI_12> is equivalent to the following 15 FFs/Latches, which will be removed : <led_1> <led_2> <led_3> <led_4> <led_5> <led_6> <led_7> <led_8> <led_9> <led_10> <led_11> <led_12> <led_13> <led_14> <led_15> 

Synthesizing (advanced) Unit <Clock_generate>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <Clock_generate> synthesized (advanced).

Synthesizing (advanced) Unit <DHT11_cmd>.
The following registers are absorbed into counter <power_up_cnt>: 1 register on signal <power_up_cnt>.
Unit <DHT11_cmd> synthesized (advanced).

Synthesizing (advanced) Unit <DHT11_opera>.
The following registers are absorbed into counter <power_up_cnt>: 1 register on signal <power_up_cnt>.
Unit <DHT11_opera> synthesized (advanced).

Synthesizing (advanced) Unit <breathe_led>.
The following registers are absorbed into counter <cnt1>: 1 register on signal <cnt1>.
The following registers are absorbed into counter <cnt0>: 1 register on signal <cnt0>.
The following registers are absorbed into counter <state0>: 1 register on signal <state0>.
Unit <breathe_led> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 1
 17-bit adder                                          : 1
 21-bit adder                                          : 1
 6-bit adder                                           : 1
# Counters                                             : 6
 1-bit up counter                                      : 1
 10-bit up counter                                     : 1
 27-bit up counter                                     : 2
 32-bit up counter                                     : 1
 9-bit up counter                                      : 1
# Registers                                            : 155
 Flip-Flops                                            : 155
# Comparators                                          : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 30
 1-bit 12-to-1 multiplexer                             : 1
 1-bit 2-to-1 multiplexer                              : 4
 12-bit 2-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 1
 21-bit 2-to-1 multiplexer                             : 2
 4-bit 13-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 12
 40-bit 2-to-1 multiplexer                             : 1
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <led_0> in Unit <breathe_led> is equivalent to the following 15 FFs/Latches, which will be removed : <led_1> <led_2> <led_3> <led_4> <led_5> <led_6> <led_7> <led_8> <led_9> <led_10> <led_11> <led_12> <led_13> <led_14> <led_15> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_4/DHT11_opera_inst/FSM_0> on signal <state[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 000
 0001  | 001
 0010  | 010
 0011  | 011
 0100  | 100
 0101  | 101
 0110  | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_4/DHT11_cmd_inst/FSM_2> on signal <send_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
 101   | 101
 110   | 110
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <XLXI_4/DHT11_cmd_inst/FSM_1> on signal <state[1:1]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0
 0001  | 1
-------------------

Optimizing unit <TOP> ...

Optimizing unit <breathe_led> ...

Optimizing unit <DHT11_cmd> ...

Optimizing unit <async_send> ...
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_31> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_30> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_29> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_28> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_27> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_26> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_25> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_24> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_23> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_22> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_21> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_20> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_19> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <XLXI_12/cnt0_18> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:3203 - The FF/Latch <XLXI_4/DHT11_opera_inst/link> in Unit <TOP> is the opposite to the following FF/Latch, which will be removed : <XLXI_4/DHT11_opera_inst/data_reg> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 0.
INFO:Xst:2260 - The FF/Latch <XLXI_20/counter> in Unit <TOP> is equivalent to the following FF/Latch : <XLXI_20/clk_50M_1> 
INFO:Xst:2261 - The FF/Latch <XLXI_20/counter> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <XLXI_20/clk_50M_1> 

Final Macro Processing ...

Processing Unit <TOP> :
	Found 2-bit shift register for signal <XLXI_4/async_send_inst/TxD>.
Unit <TOP> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 235
 Flip-Flops                                            : 235
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 599
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 128
#      LUT2                        : 55
#      LUT3                        : 35
#      LUT4                        : 25
#      LUT5                        : 36
#      LUT6                        : 22
#      MUXCY                       : 140
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 140
# FlipFlops/Latches                : 236
#      FD                          : 38
#      FDC                         : 1
#      FDE                         : 123
#      FDR                         : 20
#      FDRE                        : 54
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 33
#      IBUF                        : 8
#      IOBUF                       : 1
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             236  out of  126800     0%  
 Number of Slice LUTs:                  317  out of  63400     0%  
    Number used as Logic:               316  out of  63400     0%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    327
   Number with an unused Flip Flop:      91  out of    327    27%  
   Number with an unused LUT:            10  out of    327     3%  
   Number of fully used LUT-FF pairs:   226  out of    327    69%  
   Number of unique control sets:        15

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  34  out of    210    16%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK                              | BUFGP                  | 1     |
XLXI_20/counter                    | BUFG                   | 236   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.515ns (Maximum Frequency: 397.567MHz)
   Minimum input arrival time before clock: 1.022ns
   Maximum output required time after clock: 1.041ns
   Maximum combinational path delay: 0.280ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 1.041ns (frequency: 960.984MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.041ns (Levels of Logic = 1)
  Source:            XLXI_20/counter (FF)
  Destination:       XLXI_20/counter (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: XLXI_20/counter to XLXI_20/counter
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  XLXI_20/counter (XLXI_20/counter)
     INV:I->O              1   0.113   0.279  XLXI_20/Mcount_counter_xor<0>11_INV_0 (Result)
     FD:D                      0.008          XLXI_20/counter
    ----------------------------------------
    Total                      1.041ns (0.482ns logic, 0.559ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_20/counter'
  Clock period: 2.515ns (frequency: 397.567MHz)
  Total number of paths / destination ports: 3407 / 458
-------------------------------------------------------------------------
Delay:               2.515ns (Levels of Logic = 2)
  Source:            XLXI_12/cnt0_10 (FF)
  Destination:       XLXI_12/cnt0_17 (FF)
  Source Clock:      XLXI_20/counter rising
  Destination Clock: XLXI_20/counter rising

  Data Path: XLXI_12/cnt0_10 to XLXI_12/cnt0_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.697  XLXI_12/cnt0_10 (XLXI_12/cnt0_10)
     LUT6:I0->O            8   0.097   0.543  XLXI_12/cnt0[31]_GND_11_o_equal_2_o<31>1 (XLXI_12/cnt0[31]_GND_11_o_equal_2_o<31>)
     LUT3:I0->O           21   0.097   0.370  XLXI_12/cnt0[31]_GND_11_o_equal_2_o<31>4 (XLXI_12/cnt0[31]_GND_11_o_equal_2_o)
     FDR:R                     0.349          XLXI_12/cnt0_7
    ----------------------------------------
    Total                      2.515ns (0.904ns logic, 1.611ns route)
                                       (35.9% logic, 64.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_20/counter'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              1.022ns (Levels of Logic = 2)
  Source:            BREATH_LED_EN (PAD)
  Destination:       XLXI_12/led_0 (FF)
  Destination Clock: XLXI_20/counter rising

  Data Path: BREATH_LED_EN to XLXI_12/led_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  BREATH_LED_EN_IBUF (BREATH_LED_EN_IBUF)
     INV:I->O              1   0.113   0.279  XLXI_12/en_inv1_INV_0 (XLXI_12/en_inv)
     FDC:CLR                   0.349          XLXI_12/led_0
    ----------------------------------------
    Total                      1.022ns (0.463ns logic, 0.559ns route)
                                       (45.3% logic, 54.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_20/counter'
  Total number of paths / destination ports: 19 / 18
-------------------------------------------------------------------------
Offset:              1.041ns (Levels of Logic = 2)
  Source:            XLXI_4/DHT11_opera_inst/link (FF)
  Destination:       DHT11_DATA (PAD)
  Source Clock:      XLXI_20/counter rising

  Data Path: XLXI_4/DHT11_opera_inst/link to DHT11_DATA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/DHT11_opera_inst/link (XLXI_4/DHT11_opera_inst/link)
     INV:I->O              2   0.113   0.283  XLXI_4/DHT11_opera_inst/link_inv2_INV_0 (XLXI_4/DHT11_opera_inst/data_reg)
     IOBUF:I->IO               0.000          DHT11_DATA_IOBUF (DHT11_DATA)
    ----------------------------------------
    Total                      1.041ns (0.474ns logic, 0.567ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               0.280ns (Levels of Logic = 2)
  Source:            alarm_key_in (PAD)
  Destination:       alarm_en_out (PAD)

  Data Path: alarm_key_in to alarm_en_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  alarm_key_in_IBUF (alarm_key_in_IBUF)
     OBUF:I->O                 0.000          alarm_en_out_OBUF (alarm_en_out)
    ----------------------------------------
    Total                      0.280ns (0.001ns logic, 0.279ns route)
                                       (0.4% logic, 99.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    1.041|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_20/counter
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_20/counter|    2.515|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.48 secs
 
--> 

Total memory usage is 433344 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   23 (   0 filtered)
Number of infos    :    5 (   0 filtered)

