/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* DAG Instruction Selector for the ARM target                                *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*159 cases */, 123|128,72/*9339*/, TARGET_VAL(ISD::ADD),// ->9344
/*5*/         OPC_Scope, 65, /*->72*/ // 49 children in Scope
/*7*/           OPC_RecordChild0, // #0 = $acc
/*8*/           OPC_MoveChild1,
/*9*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12*/          OPC_MoveChild0,
/*13*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*16*/          OPC_MoveChild0,
/*17*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20*/          OPC_RecordChild0, // #1 = $a
/*21*/          OPC_CheckChild1Integer, 16, 
/*23*/          OPC_CheckChild1Type, MVT::i32,
/*25*/          OPC_MoveParent,
/*26*/          OPC_CheckChild1Integer, 16, 
/*28*/          OPC_CheckChild1Type, MVT::i32,
/*30*/          OPC_MoveParent,
/*31*/          OPC_MoveChild1,
/*32*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*35*/          OPC_MoveChild0,
/*36*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*39*/          OPC_RecordChild0, // #2 = $b
/*40*/          OPC_CheckChild1Integer, 16, 
/*42*/          OPC_CheckChild1Type, MVT::i32,
/*44*/          OPC_MoveParent,
/*45*/          OPC_CheckChild1Integer, 16, 
/*47*/          OPC_CheckChild1Type, MVT::i32,
/*49*/          OPC_MoveParent,
/*50*/          OPC_MoveParent,
/*51*/          OPC_CheckType, MVT::i32,
/*53*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*55*/          OPC_EmitInteger, MVT::i32, 14, 
/*58*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*72*/        /*Scope*/ 65, /*->138*/
/*73*/          OPC_MoveChild0,
/*74*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*77*/          OPC_MoveChild0,
/*78*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*81*/          OPC_MoveChild0,
/*82*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*85*/          OPC_RecordChild0, // #0 = $a
/*86*/          OPC_CheckChild1Integer, 16, 
/*88*/          OPC_CheckChild1Type, MVT::i32,
/*90*/          OPC_MoveParent,
/*91*/          OPC_CheckChild1Integer, 16, 
/*93*/          OPC_CheckChild1Type, MVT::i32,
/*95*/          OPC_MoveParent,
/*96*/          OPC_MoveChild1,
/*97*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*100*/         OPC_MoveChild0,
/*101*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*104*/         OPC_RecordChild0, // #1 = $b
/*105*/         OPC_CheckChild1Integer, 16, 
/*107*/         OPC_CheckChild1Type, MVT::i32,
/*109*/         OPC_MoveParent,
/*110*/         OPC_CheckChild1Integer, 16, 
/*112*/         OPC_CheckChild1Type, MVT::i32,
/*114*/         OPC_MoveParent,
/*115*/         OPC_MoveParent,
/*116*/         OPC_RecordChild1, // #2 = $acc
/*117*/         OPC_CheckType, MVT::i32,
/*119*/         OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*121*/         OPC_EmitInteger, MVT::i32, 14, 
/*124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*127*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*138*/       /*Scope*/ 33|128,2/*289*/, /*->429*/
/*140*/         OPC_RecordChild0, // #0 = $Rn
/*141*/         OPC_MoveChild1,
/*142*/         OPC_Scope, 46, /*->190*/ // 6 children in Scope
/*144*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*147*/           OPC_MoveChild0,
/*148*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*151*/           OPC_RecordChild0, // #1 = $Rm
/*152*/           OPC_RecordChild1, // #2 = $rot
/*153*/           OPC_MoveChild1,
/*154*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*157*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*159*/           OPC_CheckType, MVT::i32,
/*161*/           OPC_MoveParent,
/*162*/           OPC_MoveParent,
/*163*/           OPC_MoveParent,
/*164*/           OPC_CheckType, MVT::i32,
/*166*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*168*/           OPC_EmitConvertToTarget, 2,
/*170*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*173*/           OPC_EmitInteger, MVT::i32, 14, 
/*176*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*179*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*190*/         /*Scope*/ 47, /*->238*/
/*191*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*195*/           OPC_MoveChild0,
/*196*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*199*/           OPC_RecordChild0, // #1 = $Rm
/*200*/           OPC_RecordChild1, // #2 = $rot
/*201*/           OPC_MoveChild1,
/*202*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*205*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*207*/           OPC_CheckType, MVT::i32,
/*209*/           OPC_MoveParent,
/*210*/           OPC_MoveParent,
/*211*/           OPC_MoveParent,
/*212*/           OPC_CheckType, MVT::i32,
/*214*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*216*/           OPC_EmitConvertToTarget, 2,
/*218*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*221*/           OPC_EmitInteger, MVT::i32, 14, 
/*224*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*227*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*238*/         /*Scope*/ 46, /*->285*/
/*239*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*242*/           OPC_MoveChild0,
/*243*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*246*/           OPC_RecordChild0, // #1 = $Rm
/*247*/           OPC_RecordChild1, // #2 = $rot
/*248*/           OPC_MoveChild1,
/*249*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*252*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*254*/           OPC_CheckType, MVT::i32,
/*256*/           OPC_MoveParent,
/*257*/           OPC_MoveParent,
/*258*/           OPC_MoveParent,
/*259*/           OPC_CheckType, MVT::i32,
/*261*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*263*/           OPC_EmitConvertToTarget, 2,
/*265*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*268*/           OPC_EmitInteger, MVT::i32, 14, 
/*271*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*274*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*285*/         /*Scope*/ 47, /*->333*/
/*286*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*290*/           OPC_MoveChild0,
/*291*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*294*/           OPC_RecordChild0, // #1 = $Rm
/*295*/           OPC_RecordChild1, // #2 = $rot
/*296*/           OPC_MoveChild1,
/*297*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*300*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*302*/           OPC_CheckType, MVT::i32,
/*304*/           OPC_MoveParent,
/*305*/           OPC_MoveParent,
/*306*/           OPC_MoveParent,
/*307*/           OPC_CheckType, MVT::i32,
/*309*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*311*/           OPC_EmitConvertToTarget, 2,
/*313*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*316*/           OPC_EmitInteger, MVT::i32, 14, 
/*319*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*322*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*333*/         /*Scope*/ 46, /*->380*/
/*334*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*337*/           OPC_MoveChild0,
/*338*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*341*/           OPC_RecordChild0, // #1 = $Rm
/*342*/           OPC_RecordChild1, // #2 = $rot
/*343*/           OPC_MoveChild1,
/*344*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*347*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*349*/           OPC_CheckType, MVT::i32,
/*351*/           OPC_MoveParent,
/*352*/           OPC_MoveParent,
/*353*/           OPC_MoveParent,
/*354*/           OPC_CheckType, MVT::i32,
/*356*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*358*/           OPC_EmitConvertToTarget, 2,
/*360*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*363*/           OPC_EmitInteger, MVT::i32, 14, 
/*366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*369*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*380*/         /*Scope*/ 47, /*->428*/
/*381*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*385*/           OPC_MoveChild0,
/*386*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*389*/           OPC_RecordChild0, // #1 = $Rm
/*390*/           OPC_RecordChild1, // #2 = $rot
/*391*/           OPC_MoveChild1,
/*392*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*395*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*397*/           OPC_CheckType, MVT::i32,
/*399*/           OPC_MoveParent,
/*400*/           OPC_MoveParent,
/*401*/           OPC_MoveParent,
/*402*/           OPC_CheckType, MVT::i32,
/*404*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*406*/           OPC_EmitConvertToTarget, 2,
/*408*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*411*/           OPC_EmitInteger, MVT::i32, 14, 
/*414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*417*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*428*/         0, /*End of Scope*/
/*429*/       /*Scope*/ 38|128,2/*294*/, /*->725*/
/*431*/         OPC_MoveChild0,
/*432*/         OPC_Scope, 47, /*->481*/ // 6 children in Scope
/*434*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*437*/           OPC_MoveChild0,
/*438*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*441*/           OPC_RecordChild0, // #0 = $Rm
/*442*/           OPC_RecordChild1, // #1 = $rot
/*443*/           OPC_MoveChild1,
/*444*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*447*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*449*/           OPC_CheckType, MVT::i32,
/*451*/           OPC_MoveParent,
/*452*/           OPC_MoveParent,
/*453*/           OPC_MoveParent,
/*454*/           OPC_RecordChild1, // #2 = $Rn
/*455*/           OPC_CheckType, MVT::i32,
/*457*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*459*/           OPC_EmitConvertToTarget, 1,
/*461*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*464*/           OPC_EmitInteger, MVT::i32, 14, 
/*467*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*470*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*481*/         /*Scope*/ 48, /*->530*/
/*482*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*486*/           OPC_MoveChild0,
/*487*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*490*/           OPC_RecordChild0, // #0 = $Rm
/*491*/           OPC_RecordChild1, // #1 = $rot
/*492*/           OPC_MoveChild1,
/*493*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*496*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*498*/           OPC_CheckType, MVT::i32,
/*500*/           OPC_MoveParent,
/*501*/           OPC_MoveParent,
/*502*/           OPC_MoveParent,
/*503*/           OPC_RecordChild1, // #2 = $Rn
/*504*/           OPC_CheckType, MVT::i32,
/*506*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*508*/           OPC_EmitConvertToTarget, 1,
/*510*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*513*/           OPC_EmitInteger, MVT::i32, 14, 
/*516*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*519*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*530*/         /*Scope*/ 47, /*->578*/
/*531*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*534*/           OPC_MoveChild0,
/*535*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*538*/           OPC_RecordChild0, // #0 = $Rm
/*539*/           OPC_RecordChild1, // #1 = $rot
/*540*/           OPC_MoveChild1,
/*541*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*544*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*546*/           OPC_CheckType, MVT::i32,
/*548*/           OPC_MoveParent,
/*549*/           OPC_MoveParent,
/*550*/           OPC_MoveParent,
/*551*/           OPC_RecordChild1, // #2 = $Rn
/*552*/           OPC_CheckType, MVT::i32,
/*554*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*556*/           OPC_EmitConvertToTarget, 1,
/*558*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*561*/           OPC_EmitInteger, MVT::i32, 14, 
/*564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*567*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*578*/         /*Scope*/ 48, /*->627*/
/*579*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*583*/           OPC_MoveChild0,
/*584*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*587*/           OPC_RecordChild0, // #0 = $Rm
/*588*/           OPC_RecordChild1, // #1 = $rot
/*589*/           OPC_MoveChild1,
/*590*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*593*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*595*/           OPC_CheckType, MVT::i32,
/*597*/           OPC_MoveParent,
/*598*/           OPC_MoveParent,
/*599*/           OPC_MoveParent,
/*600*/           OPC_RecordChild1, // #2 = $Rn
/*601*/           OPC_CheckType, MVT::i32,
/*603*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*605*/           OPC_EmitConvertToTarget, 1,
/*607*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*610*/           OPC_EmitInteger, MVT::i32, 14, 
/*613*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*616*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*627*/         /*Scope*/ 47, /*->675*/
/*628*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*631*/           OPC_MoveChild0,
/*632*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*635*/           OPC_RecordChild0, // #0 = $Rm
/*636*/           OPC_RecordChild1, // #1 = $rot
/*637*/           OPC_MoveChild1,
/*638*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*641*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*643*/           OPC_CheckType, MVT::i32,
/*645*/           OPC_MoveParent,
/*646*/           OPC_MoveParent,
/*647*/           OPC_MoveParent,
/*648*/           OPC_RecordChild1, // #2 = $Rn
/*649*/           OPC_CheckType, MVT::i32,
/*651*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*653*/           OPC_EmitConvertToTarget, 1,
/*655*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*658*/           OPC_EmitInteger, MVT::i32, 14, 
/*661*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*664*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*675*/         /*Scope*/ 48, /*->724*/
/*676*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*680*/           OPC_MoveChild0,
/*681*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*684*/           OPC_RecordChild0, // #0 = $Rm
/*685*/           OPC_RecordChild1, // #1 = $rot
/*686*/           OPC_MoveChild1,
/*687*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*690*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*692*/           OPC_CheckType, MVT::i32,
/*694*/           OPC_MoveParent,
/*695*/           OPC_MoveParent,
/*696*/           OPC_MoveParent,
/*697*/           OPC_RecordChild1, // #2 = $Rn
/*698*/           OPC_CheckType, MVT::i32,
/*700*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*702*/           OPC_EmitConvertToTarget, 1,
/*704*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*707*/           OPC_EmitInteger, MVT::i32, 14, 
/*710*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*713*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*724*/         0, /*End of Scope*/
/*725*/       /*Scope*/ 107, /*->833*/
/*726*/         OPC_RecordChild0, // #0 = $acc
/*727*/         OPC_MoveChild1,
/*728*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*731*/         OPC_MoveChild0,
/*732*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*735*/         OPC_Scope, 47, /*->784*/ // 2 children in Scope
/*737*/           OPC_MoveChild0,
/*738*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*741*/           OPC_RecordChild0, // #1 = $a
/*742*/           OPC_CheckChild1Integer, 16, 
/*744*/           OPC_CheckChild1Type, MVT::i32,
/*746*/           OPC_MoveParent,
/*747*/           OPC_CheckChild1Integer, 16, 
/*749*/           OPC_CheckChild1Type, MVT::i32,
/*751*/           OPC_MoveParent,
/*752*/           OPC_MoveChild1,
/*753*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*756*/           OPC_RecordChild0, // #2 = $b
/*757*/           OPC_CheckChild1Integer, 16, 
/*759*/           OPC_CheckChild1Type, MVT::i32,
/*761*/           OPC_MoveParent,
/*762*/           OPC_MoveParent,
/*763*/           OPC_CheckType, MVT::i32,
/*765*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*767*/           OPC_EmitInteger, MVT::i32, 14, 
/*770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*773*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*784*/         /*Scope*/ 47, /*->832*/
/*785*/           OPC_RecordChild0, // #1 = $a
/*786*/           OPC_CheckChild1Integer, 16, 
/*788*/           OPC_CheckChild1Type, MVT::i32,
/*790*/           OPC_MoveParent,
/*791*/           OPC_MoveChild1,
/*792*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*795*/           OPC_MoveChild0,
/*796*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*799*/           OPC_RecordChild0, // #2 = $b
/*800*/           OPC_CheckChild1Integer, 16, 
/*802*/           OPC_CheckChild1Type, MVT::i32,
/*804*/           OPC_MoveParent,
/*805*/           OPC_CheckChild1Integer, 16, 
/*807*/           OPC_CheckChild1Type, MVT::i32,
/*809*/           OPC_MoveParent,
/*810*/           OPC_MoveParent,
/*811*/           OPC_CheckType, MVT::i32,
/*813*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*815*/           OPC_EmitInteger, MVT::i32, 14, 
/*818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*821*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                  // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*832*/         0, /*End of Scope*/
/*833*/       /*Scope*/ 108, /*->942*/
/*834*/         OPC_MoveChild0,
/*835*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*838*/         OPC_MoveChild0,
/*839*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*842*/         OPC_Scope, 48, /*->892*/ // 2 children in Scope
/*844*/           OPC_MoveChild0,
/*845*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*848*/           OPC_RecordChild0, // #0 = $a
/*849*/           OPC_CheckChild1Integer, 16, 
/*851*/           OPC_CheckChild1Type, MVT::i32,
/*853*/           OPC_MoveParent,
/*854*/           OPC_CheckChild1Integer, 16, 
/*856*/           OPC_CheckChild1Type, MVT::i32,
/*858*/           OPC_MoveParent,
/*859*/           OPC_MoveChild1,
/*860*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*863*/           OPC_RecordChild0, // #1 = $b
/*864*/           OPC_CheckChild1Integer, 16, 
/*866*/           OPC_CheckChild1Type, MVT::i32,
/*868*/           OPC_MoveParent,
/*869*/           OPC_MoveParent,
/*870*/           OPC_RecordChild1, // #2 = $acc
/*871*/           OPC_CheckType, MVT::i32,
/*873*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*875*/           OPC_EmitInteger, MVT::i32, 14, 
/*878*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*881*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*892*/         /*Scope*/ 48, /*->941*/
/*893*/           OPC_RecordChild0, // #0 = $b
/*894*/           OPC_CheckChild1Integer, 16, 
/*896*/           OPC_CheckChild1Type, MVT::i32,
/*898*/           OPC_MoveParent,
/*899*/           OPC_MoveChild1,
/*900*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*903*/           OPC_MoveChild0,
/*904*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*907*/           OPC_RecordChild0, // #1 = $a
/*908*/           OPC_CheckChild1Integer, 16, 
/*910*/           OPC_CheckChild1Type, MVT::i32,
/*912*/           OPC_MoveParent,
/*913*/           OPC_CheckChild1Integer, 16, 
/*915*/           OPC_CheckChild1Type, MVT::i32,
/*917*/           OPC_MoveParent,
/*918*/           OPC_MoveParent,
/*919*/           OPC_RecordChild1, // #2 = $acc
/*920*/           OPC_CheckType, MVT::i32,
/*922*/           OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*924*/           OPC_EmitInteger, MVT::i32, 14, 
/*927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*930*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*941*/         0, /*End of Scope*/
/*942*/       /*Scope*/ 126, /*->1069*/
/*943*/         OPC_RecordChild0, // #0 = $Rn
/*944*/         OPC_MoveChild1,
/*945*/         OPC_Scope, 29, /*->976*/ // 4 children in Scope
/*947*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*950*/           OPC_RecordChild0, // #1 = $Rm
/*951*/           OPC_MoveParent,
/*952*/           OPC_CheckType, MVT::i32,
/*954*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*956*/           OPC_EmitInteger, MVT::i32, 0, 
/*959*/           OPC_EmitInteger, MVT::i32, 14, 
/*962*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*965*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*976*/         /*Scope*/ 30, /*->1007*/
/*977*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*981*/           OPC_RecordChild0, // #1 = $Rm
/*982*/           OPC_MoveParent,
/*983*/           OPC_CheckType, MVT::i32,
/*985*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*987*/           OPC_EmitInteger, MVT::i32, 0, 
/*990*/           OPC_EmitInteger, MVT::i32, 14, 
/*993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*996*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1007*/        /*Scope*/ 29, /*->1037*/
/*1008*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1011*/          OPC_RecordChild0, // #1 = $Rm
/*1012*/          OPC_MoveParent,
/*1013*/          OPC_CheckType, MVT::i32,
/*1015*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1017*/          OPC_EmitInteger, MVT::i32, 0, 
/*1020*/          OPC_EmitInteger, MVT::i32, 14, 
/*1023*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1026*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1037*/        /*Scope*/ 30, /*->1068*/
/*1038*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1042*/          OPC_RecordChild0, // #1 = $Rm
/*1043*/          OPC_MoveParent,
/*1044*/          OPC_CheckType, MVT::i32,
/*1046*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1048*/          OPC_EmitInteger, MVT::i32, 0, 
/*1051*/          OPC_EmitInteger, MVT::i32, 14, 
/*1054*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1057*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1068*/        0, /*End of Scope*/
/*1069*/      /*Scope*/ 1|128,1/*129*/, /*->1200*/
/*1071*/        OPC_MoveChild0,
/*1072*/        OPC_Scope, 30, /*->1104*/ // 4 children in Scope
/*1074*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1077*/          OPC_RecordChild0, // #0 = $Rm
/*1078*/          OPC_MoveParent,
/*1079*/          OPC_RecordChild1, // #1 = $Rn
/*1080*/          OPC_CheckType, MVT::i32,
/*1082*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1084*/          OPC_EmitInteger, MVT::i32, 0, 
/*1087*/          OPC_EmitInteger, MVT::i32, 14, 
/*1090*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1093*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1104*/        /*Scope*/ 31, /*->1136*/
/*1105*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1109*/          OPC_RecordChild0, // #0 = $Rm
/*1110*/          OPC_MoveParent,
/*1111*/          OPC_RecordChild1, // #1 = $Rn
/*1112*/          OPC_CheckType, MVT::i32,
/*1114*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1116*/          OPC_EmitInteger, MVT::i32, 0, 
/*1119*/          OPC_EmitInteger, MVT::i32, 14, 
/*1122*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1125*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1136*/        /*Scope*/ 30, /*->1167*/
/*1137*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1140*/          OPC_RecordChild0, // #0 = $Rm
/*1141*/          OPC_MoveParent,
/*1142*/          OPC_RecordChild1, // #1 = $Rn
/*1143*/          OPC_CheckType, MVT::i32,
/*1145*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1147*/          OPC_EmitInteger, MVT::i32, 0, 
/*1150*/          OPC_EmitInteger, MVT::i32, 14, 
/*1153*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1156*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1167*/        /*Scope*/ 31, /*->1199*/
/*1168*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1172*/          OPC_RecordChild0, // #0 = $Rm
/*1173*/          OPC_MoveParent,
/*1174*/          OPC_RecordChild1, // #1 = $Rn
/*1175*/          OPC_CheckType, MVT::i32,
/*1177*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1179*/          OPC_EmitInteger, MVT::i32, 0, 
/*1182*/          OPC_EmitInteger, MVT::i32, 14, 
/*1185*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1188*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1199*/        0, /*End of Scope*/
/*1200*/      /*Scope*/ 70, /*->1271*/
/*1201*/        OPC_RecordChild0, // #0 = $Ra
/*1202*/        OPC_MoveChild1,
/*1203*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1206*/        OPC_MoveChild0,
/*1207*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1210*/        OPC_RecordChild0, // #1 = $Rn
/*1211*/        OPC_CheckChild1Integer, 16, 
/*1213*/        OPC_CheckChild1Type, MVT::i32,
/*1215*/        OPC_MoveParent,
/*1216*/        OPC_MoveChild1,
/*1217*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1220*/        OPC_RecordChild0, // #2 = $Rm
/*1221*/        OPC_CheckChild1Integer, 16, 
/*1223*/        OPC_CheckChild1Type, MVT::i32,
/*1225*/        OPC_MoveParent,
/*1226*/        OPC_MoveParent,
/*1227*/        OPC_CheckType, MVT::i32,
/*1229*/        OPC_Scope, 19, /*->1250*/ // 2 children in Scope
/*1231*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1233*/          OPC_EmitInteger, MVT::i32, 14, 
/*1236*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1239*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1250*/        /*Scope*/ 19, /*->1270*/
/*1251*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1253*/          OPC_EmitInteger, MVT::i32, 14, 
/*1256*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1259*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1270*/        0, /*End of Scope*/
/*1271*/      /*Scope*/ 70, /*->1342*/
/*1272*/        OPC_MoveChild0,
/*1273*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1276*/        OPC_MoveChild0,
/*1277*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1280*/        OPC_RecordChild0, // #0 = $Rn
/*1281*/        OPC_CheckChild1Integer, 16, 
/*1283*/        OPC_CheckChild1Type, MVT::i32,
/*1285*/        OPC_MoveParent,
/*1286*/        OPC_MoveChild1,
/*1287*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1290*/        OPC_RecordChild0, // #1 = $Rm
/*1291*/        OPC_CheckChild1Integer, 16, 
/*1293*/        OPC_CheckChild1Type, MVT::i32,
/*1295*/        OPC_MoveParent,
/*1296*/        OPC_MoveParent,
/*1297*/        OPC_RecordChild1, // #2 = $Ra
/*1298*/        OPC_CheckType, MVT::i32,
/*1300*/        OPC_Scope, 19, /*->1321*/ // 2 children in Scope
/*1302*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1304*/          OPC_EmitInteger, MVT::i32, 14, 
/*1307*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1310*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                  // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1321*/        /*Scope*/ 19, /*->1341*/
/*1322*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1324*/          OPC_EmitInteger, MVT::i32, 14, 
/*1327*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1330*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1341*/        0, /*End of Scope*/
/*1342*/      /*Scope*/ 4|128,1/*132*/, /*->1476*/
/*1344*/        OPC_RecordChild0, // #0 = $Ra
/*1345*/        OPC_MoveChild1,
/*1346*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1349*/        OPC_MoveChild0,
/*1350*/        OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1413
/*1354*/          OPC_RecordChild0, // #1 = $Rn
/*1355*/          OPC_MoveChild1,
/*1356*/          OPC_CheckValueType, MVT::i16,
/*1358*/          OPC_MoveParent,
/*1359*/          OPC_MoveParent,
/*1360*/          OPC_MoveChild1,
/*1361*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1364*/          OPC_RecordChild0, // #2 = $Rm
/*1365*/          OPC_CheckChild1Integer, 16, 
/*1367*/          OPC_CheckChild1Type, MVT::i32,
/*1369*/          OPC_MoveParent,
/*1370*/          OPC_MoveParent,
/*1371*/          OPC_Scope, 19, /*->1392*/ // 2 children in Scope
/*1373*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1375*/            OPC_EmitInteger, MVT::i32, 14, 
/*1378*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1381*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1392*/          /*Scope*/ 19, /*->1412*/
/*1393*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1395*/            OPC_EmitInteger, MVT::i32, 14, 
/*1398*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1401*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1412*/          0, /*End of Scope*/
/*1413*/        /*SwitchOpcode*/ 59, TARGET_VAL(ISD::SRA),// ->1475
/*1416*/          OPC_RecordChild0, // #1 = $Rn
/*1417*/          OPC_CheckChild1Integer, 16, 
/*1419*/          OPC_CheckChild1Type, MVT::i32,
/*1421*/          OPC_MoveParent,
/*1422*/          OPC_MoveChild1,
/*1423*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1426*/          OPC_RecordChild0, // #2 = $Rm
/*1427*/          OPC_MoveChild1,
/*1428*/          OPC_CheckValueType, MVT::i16,
/*1430*/          OPC_MoveParent,
/*1431*/          OPC_MoveParent,
/*1432*/          OPC_MoveParent,
/*1433*/          OPC_Scope, 19, /*->1454*/ // 2 children in Scope
/*1435*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1437*/            OPC_EmitInteger, MVT::i32, 14, 
/*1440*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1443*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1454*/          /*Scope*/ 19, /*->1474*/
/*1455*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1457*/            OPC_EmitInteger, MVT::i32, 14, 
/*1460*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1463*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1474*/          0, /*End of Scope*/
/*1475*/        0, // EndSwitchOpcode
/*1476*/      /*Scope*/ 5|128,1/*133*/, /*->1611*/
/*1478*/        OPC_MoveChild0,
/*1479*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1482*/        OPC_MoveChild0,
/*1483*/        OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->1547
/*1487*/          OPC_RecordChild0, // #0 = $Rn
/*1488*/          OPC_MoveChild1,
/*1489*/          OPC_CheckValueType, MVT::i16,
/*1491*/          OPC_MoveParent,
/*1492*/          OPC_MoveParent,
/*1493*/          OPC_MoveChild1,
/*1494*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1497*/          OPC_RecordChild0, // #1 = $Rm
/*1498*/          OPC_CheckChild1Integer, 16, 
/*1500*/          OPC_CheckChild1Type, MVT::i32,
/*1502*/          OPC_MoveParent,
/*1503*/          OPC_MoveParent,
/*1504*/          OPC_RecordChild1, // #2 = $Ra
/*1505*/          OPC_Scope, 19, /*->1526*/ // 2 children in Scope
/*1507*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1509*/            OPC_EmitInteger, MVT::i32, 14, 
/*1512*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1515*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1526*/          /*Scope*/ 19, /*->1546*/
/*1527*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1529*/            OPC_EmitInteger, MVT::i32, 14, 
/*1532*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1535*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1546*/          0, /*End of Scope*/
/*1547*/        /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SRA),// ->1610
/*1550*/          OPC_RecordChild0, // #0 = $Rm
/*1551*/          OPC_CheckChild1Integer, 16, 
/*1553*/          OPC_CheckChild1Type, MVT::i32,
/*1555*/          OPC_MoveParent,
/*1556*/          OPC_MoveChild1,
/*1557*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1560*/          OPC_RecordChild0, // #1 = $Rn
/*1561*/          OPC_MoveChild1,
/*1562*/          OPC_CheckValueType, MVT::i16,
/*1564*/          OPC_MoveParent,
/*1565*/          OPC_MoveParent,
/*1566*/          OPC_MoveParent,
/*1567*/          OPC_RecordChild1, // #2 = $Ra
/*1568*/          OPC_Scope, 19, /*->1589*/ // 2 children in Scope
/*1570*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1572*/            OPC_EmitInteger, MVT::i32, 14, 
/*1575*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1578*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1589*/          /*Scope*/ 19, /*->1609*/
/*1590*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*1592*/            OPC_EmitInteger, MVT::i32, 14, 
/*1595*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1598*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1609*/          0, /*End of Scope*/
/*1610*/        0, // EndSwitchOpcode
/*1611*/      /*Scope*/ 20|128,1/*148*/, /*->1761*/
/*1613*/        OPC_RecordChild0, // #0 = $Rn
/*1614*/        OPC_Scope, 30, /*->1646*/ // 3 children in Scope
/*1616*/          OPC_RecordChild1, // #1 = $shift
/*1617*/          OPC_CheckType, MVT::i32,
/*1619*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1621*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*1624*/          OPC_EmitInteger, MVT::i32, 14, 
/*1627*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1630*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1633*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1646*/        /*Scope*/ 82, /*->1729*/
/*1647*/          OPC_MoveChild1,
/*1648*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1651*/          OPC_Scope, 37, /*->1690*/ // 2 children in Scope
/*1653*/            OPC_RecordChild0, // #1 = $a
/*1654*/            OPC_MoveChild0,
/*1655*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1657*/            OPC_MoveParent,
/*1658*/            OPC_MoveChild1,
/*1659*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1662*/            OPC_RecordChild0, // #2 = $b
/*1663*/            OPC_CheckChild1Integer, 16, 
/*1665*/            OPC_CheckChild1Type, MVT::i32,
/*1667*/            OPC_MoveParent,
/*1668*/            OPC_MoveParent,
/*1669*/            OPC_CheckType, MVT::i32,
/*1671*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1673*/            OPC_EmitInteger, MVT::i32, 14, 
/*1676*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1679*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1690*/          /*Scope*/ 37, /*->1728*/
/*1691*/            OPC_MoveChild0,
/*1692*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1695*/            OPC_RecordChild0, // #1 = $a
/*1696*/            OPC_CheckChild1Integer, 16, 
/*1698*/            OPC_CheckChild1Type, MVT::i32,
/*1700*/            OPC_MoveParent,
/*1701*/            OPC_RecordChild1, // #2 = $b
/*1702*/            OPC_MoveChild1,
/*1703*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1705*/            OPC_MoveParent,
/*1706*/            OPC_MoveParent,
/*1707*/            OPC_CheckType, MVT::i32,
/*1709*/            OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1711*/            OPC_EmitInteger, MVT::i32, 14, 
/*1714*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1717*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLATB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1728*/          0, /*End of Scope*/
/*1729*/        /*Scope*/ 30, /*->1760*/
/*1730*/          OPC_RecordChild1, // #1 = $Rn
/*1731*/          OPC_CheckType, MVT::i32,
/*1733*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*1735*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*1738*/          OPC_EmitInteger, MVT::i32, 14, 
/*1741*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1744*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1747*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*1760*/        0, /*End of Scope*/
/*1761*/      /*Scope*/ 84, /*->1846*/
/*1762*/        OPC_MoveChild0,
/*1763*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1766*/        OPC_Scope, 38, /*->1806*/ // 2 children in Scope
/*1768*/          OPC_RecordChild0, // #0 = $a
/*1769*/          OPC_MoveChild0,
/*1770*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1772*/          OPC_MoveParent,
/*1773*/          OPC_MoveChild1,
/*1774*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1777*/          OPC_RecordChild0, // #1 = $b
/*1778*/          OPC_CheckChild1Integer, 16, 
/*1780*/          OPC_CheckChild1Type, MVT::i32,
/*1782*/          OPC_MoveParent,
/*1783*/          OPC_MoveParent,
/*1784*/          OPC_RecordChild1, // #2 = $acc
/*1785*/          OPC_CheckType, MVT::i32,
/*1787*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1789*/          OPC_EmitInteger, MVT::i32, 14, 
/*1792*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1795*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1806*/        /*Scope*/ 38, /*->1845*/
/*1807*/          OPC_MoveChild0,
/*1808*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1811*/          OPC_RecordChild0, // #0 = $b
/*1812*/          OPC_CheckChild1Integer, 16, 
/*1814*/          OPC_CheckChild1Type, MVT::i32,
/*1816*/          OPC_MoveParent,
/*1817*/          OPC_RecordChild1, // #1 = $a
/*1818*/          OPC_MoveChild1,
/*1819*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*1821*/          OPC_MoveParent,
/*1822*/          OPC_MoveParent,
/*1823*/          OPC_RecordChild1, // #2 = $acc
/*1824*/          OPC_CheckType, MVT::i32,
/*1826*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*1828*/          OPC_EmitInteger, MVT::i32, 14, 
/*1831*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1834*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABT), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1845*/        0, /*End of Scope*/
/*1846*/      /*Scope*/ 94|128,1/*222*/, /*->2070*/
/*1848*/        OPC_RecordChild0, // #0 = $Rn
/*1849*/        OPC_MoveChild1,
/*1850*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*1853*/        OPC_MoveChild0,
/*1854*/        OPC_SwitchOpcode /*2 cases */, 1|128,1/*129*/, TARGET_VAL(ISD::ROTR),// ->1988
/*1859*/          OPC_RecordChild0, // #1 = $Rm
/*1860*/          OPC_RecordChild1, // #2 = $rot
/*1861*/          OPC_MoveChild1,
/*1862*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1865*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*1867*/          OPC_CheckType, MVT::i32,
/*1869*/          OPC_MoveParent,
/*1870*/          OPC_MoveParent,
/*1871*/          OPC_MoveChild1,
/*1872*/          OPC_Scope, 56, /*->1930*/ // 2 children in Scope
/*1874*/            OPC_CheckValueType, MVT::i8,
/*1876*/            OPC_MoveParent,
/*1877*/            OPC_MoveParent,
/*1878*/            OPC_Scope, 24, /*->1904*/ // 2 children in Scope
/*1880*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1882*/              OPC_EmitConvertToTarget, 2,
/*1884*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*1887*/              OPC_EmitInteger, MVT::i32, 14, 
/*1890*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1893*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*1904*/            /*Scope*/ 24, /*->1929*/
/*1905*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1907*/              OPC_EmitConvertToTarget, 2,
/*1909*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*1912*/              OPC_EmitInteger, MVT::i32, 14, 
/*1915*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1918*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*1929*/            0, /*End of Scope*/
/*1930*/          /*Scope*/ 56, /*->1987*/
/*1931*/            OPC_CheckValueType, MVT::i16,
/*1933*/            OPC_MoveParent,
/*1934*/            OPC_MoveParent,
/*1935*/            OPC_Scope, 24, /*->1961*/ // 2 children in Scope
/*1937*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*1939*/              OPC_EmitConvertToTarget, 2,
/*1941*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*1944*/              OPC_EmitInteger, MVT::i32, 14, 
/*1947*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1950*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*1961*/            /*Scope*/ 24, /*->1986*/
/*1962*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1964*/              OPC_EmitConvertToTarget, 2,
/*1966*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*1969*/              OPC_EmitInteger, MVT::i32, 14, 
/*1972*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1975*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*1986*/            0, /*End of Scope*/
/*1987*/          0, /*End of Scope*/
/*1988*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::SRL),// ->2069
/*1991*/          OPC_RecordChild0, // #1 = $Rm
/*1992*/          OPC_RecordChild1, // #2 = $rot
/*1993*/          OPC_MoveChild1,
/*1994*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*1997*/          OPC_CheckType, MVT::i32,
/*1999*/          OPC_Scope, 33, /*->2034*/ // 2 children in Scope
/*2001*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2003*/            OPC_MoveParent,
/*2004*/            OPC_MoveParent,
/*2005*/            OPC_MoveChild1,
/*2006*/            OPC_CheckValueType, MVT::i8,
/*2008*/            OPC_MoveParent,
/*2009*/            OPC_MoveParent,
/*2010*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2012*/            OPC_EmitConvertToTarget, 2,
/*2014*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2017*/            OPC_EmitInteger, MVT::i32, 14, 
/*2020*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2023*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2034*/          /*Scope*/ 33, /*->2068*/
/*2035*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2037*/            OPC_MoveParent,
/*2038*/            OPC_MoveParent,
/*2039*/            OPC_MoveChild1,
/*2040*/            OPC_CheckValueType, MVT::i16,
/*2042*/            OPC_MoveParent,
/*2043*/            OPC_MoveParent,
/*2044*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2046*/            OPC_EmitConvertToTarget, 2,
/*2048*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2051*/            OPC_EmitInteger, MVT::i32, 14, 
/*2054*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2057*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2068*/          0, /*End of Scope*/
/*2069*/        0, // EndSwitchOpcode
/*2070*/      /*Scope*/ 97|128,1/*225*/, /*->2297*/
/*2072*/        OPC_MoveChild0,
/*2073*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2076*/        OPC_MoveChild0,
/*2077*/        OPC_SwitchOpcode /*2 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::ROTR),// ->2213
/*2082*/          OPC_RecordChild0, // #0 = $Rm
/*2083*/          OPC_RecordChild1, // #1 = $rot
/*2084*/          OPC_MoveChild1,
/*2085*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2088*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2090*/          OPC_CheckType, MVT::i32,
/*2092*/          OPC_MoveParent,
/*2093*/          OPC_MoveParent,
/*2094*/          OPC_MoveChild1,
/*2095*/          OPC_Scope, 57, /*->2154*/ // 2 children in Scope
/*2097*/            OPC_CheckValueType, MVT::i8,
/*2099*/            OPC_MoveParent,
/*2100*/            OPC_MoveParent,
/*2101*/            OPC_RecordChild1, // #2 = $Rn
/*2102*/            OPC_Scope, 24, /*->2128*/ // 2 children in Scope
/*2104*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2106*/              OPC_EmitConvertToTarget, 1,
/*2108*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2111*/              OPC_EmitInteger, MVT::i32, 14, 
/*2114*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2117*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2128*/            /*Scope*/ 24, /*->2153*/
/*2129*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2131*/              OPC_EmitConvertToTarget, 1,
/*2133*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2136*/              OPC_EmitInteger, MVT::i32, 14, 
/*2139*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2142*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2153*/            0, /*End of Scope*/
/*2154*/          /*Scope*/ 57, /*->2212*/
/*2155*/            OPC_CheckValueType, MVT::i16,
/*2157*/            OPC_MoveParent,
/*2158*/            OPC_MoveParent,
/*2159*/            OPC_RecordChild1, // #2 = $Rn
/*2160*/            OPC_Scope, 24, /*->2186*/ // 2 children in Scope
/*2162*/              OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*2164*/              OPC_EmitConvertToTarget, 1,
/*2166*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2169*/              OPC_EmitInteger, MVT::i32, 14, 
/*2172*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2175*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2186*/            /*Scope*/ 24, /*->2211*/
/*2187*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2189*/              OPC_EmitConvertToTarget, 1,
/*2191*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2194*/              OPC_EmitInteger, MVT::i32, 14, 
/*2197*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2200*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*2211*/            0, /*End of Scope*/
/*2212*/          0, /*End of Scope*/
/*2213*/        /*SwitchOpcode*/ 80, TARGET_VAL(ISD::SRL),// ->2296
/*2216*/          OPC_RecordChild0, // #0 = $Rm
/*2217*/          OPC_RecordChild1, // #1 = $rot
/*2218*/          OPC_MoveChild1,
/*2219*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2222*/          OPC_CheckType, MVT::i32,
/*2224*/          OPC_Scope, 34, /*->2260*/ // 2 children in Scope
/*2226*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*2228*/            OPC_MoveParent,
/*2229*/            OPC_MoveParent,
/*2230*/            OPC_MoveChild1,
/*2231*/            OPC_CheckValueType, MVT::i8,
/*2233*/            OPC_MoveParent,
/*2234*/            OPC_MoveParent,
/*2235*/            OPC_RecordChild1, // #2 = $Rn
/*2236*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2238*/            OPC_EmitConvertToTarget, 1,
/*2240*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2243*/            OPC_EmitInteger, MVT::i32, 14, 
/*2246*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2249*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2260*/          /*Scope*/ 34, /*->2295*/
/*2261*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*2263*/            OPC_MoveParent,
/*2264*/            OPC_MoveParent,
/*2265*/            OPC_MoveChild1,
/*2266*/            OPC_CheckValueType, MVT::i16,
/*2268*/            OPC_MoveParent,
/*2269*/            OPC_MoveParent,
/*2270*/            OPC_RecordChild1, // #2 = $Rn
/*2271*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*2273*/            OPC_EmitConvertToTarget, 1,
/*2275*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*2278*/            OPC_EmitInteger, MVT::i32, 14, 
/*2281*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2284*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*2295*/          0, /*End of Scope*/
/*2296*/        0, // EndSwitchOpcode
/*2297*/      /*Scope*/ 55|128,1/*183*/, /*->2482*/
/*2299*/        OPC_RecordChild0, // #0 = $Rn
/*2300*/        OPC_Scope, 29, /*->2331*/ // 5 children in Scope
/*2302*/          OPC_RecordChild1, // #1 = $shift
/*2303*/          OPC_CheckType, MVT::i32,
/*2305*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2307*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*2310*/          OPC_EmitInteger, MVT::i32, 14, 
/*2313*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2316*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2319*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2331*/        /*Scope*/ 44, /*->2376*/
/*2332*/          OPC_MoveChild1,
/*2333*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2336*/          OPC_MoveChild0,
/*2337*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2340*/          OPC_RecordChild0, // #1 = $Rn
/*2341*/          OPC_MoveChild1,
/*2342*/          OPC_CheckValueType, MVT::i16,
/*2344*/          OPC_MoveParent,
/*2345*/          OPC_MoveParent,
/*2346*/          OPC_MoveChild1,
/*2347*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2350*/          OPC_RecordChild0, // #2 = $Rm
/*2351*/          OPC_MoveChild1,
/*2352*/          OPC_CheckValueType, MVT::i16,
/*2354*/          OPC_MoveParent,
/*2355*/          OPC_MoveParent,
/*2356*/          OPC_MoveParent,
/*2357*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2359*/          OPC_EmitInteger, MVT::i32, 14, 
/*2362*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2365*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2376*/        /*Scope*/ 29, /*->2406*/
/*2377*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*2378*/          OPC_CheckType, MVT::i32,
/*2380*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2382*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*2385*/          OPC_EmitInteger, MVT::i32, 14, 
/*2388*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2391*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2394*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2406*/        /*Scope*/ 44, /*->2451*/
/*2407*/          OPC_MoveChild1,
/*2408*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2411*/          OPC_MoveChild0,
/*2412*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2415*/          OPC_RecordChild0, // #1 = $Rn
/*2416*/          OPC_MoveChild1,
/*2417*/          OPC_CheckValueType, MVT::i16,
/*2419*/          OPC_MoveParent,
/*2420*/          OPC_MoveParent,
/*2421*/          OPC_MoveChild1,
/*2422*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2425*/          OPC_RecordChild0, // #2 = $Rm
/*2426*/          OPC_MoveChild1,
/*2427*/          OPC_CheckValueType, MVT::i16,
/*2429*/          OPC_MoveParent,
/*2430*/          OPC_MoveParent,
/*2431*/          OPC_MoveParent,
/*2432*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*2434*/          OPC_EmitInteger, MVT::i32, 14, 
/*2437*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2440*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2451*/        /*Scope*/ 29, /*->2481*/
/*2452*/          OPC_RecordChild1, // #1 = $Rn
/*2453*/          OPC_CheckType, MVT::i32,
/*2455*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2457*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*2460*/          OPC_EmitInteger, MVT::i32, 14, 
/*2463*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2466*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2469*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*2481*/        0, /*End of Scope*/
/*2482*/      /*Scope*/ 45, /*->2528*/
/*2483*/        OPC_MoveChild0,
/*2484*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2487*/        OPC_MoveChild0,
/*2488*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2491*/        OPC_RecordChild0, // #0 = $Rn
/*2492*/        OPC_MoveChild1,
/*2493*/        OPC_CheckValueType, MVT::i16,
/*2495*/        OPC_MoveParent,
/*2496*/        OPC_MoveParent,
/*2497*/        OPC_MoveChild1,
/*2498*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2501*/        OPC_RecordChild0, // #1 = $Rm
/*2502*/        OPC_MoveChild1,
/*2503*/        OPC_CheckValueType, MVT::i16,
/*2505*/        OPC_MoveParent,
/*2506*/        OPC_MoveParent,
/*2507*/        OPC_MoveParent,
/*2508*/        OPC_RecordChild1, // #2 = $Ra
/*2509*/        OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2511*/        OPC_EmitInteger, MVT::i32, 14, 
/*2514*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2517*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2528*/      /*Scope*/ 30, /*->2559*/
/*2529*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*2530*/        OPC_RecordChild1, // #1 = $Rn
/*2531*/        OPC_CheckType, MVT::i32,
/*2533*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2535*/        OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*2538*/        OPC_EmitInteger, MVT::i32, 14, 
/*2541*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2544*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2547*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrs), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*2559*/      /*Scope*/ 45, /*->2605*/
/*2560*/        OPC_MoveChild0,
/*2561*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2564*/        OPC_MoveChild0,
/*2565*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2568*/        OPC_RecordChild0, // #0 = $Rn
/*2569*/        OPC_MoveChild1,
/*2570*/        OPC_CheckValueType, MVT::i16,
/*2572*/        OPC_MoveParent,
/*2573*/        OPC_MoveParent,
/*2574*/        OPC_MoveChild1,
/*2575*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2578*/        OPC_RecordChild0, // #1 = $Rm
/*2579*/        OPC_MoveChild1,
/*2580*/        OPC_CheckValueType, MVT::i16,
/*2582*/        OPC_MoveParent,
/*2583*/        OPC_MoveParent,
/*2584*/        OPC_MoveParent,
/*2585*/        OPC_RecordChild1, // #2 = $Ra
/*2586*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*2588*/        OPC_EmitInteger, MVT::i32, 14, 
/*2591*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2594*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2605*/      /*Scope*/ 78, /*->2684*/
/*2606*/        OPC_RecordChild0, // #0 = $acc
/*2607*/        OPC_Scope, 36, /*->2645*/ // 2 children in Scope
/*2609*/          OPC_MoveChild1,
/*2610*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2613*/          OPC_RecordChild0, // #1 = $a
/*2614*/          OPC_MoveChild0,
/*2615*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2617*/          OPC_MoveParent,
/*2618*/          OPC_RecordChild1, // #2 = $b
/*2619*/          OPC_MoveChild1,
/*2620*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2622*/          OPC_MoveParent,
/*2623*/          OPC_MoveParent,
/*2624*/          OPC_CheckType, MVT::i32,
/*2626*/          OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2628*/          OPC_EmitInteger, MVT::i32, 14, 
/*2631*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2634*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2645*/        /*Scope*/ 37, /*->2683*/
/*2646*/          OPC_RecordChild1, // #1 = $imm
/*2647*/          OPC_MoveChild1,
/*2648*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2651*/          OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*2653*/          OPC_MoveParent,
/*2654*/          OPC_CheckType, MVT::i32,
/*2656*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2658*/          OPC_EmitConvertToTarget, 1,
/*2660*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2663*/          OPC_EmitInteger, MVT::i32, 14, 
/*2666*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2669*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2672*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*2683*/        0, /*End of Scope*/
/*2684*/      /*Scope*/ 37, /*->2722*/
/*2685*/        OPC_MoveChild0,
/*2686*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2689*/        OPC_RecordChild0, // #0 = $a
/*2690*/        OPC_MoveChild0,
/*2691*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2693*/        OPC_MoveParent,
/*2694*/        OPC_RecordChild1, // #1 = $b
/*2695*/        OPC_MoveChild1,
/*2696*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2698*/        OPC_MoveParent,
/*2699*/        OPC_MoveParent,
/*2700*/        OPC_RecordChild1, // #2 = $acc
/*2701*/        OPC_CheckType, MVT::i32,
/*2703*/        OPC_CheckPatternPredicate, 0, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*2705*/        OPC_EmitInteger, MVT::i32, 14, 
/*2708*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2711*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::SMLABB), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2722*/      /*Scope*/ 25|128,3/*409*/, /*->3133*/
/*2724*/        OPC_RecordChild0, // #0 = $Rn
/*2725*/        OPC_RecordChild1, // #1 = $imm
/*2726*/        OPC_MoveChild1,
/*2727*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*2730*/        OPC_Scope, 29, /*->2761*/ // 11 children in Scope
/*2732*/          OPC_CheckPredicate, 4, // Predicate_mod_imm
/*2734*/          OPC_MoveParent,
/*2735*/          OPC_CheckType, MVT::i32,
/*2737*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2739*/          OPC_EmitConvertToTarget, 1,
/*2741*/          OPC_EmitInteger, MVT::i32, 14, 
/*2744*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2747*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2750*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2761*/        /*Scope*/ 32, /*->2794*/
/*2762*/          OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*2764*/          OPC_MoveParent,
/*2765*/          OPC_CheckType, MVT::i32,
/*2767*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2769*/          OPC_EmitConvertToTarget, 1,
/*2771*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*2774*/          OPC_EmitInteger, MVT::i32, 14, 
/*2777*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2780*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2783*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*2794*/        /*Scope*/ 29, /*->2824*/
/*2795*/          OPC_CheckPredicate, 6, // Predicate_imm0_7
/*2797*/          OPC_MoveParent,
/*2798*/          OPC_CheckType, MVT::i32,
/*2800*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2802*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2805*/          OPC_EmitConvertToTarget, 1,
/*2807*/          OPC_EmitInteger, MVT::i32, 14, 
/*2810*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2813*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*2824*/        /*Scope*/ 29, /*->2854*/
/*2825*/          OPC_CheckPredicate, 7, // Predicate_imm8_255
/*2827*/          OPC_MoveParent,
/*2828*/          OPC_CheckType, MVT::i32,
/*2830*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2832*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2835*/          OPC_EmitConvertToTarget, 1,
/*2837*/          OPC_EmitInteger, MVT::i32, 14, 
/*2840*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2843*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*2854*/        /*Scope*/ 32, /*->2887*/
/*2855*/          OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*2857*/          OPC_MoveParent,
/*2858*/          OPC_CheckType, MVT::i32,
/*2860*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2862*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2865*/          OPC_EmitConvertToTarget, 1,
/*2867*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*2870*/          OPC_EmitInteger, MVT::i32, 14, 
/*2873*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2876*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi3), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*2887*/        /*Scope*/ 32, /*->2920*/
/*2888*/          OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*2890*/          OPC_MoveParent,
/*2891*/          OPC_CheckType, MVT::i32,
/*2893*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*2895*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*2898*/          OPC_EmitConvertToTarget, 1,
/*2900*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*2903*/          OPC_EmitInteger, MVT::i32, 14, 
/*2906*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2909*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi8), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*2920*/        /*Scope*/ 29, /*->2950*/
/*2921*/          OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*2923*/          OPC_MoveParent,
/*2924*/          OPC_CheckType, MVT::i32,
/*2926*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2928*/          OPC_EmitConvertToTarget, 1,
/*2930*/          OPC_EmitInteger, MVT::i32, 14, 
/*2933*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2936*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2939*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*2950*/        /*Scope*/ 25, /*->2976*/
/*2951*/          OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*2953*/          OPC_MoveParent,
/*2954*/          OPC_CheckType, MVT::i32,
/*2956*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2958*/          OPC_EmitConvertToTarget, 1,
/*2960*/          OPC_EmitInteger, MVT::i32, 14, 
/*2963*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2966*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*2976*/        /*Scope*/ 32, /*->3009*/
/*2977*/          OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*2979*/          OPC_MoveParent,
/*2980*/          OPC_CheckType, MVT::i32,
/*2982*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*2984*/          OPC_EmitConvertToTarget, 1,
/*2986*/          OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*2989*/          OPC_EmitInteger, MVT::i32, 14, 
/*2992*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2995*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2998*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*3009*/        /*Scope*/ 28, /*->3038*/
/*3010*/          OPC_CheckPredicate, 13, // Predicate_imm0_4095_neg
/*3012*/          OPC_MoveParent,
/*3013*/          OPC_CheckType, MVT::i32,
/*3015*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3017*/          OPC_EmitConvertToTarget, 1,
/*3019*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3022*/          OPC_EmitInteger, MVT::i32, 14, 
/*3025*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3028*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*3038*/        /*Scope*/ 93, /*->3132*/
/*3039*/          OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*3041*/          OPC_MoveParent,
/*3042*/          OPC_CheckType, MVT::i32,
/*3044*/          OPC_Scope, 42, /*->3088*/ // 2 children in Scope
/*3046*/            OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*3048*/            OPC_EmitConvertToTarget, 1,
/*3050*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3053*/            OPC_EmitInteger, MVT::i32, 14, 
/*3056*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3059*/            OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3068*/            OPC_EmitInteger, MVT::i32, 14, 
/*3071*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3074*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3077*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3088*/          /*Scope*/ 42, /*->3131*/
/*3089*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3091*/            OPC_EmitConvertToTarget, 1,
/*3093*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*3096*/            OPC_EmitInteger, MVT::i32, 14, 
/*3099*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3102*/            OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*3111*/            OPC_EmitInteger, MVT::i32, 14, 
/*3114*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3117*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3120*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*3131*/          0, /*End of Scope*/
/*3132*/        0, /*End of Scope*/
/*3133*/      /*Scope*/ 90, /*->3224*/
/*3134*/        OPC_MoveChild0,
/*3135*/        OPC_SwitchOpcode /*2 cases */, 56, TARGET_VAL(ISD::MUL),// ->3195
/*3139*/          OPC_RecordChild0, // #0 = $Rn
/*3140*/          OPC_RecordChild1, // #1 = $Rm
/*3141*/          OPC_MoveParent,
/*3142*/          OPC_RecordChild1, // #2 = $Ra
/*3143*/          OPC_CheckType, MVT::i32,
/*3145*/          OPC_Scope, 23, /*->3170*/ // 2 children in Scope
/*3147*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3149*/            OPC_EmitInteger, MVT::i32, 14, 
/*3152*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3155*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3158*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3170*/          /*Scope*/ 23, /*->3194*/
/*3171*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3173*/            OPC_EmitInteger, MVT::i32, 14, 
/*3176*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3179*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3182*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3194*/          0, /*End of Scope*/
/*3195*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->3223
/*3198*/          OPC_RecordChild0, // #0 = $Rn
/*3199*/          OPC_RecordChild1, // #1 = $Rm
/*3200*/          OPC_MoveParent,
/*3201*/          OPC_RecordChild1, // #2 = $Ra
/*3202*/          OPC_CheckType, MVT::i32,
/*3204*/          OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3206*/          OPC_EmitInteger, MVT::i32, 14, 
/*3209*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3212*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3223*/        0, // EndSwitchOpcode
/*3224*/      /*Scope*/ 63, /*->3288*/
/*3225*/        OPC_RecordChild0, // #0 = $Rn
/*3226*/        OPC_MoveChild1,
/*3227*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3230*/        OPC_RecordChild0, // #1 = $Rm
/*3231*/        OPC_MoveChild1,
/*3232*/        OPC_Scope, 26, /*->3260*/ // 2 children in Scope
/*3234*/          OPC_CheckValueType, MVT::i8,
/*3236*/          OPC_MoveParent,
/*3237*/          OPC_MoveParent,
/*3238*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3240*/          OPC_EmitInteger, MVT::i32, 0, 
/*3243*/          OPC_EmitInteger, MVT::i32, 14, 
/*3246*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3249*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3260*/        /*Scope*/ 26, /*->3287*/
/*3261*/          OPC_CheckValueType, MVT::i16,
/*3263*/          OPC_MoveParent,
/*3264*/          OPC_MoveParent,
/*3265*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3267*/          OPC_EmitInteger, MVT::i32, 0, 
/*3270*/          OPC_EmitInteger, MVT::i32, 14, 
/*3273*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3276*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3287*/        0, /*End of Scope*/
/*3288*/      /*Scope*/ 59, /*->3348*/
/*3289*/        OPC_MoveChild0,
/*3290*/        OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ISD::MUL),// ->3319
/*3294*/          OPC_RecordChild0, // #0 = $Rn
/*3295*/          OPC_RecordChild1, // #1 = $Rm
/*3296*/          OPC_MoveParent,
/*3297*/          OPC_RecordChild1, // #2 = $Ra
/*3298*/          OPC_CheckType, MVT::i32,
/*3300*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3302*/          OPC_EmitInteger, MVT::i32, 14, 
/*3305*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3308*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3319*/        /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->3347
/*3322*/          OPC_RecordChild0, // #0 = $Rm
/*3323*/          OPC_RecordChild1, // #1 = $Rn
/*3324*/          OPC_MoveParent,
/*3325*/          OPC_RecordChild1, // #2 = $Ra
/*3326*/          OPC_CheckType, MVT::i32,
/*3328*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3330*/          OPC_EmitInteger, MVT::i32, 14, 
/*3333*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3336*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3347*/        0, // EndSwitchOpcode
/*3348*/      /*Scope*/ 65|128,1/*193*/, /*->3543*/
/*3350*/        OPC_RecordChild0, // #0 = $Rn
/*3351*/        OPC_MoveChild1,
/*3352*/        OPC_SwitchOpcode /*3 cases */, 58, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->3414
/*3356*/          OPC_RecordChild0, // #1 = $Rm
/*3357*/          OPC_MoveChild1,
/*3358*/          OPC_Scope, 26, /*->3386*/ // 2 children in Scope
/*3360*/            OPC_CheckValueType, MVT::i8,
/*3362*/            OPC_MoveParent,
/*3363*/            OPC_MoveParent,
/*3364*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3366*/            OPC_EmitInteger, MVT::i32, 0, 
/*3369*/            OPC_EmitInteger, MVT::i32, 14, 
/*3372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3375*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3386*/          /*Scope*/ 26, /*->3413*/
/*3387*/            OPC_CheckValueType, MVT::i16,
/*3389*/            OPC_MoveParent,
/*3390*/            OPC_MoveParent,
/*3391*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3393*/            OPC_EmitInteger, MVT::i32, 0, 
/*3396*/            OPC_EmitInteger, MVT::i32, 14, 
/*3399*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3402*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3413*/          0, /*End of Scope*/
/*3414*/        /*SwitchOpcode*/ 75, TARGET_VAL(ISD::MUL),// ->3492
/*3417*/          OPC_RecordChild0, // #1 = $Rn
/*3418*/          OPC_RecordChild1, // #2 = $Rm
/*3419*/          OPC_MoveParent,
/*3420*/          OPC_CheckType, MVT::i32,
/*3422*/          OPC_Scope, 23, /*->3447*/ // 3 children in Scope
/*3424*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3426*/            OPC_EmitInteger, MVT::i32, 14, 
/*3429*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3432*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3435*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLA), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3447*/          /*Scope*/ 23, /*->3471*/
/*3448*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*3450*/            OPC_EmitInteger, MVT::i32, 14, 
/*3453*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3456*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3459*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::MLAv5), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*3471*/          /*Scope*/ 19, /*->3491*/
/*3472*/            OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3474*/            OPC_EmitInteger, MVT::i32, 14, 
/*3477*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3480*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLA), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3491*/          0, /*End of Scope*/
/*3492*/        /*SwitchOpcode*/ 47, TARGET_VAL(ISD::MULHS),// ->3542
/*3495*/          OPC_RecordChild0, // #1 = $Rn
/*3496*/          OPC_RecordChild1, // #2 = $Rm
/*3497*/          OPC_MoveParent,
/*3498*/          OPC_CheckType, MVT::i32,
/*3500*/          OPC_Scope, 19, /*->3521*/ // 2 children in Scope
/*3502*/            OPC_CheckPatternPredicate, 8, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*3504*/            OPC_EmitInteger, MVT::i32, 14, 
/*3507*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3510*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMLA), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*3521*/          /*Scope*/ 19, /*->3541*/
/*3522*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*3524*/            OPC_EmitInteger, MVT::i32, 14, 
/*3527*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3530*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLA), 0,
                        MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3541*/          0, /*End of Scope*/
/*3542*/        0, // EndSwitchOpcode
/*3543*/      /*Scope*/ 116, /*->3660*/
/*3544*/        OPC_MoveChild0,
/*3545*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3548*/        OPC_RecordChild0, // #0 = $Rm
/*3549*/        OPC_MoveChild1,
/*3550*/        OPC_Scope, 53, /*->3605*/ // 2 children in Scope
/*3552*/          OPC_CheckValueType, MVT::i8,
/*3554*/          OPC_MoveParent,
/*3555*/          OPC_MoveParent,
/*3556*/          OPC_RecordChild1, // #1 = $Rn
/*3557*/          OPC_Scope, 22, /*->3581*/ // 2 children in Scope
/*3559*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3561*/            OPC_EmitInteger, MVT::i32, 0, 
/*3564*/            OPC_EmitInteger, MVT::i32, 14, 
/*3567*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3570*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3581*/          /*Scope*/ 22, /*->3604*/
/*3582*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3584*/            OPC_EmitInteger, MVT::i32, 0, 
/*3587*/            OPC_EmitInteger, MVT::i32, 14, 
/*3590*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3593*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAB), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3604*/          0, /*End of Scope*/
/*3605*/        /*Scope*/ 53, /*->3659*/
/*3606*/          OPC_CheckValueType, MVT::i16,
/*3608*/          OPC_MoveParent,
/*3609*/          OPC_MoveParent,
/*3610*/          OPC_RecordChild1, // #1 = $Rn
/*3611*/          OPC_Scope, 22, /*->3635*/ // 2 children in Scope
/*3613*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*3615*/            OPC_EmitInteger, MVT::i32, 0, 
/*3618*/            OPC_EmitInteger, MVT::i32, 14, 
/*3621*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3624*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*3635*/          /*Scope*/ 22, /*->3658*/
/*3636*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3638*/            OPC_EmitInteger, MVT::i32, 0, 
/*3641*/            OPC_EmitInteger, MVT::i32, 14, 
/*3644*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3647*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTAH), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*3658*/          0, /*End of Scope*/
/*3659*/        0, /*End of Scope*/
/*3660*/      /*Scope*/ 43|128,2/*299*/, /*->3961*/
/*3662*/        OPC_RecordChild0, // #0 = $Rn
/*3663*/        OPC_Scope, 89, /*->3754*/ // 2 children in Scope
/*3665*/          OPC_RecordChild1, // #1 = $Rm
/*3666*/          OPC_CheckType, MVT::i32,
/*3668*/          OPC_Scope, 22, /*->3692*/ // 3 children in Scope
/*3670*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3672*/            OPC_EmitInteger, MVT::i32, 14, 
/*3675*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3678*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3681*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::ADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*3692*/          /*Scope*/ 22, /*->3715*/
/*3693*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*3695*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*3698*/            OPC_EmitInteger, MVT::i32, 14, 
/*3701*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3704*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*3715*/          /*Scope*/ 37, /*->3753*/
/*3716*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3718*/            OPC_EmitInteger, MVT::i32, 14, 
/*3721*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3724*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3727*/            OPC_Scope, 11, /*->3740*/ // 2 children in Scope
/*3729*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3740*/            /*Scope*/ 11, /*->3752*/
/*3741*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ADDrr), 0,
                          MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*3752*/            0, /*End of Scope*/
/*3753*/          0, /*End of Scope*/
/*3754*/        /*Scope*/ 76|128,1/*204*/, /*->3960*/
/*3756*/          OPC_MoveChild1,
/*3757*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3760*/          OPC_MoveChild0,
/*3761*/          OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3764*/          OPC_Scope, 96, /*->3862*/ // 2 children in Scope
/*3766*/            OPC_CheckChild0Integer, 65|128,3/*449*/, 
/*3769*/            OPC_RecordChild1, // #1 = $Vn
/*3770*/            OPC_SwitchType /*3 cases */, 28, MVT::v8i8,// ->3801
/*3773*/              OPC_CheckChild1Type, MVT::v8i8,
/*3775*/              OPC_RecordChild2, // #2 = $Vm
/*3776*/              OPC_CheckChild2Type, MVT::v8i8,
/*3778*/              OPC_MoveParent,
/*3779*/              OPC_MoveParent,
/*3780*/              OPC_CheckType, MVT::v8i16,
/*3782*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3784*/              OPC_EmitInteger, MVT::i32, 14, 
/*3787*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3790*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 449:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*3801*/            /*SwitchType*/ 28, MVT::v4i16,// ->3831
/*3803*/              OPC_CheckChild1Type, MVT::v4i16,
/*3805*/              OPC_RecordChild2, // #2 = $Vm
/*3806*/              OPC_CheckChild2Type, MVT::v4i16,
/*3808*/              OPC_MoveParent,
/*3809*/              OPC_MoveParent,
/*3810*/              OPC_CheckType, MVT::v4i32,
/*3812*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3814*/              OPC_EmitInteger, MVT::i32, 14, 
/*3817*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3820*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 449:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*3831*/            /*SwitchType*/ 28, MVT::v2i32,// ->3861
/*3833*/              OPC_CheckChild1Type, MVT::v2i32,
/*3835*/              OPC_RecordChild2, // #2 = $Vm
/*3836*/              OPC_CheckChild2Type, MVT::v2i32,
/*3838*/              OPC_MoveParent,
/*3839*/              OPC_MoveParent,
/*3840*/              OPC_CheckType, MVT::v2i64,
/*3842*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3844*/              OPC_EmitInteger, MVT::i32, 14, 
/*3847*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3850*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 449:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3861*/            0, // EndSwitchType
/*3862*/          /*Scope*/ 96, /*->3959*/
/*3863*/            OPC_CheckChild0Integer, 66|128,3/*450*/, 
/*3866*/            OPC_RecordChild1, // #1 = $Vn
/*3867*/            OPC_SwitchType /*3 cases */, 28, MVT::v8i8,// ->3898
/*3870*/              OPC_CheckChild1Type, MVT::v8i8,
/*3872*/              OPC_RecordChild2, // #2 = $Vm
/*3873*/              OPC_CheckChild2Type, MVT::v8i8,
/*3875*/              OPC_MoveParent,
/*3876*/              OPC_MoveParent,
/*3877*/              OPC_CheckType, MVT::v8i16,
/*3879*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3881*/              OPC_EmitInteger, MVT::i32, 14, 
/*3884*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3887*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 450:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*3898*/            /*SwitchType*/ 28, MVT::v4i16,// ->3928
/*3900*/              OPC_CheckChild1Type, MVT::v4i16,
/*3902*/              OPC_RecordChild2, // #2 = $Vm
/*3903*/              OPC_CheckChild2Type, MVT::v4i16,
/*3905*/              OPC_MoveParent,
/*3906*/              OPC_MoveParent,
/*3907*/              OPC_CheckType, MVT::v4i32,
/*3909*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3911*/              OPC_EmitInteger, MVT::i32, 14, 
/*3914*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3917*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 450:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*3928*/            /*SwitchType*/ 28, MVT::v2i32,// ->3958
/*3930*/              OPC_CheckChild1Type, MVT::v2i32,
/*3932*/              OPC_RecordChild2, // #2 = $Vm
/*3933*/              OPC_CheckChild2Type, MVT::v2i32,
/*3935*/              OPC_MoveParent,
/*3936*/              OPC_MoveParent,
/*3937*/              OPC_CheckType, MVT::v2i64,
/*3939*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3941*/              OPC_EmitInteger, MVT::i32, 14, 
/*3944*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3947*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 450:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*3958*/            0, // EndSwitchType
/*3959*/          0, /*End of Scope*/
/*3960*/        0, /*End of Scope*/
/*3961*/      /*Scope*/ 82|128,1/*210*/, /*->4173*/
/*3963*/        OPC_MoveChild0,
/*3964*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*3967*/        OPC_MoveChild0,
/*3968*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*3971*/        OPC_Scope, 99, /*->4072*/ // 2 children in Scope
/*3973*/          OPC_CheckChild0Integer, 65|128,3/*449*/, 
/*3976*/          OPC_RecordChild1, // #0 = $Vn
/*3977*/          OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4009
/*3980*/            OPC_CheckChild1Type, MVT::v8i8,
/*3982*/            OPC_RecordChild2, // #1 = $Vm
/*3983*/            OPC_CheckChild2Type, MVT::v8i8,
/*3985*/            OPC_MoveParent,
/*3986*/            OPC_MoveParent,
/*3987*/            OPC_RecordChild1, // #2 = $src1
/*3988*/            OPC_CheckType, MVT::v8i16,
/*3990*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*3992*/            OPC_EmitInteger, MVT::i32, 14, 
/*3995*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3998*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 449:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4009*/          /*SwitchType*/ 29, MVT::v4i16,// ->4040
/*4011*/            OPC_CheckChild1Type, MVT::v4i16,
/*4013*/            OPC_RecordChild2, // #1 = $Vm
/*4014*/            OPC_CheckChild2Type, MVT::v4i16,
/*4016*/            OPC_MoveParent,
/*4017*/            OPC_MoveParent,
/*4018*/            OPC_RecordChild1, // #2 = $src1
/*4019*/            OPC_CheckType, MVT::v4i32,
/*4021*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4023*/            OPC_EmitInteger, MVT::i32, 14, 
/*4026*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4029*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 449:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4040*/          /*SwitchType*/ 29, MVT::v2i32,// ->4071
/*4042*/            OPC_CheckChild1Type, MVT::v2i32,
/*4044*/            OPC_RecordChild2, // #1 = $Vm
/*4045*/            OPC_CheckChild2Type, MVT::v2i32,
/*4047*/            OPC_MoveParent,
/*4048*/            OPC_MoveParent,
/*4049*/            OPC_RecordChild1, // #2 = $src1
/*4050*/            OPC_CheckType, MVT::v2i64,
/*4052*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4054*/            OPC_EmitInteger, MVT::i32, 14, 
/*4057*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4060*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 449:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4071*/          0, // EndSwitchType
/*4072*/        /*Scope*/ 99, /*->4172*/
/*4073*/          OPC_CheckChild0Integer, 66|128,3/*450*/, 
/*4076*/          OPC_RecordChild1, // #0 = $Vn
/*4077*/          OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->4109
/*4080*/            OPC_CheckChild1Type, MVT::v8i8,
/*4082*/            OPC_RecordChild2, // #1 = $Vm
/*4083*/            OPC_CheckChild2Type, MVT::v8i8,
/*4085*/            OPC_MoveParent,
/*4086*/            OPC_MoveParent,
/*4087*/            OPC_RecordChild1, // #2 = $src1
/*4088*/            OPC_CheckType, MVT::v8i16,
/*4090*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4092*/            OPC_EmitInteger, MVT::i32, 14, 
/*4095*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4098*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 450:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*4109*/          /*SwitchType*/ 29, MVT::v4i16,// ->4140
/*4111*/            OPC_CheckChild1Type, MVT::v4i16,
/*4113*/            OPC_RecordChild2, // #1 = $Vm
/*4114*/            OPC_CheckChild2Type, MVT::v4i16,
/*4116*/            OPC_MoveParent,
/*4117*/            OPC_MoveParent,
/*4118*/            OPC_RecordChild1, // #2 = $src1
/*4119*/            OPC_CheckType, MVT::v4i32,
/*4121*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4123*/            OPC_EmitInteger, MVT::i32, 14, 
/*4126*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4129*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 450:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*4140*/          /*SwitchType*/ 29, MVT::v2i32,// ->4171
/*4142*/            OPC_CheckChild1Type, MVT::v2i32,
/*4144*/            OPC_RecordChild2, // #1 = $Vm
/*4145*/            OPC_CheckChild2Type, MVT::v2i32,
/*4147*/            OPC_MoveParent,
/*4148*/            OPC_MoveParent,
/*4149*/            OPC_RecordChild1, // #2 = $src1
/*4150*/            OPC_CheckType, MVT::v2i64,
/*4152*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4154*/            OPC_EmitInteger, MVT::i32, 14, 
/*4157*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4160*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 450:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*4171*/          0, // EndSwitchType
/*4172*/        0, /*End of Scope*/
/*4173*/      /*Scope*/ 107|128,2/*363*/, /*->4538*/
/*4175*/        OPC_RecordChild0, // #0 = $src1
/*4176*/        OPC_MoveChild1,
/*4177*/        OPC_SwitchOpcode /*3 cases */, 47|128,1/*175*/, TARGET_VAL(ISD::MUL),// ->4357
/*4182*/          OPC_Scope, 2|128,1/*130*/, /*->4315*/ // 2 children in Scope
/*4185*/            OPC_RecordChild0, // #1 = $Vn
/*4186*/            OPC_MoveChild1,
/*4187*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4190*/            OPC_RecordChild0, // #2 = $Vm
/*4191*/            OPC_Scope, 60, /*->4253*/ // 2 children in Scope
/*4193*/              OPC_CheckChild0Type, MVT::v4i16,
/*4195*/              OPC_RecordChild1, // #3 = $lane
/*4196*/              OPC_MoveChild1,
/*4197*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4200*/              OPC_MoveParent,
/*4201*/              OPC_MoveParent,
/*4202*/              OPC_MoveParent,
/*4203*/              OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->4228
/*4206*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4208*/                OPC_EmitConvertToTarget, 3,
/*4210*/                OPC_EmitInteger, MVT::i32, 14, 
/*4213*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4216*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4228*/              /*SwitchType*/ 22, MVT::v8i16,// ->4252
/*4230*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4232*/                OPC_EmitConvertToTarget, 3,
/*4234*/                OPC_EmitInteger, MVT::i32, 14, 
/*4237*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4240*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4252*/              0, // EndSwitchType
/*4253*/            /*Scope*/ 60, /*->4314*/
/*4254*/              OPC_CheckChild0Type, MVT::v2i32,
/*4256*/              OPC_RecordChild1, // #3 = $lane
/*4257*/              OPC_MoveChild1,
/*4258*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4261*/              OPC_MoveParent,
/*4262*/              OPC_MoveParent,
/*4263*/              OPC_MoveParent,
/*4264*/              OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->4289
/*4267*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4269*/                OPC_EmitConvertToTarget, 3,
/*4271*/                OPC_EmitInteger, MVT::i32, 14, 
/*4274*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4277*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4289*/              /*SwitchType*/ 22, MVT::v4i32,// ->4313
/*4291*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4293*/                OPC_EmitConvertToTarget, 3,
/*4295*/                OPC_EmitInteger, MVT::i32, 14, 
/*4298*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4301*/                OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4313*/              0, // EndSwitchType
/*4314*/            0, /*End of Scope*/
/*4315*/          /*Scope*/ 40, /*->4356*/
/*4316*/            OPC_MoveChild0,
/*4317*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4320*/            OPC_RecordChild0, // #1 = $Vm
/*4321*/            OPC_CheckChild0Type, MVT::v4i16,
/*4323*/            OPC_RecordChild1, // #2 = $lane
/*4324*/            OPC_MoveChild1,
/*4325*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4328*/            OPC_MoveParent,
/*4329*/            OPC_MoveParent,
/*4330*/            OPC_RecordChild1, // #3 = $Vn
/*4331*/            OPC_MoveParent,
/*4332*/            OPC_CheckType, MVT::v4i16,
/*4334*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4336*/            OPC_EmitConvertToTarget, 2,
/*4338*/            OPC_EmitInteger, MVT::i32, 14, 
/*4341*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4344*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4356*/          0, /*End of Scope*/
/*4357*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->4447
/*4360*/          OPC_RecordChild0, // #1 = $Vn
/*4361*/          OPC_Scope, 41, /*->4404*/ // 2 children in Scope
/*4363*/            OPC_CheckChild0Type, MVT::v4i16,
/*4365*/            OPC_MoveChild1,
/*4366*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4369*/            OPC_RecordChild0, // #2 = $Vm
/*4370*/            OPC_CheckChild0Type, MVT::v4i16,
/*4372*/            OPC_RecordChild1, // #3 = $lane
/*4373*/            OPC_MoveChild1,
/*4374*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4377*/            OPC_MoveParent,
/*4378*/            OPC_MoveParent,
/*4379*/            OPC_MoveParent,
/*4380*/            OPC_CheckType, MVT::v4i32,
/*4382*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4384*/            OPC_EmitConvertToTarget, 3,
/*4386*/            OPC_EmitInteger, MVT::i32, 14, 
/*4389*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4392*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4404*/          /*Scope*/ 41, /*->4446*/
/*4405*/            OPC_CheckChild0Type, MVT::v2i32,
/*4407*/            OPC_MoveChild1,
/*4408*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4411*/            OPC_RecordChild0, // #2 = $Vm
/*4412*/            OPC_CheckChild0Type, MVT::v2i32,
/*4414*/            OPC_RecordChild1, // #3 = $lane
/*4415*/            OPC_MoveChild1,
/*4416*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4419*/            OPC_MoveParent,
/*4420*/            OPC_MoveParent,
/*4421*/            OPC_MoveParent,
/*4422*/            OPC_CheckType, MVT::v2i64,
/*4424*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4426*/            OPC_EmitConvertToTarget, 3,
/*4428*/            OPC_EmitInteger, MVT::i32, 14, 
/*4431*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4434*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4446*/          0, /*End of Scope*/
/*4447*/        /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->4537
/*4450*/          OPC_RecordChild0, // #1 = $Vn
/*4451*/          OPC_Scope, 41, /*->4494*/ // 2 children in Scope
/*4453*/            OPC_CheckChild0Type, MVT::v4i16,
/*4455*/            OPC_MoveChild1,
/*4456*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4459*/            OPC_RecordChild0, // #2 = $Vm
/*4460*/            OPC_CheckChild0Type, MVT::v4i16,
/*4462*/            OPC_RecordChild1, // #3 = $lane
/*4463*/            OPC_MoveChild1,
/*4464*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4467*/            OPC_MoveParent,
/*4468*/            OPC_MoveParent,
/*4469*/            OPC_MoveParent,
/*4470*/            OPC_CheckType, MVT::v4i32,
/*4472*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4474*/            OPC_EmitConvertToTarget, 3,
/*4476*/            OPC_EmitInteger, MVT::i32, 14, 
/*4479*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4482*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4494*/          /*Scope*/ 41, /*->4536*/
/*4495*/            OPC_CheckChild0Type, MVT::v2i32,
/*4497*/            OPC_MoveChild1,
/*4498*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4501*/            OPC_RecordChild0, // #2 = $Vm
/*4502*/            OPC_CheckChild0Type, MVT::v2i32,
/*4504*/            OPC_RecordChild1, // #3 = $lane
/*4505*/            OPC_MoveChild1,
/*4506*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4509*/            OPC_MoveParent,
/*4510*/            OPC_MoveParent,
/*4511*/            OPC_MoveParent,
/*4512*/            OPC_CheckType, MVT::v2i64,
/*4514*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4516*/            OPC_EmitConvertToTarget, 3,
/*4518*/            OPC_EmitInteger, MVT::i32, 14, 
/*4521*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4524*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4536*/          0, /*End of Scope*/
/*4537*/        0, // EndSwitchOpcode
/*4538*/      /*Scope*/ 90, /*->4629*/
/*4539*/        OPC_MoveChild0,
/*4540*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4543*/        OPC_Scope, 41, /*->4586*/ // 2 children in Scope
/*4545*/          OPC_RecordChild0, // #0 = $Vn
/*4546*/          OPC_MoveChild1,
/*4547*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4550*/          OPC_RecordChild0, // #1 = $Vm
/*4551*/          OPC_CheckChild0Type, MVT::v4i16,
/*4553*/          OPC_RecordChild1, // #2 = $lane
/*4554*/          OPC_MoveChild1,
/*4555*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4558*/          OPC_MoveParent,
/*4559*/          OPC_MoveParent,
/*4560*/          OPC_MoveParent,
/*4561*/          OPC_RecordChild1, // #3 = $src1
/*4562*/          OPC_CheckType, MVT::v4i16,
/*4564*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4566*/          OPC_EmitConvertToTarget, 2,
/*4568*/          OPC_EmitInteger, MVT::i32, 14, 
/*4571*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4574*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4586*/        /*Scope*/ 41, /*->4628*/
/*4587*/          OPC_MoveChild0,
/*4588*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4591*/          OPC_RecordChild0, // #0 = $Vm
/*4592*/          OPC_CheckChild0Type, MVT::v4i16,
/*4594*/          OPC_RecordChild1, // #1 = $lane
/*4595*/          OPC_MoveChild1,
/*4596*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4599*/          OPC_MoveParent,
/*4600*/          OPC_MoveParent,
/*4601*/          OPC_RecordChild1, // #2 = $Vn
/*4602*/          OPC_MoveParent,
/*4603*/          OPC_RecordChild1, // #3 = $src1
/*4604*/          OPC_CheckType, MVT::v4i16,
/*4606*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4608*/          OPC_EmitConvertToTarget, 1,
/*4610*/          OPC_EmitInteger, MVT::i32, 14, 
/*4613*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4616*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4628*/        0, /*End of Scope*/
/*4629*/      /*Scope*/ 45, /*->4675*/
/*4630*/        OPC_RecordChild0, // #0 = $src1
/*4631*/        OPC_MoveChild1,
/*4632*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4635*/        OPC_MoveChild0,
/*4636*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4639*/        OPC_RecordChild0, // #1 = $Vm
/*4640*/        OPC_CheckChild0Type, MVT::v2i32,
/*4642*/        OPC_RecordChild1, // #2 = $lane
/*4643*/        OPC_MoveChild1,
/*4644*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4647*/        OPC_MoveParent,
/*4648*/        OPC_MoveParent,
/*4649*/        OPC_RecordChild1, // #3 = $Vn
/*4650*/        OPC_MoveParent,
/*4651*/        OPC_CheckType, MVT::v2i32,
/*4653*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4655*/        OPC_EmitConvertToTarget, 2,
/*4657*/        OPC_EmitInteger, MVT::i32, 14, 
/*4660*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4663*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4675*/      /*Scope*/ 90, /*->4766*/
/*4676*/        OPC_MoveChild0,
/*4677*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4680*/        OPC_Scope, 41, /*->4723*/ // 2 children in Scope
/*4682*/          OPC_RecordChild0, // #0 = $Vn
/*4683*/          OPC_MoveChild1,
/*4684*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4687*/          OPC_RecordChild0, // #1 = $Vm
/*4688*/          OPC_CheckChild0Type, MVT::v2i32,
/*4690*/          OPC_RecordChild1, // #2 = $lane
/*4691*/          OPC_MoveChild1,
/*4692*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4695*/          OPC_MoveParent,
/*4696*/          OPC_MoveParent,
/*4697*/          OPC_MoveParent,
/*4698*/          OPC_RecordChild1, // #3 = $src1
/*4699*/          OPC_CheckType, MVT::v2i32,
/*4701*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4703*/          OPC_EmitConvertToTarget, 2,
/*4705*/          OPC_EmitInteger, MVT::i32, 14, 
/*4708*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4711*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4723*/        /*Scope*/ 41, /*->4765*/
/*4724*/          OPC_MoveChild0,
/*4725*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4728*/          OPC_RecordChild0, // #0 = $Vm
/*4729*/          OPC_CheckChild0Type, MVT::v2i32,
/*4731*/          OPC_RecordChild1, // #1 = $lane
/*4732*/          OPC_MoveChild1,
/*4733*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4736*/          OPC_MoveParent,
/*4737*/          OPC_MoveParent,
/*4738*/          OPC_RecordChild1, // #2 = $Vn
/*4739*/          OPC_MoveParent,
/*4740*/          OPC_RecordChild1, // #3 = $src1
/*4741*/          OPC_CheckType, MVT::v2i32,
/*4743*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4745*/          OPC_EmitConvertToTarget, 1,
/*4747*/          OPC_EmitInteger, MVT::i32, 14, 
/*4750*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4753*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4765*/        0, /*End of Scope*/
/*4766*/      /*Scope*/ 45, /*->4812*/
/*4767*/        OPC_RecordChild0, // #0 = $src1
/*4768*/        OPC_MoveChild1,
/*4769*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4772*/        OPC_MoveChild0,
/*4773*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4776*/        OPC_RecordChild0, // #1 = $Vm
/*4777*/        OPC_CheckChild0Type, MVT::v4i16,
/*4779*/        OPC_RecordChild1, // #2 = $lane
/*4780*/        OPC_MoveChild1,
/*4781*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4784*/        OPC_MoveParent,
/*4785*/        OPC_MoveParent,
/*4786*/        OPC_RecordChild1, // #3 = $Vn
/*4787*/        OPC_MoveParent,
/*4788*/        OPC_CheckType, MVT::v8i16,
/*4790*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4792*/        OPC_EmitConvertToTarget, 2,
/*4794*/        OPC_EmitInteger, MVT::i32, 14, 
/*4797*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4800*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4812*/      /*Scope*/ 90, /*->4903*/
/*4813*/        OPC_MoveChild0,
/*4814*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4817*/        OPC_Scope, 41, /*->4860*/ // 2 children in Scope
/*4819*/          OPC_RecordChild0, // #0 = $Vn
/*4820*/          OPC_MoveChild1,
/*4821*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4824*/          OPC_RecordChild0, // #1 = $Vm
/*4825*/          OPC_CheckChild0Type, MVT::v4i16,
/*4827*/          OPC_RecordChild1, // #2 = $lane
/*4828*/          OPC_MoveChild1,
/*4829*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4832*/          OPC_MoveParent,
/*4833*/          OPC_MoveParent,
/*4834*/          OPC_MoveParent,
/*4835*/          OPC_RecordChild1, // #3 = $src1
/*4836*/          OPC_CheckType, MVT::v8i16,
/*4838*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4840*/          OPC_EmitConvertToTarget, 2,
/*4842*/          OPC_EmitInteger, MVT::i32, 14, 
/*4845*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4848*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4860*/        /*Scope*/ 41, /*->4902*/
/*4861*/          OPC_MoveChild0,
/*4862*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4865*/          OPC_RecordChild0, // #0 = $Vm
/*4866*/          OPC_CheckChild0Type, MVT::v4i16,
/*4868*/          OPC_RecordChild1, // #1 = $lane
/*4869*/          OPC_MoveChild1,
/*4870*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4873*/          OPC_MoveParent,
/*4874*/          OPC_MoveParent,
/*4875*/          OPC_RecordChild1, // #2 = $Vn
/*4876*/          OPC_MoveParent,
/*4877*/          OPC_RecordChild1, // #3 = $src1
/*4878*/          OPC_CheckType, MVT::v8i16,
/*4880*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4882*/          OPC_EmitConvertToTarget, 1,
/*4884*/          OPC_EmitInteger, MVT::i32, 14, 
/*4887*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4890*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*4902*/        0, /*End of Scope*/
/*4903*/      /*Scope*/ 45, /*->4949*/
/*4904*/        OPC_RecordChild0, // #0 = $src1
/*4905*/        OPC_MoveChild1,
/*4906*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4909*/        OPC_MoveChild0,
/*4910*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4913*/        OPC_RecordChild0, // #1 = $Vm
/*4914*/        OPC_CheckChild0Type, MVT::v2i32,
/*4916*/        OPC_RecordChild1, // #2 = $lane
/*4917*/        OPC_MoveChild1,
/*4918*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4921*/        OPC_MoveParent,
/*4922*/        OPC_MoveParent,
/*4923*/        OPC_RecordChild1, // #3 = $Vn
/*4924*/        OPC_MoveParent,
/*4925*/        OPC_CheckType, MVT::v4i32,
/*4927*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4929*/        OPC_EmitConvertToTarget, 2,
/*4931*/        OPC_EmitInteger, MVT::i32, 14, 
/*4934*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4937*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4949*/      /*Scope*/ 20|128,2/*276*/, /*->5227*/
/*4951*/        OPC_MoveChild0,
/*4952*/        OPC_SwitchOpcode /*3 cases */, 86, TARGET_VAL(ISD::MUL),// ->5042
/*4956*/          OPC_Scope, 41, /*->4999*/ // 2 children in Scope
/*4958*/            OPC_RecordChild0, // #0 = $Vn
/*4959*/            OPC_MoveChild1,
/*4960*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*4963*/            OPC_RecordChild0, // #1 = $Vm
/*4964*/            OPC_CheckChild0Type, MVT::v2i32,
/*4966*/            OPC_RecordChild1, // #2 = $lane
/*4967*/            OPC_MoveChild1,
/*4968*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4971*/            OPC_MoveParent,
/*4972*/            OPC_MoveParent,
/*4973*/            OPC_MoveParent,
/*4974*/            OPC_RecordChild1, // #3 = $src1
/*4975*/            OPC_CheckType, MVT::v4i32,
/*4977*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*4979*/            OPC_EmitConvertToTarget, 2,
/*4981*/            OPC_EmitInteger, MVT::i32, 14, 
/*4984*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4987*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*4999*/          /*Scope*/ 41, /*->5041*/
/*5000*/            OPC_MoveChild0,
/*5001*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5004*/            OPC_RecordChild0, // #0 = $Vm
/*5005*/            OPC_CheckChild0Type, MVT::v2i32,
/*5007*/            OPC_RecordChild1, // #1 = $lane
/*5008*/            OPC_MoveChild1,
/*5009*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5012*/            OPC_MoveParent,
/*5013*/            OPC_MoveParent,
/*5014*/            OPC_RecordChild1, // #2 = $Vn
/*5015*/            OPC_MoveParent,
/*5016*/            OPC_RecordChild1, // #3 = $src1
/*5017*/            OPC_CheckType, MVT::v4i32,
/*5019*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5021*/            OPC_EmitConvertToTarget, 1,
/*5023*/            OPC_EmitInteger, MVT::i32, 14, 
/*5026*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5029*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5041*/          0, /*End of Scope*/
/*5042*/        /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLs),// ->5134
/*5045*/          OPC_RecordChild0, // #0 = $Vn
/*5046*/          OPC_Scope, 42, /*->5090*/ // 2 children in Scope
/*5048*/            OPC_CheckChild0Type, MVT::v4i16,
/*5050*/            OPC_MoveChild1,
/*5051*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5054*/            OPC_RecordChild0, // #1 = $Vm
/*5055*/            OPC_CheckChild0Type, MVT::v4i16,
/*5057*/            OPC_RecordChild1, // #2 = $lane
/*5058*/            OPC_MoveChild1,
/*5059*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5062*/            OPC_MoveParent,
/*5063*/            OPC_MoveParent,
/*5064*/            OPC_MoveParent,
/*5065*/            OPC_RecordChild1, // #3 = $src1
/*5066*/            OPC_CheckType, MVT::v4i32,
/*5068*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5070*/            OPC_EmitConvertToTarget, 2,
/*5072*/            OPC_EmitInteger, MVT::i32, 14, 
/*5075*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5078*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5090*/          /*Scope*/ 42, /*->5133*/
/*5091*/            OPC_CheckChild0Type, MVT::v2i32,
/*5093*/            OPC_MoveChild1,
/*5094*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5097*/            OPC_RecordChild0, // #1 = $Vm
/*5098*/            OPC_CheckChild0Type, MVT::v2i32,
/*5100*/            OPC_RecordChild1, // #2 = $lane
/*5101*/            OPC_MoveChild1,
/*5102*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5105*/            OPC_MoveParent,
/*5106*/            OPC_MoveParent,
/*5107*/            OPC_MoveParent,
/*5108*/            OPC_RecordChild1, // #3 = $src1
/*5109*/            OPC_CheckType, MVT::v2i64,
/*5111*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5113*/            OPC_EmitConvertToTarget, 2,
/*5115*/            OPC_EmitInteger, MVT::i32, 14, 
/*5118*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5121*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5133*/          0, /*End of Scope*/
/*5134*/        /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMULLu),// ->5226
/*5137*/          OPC_RecordChild0, // #0 = $Vn
/*5138*/          OPC_Scope, 42, /*->5182*/ // 2 children in Scope
/*5140*/            OPC_CheckChild0Type, MVT::v4i16,
/*5142*/            OPC_MoveChild1,
/*5143*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5146*/            OPC_RecordChild0, // #1 = $Vm
/*5147*/            OPC_CheckChild0Type, MVT::v4i16,
/*5149*/            OPC_RecordChild1, // #2 = $lane
/*5150*/            OPC_MoveChild1,
/*5151*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5154*/            OPC_MoveParent,
/*5155*/            OPC_MoveParent,
/*5156*/            OPC_MoveParent,
/*5157*/            OPC_RecordChild1, // #3 = $src1
/*5158*/            OPC_CheckType, MVT::v4i32,
/*5160*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5162*/            OPC_EmitConvertToTarget, 2,
/*5164*/            OPC_EmitInteger, MVT::i32, 14, 
/*5167*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5170*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5182*/          /*Scope*/ 42, /*->5225*/
/*5183*/            OPC_CheckChild0Type, MVT::v2i32,
/*5185*/            OPC_MoveChild1,
/*5186*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5189*/            OPC_RecordChild0, // #1 = $Vm
/*5190*/            OPC_CheckChild0Type, MVT::v2i32,
/*5192*/            OPC_RecordChild1, // #2 = $lane
/*5193*/            OPC_MoveChild1,
/*5194*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5197*/            OPC_MoveParent,
/*5198*/            OPC_MoveParent,
/*5199*/            OPC_MoveParent,
/*5200*/            OPC_RecordChild1, // #3 = $src1
/*5201*/            OPC_CheckType, MVT::v2i64,
/*5203*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5205*/            OPC_EmitConvertToTarget, 2,
/*5207*/            OPC_EmitInteger, MVT::i32, 14, 
/*5210*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5213*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5225*/          0, /*End of Scope*/
/*5226*/        0, // EndSwitchOpcode
/*5227*/      /*Scope*/ 41|128,1/*169*/, /*->5398*/
/*5229*/        OPC_RecordChild0, // #0 = $src1
/*5230*/        OPC_MoveChild1,
/*5231*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5234*/        OPC_Scope, 106, /*->5342*/ // 2 children in Scope
/*5236*/          OPC_RecordChild0, // #1 = $src2
/*5237*/          OPC_MoveChild1,
/*5238*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5241*/          OPC_RecordChild0, // #2 = $src3
/*5242*/          OPC_Scope, 48, /*->5292*/ // 2 children in Scope
/*5244*/            OPC_CheckChild0Type, MVT::v8i16,
/*5246*/            OPC_RecordChild1, // #3 = $lane
/*5247*/            OPC_MoveChild1,
/*5248*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5251*/            OPC_MoveParent,
/*5252*/            OPC_MoveParent,
/*5253*/            OPC_MoveParent,
/*5254*/            OPC_CheckType, MVT::v8i16,
/*5256*/            OPC_EmitConvertToTarget, 3,
/*5258*/            OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5261*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*5269*/            OPC_EmitConvertToTarget, 3,
/*5271*/            OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5274*/            OPC_EmitInteger, MVT::i32, 14, 
/*5277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5280*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5292*/          /*Scope*/ 48, /*->5341*/
/*5293*/            OPC_CheckChild0Type, MVT::v4i32,
/*5295*/            OPC_RecordChild1, // #3 = $lane
/*5296*/            OPC_MoveChild1,
/*5297*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5300*/            OPC_MoveParent,
/*5301*/            OPC_MoveParent,
/*5302*/            OPC_MoveParent,
/*5303*/            OPC_CheckType, MVT::v4i32,
/*5305*/            OPC_EmitConvertToTarget, 3,
/*5307*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5310*/            OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*5318*/            OPC_EmitConvertToTarget, 3,
/*5320*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5323*/            OPC_EmitInteger, MVT::i32, 14, 
/*5326*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5329*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5341*/          0, /*End of Scope*/
/*5342*/        /*Scope*/ 54, /*->5397*/
/*5343*/          OPC_MoveChild0,
/*5344*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5347*/          OPC_RecordChild0, // #1 = $src3
/*5348*/          OPC_CheckChild0Type, MVT::v8i16,
/*5350*/          OPC_RecordChild1, // #2 = $lane
/*5351*/          OPC_MoveChild1,
/*5352*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5355*/          OPC_MoveParent,
/*5356*/          OPC_MoveParent,
/*5357*/          OPC_RecordChild1, // #3 = $src2
/*5358*/          OPC_MoveParent,
/*5359*/          OPC_CheckType, MVT::v8i16,
/*5361*/          OPC_EmitConvertToTarget, 2,
/*5363*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5366*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5374*/          OPC_EmitConvertToTarget, 2,
/*5376*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5379*/          OPC_EmitInteger, MVT::i32, 14, 
/*5382*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5385*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5397*/        0, /*End of Scope*/
/*5398*/      /*Scope*/ 118, /*->5517*/
/*5399*/        OPC_MoveChild0,
/*5400*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5403*/        OPC_Scope, 55, /*->5460*/ // 2 children in Scope
/*5405*/          OPC_RecordChild0, // #0 = $src2
/*5406*/          OPC_MoveChild1,
/*5407*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5410*/          OPC_RecordChild0, // #1 = $src3
/*5411*/          OPC_CheckChild0Type, MVT::v8i16,
/*5413*/          OPC_RecordChild1, // #2 = $lane
/*5414*/          OPC_MoveChild1,
/*5415*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5418*/          OPC_MoveParent,
/*5419*/          OPC_MoveParent,
/*5420*/          OPC_MoveParent,
/*5421*/          OPC_RecordChild1, // #3 = $src1
/*5422*/          OPC_CheckType, MVT::v8i16,
/*5424*/          OPC_EmitConvertToTarget, 2,
/*5426*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5429*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*5437*/          OPC_EmitConvertToTarget, 2,
/*5439*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5442*/          OPC_EmitInteger, MVT::i32, 14, 
/*5445*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5448*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5460*/        /*Scope*/ 55, /*->5516*/
/*5461*/          OPC_MoveChild0,
/*5462*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5465*/          OPC_RecordChild0, // #0 = $src3
/*5466*/          OPC_CheckChild0Type, MVT::v8i16,
/*5468*/          OPC_RecordChild1, // #1 = $lane
/*5469*/          OPC_MoveChild1,
/*5470*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5473*/          OPC_MoveParent,
/*5474*/          OPC_MoveParent,
/*5475*/          OPC_RecordChild1, // #2 = $src2
/*5476*/          OPC_MoveParent,
/*5477*/          OPC_RecordChild1, // #3 = $src1
/*5478*/          OPC_CheckType, MVT::v8i16,
/*5480*/          OPC_EmitConvertToTarget, 1,
/*5482*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*5485*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*5493*/          OPC_EmitConvertToTarget, 1,
/*5495*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*5498*/          OPC_EmitInteger, MVT::i32, 14, 
/*5501*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5504*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*5516*/        0, /*End of Scope*/
/*5517*/      /*Scope*/ 59, /*->5577*/
/*5518*/        OPC_RecordChild0, // #0 = $src1
/*5519*/        OPC_MoveChild1,
/*5520*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5523*/        OPC_MoveChild0,
/*5524*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5527*/        OPC_RecordChild0, // #1 = $src3
/*5528*/        OPC_CheckChild0Type, MVT::v4i32,
/*5530*/        OPC_RecordChild1, // #2 = $lane
/*5531*/        OPC_MoveChild1,
/*5532*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5535*/        OPC_MoveParent,
/*5536*/        OPC_MoveParent,
/*5537*/        OPC_RecordChild1, // #3 = $src2
/*5538*/        OPC_MoveParent,
/*5539*/        OPC_CheckType, MVT::v4i32,
/*5541*/        OPC_EmitConvertToTarget, 2,
/*5543*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5546*/        OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5554*/        OPC_EmitConvertToTarget, 2,
/*5556*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5559*/        OPC_EmitInteger, MVT::i32, 14, 
/*5562*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5565*/        OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5577*/      /*Scope*/ 118, /*->5696*/
/*5578*/        OPC_MoveChild0,
/*5579*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*5582*/        OPC_Scope, 55, /*->5639*/ // 2 children in Scope
/*5584*/          OPC_RecordChild0, // #0 = $src2
/*5585*/          OPC_MoveChild1,
/*5586*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5589*/          OPC_RecordChild0, // #1 = $src3
/*5590*/          OPC_CheckChild0Type, MVT::v4i32,
/*5592*/          OPC_RecordChild1, // #2 = $lane
/*5593*/          OPC_MoveChild1,
/*5594*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5597*/          OPC_MoveParent,
/*5598*/          OPC_MoveParent,
/*5599*/          OPC_MoveParent,
/*5600*/          OPC_RecordChild1, // #3 = $src1
/*5601*/          OPC_CheckType, MVT::v4i32,
/*5603*/          OPC_EmitConvertToTarget, 2,
/*5605*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5608*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*5616*/          OPC_EmitConvertToTarget, 2,
/*5618*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5621*/          OPC_EmitInteger, MVT::i32, 14, 
/*5624*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5627*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5639*/        /*Scope*/ 55, /*->5695*/
/*5640*/          OPC_MoveChild0,
/*5641*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5644*/          OPC_RecordChild0, // #0 = $src3
/*5645*/          OPC_CheckChild0Type, MVT::v4i32,
/*5647*/          OPC_RecordChild1, // #1 = $lane
/*5648*/          OPC_MoveChild1,
/*5649*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5652*/          OPC_MoveParent,
/*5653*/          OPC_MoveParent,
/*5654*/          OPC_RecordChild1, // #2 = $src2
/*5655*/          OPC_MoveParent,
/*5656*/          OPC_RecordChild1, // #3 = $src1
/*5657*/          OPC_CheckType, MVT::v4i32,
/*5659*/          OPC_EmitConvertToTarget, 1,
/*5661*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*5664*/          OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*5672*/          OPC_EmitConvertToTarget, 1,
/*5674*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*5677*/          OPC_EmitInteger, MVT::i32, 14, 
/*5680*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5683*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*5695*/        0, /*End of Scope*/
/*5696*/      /*Scope*/ 103|128,2/*359*/, /*->6057*/
/*5698*/        OPC_RecordChild0, // #0 = $src1
/*5699*/        OPC_MoveChild1,
/*5700*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5703*/        OPC_Scope, 46|128,1/*174*/, /*->5880*/ // 2 children in Scope
/*5706*/          OPC_CheckChild0Integer, 65|128,3/*449*/, 
/*5709*/          OPC_RecordChild1, // #1 = $Vn
/*5710*/          OPC_Scope, 27, /*->5739*/ // 6 children in Scope
/*5712*/            OPC_CheckChild1Type, MVT::v8i8,
/*5714*/            OPC_RecordChild2, // #2 = $Vm
/*5715*/            OPC_CheckChild2Type, MVT::v8i8,
/*5717*/            OPC_MoveParent,
/*5718*/            OPC_CheckType, MVT::v8i8,
/*5720*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5722*/            OPC_EmitInteger, MVT::i32, 14, 
/*5725*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5728*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 449:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5739*/          /*Scope*/ 27, /*->5767*/
/*5740*/            OPC_CheckChild1Type, MVT::v4i16,
/*5742*/            OPC_RecordChild2, // #2 = $Vm
/*5743*/            OPC_CheckChild2Type, MVT::v4i16,
/*5745*/            OPC_MoveParent,
/*5746*/            OPC_CheckType, MVT::v4i16,
/*5748*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5750*/            OPC_EmitInteger, MVT::i32, 14, 
/*5753*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5756*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 449:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5767*/          /*Scope*/ 27, /*->5795*/
/*5768*/            OPC_CheckChild1Type, MVT::v2i32,
/*5770*/            OPC_RecordChild2, // #2 = $Vm
/*5771*/            OPC_CheckChild2Type, MVT::v2i32,
/*5773*/            OPC_MoveParent,
/*5774*/            OPC_CheckType, MVT::v2i32,
/*5776*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5778*/            OPC_EmitInteger, MVT::i32, 14, 
/*5781*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5784*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 449:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5795*/          /*Scope*/ 27, /*->5823*/
/*5796*/            OPC_CheckChild1Type, MVT::v16i8,
/*5798*/            OPC_RecordChild2, // #2 = $Vm
/*5799*/            OPC_CheckChild2Type, MVT::v16i8,
/*5801*/            OPC_MoveParent,
/*5802*/            OPC_CheckType, MVT::v16i8,
/*5804*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5806*/            OPC_EmitInteger, MVT::i32, 14, 
/*5809*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5812*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 449:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*5823*/          /*Scope*/ 27, /*->5851*/
/*5824*/            OPC_CheckChild1Type, MVT::v8i16,
/*5826*/            OPC_RecordChild2, // #2 = $Vm
/*5827*/            OPC_CheckChild2Type, MVT::v8i16,
/*5829*/            OPC_MoveParent,
/*5830*/            OPC_CheckType, MVT::v8i16,
/*5832*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5834*/            OPC_EmitInteger, MVT::i32, 14, 
/*5837*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5840*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 449:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*5851*/          /*Scope*/ 27, /*->5879*/
/*5852*/            OPC_CheckChild1Type, MVT::v4i32,
/*5854*/            OPC_RecordChild2, // #2 = $Vm
/*5855*/            OPC_CheckChild2Type, MVT::v4i32,
/*5857*/            OPC_MoveParent,
/*5858*/            OPC_CheckType, MVT::v4i32,
/*5860*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5862*/            OPC_EmitInteger, MVT::i32, 14, 
/*5865*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5868*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 449:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*5879*/          0, /*End of Scope*/
/*5880*/        /*Scope*/ 46|128,1/*174*/, /*->6056*/
/*5882*/          OPC_CheckChild0Integer, 66|128,3/*450*/, 
/*5885*/          OPC_RecordChild1, // #1 = $Vn
/*5886*/          OPC_Scope, 27, /*->5915*/ // 6 children in Scope
/*5888*/            OPC_CheckChild1Type, MVT::v8i8,
/*5890*/            OPC_RecordChild2, // #2 = $Vm
/*5891*/            OPC_CheckChild2Type, MVT::v8i8,
/*5893*/            OPC_MoveParent,
/*5894*/            OPC_CheckType, MVT::v8i8,
/*5896*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5898*/            OPC_EmitInteger, MVT::i32, 14, 
/*5901*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5904*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 450:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5915*/          /*Scope*/ 27, /*->5943*/
/*5916*/            OPC_CheckChild1Type, MVT::v4i16,
/*5918*/            OPC_RecordChild2, // #2 = $Vm
/*5919*/            OPC_CheckChild2Type, MVT::v4i16,
/*5921*/            OPC_MoveParent,
/*5922*/            OPC_CheckType, MVT::v4i16,
/*5924*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5926*/            OPC_EmitInteger, MVT::i32, 14, 
/*5929*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5932*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 450:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5943*/          /*Scope*/ 27, /*->5971*/
/*5944*/            OPC_CheckChild1Type, MVT::v2i32,
/*5946*/            OPC_RecordChild2, // #2 = $Vm
/*5947*/            OPC_CheckChild2Type, MVT::v2i32,
/*5949*/            OPC_MoveParent,
/*5950*/            OPC_CheckType, MVT::v2i32,
/*5952*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5954*/            OPC_EmitInteger, MVT::i32, 14, 
/*5957*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5960*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 450:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5971*/          /*Scope*/ 27, /*->5999*/
/*5972*/            OPC_CheckChild1Type, MVT::v16i8,
/*5974*/            OPC_RecordChild2, // #2 = $Vm
/*5975*/            OPC_CheckChild2Type, MVT::v16i8,
/*5977*/            OPC_MoveParent,
/*5978*/            OPC_CheckType, MVT::v16i8,
/*5980*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5982*/            OPC_EmitInteger, MVT::i32, 14, 
/*5985*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5988*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 450:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*5999*/          /*Scope*/ 27, /*->6027*/
/*6000*/            OPC_CheckChild1Type, MVT::v8i16,
/*6002*/            OPC_RecordChild2, // #2 = $Vm
/*6003*/            OPC_CheckChild2Type, MVT::v8i16,
/*6005*/            OPC_MoveParent,
/*6006*/            OPC_CheckType, MVT::v8i16,
/*6008*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6010*/            OPC_EmitInteger, MVT::i32, 14, 
/*6013*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6016*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 450:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6027*/          /*Scope*/ 27, /*->6055*/
/*6028*/            OPC_CheckChild1Type, MVT::v4i32,
/*6030*/            OPC_RecordChild2, // #2 = $Vm
/*6031*/            OPC_CheckChild2Type, MVT::v4i32,
/*6033*/            OPC_MoveParent,
/*6034*/            OPC_CheckType, MVT::v4i32,
/*6036*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6038*/            OPC_EmitInteger, MVT::i32, 14, 
/*6041*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6044*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 450:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6055*/          0, /*End of Scope*/
/*6056*/        0, /*End of Scope*/
/*6057*/      /*Scope*/ 65|128,4/*577*/, /*->6636*/
/*6059*/        OPC_MoveChild0,
/*6060*/        OPC_SwitchOpcode /*3 cases */, 110|128,2/*366*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->6431
/*6065*/          OPC_Scope, 52|128,1/*180*/, /*->6248*/ // 2 children in Scope
/*6068*/            OPC_CheckChild0Integer, 65|128,3/*449*/, 
/*6071*/            OPC_RecordChild1, // #0 = $Vn
/*6072*/            OPC_Scope, 28, /*->6102*/ // 6 children in Scope
/*6074*/              OPC_CheckChild1Type, MVT::v8i8,
/*6076*/              OPC_RecordChild2, // #1 = $Vm
/*6077*/              OPC_CheckChild2Type, MVT::v8i8,
/*6079*/              OPC_MoveParent,
/*6080*/              OPC_RecordChild1, // #2 = $src1
/*6081*/              OPC_CheckType, MVT::v8i8,
/*6083*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6085*/              OPC_EmitInteger, MVT::i32, 14, 
/*6088*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6091*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 449:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6102*/            /*Scope*/ 28, /*->6131*/
/*6103*/              OPC_CheckChild1Type, MVT::v4i16,
/*6105*/              OPC_RecordChild2, // #1 = $Vm
/*6106*/              OPC_CheckChild2Type, MVT::v4i16,
/*6108*/              OPC_MoveParent,
/*6109*/              OPC_RecordChild1, // #2 = $src1
/*6110*/              OPC_CheckType, MVT::v4i16,
/*6112*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6114*/              OPC_EmitInteger, MVT::i32, 14, 
/*6117*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6120*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 449:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6131*/            /*Scope*/ 28, /*->6160*/
/*6132*/              OPC_CheckChild1Type, MVT::v2i32,
/*6134*/              OPC_RecordChild2, // #1 = $Vm
/*6135*/              OPC_CheckChild2Type, MVT::v2i32,
/*6137*/              OPC_MoveParent,
/*6138*/              OPC_RecordChild1, // #2 = $src1
/*6139*/              OPC_CheckType, MVT::v2i32,
/*6141*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6143*/              OPC_EmitInteger, MVT::i32, 14, 
/*6146*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6149*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 449:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6160*/            /*Scope*/ 28, /*->6189*/
/*6161*/              OPC_CheckChild1Type, MVT::v16i8,
/*6163*/              OPC_RecordChild2, // #1 = $Vm
/*6164*/              OPC_CheckChild2Type, MVT::v16i8,
/*6166*/              OPC_MoveParent,
/*6167*/              OPC_RecordChild1, // #2 = $src1
/*6168*/              OPC_CheckType, MVT::v16i8,
/*6170*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6172*/              OPC_EmitInteger, MVT::i32, 14, 
/*6175*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6178*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 449:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6189*/            /*Scope*/ 28, /*->6218*/
/*6190*/              OPC_CheckChild1Type, MVT::v8i16,
/*6192*/              OPC_RecordChild2, // #1 = $Vm
/*6193*/              OPC_CheckChild2Type, MVT::v8i16,
/*6195*/              OPC_MoveParent,
/*6196*/              OPC_RecordChild1, // #2 = $src1
/*6197*/              OPC_CheckType, MVT::v8i16,
/*6199*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6201*/              OPC_EmitInteger, MVT::i32, 14, 
/*6204*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6207*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 449:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6218*/            /*Scope*/ 28, /*->6247*/
/*6219*/              OPC_CheckChild1Type, MVT::v4i32,
/*6221*/              OPC_RecordChild2, // #1 = $Vm
/*6222*/              OPC_CheckChild2Type, MVT::v4i32,
/*6224*/              OPC_MoveParent,
/*6225*/              OPC_RecordChild1, // #2 = $src1
/*6226*/              OPC_CheckType, MVT::v4i32,
/*6228*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6230*/              OPC_EmitInteger, MVT::i32, 14, 
/*6233*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6236*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 449:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6247*/            0, /*End of Scope*/
/*6248*/          /*Scope*/ 52|128,1/*180*/, /*->6430*/
/*6250*/            OPC_CheckChild0Integer, 66|128,3/*450*/, 
/*6253*/            OPC_RecordChild1, // #0 = $Vn
/*6254*/            OPC_Scope, 28, /*->6284*/ // 6 children in Scope
/*6256*/              OPC_CheckChild1Type, MVT::v8i8,
/*6258*/              OPC_RecordChild2, // #1 = $Vm
/*6259*/              OPC_CheckChild2Type, MVT::v8i8,
/*6261*/              OPC_MoveParent,
/*6262*/              OPC_RecordChild1, // #2 = $src1
/*6263*/              OPC_CheckType, MVT::v8i8,
/*6265*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6267*/              OPC_EmitInteger, MVT::i32, 14, 
/*6270*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6273*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 450:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6284*/            /*Scope*/ 28, /*->6313*/
/*6285*/              OPC_CheckChild1Type, MVT::v4i16,
/*6287*/              OPC_RecordChild2, // #1 = $Vm
/*6288*/              OPC_CheckChild2Type, MVT::v4i16,
/*6290*/              OPC_MoveParent,
/*6291*/              OPC_RecordChild1, // #2 = $src1
/*6292*/              OPC_CheckType, MVT::v4i16,
/*6294*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6296*/              OPC_EmitInteger, MVT::i32, 14, 
/*6299*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6302*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 450:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6313*/            /*Scope*/ 28, /*->6342*/
/*6314*/              OPC_CheckChild1Type, MVT::v2i32,
/*6316*/              OPC_RecordChild2, // #1 = $Vm
/*6317*/              OPC_CheckChild2Type, MVT::v2i32,
/*6319*/              OPC_MoveParent,
/*6320*/              OPC_RecordChild1, // #2 = $src1
/*6321*/              OPC_CheckType, MVT::v2i32,
/*6323*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6325*/              OPC_EmitInteger, MVT::i32, 14, 
/*6328*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6331*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 450:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6342*/            /*Scope*/ 28, /*->6371*/
/*6343*/              OPC_CheckChild1Type, MVT::v16i8,
/*6345*/              OPC_RecordChild2, // #1 = $Vm
/*6346*/              OPC_CheckChild2Type, MVT::v16i8,
/*6348*/              OPC_MoveParent,
/*6349*/              OPC_RecordChild1, // #2 = $src1
/*6350*/              OPC_CheckType, MVT::v16i8,
/*6352*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6354*/              OPC_EmitInteger, MVT::i32, 14, 
/*6357*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6360*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 450:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*6371*/            /*Scope*/ 28, /*->6400*/
/*6372*/              OPC_CheckChild1Type, MVT::v8i16,
/*6374*/              OPC_RecordChild2, // #1 = $Vm
/*6375*/              OPC_CheckChild2Type, MVT::v8i16,
/*6377*/              OPC_MoveParent,
/*6378*/              OPC_RecordChild1, // #2 = $src1
/*6379*/              OPC_CheckType, MVT::v8i16,
/*6381*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6383*/              OPC_EmitInteger, MVT::i32, 14, 
/*6386*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6389*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 450:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*6400*/            /*Scope*/ 28, /*->6429*/
/*6401*/              OPC_CheckChild1Type, MVT::v4i32,
/*6403*/              OPC_RecordChild2, // #1 = $Vm
/*6404*/              OPC_CheckChild2Type, MVT::v4i32,
/*6406*/              OPC_MoveParent,
/*6407*/              OPC_RecordChild1, // #2 = $src1
/*6408*/              OPC_CheckType, MVT::v4i32,
/*6410*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6412*/              OPC_EmitInteger, MVT::i32, 14, 
/*6415*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6418*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::VABAuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 450:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*6429*/            0, /*End of Scope*/
/*6430*/          0, /*End of Scope*/
/*6431*/        /*SwitchOpcode*/ 99, TARGET_VAL(ISD::SIGN_EXTEND),// ->6533
/*6434*/          OPC_RecordChild0, // #0 = $Vn
/*6435*/          OPC_Scope, 31, /*->6468*/ // 3 children in Scope
/*6437*/            OPC_CheckChild0Type, MVT::v8i8,
/*6439*/            OPC_MoveParent,
/*6440*/            OPC_MoveChild1,
/*6441*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6444*/            OPC_RecordChild0, // #1 = $Vm
/*6445*/            OPC_CheckChild0Type, MVT::v8i8,
/*6447*/            OPC_MoveParent,
/*6448*/            OPC_CheckType, MVT::v8i16,
/*6450*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6452*/            OPC_EmitInteger, MVT::i32, 14, 
/*6455*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6458*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6468*/          /*Scope*/ 31, /*->6500*/
/*6469*/            OPC_CheckChild0Type, MVT::v4i16,
/*6471*/            OPC_MoveParent,
/*6472*/            OPC_MoveChild1,
/*6473*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6476*/            OPC_RecordChild0, // #1 = $Vm
/*6477*/            OPC_CheckChild0Type, MVT::v4i16,
/*6479*/            OPC_MoveParent,
/*6480*/            OPC_CheckType, MVT::v4i32,
/*6482*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6484*/            OPC_EmitInteger, MVT::i32, 14, 
/*6487*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6490*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6500*/          /*Scope*/ 31, /*->6532*/
/*6501*/            OPC_CheckChild0Type, MVT::v2i32,
/*6503*/            OPC_MoveParent,
/*6504*/            OPC_MoveChild1,
/*6505*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*6508*/            OPC_RecordChild0, // #1 = $Vm
/*6509*/            OPC_CheckChild0Type, MVT::v2i32,
/*6511*/            OPC_MoveParent,
/*6512*/            OPC_CheckType, MVT::v2i64,
/*6514*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6516*/            OPC_EmitInteger, MVT::i32, 14, 
/*6519*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6522*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6532*/          0, /*End of Scope*/
/*6533*/        /*SwitchOpcode*/ 99, TARGET_VAL(ISD::ZERO_EXTEND),// ->6635
/*6536*/          OPC_RecordChild0, // #0 = $Vn
/*6537*/          OPC_Scope, 31, /*->6570*/ // 3 children in Scope
/*6539*/            OPC_CheckChild0Type, MVT::v8i8,
/*6541*/            OPC_MoveParent,
/*6542*/            OPC_MoveChild1,
/*6543*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6546*/            OPC_RecordChild0, // #1 = $Vm
/*6547*/            OPC_CheckChild0Type, MVT::v8i8,
/*6549*/            OPC_MoveParent,
/*6550*/            OPC_CheckType, MVT::v8i16,
/*6552*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6554*/            OPC_EmitInteger, MVT::i32, 14, 
/*6557*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6560*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*6570*/          /*Scope*/ 31, /*->6602*/
/*6571*/            OPC_CheckChild0Type, MVT::v4i16,
/*6573*/            OPC_MoveParent,
/*6574*/            OPC_MoveChild1,
/*6575*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6578*/            OPC_RecordChild0, // #1 = $Vm
/*6579*/            OPC_CheckChild0Type, MVT::v4i16,
/*6581*/            OPC_MoveParent,
/*6582*/            OPC_CheckType, MVT::v4i32,
/*6584*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6586*/            OPC_EmitInteger, MVT::i32, 14, 
/*6589*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6592*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*6602*/          /*Scope*/ 31, /*->6634*/
/*6603*/            OPC_CheckChild0Type, MVT::v2i32,
/*6605*/            OPC_MoveParent,
/*6606*/            OPC_MoveChild1,
/*6607*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*6610*/            OPC_RecordChild0, // #1 = $Vm
/*6611*/            OPC_CheckChild0Type, MVT::v2i32,
/*6613*/            OPC_MoveParent,
/*6614*/            OPC_CheckType, MVT::v2i64,
/*6616*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6618*/            OPC_EmitInteger, MVT::i32, 14, 
/*6621*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6624*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*6634*/          0, /*End of Scope*/
/*6635*/        0, // EndSwitchOpcode
/*6636*/      /*Scope*/ 28|128,6/*796*/, /*->7434*/
/*6638*/        OPC_RecordChild0, // #0 = $src1
/*6639*/        OPC_MoveChild1,
/*6640*/        OPC_SwitchOpcode /*4 cases */, 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->6839
/*6645*/          OPC_RecordChild0, // #1 = $Vm
/*6646*/          OPC_RecordChild1, // #2 = $SIMM
/*6647*/          OPC_MoveChild1,
/*6648*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6651*/          OPC_MoveParent,
/*6652*/          OPC_MoveParent,
/*6653*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->6677
/*6656*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6658*/            OPC_EmitConvertToTarget, 2,
/*6660*/            OPC_EmitInteger, MVT::i32, 14, 
/*6663*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6666*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6677*/          /*SwitchType*/ 21, MVT::v4i16,// ->6700
/*6679*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6681*/            OPC_EmitConvertToTarget, 2,
/*6683*/            OPC_EmitInteger, MVT::i32, 14, 
/*6686*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6689*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6700*/          /*SwitchType*/ 21, MVT::v2i32,// ->6723
/*6702*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6704*/            OPC_EmitConvertToTarget, 2,
/*6706*/            OPC_EmitInteger, MVT::i32, 14, 
/*6709*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6712*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6723*/          /*SwitchType*/ 21, MVT::v1i64,// ->6746
/*6725*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6727*/            OPC_EmitConvertToTarget, 2,
/*6729*/            OPC_EmitInteger, MVT::i32, 14, 
/*6732*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6735*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6746*/          /*SwitchType*/ 21, MVT::v16i8,// ->6769
/*6748*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6750*/            OPC_EmitConvertToTarget, 2,
/*6752*/            OPC_EmitInteger, MVT::i32, 14, 
/*6755*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6758*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6769*/          /*SwitchType*/ 21, MVT::v8i16,// ->6792
/*6771*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6773*/            OPC_EmitConvertToTarget, 2,
/*6775*/            OPC_EmitInteger, MVT::i32, 14, 
/*6778*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6781*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6792*/          /*SwitchType*/ 21, MVT::v4i32,// ->6815
/*6794*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6796*/            OPC_EmitConvertToTarget, 2,
/*6798*/            OPC_EmitInteger, MVT::i32, 14, 
/*6801*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6804*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*6815*/          /*SwitchType*/ 21, MVT::v2i64,// ->6838
/*6817*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6819*/            OPC_EmitConvertToTarget, 2,
/*6821*/            OPC_EmitInteger, MVT::i32, 14, 
/*6824*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6827*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*6838*/          0, // EndSwitchType
/*6839*/        /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->7037
/*6843*/          OPC_RecordChild0, // #1 = $Vm
/*6844*/          OPC_RecordChild1, // #2 = $SIMM
/*6845*/          OPC_MoveChild1,
/*6846*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6849*/          OPC_MoveParent,
/*6850*/          OPC_MoveParent,
/*6851*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->6875
/*6854*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6856*/            OPC_EmitConvertToTarget, 2,
/*6858*/            OPC_EmitInteger, MVT::i32, 14, 
/*6861*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6864*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*6875*/          /*SwitchType*/ 21, MVT::v4i16,// ->6898
/*6877*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6879*/            OPC_EmitConvertToTarget, 2,
/*6881*/            OPC_EmitInteger, MVT::i32, 14, 
/*6884*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6887*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*6898*/          /*SwitchType*/ 21, MVT::v2i32,// ->6921
/*6900*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6902*/            OPC_EmitConvertToTarget, 2,
/*6904*/            OPC_EmitInteger, MVT::i32, 14, 
/*6907*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6910*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*6921*/          /*SwitchType*/ 21, MVT::v1i64,// ->6944
/*6923*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6925*/            OPC_EmitConvertToTarget, 2,
/*6927*/            OPC_EmitInteger, MVT::i32, 14, 
/*6930*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6933*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*6944*/          /*SwitchType*/ 21, MVT::v16i8,// ->6967
/*6946*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6948*/            OPC_EmitConvertToTarget, 2,
/*6950*/            OPC_EmitInteger, MVT::i32, 14, 
/*6953*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6956*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*6967*/          /*SwitchType*/ 21, MVT::v8i16,// ->6990
/*6969*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6971*/            OPC_EmitConvertToTarget, 2,
/*6973*/            OPC_EmitInteger, MVT::i32, 14, 
/*6976*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6979*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*6990*/          /*SwitchType*/ 21, MVT::v4i32,// ->7013
/*6992*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6994*/            OPC_EmitConvertToTarget, 2,
/*6996*/            OPC_EmitInteger, MVT::i32, 14, 
/*6999*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7002*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7013*/          /*SwitchType*/ 21, MVT::v2i64,// ->7036
/*7015*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7017*/            OPC_EmitConvertToTarget, 2,
/*7019*/            OPC_EmitInteger, MVT::i32, 14, 
/*7022*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7025*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7036*/          0, // EndSwitchType
/*7037*/        /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->7235
/*7041*/          OPC_RecordChild0, // #1 = $Vm
/*7042*/          OPC_RecordChild1, // #2 = $SIMM
/*7043*/          OPC_MoveChild1,
/*7044*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7047*/          OPC_MoveParent,
/*7048*/          OPC_MoveParent,
/*7049*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->7073
/*7052*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7054*/            OPC_EmitConvertToTarget, 2,
/*7056*/            OPC_EmitInteger, MVT::i32, 14, 
/*7059*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7062*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7073*/          /*SwitchType*/ 21, MVT::v4i16,// ->7096
/*7075*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7077*/            OPC_EmitConvertToTarget, 2,
/*7079*/            OPC_EmitInteger, MVT::i32, 14, 
/*7082*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7085*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7096*/          /*SwitchType*/ 21, MVT::v2i32,// ->7119
/*7098*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7100*/            OPC_EmitConvertToTarget, 2,
/*7102*/            OPC_EmitInteger, MVT::i32, 14, 
/*7105*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7108*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7119*/          /*SwitchType*/ 21, MVT::v1i64,// ->7142
/*7121*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7123*/            OPC_EmitConvertToTarget, 2,
/*7125*/            OPC_EmitInteger, MVT::i32, 14, 
/*7128*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7131*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7142*/          /*SwitchType*/ 21, MVT::v16i8,// ->7165
/*7144*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7146*/            OPC_EmitConvertToTarget, 2,
/*7148*/            OPC_EmitInteger, MVT::i32, 14, 
/*7151*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7154*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7165*/          /*SwitchType*/ 21, MVT::v8i16,// ->7188
/*7167*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7169*/            OPC_EmitConvertToTarget, 2,
/*7171*/            OPC_EmitInteger, MVT::i32, 14, 
/*7174*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7177*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7188*/          /*SwitchType*/ 21, MVT::v4i32,// ->7211
/*7190*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7192*/            OPC_EmitConvertToTarget, 2,
/*7194*/            OPC_EmitInteger, MVT::i32, 14, 
/*7197*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7200*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7211*/          /*SwitchType*/ 21, MVT::v2i64,// ->7234
/*7213*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7215*/            OPC_EmitConvertToTarget, 2,
/*7217*/            OPC_EmitInteger, MVT::i32, 14, 
/*7220*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7223*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7234*/          0, // EndSwitchType
/*7235*/        /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->7433
/*7239*/          OPC_RecordChild0, // #1 = $Vm
/*7240*/          OPC_RecordChild1, // #2 = $SIMM
/*7241*/          OPC_MoveChild1,
/*7242*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7245*/          OPC_MoveParent,
/*7246*/          OPC_MoveParent,
/*7247*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->7271
/*7250*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7252*/            OPC_EmitConvertToTarget, 2,
/*7254*/            OPC_EmitInteger, MVT::i32, 14, 
/*7257*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7260*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7271*/          /*SwitchType*/ 21, MVT::v4i16,// ->7294
/*7273*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7275*/            OPC_EmitConvertToTarget, 2,
/*7277*/            OPC_EmitInteger, MVT::i32, 14, 
/*7280*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7283*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7294*/          /*SwitchType*/ 21, MVT::v2i32,// ->7317
/*7296*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7298*/            OPC_EmitConvertToTarget, 2,
/*7300*/            OPC_EmitInteger, MVT::i32, 14, 
/*7303*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7306*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7317*/          /*SwitchType*/ 21, MVT::v1i64,// ->7340
/*7319*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7321*/            OPC_EmitConvertToTarget, 2,
/*7323*/            OPC_EmitInteger, MVT::i32, 14, 
/*7326*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7329*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7340*/          /*SwitchType*/ 21, MVT::v16i8,// ->7363
/*7342*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7344*/            OPC_EmitConvertToTarget, 2,
/*7346*/            OPC_EmitInteger, MVT::i32, 14, 
/*7349*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7352*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7363*/          /*SwitchType*/ 21, MVT::v8i16,// ->7386
/*7365*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7367*/            OPC_EmitConvertToTarget, 2,
/*7369*/            OPC_EmitInteger, MVT::i32, 14, 
/*7372*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7375*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7386*/          /*SwitchType*/ 21, MVT::v4i32,// ->7409
/*7388*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7390*/            OPC_EmitConvertToTarget, 2,
/*7392*/            OPC_EmitInteger, MVT::i32, 14, 
/*7395*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7398*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7409*/          /*SwitchType*/ 21, MVT::v2i64,// ->7432
/*7411*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7413*/            OPC_EmitConvertToTarget, 2,
/*7415*/            OPC_EmitInteger, MVT::i32, 14, 
/*7418*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7432*/          0, // EndSwitchType
/*7433*/        0, // EndSwitchOpcode
/*7434*/      /*Scope*/ 31|128,6/*799*/, /*->8235*/
/*7436*/        OPC_MoveChild0,
/*7437*/        OPC_SwitchOpcode /*4 cases */, 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRs),// ->7637
/*7442*/          OPC_RecordChild0, // #0 = $Vm
/*7443*/          OPC_RecordChild1, // #1 = $SIMM
/*7444*/          OPC_MoveChild1,
/*7445*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7448*/          OPC_MoveParent,
/*7449*/          OPC_MoveParent,
/*7450*/          OPC_RecordChild1, // #2 = $src1
/*7451*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->7475
/*7454*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7456*/            OPC_EmitConvertToTarget, 1,
/*7458*/            OPC_EmitInteger, MVT::i32, 14, 
/*7461*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7464*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7475*/          /*SwitchType*/ 21, MVT::v4i16,// ->7498
/*7477*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7479*/            OPC_EmitConvertToTarget, 1,
/*7481*/            OPC_EmitInteger, MVT::i32, 14, 
/*7484*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7487*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7498*/          /*SwitchType*/ 21, MVT::v2i32,// ->7521
/*7500*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7502*/            OPC_EmitConvertToTarget, 1,
/*7504*/            OPC_EmitInteger, MVT::i32, 14, 
/*7507*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7510*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7521*/          /*SwitchType*/ 21, MVT::v1i64,// ->7544
/*7523*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7525*/            OPC_EmitConvertToTarget, 1,
/*7527*/            OPC_EmitInteger, MVT::i32, 14, 
/*7530*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7533*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7544*/          /*SwitchType*/ 21, MVT::v16i8,// ->7567
/*7546*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7548*/            OPC_EmitConvertToTarget, 1,
/*7550*/            OPC_EmitInteger, MVT::i32, 14, 
/*7553*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7556*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7567*/          /*SwitchType*/ 21, MVT::v8i16,// ->7590
/*7569*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7571*/            OPC_EmitConvertToTarget, 1,
/*7573*/            OPC_EmitInteger, MVT::i32, 14, 
/*7576*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7579*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7590*/          /*SwitchType*/ 21, MVT::v4i32,// ->7613
/*7592*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7594*/            OPC_EmitConvertToTarget, 1,
/*7596*/            OPC_EmitInteger, MVT::i32, 14, 
/*7599*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7602*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7613*/          /*SwitchType*/ 21, MVT::v2i64,// ->7636
/*7615*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7617*/            OPC_EmitConvertToTarget, 1,
/*7619*/            OPC_EmitInteger, MVT::i32, 14, 
/*7622*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7625*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7636*/          0, // EndSwitchType
/*7637*/        /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VSHRu),// ->7836
/*7641*/          OPC_RecordChild0, // #0 = $Vm
/*7642*/          OPC_RecordChild1, // #1 = $SIMM
/*7643*/          OPC_MoveChild1,
/*7644*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7647*/          OPC_MoveParent,
/*7648*/          OPC_MoveParent,
/*7649*/          OPC_RecordChild1, // #2 = $src1
/*7650*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->7674
/*7653*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7655*/            OPC_EmitConvertToTarget, 1,
/*7657*/            OPC_EmitInteger, MVT::i32, 14, 
/*7660*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7663*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7674*/          /*SwitchType*/ 21, MVT::v4i16,// ->7697
/*7676*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7678*/            OPC_EmitConvertToTarget, 1,
/*7680*/            OPC_EmitInteger, MVT::i32, 14, 
/*7683*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7686*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7697*/          /*SwitchType*/ 21, MVT::v2i32,// ->7720
/*7699*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7701*/            OPC_EmitConvertToTarget, 1,
/*7703*/            OPC_EmitInteger, MVT::i32, 14, 
/*7706*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7709*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7720*/          /*SwitchType*/ 21, MVT::v1i64,// ->7743
/*7722*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7724*/            OPC_EmitConvertToTarget, 1,
/*7726*/            OPC_EmitInteger, MVT::i32, 14, 
/*7729*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7732*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7743*/          /*SwitchType*/ 21, MVT::v16i8,// ->7766
/*7745*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7747*/            OPC_EmitConvertToTarget, 1,
/*7749*/            OPC_EmitInteger, MVT::i32, 14, 
/*7752*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7755*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7766*/          /*SwitchType*/ 21, MVT::v8i16,// ->7789
/*7768*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7770*/            OPC_EmitConvertToTarget, 1,
/*7772*/            OPC_EmitInteger, MVT::i32, 14, 
/*7775*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7778*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7789*/          /*SwitchType*/ 21, MVT::v4i32,// ->7812
/*7791*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7793*/            OPC_EmitConvertToTarget, 1,
/*7795*/            OPC_EmitInteger, MVT::i32, 14, 
/*7798*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7801*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*7812*/          /*SwitchType*/ 21, MVT::v2i64,// ->7835
/*7814*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7816*/            OPC_EmitConvertToTarget, 1,
/*7818*/            OPC_EmitInteger, MVT::i32, 14, 
/*7821*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7824*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*7835*/          0, // EndSwitchType
/*7836*/        /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRs),// ->8035
/*7840*/          OPC_RecordChild0, // #0 = $Vm
/*7841*/          OPC_RecordChild1, // #1 = $SIMM
/*7842*/          OPC_MoveChild1,
/*7843*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7846*/          OPC_MoveParent,
/*7847*/          OPC_MoveParent,
/*7848*/          OPC_RecordChild1, // #2 = $src1
/*7849*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->7873
/*7852*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7854*/            OPC_EmitConvertToTarget, 1,
/*7856*/            OPC_EmitInteger, MVT::i32, 14, 
/*7859*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7862*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*7873*/          /*SwitchType*/ 21, MVT::v4i16,// ->7896
/*7875*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7877*/            OPC_EmitConvertToTarget, 1,
/*7879*/            OPC_EmitInteger, MVT::i32, 14, 
/*7882*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7885*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*7896*/          /*SwitchType*/ 21, MVT::v2i32,// ->7919
/*7898*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7900*/            OPC_EmitConvertToTarget, 1,
/*7902*/            OPC_EmitInteger, MVT::i32, 14, 
/*7905*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7908*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*7919*/          /*SwitchType*/ 21, MVT::v1i64,// ->7942
/*7921*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7923*/            OPC_EmitConvertToTarget, 1,
/*7925*/            OPC_EmitInteger, MVT::i32, 14, 
/*7928*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7931*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*7942*/          /*SwitchType*/ 21, MVT::v16i8,// ->7965
/*7944*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7946*/            OPC_EmitConvertToTarget, 1,
/*7948*/            OPC_EmitInteger, MVT::i32, 14, 
/*7951*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7954*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*7965*/          /*SwitchType*/ 21, MVT::v8i16,// ->7988
/*7967*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7969*/            OPC_EmitConvertToTarget, 1,
/*7971*/            OPC_EmitInteger, MVT::i32, 14, 
/*7974*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7977*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*7988*/          /*SwitchType*/ 21, MVT::v4i32,// ->8011
/*7990*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7992*/            OPC_EmitConvertToTarget, 1,
/*7994*/            OPC_EmitInteger, MVT::i32, 14, 
/*7997*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8000*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8011*/          /*SwitchType*/ 21, MVT::v2i64,// ->8034
/*8013*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8015*/            OPC_EmitConvertToTarget, 1,
/*8017*/            OPC_EmitInteger, MVT::i32, 14, 
/*8020*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8023*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8034*/          0, // EndSwitchType
/*8035*/        /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ARMISD::VRSHRu),// ->8234
/*8039*/          OPC_RecordChild0, // #0 = $Vm
/*8040*/          OPC_RecordChild1, // #1 = $SIMM
/*8041*/          OPC_MoveChild1,
/*8042*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8045*/          OPC_MoveParent,
/*8046*/          OPC_MoveParent,
/*8047*/          OPC_RecordChild1, // #2 = $src1
/*8048*/          OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->8072
/*8051*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8053*/            OPC_EmitConvertToTarget, 1,
/*8055*/            OPC_EmitInteger, MVT::i32, 14, 
/*8058*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8061*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8072*/          /*SwitchType*/ 21, MVT::v4i16,// ->8095
/*8074*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8076*/            OPC_EmitConvertToTarget, 1,
/*8078*/            OPC_EmitInteger, MVT::i32, 14, 
/*8081*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8084*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8095*/          /*SwitchType*/ 21, MVT::v2i32,// ->8118
/*8097*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8099*/            OPC_EmitConvertToTarget, 1,
/*8101*/            OPC_EmitInteger, MVT::i32, 14, 
/*8104*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8107*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8118*/          /*SwitchType*/ 21, MVT::v1i64,// ->8141
/*8120*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8122*/            OPC_EmitConvertToTarget, 1,
/*8124*/            OPC_EmitInteger, MVT::i32, 14, 
/*8127*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8130*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8141*/          /*SwitchType*/ 21, MVT::v16i8,// ->8164
/*8143*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8145*/            OPC_EmitConvertToTarget, 1,
/*8147*/            OPC_EmitInteger, MVT::i32, 14, 
/*8150*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8153*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8164*/          /*SwitchType*/ 21, MVT::v8i16,// ->8187
/*8166*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8168*/            OPC_EmitConvertToTarget, 1,
/*8170*/            OPC_EmitInteger, MVT::i32, 14, 
/*8173*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8187*/          /*SwitchType*/ 21, MVT::v4i32,// ->8210
/*8189*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8191*/            OPC_EmitConvertToTarget, 1,
/*8193*/            OPC_EmitInteger, MVT::i32, 14, 
/*8196*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8199*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8210*/          /*SwitchType*/ 21, MVT::v2i64,// ->8233
/*8212*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8214*/            OPC_EmitConvertToTarget, 1,
/*8216*/            OPC_EmitInteger, MVT::i32, 14, 
/*8219*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8222*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8233*/          0, // EndSwitchType
/*8234*/        0, // EndSwitchOpcode
/*8235*/      /*Scope*/ 79|128,3/*463*/, /*->8700*/
/*8237*/        OPC_RecordChild0, // #0 = $Vn
/*8238*/        OPC_MoveChild1,
/*8239*/        OPC_SwitchOpcode /*5 cases */, 75, TARGET_VAL(ISD::SIGN_EXTEND),// ->8318
/*8243*/          OPC_RecordChild0, // #1 = $Vm
/*8244*/          OPC_Scope, 23, /*->8269*/ // 3 children in Scope
/*8246*/            OPC_CheckChild0Type, MVT::v8i8,
/*8248*/            OPC_MoveParent,
/*8249*/            OPC_CheckType, MVT::v8i16,
/*8251*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8253*/            OPC_EmitInteger, MVT::i32, 14, 
/*8256*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8259*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8269*/          /*Scope*/ 23, /*->8293*/
/*8270*/            OPC_CheckChild0Type, MVT::v4i16,
/*8272*/            OPC_MoveParent,
/*8273*/            OPC_CheckType, MVT::v4i32,
/*8275*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8277*/            OPC_EmitInteger, MVT::i32, 14, 
/*8280*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8283*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8293*/          /*Scope*/ 23, /*->8317*/
/*8294*/            OPC_CheckChild0Type, MVT::v2i32,
/*8296*/            OPC_MoveParent,
/*8297*/            OPC_CheckType, MVT::v2i64,
/*8299*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8301*/            OPC_EmitInteger, MVT::i32, 14, 
/*8304*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8307*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8317*/          0, /*End of Scope*/
/*8318*/        /*SwitchOpcode*/ 75, TARGET_VAL(ISD::ZERO_EXTEND),// ->8396
/*8321*/          OPC_RecordChild0, // #1 = $Vm
/*8322*/          OPC_Scope, 23, /*->8347*/ // 3 children in Scope
/*8324*/            OPC_CheckChild0Type, MVT::v8i8,
/*8326*/            OPC_MoveParent,
/*8327*/            OPC_CheckType, MVT::v8i16,
/*8329*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8331*/            OPC_EmitInteger, MVT::i32, 14, 
/*8334*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8337*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8347*/          /*Scope*/ 23, /*->8371*/
/*8348*/            OPC_CheckChild0Type, MVT::v4i16,
/*8350*/            OPC_MoveParent,
/*8351*/            OPC_CheckType, MVT::v4i32,
/*8353*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8355*/            OPC_EmitInteger, MVT::i32, 14, 
/*8358*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8361*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8371*/          /*Scope*/ 23, /*->8395*/
/*8372*/            OPC_CheckChild0Type, MVT::v2i32,
/*8374*/            OPC_MoveParent,
/*8375*/            OPC_CheckType, MVT::v2i64,
/*8377*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8379*/            OPC_EmitInteger, MVT::i32, 14, 
/*8382*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8385*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8395*/          0, /*End of Scope*/
/*8396*/        /*SwitchOpcode*/ 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->8531
/*8400*/          OPC_RecordChild0, // #1 = $Vn
/*8401*/          OPC_RecordChild1, // #2 = $Vm
/*8402*/          OPC_MoveParent,
/*8403*/          OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->8425
/*8406*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8408*/            OPC_EmitInteger, MVT::i32, 14, 
/*8411*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8414*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8425*/          /*SwitchType*/ 19, MVT::v4i16,// ->8446
/*8427*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8429*/            OPC_EmitInteger, MVT::i32, 14, 
/*8432*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8435*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8446*/          /*SwitchType*/ 19, MVT::v2i32,// ->8467
/*8448*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8450*/            OPC_EmitInteger, MVT::i32, 14, 
/*8453*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8456*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8467*/          /*SwitchType*/ 19, MVT::v16i8,// ->8488
/*8469*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8471*/            OPC_EmitInteger, MVT::i32, 14, 
/*8474*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8477*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8488*/          /*SwitchType*/ 19, MVT::v8i16,// ->8509
/*8490*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8492*/            OPC_EmitInteger, MVT::i32, 14, 
/*8495*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8498*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8509*/          /*SwitchType*/ 19, MVT::v4i32,// ->8530
/*8511*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8513*/            OPC_EmitInteger, MVT::i32, 14, 
/*8516*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8519*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*8530*/          0, // EndSwitchType
/*8531*/        /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->8615
/*8534*/          OPC_RecordChild0, // #1 = $Vn
/*8535*/          OPC_Scope, 25, /*->8562*/ // 3 children in Scope
/*8537*/            OPC_CheckChild0Type, MVT::v8i8,
/*8539*/            OPC_RecordChild1, // #2 = $Vm
/*8540*/            OPC_MoveParent,
/*8541*/            OPC_CheckType, MVT::v8i16,
/*8543*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8545*/            OPC_EmitInteger, MVT::i32, 14, 
/*8548*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8551*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8562*/          /*Scope*/ 25, /*->8588*/
/*8563*/            OPC_CheckChild0Type, MVT::v4i16,
/*8565*/            OPC_RecordChild1, // #2 = $Vm
/*8566*/            OPC_MoveParent,
/*8567*/            OPC_CheckType, MVT::v4i32,
/*8569*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8571*/            OPC_EmitInteger, MVT::i32, 14, 
/*8574*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8577*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8588*/          /*Scope*/ 25, /*->8614*/
/*8589*/            OPC_CheckChild0Type, MVT::v2i32,
/*8591*/            OPC_RecordChild1, // #2 = $Vm
/*8592*/            OPC_MoveParent,
/*8593*/            OPC_CheckType, MVT::v2i64,
/*8595*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8597*/            OPC_EmitInteger, MVT::i32, 14, 
/*8600*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8603*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8614*/          0, /*End of Scope*/
/*8615*/        /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->8699
/*8618*/          OPC_RecordChild0, // #1 = $Vn
/*8619*/          OPC_Scope, 25, /*->8646*/ // 3 children in Scope
/*8621*/            OPC_CheckChild0Type, MVT::v8i8,
/*8623*/            OPC_RecordChild1, // #2 = $Vm
/*8624*/            OPC_MoveParent,
/*8625*/            OPC_CheckType, MVT::v8i16,
/*8627*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8629*/            OPC_EmitInteger, MVT::i32, 14, 
/*8632*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8635*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8646*/          /*Scope*/ 25, /*->8672*/
/*8647*/            OPC_CheckChild0Type, MVT::v4i16,
/*8649*/            OPC_RecordChild1, // #2 = $Vm
/*8650*/            OPC_MoveParent,
/*8651*/            OPC_CheckType, MVT::v4i32,
/*8653*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8655*/            OPC_EmitInteger, MVT::i32, 14, 
/*8658*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8661*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8672*/          /*Scope*/ 25, /*->8698*/
/*8673*/            OPC_CheckChild0Type, MVT::v2i32,
/*8675*/            OPC_RecordChild1, // #2 = $Vm
/*8676*/            OPC_MoveParent,
/*8677*/            OPC_CheckType, MVT::v2i64,
/*8679*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8681*/            OPC_EmitInteger, MVT::i32, 14, 
/*8684*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8687*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8698*/          0, /*End of Scope*/
/*8699*/        0, // EndSwitchOpcode
/*8700*/      /*Scope*/ 91|128,3/*475*/, /*->9177*/
/*8702*/        OPC_MoveChild0,
/*8703*/        OPC_SwitchOpcode /*5 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->8785
/*8707*/          OPC_RecordChild0, // #0 = $Vm
/*8708*/          OPC_Scope, 24, /*->8734*/ // 3 children in Scope
/*8710*/            OPC_CheckChild0Type, MVT::v8i8,
/*8712*/            OPC_MoveParent,
/*8713*/            OPC_RecordChild1, // #1 = $Vn
/*8714*/            OPC_CheckType, MVT::v8i16,
/*8716*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8718*/            OPC_EmitInteger, MVT::i32, 14, 
/*8721*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8724*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8734*/          /*Scope*/ 24, /*->8759*/
/*8735*/            OPC_CheckChild0Type, MVT::v4i16,
/*8737*/            OPC_MoveParent,
/*8738*/            OPC_RecordChild1, // #1 = $Vn
/*8739*/            OPC_CheckType, MVT::v4i32,
/*8741*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8743*/            OPC_EmitInteger, MVT::i32, 14, 
/*8746*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8749*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8759*/          /*Scope*/ 24, /*->8784*/
/*8760*/            OPC_CheckChild0Type, MVT::v2i32,
/*8762*/            OPC_MoveParent,
/*8763*/            OPC_RecordChild1, // #1 = $Vn
/*8764*/            OPC_CheckType, MVT::v2i64,
/*8766*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8768*/            OPC_EmitInteger, MVT::i32, 14, 
/*8771*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8774*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8784*/          0, /*End of Scope*/
/*8785*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->8866
/*8788*/          OPC_RecordChild0, // #0 = $Vm
/*8789*/          OPC_Scope, 24, /*->8815*/ // 3 children in Scope
/*8791*/            OPC_CheckChild0Type, MVT::v8i8,
/*8793*/            OPC_MoveParent,
/*8794*/            OPC_RecordChild1, // #1 = $Vn
/*8795*/            OPC_CheckType, MVT::v8i16,
/*8797*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8799*/            OPC_EmitInteger, MVT::i32, 14, 
/*8802*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8805*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*8815*/          /*Scope*/ 24, /*->8840*/
/*8816*/            OPC_CheckChild0Type, MVT::v4i16,
/*8818*/            OPC_MoveParent,
/*8819*/            OPC_RecordChild1, // #1 = $Vn
/*8820*/            OPC_CheckType, MVT::v4i32,
/*8822*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8824*/            OPC_EmitInteger, MVT::i32, 14, 
/*8827*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8830*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*8840*/          /*Scope*/ 24, /*->8865*/
/*8841*/            OPC_CheckChild0Type, MVT::v2i32,
/*8843*/            OPC_MoveParent,
/*8844*/            OPC_RecordChild1, // #1 = $Vn
/*8845*/            OPC_CheckType, MVT::v2i64,
/*8847*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8849*/            OPC_EmitInteger, MVT::i32, 14, 
/*8852*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8855*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*8865*/          0, /*End of Scope*/
/*8866*/        /*SwitchOpcode*/ 4|128,1/*132*/, TARGET_VAL(ISD::MUL),// ->9002
/*8870*/          OPC_RecordChild0, // #0 = $Vn
/*8871*/          OPC_RecordChild1, // #1 = $Vm
/*8872*/          OPC_MoveParent,
/*8873*/          OPC_RecordChild1, // #2 = $src1
/*8874*/          OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->8896
/*8877*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8879*/            OPC_EmitInteger, MVT::i32, 14, 
/*8882*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8885*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i8), 0,
                        MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8896*/          /*SwitchType*/ 19, MVT::v4i16,// ->8917
/*8898*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8900*/            OPC_EmitInteger, MVT::i32, 14, 
/*8903*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8906*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8917*/          /*SwitchType*/ 19, MVT::v2i32,// ->8938
/*8919*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8921*/            OPC_EmitInteger, MVT::i32, 14, 
/*8924*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8927*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8938*/          /*SwitchType*/ 19, MVT::v16i8,// ->8959
/*8940*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8942*/            OPC_EmitInteger, MVT::i32, 14, 
/*8945*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8948*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv16i8), 0,
                        MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*8959*/          /*SwitchType*/ 19, MVT::v8i16,// ->8980
/*8961*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8963*/            OPC_EmitInteger, MVT::i32, 14, 
/*8966*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8969*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8980*/          /*SwitchType*/ 19, MVT::v4i32,// ->9001
/*8982*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8984*/            OPC_EmitInteger, MVT::i32, 14, 
/*8987*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8990*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9001*/          0, // EndSwitchType
/*9002*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->9089
/*9005*/          OPC_RecordChild0, // #0 = $Vn
/*9006*/          OPC_Scope, 26, /*->9034*/ // 3 children in Scope
/*9008*/            OPC_CheckChild0Type, MVT::v8i8,
/*9010*/            OPC_RecordChild1, // #1 = $Vm
/*9011*/            OPC_MoveParent,
/*9012*/            OPC_RecordChild1, // #2 = $src1
/*9013*/            OPC_CheckType, MVT::v8i16,
/*9015*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9017*/            OPC_EmitInteger, MVT::i32, 14, 
/*9020*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9023*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9034*/          /*Scope*/ 26, /*->9061*/
/*9035*/            OPC_CheckChild0Type, MVT::v4i16,
/*9037*/            OPC_RecordChild1, // #1 = $Vm
/*9038*/            OPC_MoveParent,
/*9039*/            OPC_RecordChild1, // #2 = $src1
/*9040*/            OPC_CheckType, MVT::v4i32,
/*9042*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9044*/            OPC_EmitInteger, MVT::i32, 14, 
/*9047*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9050*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9061*/          /*Scope*/ 26, /*->9088*/
/*9062*/            OPC_CheckChild0Type, MVT::v2i32,
/*9064*/            OPC_RecordChild1, // #1 = $Vm
/*9065*/            OPC_MoveParent,
/*9066*/            OPC_RecordChild1, // #2 = $src1
/*9067*/            OPC_CheckType, MVT::v2i64,
/*9069*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9071*/            OPC_EmitInteger, MVT::i32, 14, 
/*9074*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9077*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9088*/          0, /*End of Scope*/
/*9089*/        /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->9176
/*9092*/          OPC_RecordChild0, // #0 = $Vn
/*9093*/          OPC_Scope, 26, /*->9121*/ // 3 children in Scope
/*9095*/            OPC_CheckChild0Type, MVT::v8i8,
/*9097*/            OPC_RecordChild1, // #1 = $Vm
/*9098*/            OPC_MoveParent,
/*9099*/            OPC_RecordChild1, // #2 = $src1
/*9100*/            OPC_CheckType, MVT::v8i16,
/*9102*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9104*/            OPC_EmitInteger, MVT::i32, 14, 
/*9107*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9110*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9121*/          /*Scope*/ 26, /*->9148*/
/*9122*/            OPC_CheckChild0Type, MVT::v4i16,
/*9124*/            OPC_RecordChild1, // #1 = $Vm
/*9125*/            OPC_MoveParent,
/*9126*/            OPC_RecordChild1, // #2 = $src1
/*9127*/            OPC_CheckType, MVT::v4i32,
/*9129*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9131*/            OPC_EmitInteger, MVT::i32, 14, 
/*9134*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9137*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9148*/          /*Scope*/ 26, /*->9175*/
/*9149*/            OPC_CheckChild0Type, MVT::v2i32,
/*9151*/            OPC_RecordChild1, // #1 = $Vm
/*9152*/            OPC_MoveParent,
/*9153*/            OPC_RecordChild1, // #2 = $src1
/*9154*/            OPC_CheckType, MVT::v2i64,
/*9156*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9158*/            OPC_EmitInteger, MVT::i32, 14, 
/*9161*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9164*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9175*/          0, /*End of Scope*/
/*9176*/        0, // EndSwitchOpcode
/*9177*/      /*Scope*/ 36|128,1/*164*/, /*->9343*/
/*9179*/        OPC_RecordChild0, // #0 = $Vn
/*9180*/        OPC_RecordChild1, // #1 = $Vm
/*9181*/        OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->9202
/*9184*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9186*/          OPC_EmitInteger, MVT::i32, 14, 
/*9189*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9192*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*9202*/        /*SwitchType*/ 18, MVT::v4i16,// ->9222
/*9204*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9206*/          OPC_EmitInteger, MVT::i32, 14, 
/*9209*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9212*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*9222*/        /*SwitchType*/ 18, MVT::v2i32,// ->9242
/*9224*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9226*/          OPC_EmitInteger, MVT::i32, 14, 
/*9229*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9232*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9242*/        /*SwitchType*/ 18, MVT::v16i8,// ->9262
/*9244*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9246*/          OPC_EmitInteger, MVT::i32, 14, 
/*9249*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9252*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*9262*/        /*SwitchType*/ 18, MVT::v8i16,// ->9282
/*9264*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9266*/          OPC_EmitInteger, MVT::i32, 14, 
/*9269*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9272*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*9282*/        /*SwitchType*/ 18, MVT::v4i32,// ->9302
/*9284*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9286*/          OPC_EmitInteger, MVT::i32, 14, 
/*9289*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9292*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*9302*/        /*SwitchType*/ 18, MVT::v1i64,// ->9322
/*9304*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9306*/          OPC_EmitInteger, MVT::i32, 14, 
/*9309*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9312*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*9322*/        /*SwitchType*/ 18, MVT::v2i64,// ->9342
/*9324*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9326*/          OPC_EmitInteger, MVT::i32, 14, 
/*9329*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9332*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*9342*/        0, // EndSwitchType
/*9343*/      0, /*End of Scope*/
/*9344*/    /*SwitchOpcode*/ 95|128,43/*5599*/, TARGET_VAL(ISD::OR),// ->14947
/*9348*/      OPC_Scope, 101|128,5/*741*/, /*->10092*/ // 17 children in Scope
/*9351*/        OPC_MoveChild0,
/*9352*/        OPC_Scope, 74, /*->9428*/ // 9 children in Scope
/*9354*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9357*/          OPC_MoveChild0,
/*9358*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9361*/          OPC_RecordChild0, // #0 = $Rm
/*9362*/          OPC_CheckChild1Integer, 24, 
/*9364*/          OPC_CheckChild1Type, MVT::i32,
/*9366*/          OPC_MoveParent,
/*9367*/          OPC_CheckChild1Integer, 16, 
/*9369*/          OPC_CheckChild1Type, MVT::i32,
/*9371*/          OPC_MoveParent,
/*9372*/          OPC_MoveChild1,
/*9373*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9376*/          OPC_MoveChild0,
/*9377*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9380*/          OPC_CheckChild0Same, 0,
/*9382*/          OPC_CheckChild1Integer, 8, 
/*9384*/          OPC_CheckChild1Type, MVT::i32,
/*9386*/          OPC_MoveParent,
/*9387*/          OPC_MoveParent,
/*9388*/          OPC_CheckType, MVT::i32,
/*9390*/          OPC_Scope, 17, /*->9409*/ // 2 children in Scope
/*9392*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9394*/            OPC_EmitInteger, MVT::i32, 14, 
/*9397*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9400*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9409*/          /*Scope*/ 17, /*->9427*/
/*9410*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9412*/            OPC_EmitInteger, MVT::i32, 14, 
/*9415*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9418*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9427*/          0, /*End of Scope*/
/*9428*/        /*Scope*/ 74, /*->9503*/
/*9429*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*9432*/          OPC_MoveChild0,
/*9433*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*9436*/          OPC_RecordChild0, // #0 = $Rm
/*9437*/          OPC_CheckChild1Integer, 8, 
/*9439*/          OPC_CheckChild1Type, MVT::i32,
/*9441*/          OPC_MoveParent,
/*9442*/          OPC_MoveParent,
/*9443*/          OPC_MoveChild1,
/*9444*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9447*/          OPC_MoveChild0,
/*9448*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9451*/          OPC_CheckChild0Same, 0,
/*9453*/          OPC_CheckChild1Integer, 24, 
/*9455*/          OPC_CheckChild1Type, MVT::i32,
/*9457*/          OPC_MoveParent,
/*9458*/          OPC_CheckChild1Integer, 16, 
/*9460*/          OPC_CheckChild1Type, MVT::i32,
/*9462*/          OPC_MoveParent,
/*9463*/          OPC_CheckType, MVT::i32,
/*9465*/          OPC_Scope, 17, /*->9484*/ // 2 children in Scope
/*9467*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9469*/            OPC_EmitInteger, MVT::i32, 14, 
/*9472*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9475*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*9484*/          /*Scope*/ 17, /*->9502*/
/*9485*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*9487*/            OPC_EmitInteger, MVT::i32, 14, 
/*9490*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9493*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*9502*/          0, /*End of Scope*/
/*9503*/        /*Scope*/ 53, /*->9557*/
/*9504*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9508*/          OPC_RecordChild0, // #0 = $Rn
/*9509*/          OPC_MoveParent,
/*9510*/          OPC_MoveChild1,
/*9511*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9517*/          OPC_MoveChild0,
/*9518*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9521*/          OPC_RecordChild0, // #1 = $Rm
/*9522*/          OPC_RecordChild1, // #2 = $sh
/*9523*/          OPC_MoveChild1,
/*9524*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9527*/          OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9529*/          OPC_CheckType, MVT::i32,
/*9531*/          OPC_MoveParent,
/*9532*/          OPC_MoveParent,
/*9533*/          OPC_MoveParent,
/*9534*/          OPC_CheckType, MVT::i32,
/*9536*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9538*/          OPC_EmitConvertToTarget, 2,
/*9540*/          OPC_EmitInteger, MVT::i32, 14, 
/*9543*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9546*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9557*/        /*Scope*/ 94, /*->9652*/
/*9558*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9564*/          OPC_RecordChild0, // #0 = $Rn
/*9565*/          OPC_MoveParent,
/*9566*/          OPC_MoveChild1,
/*9567*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9571*/          OPC_MoveChild0,
/*9572*/          OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->9612
/*9576*/            OPC_RecordChild0, // #1 = $Rm
/*9577*/            OPC_RecordChild1, // #2 = $sh
/*9578*/            OPC_MoveChild1,
/*9579*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9582*/            OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*9584*/            OPC_CheckType, MVT::i32,
/*9586*/            OPC_MoveParent,
/*9587*/            OPC_MoveParent,
/*9588*/            OPC_MoveParent,
/*9589*/            OPC_CheckType, MVT::i32,
/*9591*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9593*/            OPC_EmitConvertToTarget, 2,
/*9595*/            OPC_EmitInteger, MVT::i32, 14, 
/*9598*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9601*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9612*/          /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->9651
/*9615*/            OPC_RecordChild0, // #1 = $src2
/*9616*/            OPC_RecordChild1, // #2 = $sh
/*9617*/            OPC_MoveChild1,
/*9618*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9621*/            OPC_CheckPredicate, 17, // Predicate_imm1_15
/*9623*/            OPC_CheckType, MVT::i32,
/*9625*/            OPC_MoveParent,
/*9626*/            OPC_MoveParent,
/*9627*/            OPC_MoveParent,
/*9628*/            OPC_CheckType, MVT::i32,
/*9630*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9632*/            OPC_EmitConvertToTarget, 2,
/*9634*/            OPC_EmitInteger, MVT::i32, 14, 
/*9637*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9640*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*9651*/          0, // EndSwitchOpcode
/*9652*/        /*Scope*/ 53, /*->9706*/
/*9653*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9657*/          OPC_RecordChild0, // #0 = $Rn
/*9658*/          OPC_MoveParent,
/*9659*/          OPC_MoveChild1,
/*9660*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9666*/          OPC_MoveChild0,
/*9667*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9670*/          OPC_RecordChild0, // #1 = $Rm
/*9671*/          OPC_RecordChild1, // #2 = $sh
/*9672*/          OPC_MoveChild1,
/*9673*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9676*/          OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9678*/          OPC_CheckType, MVT::i32,
/*9680*/          OPC_MoveParent,
/*9681*/          OPC_MoveParent,
/*9682*/          OPC_MoveParent,
/*9683*/          OPC_CheckType, MVT::i32,
/*9685*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9687*/          OPC_EmitConvertToTarget, 2,
/*9689*/          OPC_EmitInteger, MVT::i32, 14, 
/*9692*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9695*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*9706*/        /*Scope*/ 17|128,1/*145*/, /*->9853*/
/*9708*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9714*/          OPC_Scope, 88, /*->9804*/ // 2 children in Scope
/*9716*/            OPC_RecordChild0, // #0 = $Rn
/*9717*/            OPC_MoveParent,
/*9718*/            OPC_MoveChild1,
/*9719*/            OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9723*/            OPC_MoveChild0,
/*9724*/            OPC_SwitchOpcode /*2 cases */, 36, TARGET_VAL(ISD::SRA),// ->9764
/*9728*/              OPC_RecordChild0, // #1 = $Rm
/*9729*/              OPC_RecordChild1, // #2 = $sh
/*9730*/              OPC_MoveChild1,
/*9731*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9734*/              OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*9736*/              OPC_CheckType, MVT::i32,
/*9738*/              OPC_MoveParent,
/*9739*/              OPC_MoveParent,
/*9740*/              OPC_MoveParent,
/*9741*/              OPC_CheckType, MVT::i32,
/*9743*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9745*/              OPC_EmitConvertToTarget, 2,
/*9747*/              OPC_EmitInteger, MVT::i32, 14, 
/*9750*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9753*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*9764*/            /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->9803
/*9767*/              OPC_RecordChild0, // #1 = $src2
/*9768*/              OPC_RecordChild1, // #2 = $sh
/*9769*/              OPC_MoveChild1,
/*9770*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9773*/              OPC_CheckPredicate, 17, // Predicate_imm1_15
/*9775*/              OPC_CheckType, MVT::i32,
/*9777*/              OPC_MoveParent,
/*9778*/              OPC_MoveParent,
/*9779*/              OPC_MoveParent,
/*9780*/              OPC_CheckType, MVT::i32,
/*9782*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9784*/              OPC_EmitConvertToTarget, 2,
/*9786*/              OPC_EmitInteger, MVT::i32, 14, 
/*9789*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9792*/              OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*9803*/            0, // EndSwitchOpcode
/*9804*/          /*Scope*/ 47, /*->9852*/
/*9805*/            OPC_MoveChild0,
/*9806*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9809*/            OPC_RecordChild0, // #0 = $Rm
/*9810*/            OPC_RecordChild1, // #1 = $sh
/*9811*/            OPC_MoveChild1,
/*9812*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9815*/            OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9817*/            OPC_CheckType, MVT::i32,
/*9819*/            OPC_MoveParent,
/*9820*/            OPC_MoveParent,
/*9821*/            OPC_MoveParent,
/*9822*/            OPC_MoveChild1,
/*9823*/            OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9827*/            OPC_RecordChild0, // #2 = $Rn
/*9828*/            OPC_MoveParent,
/*9829*/            OPC_CheckType, MVT::i32,
/*9831*/            OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9833*/            OPC_EmitConvertToTarget, 1,
/*9835*/            OPC_EmitInteger, MVT::i32, 14, 
/*9838*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9841*/            OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9852*/          0, /*End of Scope*/
/*9853*/        /*Scope*/ 53, /*->9907*/
/*9854*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9858*/          OPC_MoveChild0,
/*9859*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*9862*/          OPC_RecordChild0, // #0 = $Rm
/*9863*/          OPC_RecordChild1, // #1 = $sh
/*9864*/          OPC_MoveChild1,
/*9865*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9868*/          OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*9870*/          OPC_CheckType, MVT::i32,
/*9872*/          OPC_MoveParent,
/*9873*/          OPC_MoveParent,
/*9874*/          OPC_MoveParent,
/*9875*/          OPC_MoveChild1,
/*9876*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9882*/          OPC_RecordChild0, // #2 = $Rn
/*9883*/          OPC_MoveParent,
/*9884*/          OPC_CheckType, MVT::i32,
/*9886*/          OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*9888*/          OPC_EmitConvertToTarget, 1,
/*9890*/          OPC_EmitInteger, MVT::i32, 14, 
/*9893*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9896*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*9907*/        /*Scope*/ 53, /*->9961*/
/*9908*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9914*/          OPC_MoveChild0,
/*9915*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*9918*/          OPC_RecordChild0, // #0 = $Rm
/*9919*/          OPC_RecordChild1, // #1 = $sh
/*9920*/          OPC_MoveChild1,
/*9921*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9924*/          OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*9926*/          OPC_CheckType, MVT::i32,
/*9928*/          OPC_MoveParent,
/*9929*/          OPC_MoveParent,
/*9930*/          OPC_MoveParent,
/*9931*/          OPC_MoveChild1,
/*9932*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9936*/          OPC_RecordChild0, // #2 = $Rn
/*9937*/          OPC_MoveParent,
/*9938*/          OPC_CheckType, MVT::i32,
/*9940*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9942*/          OPC_EmitConvertToTarget, 1,
/*9944*/          OPC_EmitInteger, MVT::i32, 14, 
/*9947*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9950*/          OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*9961*/        /*Scope*/ 0|128,1/*128*/, /*->10091*/
/*9963*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*9967*/          OPC_MoveChild0,
/*9968*/          OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::SRA),// ->10017
/*9972*/            OPC_RecordChild0, // #0 = $Rm
/*9973*/            OPC_RecordChild1, // #1 = $sh
/*9974*/            OPC_MoveChild1,
/*9975*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9978*/            OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*9980*/            OPC_CheckType, MVT::i32,
/*9982*/            OPC_MoveParent,
/*9983*/            OPC_MoveParent,
/*9984*/            OPC_MoveParent,
/*9985*/            OPC_MoveChild1,
/*9986*/            OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*9992*/            OPC_RecordChild0, // #2 = $Rn
/*9993*/            OPC_MoveParent,
/*9994*/            OPC_CheckType, MVT::i32,
/*9996*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*9998*/            OPC_EmitConvertToTarget, 1,
/*10000*/           OPC_EmitInteger, MVT::i32, 14, 
/*10003*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10006*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*10017*/         /*SwitchOpcode*/ 70, TARGET_VAL(ISD::SRL),// ->10090
/*10020*/           OPC_RecordChild0, // #0 = $src2
/*10021*/           OPC_RecordChild1, // #1 = $sh
/*10022*/           OPC_MoveChild1,
/*10023*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10026*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*10028*/           OPC_CheckType, MVT::i32,
/*10030*/           OPC_MoveParent,
/*10031*/           OPC_MoveParent,
/*10032*/           OPC_MoveParent,
/*10033*/           OPC_MoveChild1,
/*10034*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10040*/           OPC_RecordChild0, // #2 = $src1
/*10041*/           OPC_MoveParent,
/*10042*/           OPC_CheckType, MVT::i32,
/*10044*/           OPC_Scope, 21, /*->10067*/ // 2 children in Scope
/*10046*/             OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10048*/             OPC_EmitConvertToTarget, 1,
/*10050*/             OPC_EmitInteger, MVT::i32, 14, 
/*10053*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10056*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10067*/           /*Scope*/ 21, /*->10089*/
/*10068*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10070*/             OPC_EmitConvertToTarget, 1,
/*10072*/             OPC_EmitInteger, MVT::i32, 14, 
/*10075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10078*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*10089*/           0, /*End of Scope*/
/*10090*/         0, // EndSwitchOpcode
/*10091*/       0, /*End of Scope*/
/*10092*/     /*Scope*/ 46, /*->10139*/
/*10093*/       OPC_RecordChild0, // #0 = $Rn
/*10094*/       OPC_MoveChild1,
/*10095*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10098*/       OPC_RecordChild0, // #1 = $ShiftedRm
/*10099*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10110*/       OPC_MoveParent,
/*10111*/       OPC_CheckType, MVT::i32,
/*10113*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10115*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*10118*/       OPC_EmitInteger, MVT::i32, 14, 
/*10121*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10127*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10139*/     /*Scope*/ 66|128,5/*706*/, /*->10847*/
/*10141*/       OPC_MoveChild0,
/*10142*/       OPC_Scope, 45, /*->10189*/ // 11 children in Scope
/*10144*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10147*/         OPC_RecordChild0, // #0 = $ShiftedRm
/*10148*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10159*/         OPC_MoveParent,
/*10160*/         OPC_RecordChild1, // #1 = $Rn
/*10161*/         OPC_CheckType, MVT::i32,
/*10163*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10165*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*10168*/         OPC_EmitInteger, MVT::i32, 14, 
/*10171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10177*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*10189*/       /*Scope*/ 65, /*->10255*/
/*10190*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10194*/         OPC_RecordChild0, // #0 = $Rn
/*10195*/         OPC_MoveParent,
/*10196*/         OPC_MoveChild1,
/*10197*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10203*/         OPC_RecordChild0, // #1 = $Rm
/*10204*/         OPC_MoveParent,
/*10205*/         OPC_CheckType, MVT::i32,
/*10207*/         OPC_Scope, 22, /*->10231*/ // 2 children in Scope
/*10209*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10211*/           OPC_EmitInteger, MVT::i32, 0, 
/*10214*/           OPC_EmitInteger, MVT::i32, 14, 
/*10217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10220*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10231*/         /*Scope*/ 22, /*->10254*/
/*10232*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10234*/           OPC_EmitInteger, MVT::i32, 0, 
/*10237*/           OPC_EmitInteger, MVT::i32, 14, 
/*10240*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10243*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10254*/         0, /*End of Scope*/
/*10255*/       /*Scope*/ 65, /*->10321*/
/*10256*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10262*/         OPC_RecordChild0, // #0 = $Rm
/*10263*/         OPC_MoveParent,
/*10264*/         OPC_MoveChild1,
/*10265*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10269*/         OPC_RecordChild0, // #1 = $Rn
/*10270*/         OPC_MoveParent,
/*10271*/         OPC_CheckType, MVT::i32,
/*10273*/         OPC_Scope, 22, /*->10297*/ // 2 children in Scope
/*10275*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10277*/           OPC_EmitInteger, MVT::i32, 0, 
/*10280*/           OPC_EmitInteger, MVT::i32, 14, 
/*10283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10286*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*10297*/         /*Scope*/ 22, /*->10320*/
/*10298*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10300*/           OPC_EmitInteger, MVT::i32, 0, 
/*10303*/           OPC_EmitInteger, MVT::i32, 14, 
/*10306*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10309*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*10320*/         0, /*End of Scope*/
/*10321*/       /*Scope*/ 45, /*->10367*/
/*10322*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10326*/         OPC_RecordChild0, // #0 = $Rn
/*10327*/         OPC_MoveParent,
/*10328*/         OPC_MoveChild1,
/*10329*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10332*/         OPC_RecordChild0, // #1 = $Rm
/*10333*/         OPC_RecordChild1, // #2 = $sh
/*10334*/         OPC_MoveChild1,
/*10335*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10338*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10340*/         OPC_CheckType, MVT::i32,
/*10342*/         OPC_MoveParent,
/*10343*/         OPC_MoveParent,
/*10344*/         OPC_CheckType, MVT::i32,
/*10346*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10348*/         OPC_EmitConvertToTarget, 2,
/*10350*/         OPC_EmitInteger, MVT::i32, 14, 
/*10353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10356*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10367*/       /*Scope*/ 87, /*->10455*/
/*10368*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10374*/         OPC_RecordChild0, // #0 = $src1
/*10375*/         OPC_MoveParent,
/*10376*/         OPC_MoveChild1,
/*10377*/         OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->10416
/*10381*/           OPC_RecordChild0, // #1 = $src2
/*10382*/           OPC_RecordChild1, // #2 = $sh
/*10383*/           OPC_MoveChild1,
/*10384*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10387*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10389*/           OPC_CheckType, MVT::i32,
/*10391*/           OPC_MoveParent,
/*10392*/           OPC_MoveParent,
/*10393*/           OPC_CheckType, MVT::i32,
/*10395*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10397*/           OPC_EmitConvertToTarget, 2,
/*10399*/           OPC_EmitInteger, MVT::i32, 14, 
/*10402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10405*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10416*/         /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->10454
/*10419*/           OPC_RecordChild0, // #1 = $src2
/*10420*/           OPC_RecordChild1, // #2 = $sh
/*10421*/           OPC_MoveChild1,
/*10422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10425*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10427*/           OPC_CheckType, MVT::i32,
/*10429*/           OPC_MoveParent,
/*10430*/           OPC_MoveParent,
/*10431*/           OPC_CheckType, MVT::i32,
/*10433*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10435*/           OPC_EmitConvertToTarget, 2,
/*10437*/           OPC_EmitInteger, MVT::i32, 14, 
/*10440*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10443*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10454*/         0, // EndSwitchOpcode
/*10455*/       /*Scope*/ 45, /*->10501*/
/*10456*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10460*/         OPC_RecordChild0, // #0 = $src1
/*10461*/         OPC_MoveParent,
/*10462*/         OPC_MoveChild1,
/*10463*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10466*/         OPC_RecordChild0, // #1 = $src2
/*10467*/         OPC_RecordChild1, // #2 = $sh
/*10468*/         OPC_MoveChild1,
/*10469*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10472*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10474*/         OPC_CheckType, MVT::i32,
/*10476*/         OPC_MoveParent,
/*10477*/         OPC_MoveParent,
/*10478*/         OPC_CheckType, MVT::i32,
/*10480*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10482*/         OPC_EmitConvertToTarget, 2,
/*10484*/         OPC_EmitInteger, MVT::i32, 14, 
/*10487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10490*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10501*/       /*Scope*/ 87, /*->10589*/
/*10502*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10508*/         OPC_RecordChild0, // #0 = $src1
/*10509*/         OPC_MoveParent,
/*10510*/         OPC_MoveChild1,
/*10511*/         OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::SRL),// ->10550
/*10515*/           OPC_RecordChild0, // #1 = $src2
/*10516*/           OPC_RecordChild1, // #2 = $sh
/*10517*/           OPC_MoveChild1,
/*10518*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10521*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*10523*/           OPC_CheckType, MVT::i32,
/*10525*/           OPC_MoveParent,
/*10526*/           OPC_MoveParent,
/*10527*/           OPC_CheckType, MVT::i32,
/*10529*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10531*/           OPC_EmitConvertToTarget, 2,
/*10533*/           OPC_EmitInteger, MVT::i32, 14, 
/*10536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10539*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10550*/         /*SwitchOpcode*/ 35, TARGET_VAL(ISD::SRA),// ->10588
/*10553*/           OPC_RecordChild0, // #1 = $src2
/*10554*/           OPC_RecordChild1, // #2 = $sh
/*10555*/           OPC_MoveChild1,
/*10556*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10559*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10561*/           OPC_CheckType, MVT::i32,
/*10563*/           OPC_MoveParent,
/*10564*/           OPC_MoveParent,
/*10565*/           OPC_CheckType, MVT::i32,
/*10567*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10569*/           OPC_EmitConvertToTarget, 2,
/*10571*/           OPC_EmitInteger, MVT::i32, 14, 
/*10574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10577*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10588*/         0, // EndSwitchOpcode
/*10589*/       /*Scope*/ 70, /*->10660*/
/*10590*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*10593*/         OPC_RecordChild0, // #0 = $Rm
/*10594*/         OPC_RecordChild1, // #1 = $sh
/*10595*/         OPC_MoveChild1,
/*10596*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10599*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10601*/         OPC_CheckType, MVT::i32,
/*10603*/         OPC_MoveParent,
/*10604*/         OPC_MoveParent,
/*10605*/         OPC_MoveChild1,
/*10606*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10610*/         OPC_RecordChild0, // #2 = $Rn
/*10611*/         OPC_MoveParent,
/*10612*/         OPC_CheckType, MVT::i32,
/*10614*/         OPC_Scope, 21, /*->10637*/ // 2 children in Scope
/*10616*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10618*/           OPC_EmitConvertToTarget, 1,
/*10620*/           OPC_EmitInteger, MVT::i32, 14, 
/*10623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10626*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10637*/         /*Scope*/ 21, /*->10659*/
/*10638*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10640*/           OPC_EmitConvertToTarget, 1,
/*10642*/           OPC_EmitInteger, MVT::i32, 14, 
/*10645*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10648*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHBT), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10659*/         0, /*End of Scope*/
/*10660*/       /*Scope*/ 72, /*->10733*/
/*10661*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*10664*/         OPC_RecordChild0, // #0 = $src2
/*10665*/         OPC_RecordChild1, // #1 = $sh
/*10666*/         OPC_MoveChild1,
/*10667*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10670*/         OPC_CheckPredicate, 19, // Predicate_imm16
/*10672*/         OPC_CheckType, MVT::i32,
/*10674*/         OPC_MoveParent,
/*10675*/         OPC_MoveParent,
/*10676*/         OPC_MoveChild1,
/*10677*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10683*/         OPC_RecordChild0, // #2 = $src1
/*10684*/         OPC_MoveParent,
/*10685*/         OPC_CheckType, MVT::i32,
/*10687*/         OPC_Scope, 21, /*->10710*/ // 2 children in Scope
/*10689*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10691*/           OPC_EmitConvertToTarget, 1,
/*10693*/           OPC_EmitInteger, MVT::i32, 14, 
/*10696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10699*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10710*/         /*Scope*/ 21, /*->10732*/
/*10711*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10713*/           OPC_EmitConvertToTarget, 1,
/*10715*/           OPC_EmitInteger, MVT::i32, 14, 
/*10718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10721*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*10732*/         0, /*End of Scope*/
/*10733*/       /*Scope*/ 72, /*->10806*/
/*10734*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*10737*/         OPC_RecordChild0, // #0 = $src2
/*10738*/         OPC_RecordChild1, // #1 = $sh
/*10739*/         OPC_MoveChild1,
/*10740*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10743*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*10745*/         OPC_CheckType, MVT::i32,
/*10747*/         OPC_MoveParent,
/*10748*/         OPC_MoveParent,
/*10749*/         OPC_MoveChild1,
/*10750*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*10756*/         OPC_RecordChild0, // #2 = $src1
/*10757*/         OPC_MoveParent,
/*10758*/         OPC_CheckType, MVT::i32,
/*10760*/         OPC_Scope, 21, /*->10783*/ // 2 children in Scope
/*10762*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*10764*/           OPC_EmitConvertToTarget, 1,
/*10766*/           OPC_EmitInteger, MVT::i32, 14, 
/*10769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10772*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10783*/         /*Scope*/ 21, /*->10805*/
/*10784*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*10786*/           OPC_EmitConvertToTarget, 1,
/*10788*/           OPC_EmitInteger, MVT::i32, 14, 
/*10791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10794*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2PKHTB), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*10805*/         0, /*End of Scope*/
/*10806*/       /*Scope*/ 39, /*->10846*/
/*10807*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10811*/         OPC_RecordChild0, // #0 = $src
/*10812*/         OPC_MoveParent,
/*10813*/         OPC_RecordChild1, // #1 = $imm
/*10814*/         OPC_MoveChild1,
/*10815*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10818*/         OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*10820*/         OPC_MoveParent,
/*10821*/         OPC_CheckType, MVT::i32,
/*10823*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*10825*/         OPC_EmitConvertToTarget, 1,
/*10827*/         OPC_EmitNodeXForm, 7, 2, // hi16
/*10830*/         OPC_EmitInteger, MVT::i32, 14, 
/*10833*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10836*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*10846*/       0, /*End of Scope*/
/*10847*/     /*Scope*/ 31, /*->10879*/
/*10848*/       OPC_RecordChild0, // #0 = $Rn
/*10849*/       OPC_RecordChild1, // #1 = $shift
/*10850*/       OPC_CheckType, MVT::i32,
/*10852*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*10854*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*10857*/       OPC_EmitInteger, MVT::i32, 14, 
/*10860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10866*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*10879*/     /*Scope*/ 40, /*->10920*/
/*10880*/       OPC_MoveChild0,
/*10881*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*10885*/       OPC_RecordChild0, // #0 = $src
/*10886*/       OPC_MoveParent,
/*10887*/       OPC_RecordChild1, // #1 = $imm
/*10888*/       OPC_MoveChild1,
/*10889*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10892*/       OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*10894*/       OPC_MoveParent,
/*10895*/       OPC_CheckType, MVT::i32,
/*10897*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*10899*/       OPC_EmitConvertToTarget, 1,
/*10901*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*10904*/       OPC_EmitInteger, MVT::i32, 14, 
/*10907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10910*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*10920*/     /*Scope*/ 8|128,1/*136*/, /*->11058*/
/*10922*/       OPC_RecordChild0, // #0 = $Rn
/*10923*/       OPC_Scope, 50, /*->10975*/ // 3 children in Scope
/*10925*/         OPC_MoveChild1,
/*10926*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10929*/         OPC_RecordChild0, // #1 = $imm
/*10930*/         OPC_MoveChild0,
/*10931*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*10934*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*10936*/         OPC_MoveParent,
/*10937*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*10948*/         OPC_MoveParent,
/*10949*/         OPC_CheckType, MVT::i32,
/*10951*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*10953*/         OPC_EmitConvertToTarget, 1,
/*10955*/         OPC_EmitInteger, MVT::i32, 14, 
/*10958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10964*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*10975*/       /*Scope*/ 30, /*->11006*/
/*10976*/         OPC_RecordChild1, // #1 = $Rn
/*10977*/         OPC_CheckType, MVT::i32,
/*10979*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*10981*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*10984*/         OPC_EmitInteger, MVT::i32, 14, 
/*10987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10993*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*11006*/       /*Scope*/ 50, /*->11057*/
/*11007*/         OPC_MoveChild1,
/*11008*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11011*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11022*/         OPC_RecordChild1, // #1 = $imm
/*11023*/         OPC_MoveChild1,
/*11024*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11027*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11029*/         OPC_MoveParent,
/*11030*/         OPC_MoveParent,
/*11031*/         OPC_CheckType, MVT::i32,
/*11033*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11035*/         OPC_EmitConvertToTarget, 1,
/*11037*/         OPC_EmitInteger, MVT::i32, 14, 
/*11040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11046*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11057*/       0, /*End of Scope*/
/*11058*/     /*Scope*/ 102, /*->11161*/
/*11059*/       OPC_MoveChild0,
/*11060*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11063*/       OPC_Scope, 47, /*->11112*/ // 2 children in Scope
/*11065*/         OPC_RecordChild0, // #0 = $imm
/*11066*/         OPC_MoveChild0,
/*11067*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11070*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11072*/         OPC_MoveParent,
/*11073*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11084*/         OPC_MoveParent,
/*11085*/         OPC_RecordChild1, // #1 = $Rn
/*11086*/         OPC_CheckType, MVT::i32,
/*11088*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11090*/         OPC_EmitConvertToTarget, 0,
/*11092*/         OPC_EmitInteger, MVT::i32, 14, 
/*11095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11112*/       /*Scope*/ 47, /*->11160*/
/*11113*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11124*/         OPC_RecordChild1, // #0 = $imm
/*11125*/         OPC_MoveChild1,
/*11126*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11129*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11131*/         OPC_MoveParent,
/*11132*/         OPC_MoveParent,
/*11133*/         OPC_RecordChild1, // #1 = $Rn
/*11134*/         OPC_CheckType, MVT::i32,
/*11136*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11138*/         OPC_EmitConvertToTarget, 0,
/*11140*/         OPC_EmitInteger, MVT::i32, 14, 
/*11143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11149*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11160*/       0, /*End of Scope*/
/*11161*/     /*Scope*/ 31|128,1/*159*/, /*->11322*/
/*11163*/       OPC_RecordChild0, // #0 = $Rn
/*11164*/       OPC_Scope, 113, /*->11279*/ // 2 children in Scope
/*11166*/         OPC_RecordChild1, // #1 = $shift
/*11167*/         OPC_CheckType, MVT::i32,
/*11169*/         OPC_Scope, 26, /*->11197*/ // 4 children in Scope
/*11171*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11173*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*11176*/           OPC_EmitInteger, MVT::i32, 14, 
/*11179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11182*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11185*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11197*/         /*Scope*/ 26, /*->11224*/
/*11198*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11200*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*11203*/           OPC_EmitInteger, MVT::i32, 14, 
/*11206*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11212*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11224*/         /*Scope*/ 26, /*->11251*/
/*11225*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11227*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*11230*/           OPC_EmitInteger, MVT::i32, 14, 
/*11233*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11239*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*11251*/         /*Scope*/ 26, /*->11278*/
/*11252*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11254*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*11257*/           OPC_EmitInteger, MVT::i32, 14, 
/*11260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11263*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11266*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11278*/         0, /*End of Scope*/
/*11279*/       /*Scope*/ 41, /*->11321*/
/*11280*/         OPC_MoveChild1,
/*11281*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11284*/         OPC_RecordChild0, // #1 = $Rm
/*11285*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11296*/         OPC_MoveParent,
/*11297*/         OPC_CheckType, MVT::i32,
/*11299*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11301*/         OPC_EmitInteger, MVT::i32, 14, 
/*11304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11310*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                      MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11321*/       0, /*End of Scope*/
/*11322*/     /*Scope*/ 42, /*->11365*/
/*11323*/       OPC_MoveChild0,
/*11324*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11327*/       OPC_RecordChild0, // #0 = $Rm
/*11328*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11339*/       OPC_MoveParent,
/*11340*/       OPC_RecordChild1, // #1 = $Rn
/*11341*/       OPC_CheckType, MVT::i32,
/*11343*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11345*/       OPC_EmitInteger, MVT::i32, 14, 
/*11348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11354*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNrr), 0,
                    MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11365*/     /*Scope*/ 59, /*->11425*/
/*11366*/       OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11372*/       OPC_RecordChild0, // #0 = $src
/*11373*/       OPC_CheckType, MVT::i32,
/*11375*/       OPC_Scope, 23, /*->11400*/ // 2 children in Scope
/*11377*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*11379*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11384*/         OPC_EmitInteger, MVT::i32, 14, 
/*11387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11390*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*11400*/       /*Scope*/ 23, /*->11424*/
/*11401*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11403*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11408*/         OPC_EmitInteger, MVT::i32, 14, 
/*11411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11414*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVTi16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*11424*/       0, /*End of Scope*/
/*11425*/     /*Scope*/ 50|128,1/*178*/, /*->11605*/
/*11427*/       OPC_RecordChild0, // #0 = $Rn
/*11428*/       OPC_RecordChild1, // #1 = $imm
/*11429*/       OPC_Scope, 99, /*->11530*/ // 2 children in Scope
/*11431*/         OPC_MoveChild1,
/*11432*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11435*/         OPC_Scope, 29, /*->11466*/ // 3 children in Scope
/*11437*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*11439*/           OPC_MoveParent,
/*11440*/           OPC_CheckType, MVT::i32,
/*11442*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11444*/           OPC_EmitConvertToTarget, 1,
/*11446*/           OPC_EmitInteger, MVT::i32, 14, 
/*11449*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11452*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11455*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*11466*/         /*Scope*/ 29, /*->11496*/
/*11467*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*11469*/           OPC_MoveParent,
/*11470*/           OPC_CheckType, MVT::i32,
/*11472*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11474*/           OPC_EmitConvertToTarget, 1,
/*11476*/           OPC_EmitInteger, MVT::i32, 14, 
/*11479*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11482*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11485*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11496*/         /*Scope*/ 32, /*->11529*/
/*11497*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*11499*/           OPC_MoveParent,
/*11500*/           OPC_CheckType, MVT::i32,
/*11502*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11504*/           OPC_EmitConvertToTarget, 1,
/*11506*/           OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*11509*/           OPC_EmitInteger, MVT::i32, 14, 
/*11512*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11515*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11518*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORNri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*11529*/         0, /*End of Scope*/
/*11530*/       /*Scope*/ 73, /*->11604*/
/*11531*/         OPC_CheckType, MVT::i32,
/*11533*/         OPC_Scope, 22, /*->11557*/ // 3 children in Scope
/*11535*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*11537*/           OPC_EmitInteger, MVT::i32, 14, 
/*11540*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11543*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11546*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*11557*/         /*Scope*/ 22, /*->11580*/
/*11558*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*11560*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*11563*/           OPC_EmitInteger, MVT::i32, 14, 
/*11566*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11569*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tORR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*11580*/         /*Scope*/ 22, /*->11603*/
/*11581*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11583*/           OPC_EmitInteger, MVT::i32, 14, 
/*11586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11592*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ORRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11603*/         0, /*End of Scope*/
/*11604*/       0, /*End of Scope*/
/*11605*/     /*Scope*/ 126|128,22/*2942*/, /*->14549*/
/*11607*/       OPC_MoveChild0,
/*11608*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11611*/       OPC_Scope, 13|128,5/*653*/, /*->12267*/ // 8 children in Scope
/*11614*/         OPC_RecordChild0, // #0 = $Vn
/*11615*/         OPC_Scope, 94|128,3/*478*/, /*->12096*/ // 2 children in Scope
/*11618*/           OPC_RecordChild1, // #1 = $Vd
/*11619*/           OPC_MoveParent,
/*11620*/           OPC_MoveChild1,
/*11621*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*11624*/           OPC_Scope, 44|128,1/*172*/, /*->11799*/ // 4 children in Scope
/*11627*/             OPC_RecordChild0, // #2 = $Vm
/*11628*/             OPC_MoveChild1,
/*11629*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11632*/             OPC_Scope, 119, /*->11753*/ // 2 children in Scope
/*11634*/               OPC_CheckChild0Same, 1,
/*11636*/               OPC_MoveChild1,
/*11637*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11640*/               OPC_MoveChild0,
/*11641*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11644*/               OPC_MoveChild0,
/*11645*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11648*/               OPC_MoveParent,
/*11649*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11651*/               OPC_SwitchType /*2 cases */, 48, MVT::v8i8,// ->11702
/*11654*/                 OPC_MoveParent,
/*11655*/                 OPC_MoveParent,
/*11656*/                 OPC_MoveParent,
/*11657*/                 OPC_MoveParent,
/*11658*/                 OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->11680
/*11661*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11663*/                   OPC_EmitInteger, MVT::i32, 14, 
/*11666*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11669*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11680*/                 /*SwitchType*/ 19, MVT::v1i64,// ->11701
/*11682*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11684*/                   OPC_EmitInteger, MVT::i32, 14, 
/*11687*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11690*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                                MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*11701*/                 0, // EndSwitchType
/*11702*/               /*SwitchType*/ 48, MVT::v16i8,// ->11752
/*11704*/                 OPC_MoveParent,
/*11705*/                 OPC_MoveParent,
/*11706*/                 OPC_MoveParent,
/*11707*/                 OPC_MoveParent,
/*11708*/                 OPC_SwitchType /*2 cases */, 19, MVT::v4i32,// ->11730
/*11711*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11713*/                   OPC_EmitInteger, MVT::i32, 14, 
/*11716*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11719*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11730*/                 /*SwitchType*/ 19, MVT::v2i64,// ->11751
/*11732*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11734*/                   OPC_EmitInteger, MVT::i32, 14, 
/*11737*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11740*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                                MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*11751*/                 0, // EndSwitchType
/*11752*/               0, // EndSwitchType
/*11753*/             /*Scope*/ 44, /*->11798*/
/*11754*/               OPC_MoveChild0,
/*11755*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11758*/               OPC_MoveChild0,
/*11759*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11762*/               OPC_MoveChild0,
/*11763*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11766*/               OPC_MoveParent,
/*11767*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11769*/               OPC_CheckType, MVT::v8i8,
/*11771*/               OPC_MoveParent,
/*11772*/               OPC_MoveParent,
/*11773*/               OPC_CheckChild1Same, 1,
/*11775*/               OPC_MoveParent,
/*11776*/               OPC_MoveParent,
/*11777*/               OPC_CheckType, MVT::v2i32,
/*11779*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11781*/               OPC_EmitInteger, MVT::i32, 14, 
/*11784*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11787*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11798*/             0, /*End of Scope*/
/*11799*/           /*Scope*/ 98, /*->11898*/
/*11800*/             OPC_MoveChild0,
/*11801*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11804*/             OPC_Scope, 45, /*->11851*/ // 2 children in Scope
/*11806*/               OPC_CheckChild0Same, 1,
/*11808*/               OPC_MoveChild1,
/*11809*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11812*/               OPC_MoveChild0,
/*11813*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11816*/               OPC_MoveChild0,
/*11817*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11820*/               OPC_MoveParent,
/*11821*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11823*/               OPC_CheckType, MVT::v8i8,
/*11825*/               OPC_MoveParent,
/*11826*/               OPC_MoveParent,
/*11827*/               OPC_MoveParent,
/*11828*/               OPC_RecordChild1, // #2 = $Vm
/*11829*/               OPC_MoveParent,
/*11830*/               OPC_CheckType, MVT::v2i32,
/*11832*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11834*/               OPC_EmitInteger, MVT::i32, 14, 
/*11837*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11840*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11851*/             /*Scope*/ 45, /*->11897*/
/*11852*/               OPC_MoveChild0,
/*11853*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11856*/               OPC_MoveChild0,
/*11857*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11860*/               OPC_MoveChild0,
/*11861*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11864*/               OPC_MoveParent,
/*11865*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11867*/               OPC_CheckType, MVT::v8i8,
/*11869*/               OPC_MoveParent,
/*11870*/               OPC_MoveParent,
/*11871*/               OPC_CheckChild1Same, 1,
/*11873*/               OPC_MoveParent,
/*11874*/               OPC_RecordChild1, // #2 = $Vm
/*11875*/               OPC_MoveParent,
/*11876*/               OPC_CheckType, MVT::v2i32,
/*11878*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11880*/               OPC_EmitInteger, MVT::i32, 14, 
/*11883*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11886*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11897*/             0, /*End of Scope*/
/*11898*/           /*Scope*/ 97, /*->11996*/
/*11899*/             OPC_RecordChild0, // #2 = $Vm
/*11900*/             OPC_MoveChild1,
/*11901*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11904*/             OPC_Scope, 44, /*->11950*/ // 2 children in Scope
/*11906*/               OPC_CheckChild0Same, 0,
/*11908*/               OPC_MoveChild1,
/*11909*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11912*/               OPC_MoveChild0,
/*11913*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11916*/               OPC_MoveChild0,
/*11917*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11920*/               OPC_MoveParent,
/*11921*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11923*/               OPC_CheckType, MVT::v8i8,
/*11925*/               OPC_MoveParent,
/*11926*/               OPC_MoveParent,
/*11927*/               OPC_MoveParent,
/*11928*/               OPC_MoveParent,
/*11929*/               OPC_CheckType, MVT::v2i32,
/*11931*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11933*/               OPC_EmitInteger, MVT::i32, 14, 
/*11936*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11939*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11950*/             /*Scope*/ 44, /*->11995*/
/*11951*/               OPC_MoveChild0,
/*11952*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11955*/               OPC_MoveChild0,
/*11956*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11959*/               OPC_MoveChild0,
/*11960*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11963*/               OPC_MoveParent,
/*11964*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*11966*/               OPC_CheckType, MVT::v8i8,
/*11968*/               OPC_MoveParent,
/*11969*/               OPC_MoveParent,
/*11970*/               OPC_CheckChild1Same, 0,
/*11972*/               OPC_MoveParent,
/*11973*/               OPC_MoveParent,
/*11974*/               OPC_CheckType, MVT::v2i32,
/*11976*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11978*/               OPC_EmitInteger, MVT::i32, 14, 
/*11981*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11984*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11995*/             0, /*End of Scope*/
/*11996*/           /*Scope*/ 98, /*->12095*/
/*11997*/             OPC_MoveChild0,
/*11998*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12001*/             OPC_Scope, 45, /*->12048*/ // 2 children in Scope
/*12003*/               OPC_CheckChild0Same, 0,
/*12005*/               OPC_MoveChild1,
/*12006*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12009*/               OPC_MoveChild0,
/*12010*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12013*/               OPC_MoveChild0,
/*12014*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12017*/               OPC_MoveParent,
/*12018*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12020*/               OPC_CheckType, MVT::v8i8,
/*12022*/               OPC_MoveParent,
/*12023*/               OPC_MoveParent,
/*12024*/               OPC_MoveParent,
/*12025*/               OPC_RecordChild1, // #2 = $Vm
/*12026*/               OPC_MoveParent,
/*12027*/               OPC_CheckType, MVT::v2i32,
/*12029*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12031*/               OPC_EmitInteger, MVT::i32, 14, 
/*12034*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12037*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12048*/             /*Scope*/ 45, /*->12094*/
/*12049*/               OPC_MoveChild0,
/*12050*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12053*/               OPC_MoveChild0,
/*12054*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12057*/               OPC_MoveChild0,
/*12058*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12061*/               OPC_MoveParent,
/*12062*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12064*/               OPC_CheckType, MVT::v8i8,
/*12066*/               OPC_MoveParent,
/*12067*/               OPC_MoveParent,
/*12068*/               OPC_CheckChild1Same, 0,
/*12070*/               OPC_MoveParent,
/*12071*/               OPC_RecordChild1, // #2 = $Vm
/*12072*/               OPC_MoveParent,
/*12073*/               OPC_CheckType, MVT::v2i32,
/*12075*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12077*/               OPC_EmitInteger, MVT::i32, 14, 
/*12080*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12083*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12094*/             0, /*End of Scope*/
/*12095*/           0, /*End of Scope*/
/*12096*/         /*Scope*/ 40|128,1/*168*/, /*->12266*/
/*12098*/           OPC_MoveChild1,
/*12099*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12102*/           OPC_Scope, 80, /*->12184*/ // 2 children in Scope
/*12104*/             OPC_RecordChild0, // #1 = $Vd
/*12105*/             OPC_MoveChild1,
/*12106*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12109*/             OPC_MoveChild0,
/*12110*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12113*/             OPC_MoveChild0,
/*12114*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12117*/             OPC_MoveParent,
/*12118*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12120*/             OPC_CheckType, MVT::v8i8,
/*12122*/             OPC_MoveParent,
/*12123*/             OPC_MoveParent,
/*12124*/             OPC_MoveParent,
/*12125*/             OPC_MoveParent,
/*12126*/             OPC_MoveChild1,
/*12127*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12130*/             OPC_Scope, 25, /*->12157*/ // 2 children in Scope
/*12132*/               OPC_RecordChild0, // #2 = $Vn
/*12133*/               OPC_CheckChild1Same, 1,
/*12135*/               OPC_MoveParent,
/*12136*/               OPC_CheckType, MVT::v2i32,
/*12138*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12140*/               OPC_EmitInteger, MVT::i32, 14, 
/*12143*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12146*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12157*/             /*Scope*/ 25, /*->12183*/
/*12158*/               OPC_CheckChild0Same, 1,
/*12160*/               OPC_RecordChild1, // #2 = $Vn
/*12161*/               OPC_MoveParent,
/*12162*/               OPC_CheckType, MVT::v2i32,
/*12164*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12166*/               OPC_EmitInteger, MVT::i32, 14, 
/*12169*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12172*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12183*/             0, /*End of Scope*/
/*12184*/           /*Scope*/ 80, /*->12265*/
/*12185*/             OPC_MoveChild0,
/*12186*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12189*/             OPC_MoveChild0,
/*12190*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12193*/             OPC_MoveChild0,
/*12194*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12197*/             OPC_MoveParent,
/*12198*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12200*/             OPC_CheckType, MVT::v8i8,
/*12202*/             OPC_MoveParent,
/*12203*/             OPC_MoveParent,
/*12204*/             OPC_RecordChild1, // #1 = $Vd
/*12205*/             OPC_MoveParent,
/*12206*/             OPC_MoveParent,
/*12207*/             OPC_MoveChild1,
/*12208*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12211*/             OPC_Scope, 25, /*->12238*/ // 2 children in Scope
/*12213*/               OPC_RecordChild0, // #2 = $Vn
/*12214*/               OPC_CheckChild1Same, 1,
/*12216*/               OPC_MoveParent,
/*12217*/               OPC_CheckType, MVT::v2i32,
/*12219*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12221*/               OPC_EmitInteger, MVT::i32, 14, 
/*12224*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12227*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12238*/             /*Scope*/ 25, /*->12264*/
/*12239*/               OPC_CheckChild0Same, 1,
/*12241*/               OPC_RecordChild1, // #2 = $Vn
/*12242*/               OPC_MoveParent,
/*12243*/               OPC_CheckType, MVT::v2i32,
/*12245*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12247*/               OPC_EmitInteger, MVT::i32, 14, 
/*12250*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12253*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12264*/             0, /*End of Scope*/
/*12265*/           0, /*End of Scope*/
/*12266*/         0, /*End of Scope*/
/*12267*/       /*Scope*/ 42|128,1/*170*/, /*->12439*/
/*12269*/         OPC_MoveChild0,
/*12270*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12273*/         OPC_Scope, 81, /*->12356*/ // 2 children in Scope
/*12275*/           OPC_RecordChild0, // #0 = $Vd
/*12276*/           OPC_MoveChild1,
/*12277*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12280*/           OPC_MoveChild0,
/*12281*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12284*/           OPC_MoveChild0,
/*12285*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12288*/           OPC_MoveParent,
/*12289*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12291*/           OPC_CheckType, MVT::v8i8,
/*12293*/           OPC_MoveParent,
/*12294*/           OPC_MoveParent,
/*12295*/           OPC_MoveParent,
/*12296*/           OPC_RecordChild1, // #1 = $Vm
/*12297*/           OPC_MoveParent,
/*12298*/           OPC_MoveChild1,
/*12299*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12302*/           OPC_Scope, 25, /*->12329*/ // 2 children in Scope
/*12304*/             OPC_RecordChild0, // #2 = $Vn
/*12305*/             OPC_CheckChild1Same, 0,
/*12307*/             OPC_MoveParent,
/*12308*/             OPC_CheckType, MVT::v2i32,
/*12310*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12312*/             OPC_EmitInteger, MVT::i32, 14, 
/*12315*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12318*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12329*/           /*Scope*/ 25, /*->12355*/
/*12330*/             OPC_CheckChild0Same, 0,
/*12332*/             OPC_RecordChild1, // #2 = $Vn
/*12333*/             OPC_MoveParent,
/*12334*/             OPC_CheckType, MVT::v2i32,
/*12336*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12338*/             OPC_EmitInteger, MVT::i32, 14, 
/*12341*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12344*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12355*/           0, /*End of Scope*/
/*12356*/         /*Scope*/ 81, /*->12438*/
/*12357*/           OPC_MoveChild0,
/*12358*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12361*/           OPC_MoveChild0,
/*12362*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12365*/           OPC_MoveChild0,
/*12366*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12369*/           OPC_MoveParent,
/*12370*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12372*/           OPC_CheckType, MVT::v8i8,
/*12374*/           OPC_MoveParent,
/*12375*/           OPC_MoveParent,
/*12376*/           OPC_RecordChild1, // #0 = $Vd
/*12377*/           OPC_MoveParent,
/*12378*/           OPC_RecordChild1, // #1 = $Vm
/*12379*/           OPC_MoveParent,
/*12380*/           OPC_MoveChild1,
/*12381*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12384*/           OPC_Scope, 25, /*->12411*/ // 2 children in Scope
/*12386*/             OPC_RecordChild0, // #2 = $Vn
/*12387*/             OPC_CheckChild1Same, 0,
/*12389*/             OPC_MoveParent,
/*12390*/             OPC_CheckType, MVT::v2i32,
/*12392*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12394*/             OPC_EmitInteger, MVT::i32, 14, 
/*12397*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12400*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12411*/           /*Scope*/ 25, /*->12437*/
/*12412*/             OPC_CheckChild0Same, 0,
/*12414*/             OPC_RecordChild1, // #2 = $Vn
/*12415*/             OPC_MoveParent,
/*12416*/             OPC_CheckType, MVT::v2i32,
/*12418*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12420*/             OPC_EmitInteger, MVT::i32, 14, 
/*12423*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12426*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*12437*/           0, /*End of Scope*/
/*12438*/         0, /*End of Scope*/
/*12439*/       /*Scope*/ 17|128,4/*529*/, /*->12970*/
/*12441*/         OPC_RecordChild0, // #0 = $Vn
/*12442*/         OPC_Scope, 98|128,2/*354*/, /*->12799*/ // 2 children in Scope
/*12445*/           OPC_RecordChild1, // #1 = $Vd
/*12446*/           OPC_MoveParent,
/*12447*/           OPC_MoveChild1,
/*12448*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12451*/           OPC_Scope, 49, /*->12502*/ // 4 children in Scope
/*12453*/             OPC_RecordChild0, // #2 = $Vm
/*12454*/             OPC_MoveChild1,
/*12455*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12458*/             OPC_MoveChild0,
/*12459*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12462*/             OPC_MoveChild0,
/*12463*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12466*/             OPC_MoveChild0,
/*12467*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12470*/             OPC_MoveParent,
/*12471*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12473*/             OPC_CheckType, MVT::v8i8,
/*12475*/             OPC_MoveParent,
/*12476*/             OPC_MoveParent,
/*12477*/             OPC_CheckChild1Same, 1,
/*12479*/             OPC_MoveParent,
/*12480*/             OPC_MoveParent,
/*12481*/             OPC_CheckType, MVT::v1i64,
/*12483*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12485*/             OPC_EmitInteger, MVT::i32, 14, 
/*12488*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12491*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12502*/           /*Scope*/ 98, /*->12601*/
/*12503*/             OPC_MoveChild0,
/*12504*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12507*/             OPC_Scope, 45, /*->12554*/ // 2 children in Scope
/*12509*/               OPC_CheckChild0Same, 1,
/*12511*/               OPC_MoveChild1,
/*12512*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12515*/               OPC_MoveChild0,
/*12516*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12519*/               OPC_MoveChild0,
/*12520*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12523*/               OPC_MoveParent,
/*12524*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12526*/               OPC_CheckType, MVT::v8i8,
/*12528*/               OPC_MoveParent,
/*12529*/               OPC_MoveParent,
/*12530*/               OPC_MoveParent,
/*12531*/               OPC_RecordChild1, // #2 = $Vm
/*12532*/               OPC_MoveParent,
/*12533*/               OPC_CheckType, MVT::v1i64,
/*12535*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12537*/               OPC_EmitInteger, MVT::i32, 14, 
/*12540*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12543*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12554*/             /*Scope*/ 45, /*->12600*/
/*12555*/               OPC_MoveChild0,
/*12556*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12559*/               OPC_MoveChild0,
/*12560*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12563*/               OPC_MoveChild0,
/*12564*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12567*/               OPC_MoveParent,
/*12568*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12570*/               OPC_CheckType, MVT::v8i8,
/*12572*/               OPC_MoveParent,
/*12573*/               OPC_MoveParent,
/*12574*/               OPC_CheckChild1Same, 1,
/*12576*/               OPC_MoveParent,
/*12577*/               OPC_RecordChild1, // #2 = $Vm
/*12578*/               OPC_MoveParent,
/*12579*/               OPC_CheckType, MVT::v1i64,
/*12581*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12583*/               OPC_EmitInteger, MVT::i32, 14, 
/*12586*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12589*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12600*/             0, /*End of Scope*/
/*12601*/           /*Scope*/ 97, /*->12699*/
/*12602*/             OPC_RecordChild0, // #2 = $Vm
/*12603*/             OPC_MoveChild1,
/*12604*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12607*/             OPC_Scope, 44, /*->12653*/ // 2 children in Scope
/*12609*/               OPC_CheckChild0Same, 0,
/*12611*/               OPC_MoveChild1,
/*12612*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12615*/               OPC_MoveChild0,
/*12616*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12619*/               OPC_MoveChild0,
/*12620*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12623*/               OPC_MoveParent,
/*12624*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12626*/               OPC_CheckType, MVT::v8i8,
/*12628*/               OPC_MoveParent,
/*12629*/               OPC_MoveParent,
/*12630*/               OPC_MoveParent,
/*12631*/               OPC_MoveParent,
/*12632*/               OPC_CheckType, MVT::v1i64,
/*12634*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12636*/               OPC_EmitInteger, MVT::i32, 14, 
/*12639*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12642*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12653*/             /*Scope*/ 44, /*->12698*/
/*12654*/               OPC_MoveChild0,
/*12655*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12658*/               OPC_MoveChild0,
/*12659*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12662*/               OPC_MoveChild0,
/*12663*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12666*/               OPC_MoveParent,
/*12667*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12669*/               OPC_CheckType, MVT::v8i8,
/*12671*/               OPC_MoveParent,
/*12672*/               OPC_MoveParent,
/*12673*/               OPC_CheckChild1Same, 0,
/*12675*/               OPC_MoveParent,
/*12676*/               OPC_MoveParent,
/*12677*/               OPC_CheckType, MVT::v1i64,
/*12679*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12681*/               OPC_EmitInteger, MVT::i32, 14, 
/*12684*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12687*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12698*/             0, /*End of Scope*/
/*12699*/           /*Scope*/ 98, /*->12798*/
/*12700*/             OPC_MoveChild0,
/*12701*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12704*/             OPC_Scope, 45, /*->12751*/ // 2 children in Scope
/*12706*/               OPC_CheckChild0Same, 0,
/*12708*/               OPC_MoveChild1,
/*12709*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12712*/               OPC_MoveChild0,
/*12713*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12716*/               OPC_MoveChild0,
/*12717*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12720*/               OPC_MoveParent,
/*12721*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12723*/               OPC_CheckType, MVT::v8i8,
/*12725*/               OPC_MoveParent,
/*12726*/               OPC_MoveParent,
/*12727*/               OPC_MoveParent,
/*12728*/               OPC_RecordChild1, // #2 = $Vm
/*12729*/               OPC_MoveParent,
/*12730*/               OPC_CheckType, MVT::v1i64,
/*12732*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12734*/               OPC_EmitInteger, MVT::i32, 14, 
/*12737*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12740*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12751*/             /*Scope*/ 45, /*->12797*/
/*12752*/               OPC_MoveChild0,
/*12753*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12756*/               OPC_MoveChild0,
/*12757*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12760*/               OPC_MoveChild0,
/*12761*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12764*/               OPC_MoveParent,
/*12765*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12767*/               OPC_CheckType, MVT::v8i8,
/*12769*/               OPC_MoveParent,
/*12770*/               OPC_MoveParent,
/*12771*/               OPC_CheckChild1Same, 0,
/*12773*/               OPC_MoveParent,
/*12774*/               OPC_RecordChild1, // #2 = $Vm
/*12775*/               OPC_MoveParent,
/*12776*/               OPC_CheckType, MVT::v1i64,
/*12778*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12780*/               OPC_EmitInteger, MVT::i32, 14, 
/*12783*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12786*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12797*/             0, /*End of Scope*/
/*12798*/           0, /*End of Scope*/
/*12799*/         /*Scope*/ 40|128,1/*168*/, /*->12969*/
/*12801*/           OPC_MoveChild1,
/*12802*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12805*/           OPC_Scope, 80, /*->12887*/ // 2 children in Scope
/*12807*/             OPC_RecordChild0, // #1 = $Vd
/*12808*/             OPC_MoveChild1,
/*12809*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12812*/             OPC_MoveChild0,
/*12813*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12816*/             OPC_MoveChild0,
/*12817*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12820*/             OPC_MoveParent,
/*12821*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12823*/             OPC_CheckType, MVT::v8i8,
/*12825*/             OPC_MoveParent,
/*12826*/             OPC_MoveParent,
/*12827*/             OPC_MoveParent,
/*12828*/             OPC_MoveParent,
/*12829*/             OPC_MoveChild1,
/*12830*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12833*/             OPC_Scope, 25, /*->12860*/ // 2 children in Scope
/*12835*/               OPC_RecordChild0, // #2 = $Vn
/*12836*/               OPC_CheckChild1Same, 1,
/*12838*/               OPC_MoveParent,
/*12839*/               OPC_CheckType, MVT::v1i64,
/*12841*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12843*/               OPC_EmitInteger, MVT::i32, 14, 
/*12846*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12849*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12860*/             /*Scope*/ 25, /*->12886*/
/*12861*/               OPC_CheckChild0Same, 1,
/*12863*/               OPC_RecordChild1, // #2 = $Vn
/*12864*/               OPC_MoveParent,
/*12865*/               OPC_CheckType, MVT::v1i64,
/*12867*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12869*/               OPC_EmitInteger, MVT::i32, 14, 
/*12872*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12875*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12886*/             0, /*End of Scope*/
/*12887*/           /*Scope*/ 80, /*->12968*/
/*12888*/             OPC_MoveChild0,
/*12889*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12892*/             OPC_MoveChild0,
/*12893*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12896*/             OPC_MoveChild0,
/*12897*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12900*/             OPC_MoveParent,
/*12901*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12903*/             OPC_CheckType, MVT::v8i8,
/*12905*/             OPC_MoveParent,
/*12906*/             OPC_MoveParent,
/*12907*/             OPC_RecordChild1, // #1 = $Vd
/*12908*/             OPC_MoveParent,
/*12909*/             OPC_MoveParent,
/*12910*/             OPC_MoveChild1,
/*12911*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*12914*/             OPC_Scope, 25, /*->12941*/ // 2 children in Scope
/*12916*/               OPC_RecordChild0, // #2 = $Vn
/*12917*/               OPC_CheckChild1Same, 1,
/*12919*/               OPC_MoveParent,
/*12920*/               OPC_CheckType, MVT::v1i64,
/*12922*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12924*/               OPC_EmitInteger, MVT::i32, 14, 
/*12927*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12930*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12941*/             /*Scope*/ 25, /*->12967*/
/*12942*/               OPC_CheckChild0Same, 1,
/*12944*/               OPC_RecordChild1, // #2 = $Vn
/*12945*/               OPC_MoveParent,
/*12946*/               OPC_CheckType, MVT::v1i64,
/*12948*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*12950*/               OPC_EmitInteger, MVT::i32, 14, 
/*12953*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12956*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                            MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*12967*/             0, /*End of Scope*/
/*12968*/           0, /*End of Scope*/
/*12969*/         0, /*End of Scope*/
/*12970*/       /*Scope*/ 42|128,1/*170*/, /*->13142*/
/*12972*/         OPC_MoveChild0,
/*12973*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12976*/         OPC_Scope, 81, /*->13059*/ // 2 children in Scope
/*12978*/           OPC_RecordChild0, // #0 = $Vd
/*12979*/           OPC_MoveChild1,
/*12980*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*12983*/           OPC_MoveChild0,
/*12984*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*12987*/           OPC_MoveChild0,
/*12988*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*12991*/           OPC_MoveParent,
/*12992*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*12994*/           OPC_CheckType, MVT::v8i8,
/*12996*/           OPC_MoveParent,
/*12997*/           OPC_MoveParent,
/*12998*/           OPC_MoveParent,
/*12999*/           OPC_RecordChild1, // #1 = $Vm
/*13000*/           OPC_MoveParent,
/*13001*/           OPC_MoveChild1,
/*13002*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13005*/           OPC_Scope, 25, /*->13032*/ // 2 children in Scope
/*13007*/             OPC_RecordChild0, // #2 = $Vn
/*13008*/             OPC_CheckChild1Same, 0,
/*13010*/             OPC_MoveParent,
/*13011*/             OPC_CheckType, MVT::v1i64,
/*13013*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13015*/             OPC_EmitInteger, MVT::i32, 14, 
/*13018*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13021*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13032*/           /*Scope*/ 25, /*->13058*/
/*13033*/             OPC_CheckChild0Same, 0,
/*13035*/             OPC_RecordChild1, // #2 = $Vn
/*13036*/             OPC_MoveParent,
/*13037*/             OPC_CheckType, MVT::v1i64,
/*13039*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13041*/             OPC_EmitInteger, MVT::i32, 14, 
/*13044*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13047*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13058*/           0, /*End of Scope*/
/*13059*/         /*Scope*/ 81, /*->13141*/
/*13060*/           OPC_MoveChild0,
/*13061*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13064*/           OPC_MoveChild0,
/*13065*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13068*/           OPC_MoveChild0,
/*13069*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13072*/           OPC_MoveParent,
/*13073*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13075*/           OPC_CheckType, MVT::v8i8,
/*13077*/           OPC_MoveParent,
/*13078*/           OPC_MoveParent,
/*13079*/           OPC_RecordChild1, // #0 = $Vd
/*13080*/           OPC_MoveParent,
/*13081*/           OPC_RecordChild1, // #1 = $Vm
/*13082*/           OPC_MoveParent,
/*13083*/           OPC_MoveChild1,
/*13084*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13087*/           OPC_Scope, 25, /*->13114*/ // 2 children in Scope
/*13089*/             OPC_RecordChild0, // #2 = $Vn
/*13090*/             OPC_CheckChild1Same, 0,
/*13092*/             OPC_MoveParent,
/*13093*/             OPC_CheckType, MVT::v1i64,
/*13095*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13097*/             OPC_EmitInteger, MVT::i32, 14, 
/*13100*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13103*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13114*/           /*Scope*/ 25, /*->13140*/
/*13115*/             OPC_CheckChild0Same, 0,
/*13117*/             OPC_RecordChild1, // #2 = $Vn
/*13118*/             OPC_MoveParent,
/*13119*/             OPC_CheckType, MVT::v1i64,
/*13121*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13123*/             OPC_EmitInteger, MVT::i32, 14, 
/*13126*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13129*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                          MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13140*/           0, /*End of Scope*/
/*13141*/         0, /*End of Scope*/
/*13142*/       /*Scope*/ 17|128,4/*529*/, /*->13673*/
/*13144*/         OPC_RecordChild0, // #0 = $Vn
/*13145*/         OPC_Scope, 98|128,2/*354*/, /*->13502*/ // 2 children in Scope
/*13148*/           OPC_RecordChild1, // #1 = $Vd
/*13149*/           OPC_MoveParent,
/*13150*/           OPC_MoveChild1,
/*13151*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13154*/           OPC_Scope, 49, /*->13205*/ // 4 children in Scope
/*13156*/             OPC_RecordChild0, // #2 = $Vm
/*13157*/             OPC_MoveChild1,
/*13158*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13161*/             OPC_MoveChild0,
/*13162*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13165*/             OPC_MoveChild0,
/*13166*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13169*/             OPC_MoveChild0,
/*13170*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13173*/             OPC_MoveParent,
/*13174*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13176*/             OPC_CheckType, MVT::v16i8,
/*13178*/             OPC_MoveParent,
/*13179*/             OPC_MoveParent,
/*13180*/             OPC_CheckChild1Same, 1,
/*13182*/             OPC_MoveParent,
/*13183*/             OPC_MoveParent,
/*13184*/             OPC_CheckType, MVT::v4i32,
/*13186*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13188*/             OPC_EmitInteger, MVT::i32, 14, 
/*13191*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13194*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13205*/           /*Scope*/ 98, /*->13304*/
/*13206*/             OPC_MoveChild0,
/*13207*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13210*/             OPC_Scope, 45, /*->13257*/ // 2 children in Scope
/*13212*/               OPC_CheckChild0Same, 1,
/*13214*/               OPC_MoveChild1,
/*13215*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13218*/               OPC_MoveChild0,
/*13219*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13222*/               OPC_MoveChild0,
/*13223*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13226*/               OPC_MoveParent,
/*13227*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13229*/               OPC_CheckType, MVT::v16i8,
/*13231*/               OPC_MoveParent,
/*13232*/               OPC_MoveParent,
/*13233*/               OPC_MoveParent,
/*13234*/               OPC_RecordChild1, // #2 = $Vm
/*13235*/               OPC_MoveParent,
/*13236*/               OPC_CheckType, MVT::v4i32,
/*13238*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13240*/               OPC_EmitInteger, MVT::i32, 14, 
/*13243*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13246*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13257*/             /*Scope*/ 45, /*->13303*/
/*13258*/               OPC_MoveChild0,
/*13259*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13262*/               OPC_MoveChild0,
/*13263*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13266*/               OPC_MoveChild0,
/*13267*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13270*/               OPC_MoveParent,
/*13271*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13273*/               OPC_CheckType, MVT::v16i8,
/*13275*/               OPC_MoveParent,
/*13276*/               OPC_MoveParent,
/*13277*/               OPC_CheckChild1Same, 1,
/*13279*/               OPC_MoveParent,
/*13280*/               OPC_RecordChild1, // #2 = $Vm
/*13281*/               OPC_MoveParent,
/*13282*/               OPC_CheckType, MVT::v4i32,
/*13284*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13286*/               OPC_EmitInteger, MVT::i32, 14, 
/*13289*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13292*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13303*/             0, /*End of Scope*/
/*13304*/           /*Scope*/ 97, /*->13402*/
/*13305*/             OPC_RecordChild0, // #2 = $Vm
/*13306*/             OPC_MoveChild1,
/*13307*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13310*/             OPC_Scope, 44, /*->13356*/ // 2 children in Scope
/*13312*/               OPC_CheckChild0Same, 0,
/*13314*/               OPC_MoveChild1,
/*13315*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13318*/               OPC_MoveChild0,
/*13319*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13322*/               OPC_MoveChild0,
/*13323*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13326*/               OPC_MoveParent,
/*13327*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13329*/               OPC_CheckType, MVT::v16i8,
/*13331*/               OPC_MoveParent,
/*13332*/               OPC_MoveParent,
/*13333*/               OPC_MoveParent,
/*13334*/               OPC_MoveParent,
/*13335*/               OPC_CheckType, MVT::v4i32,
/*13337*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13339*/               OPC_EmitInteger, MVT::i32, 14, 
/*13342*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13345*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13356*/             /*Scope*/ 44, /*->13401*/
/*13357*/               OPC_MoveChild0,
/*13358*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13361*/               OPC_MoveChild0,
/*13362*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13365*/               OPC_MoveChild0,
/*13366*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13369*/               OPC_MoveParent,
/*13370*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13372*/               OPC_CheckType, MVT::v16i8,
/*13374*/               OPC_MoveParent,
/*13375*/               OPC_MoveParent,
/*13376*/               OPC_CheckChild1Same, 0,
/*13378*/               OPC_MoveParent,
/*13379*/               OPC_MoveParent,
/*13380*/               OPC_CheckType, MVT::v4i32,
/*13382*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13384*/               OPC_EmitInteger, MVT::i32, 14, 
/*13387*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13390*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13401*/             0, /*End of Scope*/
/*13402*/           /*Scope*/ 98, /*->13501*/
/*13403*/             OPC_MoveChild0,
/*13404*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13407*/             OPC_Scope, 45, /*->13454*/ // 2 children in Scope
/*13409*/               OPC_CheckChild0Same, 0,
/*13411*/               OPC_MoveChild1,
/*13412*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13415*/               OPC_MoveChild0,
/*13416*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13419*/               OPC_MoveChild0,
/*13420*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13423*/               OPC_MoveParent,
/*13424*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13426*/               OPC_CheckType, MVT::v16i8,
/*13428*/               OPC_MoveParent,
/*13429*/               OPC_MoveParent,
/*13430*/               OPC_MoveParent,
/*13431*/               OPC_RecordChild1, // #2 = $Vm
/*13432*/               OPC_MoveParent,
/*13433*/               OPC_CheckType, MVT::v4i32,
/*13435*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13437*/               OPC_EmitInteger, MVT::i32, 14, 
/*13440*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13443*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13454*/             /*Scope*/ 45, /*->13500*/
/*13455*/               OPC_MoveChild0,
/*13456*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13459*/               OPC_MoveChild0,
/*13460*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13463*/               OPC_MoveChild0,
/*13464*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13467*/               OPC_MoveParent,
/*13468*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13470*/               OPC_CheckType, MVT::v16i8,
/*13472*/               OPC_MoveParent,
/*13473*/               OPC_MoveParent,
/*13474*/               OPC_CheckChild1Same, 0,
/*13476*/               OPC_MoveParent,
/*13477*/               OPC_RecordChild1, // #2 = $Vm
/*13478*/               OPC_MoveParent,
/*13479*/               OPC_CheckType, MVT::v4i32,
/*13481*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13483*/               OPC_EmitInteger, MVT::i32, 14, 
/*13486*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13489*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13500*/             0, /*End of Scope*/
/*13501*/           0, /*End of Scope*/
/*13502*/         /*Scope*/ 40|128,1/*168*/, /*->13672*/
/*13504*/           OPC_MoveChild1,
/*13505*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13508*/           OPC_Scope, 80, /*->13590*/ // 2 children in Scope
/*13510*/             OPC_RecordChild0, // #1 = $Vd
/*13511*/             OPC_MoveChild1,
/*13512*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13515*/             OPC_MoveChild0,
/*13516*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13519*/             OPC_MoveChild0,
/*13520*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13523*/             OPC_MoveParent,
/*13524*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13526*/             OPC_CheckType, MVT::v16i8,
/*13528*/             OPC_MoveParent,
/*13529*/             OPC_MoveParent,
/*13530*/             OPC_MoveParent,
/*13531*/             OPC_MoveParent,
/*13532*/             OPC_MoveChild1,
/*13533*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13536*/             OPC_Scope, 25, /*->13563*/ // 2 children in Scope
/*13538*/               OPC_RecordChild0, // #2 = $Vn
/*13539*/               OPC_CheckChild1Same, 1,
/*13541*/               OPC_MoveParent,
/*13542*/               OPC_CheckType, MVT::v4i32,
/*13544*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13546*/               OPC_EmitInteger, MVT::i32, 14, 
/*13549*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13552*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13563*/             /*Scope*/ 25, /*->13589*/
/*13564*/               OPC_CheckChild0Same, 1,
/*13566*/               OPC_RecordChild1, // #2 = $Vn
/*13567*/               OPC_MoveParent,
/*13568*/               OPC_CheckType, MVT::v4i32,
/*13570*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13572*/               OPC_EmitInteger, MVT::i32, 14, 
/*13575*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13578*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13589*/             0, /*End of Scope*/
/*13590*/           /*Scope*/ 80, /*->13671*/
/*13591*/             OPC_MoveChild0,
/*13592*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13595*/             OPC_MoveChild0,
/*13596*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13599*/             OPC_MoveChild0,
/*13600*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13603*/             OPC_MoveParent,
/*13604*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13606*/             OPC_CheckType, MVT::v16i8,
/*13608*/             OPC_MoveParent,
/*13609*/             OPC_MoveParent,
/*13610*/             OPC_RecordChild1, // #1 = $Vd
/*13611*/             OPC_MoveParent,
/*13612*/             OPC_MoveParent,
/*13613*/             OPC_MoveChild1,
/*13614*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13617*/             OPC_Scope, 25, /*->13644*/ // 2 children in Scope
/*13619*/               OPC_RecordChild0, // #2 = $Vn
/*13620*/               OPC_CheckChild1Same, 1,
/*13622*/               OPC_MoveParent,
/*13623*/               OPC_CheckType, MVT::v4i32,
/*13625*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13627*/               OPC_EmitInteger, MVT::i32, 14, 
/*13630*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13633*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13644*/             /*Scope*/ 25, /*->13670*/
/*13645*/               OPC_CheckChild0Same, 1,
/*13647*/               OPC_RecordChild1, // #2 = $Vn
/*13648*/               OPC_MoveParent,
/*13649*/               OPC_CheckType, MVT::v4i32,
/*13651*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13653*/               OPC_EmitInteger, MVT::i32, 14, 
/*13656*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13659*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13670*/             0, /*End of Scope*/
/*13671*/           0, /*End of Scope*/
/*13672*/         0, /*End of Scope*/
/*13673*/       /*Scope*/ 42|128,1/*170*/, /*->13845*/
/*13675*/         OPC_MoveChild0,
/*13676*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13679*/         OPC_Scope, 81, /*->13762*/ // 2 children in Scope
/*13681*/           OPC_RecordChild0, // #0 = $Vd
/*13682*/           OPC_MoveChild1,
/*13683*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13686*/           OPC_MoveChild0,
/*13687*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13690*/           OPC_MoveChild0,
/*13691*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13694*/           OPC_MoveParent,
/*13695*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13697*/           OPC_CheckType, MVT::v16i8,
/*13699*/           OPC_MoveParent,
/*13700*/           OPC_MoveParent,
/*13701*/           OPC_MoveParent,
/*13702*/           OPC_RecordChild1, // #1 = $Vm
/*13703*/           OPC_MoveParent,
/*13704*/           OPC_MoveChild1,
/*13705*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13708*/           OPC_Scope, 25, /*->13735*/ // 2 children in Scope
/*13710*/             OPC_RecordChild0, // #2 = $Vn
/*13711*/             OPC_CheckChild1Same, 0,
/*13713*/             OPC_MoveParent,
/*13714*/             OPC_CheckType, MVT::v4i32,
/*13716*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13718*/             OPC_EmitInteger, MVT::i32, 14, 
/*13721*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13724*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13735*/           /*Scope*/ 25, /*->13761*/
/*13736*/             OPC_CheckChild0Same, 0,
/*13738*/             OPC_RecordChild1, // #2 = $Vn
/*13739*/             OPC_MoveParent,
/*13740*/             OPC_CheckType, MVT::v4i32,
/*13742*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13744*/             OPC_EmitInteger, MVT::i32, 14, 
/*13747*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13750*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13761*/           0, /*End of Scope*/
/*13762*/         /*Scope*/ 81, /*->13844*/
/*13763*/           OPC_MoveChild0,
/*13764*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13767*/           OPC_MoveChild0,
/*13768*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13771*/           OPC_MoveChild0,
/*13772*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13775*/           OPC_MoveParent,
/*13776*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13778*/           OPC_CheckType, MVT::v16i8,
/*13780*/           OPC_MoveParent,
/*13781*/           OPC_MoveParent,
/*13782*/           OPC_RecordChild1, // #0 = $Vd
/*13783*/           OPC_MoveParent,
/*13784*/           OPC_RecordChild1, // #1 = $Vm
/*13785*/           OPC_MoveParent,
/*13786*/           OPC_MoveChild1,
/*13787*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13790*/           OPC_Scope, 25, /*->13817*/ // 2 children in Scope
/*13792*/             OPC_RecordChild0, // #2 = $Vn
/*13793*/             OPC_CheckChild1Same, 0,
/*13795*/             OPC_MoveParent,
/*13796*/             OPC_CheckType, MVT::v4i32,
/*13798*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13800*/             OPC_EmitInteger, MVT::i32, 14, 
/*13803*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13806*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13817*/           /*Scope*/ 25, /*->13843*/
/*13818*/             OPC_CheckChild0Same, 0,
/*13820*/             OPC_RecordChild1, // #2 = $Vn
/*13821*/             OPC_MoveParent,
/*13822*/             OPC_CheckType, MVT::v4i32,
/*13824*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13826*/             OPC_EmitInteger, MVT::i32, 14, 
/*13829*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13832*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13843*/           0, /*End of Scope*/
/*13844*/         0, /*End of Scope*/
/*13845*/       /*Scope*/ 17|128,4/*529*/, /*->14376*/
/*13847*/         OPC_RecordChild0, // #0 = $Vn
/*13848*/         OPC_Scope, 98|128,2/*354*/, /*->14205*/ // 2 children in Scope
/*13851*/           OPC_RecordChild1, // #1 = $Vd
/*13852*/           OPC_MoveParent,
/*13853*/           OPC_MoveChild1,
/*13854*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13857*/           OPC_Scope, 49, /*->13908*/ // 4 children in Scope
/*13859*/             OPC_RecordChild0, // #2 = $Vm
/*13860*/             OPC_MoveChild1,
/*13861*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13864*/             OPC_MoveChild0,
/*13865*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13868*/             OPC_MoveChild0,
/*13869*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13872*/             OPC_MoveChild0,
/*13873*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13876*/             OPC_MoveParent,
/*13877*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13879*/             OPC_CheckType, MVT::v16i8,
/*13881*/             OPC_MoveParent,
/*13882*/             OPC_MoveParent,
/*13883*/             OPC_CheckChild1Same, 1,
/*13885*/             OPC_MoveParent,
/*13886*/             OPC_MoveParent,
/*13887*/             OPC_CheckType, MVT::v2i64,
/*13889*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13891*/             OPC_EmitInteger, MVT::i32, 14, 
/*13894*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13897*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*13908*/           /*Scope*/ 98, /*->14007*/
/*13909*/             OPC_MoveChild0,
/*13910*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13913*/             OPC_Scope, 45, /*->13960*/ // 2 children in Scope
/*13915*/               OPC_CheckChild0Same, 1,
/*13917*/               OPC_MoveChild1,
/*13918*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13921*/               OPC_MoveChild0,
/*13922*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13925*/               OPC_MoveChild0,
/*13926*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13929*/               OPC_MoveParent,
/*13930*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13932*/               OPC_CheckType, MVT::v16i8,
/*13934*/               OPC_MoveParent,
/*13935*/               OPC_MoveParent,
/*13936*/               OPC_MoveParent,
/*13937*/               OPC_RecordChild1, // #2 = $Vm
/*13938*/               OPC_MoveParent,
/*13939*/               OPC_CheckType, MVT::v2i64,
/*13941*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13943*/               OPC_EmitInteger, MVT::i32, 14, 
/*13946*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13949*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*13960*/             /*Scope*/ 45, /*->14006*/
/*13961*/               OPC_MoveChild0,
/*13962*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13965*/               OPC_MoveChild0,
/*13966*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13969*/               OPC_MoveChild0,
/*13970*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13973*/               OPC_MoveParent,
/*13974*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13976*/               OPC_CheckType, MVT::v16i8,
/*13978*/               OPC_MoveParent,
/*13979*/               OPC_MoveParent,
/*13980*/               OPC_CheckChild1Same, 1,
/*13982*/               OPC_MoveParent,
/*13983*/               OPC_RecordChild1, // #2 = $Vm
/*13984*/               OPC_MoveParent,
/*13985*/               OPC_CheckType, MVT::v2i64,
/*13987*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13989*/               OPC_EmitInteger, MVT::i32, 14, 
/*13992*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13995*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14006*/             0, /*End of Scope*/
/*14007*/           /*Scope*/ 97, /*->14105*/
/*14008*/             OPC_RecordChild0, // #2 = $Vm
/*14009*/             OPC_MoveChild1,
/*14010*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14013*/             OPC_Scope, 44, /*->14059*/ // 2 children in Scope
/*14015*/               OPC_CheckChild0Same, 0,
/*14017*/               OPC_MoveChild1,
/*14018*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14021*/               OPC_MoveChild0,
/*14022*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14025*/               OPC_MoveChild0,
/*14026*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14029*/               OPC_MoveParent,
/*14030*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14032*/               OPC_CheckType, MVT::v16i8,
/*14034*/               OPC_MoveParent,
/*14035*/               OPC_MoveParent,
/*14036*/               OPC_MoveParent,
/*14037*/               OPC_MoveParent,
/*14038*/               OPC_CheckType, MVT::v2i64,
/*14040*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14042*/               OPC_EmitInteger, MVT::i32, 14, 
/*14045*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14048*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14059*/             /*Scope*/ 44, /*->14104*/
/*14060*/               OPC_MoveChild0,
/*14061*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14064*/               OPC_MoveChild0,
/*14065*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14068*/               OPC_MoveChild0,
/*14069*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14072*/               OPC_MoveParent,
/*14073*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14075*/               OPC_CheckType, MVT::v16i8,
/*14077*/               OPC_MoveParent,
/*14078*/               OPC_MoveParent,
/*14079*/               OPC_CheckChild1Same, 0,
/*14081*/               OPC_MoveParent,
/*14082*/               OPC_MoveParent,
/*14083*/               OPC_CheckType, MVT::v2i64,
/*14085*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14087*/               OPC_EmitInteger, MVT::i32, 14, 
/*14090*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14093*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14104*/             0, /*End of Scope*/
/*14105*/           /*Scope*/ 98, /*->14204*/
/*14106*/             OPC_MoveChild0,
/*14107*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14110*/             OPC_Scope, 45, /*->14157*/ // 2 children in Scope
/*14112*/               OPC_CheckChild0Same, 0,
/*14114*/               OPC_MoveChild1,
/*14115*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14118*/               OPC_MoveChild0,
/*14119*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14122*/               OPC_MoveChild0,
/*14123*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14126*/               OPC_MoveParent,
/*14127*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14129*/               OPC_CheckType, MVT::v16i8,
/*14131*/               OPC_MoveParent,
/*14132*/               OPC_MoveParent,
/*14133*/               OPC_MoveParent,
/*14134*/               OPC_RecordChild1, // #2 = $Vm
/*14135*/               OPC_MoveParent,
/*14136*/               OPC_CheckType, MVT::v2i64,
/*14138*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14140*/               OPC_EmitInteger, MVT::i32, 14, 
/*14143*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14146*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14157*/             /*Scope*/ 45, /*->14203*/
/*14158*/               OPC_MoveChild0,
/*14159*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14162*/               OPC_MoveChild0,
/*14163*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14166*/               OPC_MoveChild0,
/*14167*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14170*/               OPC_MoveParent,
/*14171*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14173*/               OPC_CheckType, MVT::v16i8,
/*14175*/               OPC_MoveParent,
/*14176*/               OPC_MoveParent,
/*14177*/               OPC_CheckChild1Same, 0,
/*14179*/               OPC_MoveParent,
/*14180*/               OPC_RecordChild1, // #2 = $Vm
/*14181*/               OPC_MoveParent,
/*14182*/               OPC_CheckType, MVT::v2i64,
/*14184*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14186*/               OPC_EmitInteger, MVT::i32, 14, 
/*14189*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14192*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14203*/             0, /*End of Scope*/
/*14204*/           0, /*End of Scope*/
/*14205*/         /*Scope*/ 40|128,1/*168*/, /*->14375*/
/*14207*/           OPC_MoveChild1,
/*14208*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14211*/           OPC_Scope, 80, /*->14293*/ // 2 children in Scope
/*14213*/             OPC_RecordChild0, // #1 = $Vd
/*14214*/             OPC_MoveChild1,
/*14215*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14218*/             OPC_MoveChild0,
/*14219*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14222*/             OPC_MoveChild0,
/*14223*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14226*/             OPC_MoveParent,
/*14227*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14229*/             OPC_CheckType, MVT::v16i8,
/*14231*/             OPC_MoveParent,
/*14232*/             OPC_MoveParent,
/*14233*/             OPC_MoveParent,
/*14234*/             OPC_MoveParent,
/*14235*/             OPC_MoveChild1,
/*14236*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14239*/             OPC_Scope, 25, /*->14266*/ // 2 children in Scope
/*14241*/               OPC_RecordChild0, // #2 = $Vn
/*14242*/               OPC_CheckChild1Same, 1,
/*14244*/               OPC_MoveParent,
/*14245*/               OPC_CheckType, MVT::v2i64,
/*14247*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14249*/               OPC_EmitInteger, MVT::i32, 14, 
/*14252*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14255*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14266*/             /*Scope*/ 25, /*->14292*/
/*14267*/               OPC_CheckChild0Same, 1,
/*14269*/               OPC_RecordChild1, // #2 = $Vn
/*14270*/               OPC_MoveParent,
/*14271*/               OPC_CheckType, MVT::v2i64,
/*14273*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14275*/               OPC_EmitInteger, MVT::i32, 14, 
/*14278*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14281*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14292*/             0, /*End of Scope*/
/*14293*/           /*Scope*/ 80, /*->14374*/
/*14294*/             OPC_MoveChild0,
/*14295*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14298*/             OPC_MoveChild0,
/*14299*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14302*/             OPC_MoveChild0,
/*14303*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14306*/             OPC_MoveParent,
/*14307*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14309*/             OPC_CheckType, MVT::v16i8,
/*14311*/             OPC_MoveParent,
/*14312*/             OPC_MoveParent,
/*14313*/             OPC_RecordChild1, // #1 = $Vd
/*14314*/             OPC_MoveParent,
/*14315*/             OPC_MoveParent,
/*14316*/             OPC_MoveChild1,
/*14317*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14320*/             OPC_Scope, 25, /*->14347*/ // 2 children in Scope
/*14322*/               OPC_RecordChild0, // #2 = $Vn
/*14323*/               OPC_CheckChild1Same, 1,
/*14325*/               OPC_MoveParent,
/*14326*/               OPC_CheckType, MVT::v2i64,
/*14328*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14330*/               OPC_EmitInteger, MVT::i32, 14, 
/*14333*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14336*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14347*/             /*Scope*/ 25, /*->14373*/
/*14348*/               OPC_CheckChild0Same, 1,
/*14350*/               OPC_RecordChild1, // #2 = $Vn
/*14351*/               OPC_MoveParent,
/*14352*/               OPC_CheckType, MVT::v2i64,
/*14354*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14356*/               OPC_EmitInteger, MVT::i32, 14, 
/*14359*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14362*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                            MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14373*/             0, /*End of Scope*/
/*14374*/           0, /*End of Scope*/
/*14375*/         0, /*End of Scope*/
/*14376*/       /*Scope*/ 42|128,1/*170*/, /*->14548*/
/*14378*/         OPC_MoveChild0,
/*14379*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14382*/         OPC_Scope, 81, /*->14465*/ // 2 children in Scope
/*14384*/           OPC_RecordChild0, // #0 = $Vd
/*14385*/           OPC_MoveChild1,
/*14386*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14389*/           OPC_MoveChild0,
/*14390*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14393*/           OPC_MoveChild0,
/*14394*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14397*/           OPC_MoveParent,
/*14398*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14400*/           OPC_CheckType, MVT::v16i8,
/*14402*/           OPC_MoveParent,
/*14403*/           OPC_MoveParent,
/*14404*/           OPC_MoveParent,
/*14405*/           OPC_RecordChild1, // #1 = $Vm
/*14406*/           OPC_MoveParent,
/*14407*/           OPC_MoveChild1,
/*14408*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14411*/           OPC_Scope, 25, /*->14438*/ // 2 children in Scope
/*14413*/             OPC_RecordChild0, // #2 = $Vn
/*14414*/             OPC_CheckChild1Same, 0,
/*14416*/             OPC_MoveParent,
/*14417*/             OPC_CheckType, MVT::v2i64,
/*14419*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14421*/             OPC_EmitInteger, MVT::i32, 14, 
/*14424*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14427*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14438*/           /*Scope*/ 25, /*->14464*/
/*14439*/             OPC_CheckChild0Same, 0,
/*14441*/             OPC_RecordChild1, // #2 = $Vn
/*14442*/             OPC_MoveParent,
/*14443*/             OPC_CheckType, MVT::v2i64,
/*14445*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14447*/             OPC_EmitInteger, MVT::i32, 14, 
/*14450*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14453*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14464*/           0, /*End of Scope*/
/*14465*/         /*Scope*/ 81, /*->14547*/
/*14466*/           OPC_MoveChild0,
/*14467*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14470*/           OPC_MoveChild0,
/*14471*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14474*/           OPC_MoveChild0,
/*14475*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14478*/           OPC_MoveParent,
/*14479*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14481*/           OPC_CheckType, MVT::v16i8,
/*14483*/           OPC_MoveParent,
/*14484*/           OPC_MoveParent,
/*14485*/           OPC_RecordChild1, // #0 = $Vd
/*14486*/           OPC_MoveParent,
/*14487*/           OPC_RecordChild1, // #1 = $Vm
/*14488*/           OPC_MoveParent,
/*14489*/           OPC_MoveChild1,
/*14490*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14493*/           OPC_Scope, 25, /*->14520*/ // 2 children in Scope
/*14495*/             OPC_RecordChild0, // #2 = $Vn
/*14496*/             OPC_CheckChild1Same, 0,
/*14498*/             OPC_MoveParent,
/*14499*/             OPC_CheckType, MVT::v2i64,
/*14501*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14503*/             OPC_EmitInteger, MVT::i32, 14, 
/*14506*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14509*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14520*/           /*Scope*/ 25, /*->14546*/
/*14521*/             OPC_CheckChild0Same, 0,
/*14523*/             OPC_RecordChild1, // #2 = $Vn
/*14524*/             OPC_MoveParent,
/*14525*/             OPC_CheckType, MVT::v2i64,
/*14527*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14529*/             OPC_EmitInteger, MVT::i32, 14, 
/*14532*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14535*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*14546*/           0, /*End of Scope*/
/*14547*/         0, /*End of Scope*/
/*14548*/       0, /*End of Scope*/
/*14549*/     /*Scope*/ 118, /*->14668*/
/*14550*/       OPC_RecordChild0, // #0 = $Vn
/*14551*/       OPC_MoveChild1,
/*14552*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14555*/       OPC_Scope, 68, /*->14625*/ // 2 children in Scope
/*14557*/         OPC_RecordChild0, // #1 = $Vm
/*14558*/         OPC_MoveChild1,
/*14559*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14562*/         OPC_MoveChild0,
/*14563*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14566*/         OPC_MoveChild0,
/*14567*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14570*/         OPC_MoveParent,
/*14571*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14573*/         OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->14599
/*14576*/           OPC_MoveParent,
/*14577*/           OPC_MoveParent,
/*14578*/           OPC_MoveParent,
/*14579*/           OPC_CheckType, MVT::v2i32,
/*14581*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14583*/           OPC_EmitInteger, MVT::i32, 14, 
/*14586*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14589*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14599*/         /*SwitchType*/ 23, MVT::v16i8,// ->14624
/*14601*/           OPC_MoveParent,
/*14602*/           OPC_MoveParent,
/*14603*/           OPC_MoveParent,
/*14604*/           OPC_CheckType, MVT::v4i32,
/*14606*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14608*/           OPC_EmitInteger, MVT::i32, 14, 
/*14611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14614*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14624*/         0, // EndSwitchType
/*14625*/       /*Scope*/ 41, /*->14667*/
/*14626*/         OPC_MoveChild0,
/*14627*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14630*/         OPC_MoveChild0,
/*14631*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14634*/         OPC_MoveChild0,
/*14635*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14638*/         OPC_MoveParent,
/*14639*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14641*/         OPC_CheckType, MVT::v8i8,
/*14643*/         OPC_MoveParent,
/*14644*/         OPC_MoveParent,
/*14645*/         OPC_RecordChild1, // #1 = $Vm
/*14646*/         OPC_MoveParent,
/*14647*/         OPC_CheckType, MVT::v2i32,
/*14649*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14651*/         OPC_EmitInteger, MVT::i32, 14, 
/*14654*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14657*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14667*/       0, /*End of Scope*/
/*14668*/     /*Scope*/ 92, /*->14761*/
/*14669*/       OPC_MoveChild0,
/*14670*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14673*/       OPC_Scope, 42, /*->14717*/ // 2 children in Scope
/*14675*/         OPC_RecordChild0, // #0 = $Vm
/*14676*/         OPC_MoveChild1,
/*14677*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14680*/         OPC_MoveChild0,
/*14681*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14684*/         OPC_MoveChild0,
/*14685*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14688*/         OPC_MoveParent,
/*14689*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14691*/         OPC_CheckType, MVT::v8i8,
/*14693*/         OPC_MoveParent,
/*14694*/         OPC_MoveParent,
/*14695*/         OPC_MoveParent,
/*14696*/         OPC_RecordChild1, // #1 = $Vn
/*14697*/         OPC_CheckType, MVT::v2i32,
/*14699*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14701*/         OPC_EmitInteger, MVT::i32, 14, 
/*14704*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14707*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14717*/       /*Scope*/ 42, /*->14760*/
/*14718*/         OPC_MoveChild0,
/*14719*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14722*/         OPC_MoveChild0,
/*14723*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14726*/         OPC_MoveChild0,
/*14727*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14730*/         OPC_MoveParent,
/*14731*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14733*/         OPC_CheckType, MVT::v8i8,
/*14735*/         OPC_MoveParent,
/*14736*/         OPC_MoveParent,
/*14737*/         OPC_RecordChild1, // #0 = $Vm
/*14738*/         OPC_MoveParent,
/*14739*/         OPC_RecordChild1, // #1 = $Vn
/*14740*/         OPC_CheckType, MVT::v2i32,
/*14742*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14744*/         OPC_EmitInteger, MVT::i32, 14, 
/*14747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14750*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14760*/       0, /*End of Scope*/
/*14761*/     /*Scope*/ 46, /*->14808*/
/*14762*/       OPC_RecordChild0, // #0 = $Vn
/*14763*/       OPC_MoveChild1,
/*14764*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14767*/       OPC_MoveChild0,
/*14768*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14771*/       OPC_MoveChild0,
/*14772*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14775*/       OPC_MoveChild0,
/*14776*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14779*/       OPC_MoveParent,
/*14780*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14782*/       OPC_CheckType, MVT::v16i8,
/*14784*/       OPC_MoveParent,
/*14785*/       OPC_MoveParent,
/*14786*/       OPC_RecordChild1, // #1 = $Vm
/*14787*/       OPC_MoveParent,
/*14788*/       OPC_CheckType, MVT::v4i32,
/*14790*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14792*/       OPC_EmitInteger, MVT::i32, 14, 
/*14795*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14798*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14808*/     /*Scope*/ 92, /*->14901*/
/*14809*/       OPC_MoveChild0,
/*14810*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14813*/       OPC_Scope, 42, /*->14857*/ // 2 children in Scope
/*14815*/         OPC_RecordChild0, // #0 = $Vm
/*14816*/         OPC_MoveChild1,
/*14817*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14820*/         OPC_MoveChild0,
/*14821*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14824*/         OPC_MoveChild0,
/*14825*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14828*/         OPC_MoveParent,
/*14829*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14831*/         OPC_CheckType, MVT::v16i8,
/*14833*/         OPC_MoveParent,
/*14834*/         OPC_MoveParent,
/*14835*/         OPC_MoveParent,
/*14836*/         OPC_RecordChild1, // #1 = $Vn
/*14837*/         OPC_CheckType, MVT::v4i32,
/*14839*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14841*/         OPC_EmitInteger, MVT::i32, 14, 
/*14844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14847*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14857*/       /*Scope*/ 42, /*->14900*/
/*14858*/         OPC_MoveChild0,
/*14859*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14862*/         OPC_MoveChild0,
/*14863*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14866*/         OPC_MoveChild0,
/*14867*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14870*/         OPC_MoveParent,
/*14871*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14873*/         OPC_CheckType, MVT::v16i8,
/*14875*/         OPC_MoveParent,
/*14876*/         OPC_MoveParent,
/*14877*/         OPC_RecordChild1, // #0 = $Vm
/*14878*/         OPC_MoveParent,
/*14879*/         OPC_RecordChild1, // #1 = $Vn
/*14880*/         OPC_CheckType, MVT::v4i32,
/*14882*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14884*/         OPC_EmitInteger, MVT::i32, 14, 
/*14887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14890*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORNq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14900*/       0, /*End of Scope*/
/*14901*/     /*Scope*/ 44, /*->14946*/
/*14902*/       OPC_RecordChild0, // #0 = $Vn
/*14903*/       OPC_RecordChild1, // #1 = $Vm
/*14904*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->14925
/*14907*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14909*/         OPC_EmitInteger, MVT::i32, 14, 
/*14912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14915*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14925*/       /*SwitchType*/ 18, MVT::v4i32,// ->14945
/*14927*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14929*/         OPC_EmitInteger, MVT::i32, 14, 
/*14932*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14935*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*14945*/       0, // EndSwitchType
/*14946*/     0, /*End of Scope*/
/*14947*/   /*SwitchOpcode*/ 127|128,8/*1151*/, TARGET_VAL(ISD::MUL),// ->16102
/*14951*/     OPC_Scope, 47|128,2/*303*/, /*->15257*/ // 8 children in Scope
/*14954*/       OPC_MoveChild0,
/*14955*/       OPC_SwitchOpcode /*2 cases */, 109|128,1/*237*/, TARGET_VAL(ISD::SRA),// ->15197
/*14960*/         OPC_Scope, 84, /*->15046*/ // 2 children in Scope
/*14962*/           OPC_MoveChild0,
/*14963*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*14966*/           OPC_RecordChild0, // #0 = $a
/*14967*/           OPC_CheckChild1Integer, 16, 
/*14969*/           OPC_CheckChild1Type, MVT::i32,
/*14971*/           OPC_MoveParent,
/*14972*/           OPC_CheckChild1Integer, 16, 
/*14974*/           OPC_CheckChild1Type, MVT::i32,
/*14976*/           OPC_MoveParent,
/*14977*/           OPC_MoveChild1,
/*14978*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14981*/           OPC_Scope, 35, /*->15018*/ // 2 children in Scope
/*14983*/             OPC_MoveChild0,
/*14984*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*14987*/             OPC_RecordChild0, // #1 = $b
/*14988*/             OPC_CheckChild1Integer, 16, 
/*14990*/             OPC_CheckChild1Type, MVT::i32,
/*14992*/             OPC_MoveParent,
/*14993*/             OPC_CheckChild1Integer, 16, 
/*14995*/             OPC_CheckChild1Type, MVT::i32,
/*14997*/             OPC_MoveParent,
/*14998*/             OPC_CheckType, MVT::i32,
/*15000*/             OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15002*/             OPC_EmitInteger, MVT::i32, 14, 
/*15005*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15008*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15018*/           /*Scope*/ 26, /*->15045*/
/*15019*/             OPC_RecordChild0, // #1 = $b
/*15020*/             OPC_CheckChild1Integer, 16, 
/*15022*/             OPC_CheckChild1Type, MVT::i32,
/*15024*/             OPC_MoveParent,
/*15025*/             OPC_CheckType, MVT::i32,
/*15027*/             OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15029*/             OPC_EmitInteger, MVT::i32, 14, 
/*15032*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15035*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                          MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15045*/           0, /*End of Scope*/
/*15046*/         /*Scope*/ 20|128,1/*148*/, /*->15196*/
/*15048*/           OPC_RecordChild0, // #0 = $a
/*15049*/           OPC_CheckChild1Integer, 16, 
/*15051*/           OPC_CheckChild1Type, MVT::i32,
/*15053*/           OPC_MoveParent,
/*15054*/           OPC_MoveChild1,
/*15055*/           OPC_SwitchOpcode /*2 cases */, 87, TARGET_VAL(ISD::SRA),// ->15146
/*15059*/             OPC_Scope, 35, /*->15096*/ // 2 children in Scope
/*15061*/               OPC_MoveChild0,
/*15062*/               OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*15065*/               OPC_RecordChild0, // #1 = $b
/*15066*/               OPC_CheckChild1Integer, 16, 
/*15068*/               OPC_CheckChild1Type, MVT::i32,
/*15070*/               OPC_MoveParent,
/*15071*/               OPC_CheckChild1Integer, 16, 
/*15073*/               OPC_CheckChild1Type, MVT::i32,
/*15075*/               OPC_MoveParent,
/*15076*/               OPC_CheckType, MVT::i32,
/*15078*/               OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15080*/               OPC_EmitInteger, MVT::i32, 14, 
/*15083*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15086*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                            MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                        // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*15096*/             /*Scope*/ 48, /*->15145*/
/*15097*/               OPC_RecordChild0, // #1 = $Rm
/*15098*/               OPC_CheckChild1Integer, 16, 
/*15100*/               OPC_CheckChild1Type, MVT::i32,
/*15102*/               OPC_MoveParent,
/*15103*/               OPC_CheckType, MVT::i32,
/*15105*/               OPC_Scope, 18, /*->15125*/ // 2 children in Scope
/*15107*/                 OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15109*/                 OPC_EmitInteger, MVT::i32, 14, 
/*15112*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15115*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTT), 0,
                              MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15125*/               /*Scope*/ 18, /*->15144*/
/*15126*/                 OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15128*/                 OPC_EmitInteger, MVT::i32, 14, 
/*15131*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15134*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTT), 0,
                              MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15144*/               0, /*End of Scope*/
/*15145*/             0, /*End of Scope*/
/*15146*/           /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15195
/*15149*/             OPC_RecordChild0, // #1 = $Rm
/*15150*/             OPC_MoveChild1,
/*15151*/             OPC_CheckValueType, MVT::i16,
/*15153*/             OPC_MoveParent,
/*15154*/             OPC_MoveParent,
/*15155*/             OPC_Scope, 18, /*->15175*/ // 2 children in Scope
/*15157*/               OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15159*/               OPC_EmitInteger, MVT::i32, 14, 
/*15162*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15165*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                            MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15175*/             /*Scope*/ 18, /*->15194*/
/*15176*/               OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15178*/               OPC_EmitInteger, MVT::i32, 14, 
/*15181*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15184*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULTB), 0,
                            MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15194*/             0, /*End of Scope*/
/*15195*/           0, // EndSwitchOpcode
/*15196*/         0, /*End of Scope*/
/*15197*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15256
/*15200*/         OPC_RecordChild0, // #0 = $Rn
/*15201*/         OPC_MoveChild1,
/*15202*/         OPC_CheckValueType, MVT::i16,
/*15204*/         OPC_MoveParent,
/*15205*/         OPC_MoveParent,
/*15206*/         OPC_MoveChild1,
/*15207*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15210*/         OPC_RecordChild0, // #1 = $Rm
/*15211*/         OPC_CheckChild1Integer, 16, 
/*15213*/         OPC_CheckChild1Type, MVT::i32,
/*15215*/         OPC_MoveParent,
/*15216*/         OPC_Scope, 18, /*->15236*/ // 2 children in Scope
/*15218*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15220*/           OPC_EmitInteger, MVT::i32, 14, 
/*15223*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15226*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15236*/         /*Scope*/ 18, /*->15255*/
/*15237*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15239*/           OPC_EmitInteger, MVT::i32, 14, 
/*15242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15245*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBT), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15255*/         0, /*End of Scope*/
/*15256*/       0, // EndSwitchOpcode
/*15257*/     /*Scope*/ 35, /*->15293*/
/*15258*/       OPC_RecordChild0, // #0 = $a
/*15259*/       OPC_MoveChild0,
/*15260*/       OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15262*/       OPC_MoveParent,
/*15263*/       OPC_MoveChild1,
/*15264*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15267*/       OPC_RecordChild0, // #1 = $b
/*15268*/       OPC_CheckChild1Integer, 16, 
/*15270*/       OPC_CheckChild1Type, MVT::i32,
/*15272*/       OPC_MoveParent,
/*15273*/       OPC_CheckType, MVT::i32,
/*15275*/       OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15277*/       OPC_EmitInteger, MVT::i32, 14, 
/*15280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15283*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBT), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*15293*/     /*Scope*/ 96, /*->15390*/
/*15294*/       OPC_MoveChild0,
/*15295*/       OPC_SwitchOpcode /*2 cases */, 31, TARGET_VAL(ISD::SRA),// ->15330
/*15299*/         OPC_RecordChild0, // #0 = $a
/*15300*/         OPC_CheckChild1Integer, 16, 
/*15302*/         OPC_CheckChild1Type, MVT::i32,
/*15304*/         OPC_MoveParent,
/*15305*/         OPC_RecordChild1, // #1 = $b
/*15306*/         OPC_MoveChild1,
/*15307*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15309*/         OPC_MoveParent,
/*15310*/         OPC_CheckType, MVT::i32,
/*15312*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15314*/         OPC_EmitInteger, MVT::i32, 14, 
/*15317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15320*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULTB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*15330*/       /*SwitchOpcode*/ 56, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->15389
/*15333*/         OPC_RecordChild0, // #0 = $Rn
/*15334*/         OPC_MoveChild1,
/*15335*/         OPC_CheckValueType, MVT::i16,
/*15337*/         OPC_MoveParent,
/*15338*/         OPC_MoveParent,
/*15339*/         OPC_MoveChild1,
/*15340*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15343*/         OPC_RecordChild0, // #1 = $Rm
/*15344*/         OPC_MoveChild1,
/*15345*/         OPC_CheckValueType, MVT::i16,
/*15347*/         OPC_MoveParent,
/*15348*/         OPC_MoveParent,
/*15349*/         OPC_Scope, 18, /*->15369*/ // 2 children in Scope
/*15351*/           OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15353*/           OPC_EmitInteger, MVT::i32, 14, 
/*15356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15359*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*15369*/         /*Scope*/ 18, /*->15388*/
/*15370*/           OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*15372*/           OPC_EmitInteger, MVT::i32, 14, 
/*15375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15378*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMULBB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15388*/         0, /*End of Scope*/
/*15389*/       0, // EndSwitchOpcode
/*15390*/     /*Scope*/ 123|128,1/*251*/, /*->15643*/
/*15392*/       OPC_RecordChild0, // #0 = $a
/*15393*/       OPC_Scope, 29, /*->15424*/ // 3 children in Scope
/*15395*/         OPC_MoveChild0,
/*15396*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15398*/         OPC_MoveParent,
/*15399*/         OPC_RecordChild1, // #1 = $b
/*15400*/         OPC_MoveChild1,
/*15401*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*15403*/         OPC_MoveParent,
/*15404*/         OPC_CheckType, MVT::i32,
/*15406*/         OPC_CheckPatternPredicate, 13, // (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb())
/*15408*/         OPC_EmitInteger, MVT::i32, 14, 
/*15411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15414*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SMULBB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*15424*/       /*Scope*/ 93, /*->15518*/
/*15425*/         OPC_RecordChild1, // #1 = $Rm
/*15426*/         OPC_CheckType, MVT::i32,
/*15428*/         OPC_Scope, 22, /*->15452*/ // 4 children in Scope
/*15430*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*15432*/           OPC_EmitInteger, MVT::i32, 14, 
/*15435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15441*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MUL), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*15452*/         /*Scope*/ 22, /*->15475*/
/*15453*/           OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*15455*/           OPC_EmitInteger, MVT::i32, 14, 
/*15458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15464*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MULv5), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*15475*/         /*Scope*/ 22, /*->15498*/
/*15476*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*15478*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*15481*/           OPC_EmitInteger, MVT::i32, 14, 
/*15484*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15487*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMUL), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*15498*/         /*Scope*/ 18, /*->15517*/
/*15499*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*15501*/           OPC_EmitInteger, MVT::i32, 14, 
/*15504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15507*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MUL), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*15517*/         0, /*End of Scope*/
/*15518*/       /*Scope*/ 123, /*->15642*/
/*15519*/         OPC_MoveChild1,
/*15520*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15523*/         OPC_RecordChild0, // #1 = $Vm
/*15524*/         OPC_Scope, 57, /*->15583*/ // 2 children in Scope
/*15526*/           OPC_CheckChild0Type, MVT::v4i16,
/*15528*/           OPC_RecordChild1, // #2 = $lane
/*15529*/           OPC_MoveChild1,
/*15530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15533*/           OPC_MoveParent,
/*15534*/           OPC_MoveParent,
/*15535*/           OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->15559
/*15538*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15540*/             OPC_EmitConvertToTarget, 2,
/*15542*/             OPC_EmitInteger, MVT::i32, 14, 
/*15545*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15548*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*15559*/           /*SwitchType*/ 21, MVT::v8i16,// ->15582
/*15561*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15563*/             OPC_EmitConvertToTarget, 2,
/*15565*/             OPC_EmitInteger, MVT::i32, 14, 
/*15568*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15571*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*15582*/           0, // EndSwitchType
/*15583*/         /*Scope*/ 57, /*->15641*/
/*15584*/           OPC_CheckChild0Type, MVT::v2i32,
/*15586*/           OPC_RecordChild1, // #2 = $lane
/*15587*/           OPC_MoveChild1,
/*15588*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15591*/           OPC_MoveParent,
/*15592*/           OPC_MoveParent,
/*15593*/           OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->15617
/*15596*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15598*/             OPC_EmitConvertToTarget, 2,
/*15600*/             OPC_EmitInteger, MVT::i32, 14, 
/*15603*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15606*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*15617*/           /*SwitchType*/ 21, MVT::v4i32,// ->15640
/*15619*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15621*/             OPC_EmitConvertToTarget, 2,
/*15623*/             OPC_EmitInteger, MVT::i32, 14, 
/*15626*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15629*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*15640*/           0, // EndSwitchType
/*15641*/         0, /*End of Scope*/
/*15642*/       0, /*End of Scope*/
/*15643*/     /*Scope*/ 125, /*->15769*/
/*15644*/       OPC_MoveChild0,
/*15645*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15648*/       OPC_RecordChild0, // #0 = $Vm
/*15649*/       OPC_Scope, 58, /*->15709*/ // 2 children in Scope
/*15651*/         OPC_CheckChild0Type, MVT::v4i16,
/*15653*/         OPC_RecordChild1, // #1 = $lane
/*15654*/         OPC_MoveChild1,
/*15655*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15658*/         OPC_MoveParent,
/*15659*/         OPC_MoveParent,
/*15660*/         OPC_RecordChild1, // #2 = $Vn
/*15661*/         OPC_SwitchType /*2 cases */, 21, MVT::v4i16,// ->15685
/*15664*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15666*/           OPC_EmitConvertToTarget, 1,
/*15668*/           OPC_EmitInteger, MVT::i32, 14, 
/*15671*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15674*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*15685*/         /*SwitchType*/ 21, MVT::v8i16,// ->15708
/*15687*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15689*/           OPC_EmitConvertToTarget, 1,
/*15691*/           OPC_EmitInteger, MVT::i32, 14, 
/*15694*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15697*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*15708*/         0, // EndSwitchType
/*15709*/       /*Scope*/ 58, /*->15768*/
/*15710*/         OPC_CheckChild0Type, MVT::v2i32,
/*15712*/         OPC_RecordChild1, // #1 = $lane
/*15713*/         OPC_MoveChild1,
/*15714*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15717*/         OPC_MoveParent,
/*15718*/         OPC_MoveParent,
/*15719*/         OPC_RecordChild1, // #2 = $Vn
/*15720*/         OPC_SwitchType /*2 cases */, 21, MVT::v2i32,// ->15744
/*15723*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15725*/           OPC_EmitConvertToTarget, 1,
/*15727*/           OPC_EmitInteger, MVT::i32, 14, 
/*15730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15733*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*15744*/         /*SwitchType*/ 21, MVT::v4i32,// ->15767
/*15746*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15748*/           OPC_EmitConvertToTarget, 1,
/*15750*/           OPC_EmitInteger, MVT::i32, 14, 
/*15753*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15756*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*15767*/         0, // EndSwitchType
/*15768*/       0, /*End of Scope*/
/*15769*/     /*Scope*/ 102, /*->15872*/
/*15770*/       OPC_RecordChild0, // #0 = $src1
/*15771*/       OPC_MoveChild1,
/*15772*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15775*/       OPC_RecordChild0, // #1 = $src2
/*15776*/       OPC_Scope, 46, /*->15824*/ // 2 children in Scope
/*15778*/         OPC_CheckChild0Type, MVT::v8i16,
/*15780*/         OPC_RecordChild1, // #2 = $lane
/*15781*/         OPC_MoveChild1,
/*15782*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15785*/         OPC_MoveParent,
/*15786*/         OPC_MoveParent,
/*15787*/         OPC_CheckType, MVT::v8i16,
/*15789*/         OPC_EmitConvertToTarget, 2,
/*15791*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*15794*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*15802*/         OPC_EmitConvertToTarget, 2,
/*15804*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*15807*/         OPC_EmitInteger, MVT::i32, 14, 
/*15810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15813*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*15824*/       /*Scope*/ 46, /*->15871*/
/*15825*/         OPC_CheckChild0Type, MVT::v4i32,
/*15827*/         OPC_RecordChild1, // #2 = $lane
/*15828*/         OPC_MoveChild1,
/*15829*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15832*/         OPC_MoveParent,
/*15833*/         OPC_MoveParent,
/*15834*/         OPC_CheckType, MVT::v4i32,
/*15836*/         OPC_EmitConvertToTarget, 2,
/*15838*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*15841*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*15849*/         OPC_EmitConvertToTarget, 2,
/*15851*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*15854*/         OPC_EmitInteger, MVT::i32, 14, 
/*15857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15860*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*15871*/       0, /*End of Scope*/
/*15872*/     /*Scope*/ 103, /*->15976*/
/*15873*/       OPC_MoveChild0,
/*15874*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*15877*/       OPC_RecordChild0, // #0 = $src2
/*15878*/       OPC_Scope, 47, /*->15927*/ // 2 children in Scope
/*15880*/         OPC_CheckChild0Type, MVT::v8i16,
/*15882*/         OPC_RecordChild1, // #1 = $lane
/*15883*/         OPC_MoveChild1,
/*15884*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15887*/         OPC_MoveParent,
/*15888*/         OPC_MoveParent,
/*15889*/         OPC_RecordChild1, // #2 = $src1
/*15890*/         OPC_CheckType, MVT::v8i16,
/*15892*/         OPC_EmitConvertToTarget, 1,
/*15894*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*15897*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*15905*/         OPC_EmitConvertToTarget, 1,
/*15907*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*15910*/         OPC_EmitInteger, MVT::i32, 14, 
/*15913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15916*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv8i16), 0,
                      MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*15927*/       /*Scope*/ 47, /*->15975*/
/*15928*/         OPC_CheckChild0Type, MVT::v4i32,
/*15930*/         OPC_RecordChild1, // #1 = $lane
/*15931*/         OPC_MoveChild1,
/*15932*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15935*/         OPC_MoveParent,
/*15936*/         OPC_MoveParent,
/*15937*/         OPC_RecordChild1, // #2 = $src1
/*15938*/         OPC_CheckType, MVT::v4i32,
/*15940*/         OPC_EmitConvertToTarget, 1,
/*15942*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*15945*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*15953*/         OPC_EmitConvertToTarget, 1,
/*15955*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*15958*/         OPC_EmitInteger, MVT::i32, 14, 
/*15961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15964*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslv4i32), 0,
                      MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*15975*/       0, /*End of Scope*/
/*15976*/     /*Scope*/ 124, /*->16101*/
/*15977*/       OPC_RecordChild0, // #0 = $Vn
/*15978*/       OPC_RecordChild1, // #1 = $Vm
/*15979*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->16000
/*15982*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15984*/         OPC_EmitInteger, MVT::i32, 14, 
/*15987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*16000*/       /*SwitchType*/ 18, MVT::v4i16,// ->16020
/*16002*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16004*/         OPC_EmitInteger, MVT::i32, 14, 
/*16007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16010*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*16020*/       /*SwitchType*/ 18, MVT::v2i32,// ->16040
/*16022*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16024*/         OPC_EmitInteger, MVT::i32, 14, 
/*16027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16030*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16040*/       /*SwitchType*/ 18, MVT::v16i8,// ->16060
/*16042*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16044*/         OPC_EmitInteger, MVT::i32, 14, 
/*16047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16050*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*16060*/       /*SwitchType*/ 18, MVT::v8i16,// ->16080
/*16062*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16064*/         OPC_EmitInteger, MVT::i32, 14, 
/*16067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16070*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*16080*/       /*SwitchType*/ 18, MVT::v4i32,// ->16100
/*16082*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16084*/         OPC_EmitInteger, MVT::i32, 14, 
/*16087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16090*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16100*/       0, // EndSwitchType
/*16101*/     0, /*End of Scope*/
/*16102*/   /*SwitchOpcode*/ 32|128,19/*2464*/, TARGET_VAL(ISD::AND),// ->18570
/*16106*/     OPC_Scope, 63, /*->16171*/ // 34 children in Scope
/*16108*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16113*/       OPC_MoveChild0,
/*16114*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*16117*/       OPC_RecordChild0, // #0 = $Src
/*16118*/       OPC_CheckChild1Integer, 8, 
/*16120*/       OPC_CheckChild1Type, MVT::i32,
/*16122*/       OPC_MoveParent,
/*16123*/       OPC_CheckType, MVT::i32,
/*16125*/       OPC_Scope, 21, /*->16148*/ // 2 children in Scope
/*16127*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16129*/         OPC_EmitInteger, MVT::i32, 1, 
/*16132*/         OPC_EmitInteger, MVT::i32, 14, 
/*16135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16138*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*16148*/       /*Scope*/ 21, /*->16170*/
/*16149*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16151*/         OPC_EmitInteger, MVT::i32, 1, 
/*16154*/         OPC_EmitInteger, MVT::i32, 14, 
/*16157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16160*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*16170*/       0, /*End of Scope*/
/*16171*/     /*Scope*/ 44, /*->16216*/
/*16172*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16175*/       OPC_MoveChild0,
/*16176*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16179*/       OPC_RecordChild0, // #0 = $Rm
/*16180*/       OPC_RecordChild1, // #1 = $rot
/*16181*/       OPC_MoveChild1,
/*16182*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16185*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16187*/       OPC_CheckType, MVT::i32,
/*16189*/       OPC_MoveParent,
/*16190*/       OPC_MoveParent,
/*16191*/       OPC_CheckType, MVT::i32,
/*16193*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16195*/       OPC_EmitConvertToTarget, 1,
/*16197*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16200*/       OPC_EmitInteger, MVT::i32, 14, 
/*16203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16206*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16216*/     /*Scope*/ 45, /*->16262*/
/*16217*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16221*/       OPC_MoveChild0,
/*16222*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16225*/       OPC_RecordChild0, // #0 = $Rm
/*16226*/       OPC_RecordChild1, // #1 = $rot
/*16227*/       OPC_MoveChild1,
/*16228*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16231*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16233*/       OPC_CheckType, MVT::i32,
/*16235*/       OPC_MoveParent,
/*16236*/       OPC_MoveParent,
/*16237*/       OPC_CheckType, MVT::i32,
/*16239*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16241*/       OPC_EmitConvertToTarget, 1,
/*16243*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16246*/       OPC_EmitInteger, MVT::i32, 14, 
/*16249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16252*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16262*/     /*Scope*/ 46, /*->16309*/
/*16263*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16268*/       OPC_MoveChild0,
/*16269*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16272*/       OPC_RecordChild0, // #0 = $Rm
/*16273*/       OPC_RecordChild1, // #1 = $rot
/*16274*/       OPC_MoveChild1,
/*16275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16278*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16280*/       OPC_CheckType, MVT::i32,
/*16282*/       OPC_MoveParent,
/*16283*/       OPC_MoveParent,
/*16284*/       OPC_CheckType, MVT::i32,
/*16286*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16288*/       OPC_EmitConvertToTarget, 1,
/*16290*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16293*/       OPC_EmitInteger, MVT::i32, 14, 
/*16296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16299*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16309*/     /*Scope*/ 44, /*->16354*/
/*16310*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16313*/       OPC_MoveChild0,
/*16314*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16317*/       OPC_RecordChild0, // #0 = $Rm
/*16318*/       OPC_RecordChild1, // #1 = $rot
/*16319*/       OPC_MoveChild1,
/*16320*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16323*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16325*/       OPC_CheckType, MVT::i32,
/*16327*/       OPC_MoveParent,
/*16328*/       OPC_MoveParent,
/*16329*/       OPC_CheckType, MVT::i32,
/*16331*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16333*/       OPC_EmitConvertToTarget, 1,
/*16335*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16338*/       OPC_EmitInteger, MVT::i32, 14, 
/*16341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16344*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16354*/     /*Scope*/ 45, /*->16400*/
/*16355*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16359*/       OPC_MoveChild0,
/*16360*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16363*/       OPC_RecordChild0, // #0 = $Rm
/*16364*/       OPC_RecordChild1, // #1 = $rot
/*16365*/       OPC_MoveChild1,
/*16366*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16369*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16371*/       OPC_CheckType, MVT::i32,
/*16373*/       OPC_MoveParent,
/*16374*/       OPC_MoveParent,
/*16375*/       OPC_CheckType, MVT::i32,
/*16377*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16379*/       OPC_EmitConvertToTarget, 1,
/*16381*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16384*/       OPC_EmitInteger, MVT::i32, 14, 
/*16387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16390*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16400*/     /*Scope*/ 46, /*->16447*/
/*16401*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16406*/       OPC_MoveChild0,
/*16407*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*16410*/       OPC_RecordChild0, // #0 = $Rm
/*16411*/       OPC_RecordChild1, // #1 = $rot
/*16412*/       OPC_MoveChild1,
/*16413*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16416*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*16418*/       OPC_CheckType, MVT::i32,
/*16420*/       OPC_MoveParent,
/*16421*/       OPC_MoveParent,
/*16422*/       OPC_CheckType, MVT::i32,
/*16424*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16426*/       OPC_EmitConvertToTarget, 1,
/*16428*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*16431*/       OPC_EmitInteger, MVT::i32, 14, 
/*16434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16437*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*16447*/     /*Scope*/ 27, /*->16475*/
/*16448*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16451*/       OPC_RecordChild0, // #0 = $Src
/*16452*/       OPC_CheckType, MVT::i32,
/*16454*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16456*/       OPC_EmitInteger, MVT::i32, 0, 
/*16459*/       OPC_EmitInteger, MVT::i32, 14, 
/*16462*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16465*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*16475*/     /*Scope*/ 28, /*->16504*/
/*16476*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16480*/       OPC_RecordChild0, // #0 = $Src
/*16481*/       OPC_CheckType, MVT::i32,
/*16483*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16485*/       OPC_EmitInteger, MVT::i32, 0, 
/*16488*/       OPC_EmitInteger, MVT::i32, 14, 
/*16491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16494*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*16504*/     /*Scope*/ 29, /*->16534*/
/*16505*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16510*/       OPC_RecordChild0, // #0 = $Src
/*16511*/       OPC_CheckType, MVT::i32,
/*16513*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*16515*/       OPC_EmitInteger, MVT::i32, 0, 
/*16518*/       OPC_EmitInteger, MVT::i32, 14, 
/*16521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16524*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*16534*/     /*Scope*/ 27, /*->16562*/
/*16535*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16538*/       OPC_RecordChild0, // #0 = $Rm
/*16539*/       OPC_CheckType, MVT::i32,
/*16541*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16543*/       OPC_EmitInteger, MVT::i32, 0, 
/*16546*/       OPC_EmitInteger, MVT::i32, 14, 
/*16549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16552*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*16562*/     /*Scope*/ 28, /*->16591*/
/*16563*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16567*/       OPC_RecordChild0, // #0 = $Rm
/*16568*/       OPC_CheckType, MVT::i32,
/*16570*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16572*/       OPC_EmitInteger, MVT::i32, 0, 
/*16575*/       OPC_EmitInteger, MVT::i32, 14, 
/*16578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16581*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTH), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*16591*/     /*Scope*/ 29, /*->16621*/
/*16592*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*16597*/       OPC_RecordChild0, // #0 = $Rm
/*16598*/       OPC_CheckType, MVT::i32,
/*16600*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*16602*/       OPC_EmitInteger, MVT::i32, 0, 
/*16605*/       OPC_EmitInteger, MVT::i32, 14, 
/*16608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16611*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UXTB16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*16621*/     /*Scope*/ 47, /*->16669*/
/*16622*/       OPC_RecordChild0, // #0 = $Rn
/*16623*/       OPC_MoveChild1,
/*16624*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16627*/       OPC_RecordChild0, // #1 = $shift
/*16628*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16639*/       OPC_MoveParent,
/*16640*/       OPC_CheckType, MVT::i32,
/*16642*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16644*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*16647*/       OPC_EmitInteger, MVT::i32, 14, 
/*16650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16656*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16669*/     /*Scope*/ 39, /*->16709*/
/*16670*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16673*/       OPC_MoveChild0,
/*16674*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16677*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16678*/       OPC_CheckFoldableChainNode,
/*16679*/       OPC_CheckChild1Integer, 41|128,3/*425*/, 
/*16682*/       OPC_RecordChild2, // #1 = $addr
/*16683*/       OPC_CheckChild2Type, MVT::i32,
/*16685*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*16687*/       OPC_MoveParent,
/*16688*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16690*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16693*/       OPC_EmitMergeInputChains1_0,
/*16694*/       OPC_EmitInteger, MVT::i32, 14, 
/*16697*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16700*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 425:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*16709*/     /*Scope*/ 40, /*->16750*/
/*16710*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16714*/       OPC_MoveChild0,
/*16715*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16718*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16719*/       OPC_CheckFoldableChainNode,
/*16720*/       OPC_CheckChild1Integer, 41|128,3/*425*/, 
/*16723*/       OPC_RecordChild2, // #1 = $addr
/*16724*/       OPC_CheckChild2Type, MVT::i32,
/*16726*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*16728*/       OPC_MoveParent,
/*16729*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*16731*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16734*/       OPC_EmitMergeInputChains1_0,
/*16735*/       OPC_EmitInteger, MVT::i32, 14, 
/*16738*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16741*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 425:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*16750*/     /*Scope*/ 39, /*->16790*/
/*16751*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*16754*/       OPC_MoveChild0,
/*16755*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16758*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16759*/       OPC_CheckFoldableChainNode,
/*16760*/       OPC_CheckChild1Integer, 35|128,3/*419*/, 
/*16763*/       OPC_RecordChild2, // #1 = $addr
/*16764*/       OPC_CheckChild2Type, MVT::i32,
/*16766*/       OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*16768*/       OPC_MoveParent,
/*16769*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16771*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16774*/       OPC_EmitMergeInputChains1_0,
/*16775*/       OPC_EmitInteger, MVT::i32, 14, 
/*16778*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16781*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 419:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*16790*/     /*Scope*/ 40, /*->16831*/
/*16791*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*16795*/       OPC_MoveChild0,
/*16796*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*16799*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*16800*/       OPC_CheckFoldableChainNode,
/*16801*/       OPC_CheckChild1Integer, 35|128,3/*419*/, 
/*16804*/       OPC_RecordChild2, // #1 = $addr
/*16805*/       OPC_CheckChild2Type, MVT::i32,
/*16807*/       OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*16809*/       OPC_MoveParent,
/*16810*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*16812*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*16815*/       OPC_EmitMergeInputChains1_0,
/*16816*/       OPC_EmitInteger, MVT::i32, 14, 
/*16819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16822*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 419:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*16831*/     /*Scope*/ 47, /*->16879*/
/*16832*/       OPC_MoveChild0,
/*16833*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16836*/       OPC_RecordChild0, // #0 = $shift
/*16837*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16848*/       OPC_MoveParent,
/*16849*/       OPC_RecordChild1, // #1 = $Rn
/*16850*/       OPC_CheckType, MVT::i32,
/*16852*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16854*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*16857*/       OPC_EmitInteger, MVT::i32, 14, 
/*16860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16863*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16866*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsr), 0,
                    MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*16879*/     /*Scope*/ 76, /*->16956*/
/*16880*/       OPC_RecordChild0, // #0 = $Rn
/*16881*/       OPC_MoveChild1,
/*16882*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16885*/       OPC_RecordChild0, // #1 = $shift
/*16886*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16897*/       OPC_MoveParent,
/*16898*/       OPC_CheckType, MVT::i32,
/*16900*/       OPC_Scope, 26, /*->16928*/ // 2 children in Scope
/*16902*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16904*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*16907*/         OPC_EmitInteger, MVT::i32, 14, 
/*16910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16916*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*16928*/       /*Scope*/ 26, /*->16955*/
/*16929*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*16931*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*16934*/         OPC_EmitInteger, MVT::i32, 14, 
/*16937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16943*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16955*/       0, /*End of Scope*/
/*16956*/     /*Scope*/ 76, /*->17033*/
/*16957*/       OPC_MoveChild0,
/*16958*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16961*/       OPC_RecordChild0, // #0 = $shift
/*16962*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*16973*/       OPC_MoveParent,
/*16974*/       OPC_RecordChild1, // #1 = $Rn
/*16975*/       OPC_CheckType, MVT::i32,
/*16977*/       OPC_Scope, 26, /*->17005*/ // 2 children in Scope
/*16979*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*16981*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*16984*/         OPC_EmitInteger, MVT::i32, 14, 
/*16987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16993*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrsi), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17005*/       /*Scope*/ 26, /*->17032*/
/*17006*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17008*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17011*/         OPC_EmitInteger, MVT::i32, 14, 
/*17014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17020*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrs), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17032*/       0, /*End of Scope*/
/*17033*/     /*Scope*/ 84|128,1/*212*/, /*->17247*/
/*17035*/       OPC_RecordChild0, // #0 = $Rn
/*17036*/       OPC_Scope, 30, /*->17068*/ // 4 children in Scope
/*17038*/         OPC_RecordChild1, // #1 = $shift
/*17039*/         OPC_CheckType, MVT::i32,
/*17041*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17043*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*17046*/         OPC_EmitInteger, MVT::i32, 14, 
/*17049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17055*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17068*/       /*Scope*/ 95, /*->17164*/
/*17069*/         OPC_MoveChild1,
/*17070*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17073*/         OPC_RecordChild0, // #1 = $imm
/*17074*/         OPC_MoveChild0,
/*17075*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17078*/         OPC_Scope, 41, /*->17121*/ // 2 children in Scope
/*17080*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17082*/           OPC_MoveParent,
/*17083*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17094*/           OPC_MoveParent,
/*17095*/           OPC_CheckType, MVT::i32,
/*17097*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17099*/           OPC_EmitConvertToTarget, 1,
/*17101*/           OPC_EmitInteger, MVT::i32, 14, 
/*17104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17110*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17121*/         /*Scope*/ 41, /*->17163*/
/*17122*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*17124*/           OPC_MoveParent,
/*17125*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17136*/           OPC_MoveParent,
/*17137*/           OPC_CheckType, MVT::i32,
/*17139*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17141*/           OPC_EmitConvertToTarget, 1,
/*17143*/           OPC_EmitInteger, MVT::i32, 14, 
/*17146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17152*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17163*/         0, /*End of Scope*/
/*17164*/       /*Scope*/ 30, /*->17195*/
/*17165*/         OPC_RecordChild1, // #1 = $Rn
/*17166*/         OPC_CheckType, MVT::i32,
/*17168*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17170*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*17173*/         OPC_EmitInteger, MVT::i32, 14, 
/*17176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17182*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsr), 0,
                      MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*17195*/       /*Scope*/ 50, /*->17246*/
/*17196*/         OPC_MoveChild1,
/*17197*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17200*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17211*/         OPC_RecordChild1, // #1 = $imm
/*17212*/         OPC_MoveChild1,
/*17213*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17216*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17218*/         OPC_MoveParent,
/*17219*/         OPC_MoveParent,
/*17220*/         OPC_CheckType, MVT::i32,
/*17222*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17224*/         OPC_EmitConvertToTarget, 1,
/*17226*/         OPC_EmitInteger, MVT::i32, 14, 
/*17229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17235*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17246*/       0, /*End of Scope*/
/*17247*/     /*Scope*/ 102, /*->17350*/
/*17248*/       OPC_MoveChild0,
/*17249*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17252*/       OPC_Scope, 47, /*->17301*/ // 2 children in Scope
/*17254*/         OPC_RecordChild0, // #0 = $imm
/*17255*/         OPC_MoveChild0,
/*17256*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17259*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17261*/         OPC_MoveParent,
/*17262*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17273*/         OPC_MoveParent,
/*17274*/         OPC_RecordChild1, // #1 = $Rn
/*17275*/         OPC_CheckType, MVT::i32,
/*17277*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17279*/         OPC_EmitConvertToTarget, 0,
/*17281*/         OPC_EmitInteger, MVT::i32, 14, 
/*17284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17290*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17301*/       /*Scope*/ 47, /*->17349*/
/*17302*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17313*/         OPC_RecordChild1, // #0 = $imm
/*17314*/         OPC_MoveChild1,
/*17315*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17318*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17320*/         OPC_MoveParent,
/*17321*/         OPC_MoveParent,
/*17322*/         OPC_RecordChild1, // #1 = $Rn
/*17323*/         OPC_CheckType, MVT::i32,
/*17325*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17327*/         OPC_EmitConvertToTarget, 0,
/*17329*/         OPC_EmitInteger, MVT::i32, 14, 
/*17332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17338*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_mod_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17349*/       0, /*End of Scope*/
/*17350*/     /*Scope*/ 51, /*->17402*/
/*17351*/       OPC_RecordChild0, // #0 = $Rn
/*17352*/       OPC_MoveChild1,
/*17353*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17356*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17367*/       OPC_RecordChild1, // #1 = $imm
/*17368*/       OPC_MoveChild1,
/*17369*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17372*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*17374*/       OPC_MoveParent,
/*17375*/       OPC_MoveParent,
/*17376*/       OPC_CheckType, MVT::i32,
/*17378*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17380*/       OPC_EmitConvertToTarget, 1,
/*17382*/       OPC_EmitInteger, MVT::i32, 14, 
/*17385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17391*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17402*/     /*Scope*/ 102, /*->17505*/
/*17403*/       OPC_MoveChild0,
/*17404*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17407*/       OPC_Scope, 47, /*->17456*/ // 2 children in Scope
/*17409*/         OPC_RecordChild0, // #0 = $imm
/*17410*/         OPC_MoveChild0,
/*17411*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17414*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*17416*/         OPC_MoveParent,
/*17417*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17428*/         OPC_MoveParent,
/*17429*/         OPC_RecordChild1, // #1 = $Rn
/*17430*/         OPC_CheckType, MVT::i32,
/*17432*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17434*/         OPC_EmitConvertToTarget, 0,
/*17436*/         OPC_EmitInteger, MVT::i32, 14, 
/*17439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17442*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17445*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17456*/       /*Scope*/ 47, /*->17504*/
/*17457*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17468*/         OPC_RecordChild1, // #0 = $imm
/*17469*/         OPC_MoveChild1,
/*17470*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17473*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*17475*/         OPC_MoveParent,
/*17476*/         OPC_MoveParent,
/*17477*/         OPC_RecordChild1, // #1 = $Rn
/*17478*/         OPC_CheckType, MVT::i32,
/*17480*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17482*/         OPC_EmitConvertToTarget, 0,
/*17484*/         OPC_EmitInteger, MVT::i32, 14, 
/*17487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17493*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*17504*/       0, /*End of Scope*/
/*17505*/     /*Scope*/ 80|128,1/*208*/, /*->17715*/
/*17507*/       OPC_RecordChild0, // #0 = $Rn
/*17508*/       OPC_Scope, 113, /*->17623*/ // 2 children in Scope
/*17510*/         OPC_RecordChild1, // #1 = $shift
/*17511*/         OPC_CheckType, MVT::i32,
/*17513*/         OPC_Scope, 26, /*->17541*/ // 4 children in Scope
/*17515*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17517*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*17520*/           OPC_EmitInteger, MVT::i32, 14, 
/*17523*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17529*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17541*/         /*Scope*/ 26, /*->17568*/
/*17542*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17544*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17547*/           OPC_EmitInteger, MVT::i32, 14, 
/*17550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17556*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17568*/         /*Scope*/ 26, /*->17595*/
/*17569*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17571*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*17574*/           OPC_EmitInteger, MVT::i32, 14, 
/*17577*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17583*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*17595*/         /*Scope*/ 26, /*->17622*/
/*17596*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17598*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*17601*/           OPC_EmitInteger, MVT::i32, 14, 
/*17604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17607*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17610*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*17622*/         0, /*End of Scope*/
/*17623*/       /*Scope*/ 90, /*->17714*/
/*17624*/         OPC_MoveChild1,
/*17625*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17628*/         OPC_RecordChild0, // #1 = $Rm
/*17629*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17640*/         OPC_MoveParent,
/*17641*/         OPC_CheckType, MVT::i32,
/*17643*/         OPC_Scope, 22, /*->17667*/ // 3 children in Scope
/*17645*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17647*/           OPC_EmitInteger, MVT::i32, 14, 
/*17650*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17653*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17656*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17667*/         /*Scope*/ 22, /*->17690*/
/*17668*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17670*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17673*/           OPC_EmitInteger, MVT::i32, 14, 
/*17676*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17679*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17690*/         /*Scope*/ 22, /*->17713*/
/*17691*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17693*/           OPC_EmitInteger, MVT::i32, 14, 
/*17696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17702*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17713*/         0, /*End of Scope*/
/*17714*/       0, /*End of Scope*/
/*17715*/     /*Scope*/ 91, /*->17807*/
/*17716*/       OPC_MoveChild0,
/*17717*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*17720*/       OPC_RecordChild0, // #0 = $Rm
/*17721*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*17732*/       OPC_MoveParent,
/*17733*/       OPC_RecordChild1, // #1 = $Rn
/*17734*/       OPC_CheckType, MVT::i32,
/*17736*/       OPC_Scope, 22, /*->17760*/ // 3 children in Scope
/*17738*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17740*/         OPC_EmitInteger, MVT::i32, 14, 
/*17743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17749*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17760*/       /*Scope*/ 22, /*->17783*/
/*17761*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17763*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17766*/         OPC_EmitInteger, MVT::i32, 14, 
/*17769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17772*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBIC), 0,
                      MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17783*/       /*Scope*/ 22, /*->17806*/
/*17784*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17786*/         OPC_EmitInteger, MVT::i32, 14, 
/*17789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17795*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICrr), 0,
                      MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17806*/       0, /*End of Scope*/
/*17807*/     /*Scope*/ 23, /*->17831*/
/*17808*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*17811*/       OPC_RecordChild0, // #0 = $Rm
/*17812*/       OPC_CheckType, MVT::i32,
/*17814*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17816*/       OPC_EmitInteger, MVT::i32, 14, 
/*17819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17822*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTB), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*17831*/     /*Scope*/ 24, /*->17856*/
/*17832*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*17836*/       OPC_RecordChild0, // #0 = $Rm
/*17837*/       OPC_CheckType, MVT::i32,
/*17839*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17841*/       OPC_EmitInteger, MVT::i32, 14, 
/*17844*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17847*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tUXTH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*17856*/     /*Scope*/ 49|128,3/*433*/, /*->18291*/
/*17858*/       OPC_RecordChild0, // #0 = $src
/*17859*/       OPC_Scope, 37, /*->17898*/ // 4 children in Scope
/*17861*/         OPC_RecordChild1, // #1 = $imm
/*17862*/         OPC_MoveChild1,
/*17863*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17866*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*17868*/         OPC_MoveParent,
/*17869*/         OPC_CheckType, MVT::i32,
/*17871*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17873*/         OPC_EmitConvertToTarget, 1,
/*17875*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*17878*/         OPC_EmitInteger, MVT::i32, 14, 
/*17881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17887*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*17898*/       /*Scope*/ 41, /*->17940*/
/*17899*/         OPC_MoveChild0,
/*17900*/         OPC_CheckPredicate, 25, // Predicate_top16Zero
/*17902*/         OPC_MoveParent,
/*17903*/         OPC_RecordChild1, // #1 = $imm
/*17904*/         OPC_MoveChild1,
/*17905*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17908*/         OPC_CheckPredicate, 26, // Predicate_t2_so_imm_notSext
/*17910*/         OPC_MoveParent,
/*17911*/         OPC_CheckType, MVT::i32,
/*17913*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17915*/         OPC_EmitConvertToTarget, 1,
/*17917*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*17920*/         OPC_EmitInteger, MVT::i32, 14, 
/*17923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17926*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17929*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BICri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*17940*/       /*Scope*/ 102|128,1/*230*/, /*->18172*/
/*17942*/         OPC_RecordChild1, // #1 = $imm
/*17943*/         OPC_Scope, 23|128,1/*151*/, /*->18097*/ // 2 children in Scope
/*17946*/           OPC_MoveChild1,
/*17947*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17950*/           OPC_Scope, 29, /*->17981*/ // 5 children in Scope
/*17952*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*17954*/             OPC_MoveParent,
/*17955*/             OPC_CheckType, MVT::i32,
/*17957*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*17959*/             OPC_EmitConvertToTarget, 1,
/*17961*/             OPC_EmitInteger, MVT::i32, 14, 
/*17964*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17967*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17970*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*17981*/           /*Scope*/ 25, /*->18007*/
/*17982*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*17984*/             OPC_MoveParent,
/*17985*/             OPC_CheckType, MVT::i32,
/*17987*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*17989*/             OPC_EmitConvertToTarget, 1,
/*17991*/             OPC_EmitInteger, MVT::i32, 14, 
/*17994*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17997*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*18007*/           /*Scope*/ 32, /*->18040*/
/*18008*/             OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*18010*/             OPC_MoveParent,
/*18011*/             OPC_CheckType, MVT::i32,
/*18013*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18015*/             OPC_EmitConvertToTarget, 1,
/*18017*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*18020*/             OPC_EmitInteger, MVT::i32, 14, 
/*18023*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18026*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18029*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::BICri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*18040*/           /*Scope*/ 29, /*->18070*/
/*18041*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*18043*/             OPC_MoveParent,
/*18044*/             OPC_CheckType, MVT::i32,
/*18046*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18048*/             OPC_EmitConvertToTarget, 1,
/*18050*/             OPC_EmitInteger, MVT::i32, 14, 
/*18053*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18056*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18059*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*18070*/           /*Scope*/ 25, /*->18096*/
/*18071*/             OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*18073*/             OPC_MoveParent,
/*18074*/             OPC_CheckType, MVT::i32,
/*18076*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18078*/             OPC_EmitConvertToTarget, 1,
/*18080*/             OPC_EmitInteger, MVT::i32, 14, 
/*18083*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18086*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFC), 0,
                          MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*18096*/           0, /*End of Scope*/
/*18097*/         /*Scope*/ 73, /*->18171*/
/*18098*/           OPC_CheckType, MVT::i32,
/*18100*/           OPC_Scope, 22, /*->18124*/ // 3 children in Scope
/*18102*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18104*/             OPC_EmitInteger, MVT::i32, 14, 
/*18107*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18110*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18113*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*18124*/           /*Scope*/ 22, /*->18147*/
/*18125*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18127*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18130*/             OPC_EmitInteger, MVT::i32, 14, 
/*18133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18136*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tAND), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18147*/           /*Scope*/ 22, /*->18170*/
/*18148*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18150*/             OPC_EmitInteger, MVT::i32, 14, 
/*18153*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18156*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18159*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ANDrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18170*/           0, /*End of Scope*/
/*18171*/         0, /*End of Scope*/
/*18172*/       /*Scope*/ 117, /*->18290*/
/*18173*/         OPC_MoveChild1,
/*18174*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18177*/         OPC_Scope, 68, /*->18247*/ // 2 children in Scope
/*18179*/           OPC_RecordChild0, // #1 = $Vm
/*18180*/           OPC_MoveChild1,
/*18181*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18184*/           OPC_MoveChild0,
/*18185*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18188*/           OPC_MoveChild0,
/*18189*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18192*/           OPC_MoveParent,
/*18193*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18195*/           OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->18221
/*18198*/             OPC_MoveParent,
/*18199*/             OPC_MoveParent,
/*18200*/             OPC_MoveParent,
/*18201*/             OPC_CheckType, MVT::v2i32,
/*18203*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18205*/             OPC_EmitInteger, MVT::i32, 14, 
/*18208*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18211*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18221*/           /*SwitchType*/ 23, MVT::v16i8,// ->18246
/*18223*/             OPC_MoveParent,
/*18224*/             OPC_MoveParent,
/*18225*/             OPC_MoveParent,
/*18226*/             OPC_CheckType, MVT::v4i32,
/*18228*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18230*/             OPC_EmitInteger, MVT::i32, 14, 
/*18233*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18236*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18246*/           0, // EndSwitchType
/*18247*/         /*Scope*/ 41, /*->18289*/
/*18248*/           OPC_MoveChild0,
/*18249*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18252*/           OPC_MoveChild0,
/*18253*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18256*/           OPC_MoveChild0,
/*18257*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18260*/           OPC_MoveParent,
/*18261*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18263*/           OPC_CheckType, MVT::v8i8,
/*18265*/           OPC_MoveParent,
/*18266*/           OPC_MoveParent,
/*18267*/           OPC_RecordChild1, // #1 = $Vm
/*18268*/           OPC_MoveParent,
/*18269*/           OPC_CheckType, MVT::v2i32,
/*18271*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18273*/           OPC_EmitInteger, MVT::i32, 14, 
/*18276*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18279*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18289*/         0, /*End of Scope*/
/*18290*/       0, /*End of Scope*/
/*18291*/     /*Scope*/ 92, /*->18384*/
/*18292*/       OPC_MoveChild0,
/*18293*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18296*/       OPC_Scope, 42, /*->18340*/ // 2 children in Scope
/*18298*/         OPC_RecordChild0, // #0 = $Vm
/*18299*/         OPC_MoveChild1,
/*18300*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18303*/         OPC_MoveChild0,
/*18304*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18307*/         OPC_MoveChild0,
/*18308*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18311*/         OPC_MoveParent,
/*18312*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18314*/         OPC_CheckType, MVT::v8i8,
/*18316*/         OPC_MoveParent,
/*18317*/         OPC_MoveParent,
/*18318*/         OPC_MoveParent,
/*18319*/         OPC_RecordChild1, // #1 = $Vn
/*18320*/         OPC_CheckType, MVT::v2i32,
/*18322*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18324*/         OPC_EmitInteger, MVT::i32, 14, 
/*18327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18330*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18340*/       /*Scope*/ 42, /*->18383*/
/*18341*/         OPC_MoveChild0,
/*18342*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18345*/         OPC_MoveChild0,
/*18346*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18349*/         OPC_MoveChild0,
/*18350*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18353*/         OPC_MoveParent,
/*18354*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18356*/         OPC_CheckType, MVT::v8i8,
/*18358*/         OPC_MoveParent,
/*18359*/         OPC_MoveParent,
/*18360*/         OPC_RecordChild1, // #0 = $Vm
/*18361*/         OPC_MoveParent,
/*18362*/         OPC_RecordChild1, // #1 = $Vn
/*18363*/         OPC_CheckType, MVT::v2i32,
/*18365*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18367*/         OPC_EmitInteger, MVT::i32, 14, 
/*18370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18373*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICd), 0,
                      MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18383*/       0, /*End of Scope*/
/*18384*/     /*Scope*/ 46, /*->18431*/
/*18385*/       OPC_RecordChild0, // #0 = $Vn
/*18386*/       OPC_MoveChild1,
/*18387*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18390*/       OPC_MoveChild0,
/*18391*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18394*/       OPC_MoveChild0,
/*18395*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18398*/       OPC_MoveChild0,
/*18399*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18402*/       OPC_MoveParent,
/*18403*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18405*/       OPC_CheckType, MVT::v16i8,
/*18407*/       OPC_MoveParent,
/*18408*/       OPC_MoveParent,
/*18409*/       OPC_RecordChild1, // #1 = $Vm
/*18410*/       OPC_MoveParent,
/*18411*/       OPC_CheckType, MVT::v4i32,
/*18413*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18415*/       OPC_EmitInteger, MVT::i32, 14, 
/*18418*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18421*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18431*/     /*Scope*/ 92, /*->18524*/
/*18432*/       OPC_MoveChild0,
/*18433*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18436*/       OPC_Scope, 42, /*->18480*/ // 2 children in Scope
/*18438*/         OPC_RecordChild0, // #0 = $Vm
/*18439*/         OPC_MoveChild1,
/*18440*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18443*/         OPC_MoveChild0,
/*18444*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18447*/         OPC_MoveChild0,
/*18448*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18451*/         OPC_MoveParent,
/*18452*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18454*/         OPC_CheckType, MVT::v16i8,
/*18456*/         OPC_MoveParent,
/*18457*/         OPC_MoveParent,
/*18458*/         OPC_MoveParent,
/*18459*/         OPC_RecordChild1, // #1 = $Vn
/*18460*/         OPC_CheckType, MVT::v4i32,
/*18462*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18464*/         OPC_EmitInteger, MVT::i32, 14, 
/*18467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18470*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18480*/       /*Scope*/ 42, /*->18523*/
/*18481*/         OPC_MoveChild0,
/*18482*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*18485*/         OPC_MoveChild0,
/*18486*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*18489*/         OPC_MoveChild0,
/*18490*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*18493*/         OPC_MoveParent,
/*18494*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*18496*/         OPC_CheckType, MVT::v16i8,
/*18498*/         OPC_MoveParent,
/*18499*/         OPC_MoveParent,
/*18500*/         OPC_RecordChild1, // #0 = $Vm
/*18501*/         OPC_MoveParent,
/*18502*/         OPC_RecordChild1, // #1 = $Vn
/*18503*/         OPC_CheckType, MVT::v4i32,
/*18505*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18507*/         OPC_EmitInteger, MVT::i32, 14, 
/*18510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18513*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICq), 0,
                      MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18523*/       0, /*End of Scope*/
/*18524*/     /*Scope*/ 44, /*->18569*/
/*18525*/       OPC_RecordChild0, // #0 = $Vn
/*18526*/       OPC_RecordChild1, // #1 = $Vm
/*18527*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->18548
/*18530*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18532*/         OPC_EmitInteger, MVT::i32, 14, 
/*18535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18538*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18548*/       /*SwitchType*/ 18, MVT::v4i32,// ->18568
/*18550*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18552*/         OPC_EmitInteger, MVT::i32, 14, 
/*18555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18558*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VANDq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18568*/       0, // EndSwitchType
/*18569*/     0, /*End of Scope*/
/*18570*/   /*SwitchOpcode*/ 79|128,2/*335*/, TARGET_VAL(ISD::SRL),// ->18909
/*18574*/     OPC_Scope, 18|128,1/*146*/, /*->18723*/ // 3 children in Scope
/*18577*/       OPC_MoveChild0,
/*18578*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18581*/       OPC_MoveChild0,
/*18582*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*18585*/       OPC_RecordMemRef,
/*18586*/       OPC_RecordNode, // #0 = 'ld' chained node
/*18587*/       OPC_CheckFoldableChainNode,
/*18588*/       OPC_RecordChild1, // #1 = $addr
/*18589*/       OPC_CheckChild1Type, MVT::i32,
/*18591*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*18593*/       OPC_CheckPredicate, 30, // Predicate_extload
/*18595*/       OPC_CheckPredicate, 31, // Predicate_extloadi16
/*18597*/       OPC_MoveParent,
/*18598*/       OPC_MoveParent,
/*18599*/       OPC_CheckChild1Integer, 16, 
/*18601*/       OPC_CheckChild1Type, MVT::i32,
/*18603*/       OPC_CheckType, MVT::i32,
/*18605*/       OPC_Scope, 38, /*->18645*/ // 2 children in Scope
/*18607*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18609*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*18612*/         OPC_EmitMergeInputChains1_0,
/*18613*/         OPC_EmitInteger, MVT::i32, 14, 
/*18616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18619*/         OPC_EmitNode1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*18630*/         OPC_EmitInteger, MVT::i32, 14, 
/*18633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18636*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                      MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*18645*/       /*Scope*/ 76, /*->18722*/
/*18646*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18648*/         OPC_Scope, 35, /*->18685*/ // 2 children in Scope
/*18650*/           OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*18653*/           OPC_EmitMergeInputChains1_0,
/*18654*/           OPC_EmitInteger, MVT::i32, 14, 
/*18657*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18660*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18670*/           OPC_EmitInteger, MVT::i32, 14, 
/*18673*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18676*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*18685*/         /*Scope*/ 35, /*->18721*/
/*18686*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*18689*/           OPC_EmitMergeInputChains1_0,
/*18690*/           OPC_EmitInteger, MVT::i32, 14, 
/*18693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18696*/           OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*18706*/           OPC_EmitInteger, MVT::i32, 14, 
/*18709*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18712*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                        MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*18721*/         0, /*End of Scope*/
/*18722*/       0, /*End of Scope*/
/*18723*/     /*Scope*/ 56, /*->18780*/
/*18724*/       OPC_RecordNode, // #0 = $src
/*18725*/       OPC_CheckType, MVT::i32,
/*18727*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18729*/       OPC_Scope, 24, /*->18755*/ // 2 children in Scope
/*18731*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*18734*/         OPC_EmitInteger, MVT::i32, 14, 
/*18737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18743*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*18755*/       /*Scope*/ 23, /*->18779*/
/*18756*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*18759*/         OPC_EmitInteger, MVT::i32, 14, 
/*18762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18768*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*18779*/       0, /*End of Scope*/
/*18780*/     /*Scope*/ 127, /*->18908*/
/*18781*/       OPC_RecordChild0, // #0 = $Rm
/*18782*/       OPC_RecordChild1, // #1 = $imm5
/*18783*/       OPC_Scope, 69, /*->18854*/ // 2 children in Scope
/*18785*/         OPC_MoveChild1,
/*18786*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18789*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*18791*/         OPC_CheckType, MVT::i32,
/*18793*/         OPC_MoveParent,
/*18794*/         OPC_CheckType, MVT::i32,
/*18796*/         OPC_Scope, 27, /*->18825*/ // 2 children in Scope
/*18798*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18800*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18803*/           OPC_EmitConvertToTarget, 1,
/*18805*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*18808*/           OPC_EmitInteger, MVT::i32, 14, 
/*18811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18814*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*18825*/         /*Scope*/ 27, /*->18853*/
/*18826*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18828*/           OPC_EmitConvertToTarget, 1,
/*18830*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*18833*/           OPC_EmitInteger, MVT::i32, 14, 
/*18836*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18839*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18842*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*18853*/         0, /*End of Scope*/
/*18854*/       /*Scope*/ 52, /*->18907*/
/*18855*/         OPC_CheckChild1Type, MVT::i32,
/*18857*/         OPC_CheckType, MVT::i32,
/*18859*/         OPC_Scope, 22, /*->18883*/ // 2 children in Scope
/*18861*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18863*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*18866*/           OPC_EmitInteger, MVT::i32, 14, 
/*18869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18872*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*18883*/         /*Scope*/ 22, /*->18906*/
/*18884*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18886*/           OPC_EmitInteger, MVT::i32, 14, 
/*18889*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18892*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18895*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*18906*/         0, /*End of Scope*/
/*18907*/       0, /*End of Scope*/
/*18908*/     0, /*End of Scope*/
/*18909*/   /*SwitchOpcode*/ 114|128,19/*2546*/, TARGET_VAL(ISD::STORE),// ->21459
/*18913*/     OPC_RecordMemRef,
/*18914*/     OPC_RecordNode, // #0 = 'st' chained node
/*18915*/     OPC_Scope, 88|128,3/*472*/, /*->19390*/ // 6 children in Scope
/*18918*/       OPC_MoveChild1,
/*18919*/       OPC_SwitchOpcode /*3 cases */, 12|128,1/*140*/, TARGET_VAL(ISD::SRL),// ->19064
/*18924*/         OPC_MoveChild0,
/*18925*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*18928*/         OPC_RecordChild0, // #1 = $Rn
/*18929*/         OPC_MoveParent,
/*18930*/         OPC_CheckChild1Integer, 16, 
/*18932*/         OPC_CheckChild1Type, MVT::i32,
/*18934*/         OPC_CheckType, MVT::i32,
/*18936*/         OPC_MoveParent,
/*18937*/         OPC_RecordChild2, // #2 = $addr
/*18938*/         OPC_CheckChild2Type, MVT::i32,
/*18940*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*18942*/         OPC_CheckPredicate, 34, // Predicate_truncstore
/*18944*/         OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*18946*/         OPC_Scope, 38, /*->18986*/ // 2 children in Scope
/*18948*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*18950*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*18953*/           OPC_EmitMergeInputChains1_0,
/*18954*/           OPC_EmitInteger, MVT::i32, 14, 
/*18957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18960*/           OPC_EmitNode1, TARGET_VAL(ARM::REV16), 0,
                        MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*18969*/           OPC_EmitInteger, MVT::i32, 14, 
/*18972*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18975*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*18986*/         /*Scope*/ 76, /*->19063*/
/*18987*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*18989*/           OPC_Scope, 35, /*->19026*/ // 2 children in Scope
/*18991*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*18994*/             OPC_EmitMergeInputChains1_0,
/*18995*/             OPC_EmitInteger, MVT::i32, 14, 
/*18998*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19001*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19010*/             OPC_EmitInteger, MVT::i32, 14, 
/*19013*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19016*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*19026*/           /*Scope*/ 35, /*->19062*/
/*19027*/             OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*19030*/             OPC_EmitMergeInputChains1_0,
/*19031*/             OPC_EmitInteger, MVT::i32, 14, 
/*19034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19037*/             OPC_EmitNode1, TARGET_VAL(ARM::tREV16), 0,
                          MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*19046*/             OPC_EmitInteger, MVT::i32, 14, 
/*19049*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19052*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rr:i32:$addr)
/*19062*/           0, /*End of Scope*/
/*19063*/         0, /*End of Scope*/
/*19064*/       /*SwitchOpcode*/ 83|128,1/*211*/, TARGET_VAL(ARMISD::VGETLANEu),// ->19279
/*19068*/         OPC_RecordChild0, // #1 = $Vd
/*19069*/         OPC_Scope, 51, /*->19122*/ // 4 children in Scope
/*19071*/           OPC_CheckChild0Type, MVT::v8i8,
/*19073*/           OPC_RecordChild1, // #2 = $lane
/*19074*/           OPC_MoveChild1,
/*19075*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19078*/           OPC_MoveParent,
/*19079*/           OPC_MoveParent,
/*19080*/           OPC_RecordChild2, // #3 = $Rn
/*19081*/           OPC_RecordChild3, // #4 = $Rm
/*19082*/           OPC_CheckChild3Type, MVT::i32,
/*19084*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19086*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19088*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19090*/           OPC_CheckType, MVT::i32,
/*19092*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19094*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*19097*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*19100*/           OPC_EmitMergeInputChains1_0,
/*19101*/           OPC_EmitConvertToTarget, 2,
/*19103*/           OPC_EmitInteger, MVT::i32, 14, 
/*19106*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19109*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*19122*/         /*Scope*/ 51, /*->19174*/
/*19123*/           OPC_CheckChild0Type, MVT::v4i16,
/*19125*/           OPC_RecordChild1, // #2 = $lane
/*19126*/           OPC_MoveChild1,
/*19127*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19130*/           OPC_MoveParent,
/*19131*/           OPC_MoveParent,
/*19132*/           OPC_RecordChild2, // #3 = $Rn
/*19133*/           OPC_RecordChild3, // #4 = $Rm
/*19134*/           OPC_CheckChild3Type, MVT::i32,
/*19136*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19138*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19140*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19142*/           OPC_CheckType, MVT::i32,
/*19144*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19146*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*19149*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*19152*/           OPC_EmitMergeInputChains1_0,
/*19153*/           OPC_EmitConvertToTarget, 2,
/*19155*/           OPC_EmitInteger, MVT::i32, 14, 
/*19158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19161*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*19174*/         /*Scope*/ 51, /*->19226*/
/*19175*/           OPC_CheckChild0Type, MVT::v16i8,
/*19177*/           OPC_RecordChild1, // #2 = $lane
/*19178*/           OPC_MoveChild1,
/*19179*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19182*/           OPC_MoveParent,
/*19183*/           OPC_MoveParent,
/*19184*/           OPC_RecordChild2, // #3 = $addr
/*19185*/           OPC_RecordChild3, // #4 = $offset
/*19186*/           OPC_CheckChild3Type, MVT::i32,
/*19188*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19190*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19192*/           OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19194*/           OPC_CheckType, MVT::i32,
/*19196*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19198*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*19201*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*19204*/           OPC_EmitMergeInputChains1_0,
/*19205*/           OPC_EmitConvertToTarget, 2,
/*19207*/           OPC_EmitInteger, MVT::i32, 14, 
/*19210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19213*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*19226*/         /*Scope*/ 51, /*->19278*/
/*19227*/           OPC_CheckChild0Type, MVT::v8i16,
/*19229*/           OPC_RecordChild1, // #2 = $lane
/*19230*/           OPC_MoveChild1,
/*19231*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19234*/           OPC_MoveParent,
/*19235*/           OPC_MoveParent,
/*19236*/           OPC_RecordChild2, // #3 = $addr
/*19237*/           OPC_RecordChild3, // #4 = $offset
/*19238*/           OPC_CheckChild3Type, MVT::i32,
/*19240*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19242*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19244*/           OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19246*/           OPC_CheckType, MVT::i32,
/*19248*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19250*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*19253*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*19256*/           OPC_EmitMergeInputChains1_0,
/*19257*/           OPC_EmitConvertToTarget, 2,
/*19259*/           OPC_EmitInteger, MVT::i32, 14, 
/*19262*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19265*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*19278*/         0, /*End of Scope*/
/*19279*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->19389
/*19282*/         OPC_RecordChild0, // #1 = $Vd
/*19283*/         OPC_Scope, 51, /*->19336*/ // 2 children in Scope
/*19285*/           OPC_CheckChild0Type, MVT::v2i32,
/*19287*/           OPC_RecordChild1, // #2 = $lane
/*19288*/           OPC_MoveChild1,
/*19289*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19292*/           OPC_MoveParent,
/*19293*/           OPC_CheckType, MVT::i32,
/*19295*/           OPC_MoveParent,
/*19296*/           OPC_RecordChild2, // #3 = $Rn
/*19297*/           OPC_RecordChild3, // #4 = $Rm
/*19298*/           OPC_CheckChild3Type, MVT::i32,
/*19300*/           OPC_CheckPredicate, 38, // Predicate_istore
/*19302*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*19304*/           OPC_CheckType, MVT::i32,
/*19306*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19308*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*19311*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*19314*/           OPC_EmitMergeInputChains1_0,
/*19315*/           OPC_EmitConvertToTarget, 2,
/*19317*/           OPC_EmitInteger, MVT::i32, 14, 
/*19320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19323*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*19336*/         /*Scope*/ 51, /*->19388*/
/*19337*/           OPC_CheckChild0Type, MVT::v4i32,
/*19339*/           OPC_RecordChild1, // #2 = $lane
/*19340*/           OPC_MoveChild1,
/*19341*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19344*/           OPC_MoveParent,
/*19345*/           OPC_CheckType, MVT::i32,
/*19347*/           OPC_MoveParent,
/*19348*/           OPC_RecordChild2, // #3 = $addr
/*19349*/           OPC_RecordChild3, // #4 = $offset
/*19350*/           OPC_CheckChild3Type, MVT::i32,
/*19352*/           OPC_CheckPredicate, 38, // Predicate_istore
/*19354*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*19356*/           OPC_CheckType, MVT::i32,
/*19358*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19360*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*19363*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*19366*/           OPC_EmitMergeInputChains1_0,
/*19367*/           OPC_EmitConvertToTarget, 2,
/*19369*/           OPC_EmitInteger, MVT::i32, 14, 
/*19372*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19375*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*19388*/         0, /*End of Scope*/
/*19389*/       0, // EndSwitchOpcode
/*19390*/     /*Scope*/ 125|128,1/*253*/, /*->19645*/
/*19392*/       OPC_RecordChild1, // #1 = $src
/*19393*/       OPC_CheckChild1Type, MVT::i32,
/*19395*/       OPC_RecordChild2, // #2 = $addr
/*19396*/       OPC_Scope, 86, /*->19484*/ // 2 children in Scope
/*19398*/         OPC_CheckChild2Type, MVT::i32,
/*19400*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19402*/         OPC_Scope, 24, /*->19428*/ // 2 children in Scope
/*19404*/           OPC_CheckPredicate, 38, // Predicate_store
/*19406*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19408*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*19411*/           OPC_EmitMergeInputChains1_0,
/*19412*/           OPC_EmitInteger, MVT::i32, 14, 
/*19415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19418*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*19428*/         /*Scope*/ 54, /*->19483*/
/*19429*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19431*/           OPC_Scope, 24, /*->19457*/ // 2 children in Scope
/*19433*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19435*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19437*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*19440*/             OPC_EmitMergeInputChains1_0,
/*19441*/             OPC_EmitInteger, MVT::i32, 14, 
/*19444*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19447*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*19457*/           /*Scope*/ 24, /*->19482*/
/*19458*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19460*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19462*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*19465*/             OPC_EmitMergeInputChains1_0,
/*19466*/             OPC_EmitInteger, MVT::i32, 14, 
/*19469*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19472*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*19482*/           0, /*End of Scope*/
/*19483*/         0, /*End of Scope*/
/*19484*/       /*Scope*/ 30|128,1/*158*/, /*->19644*/
/*19486*/         OPC_RecordChild3, // #3 = $offset
/*19487*/         OPC_CheckChild3Type, MVT::i32,
/*19489*/         OPC_CheckType, MVT::i32,
/*19491*/         OPC_Scope, 57, /*->19550*/ // 2 children in Scope
/*19493*/           OPC_CheckPredicate, 38, // Predicate_istore
/*19495*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*19497*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19499*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19502*/           OPC_Scope, 22, /*->19526*/ // 2 children in Scope
/*19504*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*19507*/             OPC_EmitMergeInputChains1_0,
/*19508*/             OPC_EmitInteger, MVT::i32, 14, 
/*19511*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19514*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*19526*/           /*Scope*/ 22, /*->19549*/
/*19527*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*19530*/             OPC_EmitMergeInputChains1_0,
/*19531*/             OPC_EmitInteger, MVT::i32, 14, 
/*19534*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19537*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*19549*/           0, /*End of Scope*/
/*19550*/         /*Scope*/ 92, /*->19643*/
/*19551*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*19553*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*19555*/           OPC_Scope, 55, /*->19612*/ // 2 children in Scope
/*19557*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*19559*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19561*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19564*/             OPC_Scope, 22, /*->19588*/ // 2 children in Scope
/*19566*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*19569*/               OPC_EmitMergeInputChains1_0,
/*19570*/               OPC_EmitInteger, MVT::i32, 14, 
/*19573*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19576*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*19588*/             /*Scope*/ 22, /*->19611*/
/*19589*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*19592*/               OPC_EmitMergeInputChains1_0,
/*19593*/               OPC_EmitInteger, MVT::i32, 14, 
/*19596*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19599*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*19611*/             0, /*End of Scope*/
/*19612*/           /*Scope*/ 29, /*->19642*/
/*19613*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*19615*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19617*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*19620*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*19623*/             OPC_EmitMergeInputChains1_0,
/*19624*/             OPC_EmitInteger, MVT::i32, 14, 
/*19627*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19630*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*19642*/           0, /*End of Scope*/
/*19643*/         0, /*End of Scope*/
/*19644*/       0, /*End of Scope*/
/*19645*/     /*Scope*/ 109|128,2/*365*/, /*->20012*/
/*19647*/       OPC_MoveChild1,
/*19648*/       OPC_SwitchOpcode /*2 cases */, 51|128,1/*179*/, TARGET_VAL(ARMISD::VGETLANEu),// ->19832
/*19653*/         OPC_RecordChild0, // #1 = $Vd
/*19654*/         OPC_Scope, 43, /*->19699*/ // 4 children in Scope
/*19656*/           OPC_CheckChild0Type, MVT::v8i8,
/*19658*/           OPC_RecordChild1, // #2 = $lane
/*19659*/           OPC_MoveChild1,
/*19660*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19663*/           OPC_MoveParent,
/*19664*/           OPC_MoveParent,
/*19665*/           OPC_RecordChild2, // #3 = $Rn
/*19666*/           OPC_CheckChild2Type, MVT::i32,
/*19668*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19670*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19672*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19674*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19676*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19679*/           OPC_EmitMergeInputChains1_0,
/*19680*/           OPC_EmitConvertToTarget, 2,
/*19682*/           OPC_EmitInteger, MVT::i32, 14, 
/*19685*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19688*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*19699*/         /*Scope*/ 43, /*->19743*/
/*19700*/           OPC_CheckChild0Type, MVT::v4i16,
/*19702*/           OPC_RecordChild1, // #2 = $lane
/*19703*/           OPC_MoveChild1,
/*19704*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19707*/           OPC_MoveParent,
/*19708*/           OPC_MoveParent,
/*19709*/           OPC_RecordChild2, // #3 = $Rn
/*19710*/           OPC_CheckChild2Type, MVT::i32,
/*19712*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19714*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19716*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19718*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19720*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19723*/           OPC_EmitMergeInputChains1_0,
/*19724*/           OPC_EmitConvertToTarget, 2,
/*19726*/           OPC_EmitInteger, MVT::i32, 14, 
/*19729*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19732*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*19743*/         /*Scope*/ 43, /*->19787*/
/*19744*/           OPC_CheckChild0Type, MVT::v16i8,
/*19746*/           OPC_RecordChild1, // #2 = $lane
/*19747*/           OPC_MoveChild1,
/*19748*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19751*/           OPC_MoveParent,
/*19752*/           OPC_MoveParent,
/*19753*/           OPC_RecordChild2, // #3 = $addr
/*19754*/           OPC_CheckChild2Type, MVT::i32,
/*19756*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19758*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19760*/           OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*19762*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19764*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19767*/           OPC_EmitMergeInputChains1_0,
/*19768*/           OPC_EmitConvertToTarget, 2,
/*19770*/           OPC_EmitInteger, MVT::i32, 14, 
/*19773*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19776*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*19787*/         /*Scope*/ 43, /*->19831*/
/*19788*/           OPC_CheckChild0Type, MVT::v8i16,
/*19790*/           OPC_RecordChild1, // #2 = $lane
/*19791*/           OPC_MoveChild1,
/*19792*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19795*/           OPC_MoveParent,
/*19796*/           OPC_MoveParent,
/*19797*/           OPC_RecordChild2, // #3 = $addr
/*19798*/           OPC_CheckChild2Type, MVT::i32,
/*19800*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19802*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*19804*/           OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*19806*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19808*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19811*/           OPC_EmitMergeInputChains1_0,
/*19812*/           OPC_EmitConvertToTarget, 2,
/*19814*/           OPC_EmitInteger, MVT::i32, 14, 
/*19817*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19820*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*19831*/         0, /*End of Scope*/
/*19832*/       /*SwitchOpcode*/ 47|128,1/*175*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->20011
/*19836*/         OPC_RecordChild0, // #1 = $Vd
/*19837*/         OPC_Scope, 43, /*->19882*/ // 4 children in Scope
/*19839*/           OPC_CheckChild0Type, MVT::v2i32,
/*19841*/           OPC_RecordChild1, // #2 = $lane
/*19842*/           OPC_MoveChild1,
/*19843*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19846*/           OPC_MoveParent,
/*19847*/           OPC_CheckType, MVT::i32,
/*19849*/           OPC_MoveParent,
/*19850*/           OPC_RecordChild2, // #3 = $Rn
/*19851*/           OPC_CheckChild2Type, MVT::i32,
/*19853*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19855*/           OPC_CheckPredicate, 38, // Predicate_store
/*19857*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19859*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*19862*/           OPC_EmitMergeInputChains1_0,
/*19863*/           OPC_EmitConvertToTarget, 2,
/*19865*/           OPC_EmitInteger, MVT::i32, 14, 
/*19868*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19871*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*19882*/         /*Scope*/ 43, /*->19926*/
/*19883*/           OPC_CheckChild0Type, MVT::v4i32,
/*19885*/           OPC_RecordChild1, // #2 = $lane
/*19886*/           OPC_MoveChild1,
/*19887*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19890*/           OPC_MoveParent,
/*19891*/           OPC_CheckType, MVT::i32,
/*19893*/           OPC_MoveParent,
/*19894*/           OPC_RecordChild2, // #3 = $addr
/*19895*/           OPC_CheckChild2Type, MVT::i32,
/*19897*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19899*/           OPC_CheckPredicate, 38, // Predicate_store
/*19901*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*19903*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19906*/           OPC_EmitMergeInputChains1_0,
/*19907*/           OPC_EmitConvertToTarget, 2,
/*19909*/           OPC_EmitInteger, MVT::i32, 14, 
/*19912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19915*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*19926*/         /*Scope*/ 41, /*->19968*/
/*19927*/           OPC_CheckChild0Type, MVT::v2f32,
/*19929*/           OPC_RecordChild1, // #2 = $lane
/*19930*/           OPC_MoveChild1,
/*19931*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19934*/           OPC_MoveParent,
/*19935*/           OPC_CheckType, MVT::f32,
/*19937*/           OPC_MoveParent,
/*19938*/           OPC_RecordChild2, // #3 = $addr
/*19939*/           OPC_CheckChild2Type, MVT::i32,
/*19941*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19943*/           OPC_CheckPredicate, 38, // Predicate_store
/*19945*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19948*/           OPC_EmitMergeInputChains1_0,
/*19949*/           OPC_EmitConvertToTarget, 2,
/*19951*/           OPC_EmitInteger, MVT::i32, 14, 
/*19954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19957*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*19968*/         /*Scope*/ 41, /*->20010*/
/*19969*/           OPC_CheckChild0Type, MVT::v4f32,
/*19971*/           OPC_RecordChild1, // #2 = $lane
/*19972*/           OPC_MoveChild1,
/*19973*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19976*/           OPC_MoveParent,
/*19977*/           OPC_CheckType, MVT::f32,
/*19979*/           OPC_MoveParent,
/*19980*/           OPC_RecordChild2, // #3 = $addr
/*19981*/           OPC_CheckChild2Type, MVT::i32,
/*19983*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*19985*/           OPC_CheckPredicate, 38, // Predicate_store
/*19987*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*19990*/           OPC_EmitMergeInputChains1_0,
/*19991*/           OPC_EmitConvertToTarget, 2,
/*19993*/           OPC_EmitInteger, MVT::i32, 14, 
/*19996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19999*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*20010*/         0, /*End of Scope*/
/*20011*/       0, // EndSwitchOpcode
/*20012*/     /*Scope*/ 28|128,2/*284*/, /*->20298*/
/*20014*/       OPC_RecordChild1, // #1 = $Rt
/*20015*/       OPC_CheckChild1Type, MVT::i32,
/*20017*/       OPC_RecordChild2, // #2 = $shift
/*20018*/       OPC_Scope, 44|128,1/*172*/, /*->20193*/ // 2 children in Scope
/*20021*/         OPC_CheckChild2Type, MVT::i32,
/*20023*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20025*/         OPC_Scope, 25, /*->20052*/ // 4 children in Scope
/*20027*/           OPC_CheckPredicate, 38, // Predicate_store
/*20029*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20031*/           OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*20034*/           OPC_EmitMergeInputChains1_0,
/*20035*/           OPC_EmitInteger, MVT::i32, 14, 
/*20038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20041*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*20052*/         /*Scope*/ 56, /*->20109*/
/*20053*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20055*/           OPC_Scope, 25, /*->20082*/ // 2 children in Scope
/*20057*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20059*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20061*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*20064*/             OPC_EmitMergeInputChains1_0,
/*20065*/             OPC_EmitInteger, MVT::i32, 14, 
/*20068*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20071*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*20082*/           /*Scope*/ 25, /*->20108*/
/*20083*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20085*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20087*/             OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*20090*/             OPC_EmitMergeInputChains1_0,
/*20091*/             OPC_EmitInteger, MVT::i32, 14, 
/*20094*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20097*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*20108*/           0, /*End of Scope*/
/*20109*/         /*Scope*/ 25, /*->20135*/
/*20110*/           OPC_CheckPredicate, 38, // Predicate_store
/*20112*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20114*/           OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*20117*/           OPC_EmitMergeInputChains1_0,
/*20118*/           OPC_EmitInteger, MVT::i32, 14, 
/*20121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20124*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*20135*/         /*Scope*/ 56, /*->20192*/
/*20136*/           OPC_CheckPredicate, 34, // Predicate_truncstore
/*20138*/           OPC_Scope, 25, /*->20165*/ // 2 children in Scope
/*20140*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20142*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20144*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*20147*/             OPC_EmitMergeInputChains1_0,
/*20148*/             OPC_EmitInteger, MVT::i32, 14, 
/*20151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20154*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*20165*/           /*Scope*/ 25, /*->20191*/
/*20166*/             OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20168*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20170*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*20173*/             OPC_EmitMergeInputChains1_0,
/*20174*/             OPC_EmitInteger, MVT::i32, 14, 
/*20177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20180*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*20191*/           0, /*End of Scope*/
/*20192*/         0, /*End of Scope*/
/*20193*/       /*Scope*/ 103, /*->20297*/
/*20194*/         OPC_RecordChild3, // #3 = $offset
/*20195*/         OPC_CheckChild3Type, MVT::i32,
/*20197*/         OPC_CheckType, MVT::i32,
/*20199*/         OPC_Scope, 30, /*->20231*/ // 2 children in Scope
/*20201*/           OPC_CheckPredicate, 38, // Predicate_istore
/*20203*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*20205*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20207*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*20210*/           OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*20213*/           OPC_EmitMergeInputChains1_0,
/*20214*/           OPC_EmitInteger, MVT::i32, 14, 
/*20217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20220*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                    // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                    // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20231*/         /*Scope*/ 64, /*->20296*/
/*20232*/           OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20234*/           OPC_CheckPredicate, 36, // Predicate_post_truncst
/*20236*/           OPC_Scope, 28, /*->20266*/ // 2 children in Scope
/*20238*/             OPC_CheckPredicate, 35, // Predicate_post_truncsti16
/*20240*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20242*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*20245*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*20248*/             OPC_EmitMergeInputChains1_0,
/*20249*/             OPC_EmitInteger, MVT::i32, 14, 
/*20252*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20255*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                      // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20266*/           /*Scope*/ 28, /*->20295*/
/*20267*/             OPC_CheckPredicate, 37, // Predicate_post_truncsti8
/*20269*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20271*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*20274*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*20277*/             OPC_EmitMergeInputChains1_0,
/*20278*/             OPC_EmitInteger, MVT::i32, 14, 
/*20281*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20284*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                      // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*20295*/           0, /*End of Scope*/
/*20296*/         0, /*End of Scope*/
/*20297*/       0, /*End of Scope*/
/*20298*/     /*Scope*/ 91|128,1/*219*/, /*->20519*/
/*20300*/       OPC_MoveChild1,
/*20301*/       OPC_SwitchOpcode /*2 cases */, 105, TARGET_VAL(ISD::FP_TO_SINT),// ->20410
/*20305*/         OPC_RecordChild0, // #1 = $a
/*20306*/         OPC_CheckType, MVT::i32,
/*20308*/         OPC_Scope, 49, /*->20359*/ // 2 children in Scope
/*20310*/           OPC_CheckChild0Type, MVT::f64,
/*20312*/           OPC_MoveParent,
/*20313*/           OPC_RecordChild2, // #2 = $ptr
/*20314*/           OPC_CheckChild2Type, MVT::i32,
/*20316*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20318*/           OPC_CheckPredicate, 38, // Predicate_store
/*20320*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20322*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*20324*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*20327*/           OPC_EmitMergeInputChains1_0,
/*20328*/           OPC_EmitInteger, MVT::i32, 14, 
/*20331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20334*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20343*/           OPC_EmitInteger, MVT::i32, 14, 
/*20346*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20349*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*20359*/         /*Scope*/ 49, /*->20409*/
/*20360*/           OPC_CheckChild0Type, MVT::f32,
/*20362*/           OPC_MoveParent,
/*20363*/           OPC_RecordChild2, // #2 = $ptr
/*20364*/           OPC_CheckChild2Type, MVT::i32,
/*20366*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20368*/           OPC_CheckPredicate, 38, // Predicate_store
/*20370*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20372*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*20374*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*20377*/           OPC_EmitMergeInputChains1_0,
/*20378*/           OPC_EmitInteger, MVT::i32, 14, 
/*20381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20384*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20393*/           OPC_EmitInteger, MVT::i32, 14, 
/*20396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20399*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_sint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOSIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*20409*/         0, /*End of Scope*/
/*20410*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::FP_TO_UINT),// ->20518
/*20413*/         OPC_RecordChild0, // #1 = $a
/*20414*/         OPC_CheckType, MVT::i32,
/*20416*/         OPC_Scope, 49, /*->20467*/ // 2 children in Scope
/*20418*/           OPC_CheckChild0Type, MVT::f64,
/*20420*/           OPC_MoveParent,
/*20421*/           OPC_RecordChild2, // #2 = $ptr
/*20422*/           OPC_CheckChild2Type, MVT::i32,
/*20424*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20426*/           OPC_CheckPredicate, 38, // Predicate_store
/*20428*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20430*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*20432*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*20435*/           OPC_EmitMergeInputChains1_0,
/*20436*/           OPC_EmitInteger, MVT::i32, 14, 
/*20439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20442*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20451*/           OPC_EmitInteger, MVT::i32, 14, 
/*20454*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20457*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 DPR:f64:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZD:f32 DPR:f64:$a), addrmode5:i32:$ptr)
/*20467*/         /*Scope*/ 49, /*->20517*/
/*20468*/           OPC_CheckChild0Type, MVT::f32,
/*20470*/           OPC_MoveParent,
/*20471*/           OPC_RecordChild2, // #2 = $ptr
/*20472*/           OPC_CheckChild2Type, MVT::i32,
/*20474*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20476*/           OPC_CheckPredicate, 38, // Predicate_store
/*20478*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*20480*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*20482*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$ptr #3 #4
/*20485*/           OPC_EmitMergeInputChains1_0,
/*20486*/           OPC_EmitInteger, MVT::i32, 14, 
/*20489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20492*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*20501*/           OPC_EmitInteger, MVT::i32, 14, 
/*20504*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20507*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 7, 3, 4, 8, 9, 
                    // Src: (st (fp_to_uint:i32 SPR:f32:$a), addrmode5:i32:$ptr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 16
                    // Dst: (VSTRS (VTOUIZS:f32 SPR:f32:$a), addrmode5:i32:$ptr)
/*20517*/         0, /*End of Scope*/
/*20518*/       0, // EndSwitchOpcode
/*20519*/     /*Scope*/ 41|128,7/*937*/, /*->21458*/
/*20521*/       OPC_RecordChild1, // #1 = $Rt
/*20522*/       OPC_Scope, 16|128,5/*656*/, /*->21181*/ // 4 children in Scope
/*20525*/         OPC_CheckChild1Type, MVT::i32,
/*20527*/         OPC_RecordChild2, // #2 = $addr
/*20528*/         OPC_Scope, 127|128,2/*383*/, /*->20914*/ // 3 children in Scope
/*20531*/           OPC_CheckChild2Type, MVT::i32,
/*20533*/           OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*20535*/           OPC_Scope, 24, /*->20561*/ // 6 children in Scope
/*20537*/             OPC_CheckPredicate, 38, // Predicate_store
/*20539*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20541*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*20544*/             OPC_EmitMergeInputChains1_0,
/*20545*/             OPC_EmitInteger, MVT::i32, 14, 
/*20548*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20551*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*20561*/           /*Scope*/ 26, /*->20588*/
/*20562*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20564*/             OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20566*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20568*/             OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*20571*/             OPC_EmitMergeInputChains1_0,
/*20572*/             OPC_EmitInteger, MVT::i32, 14, 
/*20575*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20578*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*20588*/           /*Scope*/ 69, /*->20658*/
/*20589*/             OPC_CheckPredicate, 38, // Predicate_store
/*20591*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20593*/             OPC_Scope, 20, /*->20615*/ // 3 children in Scope
/*20595*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*20598*/               OPC_EmitMergeInputChains1_0,
/*20599*/               OPC_EmitInteger, MVT::i32, 14, 
/*20602*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20605*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*20615*/             /*Scope*/ 20, /*->20636*/
/*20616*/               OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*20619*/               OPC_EmitMergeInputChains1_0,
/*20620*/               OPC_EmitInteger, MVT::i32, 14, 
/*20623*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20626*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*20636*/             /*Scope*/ 20, /*->20657*/
/*20637*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20640*/               OPC_EmitMergeInputChains1_0,
/*20641*/               OPC_EmitInteger, MVT::i32, 14, 
/*20644*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20647*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20657*/             0, /*End of Scope*/
/*20658*/           /*Scope*/ 102, /*->20761*/
/*20659*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20661*/             OPC_Scope, 48, /*->20711*/ // 2 children in Scope
/*20663*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20665*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20667*/               OPC_Scope, 20, /*->20689*/ // 2 children in Scope
/*20669*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*20672*/                 OPC_EmitMergeInputChains1_0,
/*20673*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20676*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20679*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*20689*/               /*Scope*/ 20, /*->20710*/
/*20690*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20693*/                 OPC_EmitMergeInputChains1_0,
/*20694*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20697*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20700*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20710*/               0, /*End of Scope*/
/*20711*/             /*Scope*/ 48, /*->20760*/
/*20712*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20714*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20716*/               OPC_Scope, 20, /*->20738*/ // 2 children in Scope
/*20718*/                 OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*20721*/                 OPC_EmitMergeInputChains1_0,
/*20722*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20725*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20728*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*20738*/               /*Scope*/ 20, /*->20759*/
/*20739*/                 OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectThumbAddrModeRR:$addr #3 #4
/*20742*/                 OPC_EmitMergeInputChains1_0,
/*20743*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20746*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20749*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rr:i32:$addr)
/*20759*/               0, /*End of Scope*/
/*20760*/             0, /*End of Scope*/
/*20761*/           /*Scope*/ 48, /*->20810*/
/*20762*/             OPC_CheckPredicate, 38, // Predicate_store
/*20764*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20766*/             OPC_Scope, 20, /*->20788*/ // 2 children in Scope
/*20768*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20771*/               OPC_EmitMergeInputChains1_0,
/*20772*/               OPC_EmitInteger, MVT::i32, 14, 
/*20775*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20778*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20788*/             /*Scope*/ 20, /*->20809*/
/*20789*/               OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20792*/               OPC_EmitMergeInputChains1_0,
/*20793*/               OPC_EmitInteger, MVT::i32, 14, 
/*20796*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20799*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20809*/             0, /*End of Scope*/
/*20810*/           /*Scope*/ 102, /*->20913*/
/*20811*/             OPC_CheckPredicate, 34, // Predicate_truncstore
/*20813*/             OPC_Scope, 48, /*->20863*/ // 2 children in Scope
/*20815*/               OPC_CheckPredicate, 37, // Predicate_truncstorei8
/*20817*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20819*/               OPC_Scope, 20, /*->20841*/ // 2 children in Scope
/*20821*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20824*/                 OPC_EmitMergeInputChains1_0,
/*20825*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20828*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20831*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20841*/               /*Scope*/ 20, /*->20862*/
/*20842*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20845*/                 OPC_EmitMergeInputChains1_0,
/*20846*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20849*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20852*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20862*/               0, /*End of Scope*/
/*20863*/             /*Scope*/ 48, /*->20912*/
/*20864*/               OPC_CheckPredicate, 35, // Predicate_truncstorei16
/*20866*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20868*/               OPC_Scope, 20, /*->20890*/ // 2 children in Scope
/*20870*/                 OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*20873*/                 OPC_EmitMergeInputChains1_0,
/*20874*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20877*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20880*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*20890*/               /*Scope*/ 20, /*->20911*/
/*20891*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*20894*/                 OPC_EmitMergeInputChains1_0,
/*20895*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20898*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20901*/                 OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*20911*/               0, /*End of Scope*/
/*20912*/             0, /*End of Scope*/
/*20913*/           0, /*End of Scope*/
/*20914*/         /*Scope*/ 108|128,1/*236*/, /*->21152*/
/*20916*/           OPC_RecordChild3, // #3 = $offset
/*20917*/           OPC_CheckChild3Type, MVT::i32,
/*20919*/           OPC_CheckType, MVT::i32,
/*20921*/           OPC_Scope, 54, /*->20977*/ // 4 children in Scope
/*20923*/             OPC_CheckPredicate, 38, // Predicate_istore
/*20925*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*20927*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20929*/             OPC_Scope, 22, /*->20953*/ // 2 children in Scope
/*20931*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20934*/               OPC_EmitMergeInputChains1_0,
/*20935*/               OPC_EmitInteger, MVT::i32, 14, 
/*20938*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20941*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*20953*/             /*Scope*/ 22, /*->20976*/
/*20954*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*20957*/               OPC_EmitMergeInputChains1_0,
/*20958*/               OPC_EmitInteger, MVT::i32, 14, 
/*20961*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20964*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*20976*/             0, /*End of Scope*/
/*20977*/           /*Scope*/ 86, /*->21064*/
/*20978*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*20980*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*20982*/             OPC_Scope, 52, /*->21036*/ // 2 children in Scope
/*20984*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*20986*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20988*/               OPC_Scope, 22, /*->21012*/ // 2 children in Scope
/*20990*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*20993*/                 OPC_EmitMergeInputChains1_0,
/*20994*/                 OPC_EmitInteger, MVT::i32, 14, 
/*20997*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21000*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*21012*/               /*Scope*/ 22, /*->21035*/
/*21013*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*21016*/                 OPC_EmitMergeInputChains1_0,
/*21017*/                 OPC_EmitInteger, MVT::i32, 14, 
/*21020*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21023*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*21035*/               0, /*End of Scope*/
/*21036*/             /*Scope*/ 26, /*->21063*/
/*21037*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*21039*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21041*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*21044*/               OPC_EmitMergeInputChains1_0,
/*21045*/               OPC_EmitInteger, MVT::i32, 14, 
/*21048*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21051*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*21063*/             0, /*End of Scope*/
/*21064*/           /*Scope*/ 27, /*->21092*/
/*21065*/             OPC_CheckPredicate, 38, // Predicate_istore
/*21067*/             OPC_CheckPredicate, 40, // Predicate_pre_store
/*21069*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21071*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*21074*/             OPC_EmitMergeInputChains1_0,
/*21075*/             OPC_EmitInteger, MVT::i32, 14, 
/*21078*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21081*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21092*/           /*Scope*/ 58, /*->21151*/
/*21093*/             OPC_CheckPredicate, 34, // Predicate_itruncstore
/*21095*/             OPC_CheckPredicate, 40, // Predicate_pre_truncst
/*21097*/             OPC_Scope, 25, /*->21124*/ // 2 children in Scope
/*21099*/               OPC_CheckPredicate, 37, // Predicate_pre_truncsti8
/*21101*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21103*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*21106*/               OPC_EmitMergeInputChains1_0,
/*21107*/               OPC_EmitInteger, MVT::i32, 14, 
/*21110*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21113*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21124*/             /*Scope*/ 25, /*->21150*/
/*21125*/               OPC_CheckPredicate, 35, // Predicate_pre_truncsti16
/*21127*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21129*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*21132*/               OPC_EmitMergeInputChains1_0,
/*21133*/               OPC_EmitInteger, MVT::i32, 14, 
/*21136*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21139*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*21150*/             0, /*End of Scope*/
/*21151*/           0, /*End of Scope*/
/*21152*/         /*Scope*/ 27, /*->21180*/
/*21153*/           OPC_CheckChild3Integer, 4, 
/*21155*/           OPC_CheckPredicate, 38, // Predicate_istore
/*21157*/           OPC_CheckPredicate, 36, // Predicate_post_store
/*21159*/           OPC_CheckType, MVT::i32,
/*21161*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21163*/           OPC_EmitMergeInputChains1_0,
/*21164*/           OPC_EmitInteger, MVT::i32, 14, 
/*21167*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21170*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSTMIA_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 1, 
                    // Src: (ist:i32 rGPR:i32:$Rt, rGPR:i32:$Rn, 4:iPTR)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 9
                    // Dst: (tSTMIA_UPD:i32 rGPR:i32:$Rn, rGPR:i32:$Rt)
/*21180*/         0, /*End of Scope*/
/*21181*/       /*Scope*/ 111, /*->21293*/
/*21182*/         OPC_CheckChild1Type, MVT::f64,
/*21184*/         OPC_RecordChild2, // #2 = $addr
/*21185*/         OPC_CheckChild2Type, MVT::i32,
/*21187*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21189*/         OPC_CheckPredicate, 38, // Predicate_store
/*21191*/         OPC_Scope, 24, /*->21217*/ // 4 children in Scope
/*21193*/           OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21195*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*21197*/           OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*21200*/           OPC_EmitMergeInputChains1_0,
/*21201*/           OPC_EmitInteger, MVT::i32, 14, 
/*21204*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21207*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*21217*/         /*Scope*/ 24, /*->21242*/
/*21218*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*21220*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*21222*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21225*/           OPC_EmitMergeInputChains1_0,
/*21226*/           OPC_EmitInteger, MVT::i32, 14, 
/*21229*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21232*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*21242*/         /*Scope*/ 24, /*->21267*/
/*21243*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*21245*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*21247*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21250*/           OPC_EmitMergeInputChains1_0,
/*21251*/           OPC_EmitInteger, MVT::i32, 14, 
/*21254*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21257*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*21267*/         /*Scope*/ 24, /*->21292*/
/*21268*/           OPC_CheckPredicate, 43, // Predicate_non_word_alignedstore
/*21270*/           OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*21272*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21275*/           OPC_EmitMergeInputChains1_0,
/*21276*/           OPC_EmitInteger, MVT::i32, 14, 
/*21279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21282*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*21292*/         0, /*End of Scope*/
/*21293*/       /*Scope*/ 33, /*->21327*/
/*21294*/         OPC_CheckChild1Type, MVT::f32,
/*21296*/         OPC_RecordChild2, // #2 = $addr
/*21297*/         OPC_CheckChild2Type, MVT::i32,
/*21299*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21301*/         OPC_CheckPredicate, 38, // Predicate_store
/*21303*/         OPC_CheckPredicate, 39, // Predicate_alignedstore32
/*21305*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*21307*/         OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*21310*/         OPC_EmitMergeInputChains1_0,
/*21311*/         OPC_EmitInteger, MVT::i32, 14, 
/*21314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21317*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*21327*/       /*Scope*/ 0|128,1/*128*/, /*->21457*/
/*21329*/         OPC_CheckChild1Type, MVT::v2f64,
/*21331*/         OPC_RecordChild2, // #2 = $addr
/*21332*/         OPC_CheckChild2Type, MVT::i32,
/*21334*/         OPC_CheckPredicate, 33, // Predicate_unindexedstore
/*21336*/         OPC_CheckPredicate, 38, // Predicate_store
/*21338*/         OPC_Scope, 22, /*->21362*/ // 5 children in Scope
/*21340*/           OPC_CheckPredicate, 44, // Predicate_dword_alignedstore
/*21342*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21345*/           OPC_EmitMergeInputChains1_0,
/*21346*/           OPC_EmitInteger, MVT::i32, 14, 
/*21349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21352*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*21362*/         /*Scope*/ 24, /*->21387*/
/*21363*/           OPC_CheckPredicate, 45, // Predicate_word_alignedstore
/*21365*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*21367*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21370*/           OPC_EmitMergeInputChains1_0,
/*21371*/           OPC_EmitInteger, MVT::i32, 14, 
/*21374*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21377*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*21387*/         /*Scope*/ 24, /*->21412*/
/*21388*/           OPC_CheckPredicate, 41, // Predicate_hword_alignedstore
/*21390*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*21392*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21395*/           OPC_EmitMergeInputChains1_0,
/*21396*/           OPC_EmitInteger, MVT::i32, 14, 
/*21399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21402*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*21412*/         /*Scope*/ 24, /*->21437*/
/*21413*/           OPC_CheckPredicate, 42, // Predicate_byte_alignedstore
/*21415*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*21417*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*21420*/           OPC_EmitMergeInputChains1_0,
/*21421*/           OPC_EmitInteger, MVT::i32, 14, 
/*21424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21427*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*21437*/         /*Scope*/ 18, /*->21456*/
/*21438*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*21440*/           OPC_EmitMergeInputChains1_0,
/*21441*/           OPC_EmitInteger, MVT::i32, 14, 
/*21444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21447*/           OPC_MorphNodeTo0, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*21456*/         0, /*End of Scope*/
/*21457*/       0, /*End of Scope*/
/*21458*/     0, /*End of Scope*/
/*21459*/   /*SwitchOpcode*/ 3|128,12/*1539*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->23002
/*21463*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*21464*/     OPC_Scope, 111, /*->21577*/ // 22 children in Scope
/*21466*/       OPC_CheckChild1Integer, 20|128,3/*404*/, 
/*21469*/       OPC_RecordChild2, // #1 = $cop
/*21470*/       OPC_MoveChild2,
/*21471*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21474*/       OPC_MoveParent,
/*21475*/       OPC_RecordChild3, // #2 = $opc1
/*21476*/       OPC_MoveChild3,
/*21477*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21480*/       OPC_MoveParent,
/*21481*/       OPC_RecordChild4, // #3 = $CRd
/*21482*/       OPC_MoveChild4,
/*21483*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21486*/       OPC_MoveParent,
/*21487*/       OPC_RecordChild5, // #4 = $CRn
/*21488*/       OPC_MoveChild5,
/*21489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21492*/       OPC_MoveParent,
/*21493*/       OPC_RecordChild6, // #5 = $CRm
/*21494*/       OPC_MoveChild6,
/*21495*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21498*/       OPC_MoveParent,
/*21499*/       OPC_RecordChild7, // #6 = $opc2
/*21500*/       OPC_MoveChild7,
/*21501*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21504*/       OPC_MoveParent,
/*21505*/       OPC_Scope, 34, /*->21541*/ // 2 children in Scope
/*21507*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*21509*/         OPC_EmitMergeInputChains1_0,
/*21510*/         OPC_EmitConvertToTarget, 1,
/*21512*/         OPC_EmitConvertToTarget, 2,
/*21514*/         OPC_EmitConvertToTarget, 3,
/*21516*/         OPC_EmitConvertToTarget, 4,
/*21518*/         OPC_EmitConvertToTarget, 5,
/*21520*/         OPC_EmitConvertToTarget, 6,
/*21522*/         OPC_EmitInteger, MVT::i32, 14, 
/*21525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21528*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 404:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21541*/       /*Scope*/ 34, /*->21576*/
/*21542*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21544*/         OPC_EmitMergeInputChains1_0,
/*21545*/         OPC_EmitConvertToTarget, 1,
/*21547*/         OPC_EmitConvertToTarget, 2,
/*21549*/         OPC_EmitConvertToTarget, 3,
/*21551*/         OPC_EmitConvertToTarget, 4,
/*21553*/         OPC_EmitConvertToTarget, 5,
/*21555*/         OPC_EmitConvertToTarget, 6,
/*21557*/         OPC_EmitInteger, MVT::i32, 14, 
/*21560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21563*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 404:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21576*/       0, /*End of Scope*/
/*21577*/     /*Scope*/ 103, /*->21681*/
/*21578*/       OPC_CheckChild1Integer, 21|128,3/*405*/, 
/*21581*/       OPC_RecordChild2, // #1 = $cop
/*21582*/       OPC_MoveChild2,
/*21583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21586*/       OPC_MoveParent,
/*21587*/       OPC_RecordChild3, // #2 = $opc1
/*21588*/       OPC_MoveChild3,
/*21589*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21592*/       OPC_MoveParent,
/*21593*/       OPC_RecordChild4, // #3 = $CRd
/*21594*/       OPC_MoveChild4,
/*21595*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21598*/       OPC_MoveParent,
/*21599*/       OPC_RecordChild5, // #4 = $CRn
/*21600*/       OPC_MoveChild5,
/*21601*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21604*/       OPC_MoveParent,
/*21605*/       OPC_RecordChild6, // #5 = $CRm
/*21606*/       OPC_MoveChild6,
/*21607*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21610*/       OPC_MoveParent,
/*21611*/       OPC_RecordChild7, // #6 = $opc2
/*21612*/       OPC_MoveChild7,
/*21613*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21616*/       OPC_MoveParent,
/*21617*/       OPC_Scope, 26, /*->21645*/ // 2 children in Scope
/*21619*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*21621*/         OPC_EmitMergeInputChains1_0,
/*21622*/         OPC_EmitConvertToTarget, 1,
/*21624*/         OPC_EmitConvertToTarget, 2,
/*21626*/         OPC_EmitConvertToTarget, 3,
/*21628*/         OPC_EmitConvertToTarget, 4,
/*21630*/         OPC_EmitConvertToTarget, 5,
/*21632*/         OPC_EmitConvertToTarget, 6,
/*21634*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 405:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21645*/       /*Scope*/ 34, /*->21680*/
/*21646*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21648*/         OPC_EmitMergeInputChains1_0,
/*21649*/         OPC_EmitConvertToTarget, 1,
/*21651*/         OPC_EmitConvertToTarget, 2,
/*21653*/         OPC_EmitConvertToTarget, 3,
/*21655*/         OPC_EmitConvertToTarget, 4,
/*21657*/         OPC_EmitConvertToTarget, 5,
/*21659*/         OPC_EmitConvertToTarget, 6,
/*21661*/         OPC_EmitInteger, MVT::i32, 14, 
/*21664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21667*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 405:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*21680*/       0, /*End of Scope*/
/*21681*/     /*Scope*/ 76, /*->21758*/
/*21682*/       OPC_CheckChild1Integer, 37|128,3/*421*/, 
/*21685*/       OPC_RecordChild2, // #1 = $cop
/*21686*/       OPC_MoveChild2,
/*21687*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21690*/       OPC_MoveParent,
/*21691*/       OPC_RecordChild3, // #2 = $CRd
/*21692*/       OPC_MoveChild3,
/*21693*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21696*/       OPC_MoveParent,
/*21697*/       OPC_RecordChild4, // #3 = $addr
/*21698*/       OPC_CheckChild4Type, MVT::i32,
/*21700*/       OPC_Scope, 27, /*->21729*/ // 2 children in Scope
/*21702*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21704*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21707*/         OPC_EmitMergeInputChains1_0,
/*21708*/         OPC_EmitConvertToTarget, 1,
/*21710*/         OPC_EmitConvertToTarget, 2,
/*21712*/         OPC_EmitInteger, MVT::i32, 14, 
/*21715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21718*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 421:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21729*/       /*Scope*/ 27, /*->21757*/
/*21730*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21732*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21735*/         OPC_EmitMergeInputChains1_0,
/*21736*/         OPC_EmitConvertToTarget, 1,
/*21738*/         OPC_EmitConvertToTarget, 2,
/*21740*/         OPC_EmitInteger, MVT::i32, 14, 
/*21743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21746*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 421:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21757*/       0, /*End of Scope*/
/*21758*/     /*Scope*/ 76, /*->21835*/
/*21759*/       OPC_CheckChild1Integer, 40|128,3/*424*/, 
/*21762*/       OPC_RecordChild2, // #1 = $cop
/*21763*/       OPC_MoveChild2,
/*21764*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21767*/       OPC_MoveParent,
/*21768*/       OPC_RecordChild3, // #2 = $CRd
/*21769*/       OPC_MoveChild3,
/*21770*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21773*/       OPC_MoveParent,
/*21774*/       OPC_RecordChild4, // #3 = $addr
/*21775*/       OPC_CheckChild4Type, MVT::i32,
/*21777*/       OPC_Scope, 27, /*->21806*/ // 2 children in Scope
/*21779*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21781*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21784*/         OPC_EmitMergeInputChains1_0,
/*21785*/         OPC_EmitConvertToTarget, 1,
/*21787*/         OPC_EmitConvertToTarget, 2,
/*21789*/         OPC_EmitInteger, MVT::i32, 14, 
/*21792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21795*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 424:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21806*/       /*Scope*/ 27, /*->21834*/
/*21807*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21809*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21812*/         OPC_EmitMergeInputChains1_0,
/*21813*/         OPC_EmitConvertToTarget, 1,
/*21815*/         OPC_EmitConvertToTarget, 2,
/*21817*/         OPC_EmitInteger, MVT::i32, 14, 
/*21820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21823*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 424:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21834*/       0, /*End of Scope*/
/*21835*/     /*Scope*/ 68, /*->21904*/
/*21836*/       OPC_CheckChild1Integer, 38|128,3/*422*/, 
/*21839*/       OPC_RecordChild2, // #1 = $cop
/*21840*/       OPC_MoveChild2,
/*21841*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21844*/       OPC_MoveParent,
/*21845*/       OPC_RecordChild3, // #2 = $CRd
/*21846*/       OPC_MoveChild3,
/*21847*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21850*/       OPC_MoveParent,
/*21851*/       OPC_RecordChild4, // #3 = $addr
/*21852*/       OPC_CheckChild4Type, MVT::i32,
/*21854*/       OPC_Scope, 19, /*->21875*/ // 2 children in Scope
/*21856*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*21858*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21861*/         OPC_EmitMergeInputChains1_0,
/*21862*/         OPC_EmitConvertToTarget, 1,
/*21864*/         OPC_EmitConvertToTarget, 2,
/*21866*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 422:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21875*/       /*Scope*/ 27, /*->21903*/
/*21876*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21878*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21881*/         OPC_EmitMergeInputChains1_0,
/*21882*/         OPC_EmitConvertToTarget, 1,
/*21884*/         OPC_EmitConvertToTarget, 2,
/*21886*/         OPC_EmitInteger, MVT::i32, 14, 
/*21889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21892*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 422:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21903*/       0, /*End of Scope*/
/*21904*/     /*Scope*/ 68, /*->21973*/
/*21905*/       OPC_CheckChild1Integer, 39|128,3/*423*/, 
/*21908*/       OPC_RecordChild2, // #1 = $cop
/*21909*/       OPC_MoveChild2,
/*21910*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21913*/       OPC_MoveParent,
/*21914*/       OPC_RecordChild3, // #2 = $CRd
/*21915*/       OPC_MoveChild3,
/*21916*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21919*/       OPC_MoveParent,
/*21920*/       OPC_RecordChild4, // #3 = $addr
/*21921*/       OPC_CheckChild4Type, MVT::i32,
/*21923*/       OPC_Scope, 19, /*->21944*/ // 2 children in Scope
/*21925*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*21927*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21930*/         OPC_EmitMergeInputChains1_0,
/*21931*/         OPC_EmitConvertToTarget, 1,
/*21933*/         OPC_EmitConvertToTarget, 2,
/*21935*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::LDC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 423:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21944*/       /*Scope*/ 27, /*->21972*/
/*21945*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*21947*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21950*/         OPC_EmitMergeInputChains1_0,
/*21951*/         OPC_EmitConvertToTarget, 1,
/*21953*/         OPC_EmitConvertToTarget, 2,
/*21955*/         OPC_EmitInteger, MVT::i32, 14, 
/*21958*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21961*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2LDC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 423:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2LDC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*21972*/       0, /*End of Scope*/
/*21973*/     /*Scope*/ 76, /*->22050*/
/*21974*/       OPC_CheckChild1Integer, 52|128,4/*564*/, 
/*21977*/       OPC_RecordChild2, // #1 = $cop
/*21978*/       OPC_MoveChild2,
/*21979*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21982*/       OPC_MoveParent,
/*21983*/       OPC_RecordChild3, // #2 = $CRd
/*21984*/       OPC_MoveChild3,
/*21985*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21988*/       OPC_MoveParent,
/*21989*/       OPC_RecordChild4, // #3 = $addr
/*21990*/       OPC_CheckChild4Type, MVT::i32,
/*21992*/       OPC_Scope, 27, /*->22021*/ // 2 children in Scope
/*21994*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21996*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*21999*/         OPC_EmitMergeInputChains1_0,
/*22000*/         OPC_EmitConvertToTarget, 1,
/*22002*/         OPC_EmitConvertToTarget, 2,
/*22004*/         OPC_EmitInteger, MVT::i32, 14, 
/*22007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22010*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 564:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22021*/       /*Scope*/ 27, /*->22049*/
/*22022*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22024*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22027*/         OPC_EmitMergeInputChains1_0,
/*22028*/         OPC_EmitConvertToTarget, 1,
/*22030*/         OPC_EmitConvertToTarget, 2,
/*22032*/         OPC_EmitInteger, MVT::i32, 14, 
/*22035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22038*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 564:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22049*/       0, /*End of Scope*/
/*22050*/     /*Scope*/ 76, /*->22127*/
/*22051*/       OPC_CheckChild1Integer, 55|128,4/*567*/, 
/*22054*/       OPC_RecordChild2, // #1 = $cop
/*22055*/       OPC_MoveChild2,
/*22056*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22059*/       OPC_MoveParent,
/*22060*/       OPC_RecordChild3, // #2 = $CRd
/*22061*/       OPC_MoveChild3,
/*22062*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22065*/       OPC_MoveParent,
/*22066*/       OPC_RecordChild4, // #3 = $addr
/*22067*/       OPC_CheckChild4Type, MVT::i32,
/*22069*/       OPC_Scope, 27, /*->22098*/ // 2 children in Scope
/*22071*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22073*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22076*/         OPC_EmitMergeInputChains1_0,
/*22077*/         OPC_EmitConvertToTarget, 1,
/*22079*/         OPC_EmitConvertToTarget, 2,
/*22081*/         OPC_EmitInteger, MVT::i32, 14, 
/*22084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22087*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 567:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22098*/       /*Scope*/ 27, /*->22126*/
/*22099*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22101*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22104*/         OPC_EmitMergeInputChains1_0,
/*22105*/         OPC_EmitConvertToTarget, 1,
/*22107*/         OPC_EmitConvertToTarget, 2,
/*22109*/         OPC_EmitInteger, MVT::i32, 14, 
/*22112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22115*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STCL_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 567:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STCL_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22126*/       0, /*End of Scope*/
/*22127*/     /*Scope*/ 68, /*->22196*/
/*22128*/       OPC_CheckChild1Integer, 53|128,4/*565*/, 
/*22131*/       OPC_RecordChild2, // #1 = $cop
/*22132*/       OPC_MoveChild2,
/*22133*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22136*/       OPC_MoveParent,
/*22137*/       OPC_RecordChild3, // #2 = $CRd
/*22138*/       OPC_MoveChild3,
/*22139*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22142*/       OPC_MoveParent,
/*22143*/       OPC_RecordChild4, // #3 = $addr
/*22144*/       OPC_CheckChild4Type, MVT::i32,
/*22146*/       OPC_Scope, 19, /*->22167*/ // 2 children in Scope
/*22148*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*22150*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22153*/         OPC_EmitMergeInputChains1_0,
/*22154*/         OPC_EmitConvertToTarget, 1,
/*22156*/         OPC_EmitConvertToTarget, 2,
/*22158*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 565:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22167*/       /*Scope*/ 27, /*->22195*/
/*22168*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22170*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22173*/         OPC_EmitMergeInputChains1_0,
/*22174*/         OPC_EmitConvertToTarget, 1,
/*22176*/         OPC_EmitConvertToTarget, 2,
/*22178*/         OPC_EmitInteger, MVT::i32, 14, 
/*22181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22184*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 565:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22195*/       0, /*End of Scope*/
/*22196*/     /*Scope*/ 68, /*->22265*/
/*22197*/       OPC_CheckChild1Integer, 54|128,4/*566*/, 
/*22200*/       OPC_RecordChild2, // #1 = $cop
/*22201*/       OPC_MoveChild2,
/*22202*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22205*/       OPC_MoveParent,
/*22206*/       OPC_RecordChild3, // #2 = $CRd
/*22207*/       OPC_MoveChild3,
/*22208*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22211*/       OPC_MoveParent,
/*22212*/       OPC_RecordChild4, // #3 = $addr
/*22213*/       OPC_CheckChild4Type, MVT::i32,
/*22215*/       OPC_Scope, 19, /*->22236*/ // 2 children in Scope
/*22217*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*22219*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22222*/         OPC_EmitMergeInputChains1_0,
/*22223*/         OPC_EmitConvertToTarget, 1,
/*22225*/         OPC_EmitConvertToTarget, 2,
/*22227*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::STC2L_OFFSET), 0|OPFL_Chain,
                      4/*#Ops*/, 6, 7, 4, 5, 
                  // Src: (intrinsic_void 566:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22236*/       /*Scope*/ 27, /*->22264*/
/*22237*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22239*/         OPC_CheckComplexPat, /*CP*/19, /*#*/3, // SelectAddrMode5:$addr #4 #5
/*22242*/         OPC_EmitMergeInputChains1_0,
/*22243*/         OPC_EmitConvertToTarget, 1,
/*22245*/         OPC_EmitConvertToTarget, 2,
/*22247*/         OPC_EmitInteger, MVT::i32, 14, 
/*22250*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22253*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STC2L_OFFSET), 0|OPFL_Chain,
                      6/*#Ops*/, 6, 7, 4, 5, 8, 9, 
                  // Src: (intrinsic_void 566:iPTR, (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr) - Complexity = 23
                  // Dst: (t2STC2L_OFFSET (imm:i32):$cop, (imm:i32):$CRd, addrmode5:i32:$addr)
/*22264*/       0, /*End of Scope*/
/*22265*/     /*Scope*/ 102, /*->22368*/
/*22266*/       OPC_CheckChild1Integer, 43|128,3/*427*/, 
/*22269*/       OPC_RecordChild2, // #1 = $cop
/*22270*/       OPC_MoveChild2,
/*22271*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22274*/       OPC_MoveParent,
/*22275*/       OPC_RecordChild3, // #2 = $opc1
/*22276*/       OPC_MoveChild3,
/*22277*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22280*/       OPC_MoveParent,
/*22281*/       OPC_RecordChild4, // #3 = $Rt
/*22282*/       OPC_RecordChild5, // #4 = $CRn
/*22283*/       OPC_MoveChild5,
/*22284*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22287*/       OPC_MoveParent,
/*22288*/       OPC_RecordChild6, // #5 = $CRm
/*22289*/       OPC_MoveChild6,
/*22290*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22293*/       OPC_MoveParent,
/*22294*/       OPC_RecordChild7, // #6 = $opc2
/*22295*/       OPC_MoveChild7,
/*22296*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22299*/       OPC_MoveParent,
/*22300*/       OPC_Scope, 32, /*->22334*/ // 2 children in Scope
/*22302*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22304*/         OPC_EmitMergeInputChains1_0,
/*22305*/         OPC_EmitConvertToTarget, 1,
/*22307*/         OPC_EmitConvertToTarget, 2,
/*22309*/         OPC_EmitConvertToTarget, 4,
/*22311*/         OPC_EmitConvertToTarget, 5,
/*22313*/         OPC_EmitConvertToTarget, 6,
/*22315*/         OPC_EmitInteger, MVT::i32, 14, 
/*22318*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22321*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 427:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22334*/       /*Scope*/ 32, /*->22367*/
/*22335*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22337*/         OPC_EmitMergeInputChains1_0,
/*22338*/         OPC_EmitConvertToTarget, 1,
/*22340*/         OPC_EmitConvertToTarget, 2,
/*22342*/         OPC_EmitConvertToTarget, 4,
/*22344*/         OPC_EmitConvertToTarget, 5,
/*22346*/         OPC_EmitConvertToTarget, 6,
/*22348*/         OPC_EmitInteger, MVT::i32, 14, 
/*22351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22354*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 427:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22367*/       0, /*End of Scope*/
/*22368*/     /*Scope*/ 94, /*->22463*/
/*22369*/       OPC_CheckChild1Integer, 44|128,3/*428*/, 
/*22372*/       OPC_RecordChild2, // #1 = $cop
/*22373*/       OPC_MoveChild2,
/*22374*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22377*/       OPC_MoveParent,
/*22378*/       OPC_RecordChild3, // #2 = $opc1
/*22379*/       OPC_MoveChild3,
/*22380*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22383*/       OPC_MoveParent,
/*22384*/       OPC_RecordChild4, // #3 = $Rt
/*22385*/       OPC_RecordChild5, // #4 = $CRn
/*22386*/       OPC_MoveChild5,
/*22387*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22390*/       OPC_MoveParent,
/*22391*/       OPC_RecordChild6, // #5 = $CRm
/*22392*/       OPC_MoveChild6,
/*22393*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22396*/       OPC_MoveParent,
/*22397*/       OPC_RecordChild7, // #6 = $opc2
/*22398*/       OPC_MoveChild7,
/*22399*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22402*/       OPC_MoveParent,
/*22403*/       OPC_Scope, 24, /*->22429*/ // 2 children in Scope
/*22405*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*22407*/         OPC_EmitMergeInputChains1_0,
/*22408*/         OPC_EmitConvertToTarget, 1,
/*22410*/         OPC_EmitConvertToTarget, 2,
/*22412*/         OPC_EmitConvertToTarget, 4,
/*22414*/         OPC_EmitConvertToTarget, 5,
/*22416*/         OPC_EmitConvertToTarget, 6,
/*22418*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 428:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22429*/       /*Scope*/ 32, /*->22462*/
/*22430*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22432*/         OPC_EmitMergeInputChains1_0,
/*22433*/         OPC_EmitConvertToTarget, 1,
/*22435*/         OPC_EmitConvertToTarget, 2,
/*22437*/         OPC_EmitConvertToTarget, 4,
/*22439*/         OPC_EmitConvertToTarget, 5,
/*22441*/         OPC_EmitConvertToTarget, 6,
/*22443*/         OPC_EmitInteger, MVT::i32, 14, 
/*22446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22449*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 428:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*22462*/       0, /*End of Scope*/
/*22463*/     /*Scope*/ 81, /*->22545*/
/*22464*/       OPC_CheckChild1Integer, 45|128,3/*429*/, 
/*22467*/       OPC_RecordChild2, // #1 = $cop
/*22468*/       OPC_MoveChild2,
/*22469*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22472*/       OPC_MoveParent,
/*22473*/       OPC_RecordChild3, // #2 = $opc1
/*22474*/       OPC_MoveChild3,
/*22475*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22478*/       OPC_MoveParent,
/*22479*/       OPC_RecordChild4, // #3 = $Rt
/*22480*/       OPC_RecordChild5, // #4 = $Rt2
/*22481*/       OPC_RecordChild6, // #5 = $CRm
/*22482*/       OPC_MoveChild6,
/*22483*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22486*/       OPC_MoveParent,
/*22487*/       OPC_Scope, 27, /*->22516*/ // 2 children in Scope
/*22489*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22491*/         OPC_EmitMergeInputChains1_0,
/*22492*/         OPC_EmitConvertToTarget, 1,
/*22494*/         OPC_EmitConvertToTarget, 2,
/*22496*/         OPC_EmitConvertToTarget, 5,
/*22498*/         OPC_EmitInteger, MVT::i32, 14, 
/*22501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22504*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 429:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22516*/       /*Scope*/ 27, /*->22544*/
/*22517*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22519*/         OPC_EmitMergeInputChains1_0,
/*22520*/         OPC_EmitConvertToTarget, 1,
/*22522*/         OPC_EmitConvertToTarget, 2,
/*22524*/         OPC_EmitConvertToTarget, 5,
/*22526*/         OPC_EmitInteger, MVT::i32, 14, 
/*22529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22532*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 429:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22544*/       0, /*End of Scope*/
/*22545*/     /*Scope*/ 73, /*->22619*/
/*22546*/       OPC_CheckChild1Integer, 46|128,3/*430*/, 
/*22549*/       OPC_RecordChild2, // #1 = $cop
/*22550*/       OPC_MoveChild2,
/*22551*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22554*/       OPC_MoveParent,
/*22555*/       OPC_RecordChild3, // #2 = $opc1
/*22556*/       OPC_MoveChild3,
/*22557*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22560*/       OPC_MoveParent,
/*22561*/       OPC_RecordChild4, // #3 = $Rt
/*22562*/       OPC_RecordChild5, // #4 = $Rt2
/*22563*/       OPC_RecordChild6, // #5 = $CRm
/*22564*/       OPC_MoveChild6,
/*22565*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22568*/       OPC_MoveParent,
/*22569*/       OPC_Scope, 19, /*->22590*/ // 2 children in Scope
/*22571*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->hasV8Ops())
/*22573*/         OPC_EmitMergeInputChains1_0,
/*22574*/         OPC_EmitConvertToTarget, 1,
/*22576*/         OPC_EmitConvertToTarget, 2,
/*22578*/         OPC_EmitConvertToTarget, 5,
/*22580*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 430:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*22590*/       /*Scope*/ 27, /*->22618*/
/*22591*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*22593*/         OPC_EmitMergeInputChains1_0,
/*22594*/         OPC_EmitConvertToTarget, 1,
/*22596*/         OPC_EmitConvertToTarget, 2,
/*22598*/         OPC_EmitConvertToTarget, 5,
/*22600*/         OPC_EmitInteger, MVT::i32, 14, 
/*22603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22606*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 430:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*22618*/       0, /*End of Scope*/
/*22619*/     /*Scope*/ 79, /*->22699*/
/*22620*/       OPC_CheckChild1Integer, 33|128,3/*417*/, 
/*22623*/       OPC_RecordChild2, // #1 = $imm
/*22624*/       OPC_MoveChild2,
/*22625*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22628*/       OPC_Scope, 22, /*->22652*/ // 3 children in Scope
/*22630*/         OPC_CheckPredicate, 46, // Predicate_imm0_239
/*22632*/         OPC_MoveParent,
/*22633*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*22635*/         OPC_EmitMergeInputChains1_0,
/*22636*/         OPC_EmitConvertToTarget, 1,
/*22638*/         OPC_EmitInteger, MVT::i32, 14, 
/*22641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22644*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 417:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*22652*/       /*Scope*/ 22, /*->22675*/
/*22653*/         OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22655*/         OPC_MoveParent,
/*22656*/         OPC_CheckPatternPredicate, 25, // (Subtarget->hasV6MOps()) && (Subtarget->isThumb())
/*22658*/         OPC_EmitMergeInputChains1_0,
/*22659*/         OPC_EmitConvertToTarget, 1,
/*22661*/         OPC_EmitInteger, MVT::i32, 14, 
/*22664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22667*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 417:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*22675*/       /*Scope*/ 22, /*->22698*/
/*22676*/         OPC_CheckPredicate, 46, // Predicate_imm0_239
/*22678*/         OPC_MoveParent,
/*22679*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22681*/         OPC_EmitMergeInputChains1_0,
/*22682*/         OPC_EmitConvertToTarget, 1,
/*22684*/         OPC_EmitInteger, MVT::i32, 14, 
/*22687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22690*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 417:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*22698*/       0, /*End of Scope*/
/*22699*/     /*Scope*/ 53, /*->22753*/
/*22700*/       OPC_CheckChild1Integer, 29|128,3/*413*/, 
/*22703*/       OPC_RecordChild2, // #1 = $opt
/*22704*/       OPC_MoveChild2,
/*22705*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22708*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22710*/       OPC_MoveParent,
/*22711*/       OPC_Scope, 19, /*->22732*/ // 2 children in Scope
/*22713*/         OPC_CheckPatternPredicate, 26, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*22715*/         OPC_EmitMergeInputChains1_0,
/*22716*/         OPC_EmitConvertToTarget, 1,
/*22718*/         OPC_EmitInteger, MVT::i32, 14, 
/*22721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22724*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 413:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DBG (imm:i32):$opt)
/*22732*/       /*Scope*/ 19, /*->22752*/
/*22733*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22735*/         OPC_EmitMergeInputChains1_0,
/*22736*/         OPC_EmitConvertToTarget, 1,
/*22738*/         OPC_EmitInteger, MVT::i32, 14, 
/*22741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22744*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DBG), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 413:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DBG (imm:i32):$opt)
/*22752*/       0, /*End of Scope*/
/*22753*/     /*Scope*/ 55, /*->22809*/
/*22754*/       OPC_CheckChild1Integer, 60|128,4/*572*/, 
/*22757*/       OPC_RecordChild2, // #1 = $imm16
/*22758*/       OPC_MoveChild2,
/*22759*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22762*/       OPC_Scope, 14, /*->22778*/ // 3 children in Scope
/*22764*/         OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*22766*/         OPC_MoveParent,
/*22767*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22769*/         OPC_EmitMergeInputChains1_0,
/*22770*/         OPC_EmitConvertToTarget, 1,
/*22772*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 572:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*22778*/       /*Scope*/ 14, /*->22793*/
/*22779*/         OPC_CheckPredicate, 49, // Predicate_imm0_255
/*22781*/         OPC_MoveParent,
/*22782*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*22784*/         OPC_EmitMergeInputChains1_0,
/*22785*/         OPC_EmitConvertToTarget, 1,
/*22787*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 572:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*22793*/       /*Scope*/ 14, /*->22808*/
/*22794*/         OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*22796*/         OPC_MoveParent,
/*22797*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*22799*/         OPC_EmitMergeInputChains1_0,
/*22800*/         OPC_EmitConvertToTarget, 1,
/*22802*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 572:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*22808*/       0, /*End of Scope*/
/*22809*/     /*Scope*/ 45, /*->22855*/
/*22810*/       OPC_CheckChild1Integer, 30|128,3/*414*/, 
/*22813*/       OPC_RecordChild2, // #1 = $opt
/*22814*/       OPC_MoveChild2,
/*22815*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22818*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22820*/       OPC_MoveParent,
/*22821*/       OPC_Scope, 11, /*->22834*/ // 2 children in Scope
/*22823*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22825*/         OPC_EmitMergeInputChains1_0,
/*22826*/         OPC_EmitConvertToTarget, 1,
/*22828*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 414:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*22834*/       /*Scope*/ 19, /*->22854*/
/*22835*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22837*/         OPC_EmitMergeInputChains1_0,
/*22838*/         OPC_EmitConvertToTarget, 1,
/*22840*/         OPC_EmitInteger, MVT::i32, 14, 
/*22843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22846*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 414:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*22854*/       0, /*End of Scope*/
/*22855*/     /*Scope*/ 45, /*->22901*/
/*22856*/       OPC_CheckChild1Integer, 31|128,3/*415*/, 
/*22859*/       OPC_RecordChild2, // #1 = $opt
/*22860*/       OPC_MoveChild2,
/*22861*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22864*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22866*/       OPC_MoveParent,
/*22867*/       OPC_Scope, 11, /*->22880*/ // 2 children in Scope
/*22869*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22871*/         OPC_EmitMergeInputChains1_0,
/*22872*/         OPC_EmitConvertToTarget, 1,
/*22874*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 415:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*22880*/       /*Scope*/ 19, /*->22900*/
/*22881*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22883*/         OPC_EmitMergeInputChains1_0,
/*22884*/         OPC_EmitConvertToTarget, 1,
/*22886*/         OPC_EmitInteger, MVT::i32, 14, 
/*22889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22892*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 415:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*22900*/       0, /*End of Scope*/
/*22901*/     /*Scope*/ 45, /*->22947*/
/*22902*/       OPC_CheckChild1Integer, 34|128,3/*418*/, 
/*22905*/       OPC_RecordChild2, // #1 = $opt
/*22906*/       OPC_MoveChild2,
/*22907*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22910*/       OPC_CheckPredicate, 47, // Predicate_imm0_15
/*22912*/       OPC_MoveParent,
/*22913*/       OPC_Scope, 11, /*->22926*/ // 2 children in Scope
/*22915*/         OPC_CheckPatternPredicate, 28, // (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb())
/*22917*/         OPC_EmitMergeInputChains1_0,
/*22918*/         OPC_EmitConvertToTarget, 1,
/*22920*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 418:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*22926*/       /*Scope*/ 19, /*->22946*/
/*22927*/         OPC_CheckPatternPredicate, 29, // (Subtarget->hasDataBarrier()) && (Subtarget->isThumb())
/*22929*/         OPC_EmitMergeInputChains1_0,
/*22930*/         OPC_EmitConvertToTarget, 1,
/*22932*/         OPC_EmitInteger, MVT::i32, 14, 
/*22935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22938*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 418:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*22946*/       0, /*End of Scope*/
/*22947*/     /*Scope*/ 31, /*->22979*/
/*22948*/       OPC_CheckChild1Integer, 22|128,3/*406*/, 
/*22951*/       OPC_Scope, 8, /*->22961*/ // 2 children in Scope
/*22953*/         OPC_CheckPatternPredicate, 30, // (Subtarget->hasV6KOps()) && (!Subtarget->isThumb())
/*22955*/         OPC_EmitMergeInputChains1_0,
/*22956*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#Ops*/, 
                  // Src: (intrinsic_void 406:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*22961*/       /*Scope*/ 16, /*->22978*/
/*22962*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*22964*/         OPC_EmitMergeInputChains1_0,
/*22965*/         OPC_EmitInteger, MVT::i32, 14, 
/*22968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22971*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 406:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*22978*/       0, /*End of Scope*/
/*22979*/     /*Scope*/ 21, /*->23001*/
/*22980*/       OPC_CheckChild1Integer, 49|128,4/*561*/, 
/*22983*/       OPC_RecordChild2, // #1 = $src
/*22984*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*22986*/       OPC_EmitMergeInputChains1_0,
/*22987*/       OPC_EmitInteger, MVT::i32, 14, 
/*22990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22993*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 561:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*23001*/     0, /*End of Scope*/
/*23002*/   /*SwitchOpcode*/ 4|128,3/*388*/, TARGET_VAL(ARMISD::PRELOAD),// ->23394
/*23006*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*23007*/     OPC_Scope, 69|128,2/*325*/, /*->23335*/ // 2 children in Scope
/*23010*/       OPC_RecordChild1, // #1 = $shift
/*23011*/       OPC_CheckChild1Type, MVT::i32,
/*23013*/       OPC_Scope, 12|128,1/*140*/, /*->23156*/ // 2 children in Scope
/*23016*/         OPC_CheckChild2Integer, 1, 
/*23018*/         OPC_CheckChild2Type, MVT::i32,
/*23020*/         OPC_Scope, 31, /*->23053*/ // 2 children in Scope
/*23022*/           OPC_CheckChild3Integer, 1, 
/*23024*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23026*/           OPC_Scope, 12, /*->23040*/ // 2 children in Scope
/*23028*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23031*/             OPC_EmitMergeInputChains1_0,
/*23032*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*23040*/           /*Scope*/ 11, /*->23052*/
/*23041*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23044*/             OPC_EmitMergeInputChains1_0,
/*23045*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*23052*/           0, /*End of Scope*/
/*23053*/         /*Scope*/ 101, /*->23155*/
/*23054*/           OPC_CheckChild3Integer, 0, 
/*23056*/           OPC_Scope, 14, /*->23072*/ // 4 children in Scope
/*23058*/             OPC_CheckPatternPredicate, 26, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23060*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23063*/             OPC_EmitMergeInputChains1_0,
/*23064*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*23072*/           /*Scope*/ 22, /*->23095*/
/*23073*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23075*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23078*/             OPC_EmitMergeInputChains1_0,
/*23079*/             OPC_EmitInteger, MVT::i32, 14, 
/*23082*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23085*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*23095*/           /*Scope*/ 13, /*->23109*/
/*23096*/             OPC_CheckPatternPredicate, 26, // (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23098*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23101*/             OPC_EmitMergeInputChains1_0,
/*23102*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*23109*/           /*Scope*/ 44, /*->23154*/
/*23110*/             OPC_CheckPatternPredicate, 32, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23112*/             OPC_Scope, 19, /*->23133*/ // 2 children in Scope
/*23114*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23117*/               OPC_EmitMergeInputChains1_0,
/*23118*/               OPC_EmitInteger, MVT::i32, 14, 
/*23121*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23124*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*23133*/             /*Scope*/ 19, /*->23153*/
/*23134*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23137*/               OPC_EmitMergeInputChains1_0,
/*23138*/               OPC_EmitInteger, MVT::i32, 14, 
/*23141*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23144*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*23153*/             0, /*End of Scope*/
/*23154*/           0, /*End of Scope*/
/*23155*/         0, /*End of Scope*/
/*23156*/       /*Scope*/ 48|128,1/*176*/, /*->23334*/
/*23158*/         OPC_CheckChild2Integer, 0, 
/*23160*/         OPC_CheckChild2Type, MVT::i32,
/*23162*/         OPC_Scope, 101, /*->23265*/ // 2 children in Scope
/*23164*/           OPC_CheckChild3Integer, 1, 
/*23166*/           OPC_Scope, 14, /*->23182*/ // 4 children in Scope
/*23168*/             OPC_CheckPatternPredicate, 33, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23170*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*23173*/             OPC_EmitMergeInputChains1_0,
/*23174*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*23182*/           /*Scope*/ 22, /*->23205*/
/*23183*/             OPC_CheckPatternPredicate, 34, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23185*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23188*/             OPC_EmitMergeInputChains1_0,
/*23189*/             OPC_EmitInteger, MVT::i32, 14, 
/*23192*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23195*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*23205*/           /*Scope*/ 13, /*->23219*/
/*23206*/             OPC_CheckPatternPredicate, 33, // (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb())
/*23208*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*23211*/             OPC_EmitMergeInputChains1_0,
/*23212*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*23219*/           /*Scope*/ 44, /*->23264*/
/*23220*/             OPC_CheckPatternPredicate, 34, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23222*/             OPC_Scope, 19, /*->23243*/ // 2 children in Scope
/*23224*/               OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23227*/               OPC_EmitMergeInputChains1_0,
/*23228*/               OPC_EmitInteger, MVT::i32, 14, 
/*23231*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23234*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*23243*/             /*Scope*/ 19, /*->23263*/
/*23244*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23247*/               OPC_EmitMergeInputChains1_0,
/*23248*/               OPC_EmitInteger, MVT::i32, 14, 
/*23251*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23254*/               OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*23263*/             0, /*End of Scope*/
/*23264*/           0, /*End of Scope*/
/*23265*/         /*Scope*/ 67, /*->23333*/
/*23266*/           OPC_CheckChild3Integer, 0, 
/*23268*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23270*/           OPC_Scope, 20, /*->23292*/ // 3 children in Scope
/*23272*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*23275*/             OPC_EmitMergeInputChains1_0,
/*23276*/             OPC_EmitInteger, MVT::i32, 14, 
/*23279*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23282*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*23292*/           /*Scope*/ 19, /*->23312*/
/*23293*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*23296*/             OPC_EmitMergeInputChains1_0,
/*23297*/             OPC_EmitInteger, MVT::i32, 14, 
/*23300*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23303*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*23312*/           /*Scope*/ 19, /*->23332*/
/*23313*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*23316*/             OPC_EmitMergeInputChains1_0,
/*23317*/             OPC_EmitInteger, MVT::i32, 14, 
/*23320*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23323*/             OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*23332*/           0, /*End of Scope*/
/*23333*/         0, /*End of Scope*/
/*23334*/       0, /*End of Scope*/
/*23335*/     /*Scope*/ 57, /*->23393*/
/*23336*/       OPC_MoveChild1,
/*23337*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*23340*/       OPC_RecordChild0, // #1 = $addr
/*23341*/       OPC_MoveChild0,
/*23342*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*23345*/       OPC_MoveParent,
/*23346*/       OPC_MoveParent,
/*23347*/       OPC_CheckChild2Integer, 0, 
/*23349*/       OPC_CheckChild2Type, MVT::i32,
/*23351*/       OPC_Scope, 19, /*->23372*/ // 2 children in Scope
/*23353*/         OPC_CheckChild3Integer, 0, 
/*23355*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23357*/         OPC_EmitMergeInputChains1_0,
/*23358*/         OPC_EmitInteger, MVT::i32, 14, 
/*23361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23364*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*23372*/       /*Scope*/ 19, /*->23392*/
/*23373*/         OPC_CheckChild3Integer, 1, 
/*23375*/         OPC_CheckPatternPredicate, 34, // (Subtarget->hasV7Ops()) && (Subtarget->isThumb2())
/*23377*/         OPC_EmitMergeInputChains1_0,
/*23378*/         OPC_EmitInteger, MVT::i32, 14, 
/*23381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23384*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*23392*/       0, /*End of Scope*/
/*23393*/     0, /*End of Scope*/
/*23394*/   /*SwitchOpcode*/ 87|128,10/*1367*/, TARGET_VAL(ARMISD::CMPZ),// ->24765
/*23398*/     OPC_Scope, 123, /*->23523*/ // 12 children in Scope
/*23400*/       OPC_MoveChild0,
/*23401*/       OPC_SwitchOpcode /*2 cases */, 57, TARGET_VAL(ISD::AND),// ->23462
/*23405*/         OPC_RecordChild0, // #0 = $Rn
/*23406*/         OPC_RecordChild1, // #1 = $shift
/*23407*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23409*/         OPC_CheckType, MVT::i32,
/*23411*/         OPC_MoveParent,
/*23412*/         OPC_CheckChild1Integer, 0, 
/*23414*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23416*/         OPC_Scope, 21, /*->23439*/ // 2 children in Scope
/*23418*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23421*/           OPC_EmitInteger, MVT::i32, 14, 
/*23424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23427*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23439*/         /*Scope*/ 21, /*->23461*/
/*23440*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23443*/           OPC_EmitInteger, MVT::i32, 14, 
/*23446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23449*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23461*/         0, /*End of Scope*/
/*23462*/       /*SwitchOpcode*/ 57, TARGET_VAL(ISD::XOR),// ->23522
/*23465*/         OPC_RecordChild0, // #0 = $Rn
/*23466*/         OPC_RecordChild1, // #1 = $shift
/*23467*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23469*/         OPC_CheckType, MVT::i32,
/*23471*/         OPC_MoveParent,
/*23472*/         OPC_CheckChild1Integer, 0, 
/*23474*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23476*/         OPC_Scope, 21, /*->23499*/ // 2 children in Scope
/*23478*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23481*/           OPC_EmitInteger, MVT::i32, 14, 
/*23484*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23487*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23499*/         /*Scope*/ 21, /*->23521*/
/*23500*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23503*/           OPC_EmitInteger, MVT::i32, 14, 
/*23506*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23509*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23521*/         0, /*End of Scope*/
/*23522*/       0, // EndSwitchOpcode
/*23523*/     /*Scope*/ 34, /*->23558*/
/*23524*/       OPC_RecordChild0, // #0 = $Rn
/*23525*/       OPC_CheckChild0Type, MVT::i32,
/*23527*/       OPC_MoveChild1,
/*23528*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23531*/       OPC_CheckChild0Integer, 0, 
/*23533*/       OPC_RecordChild1, // #1 = $shift
/*23534*/       OPC_MoveParent,
/*23535*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23537*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*23540*/       OPC_EmitInteger, MVT::i32, 14, 
/*23543*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23546*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23558*/     /*Scope*/ 120|128,1/*248*/, /*->23808*/
/*23560*/       OPC_MoveChild0,
/*23561*/       OPC_SwitchOpcode /*3 cases */, 30, TARGET_VAL(ISD::SUB),// ->23595
/*23565*/         OPC_CheckChild0Integer, 0, 
/*23567*/         OPC_RecordChild1, // #0 = $shift
/*23568*/         OPC_CheckType, MVT::i32,
/*23570*/         OPC_MoveParent,
/*23571*/         OPC_RecordChild1, // #1 = $Rn
/*23572*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23574*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*23577*/         OPC_EmitInteger, MVT::i32, 14, 
/*23580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23583*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*23595*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::AND),// ->23701
/*23598*/         OPC_RecordChild0, // #0 = $Rn
/*23599*/         OPC_RecordChild1, // #1 = $shift
/*23600*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*23602*/         OPC_CheckType, MVT::i32,
/*23604*/         OPC_MoveParent,
/*23605*/         OPC_CheckChild1Integer, 0, 
/*23607*/         OPC_Scope, 22, /*->23631*/ // 4 children in Scope
/*23609*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23611*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23614*/           OPC_EmitInteger, MVT::i32, 14, 
/*23617*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23620*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23631*/         /*Scope*/ 22, /*->23654*/
/*23632*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23634*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23637*/           OPC_EmitInteger, MVT::i32, 14, 
/*23640*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23643*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23654*/         /*Scope*/ 22, /*->23677*/
/*23655*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23657*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23660*/           OPC_EmitInteger, MVT::i32, 14, 
/*23663*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23666*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23677*/         /*Scope*/ 22, /*->23700*/
/*23678*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23680*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23683*/           OPC_EmitInteger, MVT::i32, 14, 
/*23686*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23689*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23700*/         0, /*End of Scope*/
/*23701*/       /*SwitchOpcode*/ 103, TARGET_VAL(ISD::XOR),// ->23807
/*23704*/         OPC_RecordChild0, // #0 = $Rn
/*23705*/         OPC_RecordChild1, // #1 = $shift
/*23706*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*23708*/         OPC_CheckType, MVT::i32,
/*23710*/         OPC_MoveParent,
/*23711*/         OPC_CheckChild1Integer, 0, 
/*23713*/         OPC_Scope, 22, /*->23737*/ // 4 children in Scope
/*23715*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23717*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23720*/           OPC_EmitInteger, MVT::i32, 14, 
/*23723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23726*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23737*/         /*Scope*/ 22, /*->23760*/
/*23738*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23740*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23743*/           OPC_EmitInteger, MVT::i32, 14, 
/*23746*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23749*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23760*/         /*Scope*/ 22, /*->23783*/
/*23761*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23763*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23766*/           OPC_EmitInteger, MVT::i32, 14, 
/*23769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23772*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23783*/         /*Scope*/ 22, /*->23806*/
/*23784*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23786*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23789*/           OPC_EmitInteger, MVT::i32, 14, 
/*23792*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23795*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23806*/         0, /*End of Scope*/
/*23807*/       0, // EndSwitchOpcode
/*23808*/     /*Scope*/ 59, /*->23868*/
/*23809*/       OPC_RecordChild0, // #0 = $Rn
/*23810*/       OPC_CheckChild0Type, MVT::i32,
/*23812*/       OPC_MoveChild1,
/*23813*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*23816*/       OPC_CheckChild0Integer, 0, 
/*23818*/       OPC_RecordChild1, // #1 = $shift
/*23819*/       OPC_MoveParent,
/*23820*/       OPC_Scope, 22, /*->23844*/ // 2 children in Scope
/*23822*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23824*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*23827*/         OPC_EmitInteger, MVT::i32, 14, 
/*23830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23833*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23844*/       /*Scope*/ 22, /*->23867*/
/*23845*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23847*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23850*/         OPC_EmitInteger, MVT::i32, 14, 
/*23853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23856*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23867*/       0, /*End of Scope*/
/*23868*/     /*Scope*/ 79|128,1/*207*/, /*->24077*/
/*23870*/       OPC_MoveChild0,
/*23871*/       OPC_SwitchOpcode /*3 cases */, 55, TARGET_VAL(ISD::SUB),// ->23930
/*23875*/         OPC_CheckChild0Integer, 0, 
/*23877*/         OPC_RecordChild1, // #0 = $shift
/*23878*/         OPC_CheckType, MVT::i32,
/*23880*/         OPC_MoveParent,
/*23881*/         OPC_RecordChild1, // #1 = $Rn
/*23882*/         OPC_Scope, 22, /*->23906*/ // 2 children in Scope
/*23884*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23886*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*23889*/           OPC_EmitInteger, MVT::i32, 14, 
/*23892*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23895*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*23906*/         /*Scope*/ 22, /*->23929*/
/*23907*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23909*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*23912*/           OPC_EmitInteger, MVT::i32, 14, 
/*23915*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23918*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*23929*/         0, /*End of Scope*/
/*23930*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::AND),// ->24003
/*23933*/         OPC_RecordChild0, // #0 = $Rn
/*23934*/         OPC_RecordChild1, // #1 = $imm
/*23935*/         OPC_MoveChild1,
/*23936*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23939*/         OPC_Scope, 30, /*->23971*/ // 2 children in Scope
/*23941*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*23943*/           OPC_MoveParent,
/*23944*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23946*/           OPC_CheckType, MVT::i32,
/*23948*/           OPC_MoveParent,
/*23949*/           OPC_CheckChild1Integer, 0, 
/*23951*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23953*/           OPC_EmitConvertToTarget, 1,
/*23955*/           OPC_EmitInteger, MVT::i32, 14, 
/*23958*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23961*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*23971*/         /*Scope*/ 30, /*->24002*/
/*23972*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*23974*/           OPC_MoveParent,
/*23975*/           OPC_CheckPredicate, 50, // Predicate_and_su
/*23977*/           OPC_CheckType, MVT::i32,
/*23979*/           OPC_MoveParent,
/*23980*/           OPC_CheckChild1Integer, 0, 
/*23982*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23984*/           OPC_EmitConvertToTarget, 1,
/*23986*/           OPC_EmitInteger, MVT::i32, 14, 
/*23989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23992*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24002*/         0, /*End of Scope*/
/*24003*/       /*SwitchOpcode*/ 70, TARGET_VAL(ISD::XOR),// ->24076
/*24006*/         OPC_RecordChild0, // #0 = $Rn
/*24007*/         OPC_RecordChild1, // #1 = $imm
/*24008*/         OPC_MoveChild1,
/*24009*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24012*/         OPC_Scope, 30, /*->24044*/ // 2 children in Scope
/*24014*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24016*/           OPC_MoveParent,
/*24017*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*24019*/           OPC_CheckType, MVT::i32,
/*24021*/           OPC_MoveParent,
/*24022*/           OPC_CheckChild1Integer, 0, 
/*24024*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24026*/           OPC_EmitConvertToTarget, 1,
/*24028*/           OPC_EmitInteger, MVT::i32, 14, 
/*24031*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24034*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*24044*/         /*Scope*/ 30, /*->24075*/
/*24045*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24047*/           OPC_MoveParent,
/*24048*/           OPC_CheckPredicate, 50, // Predicate_xor_su
/*24050*/           OPC_CheckType, MVT::i32,
/*24052*/           OPC_MoveParent,
/*24053*/           OPC_CheckChild1Integer, 0, 
/*24055*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24057*/           OPC_EmitConvertToTarget, 1,
/*24059*/           OPC_EmitInteger, MVT::i32, 14, 
/*24062*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24065*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*24075*/         0, /*End of Scope*/
/*24076*/       0, // EndSwitchOpcode
/*24077*/     /*Scope*/ 73, /*->24151*/
/*24078*/       OPC_RecordChild0, // #0 = $src
/*24079*/       OPC_CheckChild0Type, MVT::i32,
/*24081*/       OPC_RecordChild1, // #1 = $rhs
/*24082*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24084*/       OPC_Scope, 21, /*->24107*/ // 3 children in Scope
/*24086*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24089*/         OPC_EmitInteger, MVT::i32, 14, 
/*24092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24095*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24107*/       /*Scope*/ 21, /*->24129*/
/*24108*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*24111*/         OPC_EmitInteger, MVT::i32, 14, 
/*24114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24117*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*24129*/       /*Scope*/ 20, /*->24150*/
/*24130*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*24133*/         OPC_EmitInteger, MVT::i32, 14, 
/*24136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24139*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24150*/       0, /*End of Scope*/
/*24151*/     /*Scope*/ 85, /*->24237*/
/*24152*/       OPC_MoveChild0,
/*24153*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::AND),// ->24206
/*24157*/         OPC_RecordChild0, // #0 = $Rn
/*24158*/         OPC_RecordChild1, // #1 = $Rm
/*24159*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*24161*/         OPC_CheckType, MVT::i32,
/*24163*/         OPC_MoveParent,
/*24164*/         OPC_CheckChild1Integer, 0, 
/*24166*/         OPC_Scope, 18, /*->24186*/ // 2 children in Scope
/*24168*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24170*/           OPC_EmitInteger, MVT::i32, 14, 
/*24173*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24176*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24186*/         /*Scope*/ 18, /*->24205*/
/*24187*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24189*/           OPC_EmitInteger, MVT::i32, 14, 
/*24192*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24195*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24205*/         0, /*End of Scope*/
/*24206*/       /*SwitchOpcode*/ 27, TARGET_VAL(ISD::XOR),// ->24236
/*24209*/         OPC_RecordChild0, // #0 = $Rn
/*24210*/         OPC_RecordChild1, // #1 = $Rm
/*24211*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*24213*/         OPC_CheckType, MVT::i32,
/*24215*/         OPC_MoveParent,
/*24216*/         OPC_CheckChild1Integer, 0, 
/*24218*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24220*/         OPC_EmitInteger, MVT::i32, 14, 
/*24223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24226*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24236*/       0, // EndSwitchOpcode
/*24237*/     /*Scope*/ 26, /*->24264*/
/*24238*/       OPC_RecordChild0, // #0 = $lhs
/*24239*/       OPC_CheckChild0Type, MVT::i32,
/*24241*/       OPC_RecordChild1, // #1 = $rhs
/*24242*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24244*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$rhs #2 #3
/*24247*/       OPC_EmitInteger, MVT::i32, 14, 
/*24250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24253*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24264*/     /*Scope*/ 91, /*->24356*/
/*24265*/       OPC_MoveChild0,
/*24266*/       OPC_SwitchOpcode /*2 cases */, 41, TARGET_VAL(ISD::AND),// ->24311
/*24270*/         OPC_RecordChild0, // #0 = $Rn
/*24271*/         OPC_RecordChild1, // #1 = $Rm
/*24272*/         OPC_CheckPredicate, 50, // Predicate_and_su
/*24274*/         OPC_CheckType, MVT::i32,
/*24276*/         OPC_MoveParent,
/*24277*/         OPC_CheckChild1Integer, 0, 
/*24279*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24281*/         OPC_EmitInteger, MVT::i32, 14, 
/*24284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24287*/         OPC_Scope, 10, /*->24299*/ // 2 children in Scope
/*24289*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24299*/         /*Scope*/ 10, /*->24310*/
/*24300*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24310*/         0, /*End of Scope*/
/*24311*/       /*SwitchOpcode*/ 41, TARGET_VAL(ISD::XOR),// ->24355
/*24314*/         OPC_RecordChild0, // #0 = $Rn
/*24315*/         OPC_RecordChild1, // #1 = $Rm
/*24316*/         OPC_CheckPredicate, 50, // Predicate_xor_su
/*24318*/         OPC_CheckType, MVT::i32,
/*24320*/         OPC_MoveParent,
/*24321*/         OPC_CheckChild1Integer, 0, 
/*24323*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24325*/         OPC_EmitInteger, MVT::i32, 14, 
/*24328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24331*/         OPC_Scope, 10, /*->24343*/ // 2 children in Scope
/*24333*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24343*/         /*Scope*/ 10, /*->24354*/
/*24344*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24354*/         0, /*End of Scope*/
/*24355*/       0, // EndSwitchOpcode
/*24356*/     /*Scope*/ 123, /*->24480*/
/*24357*/       OPC_RecordChild0, // #0 = $rhs
/*24358*/       OPC_CheckChild0Type, MVT::i32,
/*24360*/       OPC_Scope, 49, /*->24411*/ // 2 children in Scope
/*24362*/         OPC_RecordChild1, // #1 = $src
/*24363*/         OPC_Scope, 22, /*->24387*/ // 2 children in Scope
/*24365*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24367*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*24370*/           OPC_EmitInteger, MVT::i32, 14, 
/*24373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24376*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*24387*/         /*Scope*/ 22, /*->24410*/
/*24388*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24390*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$rhs #2 #3
/*24393*/           OPC_EmitInteger, MVT::i32, 14, 
/*24396*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24399*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*24410*/         0, /*End of Scope*/
/*24411*/       /*Scope*/ 67, /*->24479*/
/*24412*/         OPC_MoveChild1,
/*24413*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24416*/         OPC_CheckChild0Integer, 0, 
/*24418*/         OPC_RecordChild1, // #1 = $Rm
/*24419*/         OPC_MoveParent,
/*24420*/         OPC_Scope, 18, /*->24440*/ // 3 children in Scope
/*24422*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24424*/           OPC_EmitInteger, MVT::i32, 14, 
/*24427*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24430*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24440*/         /*Scope*/ 18, /*->24459*/
/*24441*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24443*/           OPC_EmitInteger, MVT::i32, 14, 
/*24446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24449*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24459*/         /*Scope*/ 18, /*->24478*/
/*24460*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24462*/           OPC_EmitInteger, MVT::i32, 14, 
/*24465*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24468*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24478*/         0, /*End of Scope*/
/*24479*/       0, /*End of Scope*/
/*24480*/     /*Scope*/ 70, /*->24551*/
/*24481*/       OPC_MoveChild0,
/*24482*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*24485*/       OPC_CheckChild0Integer, 0, 
/*24487*/       OPC_RecordChild1, // #0 = $Rm
/*24488*/       OPC_CheckType, MVT::i32,
/*24490*/       OPC_MoveParent,
/*24491*/       OPC_RecordChild1, // #1 = $Rn
/*24492*/       OPC_Scope, 18, /*->24512*/ // 3 children in Scope
/*24494*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24496*/         OPC_EmitInteger, MVT::i32, 14, 
/*24499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24502*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24512*/       /*Scope*/ 18, /*->24531*/
/*24513*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24515*/         OPC_EmitInteger, MVT::i32, 14, 
/*24518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24521*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24531*/       /*Scope*/ 18, /*->24550*/
/*24532*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24534*/         OPC_EmitInteger, MVT::i32, 14, 
/*24537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24540*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*24550*/       0, /*End of Scope*/
/*24551*/     /*Scope*/ 83|128,1/*211*/, /*->24764*/
/*24553*/       OPC_RecordChild0, // #0 = $src
/*24554*/       OPC_CheckChild0Type, MVT::i32,
/*24556*/       OPC_RecordChild1, // #1 = $imm
/*24557*/       OPC_Scope, 4|128,1/*132*/, /*->24692*/ // 4 children in Scope
/*24560*/         OPC_MoveChild1,
/*24561*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24564*/         OPC_Scope, 23, /*->24589*/ // 5 children in Scope
/*24566*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*24568*/           OPC_MoveParent,
/*24569*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24571*/           OPC_EmitConvertToTarget, 1,
/*24573*/           OPC_EmitInteger, MVT::i32, 14, 
/*24576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24579*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm>>:$imm)
/*24589*/         /*Scope*/ 26, /*->24616*/
/*24590*/           OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*24592*/           OPC_MoveParent,
/*24593*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24595*/           OPC_EmitConvertToTarget, 1,
/*24597*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*24600*/           OPC_EmitInteger, MVT::i32, 14, 
/*24603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24606*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*24616*/         /*Scope*/ 23, /*->24640*/
/*24617*/           OPC_CheckPredicate, 49, // Predicate_imm0_255
/*24619*/           OPC_MoveParent,
/*24620*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24622*/           OPC_EmitConvertToTarget, 1,
/*24624*/           OPC_EmitInteger, MVT::i32, 14, 
/*24627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24630*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*24640*/         /*Scope*/ 23, /*->24664*/
/*24641*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*24643*/           OPC_MoveParent,
/*24644*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24646*/           OPC_EmitConvertToTarget, 1,
/*24648*/           OPC_EmitInteger, MVT::i32, 14, 
/*24651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24654*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*24664*/         /*Scope*/ 26, /*->24691*/
/*24665*/           OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*24667*/           OPC_MoveParent,
/*24668*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24670*/           OPC_EmitConvertToTarget, 1,
/*24672*/           OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*24675*/           OPC_EmitInteger, MVT::i32, 14, 
/*24678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24681*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*24691*/         0, /*End of Scope*/
/*24692*/       /*Scope*/ 18, /*->24711*/
/*24693*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24695*/         OPC_EmitInteger, MVT::i32, 14, 
/*24698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24701*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*24711*/       /*Scope*/ 18, /*->24730*/
/*24712*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24714*/         OPC_EmitInteger, MVT::i32, 14, 
/*24717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24720*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24730*/       /*Scope*/ 32, /*->24763*/
/*24731*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24733*/         OPC_EmitInteger, MVT::i32, 14, 
/*24736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24739*/         OPC_Scope, 10, /*->24751*/ // 2 children in Scope
/*24741*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24751*/         /*Scope*/ 10, /*->24762*/
/*24752*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*24762*/         0, /*End of Scope*/
/*24763*/       0, /*End of Scope*/
/*24764*/     0, /*End of Scope*/
/*24765*/   /*SwitchOpcode*/ 105|128,4/*617*/, TARGET_VAL(ARMISD::CMOV),// ->25386
/*24769*/     OPC_CaptureGlueInput,
/*24770*/     OPC_RecordChild0, // #0 = $false
/*24771*/     OPC_Scope, 45, /*->24818*/ // 3 children in Scope
/*24773*/       OPC_RecordChild1, // #1 = $shift
/*24774*/       OPC_RecordChild2, // #2 = $p
/*24775*/       OPC_CheckType, MVT::i32,
/*24777*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24779*/       OPC_Scope, 18, /*->24799*/ // 2 children in Scope
/*24781*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*24784*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #6 #7
/*24787*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*24799*/       /*Scope*/ 17, /*->24817*/
/*24800*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*24803*/         OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #5 #6
/*24806*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*24817*/       0, /*End of Scope*/
/*24818*/     /*Scope*/ 25|128,1/*153*/, /*->24973*/
/*24820*/       OPC_MoveChild1,
/*24821*/       OPC_SwitchOpcode /*4 cases */, 33, TARGET_VAL(ISD::SHL),// ->24858
/*24825*/         OPC_RecordChild0, // #1 = $Rm
/*24826*/         OPC_RecordChild1, // #2 = $imm
/*24827*/         OPC_MoveChild1,
/*24828*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24831*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24833*/         OPC_CheckType, MVT::i32,
/*24835*/         OPC_MoveParent,
/*24836*/         OPC_MoveParent,
/*24837*/         OPC_RecordChild2, // #3 = $p
/*24838*/         OPC_CheckType, MVT::i32,
/*24840*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24842*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24845*/         OPC_EmitConvertToTarget, 2,
/*24847*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24858*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRL),// ->24897
/*24861*/         OPC_RecordChild0, // #1 = $Rm
/*24862*/         OPC_RecordChild1, // #2 = $imm
/*24863*/         OPC_MoveChild1,
/*24864*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24867*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24869*/         OPC_CheckType, MVT::i32,
/*24871*/         OPC_MoveParent,
/*24872*/         OPC_MoveParent,
/*24873*/         OPC_RecordChild2, // #3 = $p
/*24874*/         OPC_CheckType, MVT::i32,
/*24876*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24878*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24881*/         OPC_EmitConvertToTarget, 2,
/*24883*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24886*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24897*/       /*SwitchOpcode*/ 36, TARGET_VAL(ISD::SRA),// ->24936
/*24900*/         OPC_RecordChild0, // #1 = $Rm
/*24901*/         OPC_RecordChild1, // #2 = $imm
/*24902*/         OPC_MoveChild1,
/*24903*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24906*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*24908*/         OPC_CheckType, MVT::i32,
/*24910*/         OPC_MoveParent,
/*24911*/         OPC_MoveParent,
/*24912*/         OPC_RecordChild2, // #3 = $p
/*24913*/         OPC_CheckType, MVT::i32,
/*24915*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24917*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24920*/         OPC_EmitConvertToTarget, 2,
/*24922*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*24925*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*24936*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::ROTR),// ->24972
/*24939*/         OPC_RecordChild0, // #1 = $Rm
/*24940*/         OPC_RecordChild1, // #2 = $imm
/*24941*/         OPC_MoveChild1,
/*24942*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24945*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*24947*/         OPC_CheckType, MVT::i32,
/*24949*/         OPC_MoveParent,
/*24950*/         OPC_MoveParent,
/*24951*/         OPC_RecordChild2, // #3 = $p
/*24952*/         OPC_CheckType, MVT::i32,
/*24954*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24956*/         OPC_CheckComplexPat, /*CP*/26, /*#*/3, // SelectCMOVPred:$p #4 #5
/*24959*/         OPC_EmitConvertToTarget, 2,
/*24961*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*24972*/       0, // EndSwitchOpcode
/*24973*/     /*Scope*/ 26|128,3/*410*/, /*->25385*/
/*24975*/       OPC_RecordChild1, // #1 = $imm
/*24976*/       OPC_Scope, 71|128,1/*199*/, /*->25178*/ // 7 children in Scope
/*24979*/         OPC_MoveChild1,
/*24980*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24983*/         OPC_Scope, 23, /*->25008*/ // 7 children in Scope
/*24985*/           OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*24987*/           OPC_MoveParent,
/*24988*/           OPC_RecordChild2, // #2 = $p
/*24989*/           OPC_CheckType, MVT::i32,
/*24991*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*24993*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*24996*/           OPC_EmitConvertToTarget, 1,
/*24998*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25008*/         /*Scope*/ 23, /*->25032*/
/*25009*/           OPC_CheckPredicate, 4, // Predicate_mod_imm
/*25011*/           OPC_MoveParent,
/*25012*/           OPC_RecordChild2, // #2 = $p
/*25013*/           OPC_CheckType, MVT::i32,
/*25015*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25017*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25020*/           OPC_EmitConvertToTarget, 1,
/*25022*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25032*/         /*Scope*/ 26, /*->25059*/
/*25033*/           OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*25035*/           OPC_MoveParent,
/*25036*/           OPC_RecordChild2, // #2 = $p
/*25037*/           OPC_CheckType, MVT::i32,
/*25039*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25041*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25044*/           OPC_EmitConvertToTarget, 1,
/*25046*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*25049*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25059*/         /*Scope*/ 23, /*->25083*/
/*25060*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*25062*/           OPC_MoveParent,
/*25063*/           OPC_RecordChild2, // #2 = $p
/*25064*/           OPC_CheckType, MVT::i32,
/*25066*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25068*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25071*/           OPC_EmitConvertToTarget, 1,
/*25073*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25083*/         /*Scope*/ 23, /*->25107*/
/*25084*/           OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*25086*/           OPC_MoveParent,
/*25087*/           OPC_RecordChild2, // #2 = $p
/*25088*/           OPC_CheckType, MVT::i32,
/*25090*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25092*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25095*/           OPC_EmitConvertToTarget, 1,
/*25097*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*25107*/         /*Scope*/ 26, /*->25134*/
/*25108*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*25110*/           OPC_MoveParent,
/*25111*/           OPC_RecordChild2, // #2 = $p
/*25112*/           OPC_CheckType, MVT::i32,
/*25114*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25116*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25119*/           OPC_EmitConvertToTarget, 1,
/*25121*/           OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*25124*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*25134*/         /*Scope*/ 42, /*->25177*/
/*25135*/           OPC_MoveParent,
/*25136*/           OPC_RecordChild2, // #2 = $p
/*25137*/           OPC_CheckType, MVT::i32,
/*25139*/           OPC_Scope, 17, /*->25158*/ // 2 children in Scope
/*25141*/             OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*25143*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25146*/             OPC_EmitConvertToTarget, 1,
/*25148*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25158*/           /*Scope*/ 17, /*->25176*/
/*25159*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25161*/             OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25164*/             OPC_EmitConvertToTarget, 1,
/*25166*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*25176*/           0, /*End of Scope*/
/*25177*/         0, /*End of Scope*/
/*25178*/       /*Scope*/ 51, /*->25230*/
/*25179*/         OPC_RecordChild2, // #2 = $p
/*25180*/         OPC_CheckType, MVT::i32,
/*25182*/         OPC_Scope, 15, /*->25199*/ // 3 children in Scope
/*25184*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25186*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25189*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*25199*/         /*Scope*/ 15, /*->25215*/
/*25200*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25202*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25205*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*25215*/         /*Scope*/ 13, /*->25229*/
/*25216*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25219*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*25229*/         0, /*End of Scope*/
/*25230*/       /*Scope*/ 28, /*->25259*/
/*25231*/         OPC_CheckChild2Integer, 12, 
/*25233*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->25246
/*25236*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*25238*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25246*/         /*SwitchType*/ 10, MVT::f64,// ->25258
/*25248*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25250*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25258*/         0, // EndSwitchType
/*25259*/       /*Scope*/ 28, /*->25288*/
/*25260*/         OPC_CheckChild2Integer, 10, 
/*25262*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->25275
/*25265*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*25267*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25275*/         /*SwitchType*/ 10, MVT::f64,// ->25287
/*25277*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25279*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25287*/         0, // EndSwitchType
/*25288*/       /*Scope*/ 28, /*->25317*/
/*25289*/         OPC_CheckChild2Integer, 0, 
/*25291*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->25304
/*25294*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*25296*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25304*/         /*SwitchType*/ 10, MVT::f64,// ->25316
/*25306*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25308*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25316*/         0, // EndSwitchType
/*25317*/       /*Scope*/ 28, /*->25346*/
/*25318*/         OPC_CheckChild2Integer, 6, 
/*25320*/         OPC_SwitchType /*2 cases */, 10, MVT::f32,// ->25333
/*25323*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*25325*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*25333*/         /*SwitchType*/ 10, MVT::f64,// ->25345
/*25335*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*25337*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*25345*/         0, // EndSwitchType
/*25346*/       /*Scope*/ 37, /*->25384*/
/*25347*/         OPC_RecordChild2, // #2 = $p
/*25348*/         OPC_SwitchType /*2 cases */, 15, MVT::f64,// ->25366
/*25351*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*25353*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25356*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*25366*/         /*SwitchType*/ 15, MVT::f32,// ->25383
/*25368*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*25370*/           OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectCMOVPred:$p #3 #4
/*25373*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*25383*/         0, // EndSwitchType
/*25384*/       0, /*End of Scope*/
/*25385*/     0, /*End of Scope*/
/*25386*/   /*SwitchOpcode*/ 38|128,51/*6566*/, TARGET_VAL(ISD::LOAD),// ->31956
/*25390*/     OPC_RecordMemRef,
/*25391*/     OPC_RecordNode, // #0 = 'ld' chained node
/*25392*/     OPC_Scope, 67|128,1/*195*/, /*->25590*/ // 5 children in Scope
/*25395*/       OPC_RecordChild1, // #1 = $addr
/*25396*/       OPC_CheckChild1Type, MVT::i32,
/*25398*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25400*/       OPC_CheckType, MVT::i32,
/*25402*/       OPC_Scope, 24, /*->25428*/ // 3 children in Scope
/*25404*/         OPC_CheckPredicate, 52, // Predicate_load
/*25406*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25408*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25411*/         OPC_EmitMergeInputChains1_0,
/*25412*/         OPC_EmitInteger, MVT::i32, 14, 
/*25415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25418*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*25428*/       /*Scope*/ 54, /*->25483*/
/*25429*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25431*/         OPC_Scope, 24, /*->25457*/ // 2 children in Scope
/*25433*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25435*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25437*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25440*/           OPC_EmitMergeInputChains1_0,
/*25441*/           OPC_EmitInteger, MVT::i32, 14, 
/*25444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25447*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*25457*/         /*Scope*/ 24, /*->25482*/
/*25458*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25460*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25462*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25465*/           OPC_EmitMergeInputChains1_0,
/*25466*/           OPC_EmitInteger, MVT::i32, 14, 
/*25469*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25472*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*25482*/         0, /*End of Scope*/
/*25483*/       /*Scope*/ 105, /*->25589*/
/*25484*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25486*/         OPC_Scope, 24, /*->25512*/ // 3 children in Scope
/*25488*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25490*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25492*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25495*/           OPC_EmitMergeInputChains1_0,
/*25496*/           OPC_EmitInteger, MVT::i32, 14, 
/*25499*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25502*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*25512*/         /*Scope*/ 50, /*->25563*/
/*25513*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25515*/           OPC_Scope, 22, /*->25539*/ // 2 children in Scope
/*25517*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25519*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*25522*/             OPC_EmitMergeInputChains1_0,
/*25523*/             OPC_EmitInteger, MVT::i32, 14, 
/*25526*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25529*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*25539*/           /*Scope*/ 22, /*->25562*/
/*25540*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25542*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25545*/             OPC_EmitMergeInputChains1_0,
/*25546*/             OPC_EmitInteger, MVT::i32, 14, 
/*25549*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25552*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*25562*/           0, /*End of Scope*/
/*25563*/         /*Scope*/ 24, /*->25588*/
/*25564*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25566*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25568*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*25571*/           OPC_EmitMergeInputChains1_0,
/*25572*/           OPC_EmitInteger, MVT::i32, 14, 
/*25575*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25578*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*25588*/         0, /*End of Scope*/
/*25589*/       0, /*End of Scope*/
/*25590*/     /*Scope*/ 100, /*->25691*/
/*25591*/       OPC_MoveChild1,
/*25592*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ARMISD::WrapperPIC),// ->25656
/*25596*/         OPC_RecordChild0, // #1 = $addr
/*25597*/         OPC_MoveChild0,
/*25598*/         OPC_SwitchOpcode /*2 cases */, 32, TARGET_VAL(ISD::TargetGlobalAddress),// ->25634
/*25602*/           OPC_MoveParent,
/*25603*/           OPC_MoveParent,
/*25604*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25606*/           OPC_CheckPredicate, 52, // Predicate_load
/*25608*/           OPC_CheckType, MVT::i32,
/*25610*/           OPC_Scope, 10, /*->25622*/ // 2 children in Scope
/*25612*/             OPC_CheckPatternPredicate, 37, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*25614*/             OPC_EmitMergeInputChains1_0,
/*25615*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*25622*/           /*Scope*/ 10, /*->25633*/
/*25623*/             OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*25625*/             OPC_EmitMergeInputChains1_0,
/*25626*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 1/*#Ops*/, 1, 
                      // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                      // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*25633*/           0, /*End of Scope*/
/*25634*/         /*SwitchOpcode*/ 18, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->25655
/*25637*/           OPC_MoveParent,
/*25638*/           OPC_MoveParent,
/*25639*/           OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25641*/           OPC_CheckPredicate, 52, // Predicate_load
/*25643*/           OPC_CheckType, MVT::i32,
/*25645*/           OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*25647*/           OPC_EmitMergeInputChains1_0,
/*25648*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaltlsaddr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                    // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaltlsaddr:i32):$addr)
/*25655*/         0, // EndSwitchOpcode
/*25656*/       /*SwitchOpcode*/ 31, TARGET_VAL(ARMISD::Wrapper),// ->25690
/*25659*/         OPC_RecordChild0, // #1 = $addr
/*25660*/         OPC_MoveChild0,
/*25661*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*25664*/         OPC_MoveParent,
/*25665*/         OPC_MoveParent,
/*25666*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25668*/         OPC_CheckPredicate, 52, // Predicate_load
/*25670*/         OPC_CheckType, MVT::i32,
/*25672*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25674*/         OPC_EmitMergeInputChains1_0,
/*25675*/         OPC_EmitInteger, MVT::i32, 14, 
/*25678*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25681*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*25690*/       0, // EndSwitchOpcode
/*25691*/     /*Scope*/ 29|128,16/*2077*/, /*->27770*/
/*25693*/       OPC_RecordChild1, // #1 = $shift
/*25694*/       OPC_CheckChild1Type, MVT::i32,
/*25696*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*25698*/       OPC_CheckType, MVT::i32,
/*25700*/       OPC_Scope, 25, /*->25727*/ // 22 children in Scope
/*25702*/         OPC_CheckPredicate, 52, // Predicate_load
/*25704*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25706*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25709*/         OPC_EmitMergeInputChains1_0,
/*25710*/         OPC_EmitInteger, MVT::i32, 14, 
/*25713*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25716*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*25727*/       /*Scope*/ 56, /*->25784*/
/*25728*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25730*/         OPC_Scope, 25, /*->25757*/ // 2 children in Scope
/*25732*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*25734*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25736*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25739*/           OPC_EmitMergeInputChains1_0,
/*25740*/           OPC_EmitInteger, MVT::i32, 14, 
/*25743*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25746*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*25757*/         /*Scope*/ 25, /*->25783*/
/*25758*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25760*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25762*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25765*/           OPC_EmitMergeInputChains1_0,
/*25766*/           OPC_EmitInteger, MVT::i32, 14, 
/*25769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25772*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25783*/         0, /*End of Scope*/
/*25784*/       /*Scope*/ 56, /*->25841*/
/*25785*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*25787*/         OPC_Scope, 25, /*->25814*/ // 2 children in Scope
/*25789*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*25791*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25793*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25796*/           OPC_EmitMergeInputChains1_0,
/*25797*/           OPC_EmitInteger, MVT::i32, 14, 
/*25800*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25803*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*25814*/         /*Scope*/ 25, /*->25840*/
/*25815*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*25817*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25819*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25822*/           OPC_EmitMergeInputChains1_0,
/*25823*/           OPC_EmitInteger, MVT::i32, 14, 
/*25826*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25829*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*25840*/         0, /*End of Scope*/
/*25841*/       /*Scope*/ 27, /*->25869*/
/*25842*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25844*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*25846*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25848*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25851*/         OPC_EmitMergeInputChains1_0,
/*25852*/         OPC_EmitInteger, MVT::i32, 14, 
/*25855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25858*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25869*/       /*Scope*/ 82, /*->25952*/
/*25870*/         OPC_CheckPredicate, 30, // Predicate_extload
/*25872*/         OPC_Scope, 25, /*->25899*/ // 3 children in Scope
/*25874*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*25876*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25878*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25881*/           OPC_EmitMergeInputChains1_0,
/*25882*/           OPC_EmitInteger, MVT::i32, 14, 
/*25885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25888*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25899*/         /*Scope*/ 25, /*->25925*/
/*25900*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*25902*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25904*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*25907*/           OPC_EmitMergeInputChains1_0,
/*25908*/           OPC_EmitInteger, MVT::i32, 14, 
/*25911*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25914*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*25925*/         /*Scope*/ 25, /*->25951*/
/*25926*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*25928*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25930*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*25933*/           OPC_EmitMergeInputChains1_0,
/*25934*/           OPC_EmitInteger, MVT::i32, 14, 
/*25937*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25940*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*25951*/         0, /*End of Scope*/
/*25952*/       /*Scope*/ 25, /*->25978*/
/*25953*/         OPC_CheckPredicate, 52, // Predicate_load
/*25955*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25957*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25960*/         OPC_EmitMergeInputChains1_0,
/*25961*/         OPC_EmitInteger, MVT::i32, 14, 
/*25964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25967*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*25978*/       /*Scope*/ 56, /*->26035*/
/*25979*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*25981*/         OPC_Scope, 25, /*->26008*/ // 2 children in Scope
/*25983*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*25985*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25987*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25990*/           OPC_EmitMergeInputChains1_0,
/*25991*/           OPC_EmitInteger, MVT::i32, 14, 
/*25994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25997*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26008*/         /*Scope*/ 25, /*->26034*/
/*26009*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26011*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26013*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26016*/           OPC_EmitMergeInputChains1_0,
/*26017*/           OPC_EmitInteger, MVT::i32, 14, 
/*26020*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26023*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26034*/         0, /*End of Scope*/
/*26035*/       /*Scope*/ 56, /*->26092*/
/*26036*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26038*/         OPC_Scope, 25, /*->26065*/ // 2 children in Scope
/*26040*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26042*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26044*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26047*/           OPC_EmitMergeInputChains1_0,
/*26048*/           OPC_EmitInteger, MVT::i32, 14, 
/*26051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26054*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*26065*/         /*Scope*/ 25, /*->26091*/
/*26066*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*26068*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26070*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26073*/           OPC_EmitMergeInputChains1_0,
/*26074*/           OPC_EmitInteger, MVT::i32, 14, 
/*26077*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26080*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*26091*/         0, /*End of Scope*/
/*26092*/       /*Scope*/ 27, /*->26120*/
/*26093*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26095*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26097*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26099*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26102*/         OPC_EmitMergeInputChains1_0,
/*26103*/         OPC_EmitInteger, MVT::i32, 14, 
/*26106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26109*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26120*/       /*Scope*/ 82, /*->26203*/
/*26121*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26123*/         OPC_Scope, 25, /*->26150*/ // 3 children in Scope
/*26125*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26127*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26129*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26132*/           OPC_EmitMergeInputChains1_0,
/*26133*/           OPC_EmitInteger, MVT::i32, 14, 
/*26136*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26139*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26150*/         /*Scope*/ 25, /*->26176*/
/*26151*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26153*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26155*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26158*/           OPC_EmitMergeInputChains1_0,
/*26159*/           OPC_EmitInteger, MVT::i32, 14, 
/*26162*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26165*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*26176*/         /*Scope*/ 25, /*->26202*/
/*26177*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26179*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26181*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*26184*/           OPC_EmitMergeInputChains1_0,
/*26185*/           OPC_EmitInteger, MVT::i32, 14, 
/*26188*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26191*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*26202*/         0, /*End of Scope*/
/*26203*/       /*Scope*/ 24, /*->26228*/
/*26204*/         OPC_CheckPredicate, 52, // Predicate_load
/*26206*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26208*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26211*/         OPC_EmitMergeInputChains1_0,
/*26212*/         OPC_EmitInteger, MVT::i32, 14, 
/*26215*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26218*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*26228*/       /*Scope*/ 54, /*->26283*/
/*26229*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26231*/         OPC_Scope, 24, /*->26257*/ // 2 children in Scope
/*26233*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26235*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26237*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26240*/           OPC_EmitMergeInputChains1_0,
/*26241*/           OPC_EmitInteger, MVT::i32, 14, 
/*26244*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26247*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26257*/         /*Scope*/ 24, /*->26282*/
/*26258*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26260*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26262*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26265*/           OPC_EmitMergeInputChains1_0,
/*26266*/           OPC_EmitInteger, MVT::i32, 14, 
/*26269*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26272*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26282*/         0, /*End of Scope*/
/*26283*/       /*Scope*/ 103, /*->26387*/
/*26284*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26286*/         OPC_Scope, 24, /*->26312*/ // 3 children in Scope
/*26288*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26290*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26292*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26295*/           OPC_EmitMergeInputChains1_0,
/*26296*/           OPC_EmitInteger, MVT::i32, 14, 
/*26299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26302*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26312*/         /*Scope*/ 48, /*->26361*/
/*26313*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26315*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26317*/           OPC_Scope, 20, /*->26339*/ // 2 children in Scope
/*26319*/             OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*26322*/             OPC_EmitMergeInputChains1_0,
/*26323*/             OPC_EmitInteger, MVT::i32, 14, 
/*26326*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26329*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*26339*/           /*Scope*/ 20, /*->26360*/
/*26340*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26343*/             OPC_EmitMergeInputChains1_0,
/*26344*/             OPC_EmitInteger, MVT::i32, 14, 
/*26347*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26350*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*26360*/           0, /*End of Scope*/
/*26361*/         /*Scope*/ 24, /*->26386*/
/*26362*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26364*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26366*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*26369*/           OPC_EmitMergeInputChains1_0,
/*26370*/           OPC_EmitInteger, MVT::i32, 14, 
/*26373*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26376*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*26386*/         0, /*End of Scope*/
/*26387*/       /*Scope*/ 69, /*->26457*/
/*26388*/         OPC_CheckPredicate, 52, // Predicate_load
/*26390*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26392*/         OPC_Scope, 20, /*->26414*/ // 3 children in Scope
/*26394*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26397*/           OPC_EmitMergeInputChains1_0,
/*26398*/           OPC_EmitInteger, MVT::i32, 14, 
/*26401*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26404*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26414*/         /*Scope*/ 20, /*->26435*/
/*26415*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*26418*/           OPC_EmitMergeInputChains1_0,
/*26419*/           OPC_EmitInteger, MVT::i32, 14, 
/*26422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26425*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*26435*/         /*Scope*/ 20, /*->26456*/
/*26436*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26439*/           OPC_EmitMergeInputChains1_0,
/*26440*/           OPC_EmitInteger, MVT::i32, 14, 
/*26443*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26446*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rr:i32:$addr)
/*26456*/         0, /*End of Scope*/
/*26457*/       /*Scope*/ 23|128,1/*151*/, /*->26610*/
/*26459*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26461*/         OPC_Scope, 48, /*->26511*/ // 3 children in Scope
/*26463*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26465*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26467*/           OPC_Scope, 20, /*->26489*/ // 2 children in Scope
/*26469*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26472*/             OPC_EmitMergeInputChains1_0,
/*26473*/             OPC_EmitInteger, MVT::i32, 14, 
/*26476*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26479*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26489*/           /*Scope*/ 20, /*->26510*/
/*26490*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26493*/             OPC_EmitMergeInputChains1_0,
/*26494*/             OPC_EmitInteger, MVT::i32, 14, 
/*26497*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26500*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26510*/           0, /*End of Scope*/
/*26511*/         /*Scope*/ 48, /*->26560*/
/*26512*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26514*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26516*/           OPC_Scope, 20, /*->26538*/ // 2 children in Scope
/*26518*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26521*/             OPC_EmitMergeInputChains1_0,
/*26522*/             OPC_EmitInteger, MVT::i32, 14, 
/*26525*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26528*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*26538*/           /*Scope*/ 20, /*->26559*/
/*26539*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26542*/             OPC_EmitMergeInputChains1_0,
/*26543*/             OPC_EmitInteger, MVT::i32, 14, 
/*26546*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26549*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*26559*/           0, /*End of Scope*/
/*26560*/         /*Scope*/ 48, /*->26609*/
/*26561*/           OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*26563*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26565*/           OPC_Scope, 20, /*->26587*/ // 2 children in Scope
/*26567*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26570*/             OPC_EmitMergeInputChains1_0,
/*26571*/             OPC_EmitInteger, MVT::i32, 14, 
/*26574*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26577*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26587*/           /*Scope*/ 20, /*->26608*/
/*26588*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26591*/             OPC_EmitMergeInputChains1_0,
/*26592*/             OPC_EmitInteger, MVT::i32, 14, 
/*26595*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26598*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26608*/           0, /*End of Scope*/
/*26609*/         0, /*End of Scope*/
/*26610*/       /*Scope*/ 98|128,1/*226*/, /*->26838*/
/*26612*/         OPC_CheckPredicate, 30, // Predicate_extload
/*26614*/         OPC_Scope, 24, /*->26640*/ // 6 children in Scope
/*26616*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26618*/           OPC_CheckPatternPredicate, 39, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26620*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26623*/           OPC_EmitMergeInputChains1_0,
/*26624*/           OPC_EmitInteger, MVT::i32, 14, 
/*26627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26630*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26640*/         /*Scope*/ 24, /*->26665*/
/*26641*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26643*/           OPC_CheckPatternPredicate, 39, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26645*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26648*/           OPC_EmitMergeInputChains1_0,
/*26649*/           OPC_EmitInteger, MVT::i32, 14, 
/*26652*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26655*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26665*/         /*Scope*/ 24, /*->26690*/
/*26666*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26668*/           OPC_CheckPatternPredicate, 39, // (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26670*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*26673*/           OPC_EmitMergeInputChains1_0,
/*26674*/           OPC_EmitInteger, MVT::i32, 14, 
/*26677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26680*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*26690*/         /*Scope*/ 48, /*->26739*/
/*26691*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*26693*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26695*/           OPC_Scope, 20, /*->26717*/ // 2 children in Scope
/*26697*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26700*/             OPC_EmitMergeInputChains1_0,
/*26701*/             OPC_EmitInteger, MVT::i32, 14, 
/*26704*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26707*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26717*/           /*Scope*/ 20, /*->26738*/
/*26718*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26721*/             OPC_EmitMergeInputChains1_0,
/*26722*/             OPC_EmitInteger, MVT::i32, 14, 
/*26725*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26728*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26738*/           0, /*End of Scope*/
/*26739*/         /*Scope*/ 48, /*->26788*/
/*26740*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*26742*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26744*/           OPC_Scope, 20, /*->26766*/ // 2 children in Scope
/*26746*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*26749*/             OPC_EmitMergeInputChains1_0,
/*26750*/             OPC_EmitInteger, MVT::i32, 14, 
/*26753*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26756*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*26766*/           /*Scope*/ 20, /*->26787*/
/*26767*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26770*/             OPC_EmitMergeInputChains1_0,
/*26771*/             OPC_EmitInteger, MVT::i32, 14, 
/*26774*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26777*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$addr)
/*26787*/           0, /*End of Scope*/
/*26788*/         /*Scope*/ 48, /*->26837*/
/*26789*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*26791*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26793*/           OPC_Scope, 20, /*->26815*/ // 2 children in Scope
/*26795*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*26798*/             OPC_EmitMergeInputChains1_0,
/*26799*/             OPC_EmitInteger, MVT::i32, 14, 
/*26802*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26805*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*26815*/           /*Scope*/ 20, /*->26836*/
/*26816*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*26819*/             OPC_EmitMergeInputChains1_0,
/*26820*/             OPC_EmitInteger, MVT::i32, 14, 
/*26823*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26826*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$addr)
/*26836*/           0, /*End of Scope*/
/*26837*/         0, /*End of Scope*/
/*26838*/       /*Scope*/ 48, /*->26887*/
/*26839*/         OPC_CheckPredicate, 52, // Predicate_load
/*26841*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26843*/         OPC_Scope, 20, /*->26865*/ // 2 children in Scope
/*26845*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26848*/           OPC_EmitMergeInputChains1_0,
/*26849*/           OPC_EmitInteger, MVT::i32, 14, 
/*26852*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26855*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*26865*/         /*Scope*/ 20, /*->26886*/
/*26866*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26869*/           OPC_EmitMergeInputChains1_0,
/*26870*/           OPC_EmitInteger, MVT::i32, 14, 
/*26873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26876*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*26886*/         0, /*End of Scope*/
/*26887*/       /*Scope*/ 102, /*->26990*/
/*26888*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*26890*/         OPC_Scope, 48, /*->26940*/ // 2 children in Scope
/*26892*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*26894*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26896*/           OPC_Scope, 20, /*->26918*/ // 2 children in Scope
/*26898*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26901*/             OPC_EmitMergeInputChains1_0,
/*26902*/             OPC_EmitInteger, MVT::i32, 14, 
/*26905*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26908*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*26918*/           /*Scope*/ 20, /*->26939*/
/*26919*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26922*/             OPC_EmitMergeInputChains1_0,
/*26923*/             OPC_EmitInteger, MVT::i32, 14, 
/*26926*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26929*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*26939*/           0, /*End of Scope*/
/*26940*/         /*Scope*/ 48, /*->26989*/
/*26941*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*26943*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26945*/           OPC_Scope, 20, /*->26967*/ // 2 children in Scope
/*26947*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*26950*/             OPC_EmitMergeInputChains1_0,
/*26951*/             OPC_EmitInteger, MVT::i32, 14, 
/*26954*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26957*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*26967*/           /*Scope*/ 20, /*->26988*/
/*26968*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*26971*/             OPC_EmitMergeInputChains1_0,
/*26972*/             OPC_EmitInteger, MVT::i32, 14, 
/*26975*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26978*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*26988*/           0, /*End of Scope*/
/*26989*/         0, /*End of Scope*/
/*26990*/       /*Scope*/ 102, /*->27093*/
/*26991*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*26993*/         OPC_Scope, 48, /*->27043*/ // 2 children in Scope
/*26995*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*26997*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26999*/           OPC_Scope, 20, /*->27021*/ // 2 children in Scope
/*27001*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27004*/             OPC_EmitMergeInputChains1_0,
/*27005*/             OPC_EmitInteger, MVT::i32, 14, 
/*27008*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27011*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*27021*/           /*Scope*/ 20, /*->27042*/
/*27022*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27025*/             OPC_EmitMergeInputChains1_0,
/*27026*/             OPC_EmitInteger, MVT::i32, 14, 
/*27029*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27032*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27042*/           0, /*End of Scope*/
/*27043*/         /*Scope*/ 48, /*->27092*/
/*27044*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27046*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27048*/           OPC_Scope, 20, /*->27070*/ // 2 children in Scope
/*27050*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27053*/             OPC_EmitMergeInputChains1_0,
/*27054*/             OPC_EmitInteger, MVT::i32, 14, 
/*27057*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27060*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*27070*/           /*Scope*/ 20, /*->27091*/
/*27071*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27074*/             OPC_EmitMergeInputChains1_0,
/*27075*/             OPC_EmitInteger, MVT::i32, 14, 
/*27078*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27081*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27091*/           0, /*End of Scope*/
/*27092*/         0, /*End of Scope*/
/*27093*/       /*Scope*/ 50, /*->27144*/
/*27094*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27096*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27098*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27100*/         OPC_Scope, 20, /*->27122*/ // 2 children in Scope
/*27102*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27105*/           OPC_EmitMergeInputChains1_0,
/*27106*/           OPC_EmitInteger, MVT::i32, 14, 
/*27109*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27112*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27122*/         /*Scope*/ 20, /*->27143*/
/*27123*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27126*/           OPC_EmitMergeInputChains1_0,
/*27127*/           OPC_EmitInteger, MVT::i32, 14, 
/*27130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27133*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27143*/         0, /*End of Scope*/
/*27144*/       /*Scope*/ 23|128,1/*151*/, /*->27297*/
/*27146*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27148*/         OPC_Scope, 48, /*->27198*/ // 3 children in Scope
/*27150*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27152*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27154*/           OPC_Scope, 20, /*->27176*/ // 2 children in Scope
/*27156*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27159*/             OPC_EmitMergeInputChains1_0,
/*27160*/             OPC_EmitInteger, MVT::i32, 14, 
/*27163*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27166*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27176*/           /*Scope*/ 20, /*->27197*/
/*27177*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27180*/             OPC_EmitMergeInputChains1_0,
/*27181*/             OPC_EmitInteger, MVT::i32, 14, 
/*27184*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27187*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27197*/           0, /*End of Scope*/
/*27198*/         /*Scope*/ 48, /*->27247*/
/*27199*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27201*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27203*/           OPC_Scope, 20, /*->27225*/ // 2 children in Scope
/*27205*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27208*/             OPC_EmitMergeInputChains1_0,
/*27209*/             OPC_EmitInteger, MVT::i32, 14, 
/*27212*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27215*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*27225*/           /*Scope*/ 20, /*->27246*/
/*27226*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27229*/             OPC_EmitMergeInputChains1_0,
/*27230*/             OPC_EmitInteger, MVT::i32, 14, 
/*27233*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27236*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*27246*/           0, /*End of Scope*/
/*27247*/         /*Scope*/ 48, /*->27296*/
/*27248*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27250*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27252*/           OPC_Scope, 20, /*->27274*/ // 2 children in Scope
/*27254*/             OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*27257*/             OPC_EmitMergeInputChains1_0,
/*27258*/             OPC_EmitInteger, MVT::i32, 14, 
/*27261*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27264*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*27274*/           /*Scope*/ 20, /*->27295*/
/*27275*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*27278*/             OPC_EmitMergeInputChains1_0,
/*27279*/             OPC_EmitInteger, MVT::i32, 14, 
/*27282*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27285*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*27295*/           0, /*End of Scope*/
/*27296*/         0, /*End of Scope*/
/*27297*/       /*Scope*/ 86|128,3/*470*/, /*->27769*/
/*27299*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27301*/         OPC_Scope, 84, /*->27387*/ // 4 children in Scope
/*27303*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27305*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27307*/           OPC_Scope, 38, /*->27347*/ // 2 children in Scope
/*27309*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27312*/             OPC_EmitMergeInputChains1_0,
/*27313*/             OPC_EmitInteger, MVT::i32, 14, 
/*27316*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27319*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27329*/             OPC_EmitInteger, MVT::i32, 14, 
/*27332*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27335*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27344*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*27347*/           /*Scope*/ 38, /*->27386*/
/*27348*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27351*/             OPC_EmitMergeInputChains1_0,
/*27352*/             OPC_EmitInteger, MVT::i32, 14, 
/*27355*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27358*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27368*/             OPC_EmitInteger, MVT::i32, 14, 
/*27371*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27374*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTB), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27383*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr))
/*27386*/           0, /*End of Scope*/
/*27387*/         /*Scope*/ 84, /*->27472*/
/*27388*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27390*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27392*/           OPC_Scope, 38, /*->27432*/ // 2 children in Scope
/*27394*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27397*/             OPC_EmitMergeInputChains1_0,
/*27398*/             OPC_EmitInteger, MVT::i32, 14, 
/*27401*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27404*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27414*/             OPC_EmitInteger, MVT::i32, 14, 
/*27417*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27420*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27429*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*27432*/           /*Scope*/ 38, /*->27471*/
/*27433*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27436*/             OPC_EmitMergeInputChains1_0,
/*27437*/             OPC_EmitInteger, MVT::i32, 14, 
/*27440*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27443*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*27453*/             OPC_EmitInteger, MVT::i32, 14, 
/*27456*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27459*/             OPC_EmitNode1, TARGET_VAL(ARM::tSXTH), 0,
                          MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*27468*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr))
/*27471*/           0, /*End of Scope*/
/*27472*/         /*Scope*/ 18|128,1/*146*/, /*->27620*/
/*27474*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27476*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27478*/           OPC_Scope, 69, /*->27549*/ // 2 children in Scope
/*27480*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*27483*/             OPC_EmitMergeInputChains1_0,
/*27484*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27487*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27490*/             OPC_EmitInteger, MVT::i32, 14, 
/*27493*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27496*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27506*/             OPC_EmitInteger, MVT::i32, 24, 
/*27509*/             OPC_EmitInteger, MVT::i32, 14, 
/*27512*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27515*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27526*/             OPC_EmitInteger, MVT::i32, 24, 
/*27529*/             OPC_EmitInteger, MVT::i32, 14, 
/*27532*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27535*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27546*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*27549*/           /*Scope*/ 69, /*->27619*/
/*27550*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27553*/             OPC_EmitMergeInputChains1_0,
/*27554*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27557*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27560*/             OPC_EmitInteger, MVT::i32, 14, 
/*27563*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27566*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27576*/             OPC_EmitInteger, MVT::i32, 24, 
/*27579*/             OPC_EmitInteger, MVT::i32, 14, 
/*27582*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27585*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27596*/             OPC_EmitInteger, MVT::i32, 24, 
/*27599*/             OPC_EmitInteger, MVT::i32, 14, 
/*27602*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27605*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27616*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rr:i32:$addr), 24:i32), 24:i32)
/*27619*/           0, /*End of Scope*/
/*27620*/         /*Scope*/ 18|128,1/*146*/, /*->27768*/
/*27622*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27624*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27626*/           OPC_Scope, 69, /*->27697*/ // 2 children in Scope
/*27628*/             OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*27631*/             OPC_EmitMergeInputChains1_0,
/*27632*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27635*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27638*/             OPC_EmitInteger, MVT::i32, 14, 
/*27641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27644*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27654*/             OPC_EmitInteger, MVT::i32, 16, 
/*27657*/             OPC_EmitInteger, MVT::i32, 14, 
/*27660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27663*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27674*/             OPC_EmitInteger, MVT::i32, 16, 
/*27677*/             OPC_EmitInteger, MVT::i32, 14, 
/*27680*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27683*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27694*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*27697*/           /*Scope*/ 69, /*->27767*/
/*27698*/             OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*27701*/             OPC_EmitMergeInputChains1_0,
/*27702*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27705*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*27708*/             OPC_EmitInteger, MVT::i32, 14, 
/*27711*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27714*/             OPC_EmitNode1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*27724*/             OPC_EmitInteger, MVT::i32, 16, 
/*27727*/             OPC_EmitInteger, MVT::i32, 14, 
/*27730*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27733*/             OPC_EmitNode1, TARGET_VAL(ARM::tLSLri), 0,
                          MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*27744*/             OPC_EmitInteger, MVT::i32, 16, 
/*27747*/             OPC_EmitInteger, MVT::i32, 14, 
/*27750*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27753*/             OPC_EmitNode1, TARGET_VAL(ARM::tASRri), 0,
                          MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*27764*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rr:i32:$addr), 16:i32), 16:i32)
/*27767*/           0, /*End of Scope*/
/*27768*/         0, /*End of Scope*/
/*27769*/       0, /*End of Scope*/
/*27770*/     /*Scope*/ 95|128,1/*223*/, /*->27995*/
/*27772*/       OPC_MoveChild1,
/*27773*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*27776*/       OPC_RecordChild0, // #1 = $addr
/*27777*/       OPC_MoveChild0,
/*27778*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*27781*/       OPC_MoveParent,
/*27782*/       OPC_MoveParent,
/*27783*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*27785*/       OPC_CheckType, MVT::i32,
/*27787*/       OPC_Scope, 20, /*->27809*/ // 5 children in Scope
/*27789*/         OPC_CheckPredicate, 52, // Predicate_load
/*27791*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27793*/         OPC_EmitMergeInputChains1_0,
/*27794*/         OPC_EmitInteger, MVT::i32, 14, 
/*27797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27800*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*27809*/       /*Scope*/ 46, /*->27856*/
/*27810*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27812*/         OPC_Scope, 20, /*->27834*/ // 2 children in Scope
/*27814*/           OPC_CheckPredicate, 31, // Predicate_zextloadi16
/*27816*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27818*/           OPC_EmitMergeInputChains1_0,
/*27819*/           OPC_EmitInteger, MVT::i32, 14, 
/*27822*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27825*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27834*/         /*Scope*/ 20, /*->27855*/
/*27835*/           OPC_CheckPredicate, 54, // Predicate_zextloadi8
/*27837*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27839*/           OPC_EmitMergeInputChains1_0,
/*27840*/           OPC_EmitInteger, MVT::i32, 14, 
/*27843*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27846*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27855*/         0, /*End of Scope*/
/*27856*/       /*Scope*/ 46, /*->27903*/
/*27857*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*27859*/         OPC_Scope, 20, /*->27881*/ // 2 children in Scope
/*27861*/           OPC_CheckPredicate, 31, // Predicate_sextloadi16
/*27863*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27865*/           OPC_EmitMergeInputChains1_0,
/*27866*/           OPC_EmitInteger, MVT::i32, 14, 
/*27869*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27872*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                    // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*27881*/         /*Scope*/ 20, /*->27902*/
/*27882*/           OPC_CheckPredicate, 54, // Predicate_sextloadi8
/*27884*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27886*/           OPC_EmitMergeInputChains1_0,
/*27887*/           OPC_EmitInteger, MVT::i32, 14, 
/*27890*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27893*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                    // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*27902*/         0, /*End of Scope*/
/*27903*/       /*Scope*/ 22, /*->27926*/
/*27904*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*27906*/         OPC_CheckPredicate, 56, // Predicate_zextloadi1
/*27908*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27910*/         OPC_EmitMergeInputChains1_0,
/*27911*/         OPC_EmitInteger, MVT::i32, 14, 
/*27914*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27917*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27926*/       /*Scope*/ 67, /*->27994*/
/*27927*/         OPC_CheckPredicate, 30, // Predicate_extload
/*27929*/         OPC_Scope, 20, /*->27951*/ // 3 children in Scope
/*27931*/           OPC_CheckPredicate, 56, // Predicate_extloadi1
/*27933*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27935*/           OPC_EmitMergeInputChains1_0,
/*27936*/           OPC_EmitInteger, MVT::i32, 14, 
/*27939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27942*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27951*/         /*Scope*/ 20, /*->27972*/
/*27952*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*27954*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27956*/           OPC_EmitMergeInputChains1_0,
/*27957*/           OPC_EmitInteger, MVT::i32, 14, 
/*27960*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27963*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*27972*/         /*Scope*/ 20, /*->27993*/
/*27973*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*27975*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27977*/           OPC_EmitMergeInputChains1_0,
/*27978*/           OPC_EmitInteger, MVT::i32, 14, 
/*27981*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27984*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                    // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*27993*/         0, /*End of Scope*/
/*27994*/       0, /*End of Scope*/
/*27995*/     /*Scope*/ 118|128,30/*3958*/, /*->31955*/
/*27997*/       OPC_RecordChild1, // #1 = $addr
/*27998*/       OPC_CheckChild1Type, MVT::i32,
/*28000*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*28002*/       OPC_Scope, 10|128,1/*138*/, /*->28143*/ // 47 children in Scope
/*28005*/         OPC_CheckPredicate, 52, // Predicate_load
/*28007*/         OPC_Scope, 52, /*->28061*/ // 4 children in Scope
/*28009*/           OPC_CheckPredicate, 57, // Predicate_alignedload32
/*28011*/           OPC_SwitchType /*2 cases */, 22, MVT::f64,// ->28036
/*28014*/             OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*28016*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28019*/             OPC_EmitMergeInputChains1_0,
/*28020*/             OPC_EmitInteger, MVT::i32, 14, 
/*28023*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28026*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*28036*/           /*SwitchType*/ 22, MVT::f32,// ->28060
/*28038*/             OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*28040*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*28043*/             OPC_EmitMergeInputChains1_0,
/*28044*/             OPC_EmitInteger, MVT::i32, 14, 
/*28047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28050*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                          MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*28060*/           0, // EndSwitchType
/*28061*/         /*Scope*/ 26, /*->28088*/
/*28062*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*28064*/           OPC_CheckType, MVT::f64,
/*28066*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28068*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28071*/           OPC_EmitMergeInputChains1_0,
/*28072*/           OPC_EmitInteger, MVT::i32, 14, 
/*28075*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28078*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*28088*/         /*Scope*/ 26, /*->28115*/
/*28089*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*28091*/           OPC_CheckType, MVT::f64,
/*28093*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28095*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28098*/           OPC_EmitMergeInputChains1_0,
/*28099*/           OPC_EmitInteger, MVT::i32, 14, 
/*28102*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28105*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*28115*/         /*Scope*/ 26, /*->28142*/
/*28116*/           OPC_CheckPredicate, 60, // Predicate_non_word_alignedload
/*28118*/           OPC_CheckType, MVT::f64,
/*28120*/           OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*28122*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28125*/           OPC_EmitMergeInputChains1_0,
/*28126*/           OPC_EmitInteger, MVT::i32, 14, 
/*28129*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28132*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*28142*/         0, /*End of Scope*/
/*28143*/       /*Scope*/ 44, /*->28188*/
/*28144*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28146*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28148*/         OPC_CheckType, MVT::v8i16,
/*28150*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28153*/         OPC_EmitMergeInputChains1_0,
/*28154*/         OPC_EmitInteger, MVT::i32, 14, 
/*28157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28160*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28170*/         OPC_EmitInteger, MVT::i32, 14, 
/*28173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28176*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28185*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28188*/       /*Scope*/ 44, /*->28233*/
/*28189*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28191*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28193*/         OPC_CheckType, MVT::v8i16,
/*28195*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28198*/         OPC_EmitMergeInputChains1_0,
/*28199*/         OPC_EmitInteger, MVT::i32, 14, 
/*28202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28205*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28215*/         OPC_EmitInteger, MVT::i32, 14, 
/*28218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28221*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28230*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28233*/       /*Scope*/ 44, /*->28278*/
/*28234*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28236*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28238*/         OPC_CheckType, MVT::v8i16,
/*28240*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28243*/         OPC_EmitMergeInputChains1_0,
/*28244*/         OPC_EmitInteger, MVT::i32, 14, 
/*28247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28250*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28260*/         OPC_EmitInteger, MVT::i32, 14, 
/*28263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28266*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28275*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*28278*/       /*Scope*/ 44, /*->28323*/
/*28279*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28281*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28283*/         OPC_CheckType, MVT::v4i32,
/*28285*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28288*/         OPC_EmitMergeInputChains1_0,
/*28289*/         OPC_EmitInteger, MVT::i32, 14, 
/*28292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28295*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28305*/         OPC_EmitInteger, MVT::i32, 14, 
/*28308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28311*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28320*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*28323*/       /*Scope*/ 44, /*->28368*/
/*28324*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28326*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28328*/         OPC_CheckType, MVT::v4i32,
/*28330*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28333*/         OPC_EmitMergeInputChains1_0,
/*28334*/         OPC_EmitInteger, MVT::i32, 14, 
/*28337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28340*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28350*/         OPC_EmitInteger, MVT::i32, 14, 
/*28353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28356*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28365*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*28368*/       /*Scope*/ 44, /*->28413*/
/*28369*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28371*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28373*/         OPC_CheckType, MVT::v4i32,
/*28375*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28378*/         OPC_EmitMergeInputChains1_0,
/*28379*/         OPC_EmitInteger, MVT::i32, 14, 
/*28382*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28385*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28395*/         OPC_EmitInteger, MVT::i32, 14, 
/*28398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28401*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28410*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*28413*/       /*Scope*/ 44, /*->28458*/
/*28414*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28416*/         OPC_CheckPredicate, 63, // Predicate_extloadvi32
/*28418*/         OPC_CheckType, MVT::v2i64,
/*28420*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28423*/         OPC_EmitMergeInputChains1_0,
/*28424*/         OPC_EmitInteger, MVT::i32, 14, 
/*28427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28430*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28440*/         OPC_EmitInteger, MVT::i32, 14, 
/*28443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28446*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28455*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28458*/       /*Scope*/ 44, /*->28503*/
/*28459*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28461*/         OPC_CheckPredicate, 63, // Predicate_zextloadvi32
/*28463*/         OPC_CheckType, MVT::v2i64,
/*28465*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28468*/         OPC_EmitMergeInputChains1_0,
/*28469*/         OPC_EmitInteger, MVT::i32, 14, 
/*28472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28475*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28485*/         OPC_EmitInteger, MVT::i32, 14, 
/*28488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28491*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28500*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28503*/       /*Scope*/ 44, /*->28548*/
/*28504*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28506*/         OPC_CheckPredicate, 63, // Predicate_sextloadvi32
/*28508*/         OPC_CheckType, MVT::v2i64,
/*28510*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28513*/         OPC_EmitMergeInputChains1_0,
/*28514*/         OPC_EmitInteger, MVT::i32, 14, 
/*28517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28520*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*28530*/         OPC_EmitInteger, MVT::i32, 14, 
/*28533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28536*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*28545*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*28548*/       /*Scope*/ 65, /*->28614*/
/*28549*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28551*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28553*/         OPC_CheckType, MVT::v4i16,
/*28555*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28557*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28560*/         OPC_EmitMergeInputChains1_0,
/*28561*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28567*/         OPC_EmitInteger, MVT::i32, 0, 
/*28570*/         OPC_EmitInteger, MVT::i32, 14, 
/*28573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28576*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28588*/         OPC_EmitInteger, MVT::i32, 14, 
/*28591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28594*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28603*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28606*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28614*/       /*Scope*/ 65, /*->28680*/
/*28615*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28617*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*28619*/         OPC_CheckType, MVT::v4i16,
/*28621*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28623*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28626*/         OPC_EmitMergeInputChains1_0,
/*28627*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28633*/         OPC_EmitInteger, MVT::i32, 0, 
/*28636*/         OPC_EmitInteger, MVT::i32, 14, 
/*28639*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28642*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28654*/         OPC_EmitInteger, MVT::i32, 14, 
/*28657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28660*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28669*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28672*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28680*/       /*Scope*/ 65, /*->28746*/
/*28681*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28683*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*28685*/         OPC_CheckType, MVT::v4i16,
/*28687*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28689*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28692*/         OPC_EmitMergeInputChains1_0,
/*28693*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28699*/         OPC_EmitInteger, MVT::i32, 0, 
/*28702*/         OPC_EmitInteger, MVT::i32, 14, 
/*28705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28708*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28720*/         OPC_EmitInteger, MVT::i32, 14, 
/*28723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28726*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28735*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28738*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28746*/       /*Scope*/ 65, /*->28812*/
/*28747*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28749*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*28751*/         OPC_CheckType, MVT::v2i32,
/*28753*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28755*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28758*/         OPC_EmitMergeInputChains1_0,
/*28759*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28765*/         OPC_EmitInteger, MVT::i32, 0, 
/*28768*/         OPC_EmitInteger, MVT::i32, 14, 
/*28771*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28774*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28786*/         OPC_EmitInteger, MVT::i32, 14, 
/*28789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28792*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28801*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28804*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28812*/       /*Scope*/ 65, /*->28878*/
/*28813*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*28815*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*28817*/         OPC_CheckType, MVT::v2i32,
/*28819*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28821*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28824*/         OPC_EmitMergeInputChains1_0,
/*28825*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28831*/         OPC_EmitInteger, MVT::i32, 0, 
/*28834*/         OPC_EmitInteger, MVT::i32, 14, 
/*28837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28840*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28852*/         OPC_EmitInteger, MVT::i32, 14, 
/*28855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28858*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28867*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28870*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28878*/       /*Scope*/ 65, /*->28944*/
/*28879*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*28881*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*28883*/         OPC_CheckType, MVT::v2i32,
/*28885*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28887*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28890*/         OPC_EmitMergeInputChains1_0,
/*28891*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28897*/         OPC_EmitInteger, MVT::i32, 0, 
/*28900*/         OPC_EmitInteger, MVT::i32, 14, 
/*28903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28906*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28918*/         OPC_EmitInteger, MVT::i32, 14, 
/*28921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28924*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28933*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*28936*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*28944*/       /*Scope*/ 83, /*->29028*/
/*28945*/         OPC_CheckPredicate, 30, // Predicate_extload
/*28947*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*28949*/         OPC_CheckType, MVT::v4i32,
/*28951*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*28953*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*28956*/         OPC_EmitMergeInputChains1_0,
/*28957*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*28963*/         OPC_EmitInteger, MVT::i32, 0, 
/*28966*/         OPC_EmitInteger, MVT::i32, 14, 
/*28969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28972*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*28984*/         OPC_EmitInteger, MVT::i32, 14, 
/*28987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28990*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*28999*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29002*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29010*/         OPC_EmitInteger, MVT::i32, 14, 
/*29013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29016*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29025*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29028*/       /*Scope*/ 83, /*->29112*/
/*29029*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29031*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29033*/         OPC_CheckType, MVT::v4i32,
/*29035*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29037*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29040*/         OPC_EmitMergeInputChains1_0,
/*29041*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29047*/         OPC_EmitInteger, MVT::i32, 0, 
/*29050*/         OPC_EmitInteger, MVT::i32, 14, 
/*29053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29056*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29068*/         OPC_EmitInteger, MVT::i32, 14, 
/*29071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29074*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29083*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29086*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29094*/         OPC_EmitInteger, MVT::i32, 14, 
/*29097*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29100*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29109*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29112*/       /*Scope*/ 83, /*->29196*/
/*29113*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29115*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29117*/         OPC_CheckType, MVT::v4i32,
/*29119*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29121*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29124*/         OPC_EmitMergeInputChains1_0,
/*29125*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29131*/         OPC_EmitInteger, MVT::i32, 0, 
/*29134*/         OPC_EmitInteger, MVT::i32, 14, 
/*29137*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29140*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29152*/         OPC_EmitInteger, MVT::i32, 14, 
/*29155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29158*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29167*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29170*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29178*/         OPC_EmitInteger, MVT::i32, 14, 
/*29181*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29184*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29193*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29196*/       /*Scope*/ 83, /*->29280*/
/*29197*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29199*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29201*/         OPC_CheckType, MVT::v2i64,
/*29203*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29205*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29208*/         OPC_EmitMergeInputChains1_0,
/*29209*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29215*/         OPC_EmitInteger, MVT::i32, 0, 
/*29218*/         OPC_EmitInteger, MVT::i32, 14, 
/*29221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29224*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29236*/         OPC_EmitInteger, MVT::i32, 14, 
/*29239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29242*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29251*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29254*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29262*/         OPC_EmitInteger, MVT::i32, 14, 
/*29265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29268*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29277*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29280*/       /*Scope*/ 83, /*->29364*/
/*29281*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29283*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29285*/         OPC_CheckType, MVT::v2i64,
/*29287*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29289*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29292*/         OPC_EmitMergeInputChains1_0,
/*29293*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29299*/         OPC_EmitInteger, MVT::i32, 0, 
/*29302*/         OPC_EmitInteger, MVT::i32, 14, 
/*29305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29308*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29320*/         OPC_EmitInteger, MVT::i32, 14, 
/*29323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29326*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29335*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29338*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29346*/         OPC_EmitInteger, MVT::i32, 14, 
/*29349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29352*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29361*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29364*/       /*Scope*/ 83, /*->29448*/
/*29365*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29367*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29369*/         OPC_CheckType, MVT::v2i64,
/*29371*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29373*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29376*/         OPC_EmitMergeInputChains1_0,
/*29377*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29383*/         OPC_EmitInteger, MVT::i32, 0, 
/*29386*/         OPC_EmitInteger, MVT::i32, 14, 
/*29389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29392*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29404*/         OPC_EmitInteger, MVT::i32, 14, 
/*29407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29410*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29419*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29422*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*29430*/         OPC_EmitInteger, MVT::i32, 14, 
/*29433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29436*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*29445*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*29448*/       /*Scope*/ 80, /*->29529*/
/*29449*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29451*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29453*/         OPC_CheckType, MVT::v4i16,
/*29455*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29457*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29460*/         OPC_EmitMergeInputChains1_0,
/*29461*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29467*/         OPC_EmitInteger, MVT::i32, 0, 
/*29470*/         OPC_EmitInteger, MVT::i32, 14, 
/*29473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29476*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29488*/         OPC_EmitInteger, MVT::i32, 14, 
/*29491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29494*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29503*/         OPC_EmitInteger, MVT::i32, 14, 
/*29506*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29509*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29518*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29521*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29529*/       /*Scope*/ 80, /*->29610*/
/*29530*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29532*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*29534*/         OPC_CheckType, MVT::v4i16,
/*29536*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29538*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29541*/         OPC_EmitMergeInputChains1_0,
/*29542*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29548*/         OPC_EmitInteger, MVT::i32, 0, 
/*29551*/         OPC_EmitInteger, MVT::i32, 14, 
/*29554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29557*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29569*/         OPC_EmitInteger, MVT::i32, 14, 
/*29572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29575*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29584*/         OPC_EmitInteger, MVT::i32, 14, 
/*29587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29590*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29599*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29602*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29610*/       /*Scope*/ 80, /*->29691*/
/*29611*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29613*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*29615*/         OPC_CheckType, MVT::v4i16,
/*29617*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29619*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29622*/         OPC_EmitMergeInputChains1_0,
/*29623*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29629*/         OPC_EmitInteger, MVT::i32, 0, 
/*29632*/         OPC_EmitInteger, MVT::i32, 14, 
/*29635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29638*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29650*/         OPC_EmitInteger, MVT::i32, 14, 
/*29653*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29656*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29665*/         OPC_EmitInteger, MVT::i32, 14, 
/*29668*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29671*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29680*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29683*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29691*/       /*Scope*/ 80, /*->29772*/
/*29692*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29694*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*29696*/         OPC_CheckType, MVT::v2i32,
/*29698*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29700*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29703*/         OPC_EmitMergeInputChains1_0,
/*29704*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29710*/         OPC_EmitInteger, MVT::i32, 0, 
/*29713*/         OPC_EmitInteger, MVT::i32, 14, 
/*29716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29719*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29731*/         OPC_EmitInteger, MVT::i32, 14, 
/*29734*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29737*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29746*/         OPC_EmitInteger, MVT::i32, 14, 
/*29749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29752*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29761*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29764*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29772*/       /*Scope*/ 80, /*->29853*/
/*29773*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*29775*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*29777*/         OPC_CheckType, MVT::v2i32,
/*29779*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29781*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29784*/         OPC_EmitMergeInputChains1_0,
/*29785*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29791*/         OPC_EmitInteger, MVT::i32, 0, 
/*29794*/         OPC_EmitInteger, MVT::i32, 14, 
/*29797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29800*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29812*/         OPC_EmitInteger, MVT::i32, 14, 
/*29815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29818*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29827*/         OPC_EmitInteger, MVT::i32, 14, 
/*29830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29833*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29842*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29845*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29853*/       /*Scope*/ 80, /*->29934*/
/*29854*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*29856*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*29858*/         OPC_CheckType, MVT::v2i32,
/*29860*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*29862*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29865*/         OPC_EmitMergeInputChains1_0,
/*29866*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29872*/         OPC_EmitInteger, MVT::i32, 0, 
/*29875*/         OPC_EmitInteger, MVT::i32, 14, 
/*29878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29881*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29893*/         OPC_EmitInteger, MVT::i32, 14, 
/*29896*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29899*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29908*/         OPC_EmitInteger, MVT::i32, 14, 
/*29911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29914*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*29923*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29926*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*29934*/       /*Scope*/ 91, /*->30026*/
/*29935*/         OPC_CheckPredicate, 30, // Predicate_extload
/*29937*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*29939*/         OPC_CheckType, MVT::v2i32,
/*29941*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*29943*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*29946*/         OPC_EmitMergeInputChains1_0,
/*29947*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*29953*/         OPC_EmitInteger, MVT::i32, 0, 
/*29956*/         OPC_EmitInteger, MVT::i32, 14, 
/*29959*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29962*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*29974*/         OPC_EmitInteger, MVT::i32, 14, 
/*29977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29980*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*29989*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*29992*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30000*/         OPC_EmitInteger, MVT::i32, 14, 
/*30003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30006*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30015*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30018*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30026*/       /*Scope*/ 91, /*->30118*/
/*30027*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30029*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30031*/         OPC_CheckType, MVT::v2i32,
/*30033*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*30035*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30038*/         OPC_EmitMergeInputChains1_0,
/*30039*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30045*/         OPC_EmitInteger, MVT::i32, 0, 
/*30048*/         OPC_EmitInteger, MVT::i32, 14, 
/*30051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30054*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30066*/         OPC_EmitInteger, MVT::i32, 14, 
/*30069*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30072*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30081*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30084*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30092*/         OPC_EmitInteger, MVT::i32, 14, 
/*30095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30098*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30107*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30110*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30118*/       /*Scope*/ 91, /*->30210*/
/*30119*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30121*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30123*/         OPC_CheckType, MVT::v2i32,
/*30125*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*30127*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30130*/         OPC_EmitMergeInputChains1_0,
/*30131*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30137*/         OPC_EmitInteger, MVT::i32, 0, 
/*30140*/         OPC_EmitInteger, MVT::i32, 14, 
/*30143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30146*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30158*/         OPC_EmitInteger, MVT::i32, 14, 
/*30161*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30164*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30173*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30176*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*30184*/         OPC_EmitInteger, MVT::i32, 14, 
/*30187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30190*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*30199*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30202*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*30210*/       /*Scope*/ 98, /*->30309*/
/*30211*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30213*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30215*/         OPC_CheckType, MVT::v4i32,
/*30217*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30219*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30222*/         OPC_EmitMergeInputChains1_0,
/*30223*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30229*/         OPC_EmitInteger, MVT::i32, 0, 
/*30232*/         OPC_EmitInteger, MVT::i32, 14, 
/*30235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30238*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30250*/         OPC_EmitInteger, MVT::i32, 14, 
/*30253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30256*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30265*/         OPC_EmitInteger, MVT::i32, 14, 
/*30268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30271*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30280*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30283*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30291*/         OPC_EmitInteger, MVT::i32, 14, 
/*30294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30297*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30306*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30309*/       /*Scope*/ 98, /*->30408*/
/*30310*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30312*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30314*/         OPC_CheckType, MVT::v4i32,
/*30316*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30318*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30321*/         OPC_EmitMergeInputChains1_0,
/*30322*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30328*/         OPC_EmitInteger, MVT::i32, 0, 
/*30331*/         OPC_EmitInteger, MVT::i32, 14, 
/*30334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30337*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30349*/         OPC_EmitInteger, MVT::i32, 14, 
/*30352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30355*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30364*/         OPC_EmitInteger, MVT::i32, 14, 
/*30367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30370*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30379*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30382*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30390*/         OPC_EmitInteger, MVT::i32, 14, 
/*30393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30396*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30405*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30408*/       /*Scope*/ 98, /*->30507*/
/*30409*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30411*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*30413*/         OPC_CheckType, MVT::v4i32,
/*30415*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30417*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30420*/         OPC_EmitMergeInputChains1_0,
/*30421*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30427*/         OPC_EmitInteger, MVT::i32, 0, 
/*30430*/         OPC_EmitInteger, MVT::i32, 14, 
/*30433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30436*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30448*/         OPC_EmitInteger, MVT::i32, 14, 
/*30451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30454*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30463*/         OPC_EmitInteger, MVT::i32, 14, 
/*30466*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30469*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30478*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30481*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30489*/         OPC_EmitInteger, MVT::i32, 14, 
/*30492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30495*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30504*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30507*/       /*Scope*/ 98, /*->30606*/
/*30508*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30510*/         OPC_CheckPredicate, 62, // Predicate_extloadvi16
/*30512*/         OPC_CheckType, MVT::v2i64,
/*30514*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30516*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30519*/         OPC_EmitMergeInputChains1_0,
/*30520*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30526*/         OPC_EmitInteger, MVT::i32, 0, 
/*30529*/         OPC_EmitInteger, MVT::i32, 14, 
/*30532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30535*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30547*/         OPC_EmitInteger, MVT::i32, 14, 
/*30550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30553*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30562*/         OPC_EmitInteger, MVT::i32, 14, 
/*30565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30568*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30577*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30580*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30588*/         OPC_EmitInteger, MVT::i32, 14, 
/*30591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30594*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30603*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30606*/       /*Scope*/ 98, /*->30705*/
/*30607*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30609*/         OPC_CheckPredicate, 62, // Predicate_zextloadvi16
/*30611*/         OPC_CheckType, MVT::v2i64,
/*30613*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30615*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30618*/         OPC_EmitMergeInputChains1_0,
/*30619*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30625*/         OPC_EmitInteger, MVT::i32, 0, 
/*30628*/         OPC_EmitInteger, MVT::i32, 14, 
/*30631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30634*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30646*/         OPC_EmitInteger, MVT::i32, 14, 
/*30649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30652*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30661*/         OPC_EmitInteger, MVT::i32, 14, 
/*30664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30667*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30676*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30679*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30687*/         OPC_EmitInteger, MVT::i32, 14, 
/*30690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30693*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30702*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30705*/       /*Scope*/ 98, /*->30804*/
/*30706*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*30708*/         OPC_CheckPredicate, 62, // Predicate_sextloadvi16
/*30710*/         OPC_CheckType, MVT::v2i64,
/*30712*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30714*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30717*/         OPC_EmitMergeInputChains1_0,
/*30718*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30724*/         OPC_EmitInteger, MVT::i32, 0, 
/*30727*/         OPC_EmitInteger, MVT::i32, 14, 
/*30730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30733*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30745*/         OPC_EmitInteger, MVT::i32, 14, 
/*30748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30751*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV32d16), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30760*/         OPC_EmitInteger, MVT::i32, 14, 
/*30763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30766*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30775*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30778*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30786*/         OPC_EmitInteger, MVT::i32, 14, 
/*30789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30792*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30801*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*30804*/       /*Scope*/ 106, /*->30911*/
/*30805*/         OPC_CheckPredicate, 30, // Predicate_extload
/*30807*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*30809*/         OPC_CheckType, MVT::v2i32,
/*30811*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30813*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30816*/         OPC_EmitMergeInputChains1_0,
/*30817*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30823*/         OPC_EmitInteger, MVT::i32, 0, 
/*30826*/         OPC_EmitInteger, MVT::i32, 14, 
/*30829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30832*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30844*/         OPC_EmitInteger, MVT::i32, 14, 
/*30847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30850*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30859*/         OPC_EmitInteger, MVT::i32, 14, 
/*30862*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30865*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30874*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30877*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30885*/         OPC_EmitInteger, MVT::i32, 14, 
/*30888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30891*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*30900*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30903*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*30911*/       /*Scope*/ 106, /*->31018*/
/*30912*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*30914*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*30916*/         OPC_CheckType, MVT::v2i32,
/*30918*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*30920*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30923*/         OPC_EmitMergeInputChains1_0,
/*30924*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*30930*/         OPC_EmitInteger, MVT::i32, 0, 
/*30933*/         OPC_EmitInteger, MVT::i32, 14, 
/*30936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30939*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*30951*/         OPC_EmitInteger, MVT::i32, 14, 
/*30954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30957*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*30966*/         OPC_EmitInteger, MVT::i32, 14, 
/*30969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30972*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*30981*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*30984*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*30992*/         OPC_EmitInteger, MVT::i32, 14, 
/*30995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30998*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31007*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31010*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31018*/       /*Scope*/ 106, /*->31125*/
/*31019*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31021*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31023*/         OPC_CheckType, MVT::v2i32,
/*31025*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*31027*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31030*/         OPC_EmitMergeInputChains1_0,
/*31031*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31037*/         OPC_EmitInteger, MVT::i32, 0, 
/*31040*/         OPC_EmitInteger, MVT::i32, 14, 
/*31043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31046*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31058*/         OPC_EmitInteger, MVT::i32, 14, 
/*31061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31064*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31073*/         OPC_EmitInteger, MVT::i32, 14, 
/*31076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31079*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31088*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31091*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31099*/         OPC_EmitInteger, MVT::i32, 14, 
/*31102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31105*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31114*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31117*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*31125*/       /*Scope*/ 109, /*->31235*/
/*31126*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31128*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*31130*/         OPC_CheckType, MVT::v2i64,
/*31132*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31134*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31137*/         OPC_EmitMergeInputChains1_0,
/*31138*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31144*/         OPC_EmitInteger, MVT::i32, 0, 
/*31147*/         OPC_EmitInteger, MVT::i32, 14, 
/*31150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31153*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31165*/         OPC_EmitInteger, MVT::i32, 14, 
/*31168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31171*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31180*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31183*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31191*/         OPC_EmitInteger, MVT::i32, 14, 
/*31194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31197*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31206*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31209*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31217*/         OPC_EmitInteger, MVT::i32, 14, 
/*31220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31223*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31232*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31235*/       /*Scope*/ 109, /*->31345*/
/*31236*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31238*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31240*/         OPC_CheckType, MVT::v2i64,
/*31242*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31244*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31247*/         OPC_EmitMergeInputChains1_0,
/*31248*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31254*/         OPC_EmitInteger, MVT::i32, 0, 
/*31257*/         OPC_EmitInteger, MVT::i32, 14, 
/*31260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31263*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31275*/         OPC_EmitInteger, MVT::i32, 14, 
/*31278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31281*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31290*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31293*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31301*/         OPC_EmitInteger, MVT::i32, 14, 
/*31304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31307*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31316*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31319*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31327*/         OPC_EmitInteger, MVT::i32, 14, 
/*31330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31333*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31342*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31345*/       /*Scope*/ 109, /*->31455*/
/*31346*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31348*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31350*/         OPC_CheckType, MVT::v2i64,
/*31352*/         OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31354*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31357*/         OPC_EmitMergeInputChains1_0,
/*31358*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31364*/         OPC_EmitInteger, MVT::i32, 0, 
/*31367*/         OPC_EmitInteger, MVT::i32, 14, 
/*31370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31373*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31385*/         OPC_EmitInteger, MVT::i32, 14, 
/*31388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31391*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31400*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31403*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31411*/         OPC_EmitInteger, MVT::i32, 14, 
/*31414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31417*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31426*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31429*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*31437*/         OPC_EmitInteger, MVT::i32, 14, 
/*31440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31443*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*31452*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*31455*/       /*Scope*/ 124, /*->31580*/
/*31456*/         OPC_CheckPredicate, 30, // Predicate_extload
/*31458*/         OPC_CheckPredicate, 61, // Predicate_extloadvi8
/*31460*/         OPC_CheckType, MVT::v2i64,
/*31462*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*31464*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31467*/         OPC_EmitMergeInputChains1_0,
/*31468*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31474*/         OPC_EmitInteger, MVT::i32, 0, 
/*31477*/         OPC_EmitInteger, MVT::i32, 14, 
/*31480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31483*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31495*/         OPC_EmitInteger, MVT::i32, 14, 
/*31498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31501*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31510*/         OPC_EmitInteger, MVT::i32, 14, 
/*31513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31516*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31525*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31528*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31536*/         OPC_EmitInteger, MVT::i32, 14, 
/*31539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31542*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31551*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31554*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31562*/         OPC_EmitInteger, MVT::i32, 14, 
/*31565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31568*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31577*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31580*/       /*Scope*/ 124, /*->31705*/
/*31581*/         OPC_CheckPredicate, 53, // Predicate_zextload
/*31583*/         OPC_CheckPredicate, 61, // Predicate_zextloadvi8
/*31585*/         OPC_CheckType, MVT::v2i64,
/*31587*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*31589*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31592*/         OPC_EmitMergeInputChains1_0,
/*31593*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31599*/         OPC_EmitInteger, MVT::i32, 0, 
/*31602*/         OPC_EmitInteger, MVT::i32, 14, 
/*31605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31608*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31620*/         OPC_EmitInteger, MVT::i32, 14, 
/*31623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31626*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31635*/         OPC_EmitInteger, MVT::i32, 14, 
/*31638*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31641*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31650*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31653*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31661*/         OPC_EmitInteger, MVT::i32, 14, 
/*31664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31667*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31676*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31679*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31687*/         OPC_EmitInteger, MVT::i32, 14, 
/*31690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31693*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31702*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31705*/       /*Scope*/ 124, /*->31830*/
/*31706*/         OPC_CheckPredicate, 55, // Predicate_sextload
/*31708*/         OPC_CheckPredicate, 61, // Predicate_sextloadvi8
/*31710*/         OPC_CheckType, MVT::v2i64,
/*31712*/         OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*31714*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31717*/         OPC_EmitMergeInputChains1_0,
/*31718*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::f64, 0/*#Ops*/,  // Results = #4
/*31724*/         OPC_EmitInteger, MVT::i32, 0, 
/*31727*/         OPC_EmitInteger, MVT::i32, 14, 
/*31730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31733*/         OPC_EmitNode1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31745*/         OPC_EmitInteger, MVT::i32, 14, 
/*31748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31751*/         OPC_EmitNode1, TARGET_VAL(ARM::VREV16d8), 0,
                      MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31760*/         OPC_EmitInteger, MVT::i32, 14, 
/*31763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31766*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*31775*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31778*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*31786*/         OPC_EmitInteger, MVT::i32, 14, 
/*31789*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31792*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*31801*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31804*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*31812*/         OPC_EmitInteger, MVT::i32, 14, 
/*31815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31818*/         OPC_EmitNode1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*31827*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*31830*/       /*Scope*/ 123, /*->31954*/
/*31831*/         OPC_CheckPredicate, 52, // Predicate_load
/*31833*/         OPC_CheckType, MVT::v2f64,
/*31835*/         OPC_Scope, 22, /*->31859*/ // 5 children in Scope
/*31837*/           OPC_CheckPredicate, 64, // Predicate_dword_alignedload
/*31839*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31842*/           OPC_EmitMergeInputChains1_0,
/*31843*/           OPC_EmitInteger, MVT::i32, 14, 
/*31846*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31849*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*31859*/         /*Scope*/ 24, /*->31884*/
/*31860*/           OPC_CheckPredicate, 65, // Predicate_word_alignedload
/*31862*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31864*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31867*/           OPC_EmitMergeInputChains1_0,
/*31868*/           OPC_EmitInteger, MVT::i32, 14, 
/*31871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31874*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*31884*/         /*Scope*/ 24, /*->31909*/
/*31885*/           OPC_CheckPredicate, 58, // Predicate_hword_alignedload
/*31887*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31889*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31892*/           OPC_EmitMergeInputChains1_0,
/*31893*/           OPC_EmitInteger, MVT::i32, 14, 
/*31896*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31899*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*31909*/         /*Scope*/ 24, /*->31934*/
/*31910*/           OPC_CheckPredicate, 59, // Predicate_byte_alignedload
/*31912*/           OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*31914*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31917*/           OPC_EmitMergeInputChains1_0,
/*31918*/           OPC_EmitInteger, MVT::i32, 14, 
/*31921*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31924*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*31934*/         /*Scope*/ 18, /*->31953*/
/*31935*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*31937*/           OPC_EmitMergeInputChains1_0,
/*31938*/           OPC_EmitInteger, MVT::i32, 14, 
/*31941*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31944*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*31953*/         0, /*End of Scope*/
/*31954*/       0, /*End of Scope*/
/*31955*/     0, /*End of Scope*/
/*31956*/   /*SwitchOpcode*/ 115|128,8/*1139*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->33099
/*31960*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*31961*/     OPC_Scope, 47|128,2/*303*/, /*->32267*/ // 7 children in Scope
/*31964*/       OPC_CheckChild1Integer, 58|128,4/*570*/, 
/*31967*/       OPC_Scope, 9|128,1/*137*/, /*->32107*/ // 2 children in Scope
/*31970*/         OPC_MoveChild2,
/*31971*/         OPC_Scope, 32, /*->32005*/ // 4 children in Scope
/*31973*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*31976*/           OPC_RecordChild0, // #1 = $Rt
/*31977*/           OPC_MoveParent,
/*31978*/           OPC_RecordChild3, // #2 = $addr
/*31979*/           OPC_CheckChild3Type, MVT::i32,
/*31981*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*31983*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*31985*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*31988*/           OPC_EmitMergeInputChains1_0,
/*31989*/           OPC_EmitInteger, MVT::i32, 14, 
/*31992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31995*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 570:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32005*/         /*Scope*/ 33, /*->32039*/
/*32006*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32010*/           OPC_RecordChild0, // #1 = $Rt
/*32011*/           OPC_MoveParent,
/*32012*/           OPC_RecordChild3, // #2 = $addr
/*32013*/           OPC_CheckChild3Type, MVT::i32,
/*32015*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*32017*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32019*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32022*/           OPC_EmitMergeInputChains1_0,
/*32023*/           OPC_EmitInteger, MVT::i32, 14, 
/*32026*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32029*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 570:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32039*/         /*Scope*/ 32, /*->32072*/
/*32040*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32043*/           OPC_RecordChild0, // #1 = $Rt
/*32044*/           OPC_MoveParent,
/*32045*/           OPC_RecordChild3, // #2 = $addr
/*32046*/           OPC_CheckChild3Type, MVT::i32,
/*32048*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*32050*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32052*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32055*/           OPC_EmitMergeInputChains1_0,
/*32056*/           OPC_EmitInteger, MVT::i32, 14, 
/*32059*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32062*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 570:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32072*/         /*Scope*/ 33, /*->32106*/
/*32073*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32077*/           OPC_RecordChild0, // #1 = $Rt
/*32078*/           OPC_MoveParent,
/*32079*/           OPC_RecordChild3, // #2 = $addr
/*32080*/           OPC_CheckChild3Type, MVT::i32,
/*32082*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*32084*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32086*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32089*/           OPC_EmitMergeInputChains1_0,
/*32090*/           OPC_EmitInteger, MVT::i32, 14, 
/*32093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32096*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 570:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32106*/         0, /*End of Scope*/
/*32107*/       /*Scope*/ 29|128,1/*157*/, /*->32266*/
/*32109*/         OPC_RecordChild2, // #1 = $Rt
/*32110*/         OPC_RecordChild3, // #2 = $addr
/*32111*/         OPC_CheckChild3Type, MVT::i32,
/*32113*/         OPC_Scope, 25, /*->32140*/ // 6 children in Scope
/*32115*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*32117*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32119*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*32122*/           OPC_EmitMergeInputChains1_0,
/*32123*/           OPC_EmitInteger, MVT::i32, 14, 
/*32126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32129*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 570:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*32140*/         /*Scope*/ 24, /*->32165*/
/*32141*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*32143*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32145*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32148*/           OPC_EmitMergeInputChains1_0,
/*32149*/           OPC_EmitInteger, MVT::i32, 14, 
/*32152*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32155*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 570:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32165*/         /*Scope*/ 24, /*->32190*/
/*32166*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*32168*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32170*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32173*/           OPC_EmitMergeInputChains1_0,
/*32174*/           OPC_EmitInteger, MVT::i32, 14, 
/*32177*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32180*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 570:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32190*/         /*Scope*/ 24, /*->32215*/
/*32191*/           OPC_CheckPredicate, 66, // Predicate_strex_4
/*32193*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32195*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32198*/           OPC_EmitMergeInputChains1_0,
/*32199*/           OPC_EmitInteger, MVT::i32, 14, 
/*32202*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32205*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 570:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32215*/         /*Scope*/ 24, /*->32240*/
/*32216*/           OPC_CheckPredicate, 23, // Predicate_strex_1
/*32218*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32220*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32223*/           OPC_EmitMergeInputChains1_0,
/*32224*/           OPC_EmitInteger, MVT::i32, 14, 
/*32227*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32230*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 570:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32240*/         /*Scope*/ 24, /*->32265*/
/*32241*/           OPC_CheckPredicate, 24, // Predicate_strex_2
/*32243*/           OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32245*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32248*/           OPC_EmitMergeInputChains1_0,
/*32249*/           OPC_EmitInteger, MVT::i32, 14, 
/*32252*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32255*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 570:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32265*/         0, /*End of Scope*/
/*32266*/       0, /*End of Scope*/
/*32267*/     /*Scope*/ 46|128,2/*302*/, /*->32571*/
/*32269*/       OPC_CheckChild1Integer, 56|128,4/*568*/, 
/*32272*/       OPC_Scope, 9|128,1/*137*/, /*->32412*/ // 2 children in Scope
/*32275*/         OPC_MoveChild2,
/*32276*/         OPC_Scope, 32, /*->32310*/ // 4 children in Scope
/*32278*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32281*/           OPC_RecordChild0, // #1 = $Rt
/*32282*/           OPC_MoveParent,
/*32283*/           OPC_RecordChild3, // #2 = $addr
/*32284*/           OPC_CheckChild3Type, MVT::i32,
/*32286*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32288*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32290*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32293*/           OPC_EmitMergeInputChains1_0,
/*32294*/           OPC_EmitInteger, MVT::i32, 14, 
/*32297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32300*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 568:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32310*/         /*Scope*/ 33, /*->32344*/
/*32311*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32315*/           OPC_RecordChild0, // #1 = $Rt
/*32316*/           OPC_MoveParent,
/*32317*/           OPC_RecordChild3, // #2 = $addr
/*32318*/           OPC_CheckChild3Type, MVT::i32,
/*32320*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32322*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32324*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32327*/           OPC_EmitMergeInputChains1_0,
/*32328*/           OPC_EmitInteger, MVT::i32, 14, 
/*32331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32334*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 568:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32344*/         /*Scope*/ 32, /*->32377*/
/*32345*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*32348*/           OPC_RecordChild0, // #1 = $Rt
/*32349*/           OPC_MoveParent,
/*32350*/           OPC_RecordChild3, // #2 = $addr
/*32351*/           OPC_CheckChild3Type, MVT::i32,
/*32353*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32355*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32357*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32360*/           OPC_EmitMergeInputChains1_0,
/*32361*/           OPC_EmitInteger, MVT::i32, 14, 
/*32364*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32367*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 568:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32377*/         /*Scope*/ 33, /*->32411*/
/*32378*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*32382*/           OPC_RecordChild0, // #1 = $Rt
/*32383*/           OPC_MoveParent,
/*32384*/           OPC_RecordChild3, // #2 = $addr
/*32385*/           OPC_CheckChild3Type, MVT::i32,
/*32387*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32389*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32391*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32394*/           OPC_EmitMergeInputChains1_0,
/*32395*/           OPC_EmitInteger, MVT::i32, 14, 
/*32398*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32401*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 568:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32411*/         0, /*End of Scope*/
/*32412*/       /*Scope*/ 28|128,1/*156*/, /*->32570*/
/*32414*/         OPC_RecordChild2, // #1 = $Rt
/*32415*/         OPC_RecordChild3, // #2 = $addr
/*32416*/         OPC_CheckChild3Type, MVT::i32,
/*32418*/         OPC_Scope, 24, /*->32444*/ // 6 children in Scope
/*32420*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32422*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32424*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32427*/           OPC_EmitMergeInputChains1_0,
/*32428*/           OPC_EmitInteger, MVT::i32, 14, 
/*32431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32434*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 568:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32444*/         /*Scope*/ 24, /*->32469*/
/*32445*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32447*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32449*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32452*/           OPC_EmitMergeInputChains1_0,
/*32453*/           OPC_EmitInteger, MVT::i32, 14, 
/*32456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32459*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 568:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32469*/         /*Scope*/ 24, /*->32494*/
/*32470*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*32472*/           OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32474*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32477*/           OPC_EmitMergeInputChains1_0,
/*32478*/           OPC_EmitInteger, MVT::i32, 14, 
/*32481*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32484*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 568:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32494*/         /*Scope*/ 24, /*->32519*/
/*32495*/           OPC_CheckPredicate, 23, // Predicate_stlex_1
/*32497*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32499*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32502*/           OPC_EmitMergeInputChains1_0,
/*32503*/           OPC_EmitInteger, MVT::i32, 14, 
/*32506*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32509*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 568:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32519*/         /*Scope*/ 24, /*->32544*/
/*32520*/           OPC_CheckPredicate, 24, // Predicate_stlex_2
/*32522*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32524*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32527*/           OPC_EmitMergeInputChains1_0,
/*32528*/           OPC_EmitInteger, MVT::i32, 14, 
/*32531*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32534*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 568:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32544*/         /*Scope*/ 24, /*->32569*/
/*32545*/           OPC_CheckPredicate, 66, // Predicate_stlex_4
/*32547*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*32549*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*32552*/           OPC_EmitMergeInputChains1_0,
/*32553*/           OPC_EmitInteger, MVT::i32, 14, 
/*32556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32559*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 568:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*32569*/         0, /*End of Scope*/
/*32570*/       0, /*End of Scope*/
/*32571*/     /*Scope*/ 101, /*->32673*/
/*32572*/       OPC_CheckChild1Integer, 47|128,3/*431*/, 
/*32575*/       OPC_RecordChild2, // #1 = $cop
/*32576*/       OPC_MoveChild2,
/*32577*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32580*/       OPC_MoveParent,
/*32581*/       OPC_RecordChild3, // #2 = $opc1
/*32582*/       OPC_MoveChild3,
/*32583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32586*/       OPC_MoveParent,
/*32587*/       OPC_RecordChild4, // #3 = $CRn
/*32588*/       OPC_MoveChild4,
/*32589*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32592*/       OPC_MoveParent,
/*32593*/       OPC_RecordChild5, // #4 = $CRm
/*32594*/       OPC_MoveChild5,
/*32595*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32598*/       OPC_MoveParent,
/*32599*/       OPC_RecordChild6, // #5 = $opc2
/*32600*/       OPC_MoveChild6,
/*32601*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32604*/       OPC_MoveParent,
/*32605*/       OPC_Scope, 32, /*->32639*/ // 2 children in Scope
/*32607*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32609*/         OPC_EmitMergeInputChains1_0,
/*32610*/         OPC_EmitConvertToTarget, 1,
/*32612*/         OPC_EmitConvertToTarget, 2,
/*32614*/         OPC_EmitConvertToTarget, 3,
/*32616*/         OPC_EmitConvertToTarget, 4,
/*32618*/         OPC_EmitConvertToTarget, 5,
/*32620*/         OPC_EmitInteger, MVT::i32, 14, 
/*32623*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32626*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 431:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32639*/       /*Scope*/ 32, /*->32672*/
/*32640*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*32642*/         OPC_EmitMergeInputChains1_0,
/*32643*/         OPC_EmitConvertToTarget, 1,
/*32645*/         OPC_EmitConvertToTarget, 2,
/*32647*/         OPC_EmitConvertToTarget, 3,
/*32649*/         OPC_EmitConvertToTarget, 4,
/*32651*/         OPC_EmitConvertToTarget, 5,
/*32653*/         OPC_EmitInteger, MVT::i32, 14, 
/*32656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32659*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 431:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32672*/       0, /*End of Scope*/
/*32673*/     /*Scope*/ 93, /*->32767*/
/*32674*/       OPC_CheckChild1Integer, 48|128,3/*432*/, 
/*32677*/       OPC_RecordChild2, // #1 = $cop
/*32678*/       OPC_MoveChild2,
/*32679*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32682*/       OPC_MoveParent,
/*32683*/       OPC_RecordChild3, // #2 = $opc1
/*32684*/       OPC_MoveChild3,
/*32685*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32688*/       OPC_MoveParent,
/*32689*/       OPC_RecordChild4, // #3 = $CRn
/*32690*/       OPC_MoveChild4,
/*32691*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32694*/       OPC_MoveParent,
/*32695*/       OPC_RecordChild5, // #4 = $CRm
/*32696*/       OPC_MoveChild5,
/*32697*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32700*/       OPC_MoveParent,
/*32701*/       OPC_RecordChild6, // #5 = $opc2
/*32702*/       OPC_MoveChild6,
/*32703*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*32706*/       OPC_MoveParent,
/*32707*/       OPC_Scope, 24, /*->32733*/ // 2 children in Scope
/*32709*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*32711*/         OPC_EmitMergeInputChains1_0,
/*32712*/         OPC_EmitConvertToTarget, 1,
/*32714*/         OPC_EmitConvertToTarget, 2,
/*32716*/         OPC_EmitConvertToTarget, 3,
/*32718*/         OPC_EmitConvertToTarget, 4,
/*32720*/         OPC_EmitConvertToTarget, 5,
/*32722*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 432:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32733*/       /*Scope*/ 32, /*->32766*/
/*32734*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*32736*/         OPC_EmitMergeInputChains1_0,
/*32737*/         OPC_EmitConvertToTarget, 1,
/*32739*/         OPC_EmitConvertToTarget, 2,
/*32741*/         OPC_EmitConvertToTarget, 3,
/*32743*/         OPC_EmitConvertToTarget, 4,
/*32745*/         OPC_EmitConvertToTarget, 5,
/*32747*/         OPC_EmitInteger, MVT::i32, 14, 
/*32750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32753*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 432:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*32766*/       0, /*End of Scope*/
/*32767*/     /*Scope*/ 25|128,1/*153*/, /*->32922*/
/*32769*/       OPC_CheckChild1Integer, 41|128,3/*425*/, 
/*32772*/       OPC_RecordChild2, // #1 = $addr
/*32773*/       OPC_CheckChild2Type, MVT::i32,
/*32775*/       OPC_Scope, 24, /*->32801*/ // 6 children in Scope
/*32777*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32779*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32781*/         OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*32784*/         OPC_EmitMergeInputChains1_0,
/*32785*/         OPC_EmitInteger, MVT::i32, 14, 
/*32788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32791*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*32801*/       /*Scope*/ 23, /*->32825*/
/*32802*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32804*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32806*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32809*/         OPC_EmitMergeInputChains1_0,
/*32810*/         OPC_EmitInteger, MVT::i32, 14, 
/*32813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32816*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*32825*/       /*Scope*/ 23, /*->32849*/
/*32826*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32828*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32830*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32833*/         OPC_EmitMergeInputChains1_0,
/*32834*/         OPC_EmitInteger, MVT::i32, 14, 
/*32837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32840*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*32849*/       /*Scope*/ 23, /*->32873*/
/*32850*/         OPC_CheckPredicate, 66, // Predicate_ldrex_4
/*32852*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*32854*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32857*/         OPC_EmitMergeInputChains1_0,
/*32858*/         OPC_EmitInteger, MVT::i32, 14, 
/*32861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32864*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*32873*/       /*Scope*/ 23, /*->32897*/
/*32874*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*32876*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32878*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32881*/         OPC_EmitMergeInputChains1_0,
/*32882*/         OPC_EmitInteger, MVT::i32, 14, 
/*32885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32888*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*32897*/       /*Scope*/ 23, /*->32921*/
/*32898*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*32900*/         OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*32902*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32905*/         OPC_EmitMergeInputChains1_0,
/*32906*/         OPC_EmitInteger, MVT::i32, 14, 
/*32909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32912*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 425:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*32921*/       0, /*End of Scope*/
/*32922*/     /*Scope*/ 24|128,1/*152*/, /*->33076*/
/*32924*/       OPC_CheckChild1Integer, 35|128,3/*419*/, 
/*32927*/       OPC_RecordChild2, // #1 = $addr
/*32928*/       OPC_CheckChild2Type, MVT::i32,
/*32930*/       OPC_Scope, 23, /*->32955*/ // 6 children in Scope
/*32932*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*32934*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32936*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32939*/         OPC_EmitMergeInputChains1_0,
/*32940*/         OPC_EmitInteger, MVT::i32, 14, 
/*32943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32946*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*32955*/       /*Scope*/ 23, /*->32979*/
/*32956*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*32958*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32960*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32963*/         OPC_EmitMergeInputChains1_0,
/*32964*/         OPC_EmitInteger, MVT::i32, 14, 
/*32967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32970*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*32979*/       /*Scope*/ 23, /*->33003*/
/*32980*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*32982*/         OPC_CheckPatternPredicate, 40, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb())
/*32984*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*32987*/         OPC_EmitMergeInputChains1_0,
/*32988*/         OPC_EmitInteger, MVT::i32, 14, 
/*32991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32994*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*33003*/       /*Scope*/ 23, /*->33027*/
/*33004*/         OPC_CheckPredicate, 23, // Predicate_ldaex_1
/*33006*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*33008*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33011*/         OPC_EmitMergeInputChains1_0,
/*33012*/         OPC_EmitInteger, MVT::i32, 14, 
/*33015*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33018*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*33027*/       /*Scope*/ 23, /*->33051*/
/*33028*/         OPC_CheckPredicate, 24, // Predicate_ldaex_2
/*33030*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*33032*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33035*/         OPC_EmitMergeInputChains1_0,
/*33036*/         OPC_EmitInteger, MVT::i32, 14, 
/*33039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33042*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*33051*/       /*Scope*/ 23, /*->33075*/
/*33052*/         OPC_CheckPredicate, 66, // Predicate_ldaex_4
/*33054*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb())
/*33056*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*33059*/         OPC_EmitMergeInputChains1_0,
/*33060*/         OPC_EmitInteger, MVT::i32, 14, 
/*33063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33066*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 419:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*33075*/       0, /*End of Scope*/
/*33076*/     /*Scope*/ 21, /*->33098*/
/*33077*/       OPC_CheckChild1Integer, 50|128,4/*562*/, 
/*33080*/       OPC_RecordChild2, // #1 = $size
/*33081*/       OPC_MoveChild2,
/*33082*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33085*/       OPC_MoveParent,
/*33086*/       OPC_RecordChild3, // #2 = $Rn
/*33087*/       OPC_EmitMergeInputChains1_0,
/*33088*/       OPC_EmitConvertToTarget, 1,
/*33090*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SPACE), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 3, 2, 
                // Src: (intrinsic_w_chain:i32 562:iPTR, (imm:i32):$size, GPR:i32:$Rn) - Complexity = 11
                // Dst: (SPACE:i32 (imm:i32):$size, GPR:i32:$Rn)
/*33098*/     0, /*End of Scope*/
/*33099*/   /*SwitchOpcode*/ 106, TARGET_VAL(ARMISD::BR_JT),// ->33208
/*33102*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*33103*/     OPC_Scope, 68, /*->33173*/ // 2 children in Scope
/*33105*/       OPC_MoveChild1,
/*33106*/       OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::LOAD),// ->33147
/*33110*/         OPC_RecordMemRef,
/*33111*/         OPC_RecordNode, // #1 = 'ld' chained node
/*33112*/         OPC_CheckFoldableChainNode,
/*33113*/         OPC_RecordChild1, // #2 = $target
/*33114*/         OPC_CheckChild1Type, MVT::i32,
/*33116*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*33118*/         OPC_CheckPredicate, 52, // Predicate_load
/*33120*/         OPC_CheckType, MVT::i32,
/*33122*/         OPC_MoveParent,
/*33123*/         OPC_RecordChild2, // #3 = $jt
/*33124*/         OPC_MoveChild2,
/*33125*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*33128*/         OPC_MoveParent,
/*33129*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33131*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #4 #5 #6
/*33134*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*33138*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      4/*#Ops*/, 4, 5, 6, 3, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt) - Complexity = 22
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt)
/*33147*/       /*SwitchOpcode*/ 22, TARGET_VAL(ISD::ADD),// ->33172
/*33150*/         OPC_RecordChild0, // #1 = $target
/*33151*/         OPC_RecordChild1, // #2 = $idx
/*33152*/         OPC_CheckType, MVT::i32,
/*33154*/         OPC_MoveParent,
/*33155*/         OPC_RecordChild2, // #3 = $jt
/*33156*/         OPC_MoveChild2,
/*33157*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*33160*/         OPC_MoveParent,
/*33161*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33163*/         OPC_EmitMergeInputChains1_0,
/*33164*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt) - Complexity = 9
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt)
/*33172*/       0, // EndSwitchOpcode
/*33173*/     /*Scope*/ 33, /*->33207*/
/*33174*/       OPC_RecordChild1, // #1 = $target
/*33175*/       OPC_CheckChild1Type, MVT::i32,
/*33177*/       OPC_RecordChild2, // #2 = $jt
/*33178*/       OPC_MoveChild2,
/*33179*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*33182*/       OPC_MoveParent,
/*33183*/       OPC_Scope, 10, /*->33195*/ // 2 children in Scope
/*33185*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33187*/         OPC_EmitMergeInputChains1_0,
/*33188*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt)
/*33195*/       /*Scope*/ 10, /*->33206*/
/*33196*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33198*/         OPC_EmitMergeInputChains1_0,
/*33199*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      2/*#Ops*/, 1, 2, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt) - Complexity = 6
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt)
/*33206*/       0, /*End of Scope*/
/*33207*/     0, /*End of Scope*/
/*33208*/   /*SwitchOpcode*/ 8|128,23/*2952*/, TARGET_VAL(ISD::XOR),// ->36164
/*33212*/     OPC_Scope, 74|128,1/*202*/, /*->33417*/ // 7 children in Scope
/*33215*/       OPC_RecordChild0, // #0 = $shift
/*33216*/       OPC_Scope, 94, /*->33312*/ // 3 children in Scope
/*33218*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33229*/         OPC_CheckType, MVT::i32,
/*33231*/         OPC_Scope, 26, /*->33259*/ // 3 children in Scope
/*33233*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33235*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*33238*/           OPC_EmitInteger, MVT::i32, 14, 
/*33241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33244*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33247*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsr), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*33259*/         /*Scope*/ 25, /*->33285*/
/*33260*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33262*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #1 #2
/*33265*/           OPC_EmitInteger, MVT::i32, 14, 
/*33268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33271*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33274*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNs), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*33285*/         /*Scope*/ 25, /*->33311*/
/*33286*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33288*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*33291*/           OPC_EmitInteger, MVT::i32, 14, 
/*33294*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33297*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33300*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNsi), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*33311*/         0, /*End of Scope*/
/*33312*/       /*Scope*/ 59, /*->33372*/
/*33313*/         OPC_RecordChild1, // #1 = $shift
/*33314*/         OPC_CheckType, MVT::i32,
/*33316*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33318*/         OPC_Scope, 25, /*->33345*/ // 2 children in Scope
/*33320*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*33323*/           OPC_EmitInteger, MVT::i32, 14, 
/*33326*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33329*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33332*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33345*/         /*Scope*/ 25, /*->33371*/
/*33346*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*33349*/           OPC_EmitInteger, MVT::i32, 14, 
/*33352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33358*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*33371*/         0, /*End of Scope*/
/*33372*/       /*Scope*/ 43, /*->33416*/
/*33373*/         OPC_MoveChild0,
/*33374*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33377*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*33379*/         OPC_MoveParent,
/*33380*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33391*/         OPC_CheckType, MVT::i32,
/*33393*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33395*/         OPC_EmitConvertToTarget, 0,
/*33397*/         OPC_EmitInteger, MVT::i32, 14, 
/*33400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33406*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33416*/       0, /*End of Scope*/
/*33417*/     /*Scope*/ 44, /*->33462*/
/*33418*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33429*/       OPC_RecordChild1, // #0 = $imm
/*33430*/       OPC_MoveChild1,
/*33431*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33434*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*33436*/       OPC_MoveParent,
/*33437*/       OPC_CheckType, MVT::i32,
/*33439*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33441*/       OPC_EmitConvertToTarget, 0,
/*33443*/       OPC_EmitInteger, MVT::i32, 14, 
/*33446*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33449*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33452*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*33462*/     /*Scope*/ 89|128,2/*345*/, /*->33809*/
/*33464*/       OPC_RecordChild0, // #0 = $Rn
/*33465*/       OPC_Scope, 113, /*->33580*/ // 3 children in Scope
/*33467*/         OPC_RecordChild1, // #1 = $shift
/*33468*/         OPC_CheckType, MVT::i32,
/*33470*/         OPC_Scope, 26, /*->33498*/ // 4 children in Scope
/*33472*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33474*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*33477*/           OPC_EmitInteger, MVT::i32, 14, 
/*33480*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33483*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33486*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33498*/         /*Scope*/ 26, /*->33525*/
/*33499*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33501*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*33504*/           OPC_EmitInteger, MVT::i32, 14, 
/*33507*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33510*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33513*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33525*/         /*Scope*/ 26, /*->33552*/
/*33526*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33528*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*33531*/           OPC_EmitInteger, MVT::i32, 14, 
/*33534*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33540*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*33552*/         /*Scope*/ 26, /*->33579*/
/*33553*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33555*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*33558*/           OPC_EmitInteger, MVT::i32, 14, 
/*33561*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33567*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*33579*/         0, /*End of Scope*/
/*33580*/       /*Scope*/ 81, /*->33662*/
/*33581*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*33592*/         OPC_CheckType, MVT::i32,
/*33594*/         OPC_Scope, 21, /*->33617*/ // 3 children in Scope
/*33596*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33598*/           OPC_EmitInteger, MVT::i32, 14, 
/*33601*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33607*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*33617*/         /*Scope*/ 21, /*->33639*/
/*33618*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33620*/           OPC_EmitInteger, MVT::i32, 14, 
/*33623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33626*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33629*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNr), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*33639*/         /*Scope*/ 21, /*->33661*/
/*33640*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33642*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33645*/           OPC_EmitInteger, MVT::i32, 14, 
/*33648*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33651*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                        MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*33661*/         0, /*End of Scope*/
/*33662*/       /*Scope*/ 16|128,1/*144*/, /*->33808*/
/*33664*/         OPC_RecordChild1, // #1 = $imm
/*33665*/         OPC_Scope, 66, /*->33733*/ // 2 children in Scope
/*33667*/           OPC_MoveChild1,
/*33668*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*33671*/           OPC_Scope, 29, /*->33702*/ // 2 children in Scope
/*33673*/             OPC_CheckPredicate, 4, // Predicate_mod_imm
/*33675*/             OPC_MoveParent,
/*33676*/             OPC_CheckType, MVT::i32,
/*33678*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33680*/             OPC_EmitConvertToTarget, 1,
/*33682*/             OPC_EmitInteger, MVT::i32, 14, 
/*33685*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33688*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33691*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*33702*/           /*Scope*/ 29, /*->33732*/
/*33703*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*33705*/             OPC_MoveParent,
/*33706*/             OPC_CheckType, MVT::i32,
/*33708*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33710*/             OPC_EmitConvertToTarget, 1,
/*33712*/             OPC_EmitInteger, MVT::i32, 14, 
/*33715*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33718*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33721*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORri), 0,
                          MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*33732*/           0, /*End of Scope*/
/*33733*/         /*Scope*/ 73, /*->33807*/
/*33734*/           OPC_CheckType, MVT::i32,
/*33736*/           OPC_Scope, 22, /*->33760*/ // 3 children in Scope
/*33738*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*33740*/             OPC_EmitInteger, MVT::i32, 14, 
/*33743*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33746*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33749*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*33760*/           /*Scope*/ 22, /*->33783*/
/*33761*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33763*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*33766*/             OPC_EmitInteger, MVT::i32, 14, 
/*33769*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33772*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::tEOR), 0,
                          MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*33783*/           /*Scope*/ 22, /*->33806*/
/*33784*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*33786*/             OPC_EmitInteger, MVT::i32, 14, 
/*33789*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33792*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33795*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2EORrr), 0,
                          MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*33806*/           0, /*End of Scope*/
/*33807*/         0, /*End of Scope*/
/*33808*/       0, /*End of Scope*/
/*33809*/     /*Scope*/ 52|128,16/*2100*/, /*->35911*/
/*33811*/       OPC_MoveChild0,
/*33812*/       OPC_SwitchOpcode /*3 cases */, 66|128,11/*1474*/, TARGET_VAL(ISD::BITCAST),// ->35291
/*33817*/         OPC_MoveChild0,
/*33818*/         OPC_SwitchOpcode /*2 cases */, 38|128,5/*678*/, TARGET_VAL(ARMISD::VSHRs),// ->34501
/*33823*/           OPC_Scope, 81|128,2/*337*/, /*->34163*/ // 2 children in Scope
/*33826*/             OPC_MoveChild0,
/*33827*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33830*/             OPC_MoveChild0,
/*33831*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33834*/             OPC_RecordChild0, // #0 = $opA
/*33835*/             OPC_Scope, 33|128,1/*161*/, /*->33999*/ // 2 children in Scope
/*33838*/               OPC_CheckChild0Type, MVT::v8i8,
/*33840*/               OPC_MoveParent,
/*33841*/               OPC_MoveChild1,
/*33842*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33845*/               OPC_RecordChild0, // #1 = $opB
/*33846*/               OPC_CheckChild0Type, MVT::v8i8,
/*33848*/               OPC_MoveParent,
/*33849*/               OPC_MoveParent,
/*33850*/               OPC_CheckChild1Integer, 15, 
/*33852*/               OPC_CheckType, MVT::v8i16,
/*33854*/               OPC_MoveParent,
/*33855*/               OPC_MoveParent,
/*33856*/               OPC_MoveChild1,
/*33857*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*33860*/               OPC_MoveChild0,
/*33861*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*33864*/               OPC_MoveChild0,
/*33865*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->33932
/*33869*/                 OPC_MoveChild0,
/*33870*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33873*/                 OPC_CheckChild0Same, 0,
/*33875*/                 OPC_MoveParent,
/*33876*/                 OPC_MoveChild1,
/*33877*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33880*/                 OPC_CheckChild0Same, 1,
/*33882*/                 OPC_MoveParent,
/*33883*/                 OPC_MoveParent,
/*33884*/                 OPC_MoveChild1,
/*33885*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*33888*/                 OPC_MoveChild0,
/*33889*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33892*/                 OPC_MoveChild0,
/*33893*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33896*/                 OPC_CheckChild0Same, 0,
/*33898*/                 OPC_MoveParent,
/*33899*/                 OPC_MoveChild1,
/*33900*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33903*/                 OPC_CheckChild0Same, 1,
/*33905*/                 OPC_MoveParent,
/*33906*/                 OPC_MoveParent,
/*33907*/                 OPC_CheckChild1Integer, 15, 
/*33909*/                 OPC_MoveParent,
/*33910*/                 OPC_CheckType, MVT::v8i16,
/*33912*/                 OPC_MoveParent,
/*33913*/                 OPC_MoveParent,
/*33914*/                 OPC_CheckType, MVT::v4i32,
/*33916*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33919*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33922*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33932*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->33998
/*33935*/                 OPC_MoveChild0,
/*33936*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33939*/                 OPC_MoveChild0,
/*33940*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33943*/                 OPC_CheckChild0Same, 0,
/*33945*/                 OPC_MoveParent,
/*33946*/                 OPC_MoveChild1,
/*33947*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33950*/                 OPC_CheckChild0Same, 1,
/*33952*/                 OPC_MoveParent,
/*33953*/                 OPC_MoveParent,
/*33954*/                 OPC_CheckChild1Integer, 15, 
/*33956*/                 OPC_MoveParent,
/*33957*/                 OPC_MoveChild1,
/*33958*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*33961*/                 OPC_MoveChild0,
/*33962*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33965*/                 OPC_CheckChild0Same, 0,
/*33967*/                 OPC_MoveParent,
/*33968*/                 OPC_MoveChild1,
/*33969*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*33972*/                 OPC_CheckChild0Same, 1,
/*33974*/                 OPC_MoveParent,
/*33975*/                 OPC_MoveParent,
/*33976*/                 OPC_CheckType, MVT::v8i16,
/*33978*/                 OPC_MoveParent,
/*33979*/                 OPC_MoveParent,
/*33980*/                 OPC_CheckType, MVT::v4i32,
/*33982*/                 OPC_EmitInteger, MVT::i32, 14, 
/*33985*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33988*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*33998*/               0, // EndSwitchOpcode
/*33999*/             /*Scope*/ 33|128,1/*161*/, /*->34162*/
/*34001*/               OPC_CheckChild0Type, MVT::v2i32,
/*34003*/               OPC_MoveParent,
/*34004*/               OPC_MoveChild1,
/*34005*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34008*/               OPC_RecordChild0, // #1 = $opB
/*34009*/               OPC_CheckChild0Type, MVT::v2i32,
/*34011*/               OPC_MoveParent,
/*34012*/               OPC_MoveParent,
/*34013*/               OPC_CheckChild1Integer, 63, 
/*34015*/               OPC_CheckType, MVT::v2i64,
/*34017*/               OPC_MoveParent,
/*34018*/               OPC_MoveParent,
/*34019*/               OPC_MoveChild1,
/*34020*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34023*/               OPC_MoveChild0,
/*34024*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34027*/               OPC_MoveChild0,
/*34028*/               OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SUB),// ->34095
/*34032*/                 OPC_MoveChild0,
/*34033*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34036*/                 OPC_CheckChild0Same, 0,
/*34038*/                 OPC_MoveParent,
/*34039*/                 OPC_MoveChild1,
/*34040*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34043*/                 OPC_CheckChild0Same, 1,
/*34045*/                 OPC_MoveParent,
/*34046*/                 OPC_MoveParent,
/*34047*/                 OPC_MoveChild1,
/*34048*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34051*/                 OPC_MoveChild0,
/*34052*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34055*/                 OPC_MoveChild0,
/*34056*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34059*/                 OPC_CheckChild0Same, 0,
/*34061*/                 OPC_MoveParent,
/*34062*/                 OPC_MoveChild1,
/*34063*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34066*/                 OPC_CheckChild0Same, 1,
/*34068*/                 OPC_MoveParent,
/*34069*/                 OPC_MoveParent,
/*34070*/                 OPC_CheckChild1Integer, 63, 
/*34072*/                 OPC_MoveParent,
/*34073*/                 OPC_CheckType, MVT::v2i64,
/*34075*/                 OPC_MoveParent,
/*34076*/                 OPC_MoveParent,
/*34077*/                 OPC_CheckType, MVT::v4i32,
/*34079*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34082*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34085*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34095*/               /*SwitchOpcode*/ 63, TARGET_VAL(ARMISD::VSHRs),// ->34161
/*34098*/                 OPC_MoveChild0,
/*34099*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34102*/                 OPC_MoveChild0,
/*34103*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34106*/                 OPC_CheckChild0Same, 0,
/*34108*/                 OPC_MoveParent,
/*34109*/                 OPC_MoveChild1,
/*34110*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34113*/                 OPC_CheckChild0Same, 1,
/*34115*/                 OPC_MoveParent,
/*34116*/                 OPC_MoveParent,
/*34117*/                 OPC_CheckChild1Integer, 63, 
/*34119*/                 OPC_MoveParent,
/*34120*/                 OPC_MoveChild1,
/*34121*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34124*/                 OPC_MoveChild0,
/*34125*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34128*/                 OPC_CheckChild0Same, 0,
/*34130*/                 OPC_MoveParent,
/*34131*/                 OPC_MoveChild1,
/*34132*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34135*/                 OPC_CheckChild0Same, 1,
/*34137*/                 OPC_MoveParent,
/*34138*/                 OPC_MoveParent,
/*34139*/                 OPC_CheckType, MVT::v2i64,
/*34141*/                 OPC_MoveParent,
/*34142*/                 OPC_MoveParent,
/*34143*/                 OPC_CheckType, MVT::v4i32,
/*34145*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34148*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34151*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32)), (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB))))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34161*/               0, // EndSwitchOpcode
/*34162*/             0, /*End of Scope*/
/*34163*/           /*Scope*/ 79|128,2/*335*/, /*->34500*/
/*34165*/             OPC_RecordChild0, // #0 = $src
/*34166*/             OPC_Scope, 36|128,1/*164*/, /*->34333*/ // 2 children in Scope
/*34169*/               OPC_CheckChild1Integer, 7, 
/*34171*/               OPC_SwitchType /*2 cases */, 78, MVT::v8i8,// ->34252
/*34174*/                 OPC_MoveParent,
/*34175*/                 OPC_MoveParent,
/*34176*/                 OPC_MoveChild1,
/*34177*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34180*/                 OPC_MoveChild0,
/*34181*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34184*/                 OPC_Scope, 32, /*->34218*/ // 2 children in Scope
/*34186*/                   OPC_CheckChild0Same, 0,
/*34188*/                   OPC_MoveChild1,
/*34189*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34192*/                   OPC_CheckChild0Same, 0,
/*34194*/                   OPC_CheckChild1Integer, 7, 
/*34196*/                   OPC_MoveParent,
/*34197*/                   OPC_CheckType, MVT::v8i8,
/*34199*/                   OPC_MoveParent,
/*34200*/                   OPC_MoveParent,
/*34201*/                   OPC_CheckType, MVT::v2i32,
/*34203*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34206*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34209*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34218*/                 /*Scope*/ 32, /*->34251*/
/*34219*/                   OPC_MoveChild0,
/*34220*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34223*/                   OPC_CheckChild0Same, 0,
/*34225*/                   OPC_CheckChild1Integer, 7, 
/*34227*/                   OPC_MoveParent,
/*34228*/                   OPC_CheckChild1Same, 0,
/*34230*/                   OPC_CheckType, MVT::v8i8,
/*34232*/                   OPC_MoveParent,
/*34233*/                   OPC_MoveParent,
/*34234*/                   OPC_CheckType, MVT::v2i32,
/*34236*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34239*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34242*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                            // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34251*/                 0, /*End of Scope*/
/*34252*/               /*SwitchType*/ 78, MVT::v16i8,// ->34332
/*34254*/                 OPC_MoveParent,
/*34255*/                 OPC_MoveParent,
/*34256*/                 OPC_MoveChild1,
/*34257*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34260*/                 OPC_MoveChild0,
/*34261*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34264*/                 OPC_Scope, 32, /*->34298*/ // 2 children in Scope
/*34266*/                   OPC_CheckChild0Same, 0,
/*34268*/                   OPC_MoveChild1,
/*34269*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34272*/                   OPC_CheckChild0Same, 0,
/*34274*/                   OPC_CheckChild1Integer, 7, 
/*34276*/                   OPC_MoveParent,
/*34277*/                   OPC_CheckType, MVT::v16i8,
/*34279*/                   OPC_MoveParent,
/*34280*/                   OPC_MoveParent,
/*34281*/                   OPC_CheckType, MVT::v4i32,
/*34283*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34286*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34289*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34298*/                 /*Scope*/ 32, /*->34331*/
/*34299*/                   OPC_MoveChild0,
/*34300*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34303*/                   OPC_CheckChild0Same, 0,
/*34305*/                   OPC_CheckChild1Integer, 7, 
/*34307*/                   OPC_MoveParent,
/*34308*/                   OPC_CheckChild1Same, 0,
/*34310*/                   OPC_CheckType, MVT::v16i8,
/*34312*/                   OPC_MoveParent,
/*34313*/                   OPC_MoveParent,
/*34314*/                   OPC_CheckType, MVT::v4i32,
/*34316*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34319*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34322*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                            // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*34331*/                 0, /*End of Scope*/
/*34332*/               0, // EndSwitchType
/*34333*/             /*Scope*/ 36|128,1/*164*/, /*->34499*/
/*34335*/               OPC_CheckChild1Integer, 15, 
/*34337*/               OPC_SwitchType /*2 cases */, 78, MVT::v4i16,// ->34418
/*34340*/                 OPC_MoveParent,
/*34341*/                 OPC_MoveParent,
/*34342*/                 OPC_MoveChild1,
/*34343*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34346*/                 OPC_MoveChild0,
/*34347*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34350*/                 OPC_Scope, 32, /*->34384*/ // 2 children in Scope
/*34352*/                   OPC_CheckChild0Same, 0,
/*34354*/                   OPC_MoveChild1,
/*34355*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34358*/                   OPC_CheckChild0Same, 0,
/*34360*/                   OPC_CheckChild1Integer, 15, 
/*34362*/                   OPC_MoveParent,
/*34363*/                   OPC_CheckType, MVT::v4i16,
/*34365*/                   OPC_MoveParent,
/*34366*/                   OPC_MoveParent,
/*34367*/                   OPC_CheckType, MVT::v2i32,
/*34369*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34372*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34375*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34384*/                 /*Scope*/ 32, /*->34417*/
/*34385*/                   OPC_MoveChild0,
/*34386*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34389*/                   OPC_CheckChild0Same, 0,
/*34391*/                   OPC_CheckChild1Integer, 15, 
/*34393*/                   OPC_MoveParent,
/*34394*/                   OPC_CheckChild1Same, 0,
/*34396*/                   OPC_CheckType, MVT::v4i16,
/*34398*/                   OPC_MoveParent,
/*34399*/                   OPC_MoveParent,
/*34400*/                   OPC_CheckType, MVT::v2i32,
/*34402*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34405*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34408*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                                MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                            // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*34417*/                 0, /*End of Scope*/
/*34418*/               /*SwitchType*/ 78, MVT::v8i16,// ->34498
/*34420*/                 OPC_MoveParent,
/*34421*/                 OPC_MoveParent,
/*34422*/                 OPC_MoveChild1,
/*34423*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34426*/                 OPC_MoveChild0,
/*34427*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*34430*/                 OPC_Scope, 32, /*->34464*/ // 2 children in Scope
/*34432*/                   OPC_CheckChild0Same, 0,
/*34434*/                   OPC_MoveChild1,
/*34435*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34438*/                   OPC_CheckChild0Same, 0,
/*34440*/                   OPC_CheckChild1Integer, 15, 
/*34442*/                   OPC_MoveParent,
/*34443*/                   OPC_CheckType, MVT::v8i16,
/*34445*/                   OPC_MoveParent,
/*34446*/                   OPC_MoveParent,
/*34447*/                   OPC_CheckType, MVT::v4i32,
/*34449*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34452*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34455*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34464*/                 /*Scope*/ 32, /*->34497*/
/*34465*/                   OPC_MoveChild0,
/*34466*/                   OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34469*/                   OPC_CheckChild0Same, 0,
/*34471*/                   OPC_CheckChild1Integer, 15, 
/*34473*/                   OPC_MoveParent,
/*34474*/                   OPC_CheckChild1Same, 0,
/*34476*/                   OPC_CheckType, MVT::v8i16,
/*34478*/                   OPC_MoveParent,
/*34479*/                   OPC_MoveParent,
/*34480*/                   OPC_CheckType, MVT::v4i32,
/*34482*/                   OPC_EmitInteger, MVT::i32, 14, 
/*34485*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34488*/                   OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                                MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                            // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                            // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*34497*/                 0, /*End of Scope*/
/*34498*/               0, // EndSwitchType
/*34499*/             0, /*End of Scope*/
/*34500*/           0, /*End of Scope*/
/*34501*/         /*SwitchOpcode*/ 17|128,6/*785*/, TARGET_VAL(ISD::ADD),// ->35290
/*34505*/           OPC_Scope, 13|128,3/*397*/, /*->34905*/ // 9 children in Scope
/*34508*/             OPC_MoveChild0,
/*34509*/             OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::SUB),// ->34709
/*34514*/               OPC_MoveChild0,
/*34515*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34518*/               OPC_RecordChild0, // #0 = $opA
/*34519*/               OPC_Scope, 93, /*->34614*/ // 2 children in Scope
/*34521*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34523*/                 OPC_MoveParent,
/*34524*/                 OPC_MoveChild1,
/*34525*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34528*/                 OPC_RecordChild0, // #1 = $opB
/*34529*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34531*/                 OPC_MoveParent,
/*34532*/                 OPC_MoveParent,
/*34533*/                 OPC_MoveChild1,
/*34534*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34537*/                 OPC_MoveChild0,
/*34538*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34541*/                 OPC_MoveChild0,
/*34542*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34545*/                 OPC_CheckChild0Same, 0,
/*34547*/                 OPC_MoveParent,
/*34548*/                 OPC_MoveChild1,
/*34549*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34552*/                 OPC_CheckChild0Same, 1,
/*34554*/                 OPC_MoveParent,
/*34555*/                 OPC_MoveParent,
/*34556*/                 OPC_CheckChild1Integer, 15, 
/*34558*/                 OPC_MoveParent,
/*34559*/                 OPC_CheckType, MVT::v8i16,
/*34561*/                 OPC_MoveParent,
/*34562*/                 OPC_MoveParent,
/*34563*/                 OPC_MoveChild1,
/*34564*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34567*/                 OPC_MoveChild0,
/*34568*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34571*/                 OPC_MoveChild0,
/*34572*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34575*/                 OPC_MoveChild0,
/*34576*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34579*/                 OPC_CheckChild0Same, 0,
/*34581*/                 OPC_MoveParent,
/*34582*/                 OPC_MoveChild1,
/*34583*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34586*/                 OPC_CheckChild0Same, 1,
/*34588*/                 OPC_MoveParent,
/*34589*/                 OPC_MoveParent,
/*34590*/                 OPC_CheckChild1Integer, 15, 
/*34592*/                 OPC_CheckType, MVT::v8i16,
/*34594*/                 OPC_MoveParent,
/*34595*/                 OPC_MoveParent,
/*34596*/                 OPC_CheckType, MVT::v4i32,
/*34598*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34601*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34604*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34614*/               /*Scope*/ 93, /*->34708*/
/*34615*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34617*/                 OPC_MoveParent,
/*34618*/                 OPC_MoveChild1,
/*34619*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34622*/                 OPC_RecordChild0, // #1 = $opB
/*34623*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34625*/                 OPC_MoveParent,
/*34626*/                 OPC_MoveParent,
/*34627*/                 OPC_MoveChild1,
/*34628*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34631*/                 OPC_MoveChild0,
/*34632*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34635*/                 OPC_MoveChild0,
/*34636*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34639*/                 OPC_CheckChild0Same, 0,
/*34641*/                 OPC_MoveParent,
/*34642*/                 OPC_MoveChild1,
/*34643*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34646*/                 OPC_CheckChild0Same, 1,
/*34648*/                 OPC_MoveParent,
/*34649*/                 OPC_MoveParent,
/*34650*/                 OPC_CheckChild1Integer, 63, 
/*34652*/                 OPC_MoveParent,
/*34653*/                 OPC_CheckType, MVT::v2i64,
/*34655*/                 OPC_MoveParent,
/*34656*/                 OPC_MoveParent,
/*34657*/                 OPC_MoveChild1,
/*34658*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34661*/                 OPC_MoveChild0,
/*34662*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34665*/                 OPC_MoveChild0,
/*34666*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34669*/                 OPC_MoveChild0,
/*34670*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34673*/                 OPC_CheckChild0Same, 0,
/*34675*/                 OPC_MoveParent,
/*34676*/                 OPC_MoveChild1,
/*34677*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34680*/                 OPC_CheckChild0Same, 1,
/*34682*/                 OPC_MoveParent,
/*34683*/                 OPC_MoveParent,
/*34684*/                 OPC_CheckChild1Integer, 63, 
/*34686*/                 OPC_CheckType, MVT::v2i64,
/*34688*/                 OPC_MoveParent,
/*34689*/                 OPC_MoveParent,
/*34690*/                 OPC_CheckType, MVT::v4i32,
/*34692*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34695*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34698*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34708*/               0, /*End of Scope*/
/*34709*/             /*SwitchOpcode*/ 63|128,1/*191*/, TARGET_VAL(ARMISD::VSHRs),// ->34904
/*34713*/               OPC_MoveChild0,
/*34714*/               OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34717*/               OPC_MoveChild0,
/*34718*/               OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34721*/               OPC_RecordChild0, // #0 = $opA
/*34722*/               OPC_Scope, 89, /*->34813*/ // 2 children in Scope
/*34724*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34726*/                 OPC_MoveParent,
/*34727*/                 OPC_MoveChild1,
/*34728*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34731*/                 OPC_RecordChild0, // #1 = $opB
/*34732*/                 OPC_CheckChild0Type, MVT::v8i8,
/*34734*/                 OPC_MoveParent,
/*34735*/                 OPC_MoveParent,
/*34736*/                 OPC_CheckChild1Integer, 15, 
/*34738*/                 OPC_MoveParent,
/*34739*/                 OPC_MoveChild1,
/*34740*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34743*/                 OPC_MoveChild0,
/*34744*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34747*/                 OPC_CheckChild0Same, 0,
/*34749*/                 OPC_MoveParent,
/*34750*/                 OPC_MoveChild1,
/*34751*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34754*/                 OPC_CheckChild0Same, 1,
/*34756*/                 OPC_MoveParent,
/*34757*/                 OPC_MoveParent,
/*34758*/                 OPC_CheckType, MVT::v8i16,
/*34760*/                 OPC_MoveParent,
/*34761*/                 OPC_MoveParent,
/*34762*/                 OPC_MoveChild1,
/*34763*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34766*/                 OPC_MoveChild0,
/*34767*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34770*/                 OPC_MoveChild0,
/*34771*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34774*/                 OPC_MoveChild0,
/*34775*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34778*/                 OPC_CheckChild0Same, 0,
/*34780*/                 OPC_MoveParent,
/*34781*/                 OPC_MoveChild1,
/*34782*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34785*/                 OPC_CheckChild0Same, 1,
/*34787*/                 OPC_MoveParent,
/*34788*/                 OPC_MoveParent,
/*34789*/                 OPC_CheckChild1Integer, 15, 
/*34791*/                 OPC_CheckType, MVT::v8i16,
/*34793*/                 OPC_MoveParent,
/*34794*/                 OPC_MoveParent,
/*34795*/                 OPC_CheckType, MVT::v4i32,
/*34797*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34800*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34803*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32), (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)))), (bitconvert:v4i32 (NEONvshrs:v8i16 (sub:v8i16 (zext:v8i16 DPR:v8i8:$opA), (zext:v8i16 DPR:v8i8:$opB)), 15:i32))) - Complexity = 55
                          // Dst: (VABDLuv8i16:v4i32 DPR:v8i8:$opA, DPR:v8i8:$opB)
/*34813*/               /*Scope*/ 89, /*->34903*/
/*34814*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34816*/                 OPC_MoveParent,
/*34817*/                 OPC_MoveChild1,
/*34818*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34821*/                 OPC_RecordChild0, // #1 = $opB
/*34822*/                 OPC_CheckChild0Type, MVT::v2i32,
/*34824*/                 OPC_MoveParent,
/*34825*/                 OPC_MoveParent,
/*34826*/                 OPC_CheckChild1Integer, 63, 
/*34828*/                 OPC_MoveParent,
/*34829*/                 OPC_MoveChild1,
/*34830*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34833*/                 OPC_MoveChild0,
/*34834*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34837*/                 OPC_CheckChild0Same, 0,
/*34839*/                 OPC_MoveParent,
/*34840*/                 OPC_MoveChild1,
/*34841*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34844*/                 OPC_CheckChild0Same, 1,
/*34846*/                 OPC_MoveParent,
/*34847*/                 OPC_MoveParent,
/*34848*/                 OPC_CheckType, MVT::v2i64,
/*34850*/                 OPC_MoveParent,
/*34851*/                 OPC_MoveParent,
/*34852*/                 OPC_MoveChild1,
/*34853*/                 OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34856*/                 OPC_MoveChild0,
/*34857*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34860*/                 OPC_MoveChild0,
/*34861*/                 OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*34864*/                 OPC_MoveChild0,
/*34865*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34868*/                 OPC_CheckChild0Same, 0,
/*34870*/                 OPC_MoveParent,
/*34871*/                 OPC_MoveChild1,
/*34872*/                 OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*34875*/                 OPC_CheckChild0Same, 1,
/*34877*/                 OPC_MoveParent,
/*34878*/                 OPC_MoveParent,
/*34879*/                 OPC_CheckChild1Integer, 63, 
/*34881*/                 OPC_CheckType, MVT::v2i64,
/*34883*/                 OPC_MoveParent,
/*34884*/                 OPC_MoveParent,
/*34885*/                 OPC_CheckType, MVT::v4i32,
/*34887*/                 OPC_EmitInteger, MVT::i32, 14, 
/*34890*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34893*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                              MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (add:v2i64 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32), (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)))), (bitconvert:v4i32 (NEONvshrs:v2i64 (sub:v2i64 (zext:v2i64 DPR:v2i32:$opA), (zext:v2i64 DPR:v2i32:$opB)), 63:i32))) - Complexity = 55
                          // Dst: (VABDLuv2i64:v4i32 DPR:v2i32:$opA, DPR:v2i32:$opB)
/*34903*/               0, /*End of Scope*/
/*34904*/             0, // EndSwitchOpcode
/*34905*/           /*Scope*/ 47, /*->34953*/
/*34906*/             OPC_RecordChild0, // #0 = $src
/*34907*/             OPC_MoveChild1,
/*34908*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34911*/             OPC_CheckChild0Same, 0,
/*34913*/             OPC_CheckChild1Integer, 7, 
/*34915*/             OPC_MoveParent,
/*34916*/             OPC_CheckType, MVT::v8i8,
/*34918*/             OPC_MoveParent,
/*34919*/             OPC_MoveParent,
/*34920*/             OPC_MoveChild1,
/*34921*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34924*/             OPC_MoveChild0,
/*34925*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34928*/             OPC_CheckChild0Same, 0,
/*34930*/             OPC_CheckChild1Integer, 7, 
/*34932*/             OPC_CheckType, MVT::v8i8,
/*34934*/             OPC_MoveParent,
/*34935*/             OPC_MoveParent,
/*34936*/             OPC_CheckType, MVT::v2i32,
/*34938*/             OPC_EmitInteger, MVT::i32, 14, 
/*34941*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34944*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*34953*/           /*Scope*/ 47, /*->35001*/
/*34954*/             OPC_MoveChild0,
/*34955*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34958*/             OPC_RecordChild0, // #0 = $src
/*34959*/             OPC_CheckChild1Integer, 7, 
/*34961*/             OPC_MoveParent,
/*34962*/             OPC_CheckChild1Same, 0,
/*34964*/             OPC_CheckType, MVT::v8i8,
/*34966*/             OPC_MoveParent,
/*34967*/             OPC_MoveParent,
/*34968*/             OPC_MoveChild1,
/*34969*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34972*/             OPC_MoveChild0,
/*34973*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*34976*/             OPC_CheckChild0Same, 0,
/*34978*/             OPC_CheckChild1Integer, 7, 
/*34980*/             OPC_CheckType, MVT::v8i8,
/*34982*/             OPC_MoveParent,
/*34983*/             OPC_MoveParent,
/*34984*/             OPC_CheckType, MVT::v2i32,
/*34986*/             OPC_EmitInteger, MVT::i32, 14, 
/*34989*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34992*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*35001*/           /*Scope*/ 47, /*->35049*/
/*35002*/             OPC_RecordChild0, // #0 = $src
/*35003*/             OPC_MoveChild1,
/*35004*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35007*/             OPC_CheckChild0Same, 0,
/*35009*/             OPC_CheckChild1Integer, 15, 
/*35011*/             OPC_MoveParent,
/*35012*/             OPC_CheckType, MVT::v4i16,
/*35014*/             OPC_MoveParent,
/*35015*/             OPC_MoveParent,
/*35016*/             OPC_MoveChild1,
/*35017*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35020*/             OPC_MoveChild0,
/*35021*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35024*/             OPC_CheckChild0Same, 0,
/*35026*/             OPC_CheckChild1Integer, 15, 
/*35028*/             OPC_CheckType, MVT::v4i16,
/*35030*/             OPC_MoveParent,
/*35031*/             OPC_MoveParent,
/*35032*/             OPC_CheckType, MVT::v2i32,
/*35034*/             OPC_EmitInteger, MVT::i32, 14, 
/*35037*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35040*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35049*/           /*Scope*/ 47, /*->35097*/
/*35050*/             OPC_MoveChild0,
/*35051*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35054*/             OPC_RecordChild0, // #0 = $src
/*35055*/             OPC_CheckChild1Integer, 15, 
/*35057*/             OPC_MoveParent,
/*35058*/             OPC_CheckChild1Same, 0,
/*35060*/             OPC_CheckType, MVT::v4i16,
/*35062*/             OPC_MoveParent,
/*35063*/             OPC_MoveParent,
/*35064*/             OPC_MoveChild1,
/*35065*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35068*/             OPC_MoveChild0,
/*35069*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35072*/             OPC_CheckChild0Same, 0,
/*35074*/             OPC_CheckChild1Integer, 15, 
/*35076*/             OPC_CheckType, MVT::v4i16,
/*35078*/             OPC_MoveParent,
/*35079*/             OPC_MoveParent,
/*35080*/             OPC_CheckType, MVT::v2i32,
/*35082*/             OPC_EmitInteger, MVT::i32, 14, 
/*35085*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35088*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*35097*/           /*Scope*/ 47, /*->35145*/
/*35098*/             OPC_RecordChild0, // #0 = $src
/*35099*/             OPC_MoveChild1,
/*35100*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35103*/             OPC_CheckChild0Same, 0,
/*35105*/             OPC_CheckChild1Integer, 7, 
/*35107*/             OPC_MoveParent,
/*35108*/             OPC_CheckType, MVT::v16i8,
/*35110*/             OPC_MoveParent,
/*35111*/             OPC_MoveParent,
/*35112*/             OPC_MoveChild1,
/*35113*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35116*/             OPC_MoveChild0,
/*35117*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35120*/             OPC_CheckChild0Same, 0,
/*35122*/             OPC_CheckChild1Integer, 7, 
/*35124*/             OPC_CheckType, MVT::v16i8,
/*35126*/             OPC_MoveParent,
/*35127*/             OPC_MoveParent,
/*35128*/             OPC_CheckType, MVT::v4i32,
/*35130*/             OPC_EmitInteger, MVT::i32, 14, 
/*35133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35136*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35145*/           /*Scope*/ 47, /*->35193*/
/*35146*/             OPC_MoveChild0,
/*35147*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35150*/             OPC_RecordChild0, // #0 = $src
/*35151*/             OPC_CheckChild1Integer, 7, 
/*35153*/             OPC_MoveParent,
/*35154*/             OPC_CheckChild1Same, 0,
/*35156*/             OPC_CheckType, MVT::v16i8,
/*35158*/             OPC_MoveParent,
/*35159*/             OPC_MoveParent,
/*35160*/             OPC_MoveChild1,
/*35161*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35164*/             OPC_MoveChild0,
/*35165*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35168*/             OPC_CheckChild0Same, 0,
/*35170*/             OPC_CheckChild1Integer, 7, 
/*35172*/             OPC_CheckType, MVT::v16i8,
/*35174*/             OPC_MoveParent,
/*35175*/             OPC_MoveParent,
/*35176*/             OPC_CheckType, MVT::v4i32,
/*35178*/             OPC_EmitInteger, MVT::i32, 14, 
/*35181*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35184*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*35193*/           /*Scope*/ 47, /*->35241*/
/*35194*/             OPC_RecordChild0, // #0 = $src
/*35195*/             OPC_MoveChild1,
/*35196*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35199*/             OPC_CheckChild0Same, 0,
/*35201*/             OPC_CheckChild1Integer, 15, 
/*35203*/             OPC_MoveParent,
/*35204*/             OPC_CheckType, MVT::v8i16,
/*35206*/             OPC_MoveParent,
/*35207*/             OPC_MoveParent,
/*35208*/             OPC_MoveChild1,
/*35209*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35212*/             OPC_MoveChild0,
/*35213*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35216*/             OPC_CheckChild0Same, 0,
/*35218*/             OPC_CheckChild1Integer, 15, 
/*35220*/             OPC_CheckType, MVT::v8i16,
/*35222*/             OPC_MoveParent,
/*35223*/             OPC_MoveParent,
/*35224*/             OPC_CheckType, MVT::v4i32,
/*35226*/             OPC_EmitInteger, MVT::i32, 14, 
/*35229*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35232*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35241*/           /*Scope*/ 47, /*->35289*/
/*35242*/             OPC_MoveChild0,
/*35243*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35246*/             OPC_RecordChild0, // #0 = $src
/*35247*/             OPC_CheckChild1Integer, 15, 
/*35249*/             OPC_MoveParent,
/*35250*/             OPC_CheckChild1Same, 0,
/*35252*/             OPC_CheckType, MVT::v8i16,
/*35254*/             OPC_MoveParent,
/*35255*/             OPC_MoveParent,
/*35256*/             OPC_MoveChild1,
/*35257*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35260*/             OPC_MoveChild0,
/*35261*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35264*/             OPC_CheckChild0Same, 0,
/*35266*/             OPC_CheckChild1Integer, 15, 
/*35268*/             OPC_CheckType, MVT::v8i16,
/*35270*/             OPC_MoveParent,
/*35271*/             OPC_MoveParent,
/*35272*/             OPC_CheckType, MVT::v4i32,
/*35274*/             OPC_EmitInteger, MVT::i32, 14, 
/*35277*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35280*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*35289*/           0, /*End of Scope*/
/*35290*/         0, // EndSwitchOpcode
/*35291*/       /*SwitchOpcode*/ 14|128,2/*270*/, TARGET_VAL(ARMISD::VSHRs),// ->35565
/*35295*/         OPC_Scope, 29|128,1/*157*/, /*->35455*/ // 2 children in Scope
/*35298*/           OPC_MoveChild0,
/*35299*/           OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35302*/           OPC_MoveChild0,
/*35303*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35306*/           OPC_RecordChild0, // #0 = $opA
/*35307*/           OPC_CheckChild0Type, MVT::v4i16,
/*35309*/           OPC_MoveParent,
/*35310*/           OPC_MoveChild1,
/*35311*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35314*/           OPC_RecordChild0, // #1 = $opB
/*35315*/           OPC_CheckChild0Type, MVT::v4i16,
/*35317*/           OPC_MoveParent,
/*35318*/           OPC_MoveParent,
/*35319*/           OPC_CheckChild1Integer, 31, 
/*35321*/           OPC_MoveParent,
/*35322*/           OPC_MoveChild1,
/*35323*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35326*/           OPC_MoveChild0,
/*35327*/           OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::SUB),// ->35391
/*35331*/             OPC_MoveChild0,
/*35332*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35335*/             OPC_CheckChild0Same, 0,
/*35337*/             OPC_MoveParent,
/*35338*/             OPC_MoveChild1,
/*35339*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35342*/             OPC_CheckChild0Same, 1,
/*35344*/             OPC_MoveParent,
/*35345*/             OPC_MoveParent,
/*35346*/             OPC_MoveChild1,
/*35347*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35350*/             OPC_MoveChild0,
/*35351*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35354*/             OPC_MoveChild0,
/*35355*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35358*/             OPC_CheckChild0Same, 0,
/*35360*/             OPC_MoveParent,
/*35361*/             OPC_MoveChild1,
/*35362*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35365*/             OPC_CheckChild0Same, 1,
/*35367*/             OPC_MoveParent,
/*35368*/             OPC_MoveParent,
/*35369*/             OPC_CheckChild1Integer, 31, 
/*35371*/             OPC_MoveParent,
/*35372*/             OPC_MoveParent,
/*35373*/             OPC_CheckType, MVT::v4i32,
/*35375*/             OPC_EmitInteger, MVT::i32, 14, 
/*35378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35381*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35391*/           /*SwitchOpcode*/ 60, TARGET_VAL(ARMISD::VSHRs),// ->35454
/*35394*/             OPC_MoveChild0,
/*35395*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35398*/             OPC_MoveChild0,
/*35399*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35402*/             OPC_CheckChild0Same, 0,
/*35404*/             OPC_MoveParent,
/*35405*/             OPC_MoveChild1,
/*35406*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35409*/             OPC_CheckChild0Same, 1,
/*35411*/             OPC_MoveParent,
/*35412*/             OPC_MoveParent,
/*35413*/             OPC_CheckChild1Integer, 31, 
/*35415*/             OPC_MoveParent,
/*35416*/             OPC_MoveChild1,
/*35417*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35420*/             OPC_MoveChild0,
/*35421*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35424*/             OPC_CheckChild0Same, 0,
/*35426*/             OPC_MoveParent,
/*35427*/             OPC_MoveChild1,
/*35428*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35431*/             OPC_CheckChild0Same, 1,
/*35433*/             OPC_MoveParent,
/*35434*/             OPC_MoveParent,
/*35435*/             OPC_MoveParent,
/*35436*/             OPC_CheckType, MVT::v4i32,
/*35438*/             OPC_EmitInteger, MVT::i32, 14, 
/*35441*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35444*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)))) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35454*/           0, // EndSwitchOpcode
/*35455*/         /*Scope*/ 108, /*->35564*/
/*35456*/           OPC_RecordChild0, // #0 = $src
/*35457*/           OPC_CheckChild1Integer, 31, 
/*35459*/           OPC_MoveParent,
/*35460*/           OPC_MoveChild1,
/*35461*/           OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*35464*/           OPC_Scope, 48, /*->35514*/ // 2 children in Scope
/*35466*/             OPC_CheckChild0Same, 0,
/*35468*/             OPC_MoveChild1,
/*35469*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35472*/             OPC_CheckChild0Same, 0,
/*35474*/             OPC_CheckChild1Integer, 31, 
/*35476*/             OPC_MoveParent,
/*35477*/             OPC_MoveParent,
/*35478*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->35496
/*35481*/               OPC_EmitInteger, MVT::i32, 14, 
/*35484*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35487*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35496*/             /*SwitchType*/ 15, MVT::v4i32,// ->35513
/*35498*/               OPC_EmitInteger, MVT::i32, 14, 
/*35501*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35504*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35513*/             0, // EndSwitchType
/*35514*/           /*Scope*/ 48, /*->35563*/
/*35515*/             OPC_MoveChild0,
/*35516*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35519*/             OPC_CheckChild0Same, 0,
/*35521*/             OPC_CheckChild1Integer, 31, 
/*35523*/             OPC_MoveParent,
/*35524*/             OPC_CheckChild1Same, 0,
/*35526*/             OPC_MoveParent,
/*35527*/             OPC_SwitchType /*2 cases */, 15, MVT::v2i32,// ->35545
/*35530*/               OPC_EmitInteger, MVT::i32, 14, 
/*35533*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35536*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                            MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                        // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35545*/             /*SwitchType*/ 15, MVT::v4i32,// ->35562
/*35547*/               OPC_EmitInteger, MVT::i32, 14, 
/*35550*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35553*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                            MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                        // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                        // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35562*/             0, // EndSwitchType
/*35563*/           0, /*End of Scope*/
/*35564*/         0, /*End of Scope*/
/*35565*/       /*SwitchOpcode*/ 85|128,2/*341*/, TARGET_VAL(ISD::ADD),// ->35910
/*35569*/         OPC_Scope, 57|128,1/*185*/, /*->35757*/ // 5 children in Scope
/*35572*/           OPC_MoveChild0,
/*35573*/           OPC_SwitchOpcode /*2 cases */, 88, TARGET_VAL(ISD::SUB),// ->35665
/*35577*/             OPC_MoveChild0,
/*35578*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35581*/             OPC_RecordChild0, // #0 = $opA
/*35582*/             OPC_CheckChild0Type, MVT::v4i16,
/*35584*/             OPC_MoveParent,
/*35585*/             OPC_MoveChild1,
/*35586*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35589*/             OPC_RecordChild0, // #1 = $opB
/*35590*/             OPC_CheckChild0Type, MVT::v4i16,
/*35592*/             OPC_MoveParent,
/*35593*/             OPC_MoveParent,
/*35594*/             OPC_MoveChild1,
/*35595*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35598*/             OPC_MoveChild0,
/*35599*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35602*/             OPC_MoveChild0,
/*35603*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35606*/             OPC_CheckChild0Same, 0,
/*35608*/             OPC_MoveParent,
/*35609*/             OPC_MoveChild1,
/*35610*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35613*/             OPC_CheckChild0Same, 1,
/*35615*/             OPC_MoveParent,
/*35616*/             OPC_MoveParent,
/*35617*/             OPC_CheckChild1Integer, 31, 
/*35619*/             OPC_MoveParent,
/*35620*/             OPC_MoveParent,
/*35621*/             OPC_MoveChild1,
/*35622*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35625*/             OPC_MoveChild0,
/*35626*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35629*/             OPC_MoveChild0,
/*35630*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35633*/             OPC_CheckChild0Same, 0,
/*35635*/             OPC_MoveParent,
/*35636*/             OPC_MoveChild1,
/*35637*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35640*/             OPC_CheckChild0Same, 1,
/*35642*/             OPC_MoveParent,
/*35643*/             OPC_MoveParent,
/*35644*/             OPC_CheckChild1Integer, 31, 
/*35646*/             OPC_MoveParent,
/*35647*/             OPC_CheckType, MVT::v4i32,
/*35649*/             OPC_EmitInteger, MVT::i32, 14, 
/*35652*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35655*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35665*/           /*SwitchOpcode*/ 88, TARGET_VAL(ARMISD::VSHRs),// ->35756
/*35668*/             OPC_MoveChild0,
/*35669*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35672*/             OPC_MoveChild0,
/*35673*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35676*/             OPC_RecordChild0, // #0 = $opA
/*35677*/             OPC_CheckChild0Type, MVT::v4i16,
/*35679*/             OPC_MoveParent,
/*35680*/             OPC_MoveChild1,
/*35681*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35684*/             OPC_RecordChild0, // #1 = $opB
/*35685*/             OPC_CheckChild0Type, MVT::v4i16,
/*35687*/             OPC_MoveParent,
/*35688*/             OPC_MoveParent,
/*35689*/             OPC_CheckChild1Integer, 31, 
/*35691*/             OPC_MoveParent,
/*35692*/             OPC_MoveChild1,
/*35693*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35696*/             OPC_MoveChild0,
/*35697*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35700*/             OPC_CheckChild0Same, 0,
/*35702*/             OPC_MoveParent,
/*35703*/             OPC_MoveChild1,
/*35704*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35707*/             OPC_CheckChild0Same, 1,
/*35709*/             OPC_MoveParent,
/*35710*/             OPC_MoveParent,
/*35711*/             OPC_MoveParent,
/*35712*/             OPC_MoveChild1,
/*35713*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35716*/             OPC_MoveChild0,
/*35717*/             OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*35720*/             OPC_MoveChild0,
/*35721*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35724*/             OPC_CheckChild0Same, 0,
/*35726*/             OPC_MoveParent,
/*35727*/             OPC_MoveChild1,
/*35728*/             OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*35731*/             OPC_CheckChild0Same, 1,
/*35733*/             OPC_MoveParent,
/*35734*/             OPC_MoveParent,
/*35735*/             OPC_CheckChild1Integer, 31, 
/*35737*/             OPC_MoveParent,
/*35738*/             OPC_CheckType, MVT::v4i32,
/*35740*/             OPC_EmitInteger, MVT::i32, 14, 
/*35743*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35746*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32), (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB))), (NEONvshrs:v4i32 (sub:v4i32 (zext:v4i32 DPR:v4i16:$opA), (zext:v4i32 DPR:v4i16:$opB)), 31:i32)) - Complexity = 49
                      // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$opA, DPR:v4i16:$opB)
/*35756*/           0, // EndSwitchOpcode
/*35757*/         /*Scope*/ 37, /*->35795*/
/*35758*/           OPC_RecordChild0, // #0 = $src
/*35759*/           OPC_MoveChild1,
/*35760*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35763*/           OPC_CheckChild0Same, 0,
/*35765*/           OPC_CheckChild1Integer, 31, 
/*35767*/           OPC_MoveParent,
/*35768*/           OPC_MoveParent,
/*35769*/           OPC_MoveChild1,
/*35770*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35773*/           OPC_CheckChild0Same, 0,
/*35775*/           OPC_CheckChild1Integer, 31, 
/*35777*/           OPC_MoveParent,
/*35778*/           OPC_CheckType, MVT::v2i32,
/*35780*/           OPC_EmitInteger, MVT::i32, 14, 
/*35783*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35786*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35795*/         /*Scope*/ 37, /*->35833*/
/*35796*/           OPC_MoveChild0,
/*35797*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35800*/           OPC_RecordChild0, // #0 = $src
/*35801*/           OPC_CheckChild1Integer, 31, 
/*35803*/           OPC_MoveParent,
/*35804*/           OPC_CheckChild1Same, 0,
/*35806*/           OPC_MoveParent,
/*35807*/           OPC_MoveChild1,
/*35808*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35811*/           OPC_CheckChild0Same, 0,
/*35813*/           OPC_CheckChild1Integer, 31, 
/*35815*/           OPC_MoveParent,
/*35816*/           OPC_CheckType, MVT::v2i32,
/*35818*/           OPC_EmitInteger, MVT::i32, 14, 
/*35821*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35824*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*35833*/         /*Scope*/ 37, /*->35871*/
/*35834*/           OPC_RecordChild0, // #0 = $src
/*35835*/           OPC_MoveChild1,
/*35836*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35839*/           OPC_CheckChild0Same, 0,
/*35841*/           OPC_CheckChild1Integer, 31, 
/*35843*/           OPC_MoveParent,
/*35844*/           OPC_MoveParent,
/*35845*/           OPC_MoveChild1,
/*35846*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35849*/           OPC_CheckChild0Same, 0,
/*35851*/           OPC_CheckChild1Integer, 31, 
/*35853*/           OPC_MoveParent,
/*35854*/           OPC_CheckType, MVT::v4i32,
/*35856*/           OPC_EmitInteger, MVT::i32, 14, 
/*35859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35862*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35871*/         /*Scope*/ 37, /*->35909*/
/*35872*/           OPC_MoveChild0,
/*35873*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35876*/           OPC_RecordChild0, // #0 = $src
/*35877*/           OPC_CheckChild1Integer, 31, 
/*35879*/           OPC_MoveParent,
/*35880*/           OPC_CheckChild1Same, 0,
/*35882*/           OPC_MoveParent,
/*35883*/           OPC_MoveChild1,
/*35884*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*35887*/           OPC_CheckChild0Same, 0,
/*35889*/           OPC_CheckChild1Integer, 31, 
/*35891*/           OPC_MoveParent,
/*35892*/           OPC_CheckType, MVT::v4i32,
/*35894*/           OPC_EmitInteger, MVT::i32, 14, 
/*35897*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35900*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*35909*/         0, /*End of Scope*/
/*35910*/       0, // EndSwitchOpcode
/*35911*/     /*Scope*/ 102, /*->36014*/
/*35912*/       OPC_RecordChild0, // #0 = $Vm
/*35913*/       OPC_MoveChild1,
/*35914*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35917*/       OPC_MoveChild0,
/*35918*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35921*/       OPC_MoveChild0,
/*35922*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35925*/       OPC_MoveParent,
/*35926*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*35928*/       OPC_SwitchType /*2 cases */, 40, MVT::v8i8,// ->35971
/*35931*/         OPC_MoveParent,
/*35932*/         OPC_MoveParent,
/*35933*/         OPC_CheckType, MVT::v2i32,
/*35935*/         OPC_Scope, 17, /*->35954*/ // 2 children in Scope
/*35937*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35939*/           OPC_EmitInteger, MVT::i32, 14, 
/*35942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35945*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35954*/         /*Scope*/ 15, /*->35970*/
/*35955*/           OPC_EmitInteger, MVT::i32, 14, 
/*35958*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35961*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35970*/         0, /*End of Scope*/
/*35971*/       /*SwitchType*/ 40, MVT::v16i8,// ->36013
/*35973*/         OPC_MoveParent,
/*35974*/         OPC_MoveParent,
/*35975*/         OPC_CheckType, MVT::v4i32,
/*35977*/         OPC_Scope, 17, /*->35996*/ // 2 children in Scope
/*35979*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*35981*/           OPC_EmitInteger, MVT::i32, 14, 
/*35984*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35987*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35996*/         /*Scope*/ 15, /*->36012*/
/*35997*/           OPC_EmitInteger, MVT::i32, 14, 
/*36000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36003*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*36012*/         0, /*End of Scope*/
/*36013*/       0, // EndSwitchType
/*36014*/     /*Scope*/ 103, /*->36118*/
/*36015*/       OPC_MoveChild0,
/*36016*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36019*/       OPC_MoveChild0,
/*36020*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*36023*/       OPC_MoveChild0,
/*36024*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36027*/       OPC_MoveParent,
/*36028*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*36030*/       OPC_SwitchType /*2 cases */, 41, MVT::v8i8,// ->36074
/*36033*/         OPC_MoveParent,
/*36034*/         OPC_MoveParent,
/*36035*/         OPC_RecordChild1, // #0 = $Vm
/*36036*/         OPC_CheckType, MVT::v2i32,
/*36038*/         OPC_Scope, 17, /*->36057*/ // 2 children in Scope
/*36040*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36042*/           OPC_EmitInteger, MVT::i32, 14, 
/*36045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36048*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*36057*/         /*Scope*/ 15, /*->36073*/
/*36058*/           OPC_EmitInteger, MVT::i32, 14, 
/*36061*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36064*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNd), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*36073*/         0, /*End of Scope*/
/*36074*/       /*SwitchType*/ 41, MVT::v16i8,// ->36117
/*36076*/         OPC_MoveParent,
/*36077*/         OPC_MoveParent,
/*36078*/         OPC_RecordChild1, // #0 = $Vm
/*36079*/         OPC_CheckType, MVT::v4i32,
/*36081*/         OPC_Scope, 17, /*->36100*/ // 2 children in Scope
/*36083*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36085*/           OPC_EmitInteger, MVT::i32, 14, 
/*36088*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36091*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*36100*/         /*Scope*/ 15, /*->36116*/
/*36101*/           OPC_EmitInteger, MVT::i32, 14, 
/*36104*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36107*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNq), 0,
                        MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*36116*/         0, /*End of Scope*/
/*36117*/       0, // EndSwitchType
/*36118*/     /*Scope*/ 44, /*->36163*/
/*36119*/       OPC_RecordChild0, // #0 = $Vn
/*36120*/       OPC_RecordChild1, // #1 = $Vm
/*36121*/       OPC_SwitchType /*2 cases */, 18, MVT::v2i32,// ->36142
/*36124*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36126*/         OPC_EmitInteger, MVT::i32, 14, 
/*36129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36132*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*36142*/       /*SwitchType*/ 18, MVT::v4i32,// ->36162
/*36144*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*36146*/         OPC_EmitInteger, MVT::i32, 14, 
/*36149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36152*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VEORq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*36162*/       0, // EndSwitchType
/*36163*/     0, /*End of Scope*/
/*36164*/   /*SwitchOpcode*/ 25|128,5/*665*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->36833
/*36168*/     OPC_RecordMemRef,
/*36169*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*36170*/     OPC_RecordChild1, // #1 = $addr
/*36171*/     OPC_CheckChild1Type, MVT::i32,
/*36173*/     OPC_CheckType, MVT::i32,
/*36175*/     OPC_Scope, 25, /*->36202*/ // 20 children in Scope
/*36177*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36179*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36181*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36183*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36186*/       OPC_EmitMergeInputChains1_0,
/*36187*/       OPC_EmitInteger, MVT::i32, 14, 
/*36190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36193*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*36202*/     /*Scope*/ 25, /*->36228*/
/*36203*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36205*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*36207*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36209*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36212*/       OPC_EmitMergeInputChains1_0,
/*36213*/       OPC_EmitInteger, MVT::i32, 14, 
/*36216*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36219*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*36228*/     /*Scope*/ 25, /*->36254*/
/*36229*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36231*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*36233*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36235*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36238*/       OPC_EmitMergeInputChains1_0,
/*36239*/       OPC_EmitInteger, MVT::i32, 14, 
/*36242*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36245*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*36254*/     /*Scope*/ 25, /*->36280*/
/*36255*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36257*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_8
/*36259*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36261*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36264*/       OPC_EmitMergeInputChains1_0,
/*36265*/       OPC_EmitInteger, MVT::i32, 14, 
/*36268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36271*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*36280*/     /*Scope*/ 25, /*->36306*/
/*36281*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36283*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_16
/*36285*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36287*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36290*/       OPC_EmitMergeInputChains1_0,
/*36291*/       OPC_EmitInteger, MVT::i32, 14, 
/*36294*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36297*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*36306*/     /*Scope*/ 25, /*->36332*/
/*36307*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36309*/       OPC_CheckPredicate, 68, // Predicate_atomic_load_acquire_32
/*36311*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36313*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*36316*/       OPC_EmitMergeInputChains1_0,
/*36317*/       OPC_EmitInteger, MVT::i32, 14, 
/*36320*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36323*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*36332*/     /*Scope*/ 25, /*->36358*/
/*36333*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36335*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36337*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36340*/       OPC_EmitMergeInputChains1_0,
/*36341*/       OPC_EmitInteger, MVT::i32, 14, 
/*36344*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36347*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*36358*/     /*Scope*/ 25, /*->36384*/
/*36359*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36361*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36363*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*36366*/       OPC_EmitMergeInputChains1_0,
/*36367*/       OPC_EmitInteger, MVT::i32, 14, 
/*36370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36373*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*36384*/     /*Scope*/ 25, /*->36410*/
/*36385*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36387*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36389*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*36392*/       OPC_EmitMergeInputChains1_0,
/*36393*/       OPC_EmitInteger, MVT::i32, 14, 
/*36396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36399*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*36410*/     /*Scope*/ 25, /*->36436*/
/*36411*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36413*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36415*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36418*/       OPC_EmitMergeInputChains1_0,
/*36419*/       OPC_EmitInteger, MVT::i32, 14, 
/*36422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36425*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*36436*/     /*Scope*/ 25, /*->36462*/
/*36437*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36439*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36441*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36444*/       OPC_EmitMergeInputChains1_0,
/*36445*/       OPC_EmitInteger, MVT::i32, 14, 
/*36448*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36451*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*36462*/     /*Scope*/ 25, /*->36488*/
/*36463*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36465*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36467*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*36470*/       OPC_EmitMergeInputChains1_0,
/*36471*/       OPC_EmitInteger, MVT::i32, 14, 
/*36474*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36477*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*36488*/     /*Scope*/ 24, /*->36513*/
/*36489*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36491*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36493*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36496*/       OPC_EmitMergeInputChains1_0,
/*36497*/       OPC_EmitInteger, MVT::i32, 14, 
/*36500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36503*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*36513*/     /*Scope*/ 24, /*->36538*/
/*36514*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36516*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36518*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*36521*/       OPC_EmitMergeInputChains1_0,
/*36522*/       OPC_EmitInteger, MVT::i32, 14, 
/*36525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36528*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*36538*/     /*Scope*/ 48, /*->36587*/
/*36539*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36541*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36543*/       OPC_Scope, 20, /*->36565*/ // 2 children in Scope
/*36545*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*36548*/         OPC_EmitMergeInputChains1_0,
/*36549*/         OPC_EmitInteger, MVT::i32, 14, 
/*36552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36555*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*36565*/       /*Scope*/ 20, /*->36586*/
/*36566*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*36569*/         OPC_EmitMergeInputChains1_0,
/*36570*/         OPC_EmitInteger, MVT::i32, 14, 
/*36573*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36576*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rr:i32:$src)
/*36586*/       0, /*End of Scope*/
/*36587*/     /*Scope*/ 48, /*->36636*/
/*36588*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36590*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36592*/       OPC_Scope, 20, /*->36614*/ // 2 children in Scope
/*36594*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*36597*/         OPC_EmitMergeInputChains1_0,
/*36598*/         OPC_EmitInteger, MVT::i32, 14, 
/*36601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36604*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*36614*/       /*Scope*/ 20, /*->36635*/
/*36615*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*36618*/         OPC_EmitMergeInputChains1_0,
/*36619*/         OPC_EmitInteger, MVT::i32, 14, 
/*36622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36625*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rr:i32:$src)
/*36635*/       0, /*End of Scope*/
/*36636*/     /*Scope*/ 48, /*->36685*/
/*36637*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36639*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36641*/       OPC_Scope, 20, /*->36663*/ // 2 children in Scope
/*36643*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*36646*/         OPC_EmitMergeInputChains1_0,
/*36647*/         OPC_EmitInteger, MVT::i32, 14, 
/*36650*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36653*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*36663*/       /*Scope*/ 20, /*->36684*/
/*36664*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$src #2 #3
/*36667*/         OPC_EmitMergeInputChains1_0,
/*36668*/         OPC_EmitInteger, MVT::i32, 14, 
/*36671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36674*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rr:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rr:i32:$src)
/*36684*/       0, /*End of Scope*/
/*36685*/     /*Scope*/ 48, /*->36734*/
/*36686*/       OPC_CheckPredicate, 67, // Predicate_atomic_load_8
/*36688*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36690*/       OPC_Scope, 20, /*->36712*/ // 2 children in Scope
/*36692*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36695*/         OPC_EmitMergeInputChains1_0,
/*36696*/         OPC_EmitInteger, MVT::i32, 14, 
/*36699*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36702*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*36712*/       /*Scope*/ 20, /*->36733*/
/*36713*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36716*/         OPC_EmitMergeInputChains1_0,
/*36717*/         OPC_EmitInteger, MVT::i32, 14, 
/*36720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36723*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*36733*/       0, /*End of Scope*/
/*36734*/     /*Scope*/ 48, /*->36783*/
/*36735*/       OPC_CheckPredicate, 69, // Predicate_atomic_load_16
/*36737*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36739*/       OPC_Scope, 20, /*->36761*/ // 2 children in Scope
/*36741*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36744*/         OPC_EmitMergeInputChains1_0,
/*36745*/         OPC_EmitInteger, MVT::i32, 14, 
/*36748*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36751*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*36761*/       /*Scope*/ 20, /*->36782*/
/*36762*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36765*/         OPC_EmitMergeInputChains1_0,
/*36766*/         OPC_EmitInteger, MVT::i32, 14, 
/*36769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36772*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*36782*/       0, /*End of Scope*/
/*36783*/     /*Scope*/ 48, /*->36832*/
/*36784*/       OPC_CheckPredicate, 70, // Predicate_atomic_load_32
/*36786*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36788*/       OPC_Scope, 20, /*->36810*/ // 2 children in Scope
/*36790*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*36793*/         OPC_EmitMergeInputChains1_0,
/*36794*/         OPC_EmitInteger, MVT::i32, 14, 
/*36797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36800*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*36810*/       /*Scope*/ 20, /*->36831*/
/*36811*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*36814*/         OPC_EmitMergeInputChains1_0,
/*36815*/         OPC_EmitInteger, MVT::i32, 14, 
/*36818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36821*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*36831*/       0, /*End of Scope*/
/*36832*/     0, /*End of Scope*/
/*36833*/   /*SwitchOpcode*/ 26|128,5/*666*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->37503
/*36837*/     OPC_RecordMemRef,
/*36838*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*36839*/     OPC_RecordChild1, // #1 = $addr
/*36840*/     OPC_CheckChild1Type, MVT::i32,
/*36842*/     OPC_RecordChild2, // #2 = $val
/*36843*/     OPC_CheckChild2Type, MVT::i32,
/*36845*/     OPC_Scope, 25, /*->36872*/ // 20 children in Scope
/*36847*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*36849*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*36851*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36853*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36856*/       OPC_EmitMergeInputChains1_0,
/*36857*/       OPC_EmitInteger, MVT::i32, 14, 
/*36860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36863*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*36872*/     /*Scope*/ 25, /*->36898*/
/*36873*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*36875*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*36877*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36879*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36882*/       OPC_EmitMergeInputChains1_0,
/*36883*/       OPC_EmitInteger, MVT::i32, 14, 
/*36886*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36889*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*36898*/     /*Scope*/ 25, /*->36924*/
/*36899*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*36901*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*36903*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36905*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36908*/       OPC_EmitMergeInputChains1_0,
/*36909*/       OPC_EmitInteger, MVT::i32, 14, 
/*36912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36915*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*36924*/     /*Scope*/ 25, /*->36950*/
/*36925*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*36927*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_8
/*36929*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36931*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36934*/       OPC_EmitMergeInputChains1_0,
/*36935*/       OPC_EmitInteger, MVT::i32, 14, 
/*36938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36941*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*36950*/     /*Scope*/ 25, /*->36976*/
/*36951*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*36953*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_16
/*36955*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36957*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36960*/       OPC_EmitMergeInputChains1_0,
/*36961*/       OPC_EmitInteger, MVT::i32, 14, 
/*36964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36967*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*36976*/     /*Scope*/ 25, /*->37002*/
/*36977*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*36979*/       OPC_CheckPredicate, 72, // Predicate_atomic_store_release_32
/*36981*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36983*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*36986*/       OPC_EmitMergeInputChains1_0,
/*36987*/       OPC_EmitInteger, MVT::i32, 14, 
/*36990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36993*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*37002*/     /*Scope*/ 25, /*->37028*/
/*37003*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37005*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37007*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37010*/       OPC_EmitMergeInputChains1_0,
/*37011*/       OPC_EmitInteger, MVT::i32, 14, 
/*37014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37017*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37028*/     /*Scope*/ 25, /*->37054*/
/*37029*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37031*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37033*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*37036*/       OPC_EmitMergeInputChains1_0,
/*37037*/       OPC_EmitInteger, MVT::i32, 14, 
/*37040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37043*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*37054*/     /*Scope*/ 25, /*->37080*/
/*37055*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37057*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37059*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*37062*/       OPC_EmitMergeInputChains1_0,
/*37063*/       OPC_EmitInteger, MVT::i32, 14, 
/*37066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37069*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*37080*/     /*Scope*/ 25, /*->37106*/
/*37081*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37083*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37085*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37088*/       OPC_EmitMergeInputChains1_0,
/*37089*/       OPC_EmitInteger, MVT::i32, 14, 
/*37092*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37095*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37106*/     /*Scope*/ 25, /*->37132*/
/*37107*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37109*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37111*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37114*/       OPC_EmitMergeInputChains1_0,
/*37115*/       OPC_EmitInteger, MVT::i32, 14, 
/*37118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37121*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37132*/     /*Scope*/ 25, /*->37158*/
/*37133*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37135*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37137*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*37140*/       OPC_EmitMergeInputChains1_0,
/*37141*/       OPC_EmitInteger, MVT::i32, 14, 
/*37144*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37147*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*37158*/     /*Scope*/ 24, /*->37183*/
/*37159*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37161*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37163*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37166*/       OPC_EmitMergeInputChains1_0,
/*37167*/       OPC_EmitInteger, MVT::i32, 14, 
/*37170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37173*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37183*/     /*Scope*/ 24, /*->37208*/
/*37184*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37186*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37188*/       OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*37191*/       OPC_EmitMergeInputChains1_0,
/*37192*/       OPC_EmitInteger, MVT::i32, 14, 
/*37195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37198*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*37208*/     /*Scope*/ 48, /*->37257*/
/*37209*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37211*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37213*/       OPC_Scope, 20, /*->37235*/ // 2 children in Scope
/*37215*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*37218*/         OPC_EmitMergeInputChains1_0,
/*37219*/         OPC_EmitInteger, MVT::i32, 14, 
/*37222*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37225*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*37235*/       /*Scope*/ 20, /*->37256*/
/*37236*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37239*/         OPC_EmitMergeInputChains1_0,
/*37240*/         OPC_EmitInteger, MVT::i32, 14, 
/*37243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37246*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37256*/       0, /*End of Scope*/
/*37257*/     /*Scope*/ 48, /*->37306*/
/*37258*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37260*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37262*/       OPC_Scope, 20, /*->37284*/ // 2 children in Scope
/*37264*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*37267*/         OPC_EmitMergeInputChains1_0,
/*37268*/         OPC_EmitInteger, MVT::i32, 14, 
/*37271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37274*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*37284*/       /*Scope*/ 20, /*->37305*/
/*37285*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37288*/         OPC_EmitMergeInputChains1_0,
/*37289*/         OPC_EmitInteger, MVT::i32, 14, 
/*37292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37295*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37305*/       0, /*End of Scope*/
/*37306*/     /*Scope*/ 48, /*->37355*/
/*37307*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37309*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37311*/       OPC_Scope, 20, /*->37333*/ // 2 children in Scope
/*37313*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*37316*/         OPC_EmitMergeInputChains1_0,
/*37317*/         OPC_EmitInteger, MVT::i32, 14, 
/*37320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37323*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*37333*/       /*Scope*/ 20, /*->37354*/
/*37334*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectThumbAddrModeRR:$ptr #3 #4
/*37337*/         OPC_EmitMergeInputChains1_0,
/*37338*/         OPC_EmitInteger, MVT::i32, 14, 
/*37341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37344*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rr:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rr:i32:$ptr)
/*37354*/       0, /*End of Scope*/
/*37355*/     /*Scope*/ 48, /*->37404*/
/*37356*/       OPC_CheckPredicate, 71, // Predicate_atomic_store_8
/*37358*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37360*/       OPC_Scope, 20, /*->37382*/ // 2 children in Scope
/*37362*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37365*/         OPC_EmitMergeInputChains1_0,
/*37366*/         OPC_EmitInteger, MVT::i32, 14, 
/*37369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37372*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37382*/       /*Scope*/ 20, /*->37403*/
/*37383*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37386*/         OPC_EmitMergeInputChains1_0,
/*37387*/         OPC_EmitInteger, MVT::i32, 14, 
/*37390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37393*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37403*/       0, /*End of Scope*/
/*37404*/     /*Scope*/ 48, /*->37453*/
/*37405*/       OPC_CheckPredicate, 73, // Predicate_atomic_store_16
/*37407*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37409*/       OPC_Scope, 20, /*->37431*/ // 2 children in Scope
/*37411*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37414*/         OPC_EmitMergeInputChains1_0,
/*37415*/         OPC_EmitInteger, MVT::i32, 14, 
/*37418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37421*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37431*/       /*Scope*/ 20, /*->37452*/
/*37432*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37435*/         OPC_EmitMergeInputChains1_0,
/*37436*/         OPC_EmitInteger, MVT::i32, 14, 
/*37439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37442*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37452*/       0, /*End of Scope*/
/*37453*/     /*Scope*/ 48, /*->37502*/
/*37454*/       OPC_CheckPredicate, 74, // Predicate_atomic_store_32
/*37456*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37458*/       OPC_Scope, 20, /*->37480*/ // 2 children in Scope
/*37460*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*37463*/         OPC_EmitMergeInputChains1_0,
/*37464*/         OPC_EmitInteger, MVT::i32, 14, 
/*37467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37470*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*37480*/       /*Scope*/ 20, /*->37501*/
/*37481*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*37484*/         OPC_EmitMergeInputChains1_0,
/*37485*/         OPC_EmitInteger, MVT::i32, 14, 
/*37488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37491*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*37501*/       0, /*End of Scope*/
/*37502*/     0, /*End of Scope*/
/*37503*/   /*SwitchOpcode*/ 21|128,2/*277*/, TARGET_VAL(ISD::ROTR),// ->37784
/*37507*/     OPC_Scope, 29, /*->37538*/ // 6 children in Scope
/*37509*/       OPC_MoveChild0,
/*37510*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37513*/       OPC_RecordChild0, // #0 = $Rm
/*37514*/       OPC_MoveParent,
/*37515*/       OPC_CheckChild1Integer, 16, 
/*37517*/       OPC_CheckChild1Type, MVT::i32,
/*37519*/       OPC_CheckType, MVT::i32,
/*37521*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*37523*/       OPC_EmitInteger, MVT::i32, 14, 
/*37526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37529*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV16), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*37538*/     /*Scope*/ 29, /*->37568*/
/*37539*/       OPC_RecordNode, // #0 = $src
/*37540*/       OPC_CheckType, MVT::i32,
/*37542*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37544*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37547*/       OPC_EmitInteger, MVT::i32, 14, 
/*37550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37553*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37556*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37568*/     /*Scope*/ 50, /*->37619*/
/*37569*/       OPC_MoveChild0,
/*37570*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37573*/       OPC_RecordChild0, // #0 = $Rm
/*37574*/       OPC_MoveParent,
/*37575*/       OPC_CheckChild1Integer, 16, 
/*37577*/       OPC_CheckChild1Type, MVT::i32,
/*37579*/       OPC_CheckType, MVT::i32,
/*37581*/       OPC_Scope, 17, /*->37600*/ // 2 children in Scope
/*37583*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37585*/         OPC_EmitInteger, MVT::i32, 14, 
/*37588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37591*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*37600*/       /*Scope*/ 17, /*->37618*/
/*37601*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37603*/         OPC_EmitInteger, MVT::i32, 14, 
/*37606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37609*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV16), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*37618*/       0, /*End of Scope*/
/*37619*/     /*Scope*/ 40, /*->37660*/
/*37620*/       OPC_RecordChild0, // #0 = $lhs
/*37621*/       OPC_MoveChild1,
/*37622*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*37625*/       OPC_RecordChild0, // #1 = $rhs
/*37626*/       OPC_MoveChild1,
/*37627*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37630*/       OPC_CheckPredicate, 75, // Predicate_lo5AllOne
/*37632*/       OPC_MoveParent,
/*37633*/       OPC_CheckType, MVT::i32,
/*37635*/       OPC_MoveParent,
/*37636*/       OPC_CheckType, MVT::i32,
/*37638*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37640*/       OPC_EmitInteger, MVT::i32, 14, 
/*37643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37649*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*37660*/     /*Scope*/ 28, /*->37689*/
/*37661*/       OPC_RecordNode, // #0 = $src
/*37662*/       OPC_CheckType, MVT::i32,
/*37664*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37666*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37669*/       OPC_EmitInteger, MVT::i32, 14, 
/*37672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37678*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37689*/     /*Scope*/ 93, /*->37783*/
/*37690*/       OPC_RecordChild0, // #0 = $Rm
/*37691*/       OPC_RecordChild1, // #1 = $imm
/*37692*/       OPC_Scope, 35, /*->37729*/ // 2 children in Scope
/*37694*/         OPC_MoveChild1,
/*37695*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37698*/         OPC_CheckPredicate, 51, // Predicate_imm0_31
/*37700*/         OPC_CheckType, MVT::i32,
/*37702*/         OPC_MoveParent,
/*37703*/         OPC_CheckType, MVT::i32,
/*37705*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37707*/         OPC_EmitConvertToTarget, 1,
/*37709*/         OPC_EmitInteger, MVT::i32, 14, 
/*37712*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37718*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*37729*/       /*Scope*/ 52, /*->37782*/
/*37730*/         OPC_CheckChild1Type, MVT::i32,
/*37732*/         OPC_CheckType, MVT::i32,
/*37734*/         OPC_Scope, 22, /*->37758*/ // 2 children in Scope
/*37736*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37738*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37741*/           OPC_EmitInteger, MVT::i32, 14, 
/*37744*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37747*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tROR), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*37758*/         /*Scope*/ 22, /*->37781*/
/*37759*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37761*/           OPC_EmitInteger, MVT::i32, 14, 
/*37764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37767*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37770*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RORrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*37781*/         0, /*End of Scope*/
/*37782*/       0, /*End of Scope*/
/*37783*/     0, /*End of Scope*/
/*37784*/   /*SwitchOpcode*/ 14|128,2/*270*/, TARGET_VAL(ISD::SRA),// ->38058
/*37788*/     OPC_Scope, 29, /*->37819*/ // 5 children in Scope
/*37790*/       OPC_MoveChild0,
/*37791*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37794*/       OPC_RecordChild0, // #0 = $Rm
/*37795*/       OPC_MoveParent,
/*37796*/       OPC_CheckChild1Integer, 16, 
/*37798*/       OPC_CheckChild1Type, MVT::i32,
/*37800*/       OPC_CheckType, MVT::i32,
/*37802*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*37804*/       OPC_EmitInteger, MVT::i32, 14, 
/*37807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37810*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REVSH), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REVSH:i32 GPR:i32:$Rm)
/*37819*/     /*Scope*/ 29, /*->37849*/
/*37820*/       OPC_RecordNode, // #0 = $src
/*37821*/       OPC_CheckType, MVT::i32,
/*37823*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37825*/       OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*37828*/       OPC_EmitInteger, MVT::i32, 14, 
/*37831*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37837*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                    MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*37849*/     /*Scope*/ 50, /*->37900*/
/*37850*/       OPC_MoveChild0,
/*37851*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*37854*/       OPC_RecordChild0, // #0 = $Rm
/*37855*/       OPC_MoveParent,
/*37856*/       OPC_CheckChild1Integer, 16, 
/*37858*/       OPC_CheckChild1Type, MVT::i32,
/*37860*/       OPC_CheckType, MVT::i32,
/*37862*/       OPC_Scope, 17, /*->37881*/ // 2 children in Scope
/*37864*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37866*/         OPC_EmitInteger, MVT::i32, 14, 
/*37869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tREVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*37881*/       /*Scope*/ 17, /*->37899*/
/*37882*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37884*/         OPC_EmitInteger, MVT::i32, 14, 
/*37887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37890*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REVSH), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*37899*/       0, /*End of Scope*/
/*37900*/     /*Scope*/ 28, /*->37929*/
/*37901*/       OPC_RecordNode, // #0 = $src
/*37902*/       OPC_CheckType, MVT::i32,
/*37904*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37906*/       OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*37909*/       OPC_EmitInteger, MVT::i32, 14, 
/*37912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37918*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                    MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*37929*/     /*Scope*/ 127, /*->38057*/
/*37930*/       OPC_RecordChild0, // #0 = $Rm
/*37931*/       OPC_RecordChild1, // #1 = $imm5
/*37932*/       OPC_Scope, 69, /*->38003*/ // 2 children in Scope
/*37934*/         OPC_MoveChild1,
/*37935*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37938*/         OPC_CheckPredicate, 32, // Predicate_imm_sr
/*37940*/         OPC_CheckType, MVT::i32,
/*37942*/         OPC_MoveParent,
/*37943*/         OPC_CheckType, MVT::i32,
/*37945*/         OPC_Scope, 27, /*->37974*/ // 2 children in Scope
/*37947*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37949*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37952*/           OPC_EmitConvertToTarget, 1,
/*37954*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*37957*/           OPC_EmitInteger, MVT::i32, 14, 
/*37960*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37963*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*37974*/         /*Scope*/ 27, /*->38002*/
/*37975*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*37977*/           OPC_EmitConvertToTarget, 1,
/*37979*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*37982*/           OPC_EmitInteger, MVT::i32, 14, 
/*37985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37988*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37991*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*38002*/         0, /*End of Scope*/
/*38003*/       /*Scope*/ 52, /*->38056*/
/*38004*/         OPC_CheckChild1Type, MVT::i32,
/*38006*/         OPC_CheckType, MVT::i32,
/*38008*/         OPC_Scope, 22, /*->38032*/ // 2 children in Scope
/*38010*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38012*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38015*/           OPC_EmitInteger, MVT::i32, 14, 
/*38018*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38021*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38032*/         /*Scope*/ 22, /*->38055*/
/*38033*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38035*/           OPC_EmitInteger, MVT::i32, 14, 
/*38038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38044*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2ASRrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*38055*/         0, /*End of Scope*/
/*38056*/       0, /*End of Scope*/
/*38057*/     0, /*End of Scope*/
/*38058*/   /*SwitchOpcode*/ 110, TARGET_VAL(ARMISD::PIC_ADD),// ->38171
/*38061*/     OPC_Scope, 61, /*->38124*/ // 2 children in Scope
/*38063*/       OPC_MoveChild0,
/*38064*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*38067*/       OPC_RecordMemRef,
/*38068*/       OPC_RecordNode, // #0 = 'ld' chained node
/*38069*/       OPC_CheckFoldableChainNode,
/*38070*/       OPC_MoveChild1,
/*38071*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*38074*/       OPC_RecordChild0, // #1 = $addr
/*38075*/       OPC_MoveChild0,
/*38076*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*38079*/       OPC_MoveParent,
/*38080*/       OPC_MoveParent,
/*38081*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*38083*/       OPC_CheckPredicate, 52, // Predicate_load
/*38085*/       OPC_MoveParent,
/*38086*/       OPC_RecordChild1, // #2 = $cp
/*38087*/       OPC_MoveChild1,
/*38088*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38091*/       OPC_MoveParent,
/*38092*/       OPC_CheckType, MVT::i32,
/*38094*/       OPC_Scope, 13, /*->38109*/ // 2 children in Scope
/*38096*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38098*/         OPC_EmitMergeInputChains1_0,
/*38099*/         OPC_EmitConvertToTarget, 2,
/*38101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38109*/       /*Scope*/ 13, /*->38123*/
/*38110*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38112*/         OPC_EmitMergeInputChains1_0,
/*38113*/         OPC_EmitConvertToTarget, 2,
/*38115*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*38123*/       0, /*End of Scope*/
/*38124*/     /*Scope*/ 45, /*->38170*/
/*38125*/       OPC_RecordChild0, // #0 = $a
/*38126*/       OPC_RecordChild1, // #1 = $cp
/*38127*/       OPC_MoveChild1,
/*38128*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38131*/       OPC_MoveParent,
/*38132*/       OPC_CheckType, MVT::i32,
/*38134*/       OPC_Scope, 20, /*->38156*/ // 2 children in Scope
/*38136*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38138*/         OPC_EmitConvertToTarget, 1,
/*38140*/         OPC_EmitInteger, MVT::i32, 14, 
/*38143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38146*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::PICADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*38156*/       /*Scope*/ 12, /*->38169*/
/*38157*/         OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*38159*/         OPC_EmitConvertToTarget, 1,
/*38161*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tPICADD), 0,
                      MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*38169*/       0, /*End of Scope*/
/*38170*/     0, /*End of Scope*/
/*38171*/   /*SwitchOpcode*/ 61, TARGET_VAL(ARMISD::BCC_i64),// ->38235
/*38174*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*38175*/     OPC_RecordChild1, // #1 = $cc
/*38176*/     OPC_MoveChild1,
/*38177*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38180*/     OPC_MoveParent,
/*38181*/     OPC_RecordChild2, // #2 = $lhs1
/*38182*/     OPC_RecordChild3, // #3 = $lhs2
/*38183*/     OPC_Scope, 25, /*->38210*/ // 2 children in Scope
/*38185*/       OPC_CheckChild4Integer, 0, 
/*38187*/       OPC_MoveChild5,
/*38188*/       OPC_CheckInteger, 0, 
/*38190*/       OPC_MoveParent,
/*38191*/       OPC_RecordChild6, // #4 = $dst
/*38192*/       OPC_MoveChild6,
/*38193*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38196*/       OPC_MoveParent,
/*38197*/       OPC_EmitMergeInputChains1_0,
/*38198*/       OPC_EmitConvertToTarget, 1,
/*38200*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*38210*/     /*Scope*/ 23, /*->38234*/
/*38211*/       OPC_RecordChild4, // #4 = $rhs1
/*38212*/       OPC_RecordChild5, // #5 = $rhs2
/*38213*/       OPC_RecordChild6, // #6 = $dst
/*38214*/       OPC_MoveChild6,
/*38215*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*38218*/       OPC_MoveParent,
/*38219*/       OPC_EmitMergeInputChains1_0,
/*38220*/       OPC_EmitConvertToTarget, 1,
/*38222*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*38234*/     0, /*End of Scope*/
/*38235*/   /*SwitchOpcode*/ 15|128,18/*2319*/, TARGET_VAL(ISD::SUB),// ->40558
/*38239*/     OPC_Scope, 40|128,1/*168*/, /*->38410*/ // 7 children in Scope
/*38242*/       OPC_RecordChild0, // #0 = $Rn
/*38243*/       OPC_RecordChild1, // #1 = $shift
/*38244*/       OPC_CheckType, MVT::i32,
/*38246*/       OPC_Scope, 106, /*->38354*/ // 2 children in Scope
/*38248*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38250*/         OPC_Scope, 25, /*->38277*/ // 4 children in Scope
/*38252*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*38255*/           OPC_EmitInteger, MVT::i32, 14, 
/*38258*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38264*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38277*/         /*Scope*/ 25, /*->38303*/
/*38278*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*38281*/           OPC_EmitInteger, MVT::i32, 14, 
/*38284*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38290*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsr), 0,
                        MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*38303*/         /*Scope*/ 24, /*->38328*/
/*38304*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*38307*/           OPC_EmitInteger, MVT::i32, 14, 
/*38310*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38313*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38316*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38328*/         /*Scope*/ 24, /*->38353*/
/*38329*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*38332*/           OPC_EmitInteger, MVT::i32, 14, 
/*38335*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38341*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBrsi), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*38353*/         0, /*End of Scope*/
/*38354*/       /*Scope*/ 54, /*->38409*/
/*38355*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38357*/         OPC_Scope, 24, /*->38383*/ // 2 children in Scope
/*38359*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*38362*/           OPC_EmitInteger, MVT::i32, 14, 
/*38365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38371*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrs), 0,
                        MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38383*/         /*Scope*/ 24, /*->38408*/
/*38384*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*38387*/           OPC_EmitInteger, MVT::i32, 14, 
/*38390*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38396*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBrs), 0,
                        MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*38408*/         0, /*End of Scope*/
/*38409*/       0, /*End of Scope*/
/*38410*/     /*Scope*/ 26, /*->38437*/
/*38411*/       OPC_CheckChild0Integer, 0, 
/*38413*/       OPC_RecordChild1, // #0 = $Rn
/*38414*/       OPC_CheckType, MVT::i32,
/*38416*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38418*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38421*/       OPC_EmitInteger, MVT::i32, 14, 
/*38424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38427*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tRSB), 0,
                    MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*38437*/     /*Scope*/ 72|128,2/*328*/, /*->38767*/
/*38439*/       OPC_RecordChild0, // #0 = $Rn
/*38440*/       OPC_Scope, 34, /*->38476*/ // 6 children in Scope
/*38442*/         OPC_RecordChild1, // #1 = $imm
/*38443*/         OPC_MoveChild1,
/*38444*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38447*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38449*/         OPC_MoveParent,
/*38450*/         OPC_CheckType, MVT::i32,
/*38452*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38454*/         OPC_EmitConvertToTarget, 1,
/*38456*/         OPC_EmitInteger, MVT::i32, 14, 
/*38459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38465*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBri), 0,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38476*/       /*Scope*/ 34, /*->38511*/
/*38477*/         OPC_MoveChild0,
/*38478*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38481*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*38483*/         OPC_MoveParent,
/*38484*/         OPC_RecordChild1, // #1 = $Rn
/*38485*/         OPC_CheckType, MVT::i32,
/*38487*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38489*/         OPC_EmitConvertToTarget, 0,
/*38491*/         OPC_EmitInteger, MVT::i32, 14, 
/*38494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38500*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38511*/       /*Scope*/ 63, /*->38575*/
/*38512*/         OPC_RecordChild1, // #1 = $imm
/*38513*/         OPC_MoveChild1,
/*38514*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38517*/         OPC_Scope, 29, /*->38548*/ // 2 children in Scope
/*38519*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38521*/           OPC_MoveParent,
/*38522*/           OPC_CheckType, MVT::i32,
/*38524*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38526*/           OPC_EmitConvertToTarget, 1,
/*38528*/           OPC_EmitInteger, MVT::i32, 14, 
/*38531*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38534*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38537*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*38548*/         /*Scope*/ 25, /*->38574*/
/*38549*/           OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*38551*/           OPC_MoveParent,
/*38552*/           OPC_CheckType, MVT::i32,
/*38554*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38556*/           OPC_EmitConvertToTarget, 1,
/*38558*/           OPC_EmitInteger, MVT::i32, 14, 
/*38561*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38564*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBri12), 0,
                        MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38574*/         0, /*End of Scope*/
/*38575*/       /*Scope*/ 34, /*->38610*/
/*38576*/         OPC_MoveChild0,
/*38577*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38580*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*38582*/         OPC_MoveParent,
/*38583*/         OPC_RecordChild1, // #1 = $Rn
/*38584*/         OPC_CheckType, MVT::i32,
/*38586*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38588*/         OPC_EmitConvertToTarget, 0,
/*38590*/         OPC_EmitInteger, MVT::i32, 14, 
/*38593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38599*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RSBri), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38610*/       /*Scope*/ 80, /*->38691*/
/*38611*/         OPC_MoveChild1,
/*38612*/         OPC_SwitchOpcode /*2 cases */, 47, TARGET_VAL(ISD::MUL),// ->38663
/*38616*/           OPC_RecordChild0, // #1 = $Rn
/*38617*/           OPC_RecordChild1, // #2 = $Rm
/*38618*/           OPC_MoveParent,
/*38619*/           OPC_CheckType, MVT::i32,
/*38621*/           OPC_Scope, 19, /*->38642*/ // 2 children in Scope
/*38623*/             OPC_CheckPatternPredicate, 43, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps())
/*38625*/             OPC_EmitInteger, MVT::i32, 14, 
/*38628*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38631*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::MLS), 0,
                          MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38642*/           /*Scope*/ 19, /*->38662*/
/*38643*/             OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*38645*/             OPC_EmitInteger, MVT::i32, 14, 
/*38648*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38651*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MLS), 0,
                          MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38662*/           0, /*End of Scope*/
/*38663*/         /*SwitchOpcode*/ 24, TARGET_VAL(ISD::MULHS),// ->38690
/*38666*/           OPC_RecordChild0, // #1 = $Rn
/*38667*/           OPC_RecordChild1, // #2 = $Rm
/*38668*/           OPC_MoveParent,
/*38669*/           OPC_CheckType, MVT::i32,
/*38671*/           OPC_CheckPatternPredicate, 3, // (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*38673*/           OPC_EmitInteger, MVT::i32, 14, 
/*38676*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38679*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMLS), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38690*/         0, // EndSwitchOpcode
/*38691*/       /*Scope*/ 74, /*->38766*/
/*38692*/         OPC_RecordChild1, // #1 = $Rm
/*38693*/         OPC_CheckType, MVT::i32,
/*38695*/         OPC_Scope, 22, /*->38719*/ // 3 children in Scope
/*38697*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38699*/           OPC_EmitInteger, MVT::i32, 14, 
/*38702*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38705*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38708*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38719*/         /*Scope*/ 22, /*->38742*/
/*38720*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38722*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38725*/           OPC_EmitInteger, MVT::i32, 14, 
/*38728*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38731*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38742*/         /*Scope*/ 22, /*->38765*/
/*38743*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38745*/           OPC_EmitInteger, MVT::i32, 14, 
/*38748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38751*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38754*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*38765*/         0, /*End of Scope*/
/*38766*/       0, /*End of Scope*/
/*38767*/     /*Scope*/ 55|128,1/*183*/, /*->38952*/
/*38769*/       OPC_MoveChild0,
/*38770*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*38773*/       OPC_MoveChild0,
/*38774*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*38777*/       OPC_MoveChild0,
/*38778*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*38781*/       OPC_MoveParent,
/*38782*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*38784*/       OPC_SwitchType /*2 cases */, 81, MVT::v2i32,// ->38868
/*38787*/         OPC_MoveParent,
/*38788*/         OPC_MoveParent,
/*38789*/         OPC_RecordChild1, // #0 = $Vm
/*38790*/         OPC_SwitchType /*2 cases */, 36, MVT::v8i8,// ->38829
/*38793*/           OPC_Scope, 17, /*->38812*/ // 2 children in Scope
/*38795*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38797*/             OPC_EmitInteger, MVT::i32, 14, 
/*38800*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38803*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*38812*/           /*Scope*/ 15, /*->38828*/
/*38813*/             OPC_EmitInteger, MVT::i32, 14, 
/*38816*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38819*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8d), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*38828*/           0, /*End of Scope*/
/*38829*/         /*SwitchType*/ 36, MVT::v4i16,// ->38867
/*38831*/           OPC_Scope, 17, /*->38850*/ // 2 children in Scope
/*38833*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38835*/             OPC_EmitInteger, MVT::i32, 14, 
/*38838*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38841*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*38850*/           /*Scope*/ 15, /*->38866*/
/*38851*/             OPC_EmitInteger, MVT::i32, 14, 
/*38854*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38857*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16d), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*38866*/           0, /*End of Scope*/
/*38867*/         0, // EndSwitchType
/*38868*/       /*SwitchType*/ 81, MVT::v4i32,// ->38951
/*38870*/         OPC_MoveParent,
/*38871*/         OPC_MoveParent,
/*38872*/         OPC_RecordChild1, // #0 = $Vm
/*38873*/         OPC_SwitchType /*2 cases */, 36, MVT::v16i8,// ->38912
/*38876*/           OPC_Scope, 17, /*->38895*/ // 2 children in Scope
/*38878*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38880*/             OPC_EmitInteger, MVT::i32, 14, 
/*38883*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38886*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*38895*/           /*Scope*/ 15, /*->38911*/
/*38896*/             OPC_EmitInteger, MVT::i32, 14, 
/*38899*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38902*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs8q), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*38911*/           0, /*End of Scope*/
/*38912*/         /*SwitchType*/ 36, MVT::v8i16,// ->38950
/*38914*/           OPC_Scope, 17, /*->38933*/ // 2 children in Scope
/*38916*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38918*/             OPC_EmitInteger, MVT::i32, 14, 
/*38921*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38924*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*38933*/           /*Scope*/ 15, /*->38949*/
/*38934*/             OPC_EmitInteger, MVT::i32, 14, 
/*38937*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38940*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs16q), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*38949*/           0, /*End of Scope*/
/*38950*/         0, // EndSwitchType
/*38951*/       0, // EndSwitchType
/*38952*/     /*Scope*/ 30|128,5/*670*/, /*->39624*/
/*38954*/       OPC_RecordChild0, // #0 = $src1
/*38955*/       OPC_MoveChild1,
/*38956*/       OPC_SwitchOpcode /*3 cases */, 98|128,3/*482*/, TARGET_VAL(ISD::MUL),// ->39443
/*38961*/         OPC_Scope, 2|128,1/*130*/, /*->39094*/ // 4 children in Scope
/*38964*/           OPC_RecordChild0, // #1 = $Vn
/*38965*/           OPC_MoveChild1,
/*38966*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*38969*/           OPC_RecordChild0, // #2 = $Vm
/*38970*/           OPC_Scope, 60, /*->39032*/ // 2 children in Scope
/*38972*/             OPC_CheckChild0Type, MVT::v4i16,
/*38974*/             OPC_RecordChild1, // #3 = $lane
/*38975*/             OPC_MoveChild1,
/*38976*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38979*/             OPC_MoveParent,
/*38980*/             OPC_MoveParent,
/*38981*/             OPC_MoveParent,
/*38982*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->39007
/*38985*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*38987*/               OPC_EmitConvertToTarget, 3,
/*38989*/               OPC_EmitInteger, MVT::i32, 14, 
/*38992*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38995*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39007*/             /*SwitchType*/ 22, MVT::v8i16,// ->39031
/*39009*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39011*/               OPC_EmitConvertToTarget, 3,
/*39013*/               OPC_EmitInteger, MVT::i32, 14, 
/*39016*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39019*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39031*/             0, // EndSwitchType
/*39032*/           /*Scope*/ 60, /*->39093*/
/*39033*/             OPC_CheckChild0Type, MVT::v2i32,
/*39035*/             OPC_RecordChild1, // #3 = $lane
/*39036*/             OPC_MoveChild1,
/*39037*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39040*/             OPC_MoveParent,
/*39041*/             OPC_MoveParent,
/*39042*/             OPC_MoveParent,
/*39043*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39068
/*39046*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39048*/               OPC_EmitConvertToTarget, 3,
/*39050*/               OPC_EmitInteger, MVT::i32, 14, 
/*39053*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39056*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39068*/             /*SwitchType*/ 22, MVT::v4i32,// ->39092
/*39070*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39072*/               OPC_EmitConvertToTarget, 3,
/*39074*/               OPC_EmitInteger, MVT::i32, 14, 
/*39077*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39080*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39092*/             0, // EndSwitchType
/*39093*/           0, /*End of Scope*/
/*39094*/         /*Scope*/ 3|128,1/*131*/, /*->39227*/
/*39096*/           OPC_MoveChild0,
/*39097*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39100*/           OPC_RecordChild0, // #1 = $Vm
/*39101*/           OPC_Scope, 61, /*->39164*/ // 2 children in Scope
/*39103*/             OPC_CheckChild0Type, MVT::v4i16,
/*39105*/             OPC_RecordChild1, // #2 = $lane
/*39106*/             OPC_MoveChild1,
/*39107*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39110*/             OPC_MoveParent,
/*39111*/             OPC_MoveParent,
/*39112*/             OPC_RecordChild1, // #3 = $Vn
/*39113*/             OPC_MoveParent,
/*39114*/             OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->39139
/*39117*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39119*/               OPC_EmitConvertToTarget, 2,
/*39121*/               OPC_EmitInteger, MVT::i32, 14, 
/*39124*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39127*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39139*/             /*SwitchType*/ 22, MVT::v8i16,// ->39163
/*39141*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39143*/               OPC_EmitConvertToTarget, 2,
/*39145*/               OPC_EmitInteger, MVT::i32, 14, 
/*39148*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39151*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39163*/             0, // EndSwitchType
/*39164*/           /*Scope*/ 61, /*->39226*/
/*39165*/             OPC_CheckChild0Type, MVT::v2i32,
/*39167*/             OPC_RecordChild1, // #2 = $lane
/*39168*/             OPC_MoveChild1,
/*39169*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39172*/             OPC_MoveParent,
/*39173*/             OPC_MoveParent,
/*39174*/             OPC_RecordChild1, // #3 = $Vn
/*39175*/             OPC_MoveParent,
/*39176*/             OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->39201
/*39179*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39181*/               OPC_EmitConvertToTarget, 2,
/*39183*/               OPC_EmitInteger, MVT::i32, 14, 
/*39186*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39189*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39201*/             /*SwitchType*/ 22, MVT::v4i32,// ->39225
/*39203*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39205*/               OPC_EmitConvertToTarget, 2,
/*39207*/               OPC_EmitInteger, MVT::i32, 14, 
/*39210*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39213*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39225*/             0, // EndSwitchType
/*39226*/           0, /*End of Scope*/
/*39227*/         /*Scope*/ 106, /*->39334*/
/*39228*/           OPC_RecordChild0, // #1 = $src2
/*39229*/           OPC_MoveChild1,
/*39230*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39233*/           OPC_RecordChild0, // #2 = $src3
/*39234*/           OPC_Scope, 48, /*->39284*/ // 2 children in Scope
/*39236*/             OPC_CheckChild0Type, MVT::v8i16,
/*39238*/             OPC_RecordChild1, // #3 = $lane
/*39239*/             OPC_MoveChild1,
/*39240*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39243*/             OPC_MoveParent,
/*39244*/             OPC_MoveParent,
/*39245*/             OPC_MoveParent,
/*39246*/             OPC_CheckType, MVT::v8i16,
/*39248*/             OPC_EmitConvertToTarget, 3,
/*39250*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39253*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*39261*/             OPC_EmitConvertToTarget, 3,
/*39263*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39266*/             OPC_EmitInteger, MVT::i32, 14, 
/*39269*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39272*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39284*/           /*Scope*/ 48, /*->39333*/
/*39285*/             OPC_CheckChild0Type, MVT::v4i32,
/*39287*/             OPC_RecordChild1, // #3 = $lane
/*39288*/             OPC_MoveChild1,
/*39289*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39292*/             OPC_MoveParent,
/*39293*/             OPC_MoveParent,
/*39294*/             OPC_MoveParent,
/*39295*/             OPC_CheckType, MVT::v4i32,
/*39297*/             OPC_EmitConvertToTarget, 3,
/*39299*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39302*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*39310*/             OPC_EmitConvertToTarget, 3,
/*39312*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39315*/             OPC_EmitInteger, MVT::i32, 14, 
/*39318*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39321*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39333*/           0, /*End of Scope*/
/*39334*/         /*Scope*/ 107, /*->39442*/
/*39335*/           OPC_MoveChild0,
/*39336*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39339*/           OPC_RecordChild0, // #1 = $src3
/*39340*/           OPC_Scope, 49, /*->39391*/ // 2 children in Scope
/*39342*/             OPC_CheckChild0Type, MVT::v8i16,
/*39344*/             OPC_RecordChild1, // #2 = $lane
/*39345*/             OPC_MoveChild1,
/*39346*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39349*/             OPC_MoveParent,
/*39350*/             OPC_MoveParent,
/*39351*/             OPC_RecordChild1, // #3 = $src2
/*39352*/             OPC_MoveParent,
/*39353*/             OPC_CheckType, MVT::v8i16,
/*39355*/             OPC_EmitConvertToTarget, 2,
/*39357*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*39360*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*39368*/             OPC_EmitConvertToTarget, 2,
/*39370*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*39373*/             OPC_EmitInteger, MVT::i32, 14, 
/*39376*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39379*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*39391*/           /*Scope*/ 49, /*->39441*/
/*39392*/             OPC_CheckChild0Type, MVT::v4i32,
/*39394*/             OPC_RecordChild1, // #2 = $lane
/*39395*/             OPC_MoveChild1,
/*39396*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39399*/             OPC_MoveParent,
/*39400*/             OPC_MoveParent,
/*39401*/             OPC_RecordChild1, // #3 = $src2
/*39402*/             OPC_MoveParent,
/*39403*/             OPC_CheckType, MVT::v4i32,
/*39405*/             OPC_EmitConvertToTarget, 2,
/*39407*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*39410*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*39418*/             OPC_EmitConvertToTarget, 2,
/*39420*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*39423*/             OPC_EmitInteger, MVT::i32, 14, 
/*39426*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39429*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*39441*/           0, /*End of Scope*/
/*39442*/         0, /*End of Scope*/
/*39443*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->39533
/*39446*/         OPC_RecordChild0, // #1 = $Vn
/*39447*/         OPC_Scope, 41, /*->39490*/ // 2 children in Scope
/*39449*/           OPC_CheckChild0Type, MVT::v4i16,
/*39451*/           OPC_MoveChild1,
/*39452*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39455*/           OPC_RecordChild0, // #2 = $Vm
/*39456*/           OPC_CheckChild0Type, MVT::v4i16,
/*39458*/           OPC_RecordChild1, // #3 = $lane
/*39459*/           OPC_MoveChild1,
/*39460*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39463*/           OPC_MoveParent,
/*39464*/           OPC_MoveParent,
/*39465*/           OPC_MoveParent,
/*39466*/           OPC_CheckType, MVT::v4i32,
/*39468*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39470*/           OPC_EmitConvertToTarget, 3,
/*39472*/           OPC_EmitInteger, MVT::i32, 14, 
/*39475*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39478*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39490*/         /*Scope*/ 41, /*->39532*/
/*39491*/           OPC_CheckChild0Type, MVT::v2i32,
/*39493*/           OPC_MoveChild1,
/*39494*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39497*/           OPC_RecordChild0, // #2 = $Vm
/*39498*/           OPC_CheckChild0Type, MVT::v2i32,
/*39500*/           OPC_RecordChild1, // #3 = $lane
/*39501*/           OPC_MoveChild1,
/*39502*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39505*/           OPC_MoveParent,
/*39506*/           OPC_MoveParent,
/*39507*/           OPC_MoveParent,
/*39508*/           OPC_CheckType, MVT::v2i64,
/*39510*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39512*/           OPC_EmitConvertToTarget, 3,
/*39514*/           OPC_EmitInteger, MVT::i32, 14, 
/*39517*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39520*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39532*/         0, /*End of Scope*/
/*39533*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->39623
/*39536*/         OPC_RecordChild0, // #1 = $Vn
/*39537*/         OPC_Scope, 41, /*->39580*/ // 2 children in Scope
/*39539*/           OPC_CheckChild0Type, MVT::v4i16,
/*39541*/           OPC_MoveChild1,
/*39542*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39545*/           OPC_RecordChild0, // #2 = $Vm
/*39546*/           OPC_CheckChild0Type, MVT::v4i16,
/*39548*/           OPC_RecordChild1, // #3 = $lane
/*39549*/           OPC_MoveChild1,
/*39550*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39553*/           OPC_MoveParent,
/*39554*/           OPC_MoveParent,
/*39555*/           OPC_MoveParent,
/*39556*/           OPC_CheckType, MVT::v4i32,
/*39558*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39560*/           OPC_EmitConvertToTarget, 3,
/*39562*/           OPC_EmitInteger, MVT::i32, 14, 
/*39565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39568*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*39580*/         /*Scope*/ 41, /*->39622*/
/*39581*/           OPC_CheckChild0Type, MVT::v2i32,
/*39583*/           OPC_MoveChild1,
/*39584*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*39587*/           OPC_RecordChild0, // #2 = $Vm
/*39588*/           OPC_CheckChild0Type, MVT::v2i32,
/*39590*/           OPC_RecordChild1, // #3 = $lane
/*39591*/           OPC_MoveChild1,
/*39592*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39595*/           OPC_MoveParent,
/*39596*/           OPC_MoveParent,
/*39597*/           OPC_MoveParent,
/*39598*/           OPC_CheckType, MVT::v2i64,
/*39600*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39602*/           OPC_EmitConvertToTarget, 3,
/*39604*/           OPC_EmitInteger, MVT::i32, 14, 
/*39607*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39610*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*39622*/         0, /*End of Scope*/
/*39623*/       0, // EndSwitchOpcode
/*39624*/     /*Scope*/ 41|128,2/*297*/, /*->39923*/
/*39626*/       OPC_MoveChild0,
/*39627*/       OPC_SwitchOpcode /*3 cases */, 87, TARGET_VAL(ARMISD::VMOVIMM),// ->39718
/*39631*/         OPC_MoveChild0,
/*39632*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*39635*/         OPC_MoveParent,
/*39636*/         OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*39638*/         OPC_MoveParent,
/*39639*/         OPC_RecordChild1, // #0 = $Vm
/*39640*/         OPC_SwitchType /*2 cases */, 36, MVT::v2i32,// ->39679
/*39643*/           OPC_Scope, 17, /*->39662*/ // 2 children in Scope
/*39645*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39647*/             OPC_EmitInteger, MVT::i32, 14, 
/*39650*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39653*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*39662*/           /*Scope*/ 15, /*->39678*/
/*39663*/             OPC_EmitInteger, MVT::i32, 14, 
/*39666*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39669*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32d), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*39678*/           0, /*End of Scope*/
/*39679*/         /*SwitchType*/ 36, MVT::v4i32,// ->39717
/*39681*/           OPC_Scope, 17, /*->39700*/ // 2 children in Scope
/*39683*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39685*/             OPC_EmitInteger, MVT::i32, 14, 
/*39688*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39691*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*39700*/           /*Scope*/ 15, /*->39716*/
/*39701*/             OPC_EmitInteger, MVT::i32, 14, 
/*39704*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39707*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGs32q), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*39716*/           0, /*End of Scope*/
/*39717*/         0, // EndSwitchType
/*39718*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::SIGN_EXTEND),// ->39820
/*39721*/         OPC_RecordChild0, // #0 = $Vn
/*39722*/         OPC_Scope, 31, /*->39755*/ // 3 children in Scope
/*39724*/           OPC_CheckChild0Type, MVT::v8i8,
/*39726*/           OPC_MoveParent,
/*39727*/           OPC_MoveChild1,
/*39728*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39731*/           OPC_RecordChild0, // #1 = $Vm
/*39732*/           OPC_CheckChild0Type, MVT::v8i8,
/*39734*/           OPC_MoveParent,
/*39735*/           OPC_CheckType, MVT::v8i16,
/*39737*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39739*/           OPC_EmitInteger, MVT::i32, 14, 
/*39742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39745*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39755*/         /*Scope*/ 31, /*->39787*/
/*39756*/           OPC_CheckChild0Type, MVT::v4i16,
/*39758*/           OPC_MoveParent,
/*39759*/           OPC_MoveChild1,
/*39760*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39763*/           OPC_RecordChild0, // #1 = $Vm
/*39764*/           OPC_CheckChild0Type, MVT::v4i16,
/*39766*/           OPC_MoveParent,
/*39767*/           OPC_CheckType, MVT::v4i32,
/*39769*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39771*/           OPC_EmitInteger, MVT::i32, 14, 
/*39774*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39777*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39787*/         /*Scope*/ 31, /*->39819*/
/*39788*/           OPC_CheckChild0Type, MVT::v2i32,
/*39790*/           OPC_MoveParent,
/*39791*/           OPC_MoveChild1,
/*39792*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*39795*/           OPC_RecordChild0, // #1 = $Vm
/*39796*/           OPC_CheckChild0Type, MVT::v2i32,
/*39798*/           OPC_MoveParent,
/*39799*/           OPC_CheckType, MVT::v2i64,
/*39801*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39803*/           OPC_EmitInteger, MVT::i32, 14, 
/*39806*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39809*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39819*/         0, /*End of Scope*/
/*39820*/       /*SwitchOpcode*/ 99, TARGET_VAL(ISD::ZERO_EXTEND),// ->39922
/*39823*/         OPC_RecordChild0, // #0 = $Vn
/*39824*/         OPC_Scope, 31, /*->39857*/ // 3 children in Scope
/*39826*/           OPC_CheckChild0Type, MVT::v8i8,
/*39828*/           OPC_MoveParent,
/*39829*/           OPC_MoveChild1,
/*39830*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39833*/           OPC_RecordChild0, // #1 = $Vm
/*39834*/           OPC_CheckChild0Type, MVT::v8i8,
/*39836*/           OPC_MoveParent,
/*39837*/           OPC_CheckType, MVT::v8i16,
/*39839*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39841*/           OPC_EmitInteger, MVT::i32, 14, 
/*39844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39847*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39857*/         /*Scope*/ 31, /*->39889*/
/*39858*/           OPC_CheckChild0Type, MVT::v4i16,
/*39860*/           OPC_MoveParent,
/*39861*/           OPC_MoveChild1,
/*39862*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39865*/           OPC_RecordChild0, // #1 = $Vm
/*39866*/           OPC_CheckChild0Type, MVT::v4i16,
/*39868*/           OPC_MoveParent,
/*39869*/           OPC_CheckType, MVT::v4i32,
/*39871*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39873*/           OPC_EmitInteger, MVT::i32, 14, 
/*39876*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39879*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39889*/         /*Scope*/ 31, /*->39921*/
/*39890*/           OPC_CheckChild0Type, MVT::v2i32,
/*39892*/           OPC_MoveParent,
/*39893*/           OPC_MoveChild1,
/*39894*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*39897*/           OPC_RecordChild0, // #1 = $Vm
/*39898*/           OPC_CheckChild0Type, MVT::v2i32,
/*39900*/           OPC_MoveParent,
/*39901*/           OPC_CheckType, MVT::v2i64,
/*39903*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39905*/           OPC_EmitInteger, MVT::i32, 14, 
/*39908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39911*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*39921*/         0, /*End of Scope*/
/*39922*/       0, // EndSwitchOpcode
/*39923*/     /*Scope*/ 120|128,4/*632*/, /*->40557*/
/*39925*/       OPC_RecordChild0, // #0 = $src1
/*39926*/       OPC_Scope, 78|128,3/*462*/, /*->40391*/ // 2 children in Scope
/*39929*/         OPC_MoveChild1,
/*39930*/         OPC_SwitchOpcode /*5 cases */, 3|128,1/*131*/, TARGET_VAL(ISD::MUL),// ->40066
/*39935*/           OPC_RecordChild0, // #1 = $Vn
/*39936*/           OPC_RecordChild1, // #2 = $Vm
/*39937*/           OPC_MoveParent,
/*39938*/           OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->39960
/*39941*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39943*/             OPC_EmitInteger, MVT::i32, 14, 
/*39946*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39949*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i8), 0,
                          MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*39960*/           /*SwitchType*/ 19, MVT::v4i16,// ->39981
/*39962*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39964*/             OPC_EmitInteger, MVT::i32, 14, 
/*39967*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39970*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*39981*/           /*SwitchType*/ 19, MVT::v2i32,// ->40002
/*39983*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*39985*/             OPC_EmitInteger, MVT::i32, 14, 
/*39988*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39991*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40002*/           /*SwitchType*/ 19, MVT::v16i8,// ->40023
/*40004*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40006*/             OPC_EmitInteger, MVT::i32, 14, 
/*40009*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40012*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv16i8), 0,
                          MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40023*/           /*SwitchType*/ 19, MVT::v8i16,// ->40044
/*40025*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40027*/             OPC_EmitInteger, MVT::i32, 14, 
/*40030*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40033*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40044*/           /*SwitchType*/ 19, MVT::v4i32,// ->40065
/*40046*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40048*/             OPC_EmitInteger, MVT::i32, 14, 
/*40051*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40054*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40065*/           0, // EndSwitchType
/*40066*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLs),// ->40150
/*40069*/           OPC_RecordChild0, // #1 = $Vn
/*40070*/           OPC_Scope, 25, /*->40097*/ // 3 children in Scope
/*40072*/             OPC_CheckChild0Type, MVT::v8i8,
/*40074*/             OPC_RecordChild1, // #2 = $Vm
/*40075*/             OPC_MoveParent,
/*40076*/             OPC_CheckType, MVT::v8i16,
/*40078*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40080*/             OPC_EmitInteger, MVT::i32, 14, 
/*40083*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40086*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40097*/           /*Scope*/ 25, /*->40123*/
/*40098*/             OPC_CheckChild0Type, MVT::v4i16,
/*40100*/             OPC_RecordChild1, // #2 = $Vm
/*40101*/             OPC_MoveParent,
/*40102*/             OPC_CheckType, MVT::v4i32,
/*40104*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40106*/             OPC_EmitInteger, MVT::i32, 14, 
/*40109*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40112*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40123*/           /*Scope*/ 25, /*->40149*/
/*40124*/             OPC_CheckChild0Type, MVT::v2i32,
/*40126*/             OPC_RecordChild1, // #2 = $Vm
/*40127*/             OPC_MoveParent,
/*40128*/             OPC_CheckType, MVT::v2i64,
/*40130*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40132*/             OPC_EmitInteger, MVT::i32, 14, 
/*40135*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40138*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40149*/           0, /*End of Scope*/
/*40150*/         /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::VMULLu),// ->40234
/*40153*/           OPC_RecordChild0, // #1 = $Vn
/*40154*/           OPC_Scope, 25, /*->40181*/ // 3 children in Scope
/*40156*/             OPC_CheckChild0Type, MVT::v8i8,
/*40158*/             OPC_RecordChild1, // #2 = $Vm
/*40159*/             OPC_MoveParent,
/*40160*/             OPC_CheckType, MVT::v8i16,
/*40162*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40164*/             OPC_EmitInteger, MVT::i32, 14, 
/*40167*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40170*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40181*/           /*Scope*/ 25, /*->40207*/
/*40182*/             OPC_CheckChild0Type, MVT::v4i16,
/*40184*/             OPC_RecordChild1, // #2 = $Vm
/*40185*/             OPC_MoveParent,
/*40186*/             OPC_CheckType, MVT::v4i32,
/*40188*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40190*/             OPC_EmitInteger, MVT::i32, 14, 
/*40193*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40196*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40207*/           /*Scope*/ 25, /*->40233*/
/*40208*/             OPC_CheckChild0Type, MVT::v2i32,
/*40210*/             OPC_RecordChild1, // #2 = $Vm
/*40211*/             OPC_MoveParent,
/*40212*/             OPC_CheckType, MVT::v2i64,
/*40214*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40216*/             OPC_EmitInteger, MVT::i32, 14, 
/*40219*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40222*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40233*/           0, /*End of Scope*/
/*40234*/         /*SwitchOpcode*/ 75, TARGET_VAL(ISD::SIGN_EXTEND),// ->40312
/*40237*/           OPC_RecordChild0, // #1 = $Vm
/*40238*/           OPC_Scope, 23, /*->40263*/ // 3 children in Scope
/*40240*/             OPC_CheckChild0Type, MVT::v8i8,
/*40242*/             OPC_MoveParent,
/*40243*/             OPC_CheckType, MVT::v8i16,
/*40245*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40247*/             OPC_EmitInteger, MVT::i32, 14, 
/*40250*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40253*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40263*/           /*Scope*/ 23, /*->40287*/
/*40264*/             OPC_CheckChild0Type, MVT::v4i16,
/*40266*/             OPC_MoveParent,
/*40267*/             OPC_CheckType, MVT::v4i32,
/*40269*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40271*/             OPC_EmitInteger, MVT::i32, 14, 
/*40274*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40277*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40287*/           /*Scope*/ 23, /*->40311*/
/*40288*/             OPC_CheckChild0Type, MVT::v2i32,
/*40290*/             OPC_MoveParent,
/*40291*/             OPC_CheckType, MVT::v2i64,
/*40293*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40295*/             OPC_EmitInteger, MVT::i32, 14, 
/*40298*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40301*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40311*/           0, /*End of Scope*/
/*40312*/         /*SwitchOpcode*/ 75, TARGET_VAL(ISD::ZERO_EXTEND),// ->40390
/*40315*/           OPC_RecordChild0, // #1 = $Vm
/*40316*/           OPC_Scope, 23, /*->40341*/ // 3 children in Scope
/*40318*/             OPC_CheckChild0Type, MVT::v8i8,
/*40320*/             OPC_MoveParent,
/*40321*/             OPC_CheckType, MVT::v8i16,
/*40323*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40325*/             OPC_EmitInteger, MVT::i32, 14, 
/*40328*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40331*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*40341*/           /*Scope*/ 23, /*->40365*/
/*40342*/             OPC_CheckChild0Type, MVT::v4i16,
/*40344*/             OPC_MoveParent,
/*40345*/             OPC_CheckType, MVT::v4i32,
/*40347*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40349*/             OPC_EmitInteger, MVT::i32, 14, 
/*40352*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40355*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*40365*/           /*Scope*/ 23, /*->40389*/
/*40366*/             OPC_CheckChild0Type, MVT::v2i32,
/*40368*/             OPC_MoveParent,
/*40369*/             OPC_CheckType, MVT::v2i64,
/*40371*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40373*/             OPC_EmitInteger, MVT::i32, 14, 
/*40376*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40379*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*40389*/           0, /*End of Scope*/
/*40390*/         0, // EndSwitchOpcode
/*40391*/       /*Scope*/ 35|128,1/*163*/, /*->40556*/
/*40393*/         OPC_RecordChild1, // #1 = $Vm
/*40394*/         OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->40415
/*40397*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40399*/           OPC_EmitInteger, MVT::i32, 14, 
/*40402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40405*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*40415*/         /*SwitchType*/ 18, MVT::v4i16,// ->40435
/*40417*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40419*/           OPC_EmitInteger, MVT::i32, 14, 
/*40422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40425*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*40435*/         /*SwitchType*/ 18, MVT::v2i32,// ->40455
/*40437*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40439*/           OPC_EmitInteger, MVT::i32, 14, 
/*40442*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40445*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*40455*/         /*SwitchType*/ 18, MVT::v16i8,// ->40475
/*40457*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40459*/           OPC_EmitInteger, MVT::i32, 14, 
/*40462*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40465*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*40475*/         /*SwitchType*/ 18, MVT::v8i16,// ->40495
/*40477*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40479*/           OPC_EmitInteger, MVT::i32, 14, 
/*40482*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40485*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*40495*/         /*SwitchType*/ 18, MVT::v4i32,// ->40515
/*40497*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40499*/           OPC_EmitInteger, MVT::i32, 14, 
/*40502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40505*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*40515*/         /*SwitchType*/ 18, MVT::v1i64,// ->40535
/*40517*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40519*/           OPC_EmitInteger, MVT::i32, 14, 
/*40522*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40525*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*40535*/         /*SwitchType*/ 18, MVT::v2i64,// ->40555
/*40537*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40539*/           OPC_EmitInteger, MVT::i32, 14, 
/*40542*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40545*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*40555*/         0, // EndSwitchType
/*40556*/       0, /*End of Scope*/
/*40557*/     0, /*End of Scope*/
/*40558*/   /*SwitchOpcode*/ 71|128,3/*455*/, TARGET_VAL(ARMISD::ADDC),// ->41017
/*40562*/     OPC_RecordChild0, // #0 = $Rn
/*40563*/     OPC_RecordChild1, // #1 = $shift
/*40564*/     OPC_Scope, 21|128,1/*149*/, /*->40716*/ // 3 children in Scope
/*40567*/       OPC_CheckType, MVT::i32,
/*40569*/       OPC_Scope, 72, /*->40643*/ // 4 children in Scope
/*40571*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40573*/         OPC_Scope, 22, /*->40597*/ // 3 children in Scope
/*40575*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*40578*/           OPC_EmitInteger, MVT::i32, 14, 
/*40581*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40584*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40597*/         /*Scope*/ 22, /*->40620*/
/*40598*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*40601*/           OPC_EmitInteger, MVT::i32, 14, 
/*40604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40607*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsr), 0,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*40620*/         /*Scope*/ 21, /*->40642*/
/*40621*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*40624*/           OPC_EmitInteger, MVT::i32, 14, 
/*40627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40630*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40642*/         0, /*End of Scope*/
/*40643*/       /*Scope*/ 23, /*->40667*/
/*40644*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40646*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*40649*/         OPC_EmitInteger, MVT::i32, 14, 
/*40652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40655*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40667*/       /*Scope*/ 23, /*->40691*/
/*40668*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40670*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*40673*/         OPC_EmitInteger, MVT::i32, 14, 
/*40676*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40679*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrsi), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*40691*/       /*Scope*/ 23, /*->40715*/
/*40692*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40694*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*40697*/         OPC_EmitInteger, MVT::i32, 14, 
/*40700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40703*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrs), 0,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40715*/       0, /*End of Scope*/
/*40716*/     /*Scope*/ 110|128,1/*238*/, /*->40956*/
/*40718*/       OPC_MoveChild1,
/*40719*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40722*/       OPC_Scope, 29, /*->40753*/ // 6 children in Scope
/*40724*/         OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*40726*/         OPC_MoveParent,
/*40727*/         OPC_CheckType, MVT::i32,
/*40729*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40731*/         OPC_EmitConvertToTarget, 1,
/*40733*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40736*/         OPC_EmitInteger, MVT::i32, 14, 
/*40739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40742*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*40753*/       /*Scope*/ 26, /*->40780*/
/*40754*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*40756*/         OPC_MoveParent,
/*40757*/         OPC_CheckType, MVT::i32,
/*40759*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40761*/         OPC_EmitConvertToTarget, 1,
/*40763*/         OPC_EmitInteger, MVT::i32, 14, 
/*40766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40769*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40780*/       /*Scope*/ 29, /*->40810*/
/*40781*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*40783*/         OPC_MoveParent,
/*40784*/         OPC_CheckType, MVT::i32,
/*40786*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40788*/         OPC_EmitConvertToTarget, 1,
/*40790*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40793*/         OPC_EmitInteger, MVT::i32, 14, 
/*40796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40799*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*40810*/       /*Scope*/ 26, /*->40837*/
/*40811*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*40813*/         OPC_MoveParent,
/*40814*/         OPC_CheckType, MVT::i32,
/*40816*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40818*/         OPC_EmitConvertToTarget, 1,
/*40820*/         OPC_EmitInteger, MVT::i32, 14, 
/*40823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40826*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*40837*/       /*Scope*/ 29, /*->40867*/
/*40838*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*40840*/         OPC_MoveParent,
/*40841*/         OPC_CheckType, MVT::i32,
/*40843*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40845*/         OPC_EmitConvertToTarget, 1,
/*40847*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*40850*/         OPC_EmitInteger, MVT::i32, 14, 
/*40853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40856*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*40867*/       /*Scope*/ 87, /*->40955*/
/*40868*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*40870*/         OPC_MoveParent,
/*40871*/         OPC_CheckType, MVT::i32,
/*40873*/         OPC_Scope, 39, /*->40914*/ // 2 children in Scope
/*40875*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*40877*/           OPC_EmitConvertToTarget, 1,
/*40879*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40882*/           OPC_EmitInteger, MVT::i32, 14, 
/*40885*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40888*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*40897*/           OPC_EmitInteger, MVT::i32, 14, 
/*40900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40903*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*40914*/         /*Scope*/ 39, /*->40954*/
/*40915*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40917*/           OPC_EmitConvertToTarget, 1,
/*40919*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*40922*/           OPC_EmitInteger, MVT::i32, 14, 
/*40925*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40928*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*40937*/           OPC_EmitInteger, MVT::i32, 14, 
/*40940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40943*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*40954*/         0, /*End of Scope*/
/*40955*/       0, /*End of Scope*/
/*40956*/     /*Scope*/ 59, /*->41016*/
/*40957*/       OPC_CheckType, MVT::i32,
/*40959*/       OPC_Scope, 19, /*->40980*/ // 2 children in Scope
/*40961*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40963*/         OPC_EmitInteger, MVT::i32, 14, 
/*40966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40969*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADDSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40980*/       /*Scope*/ 34, /*->41015*/
/*40981*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40983*/         OPC_EmitInteger, MVT::i32, 14, 
/*40986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40989*/         OPC_Scope, 11, /*->41002*/ // 2 children in Scope
/*40991*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41002*/         /*Scope*/ 11, /*->41014*/
/*41003*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADDSrr), 0,
                        MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41014*/         0, /*End of Scope*/
/*41015*/       0, /*End of Scope*/
/*41016*/     0, /*End of Scope*/
/*41017*/   /*SwitchOpcode*/ 75|128,2/*331*/, TARGET_VAL(ARMISD::SUBC),// ->41352
/*41021*/     OPC_RecordChild0, // #0 = $Rn
/*41022*/     OPC_Scope, 56|128,1/*184*/, /*->41209*/ // 5 children in Scope
/*41025*/       OPC_RecordChild1, // #1 = $shift
/*41026*/       OPC_Scope, 20|128,1/*148*/, /*->41177*/ // 2 children in Scope
/*41029*/         OPC_CheckType, MVT::i32,
/*41031*/         OPC_Scope, 94, /*->41127*/ // 2 children in Scope
/*41033*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41035*/           OPC_Scope, 22, /*->41059*/ // 4 children in Scope
/*41037*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*41040*/             OPC_EmitInteger, MVT::i32, 14, 
/*41043*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41046*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41059*/           /*Scope*/ 22, /*->41082*/
/*41060*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*41063*/             OPC_EmitInteger, MVT::i32, 14, 
/*41066*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41069*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsr), 0,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41082*/           /*Scope*/ 21, /*->41104*/
/*41083*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*41086*/             OPC_EmitInteger, MVT::i32, 14, 
/*41089*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41092*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41104*/           /*Scope*/ 21, /*->41126*/
/*41105*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*41108*/             OPC_EmitInteger, MVT::i32, 14, 
/*41111*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41114*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSrsi), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41126*/           0, /*End of Scope*/
/*41127*/         /*Scope*/ 48, /*->41176*/
/*41128*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41130*/           OPC_Scope, 21, /*->41153*/ // 2 children in Scope
/*41132*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41135*/             OPC_EmitInteger, MVT::i32, 14, 
/*41138*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41141*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41153*/           /*Scope*/ 21, /*->41175*/
/*41154*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*41157*/             OPC_EmitInteger, MVT::i32, 14, 
/*41160*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41163*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSrs), 0,
                          MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41175*/           0, /*End of Scope*/
/*41176*/         0, /*End of Scope*/
/*41177*/       /*Scope*/ 30, /*->41208*/
/*41178*/         OPC_MoveChild1,
/*41179*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41182*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41184*/         OPC_MoveParent,
/*41185*/         OPC_CheckType, MVT::i32,
/*41187*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41189*/         OPC_EmitConvertToTarget, 1,
/*41191*/         OPC_EmitInteger, MVT::i32, 14, 
/*41194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41197*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSri), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41208*/       0, /*End of Scope*/
/*41209*/     /*Scope*/ 31, /*->41241*/
/*41210*/       OPC_MoveChild0,
/*41211*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41214*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41216*/       OPC_MoveParent,
/*41217*/       OPC_RecordChild1, // #1 = $Rn
/*41218*/       OPC_CheckType, MVT::i32,
/*41220*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41222*/       OPC_EmitConvertToTarget, 0,
/*41224*/       OPC_EmitInteger, MVT::i32, 14, 
/*41227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41230*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41241*/     /*Scope*/ 31, /*->41273*/
/*41242*/       OPC_RecordChild1, // #1 = $imm
/*41243*/       OPC_MoveChild1,
/*41244*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41247*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41249*/       OPC_MoveParent,
/*41250*/       OPC_CheckType, MVT::i32,
/*41252*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41254*/       OPC_EmitConvertToTarget, 1,
/*41256*/       OPC_EmitInteger, MVT::i32, 14, 
/*41259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41262*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*41273*/     /*Scope*/ 31, /*->41305*/
/*41274*/       OPC_MoveChild0,
/*41275*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41278*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41280*/       OPC_MoveParent,
/*41281*/       OPC_RecordChild1, // #1 = $Rn
/*41282*/       OPC_CheckType, MVT::i32,
/*41284*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41286*/       OPC_EmitConvertToTarget, 0,
/*41288*/       OPC_EmitInteger, MVT::i32, 14, 
/*41291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41294*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2RSBSri), 0,
                    MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41305*/     /*Scope*/ 45, /*->41351*/
/*41306*/       OPC_RecordChild1, // #1 = $Rm
/*41307*/       OPC_CheckType, MVT::i32,
/*41309*/       OPC_Scope, 19, /*->41330*/ // 2 children in Scope
/*41311*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41313*/         OPC_EmitInteger, MVT::i32, 14, 
/*41316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41319*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41330*/       /*Scope*/ 19, /*->41350*/
/*41331*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41333*/         OPC_EmitInteger, MVT::i32, 14, 
/*41336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41339*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SUBSrr), 0,
                      MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*41350*/       0, /*End of Scope*/
/*41351*/     0, /*End of Scope*/
/*41352*/   /*SwitchOpcode*/ 76|128,3/*460*/, TARGET_VAL(ARMISD::ADDE),// ->41816
/*41356*/     OPC_RecordChild0, // #0 = $Rn
/*41357*/     OPC_RecordChild1, // #1 = $shift
/*41358*/     OPC_Scope, 100, /*->41460*/ // 3 children in Scope
/*41360*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41361*/       OPC_CheckType, MVT::i32,
/*41363*/       OPC_Scope, 63, /*->41428*/ // 2 children in Scope
/*41365*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41367*/         OPC_Scope, 29, /*->41398*/ // 2 children in Scope
/*41369*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*41372*/           OPC_EmitInteger, MVT::i32, 14, 
/*41375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41378*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41381*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41384*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*41398*/         /*Scope*/ 28, /*->41427*/
/*41399*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*41402*/           OPC_EmitInteger, MVT::i32, 14, 
/*41405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41408*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41411*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41414*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41427*/         0, /*End of Scope*/
/*41428*/       /*Scope*/ 30, /*->41459*/
/*41429*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41431*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*41434*/         OPC_EmitInteger, MVT::i32, 14, 
/*41437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41440*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41443*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41446*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41459*/       0, /*End of Scope*/
/*41460*/     /*Scope*/ 37|128,2/*293*/, /*->41755*/
/*41462*/       OPC_MoveChild1,
/*41463*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41466*/       OPC_Scope, 37, /*->41505*/ // 6 children in Scope
/*41468*/         OPC_CheckPredicate, 77, // Predicate_imm0_255_not
/*41470*/         OPC_MoveParent,
/*41471*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41472*/         OPC_CheckType, MVT::i32,
/*41474*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41476*/         OPC_EmitConvertToTarget, 1,
/*41478*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*41481*/         OPC_EmitInteger, MVT::i32, 14, 
/*41484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41490*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41493*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*41505*/       /*Scope*/ 34, /*->41540*/
/*41506*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41508*/         OPC_MoveParent,
/*41509*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41510*/         OPC_CheckType, MVT::i32,
/*41512*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41514*/         OPC_EmitConvertToTarget, 1,
/*41516*/         OPC_EmitInteger, MVT::i32, 14, 
/*41519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41525*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41528*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*41540*/       /*Scope*/ 37, /*->41578*/
/*41541*/         OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*41543*/         OPC_MoveParent,
/*41544*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41545*/         OPC_CheckType, MVT::i32,
/*41547*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41549*/         OPC_EmitConvertToTarget, 1,
/*41551*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41554*/         OPC_EmitInteger, MVT::i32, 14, 
/*41557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41563*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41566*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_not>>:$imm))
/*41578*/       /*Scope*/ 34, /*->41613*/
/*41579*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*41581*/         OPC_MoveParent,
/*41582*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41583*/         OPC_CheckType, MVT::i32,
/*41585*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41587*/         OPC_EmitConvertToTarget, 1,
/*41589*/         OPC_EmitInteger, MVT::i32, 14, 
/*41592*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41598*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41601*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*41613*/       /*Scope*/ 37, /*->41651*/
/*41614*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*41616*/         OPC_MoveParent,
/*41617*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41618*/         OPC_CheckType, MVT::i32,
/*41620*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41622*/         OPC_EmitConvertToTarget, 1,
/*41624*/         OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*41627*/         OPC_EmitInteger, MVT::i32, 14, 
/*41630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41636*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41639*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*41651*/       /*Scope*/ 102, /*->41754*/
/*41652*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*41654*/         OPC_MoveParent,
/*41655*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41656*/         OPC_CheckType, MVT::i32,
/*41658*/         OPC_Scope, 46, /*->41706*/ // 2 children in Scope
/*41660*/           OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*41662*/           OPC_EmitConvertToTarget, 1,
/*41664*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41667*/           OPC_EmitInteger, MVT::i32, 14, 
/*41670*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41673*/           OPC_EmitNode1, TARGET_VAL(ARM::MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*41682*/           OPC_EmitInteger, MVT::i32, 14, 
/*41685*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41688*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41691*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41694*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*41706*/         /*Scope*/ 46, /*->41753*/
/*41707*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41709*/           OPC_EmitConvertToTarget, 1,
/*41711*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*41714*/           OPC_EmitInteger, MVT::i32, 14, 
/*41717*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41720*/           OPC_EmitNode1, TARGET_VAL(ARM::t2MOVi16), 0,
                        MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*41729*/           OPC_EmitInteger, MVT::i32, 14, 
/*41732*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41735*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41738*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41741*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*41753*/         0, /*End of Scope*/
/*41754*/       0, /*End of Scope*/
/*41755*/     /*Scope*/ 59, /*->41815*/
/*41756*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*41757*/       OPC_CheckType, MVT::i32,
/*41759*/       OPC_Scope, 26, /*->41787*/ // 2 children in Scope
/*41761*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41763*/         OPC_EmitInteger, MVT::i32, 14, 
/*41766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41772*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41775*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*41787*/       /*Scope*/ 26, /*->41814*/
/*41788*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41790*/         OPC_EmitInteger, MVT::i32, 14, 
/*41793*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41799*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41802*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*41814*/       0, /*End of Scope*/
/*41815*/     0, /*End of Scope*/
/*41816*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ARMISD::SUBE),// ->42171
/*41820*/     OPC_RecordChild0, // #0 = $Rn
/*41821*/     OPC_Scope, 75|128,1/*203*/, /*->42027*/ // 3 children in Scope
/*41824*/       OPC_RecordChild1, // #1 = $shift
/*41825*/       OPC_Scope, 31|128,1/*159*/, /*->41987*/ // 2 children in Scope
/*41828*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41829*/         OPC_CheckType, MVT::i32,
/*41831*/         OPC_Scope, 122, /*->41955*/ // 2 children in Scope
/*41833*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*41835*/           OPC_Scope, 29, /*->41866*/ // 4 children in Scope
/*41837*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*41840*/             OPC_EmitInteger, MVT::i32, 14, 
/*41843*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41846*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41849*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41852*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*41866*/           /*Scope*/ 29, /*->41896*/
/*41867*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*41870*/             OPC_EmitInteger, MVT::i32, 14, 
/*41873*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41876*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41879*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41882*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*41896*/           /*Scope*/ 28, /*->41925*/
/*41897*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*41900*/             OPC_EmitInteger, MVT::i32, 14, 
/*41903*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41909*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41912*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41925*/           /*Scope*/ 28, /*->41954*/
/*41926*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*41929*/             OPC_EmitInteger, MVT::i32, 14, 
/*41932*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41935*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41938*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41941*/             OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*41954*/           0, /*End of Scope*/
/*41955*/         /*Scope*/ 30, /*->41986*/
/*41956*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*41958*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #3 #4
/*41961*/           OPC_EmitInteger, MVT::i32, 14, 
/*41964*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41967*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41970*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*41973*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*41986*/         0, /*End of Scope*/
/*41987*/       /*Scope*/ 38, /*->42026*/
/*41988*/         OPC_MoveChild1,
/*41989*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41992*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*41994*/         OPC_MoveParent,
/*41995*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*41996*/         OPC_CheckType, MVT::i32,
/*41998*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42000*/         OPC_EmitConvertToTarget, 1,
/*42002*/         OPC_EmitInteger, MVT::i32, 14, 
/*42005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42008*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42011*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42014*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42026*/       0, /*End of Scope*/
/*42027*/     /*Scope*/ 39, /*->42067*/
/*42028*/       OPC_MoveChild0,
/*42029*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42032*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42034*/       OPC_MoveParent,
/*42035*/       OPC_RecordChild1, // #1 = $Rn
/*42036*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*42037*/       OPC_CheckType, MVT::i32,
/*42039*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42041*/       OPC_EmitConvertToTarget, 0,
/*42043*/       OPC_EmitInteger, MVT::i32, 14, 
/*42046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42049*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42052*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42055*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_mod_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42067*/     /*Scope*/ 102, /*->42170*/
/*42068*/       OPC_RecordChild1, // #1 = $imm
/*42069*/       OPC_Scope, 38, /*->42109*/ // 2 children in Scope
/*42071*/         OPC_MoveChild1,
/*42072*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42075*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42077*/         OPC_MoveParent,
/*42078*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42079*/         OPC_CheckType, MVT::i32,
/*42081*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42083*/         OPC_EmitConvertToTarget, 1,
/*42085*/         OPC_EmitInteger, MVT::i32, 14, 
/*42088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42094*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42097*/         OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*42109*/       /*Scope*/ 59, /*->42169*/
/*42110*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*42111*/         OPC_CheckType, MVT::i32,
/*42113*/         OPC_Scope, 26, /*->42141*/ // 2 children in Scope
/*42115*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42117*/           OPC_EmitInteger, MVT::i32, 14, 
/*42120*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42123*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42126*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42129*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42141*/         /*Scope*/ 26, /*->42168*/
/*42142*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42144*/           OPC_EmitInteger, MVT::i32, 14, 
/*42147*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42153*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*42156*/           OPC_MorphNodeTo2, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42168*/         0, /*End of Scope*/
/*42169*/       0, /*End of Scope*/
/*42170*/     0, /*End of Scope*/
/*42171*/   /*SwitchOpcode*/ 12|128,2/*268*/, TARGET_VAL(ARMISD::CMP),// ->42443
/*42175*/     OPC_RecordChild0, // #0 = $Rn
/*42176*/     OPC_CheckChild0Type, MVT::i32,
/*42178*/     OPC_RecordChild1, // #1 = $shift
/*42179*/     OPC_Scope, 47, /*->42228*/ // 6 children in Scope
/*42181*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42183*/       OPC_Scope, 21, /*->42206*/ // 2 children in Scope
/*42185*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42188*/         OPC_EmitInteger, MVT::i32, 14, 
/*42191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42194*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*42206*/       /*Scope*/ 20, /*->42227*/
/*42207*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42210*/         OPC_EmitInteger, MVT::i32, 14, 
/*42213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42216*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42227*/       0, /*End of Scope*/
/*42228*/     /*Scope*/ 22, /*->42251*/
/*42229*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42231*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectShiftImmShifterOperand:$ShiftedRm #2 #3
/*42234*/       OPC_EmitInteger, MVT::i32, 14, 
/*42237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42240*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42251*/     /*Scope*/ 4|128,1/*132*/, /*->42385*/
/*42253*/       OPC_MoveChild1,
/*42254*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42257*/       OPC_Scope, 23, /*->42282*/ // 5 children in Scope
/*42259*/         OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42261*/         OPC_MoveParent,
/*42262*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42264*/         OPC_EmitConvertToTarget, 1,
/*42266*/         OPC_EmitInteger, MVT::i32, 14, 
/*42269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42272*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42282*/       /*Scope*/ 26, /*->42309*/
/*42283*/         OPC_CheckPredicate, 5, // Predicate_mod_imm_neg
/*42285*/         OPC_MoveParent,
/*42286*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42288*/         OPC_EmitConvertToTarget, 1,
/*42290*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42293*/         OPC_EmitInteger, MVT::i32, 14, 
/*42296*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42299*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_mod_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_mod_imm_neg>>:$imm))
/*42309*/       /*Scope*/ 23, /*->42333*/
/*42310*/         OPC_CheckPredicate, 49, // Predicate_imm0_255
/*42312*/         OPC_MoveParent,
/*42313*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42315*/         OPC_EmitConvertToTarget, 1,
/*42317*/         OPC_EmitInteger, MVT::i32, 14, 
/*42320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42323*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*42333*/       /*Scope*/ 23, /*->42357*/
/*42334*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42336*/         OPC_MoveParent,
/*42337*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42339*/         OPC_EmitConvertToTarget, 1,
/*42341*/         OPC_EmitInteger, MVT::i32, 14, 
/*42344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42347*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42357*/       /*Scope*/ 26, /*->42384*/
/*42358*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*42360*/         OPC_MoveParent,
/*42361*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42363*/         OPC_EmitConvertToTarget, 1,
/*42365*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*42368*/         OPC_EmitInteger, MVT::i32, 14, 
/*42371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42374*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42384*/       0, /*End of Scope*/
/*42385*/     /*Scope*/ 18, /*->42404*/
/*42386*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42388*/       OPC_EmitInteger, MVT::i32, 14, 
/*42391*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42394*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42404*/     /*Scope*/ 18, /*->42423*/
/*42405*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42407*/       OPC_EmitInteger, MVT::i32, 14, 
/*42410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42413*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42423*/     /*Scope*/ 18, /*->42442*/
/*42424*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42426*/       OPC_EmitInteger, MVT::i32, 14, 
/*42429*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42432*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42442*/     0, /*End of Scope*/
/*42443*/   /*SwitchOpcode*/ 70, TARGET_VAL(ARMISD::CMN),// ->42516
/*42446*/     OPC_RecordChild0, // #0 = $Rn
/*42447*/     OPC_CheckChild0Type, MVT::i32,
/*42449*/     OPC_Scope, 35, /*->42486*/ // 2 children in Scope
/*42451*/       OPC_MoveChild1,
/*42452*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*42455*/       OPC_CheckChild0Integer, 0, 
/*42457*/       OPC_RecordChild1, // #1 = $imm
/*42458*/       OPC_MoveChild1,
/*42459*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42462*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42464*/       OPC_MoveParent,
/*42465*/       OPC_MoveParent,
/*42466*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42468*/       OPC_EmitConvertToTarget, 1,
/*42470*/       OPC_EmitInteger, MVT::i32, 14, 
/*42473*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42476*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42486*/     /*Scope*/ 28, /*->42515*/
/*42487*/       OPC_RecordChild1, // #1 = $imm
/*42488*/       OPC_MoveChild1,
/*42489*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42492*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*42494*/       OPC_MoveParent,
/*42495*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42497*/       OPC_EmitConvertToTarget, 1,
/*42499*/       OPC_EmitInteger, MVT::i32, 14, 
/*42502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42505*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_mod_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42515*/     0, /*End of Scope*/
/*42516*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::SHL),// ->42704
/*42520*/     OPC_Scope, 56, /*->42578*/ // 2 children in Scope
/*42522*/       OPC_RecordNode, // #0 = $src
/*42523*/       OPC_CheckType, MVT::i32,
/*42525*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42527*/       OPC_Scope, 24, /*->42553*/ // 2 children in Scope
/*42529*/         OPC_CheckComplexPat, /*CP*/7, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*42532*/         OPC_EmitInteger, MVT::i32, 14, 
/*42535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42538*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42541*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsr), 0,
                      MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*42553*/       /*Scope*/ 23, /*->42577*/
/*42554*/         OPC_CheckComplexPat, /*CP*/8, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*42557*/         OPC_EmitInteger, MVT::i32, 14, 
/*42560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42566*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVsi), 0,
                      MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*42577*/       0, /*End of Scope*/
/*42578*/     /*Scope*/ 124, /*->42703*/
/*42579*/       OPC_RecordChild0, // #0 = $Rm
/*42580*/       OPC_RecordChild1, // #1 = $imm
/*42581*/       OPC_Scope, 66, /*->42649*/ // 2 children in Scope
/*42583*/         OPC_MoveChild1,
/*42584*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42587*/         OPC_CheckType, MVT::i32,
/*42589*/         OPC_Scope, 29, /*->42620*/ // 2 children in Scope
/*42591*/           OPC_CheckPredicate, 51, // Predicate_imm0_31
/*42593*/           OPC_MoveParent,
/*42594*/           OPC_CheckType, MVT::i32,
/*42596*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42598*/           OPC_EmitConvertToTarget, 1,
/*42600*/           OPC_EmitInteger, MVT::i32, 14, 
/*42603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42606*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42609*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLri), 0,
                        MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*42620*/         /*Scope*/ 27, /*->42648*/
/*42621*/           OPC_MoveParent,
/*42622*/           OPC_CheckType, MVT::i32,
/*42624*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42626*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*42629*/           OPC_EmitConvertToTarget, 1,
/*42631*/           OPC_EmitInteger, MVT::i32, 14, 
/*42634*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42637*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*42648*/         0, /*End of Scope*/
/*42649*/       /*Scope*/ 52, /*->42702*/
/*42650*/         OPC_CheckChild1Type, MVT::i32,
/*42652*/         OPC_CheckType, MVT::i32,
/*42654*/         OPC_Scope, 22, /*->42678*/ // 2 children in Scope
/*42656*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*42658*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*42661*/           OPC_EmitInteger, MVT::i32, 14, 
/*42664*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42667*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*42678*/         /*Scope*/ 22, /*->42701*/
/*42679*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42681*/           OPC_EmitInteger, MVT::i32, 14, 
/*42684*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42687*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42690*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LSLrr), 0,
                        MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42701*/         0, /*End of Scope*/
/*42702*/       0, /*End of Scope*/
/*42703*/     0, /*End of Scope*/
/*42704*/   /*SwitchOpcode*/ 117|128,106/*13685*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->56393
/*42708*/     OPC_Scope, 70, /*->42780*/ // 99 children in Scope
/*42710*/       OPC_CheckChild0Integer, 51|128,4/*563*/, 
/*42713*/       OPC_RecordChild1, // #0 = $a
/*42714*/       OPC_RecordChild2, // #1 = $pos
/*42715*/       OPC_MoveChild2,
/*42716*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42719*/       OPC_CheckPredicate, 78, // Predicate_imm1_32
/*42721*/       OPC_MoveParent,
/*42722*/       OPC_Scope, 27, /*->42751*/ // 2 children in Scope
/*42724*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*42726*/         OPC_EmitConvertToTarget, 1,
/*42728*/         OPC_EmitNodeXForm, 13, 2, // imm1_32_XFORM
/*42731*/         OPC_EmitInteger, MVT::i32, 0, 
/*42734*/         OPC_EmitInteger, MVT::i32, 14, 
/*42737*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42740*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 563:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPRnopc:i32:$a, 0:i32)
/*42751*/       /*Scope*/ 27, /*->42779*/
/*42752*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42754*/         OPC_EmitConvertToTarget, 1,
/*42756*/         OPC_EmitNodeXForm, 13, 2, // imm1_32_XFORM
/*42759*/         OPC_EmitInteger, MVT::i32, 0, 
/*42762*/         OPC_EmitInteger, MVT::i32, 14, 
/*42765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42768*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                      MVT::i32, 5/*#Ops*/, 3, 0, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:i32 563:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm1_32>><<X:imm1_32_XFORM>>:$pos) - Complexity = 12
                  // Dst: (t2SSAT:i32 (imm1_32_XFORM:i32 (imm:i32)<<P:Predicate_imm1_32>>:$pos), GPR:i32:$a, 0:i32)
/*42779*/       0, /*End of Scope*/
/*42780*/     /*Scope*/ 64, /*->42845*/
/*42781*/       OPC_CheckChild0Integer, 61|128,4/*573*/, 
/*42784*/       OPC_RecordChild1, // #0 = $a
/*42785*/       OPC_RecordChild2, // #1 = $pos
/*42786*/       OPC_MoveChild2,
/*42787*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42790*/       OPC_CheckPredicate, 51, // Predicate_imm0_31
/*42792*/       OPC_MoveParent,
/*42793*/       OPC_Scope, 24, /*->42819*/ // 2 children in Scope
/*42795*/         OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*42797*/         OPC_EmitConvertToTarget, 1,
/*42799*/         OPC_EmitInteger, MVT::i32, 0, 
/*42802*/         OPC_EmitInteger, MVT::i32, 14, 
/*42805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42808*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 573:iPTR, GPRnopc:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPRnopc:i32:$a, 0:i32)
/*42819*/       /*Scope*/ 24, /*->42844*/
/*42820*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42822*/         OPC_EmitConvertToTarget, 1,
/*42824*/         OPC_EmitInteger, MVT::i32, 0, 
/*42827*/         OPC_EmitInteger, MVT::i32, 14, 
/*42830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42833*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2USAT), 0,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 573:iPTR, GPR:i32:$a, (imm:i32)<<P:Predicate_imm0_31>>:$pos) - Complexity = 12
                  // Dst: (t2USAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$pos, GPR:i32:$a, 0:i32)
/*42844*/       0, /*End of Scope*/
/*42845*/     /*Scope*/ 45, /*->42891*/
/*42846*/       OPC_CheckChild0Integer, 46|128,4/*558*/, 
/*42849*/       OPC_RecordChild1, // #0 = $Rm
/*42850*/       OPC_RecordChild2, // #1 = $Rn
/*42851*/       OPC_Scope, 18, /*->42871*/ // 2 children in Scope
/*42853*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42855*/         OPC_EmitInteger, MVT::i32, 14, 
/*42858*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42861*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QADD), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 558:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*42871*/       /*Scope*/ 18, /*->42890*/
/*42872*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*42874*/         OPC_EmitInteger, MVT::i32, 14, 
/*42877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42880*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QADD), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 558:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*42890*/       0, /*End of Scope*/
/*42891*/     /*Scope*/ 45, /*->42937*/
/*42892*/       OPC_CheckChild0Integer, 47|128,4/*559*/, 
/*42895*/       OPC_RecordChild1, // #0 = $Rm
/*42896*/       OPC_RecordChild2, // #1 = $Rn
/*42897*/       OPC_Scope, 18, /*->42917*/ // 2 children in Scope
/*42899*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42901*/         OPC_EmitInteger, MVT::i32, 14, 
/*42904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42907*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 559:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*42917*/       /*Scope*/ 18, /*->42936*/
/*42918*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*42920*/         OPC_EmitInteger, MVT::i32, 14, 
/*42923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42926*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2QSUB), 0,
                      MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 559:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*42936*/       0, /*End of Scope*/
/*42937*/     /*Scope*/ 29, /*->42967*/
/*42938*/       OPC_CheckChild0Integer, 23|128,3/*407*/, 
/*42941*/       OPC_RecordChild1, // #0 = $Rn
/*42942*/       OPC_RecordChild2, // #1 = $Rm
/*42943*/       OPC_Scope, 10, /*->42955*/ // 2 children in Scope
/*42945*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*42947*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 407:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*42955*/       /*Scope*/ 10, /*->42966*/
/*42956*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*42958*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32B), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 407:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42966*/       0, /*End of Scope*/
/*42967*/     /*Scope*/ 29, /*->42997*/
/*42968*/       OPC_CheckChild0Integer, 24|128,3/*408*/, 
/*42971*/       OPC_RecordChild1, // #0 = $Rn
/*42972*/       OPC_RecordChild2, // #1 = $Rm
/*42973*/       OPC_Scope, 10, /*->42985*/ // 2 children in Scope
/*42975*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*42977*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 408:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*42985*/       /*Scope*/ 10, /*->42996*/
/*42986*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*42988*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CB), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 408:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*42996*/       0, /*End of Scope*/
/*42997*/     /*Scope*/ 29, /*->43027*/
/*42998*/       OPC_CheckChild0Integer, 27|128,3/*411*/, 
/*43001*/       OPC_RecordChild1, // #0 = $Rn
/*43002*/       OPC_RecordChild2, // #1 = $Rm
/*43003*/       OPC_Scope, 10, /*->43015*/ // 2 children in Scope
/*43005*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43007*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 411:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43015*/       /*Scope*/ 10, /*->43026*/
/*43016*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43018*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32H), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 411:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43026*/       0, /*End of Scope*/
/*43027*/     /*Scope*/ 29, /*->43057*/
/*43028*/       OPC_CheckChild0Integer, 25|128,3/*409*/, 
/*43031*/       OPC_RecordChild1, // #0 = $Rn
/*43032*/       OPC_RecordChild2, // #1 = $Rm
/*43033*/       OPC_Scope, 10, /*->43045*/ // 2 children in Scope
/*43035*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43037*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 409:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43045*/       /*Scope*/ 10, /*->43056*/
/*43046*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43048*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CH), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 409:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43056*/       0, /*End of Scope*/
/*43057*/     /*Scope*/ 29, /*->43087*/
/*43058*/       OPC_CheckChild0Integer, 28|128,3/*412*/, 
/*43061*/       OPC_RecordChild1, // #0 = $Rn
/*43062*/       OPC_RecordChild2, // #1 = $Rm
/*43063*/       OPC_Scope, 10, /*->43075*/ // 2 children in Scope
/*43065*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43067*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 412:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43075*/       /*Scope*/ 10, /*->43086*/
/*43076*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43078*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32W), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 412:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43086*/       0, /*End of Scope*/
/*43087*/     /*Scope*/ 29, /*->43117*/
/*43088*/       OPC_CheckChild0Integer, 26|128,3/*410*/, 
/*43091*/       OPC_RecordChild1, // #0 = $Rn
/*43092*/       OPC_RecordChild2, // #1 = $Rm
/*43093*/       OPC_Scope, 10, /*->43105*/ // 2 children in Scope
/*43095*/         OPC_CheckPatternPredicate, 44, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb())
/*43097*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 410:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*43105*/       /*Scope*/ 10, /*->43116*/
/*43106*/         OPC_CheckPatternPredicate, 45, // (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2())
/*43108*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CRC32CW), 0,
                      MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 410:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43116*/       0, /*End of Scope*/
/*43117*/     /*Scope*/ 19, /*->43137*/
/*43118*/       OPC_CheckChild0Integer, 32|128,3/*416*/, 
/*43121*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*43123*/       OPC_EmitInteger, MVT::i32, 14, 
/*43126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43129*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMRS), 0,
                    MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 416:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*43137*/     /*Scope*/ 59, /*->43197*/
/*43138*/       OPC_CheckChild0Integer, 56|128,3/*440*/, 
/*43141*/       OPC_RecordChild1, // #0 = $Rn
/*43142*/       OPC_EmitInteger, MVT::i64, 0, 
/*43145*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*43148*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*43156*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43159*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*43168*/       OPC_EmitNode1, TARGET_VAL(ARM::SHA1H), 0,
                    MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*43175*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*43178*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*43186*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*43189*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 440:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*43197*/     /*Scope*/ 46, /*->43244*/
/*43198*/       OPC_CheckChild0Integer, 62|128,4/*574*/, 
/*43201*/       OPC_RecordChild1, // #0 = $Dm
/*43202*/       OPC_Scope, 19, /*->43223*/ // 2 children in Scope
/*43204*/         OPC_CheckChild1Type, MVT::f64,
/*43206*/         OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43208*/         OPC_EmitInteger, MVT::i32, 14, 
/*43211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43214*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 574:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43223*/       /*Scope*/ 19, /*->43243*/
/*43224*/         OPC_CheckChild1Type, MVT::f32,
/*43226*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*43228*/         OPC_EmitInteger, MVT::i32, 14, 
/*43231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43234*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOSIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 574:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43243*/       0, /*End of Scope*/
/*43244*/     /*Scope*/ 46, /*->43291*/
/*43245*/       OPC_CheckChild0Integer, 63|128,4/*575*/, 
/*43248*/       OPC_RecordChild1, // #0 = $Dm
/*43249*/       OPC_Scope, 19, /*->43270*/ // 2 children in Scope
/*43251*/         OPC_CheckChild1Type, MVT::f64,
/*43253*/         OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*43255*/         OPC_EmitInteger, MVT::i32, 14, 
/*43258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43261*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRD), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 575:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43270*/       /*Scope*/ 19, /*->43290*/
/*43271*/         OPC_CheckChild1Type, MVT::f32,
/*43273*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*43275*/         OPC_EmitInteger, MVT::i32, 14, 
/*43278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43281*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VTOUIRS), 0,
                      MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 575:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43290*/       0, /*End of Scope*/
/*43291*/     /*Scope*/ 58|128,16/*2106*/, /*->45399*/
/*43293*/       OPC_CheckChild0Integer, 117|128,3/*501*/, 
/*43296*/       OPC_Scope, 17|128,2/*273*/, /*->43572*/ // 15 children in Scope
/*43299*/         OPC_RecordChild1, // #0 = $src1
/*43300*/         OPC_Scope, 105, /*->43407*/ // 4 children in Scope
/*43302*/           OPC_CheckChild1Type, MVT::v4i16,
/*43304*/           OPC_MoveChild2,
/*43305*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43308*/           OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*43311*/           OPC_Scope, 46, /*->43359*/ // 2 children in Scope
/*43313*/             OPC_RecordChild1, // #1 = $Vn
/*43314*/             OPC_CheckChild1Type, MVT::v4i16,
/*43316*/             OPC_MoveChild2,
/*43317*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43320*/             OPC_RecordChild0, // #2 = $Vm
/*43321*/             OPC_CheckChild0Type, MVT::v4i16,
/*43323*/             OPC_RecordChild1, // #3 = $lane
/*43324*/             OPC_MoveChild1,
/*43325*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43328*/             OPC_MoveParent,
/*43329*/             OPC_CheckType, MVT::v4i16,
/*43331*/             OPC_MoveParent,
/*43332*/             OPC_CheckType, MVT::v4i16,
/*43334*/             OPC_MoveParent,
/*43335*/             OPC_CheckType, MVT::v4i16,
/*43337*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43339*/             OPC_EmitConvertToTarget, 3,
/*43341*/             OPC_EmitInteger, MVT::i32, 14, 
/*43344*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43347*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 501:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 509:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43359*/           /*Scope*/ 46, /*->43406*/
/*43360*/             OPC_MoveChild1,
/*43361*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43364*/             OPC_RecordChild0, // #1 = $Vm
/*43365*/             OPC_CheckChild0Type, MVT::v4i16,
/*43367*/             OPC_RecordChild1, // #2 = $lane
/*43368*/             OPC_MoveChild1,
/*43369*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43372*/             OPC_MoveParent,
/*43373*/             OPC_CheckType, MVT::v4i16,
/*43375*/             OPC_MoveParent,
/*43376*/             OPC_RecordChild2, // #3 = $Vn
/*43377*/             OPC_CheckChild2Type, MVT::v4i16,
/*43379*/             OPC_CheckType, MVT::v4i16,
/*43381*/             OPC_MoveParent,
/*43382*/             OPC_CheckType, MVT::v4i16,
/*43384*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43386*/             OPC_EmitConvertToTarget, 2,
/*43388*/             OPC_EmitInteger, MVT::i32, 14, 
/*43391*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43394*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 501:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 509:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43406*/           0, /*End of Scope*/
/*43407*/         /*Scope*/ 55, /*->43463*/
/*43408*/           OPC_CheckChild1Type, MVT::v2i32,
/*43410*/           OPC_MoveChild2,
/*43411*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43414*/           OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*43417*/           OPC_RecordChild1, // #1 = $Vn
/*43418*/           OPC_CheckChild1Type, MVT::v2i32,
/*43420*/           OPC_MoveChild2,
/*43421*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43424*/           OPC_RecordChild0, // #2 = $Vm
/*43425*/           OPC_CheckChild0Type, MVT::v2i32,
/*43427*/           OPC_RecordChild1, // #3 = $lane
/*43428*/           OPC_MoveChild1,
/*43429*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43432*/           OPC_MoveParent,
/*43433*/           OPC_CheckType, MVT::v2i32,
/*43435*/           OPC_MoveParent,
/*43436*/           OPC_CheckType, MVT::v2i32,
/*43438*/           OPC_MoveParent,
/*43439*/           OPC_CheckType, MVT::v2i32,
/*43441*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43443*/           OPC_EmitConvertToTarget, 3,
/*43445*/           OPC_EmitInteger, MVT::i32, 14, 
/*43448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43451*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 501:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 509:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43463*/         /*Scope*/ 53, /*->43517*/
/*43464*/           OPC_CheckChild1Type, MVT::v4i32,
/*43466*/           OPC_MoveChild2,
/*43467*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43470*/           OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*43473*/           OPC_RecordChild1, // #1 = $Vn
/*43474*/           OPC_CheckChild1Type, MVT::v4i16,
/*43476*/           OPC_MoveChild2,
/*43477*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43480*/           OPC_RecordChild0, // #2 = $Vm
/*43481*/           OPC_CheckChild0Type, MVT::v4i16,
/*43483*/           OPC_RecordChild1, // #3 = $lane
/*43484*/           OPC_MoveChild1,
/*43485*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43488*/           OPC_MoveParent,
/*43489*/           OPC_CheckType, MVT::v4i16,
/*43491*/           OPC_MoveParent,
/*43492*/           OPC_CheckType, MVT::v4i32,
/*43494*/           OPC_MoveParent,
/*43495*/           OPC_CheckType, MVT::v4i32,
/*43497*/           OPC_EmitConvertToTarget, 3,
/*43499*/           OPC_EmitInteger, MVT::i32, 14, 
/*43502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43505*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 501:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 504:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43517*/         /*Scope*/ 53, /*->43571*/
/*43518*/           OPC_CheckChild1Type, MVT::v2i64,
/*43520*/           OPC_MoveChild2,
/*43521*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43524*/           OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*43527*/           OPC_RecordChild1, // #1 = $Vn
/*43528*/           OPC_CheckChild1Type, MVT::v2i32,
/*43530*/           OPC_MoveChild2,
/*43531*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43534*/           OPC_RecordChild0, // #2 = $Vm
/*43535*/           OPC_CheckChild0Type, MVT::v2i32,
/*43537*/           OPC_RecordChild1, // #3 = $lane
/*43538*/           OPC_MoveChild1,
/*43539*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43542*/           OPC_MoveParent,
/*43543*/           OPC_CheckType, MVT::v2i32,
/*43545*/           OPC_MoveParent,
/*43546*/           OPC_CheckType, MVT::v2i64,
/*43548*/           OPC_MoveParent,
/*43549*/           OPC_CheckType, MVT::v2i64,
/*43551*/           OPC_EmitConvertToTarget, 3,
/*43553*/           OPC_EmitInteger, MVT::i32, 14, 
/*43556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43559*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 501:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 504:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43571*/         0, /*End of Scope*/
/*43572*/       /*Scope*/ 109, /*->43682*/
/*43573*/         OPC_MoveChild1,
/*43574*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43577*/         OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*43580*/         OPC_Scope, 49, /*->43631*/ // 2 children in Scope
/*43582*/           OPC_RecordChild1, // #0 = $Vn
/*43583*/           OPC_CheckChild1Type, MVT::v4i16,
/*43585*/           OPC_MoveChild2,
/*43586*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43589*/           OPC_RecordChild0, // #1 = $Vm
/*43590*/           OPC_CheckChild0Type, MVT::v4i16,
/*43592*/           OPC_RecordChild1, // #2 = $lane
/*43593*/           OPC_MoveChild1,
/*43594*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43597*/           OPC_MoveParent,
/*43598*/           OPC_CheckType, MVT::v4i16,
/*43600*/           OPC_MoveParent,
/*43601*/           OPC_CheckType, MVT::v4i16,
/*43603*/           OPC_MoveParent,
/*43604*/           OPC_RecordChild2, // #3 = $src1
/*43605*/           OPC_CheckChild2Type, MVT::v4i16,
/*43607*/           OPC_CheckType, MVT::v4i16,
/*43609*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43611*/           OPC_EmitConvertToTarget, 2,
/*43613*/           OPC_EmitInteger, MVT::i32, 14, 
/*43616*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43619*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 501:iPTR, (intrinsic_wo_chain:v4i16 509:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43631*/         /*Scope*/ 49, /*->43681*/
/*43632*/           OPC_MoveChild1,
/*43633*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43636*/           OPC_RecordChild0, // #0 = $Vm
/*43637*/           OPC_CheckChild0Type, MVT::v4i16,
/*43639*/           OPC_RecordChild1, // #1 = $lane
/*43640*/           OPC_MoveChild1,
/*43641*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43644*/           OPC_MoveParent,
/*43645*/           OPC_CheckType, MVT::v4i16,
/*43647*/           OPC_MoveParent,
/*43648*/           OPC_RecordChild2, // #2 = $Vn
/*43649*/           OPC_CheckChild2Type, MVT::v4i16,
/*43651*/           OPC_CheckType, MVT::v4i16,
/*43653*/           OPC_MoveParent,
/*43654*/           OPC_RecordChild2, // #3 = $src1
/*43655*/           OPC_CheckChild2Type, MVT::v4i16,
/*43657*/           OPC_CheckType, MVT::v4i16,
/*43659*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43661*/           OPC_EmitConvertToTarget, 1,
/*43663*/           OPC_EmitInteger, MVT::i32, 14, 
/*43666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43669*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i16), 0,
                        MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i16 501:iPTR, (intrinsic_wo_chain:v4i16 509:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43681*/         0, /*End of Scope*/
/*43682*/       /*Scope*/ 56, /*->43739*/
/*43683*/         OPC_RecordChild1, // #0 = $src1
/*43684*/         OPC_CheckChild1Type, MVT::v2i32,
/*43686*/         OPC_MoveChild2,
/*43687*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43690*/         OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*43693*/         OPC_MoveChild1,
/*43694*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43697*/         OPC_RecordChild0, // #1 = $Vm
/*43698*/         OPC_CheckChild0Type, MVT::v2i32,
/*43700*/         OPC_RecordChild1, // #2 = $lane
/*43701*/         OPC_MoveChild1,
/*43702*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43705*/         OPC_MoveParent,
/*43706*/         OPC_CheckType, MVT::v2i32,
/*43708*/         OPC_MoveParent,
/*43709*/         OPC_RecordChild2, // #3 = $Vn
/*43710*/         OPC_CheckChild2Type, MVT::v2i32,
/*43712*/         OPC_CheckType, MVT::v2i32,
/*43714*/         OPC_MoveParent,
/*43715*/         OPC_CheckType, MVT::v2i32,
/*43717*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43719*/         OPC_EmitConvertToTarget, 2,
/*43721*/         OPC_EmitInteger, MVT::i32, 14, 
/*43724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43727*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                      MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i32 501:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 509:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43739*/       /*Scope*/ 109, /*->43849*/
/*43740*/         OPC_MoveChild1,
/*43741*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43744*/         OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*43747*/         OPC_Scope, 49, /*->43798*/ // 2 children in Scope
/*43749*/           OPC_RecordChild1, // #0 = $Vn
/*43750*/           OPC_CheckChild1Type, MVT::v2i32,
/*43752*/           OPC_MoveChild2,
/*43753*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43756*/           OPC_RecordChild0, // #1 = $Vm
/*43757*/           OPC_CheckChild0Type, MVT::v2i32,
/*43759*/           OPC_RecordChild1, // #2 = $lane
/*43760*/           OPC_MoveChild1,
/*43761*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43764*/           OPC_MoveParent,
/*43765*/           OPC_CheckType, MVT::v2i32,
/*43767*/           OPC_MoveParent,
/*43768*/           OPC_CheckType, MVT::v2i32,
/*43770*/           OPC_MoveParent,
/*43771*/           OPC_RecordChild2, // #3 = $src1
/*43772*/           OPC_CheckChild2Type, MVT::v2i32,
/*43774*/           OPC_CheckType, MVT::v2i32,
/*43776*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43778*/           OPC_EmitConvertToTarget, 2,
/*43780*/           OPC_EmitInteger, MVT::i32, 14, 
/*43783*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43786*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 501:iPTR, (intrinsic_wo_chain:v2i32 509:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43798*/         /*Scope*/ 49, /*->43848*/
/*43799*/           OPC_MoveChild1,
/*43800*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43803*/           OPC_RecordChild0, // #0 = $Vm
/*43804*/           OPC_CheckChild0Type, MVT::v2i32,
/*43806*/           OPC_RecordChild1, // #1 = $lane
/*43807*/           OPC_MoveChild1,
/*43808*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43811*/           OPC_MoveParent,
/*43812*/           OPC_CheckType, MVT::v2i32,
/*43814*/           OPC_MoveParent,
/*43815*/           OPC_RecordChild2, // #2 = $Vn
/*43816*/           OPC_CheckChild2Type, MVT::v2i32,
/*43818*/           OPC_CheckType, MVT::v2i32,
/*43820*/           OPC_MoveParent,
/*43821*/           OPC_RecordChild2, // #3 = $src1
/*43822*/           OPC_CheckChild2Type, MVT::v2i32,
/*43824*/           OPC_CheckType, MVT::v2i32,
/*43826*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*43828*/           OPC_EmitConvertToTarget, 1,
/*43830*/           OPC_EmitInteger, MVT::i32, 14, 
/*43833*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43836*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv2i32), 0,
                        MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i32 501:iPTR, (intrinsic_wo_chain:v2i32 509:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*43848*/         0, /*End of Scope*/
/*43849*/       /*Scope*/ 54, /*->43904*/
/*43850*/         OPC_RecordChild1, // #0 = $src1
/*43851*/         OPC_CheckChild1Type, MVT::v4i32,
/*43853*/         OPC_MoveChild2,
/*43854*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43857*/         OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*43860*/         OPC_MoveChild1,
/*43861*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43864*/         OPC_RecordChild0, // #1 = $Vm
/*43865*/         OPC_CheckChild0Type, MVT::v4i16,
/*43867*/         OPC_RecordChild1, // #2 = $lane
/*43868*/         OPC_MoveChild1,
/*43869*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43872*/         OPC_MoveParent,
/*43873*/         OPC_CheckType, MVT::v4i16,
/*43875*/         OPC_MoveParent,
/*43876*/         OPC_RecordChild2, // #3 = $Vn
/*43877*/         OPC_CheckChild2Type, MVT::v4i16,
/*43879*/         OPC_CheckType, MVT::v4i32,
/*43881*/         OPC_MoveParent,
/*43882*/         OPC_CheckType, MVT::v4i32,
/*43884*/         OPC_EmitConvertToTarget, 2,
/*43886*/         OPC_EmitInteger, MVT::i32, 14, 
/*43889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43892*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 501:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 504:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43904*/       /*Scope*/ 105, /*->44010*/
/*43905*/         OPC_MoveChild1,
/*43906*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*43909*/         OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*43912*/         OPC_Scope, 47, /*->43961*/ // 2 children in Scope
/*43914*/           OPC_RecordChild1, // #0 = $Vn
/*43915*/           OPC_CheckChild1Type, MVT::v4i16,
/*43917*/           OPC_MoveChild2,
/*43918*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43921*/           OPC_RecordChild0, // #1 = $Vm
/*43922*/           OPC_CheckChild0Type, MVT::v4i16,
/*43924*/           OPC_RecordChild1, // #2 = $lane
/*43925*/           OPC_MoveChild1,
/*43926*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43929*/           OPC_MoveParent,
/*43930*/           OPC_CheckType, MVT::v4i16,
/*43932*/           OPC_MoveParent,
/*43933*/           OPC_CheckType, MVT::v4i32,
/*43935*/           OPC_MoveParent,
/*43936*/           OPC_RecordChild2, // #3 = $src1
/*43937*/           OPC_CheckChild2Type, MVT::v4i32,
/*43939*/           OPC_CheckType, MVT::v4i32,
/*43941*/           OPC_EmitConvertToTarget, 2,
/*43943*/           OPC_EmitInteger, MVT::i32, 14, 
/*43946*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43949*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 501:iPTR, (intrinsic_wo_chain:v4i32 504:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*43961*/         /*Scope*/ 47, /*->44009*/
/*43962*/           OPC_MoveChild1,
/*43963*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*43966*/           OPC_RecordChild0, // #0 = $Vm
/*43967*/           OPC_CheckChild0Type, MVT::v4i16,
/*43969*/           OPC_RecordChild1, // #1 = $lane
/*43970*/           OPC_MoveChild1,
/*43971*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43974*/           OPC_MoveParent,
/*43975*/           OPC_CheckType, MVT::v4i16,
/*43977*/           OPC_MoveParent,
/*43978*/           OPC_RecordChild2, // #2 = $Vn
/*43979*/           OPC_CheckChild2Type, MVT::v4i16,
/*43981*/           OPC_CheckType, MVT::v4i32,
/*43983*/           OPC_MoveParent,
/*43984*/           OPC_RecordChild2, // #3 = $src1
/*43985*/           OPC_CheckChild2Type, MVT::v4i32,
/*43987*/           OPC_CheckType, MVT::v4i32,
/*43989*/           OPC_EmitConvertToTarget, 1,
/*43991*/           OPC_EmitInteger, MVT::i32, 14, 
/*43994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43997*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 501:iPTR, (intrinsic_wo_chain:v4i32 504:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*44009*/         0, /*End of Scope*/
/*44010*/       /*Scope*/ 54, /*->44065*/
/*44011*/         OPC_RecordChild1, // #0 = $src1
/*44012*/         OPC_CheckChild1Type, MVT::v2i64,
/*44014*/         OPC_MoveChild2,
/*44015*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44018*/         OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*44021*/         OPC_MoveChild1,
/*44022*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44025*/         OPC_RecordChild0, // #1 = $Vm
/*44026*/         OPC_CheckChild0Type, MVT::v2i32,
/*44028*/         OPC_RecordChild1, // #2 = $lane
/*44029*/         OPC_MoveChild1,
/*44030*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44033*/         OPC_MoveParent,
/*44034*/         OPC_CheckType, MVT::v2i32,
/*44036*/         OPC_MoveParent,
/*44037*/         OPC_RecordChild2, // #3 = $Vn
/*44038*/         OPC_CheckChild2Type, MVT::v2i32,
/*44040*/         OPC_CheckType, MVT::v2i64,
/*44042*/         OPC_MoveParent,
/*44043*/         OPC_CheckType, MVT::v2i64,
/*44045*/         OPC_EmitConvertToTarget, 2,
/*44047*/         OPC_EmitInteger, MVT::i32, 14, 
/*44050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44053*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 501:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 504:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44065*/       /*Scope*/ 105, /*->44171*/
/*44066*/         OPC_MoveChild1,
/*44067*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44070*/         OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*44073*/         OPC_Scope, 47, /*->44122*/ // 2 children in Scope
/*44075*/           OPC_RecordChild1, // #0 = $Vn
/*44076*/           OPC_CheckChild1Type, MVT::v2i32,
/*44078*/           OPC_MoveChild2,
/*44079*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44082*/           OPC_RecordChild0, // #1 = $Vm
/*44083*/           OPC_CheckChild0Type, MVT::v2i32,
/*44085*/           OPC_RecordChild1, // #2 = $lane
/*44086*/           OPC_MoveChild1,
/*44087*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44090*/           OPC_MoveParent,
/*44091*/           OPC_CheckType, MVT::v2i32,
/*44093*/           OPC_MoveParent,
/*44094*/           OPC_CheckType, MVT::v2i64,
/*44096*/           OPC_MoveParent,
/*44097*/           OPC_RecordChild2, // #3 = $src1
/*44098*/           OPC_CheckChild2Type, MVT::v2i64,
/*44100*/           OPC_CheckType, MVT::v2i64,
/*44102*/           OPC_EmitConvertToTarget, 2,
/*44104*/           OPC_EmitInteger, MVT::i32, 14, 
/*44107*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44110*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 501:iPTR, (intrinsic_wo_chain:v2i64 504:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44122*/         /*Scope*/ 47, /*->44170*/
/*44123*/           OPC_MoveChild1,
/*44124*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44127*/           OPC_RecordChild0, // #0 = $Vm
/*44128*/           OPC_CheckChild0Type, MVT::v2i32,
/*44130*/           OPC_RecordChild1, // #1 = $lane
/*44131*/           OPC_MoveChild1,
/*44132*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44135*/           OPC_MoveParent,
/*44136*/           OPC_CheckType, MVT::v2i32,
/*44138*/           OPC_MoveParent,
/*44139*/           OPC_RecordChild2, // #2 = $Vn
/*44140*/           OPC_CheckChild2Type, MVT::v2i32,
/*44142*/           OPC_CheckType, MVT::v2i64,
/*44144*/           OPC_MoveParent,
/*44145*/           OPC_RecordChild2, // #3 = $src1
/*44146*/           OPC_CheckChild2Type, MVT::v2i64,
/*44148*/           OPC_CheckType, MVT::v2i64,
/*44150*/           OPC_EmitConvertToTarget, 1,
/*44152*/           OPC_EmitInteger, MVT::i32, 14, 
/*44155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44158*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 501:iPTR, (intrinsic_wo_chain:v2i64 504:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*44170*/         0, /*End of Scope*/
/*44171*/       /*Scope*/ 86|128,1/*214*/, /*->44387*/
/*44173*/         OPC_RecordChild1, // #0 = $src1
/*44174*/         OPC_Scope, 9|128,1/*137*/, /*->44314*/ // 2 children in Scope
/*44177*/           OPC_CheckChild1Type, MVT::v8i16,
/*44179*/           OPC_MoveChild2,
/*44180*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44183*/           OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*44186*/           OPC_Scope, 62, /*->44250*/ // 2 children in Scope
/*44188*/             OPC_RecordChild1, // #1 = $src2
/*44189*/             OPC_CheckChild1Type, MVT::v8i16,
/*44191*/             OPC_MoveChild2,
/*44192*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44195*/             OPC_RecordChild0, // #2 = $src3
/*44196*/             OPC_CheckChild0Type, MVT::v8i16,
/*44198*/             OPC_RecordChild1, // #3 = $lane
/*44199*/             OPC_MoveChild1,
/*44200*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44203*/             OPC_MoveParent,
/*44204*/             OPC_CheckType, MVT::v8i16,
/*44206*/             OPC_MoveParent,
/*44207*/             OPC_CheckType, MVT::v8i16,
/*44209*/             OPC_MoveParent,
/*44210*/             OPC_CheckType, MVT::v8i16,
/*44212*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44214*/             OPC_EmitConvertToTarget, 3,
/*44216*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44219*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*44227*/             OPC_EmitConvertToTarget, 3,
/*44229*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44232*/             OPC_EmitInteger, MVT::i32, 14, 
/*44235*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44238*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 501:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 509:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44250*/           /*Scope*/ 62, /*->44313*/
/*44251*/             OPC_MoveChild1,
/*44252*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44255*/             OPC_RecordChild0, // #1 = $src3
/*44256*/             OPC_CheckChild0Type, MVT::v8i16,
/*44258*/             OPC_RecordChild1, // #2 = $lane
/*44259*/             OPC_MoveChild1,
/*44260*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44263*/             OPC_MoveParent,
/*44264*/             OPC_CheckType, MVT::v8i16,
/*44266*/             OPC_MoveParent,
/*44267*/             OPC_RecordChild2, // #3 = $src2
/*44268*/             OPC_CheckChild2Type, MVT::v8i16,
/*44270*/             OPC_CheckType, MVT::v8i16,
/*44272*/             OPC_MoveParent,
/*44273*/             OPC_CheckType, MVT::v8i16,
/*44275*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44277*/             OPC_EmitConvertToTarget, 2,
/*44279*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44282*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*44290*/             OPC_EmitConvertToTarget, 2,
/*44292*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44295*/             OPC_EmitInteger, MVT::i32, 14, 
/*44298*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44301*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 501:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 509:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44313*/           0, /*End of Scope*/
/*44314*/         /*Scope*/ 71, /*->44386*/
/*44315*/           OPC_CheckChild1Type, MVT::v4i32,
/*44317*/           OPC_MoveChild2,
/*44318*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44321*/           OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*44324*/           OPC_RecordChild1, // #1 = $src2
/*44325*/           OPC_CheckChild1Type, MVT::v4i32,
/*44327*/           OPC_MoveChild2,
/*44328*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44331*/           OPC_RecordChild0, // #2 = $src3
/*44332*/           OPC_CheckChild0Type, MVT::v4i32,
/*44334*/           OPC_RecordChild1, // #3 = $lane
/*44335*/           OPC_MoveChild1,
/*44336*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44339*/           OPC_MoveParent,
/*44340*/           OPC_CheckType, MVT::v4i32,
/*44342*/           OPC_MoveParent,
/*44343*/           OPC_CheckType, MVT::v4i32,
/*44345*/           OPC_MoveParent,
/*44346*/           OPC_CheckType, MVT::v4i32,
/*44348*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44350*/           OPC_EmitConvertToTarget, 3,
/*44352*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44355*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*44363*/           OPC_EmitConvertToTarget, 3,
/*44365*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44368*/           OPC_EmitInteger, MVT::i32, 14, 
/*44371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44374*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 501:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 509:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44386*/         0, /*End of Scope*/
/*44387*/       /*Scope*/ 13|128,1/*141*/, /*->44530*/
/*44389*/         OPC_MoveChild1,
/*44390*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44393*/         OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*44396*/         OPC_Scope, 65, /*->44463*/ // 2 children in Scope
/*44398*/           OPC_RecordChild1, // #0 = $src2
/*44399*/           OPC_CheckChild1Type, MVT::v8i16,
/*44401*/           OPC_MoveChild2,
/*44402*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44405*/           OPC_RecordChild0, // #1 = $src3
/*44406*/           OPC_CheckChild0Type, MVT::v8i16,
/*44408*/           OPC_RecordChild1, // #2 = $lane
/*44409*/           OPC_MoveChild1,
/*44410*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44413*/           OPC_MoveParent,
/*44414*/           OPC_CheckType, MVT::v8i16,
/*44416*/           OPC_MoveParent,
/*44417*/           OPC_CheckType, MVT::v8i16,
/*44419*/           OPC_MoveParent,
/*44420*/           OPC_RecordChild2, // #3 = $src1
/*44421*/           OPC_CheckChild2Type, MVT::v8i16,
/*44423*/           OPC_CheckType, MVT::v8i16,
/*44425*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44427*/           OPC_EmitConvertToTarget, 2,
/*44429*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44432*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*44440*/           OPC_EmitConvertToTarget, 2,
/*44442*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44445*/           OPC_EmitInteger, MVT::i32, 14, 
/*44448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44451*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 501:iPTR, (intrinsic_wo_chain:v8i16 509:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44463*/         /*Scope*/ 65, /*->44529*/
/*44464*/           OPC_MoveChild1,
/*44465*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44468*/           OPC_RecordChild0, // #0 = $src3
/*44469*/           OPC_CheckChild0Type, MVT::v8i16,
/*44471*/           OPC_RecordChild1, // #1 = $lane
/*44472*/           OPC_MoveChild1,
/*44473*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44476*/           OPC_MoveParent,
/*44477*/           OPC_CheckType, MVT::v8i16,
/*44479*/           OPC_MoveParent,
/*44480*/           OPC_RecordChild2, // #2 = $src2
/*44481*/           OPC_CheckChild2Type, MVT::v8i16,
/*44483*/           OPC_CheckType, MVT::v8i16,
/*44485*/           OPC_MoveParent,
/*44486*/           OPC_RecordChild2, // #3 = $src1
/*44487*/           OPC_CheckChild2Type, MVT::v8i16,
/*44489*/           OPC_CheckType, MVT::v8i16,
/*44491*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44493*/           OPC_EmitConvertToTarget, 1,
/*44495*/           OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*44498*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*44506*/           OPC_EmitConvertToTarget, 1,
/*44508*/           OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*44511*/           OPC_EmitInteger, MVT::i32, 14, 
/*44514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44517*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv8i16), 0,
                        MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v8i16 501:iPTR, (intrinsic_wo_chain:v8i16 509:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*44529*/         0, /*End of Scope*/
/*44530*/       /*Scope*/ 72, /*->44603*/
/*44531*/         OPC_RecordChild1, // #0 = $src1
/*44532*/         OPC_CheckChild1Type, MVT::v4i32,
/*44534*/         OPC_MoveChild2,
/*44535*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44538*/         OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*44541*/         OPC_MoveChild1,
/*44542*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44545*/         OPC_RecordChild0, // #1 = $src3
/*44546*/         OPC_CheckChild0Type, MVT::v4i32,
/*44548*/         OPC_RecordChild1, // #2 = $lane
/*44549*/         OPC_MoveChild1,
/*44550*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44553*/         OPC_MoveParent,
/*44554*/         OPC_CheckType, MVT::v4i32,
/*44556*/         OPC_MoveParent,
/*44557*/         OPC_RecordChild2, // #3 = $src2
/*44558*/         OPC_CheckChild2Type, MVT::v4i32,
/*44560*/         OPC_CheckType, MVT::v4i32,
/*44562*/         OPC_MoveParent,
/*44563*/         OPC_CheckType, MVT::v4i32,
/*44565*/         OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44567*/         OPC_EmitConvertToTarget, 2,
/*44569*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44572*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*44580*/         OPC_EmitConvertToTarget, 2,
/*44582*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44585*/         OPC_EmitInteger, MVT::i32, 14, 
/*44588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44591*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                      MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (intrinsic_wo_chain:v4i32 501:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 509:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                  // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44603*/       /*Scope*/ 13|128,1/*141*/, /*->44746*/
/*44605*/         OPC_MoveChild1,
/*44606*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44609*/         OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*44612*/         OPC_Scope, 65, /*->44679*/ // 2 children in Scope
/*44614*/           OPC_RecordChild1, // #0 = $src2
/*44615*/           OPC_CheckChild1Type, MVT::v4i32,
/*44617*/           OPC_MoveChild2,
/*44618*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44621*/           OPC_RecordChild0, // #1 = $src3
/*44622*/           OPC_CheckChild0Type, MVT::v4i32,
/*44624*/           OPC_RecordChild1, // #2 = $lane
/*44625*/           OPC_MoveChild1,
/*44626*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44629*/           OPC_MoveParent,
/*44630*/           OPC_CheckType, MVT::v4i32,
/*44632*/           OPC_MoveParent,
/*44633*/           OPC_CheckType, MVT::v4i32,
/*44635*/           OPC_MoveParent,
/*44636*/           OPC_RecordChild2, // #3 = $src1
/*44637*/           OPC_CheckChild2Type, MVT::v4i32,
/*44639*/           OPC_CheckType, MVT::v4i32,
/*44641*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44643*/           OPC_EmitConvertToTarget, 2,
/*44645*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44648*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*44656*/           OPC_EmitConvertToTarget, 2,
/*44658*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44661*/           OPC_EmitInteger, MVT::i32, 14, 
/*44664*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44667*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 501:iPTR, (intrinsic_wo_chain:v4i32 509:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44679*/         /*Scope*/ 65, /*->44745*/
/*44680*/           OPC_MoveChild1,
/*44681*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*44684*/           OPC_RecordChild0, // #0 = $src3
/*44685*/           OPC_CheckChild0Type, MVT::v4i32,
/*44687*/           OPC_RecordChild1, // #1 = $lane
/*44688*/           OPC_MoveChild1,
/*44689*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44692*/           OPC_MoveParent,
/*44693*/           OPC_CheckType, MVT::v4i32,
/*44695*/           OPC_MoveParent,
/*44696*/           OPC_RecordChild2, // #2 = $src2
/*44697*/           OPC_CheckChild2Type, MVT::v4i32,
/*44699*/           OPC_CheckType, MVT::v4i32,
/*44701*/           OPC_MoveParent,
/*44702*/           OPC_RecordChild2, // #3 = $src1
/*44703*/           OPC_CheckChild2Type, MVT::v4i32,
/*44705*/           OPC_CheckType, MVT::v4i32,
/*44707*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44709*/           OPC_EmitConvertToTarget, 1,
/*44711*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*44714*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*44722*/           OPC_EmitConvertToTarget, 1,
/*44724*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*44727*/           OPC_EmitInteger, MVT::i32, 14, 
/*44730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44733*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHslv4i32), 0,
                        MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                    // Src: (intrinsic_wo_chain:v4i32 501:iPTR, (intrinsic_wo_chain:v4i32 509:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQRDMLAHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*44745*/         0, /*End of Scope*/
/*44746*/       /*Scope*/ 106|128,1/*234*/, /*->44982*/
/*44748*/         OPC_RecordChild1, // #0 = $src1
/*44749*/         OPC_Scope, 39, /*->44790*/ // 5 children in Scope
/*44751*/           OPC_CheckChild1Type, MVT::v4i16,
/*44753*/           OPC_MoveChild2,
/*44754*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44757*/           OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*44760*/           OPC_RecordChild1, // #1 = $Vn
/*44761*/           OPC_CheckChild1Type, MVT::v4i16,
/*44763*/           OPC_RecordChild2, // #2 = $Vm
/*44764*/           OPC_CheckChild2Type, MVT::v4i16,
/*44766*/           OPC_CheckType, MVT::v4i16,
/*44768*/           OPC_MoveParent,
/*44769*/           OPC_CheckType, MVT::v4i16,
/*44771*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44773*/           OPC_EmitInteger, MVT::i32, 14, 
/*44776*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44779*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i16 501:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 509:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44790*/         /*Scope*/ 39, /*->44830*/
/*44791*/           OPC_CheckChild1Type, MVT::v2i32,
/*44793*/           OPC_MoveChild2,
/*44794*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44797*/           OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*44800*/           OPC_RecordChild1, // #1 = $Vn
/*44801*/           OPC_CheckChild1Type, MVT::v2i32,
/*44803*/           OPC_RecordChild2, // #2 = $Vm
/*44804*/           OPC_CheckChild2Type, MVT::v2i32,
/*44806*/           OPC_CheckType, MVT::v2i32,
/*44808*/           OPC_MoveParent,
/*44809*/           OPC_CheckType, MVT::v2i32,
/*44811*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44813*/           OPC_EmitInteger, MVT::i32, 14, 
/*44816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44819*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i32 501:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 509:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44830*/         /*Scope*/ 39, /*->44870*/
/*44831*/           OPC_CheckChild1Type, MVT::v8i16,
/*44833*/           OPC_MoveChild2,
/*44834*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44837*/           OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*44840*/           OPC_RecordChild1, // #1 = $Vn
/*44841*/           OPC_CheckChild1Type, MVT::v8i16,
/*44843*/           OPC_RecordChild2, // #2 = $Vm
/*44844*/           OPC_CheckChild2Type, MVT::v8i16,
/*44846*/           OPC_CheckType, MVT::v8i16,
/*44848*/           OPC_MoveParent,
/*44849*/           OPC_CheckType, MVT::v8i16,
/*44851*/           OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44853*/           OPC_EmitInteger, MVT::i32, 14, 
/*44856*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44859*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v8i16 501:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 509:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                    // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*44870*/         /*Scope*/ 72, /*->44943*/
/*44871*/           OPC_CheckChild1Type, MVT::v4i32,
/*44873*/           OPC_MoveChild2,
/*44874*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44877*/           OPC_CheckType, MVT::v4i32,
/*44879*/           OPC_Scope, 31, /*->44912*/ // 2 children in Scope
/*44881*/             OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*44884*/             OPC_RecordChild1, // #1 = $Vn
/*44885*/             OPC_CheckChild1Type, MVT::v4i32,
/*44887*/             OPC_RecordChild2, // #2 = $Vm
/*44888*/             OPC_CheckChild2Type, MVT::v4i32,
/*44890*/             OPC_MoveParent,
/*44891*/             OPC_CheckType, MVT::v4i32,
/*44893*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*44895*/             OPC_EmitInteger, MVT::i32, 14, 
/*44898*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44901*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 501:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 509:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*44912*/           /*Scope*/ 29, /*->44942*/
/*44913*/             OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*44916*/             OPC_RecordChild1, // #1 = $Vn
/*44917*/             OPC_CheckChild1Type, MVT::v4i16,
/*44919*/             OPC_RecordChild2, // #2 = $Vm
/*44920*/             OPC_CheckChild2Type, MVT::v4i16,
/*44922*/             OPC_MoveParent,
/*44923*/             OPC_CheckType, MVT::v4i32,
/*44925*/             OPC_EmitInteger, MVT::i32, 14, 
/*44928*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44931*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 501:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 504:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*44942*/           0, /*End of Scope*/
/*44943*/         /*Scope*/ 37, /*->44981*/
/*44944*/           OPC_CheckChild1Type, MVT::v2i64,
/*44946*/           OPC_MoveChild2,
/*44947*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44950*/           OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*44953*/           OPC_RecordChild1, // #1 = $Vn
/*44954*/           OPC_CheckChild1Type, MVT::v2i32,
/*44956*/           OPC_RecordChild2, // #2 = $Vm
/*44957*/           OPC_CheckChild2Type, MVT::v2i32,
/*44959*/           OPC_CheckType, MVT::v2i64,
/*44961*/           OPC_MoveParent,
/*44962*/           OPC_CheckType, MVT::v2i64,
/*44964*/           OPC_EmitInteger, MVT::i32, 14, 
/*44967*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44970*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 501:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 504:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*44981*/         0, /*End of Scope*/
/*44982*/       /*Scope*/ 81|128,1/*209*/, /*->45193*/
/*44984*/         OPC_MoveChild1,
/*44985*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*44988*/         OPC_Scope, 6|128,1/*134*/, /*->45125*/ // 2 children in Scope
/*44991*/           OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*44994*/           OPC_RecordChild1, // #0 = $Vn
/*44995*/           OPC_SwitchType /*4 cases */, 30, MVT::v4i16,// ->45028
/*44998*/             OPC_CheckChild1Type, MVT::v4i16,
/*45000*/             OPC_RecordChild2, // #1 = $Vm
/*45001*/             OPC_CheckChild2Type, MVT::v4i16,
/*45003*/             OPC_MoveParent,
/*45004*/             OPC_RecordChild2, // #2 = $src1
/*45005*/             OPC_CheckChild2Type, MVT::v4i16,
/*45007*/             OPC_CheckType, MVT::v4i16,
/*45009*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45011*/             OPC_EmitInteger, MVT::i32, 14, 
/*45014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45017*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 501:iPTR, (intrinsic_wo_chain:v4i16 509:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45028*/           /*SwitchType*/ 30, MVT::v2i32,// ->45060
/*45030*/             OPC_CheckChild1Type, MVT::v2i32,
/*45032*/             OPC_RecordChild2, // #1 = $Vm
/*45033*/             OPC_CheckChild2Type, MVT::v2i32,
/*45035*/             OPC_MoveParent,
/*45036*/             OPC_RecordChild2, // #2 = $src1
/*45037*/             OPC_CheckChild2Type, MVT::v2i32,
/*45039*/             OPC_CheckType, MVT::v2i32,
/*45041*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45043*/             OPC_EmitInteger, MVT::i32, 14, 
/*45046*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45049*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 501:iPTR, (intrinsic_wo_chain:v2i32 509:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45060*/           /*SwitchType*/ 30, MVT::v8i16,// ->45092
/*45062*/             OPC_CheckChild1Type, MVT::v8i16,
/*45064*/             OPC_RecordChild2, // #1 = $Vm
/*45065*/             OPC_CheckChild2Type, MVT::v8i16,
/*45067*/             OPC_MoveParent,
/*45068*/             OPC_RecordChild2, // #2 = $src1
/*45069*/             OPC_CheckChild2Type, MVT::v8i16,
/*45071*/             OPC_CheckType, MVT::v8i16,
/*45073*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45075*/             OPC_EmitInteger, MVT::i32, 14, 
/*45078*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45081*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 501:iPTR, (intrinsic_wo_chain:v8i16 509:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45092*/           /*SwitchType*/ 30, MVT::v4i32,// ->45124
/*45094*/             OPC_CheckChild1Type, MVT::v4i32,
/*45096*/             OPC_RecordChild2, // #1 = $Vm
/*45097*/             OPC_CheckChild2Type, MVT::v4i32,
/*45099*/             OPC_MoveParent,
/*45100*/             OPC_RecordChild2, // #2 = $src1
/*45101*/             OPC_CheckChild2Type, MVT::v4i32,
/*45103*/             OPC_CheckType, MVT::v4i32,
/*45105*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45107*/             OPC_EmitInteger, MVT::i32, 14, 
/*45110*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45113*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLAHv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 501:iPTR, (intrinsic_wo_chain:v4i32 509:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQRDMLAHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45124*/           0, // EndSwitchType
/*45125*/         /*Scope*/ 66, /*->45192*/
/*45126*/           OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*45129*/           OPC_RecordChild1, // #0 = $Vn
/*45130*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i32,// ->45161
/*45133*/             OPC_CheckChild1Type, MVT::v4i16,
/*45135*/             OPC_RecordChild2, // #1 = $Vm
/*45136*/             OPC_CheckChild2Type, MVT::v4i16,
/*45138*/             OPC_MoveParent,
/*45139*/             OPC_RecordChild2, // #2 = $src1
/*45140*/             OPC_CheckChild2Type, MVT::v4i32,
/*45142*/             OPC_CheckType, MVT::v4i32,
/*45144*/             OPC_EmitInteger, MVT::i32, 14, 
/*45147*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45150*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 501:iPTR, (intrinsic_wo_chain:v4i32 504:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                      // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45161*/           /*SwitchType*/ 28, MVT::v2i64,// ->45191
/*45163*/             OPC_CheckChild1Type, MVT::v2i32,
/*45165*/             OPC_RecordChild2, // #1 = $Vm
/*45166*/             OPC_CheckChild2Type, MVT::v2i32,
/*45168*/             OPC_MoveParent,
/*45169*/             OPC_RecordChild2, // #2 = $src1
/*45170*/             OPC_CheckChild2Type, MVT::v2i64,
/*45172*/             OPC_CheckType, MVT::v2i64,
/*45174*/             OPC_EmitInteger, MVT::i32, 14, 
/*45177*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45180*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 501:iPTR, (intrinsic_wo_chain:v2i64 504:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                      // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45191*/           0, // EndSwitchType
/*45192*/         0, /*End of Scope*/
/*45193*/       /*Scope*/ 75|128,1/*203*/, /*->45398*/
/*45195*/         OPC_RecordChild1, // #0 = $Vn
/*45196*/         OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->45222
/*45199*/           OPC_CheckChild1Type, MVT::v4i16,
/*45201*/           OPC_RecordChild2, // #1 = $Vm
/*45202*/           OPC_CheckChild2Type, MVT::v4i16,
/*45204*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45206*/           OPC_EmitInteger, MVT::i32, 14, 
/*45209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45212*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 501:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45222*/         /*SwitchType*/ 23, MVT::v2i32,// ->45247
/*45224*/           OPC_CheckChild1Type, MVT::v2i32,
/*45226*/           OPC_RecordChild2, // #1 = $Vm
/*45227*/           OPC_CheckChild2Type, MVT::v2i32,
/*45229*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45231*/           OPC_EmitInteger, MVT::i32, 14, 
/*45234*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45237*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 501:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45247*/         /*SwitchType*/ 23, MVT::v8i16,// ->45272
/*45249*/           OPC_CheckChild1Type, MVT::v8i16,
/*45251*/           OPC_RecordChild2, // #1 = $Vm
/*45252*/           OPC_CheckChild2Type, MVT::v8i16,
/*45254*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45256*/           OPC_EmitInteger, MVT::i32, 14, 
/*45259*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45262*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 501:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45272*/         /*SwitchType*/ 23, MVT::v4i32,// ->45297
/*45274*/           OPC_CheckChild1Type, MVT::v4i32,
/*45276*/           OPC_RecordChild2, // #1 = $Vm
/*45277*/           OPC_CheckChild2Type, MVT::v4i32,
/*45279*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45281*/           OPC_EmitInteger, MVT::i32, 14, 
/*45284*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45287*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 501:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45297*/         /*SwitchType*/ 23, MVT::v8i8,// ->45322
/*45299*/           OPC_CheckChild1Type, MVT::v8i8,
/*45301*/           OPC_RecordChild2, // #1 = $Vm
/*45302*/           OPC_CheckChild2Type, MVT::v8i8,
/*45304*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45306*/           OPC_EmitInteger, MVT::i32, 14, 
/*45309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45312*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 501:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*45322*/         /*SwitchType*/ 23, MVT::v16i8,// ->45347
/*45324*/           OPC_CheckChild1Type, MVT::v16i8,
/*45326*/           OPC_RecordChild2, // #1 = $Vm
/*45327*/           OPC_CheckChild2Type, MVT::v16i8,
/*45329*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45331*/           OPC_EmitInteger, MVT::i32, 14, 
/*45334*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45337*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 501:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*45347*/         /*SwitchType*/ 23, MVT::v1i64,// ->45372
/*45349*/           OPC_CheckChild1Type, MVT::v1i64,
/*45351*/           OPC_RecordChild2, // #1 = $Vm
/*45352*/           OPC_CheckChild2Type, MVT::v1i64,
/*45354*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45356*/           OPC_EmitInteger, MVT::i32, 14, 
/*45359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45362*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 501:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*45372*/         /*SwitchType*/ 23, MVT::v2i64,// ->45397
/*45374*/           OPC_CheckChild1Type, MVT::v2i64,
/*45376*/           OPC_RecordChild2, // #1 = $Vm
/*45377*/           OPC_CheckChild2Type, MVT::v2i64,
/*45379*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45381*/           OPC_EmitInteger, MVT::i32, 14, 
/*45384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45387*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 501:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*45397*/         0, // EndSwitchType
/*45398*/       0, /*End of Scope*/
/*45399*/     /*Scope*/ 77|128,8/*1101*/, /*->46502*/
/*45401*/       OPC_CheckChild0Integer, 9|128,4/*521*/, 
/*45404*/       OPC_RecordChild1, // #0 = $src1
/*45405*/       OPC_Scope, 36|128,1/*164*/, /*->45572*/ // 8 children in Scope
/*45408*/         OPC_CheckChild1Type, MVT::v4i16,
/*45410*/         OPC_Scope, 6|128,1/*134*/, /*->45547*/ // 2 children in Scope
/*45413*/           OPC_MoveChild2,
/*45414*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45417*/           OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*45420*/           OPC_Scope, 46, /*->45468*/ // 3 children in Scope
/*45422*/             OPC_RecordChild1, // #1 = $Vn
/*45423*/             OPC_CheckChild1Type, MVT::v4i16,
/*45425*/             OPC_MoveChild2,
/*45426*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45429*/             OPC_RecordChild0, // #2 = $Vm
/*45430*/             OPC_CheckChild0Type, MVT::v4i16,
/*45432*/             OPC_RecordChild1, // #3 = $lane
/*45433*/             OPC_MoveChild1,
/*45434*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45437*/             OPC_MoveParent,
/*45438*/             OPC_CheckType, MVT::v4i16,
/*45440*/             OPC_MoveParent,
/*45441*/             OPC_CheckType, MVT::v4i16,
/*45443*/             OPC_MoveParent,
/*45444*/             OPC_CheckType, MVT::v4i16,
/*45446*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45448*/             OPC_EmitConvertToTarget, 3,
/*45450*/             OPC_EmitInteger, MVT::i32, 14, 
/*45453*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45456*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 521:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 509:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45468*/           /*Scope*/ 46, /*->45515*/
/*45469*/             OPC_MoveChild1,
/*45470*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45473*/             OPC_RecordChild0, // #1 = $Vm
/*45474*/             OPC_CheckChild0Type, MVT::v4i16,
/*45476*/             OPC_RecordChild1, // #2 = $lane
/*45477*/             OPC_MoveChild1,
/*45478*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45481*/             OPC_MoveParent,
/*45482*/             OPC_CheckType, MVT::v4i16,
/*45484*/             OPC_MoveParent,
/*45485*/             OPC_RecordChild2, // #3 = $Vn
/*45486*/             OPC_CheckChild2Type, MVT::v4i16,
/*45488*/             OPC_CheckType, MVT::v4i16,
/*45490*/             OPC_MoveParent,
/*45491*/             OPC_CheckType, MVT::v4i16,
/*45493*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45495*/             OPC_EmitConvertToTarget, 2,
/*45497*/             OPC_EmitInteger, MVT::i32, 14, 
/*45500*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45503*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i16), 0,
                          MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i16 521:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 509:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45515*/           /*Scope*/ 30, /*->45546*/
/*45516*/             OPC_RecordChild1, // #1 = $Vn
/*45517*/             OPC_CheckChild1Type, MVT::v4i16,
/*45519*/             OPC_RecordChild2, // #2 = $Vm
/*45520*/             OPC_CheckChild2Type, MVT::v4i16,
/*45522*/             OPC_CheckType, MVT::v4i16,
/*45524*/             OPC_MoveParent,
/*45525*/             OPC_CheckType, MVT::v4i16,
/*45527*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45529*/             OPC_EmitInteger, MVT::i32, 14, 
/*45532*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45535*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i16 521:iPTR, DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 509:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45546*/           0, /*End of Scope*/
/*45547*/         /*Scope*/ 23, /*->45571*/
/*45548*/           OPC_RecordChild2, // #1 = $Vm
/*45549*/           OPC_CheckChild2Type, MVT::v4i16,
/*45551*/           OPC_CheckType, MVT::v4i16,
/*45553*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45555*/           OPC_EmitInteger, MVT::i32, 14, 
/*45558*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45561*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 521:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45571*/         0, /*End of Scope*/
/*45572*/       /*Scope*/ 36|128,1/*164*/, /*->45738*/
/*45574*/         OPC_CheckChild1Type, MVT::v2i32,
/*45576*/         OPC_Scope, 6|128,1/*134*/, /*->45713*/ // 2 children in Scope
/*45579*/           OPC_MoveChild2,
/*45580*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45583*/           OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*45586*/           OPC_Scope, 46, /*->45634*/ // 3 children in Scope
/*45588*/             OPC_RecordChild1, // #1 = $Vn
/*45589*/             OPC_CheckChild1Type, MVT::v2i32,
/*45591*/             OPC_MoveChild2,
/*45592*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45595*/             OPC_RecordChild0, // #2 = $Vm
/*45596*/             OPC_CheckChild0Type, MVT::v2i32,
/*45598*/             OPC_RecordChild1, // #3 = $lane
/*45599*/             OPC_MoveChild1,
/*45600*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45603*/             OPC_MoveParent,
/*45604*/             OPC_CheckType, MVT::v2i32,
/*45606*/             OPC_MoveParent,
/*45607*/             OPC_CheckType, MVT::v2i32,
/*45609*/             OPC_MoveParent,
/*45610*/             OPC_CheckType, MVT::v2i32,
/*45612*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45614*/             OPC_EmitConvertToTarget, 3,
/*45616*/             OPC_EmitInteger, MVT::i32, 14, 
/*45619*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45622*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 521:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 509:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45634*/           /*Scope*/ 46, /*->45681*/
/*45635*/             OPC_MoveChild1,
/*45636*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45639*/             OPC_RecordChild0, // #1 = $Vm
/*45640*/             OPC_CheckChild0Type, MVT::v2i32,
/*45642*/             OPC_RecordChild1, // #2 = $lane
/*45643*/             OPC_MoveChild1,
/*45644*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45647*/             OPC_MoveParent,
/*45648*/             OPC_CheckType, MVT::v2i32,
/*45650*/             OPC_MoveParent,
/*45651*/             OPC_RecordChild2, // #3 = $Vn
/*45652*/             OPC_CheckChild2Type, MVT::v2i32,
/*45654*/             OPC_CheckType, MVT::v2i32,
/*45656*/             OPC_MoveParent,
/*45657*/             OPC_CheckType, MVT::v2i32,
/*45659*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45661*/             OPC_EmitConvertToTarget, 2,
/*45663*/             OPC_EmitInteger, MVT::i32, 14, 
/*45666*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45669*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv2i32), 0,
                          MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i32 521:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 509:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQRDMLSHslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45681*/           /*Scope*/ 30, /*->45712*/
/*45682*/             OPC_RecordChild1, // #1 = $Vn
/*45683*/             OPC_CheckChild1Type, MVT::v2i32,
/*45685*/             OPC_RecordChild2, // #2 = $Vm
/*45686*/             OPC_CheckChild2Type, MVT::v2i32,
/*45688*/             OPC_CheckType, MVT::v2i32,
/*45690*/             OPC_MoveParent,
/*45691*/             OPC_CheckType, MVT::v2i32,
/*45693*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45695*/             OPC_EmitInteger, MVT::i32, 14, 
/*45698*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45701*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i32 521:iPTR, DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 509:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45712*/           0, /*End of Scope*/
/*45713*/         /*Scope*/ 23, /*->45737*/
/*45714*/           OPC_RecordChild2, // #1 = $Vm
/*45715*/           OPC_CheckChild2Type, MVT::v2i32,
/*45717*/           OPC_CheckType, MVT::v2i32,
/*45719*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45721*/           OPC_EmitInteger, MVT::i32, 14, 
/*45724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45727*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 521:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45737*/         0, /*End of Scope*/
/*45738*/       /*Scope*/ 69|128,2/*325*/, /*->46065*/
/*45740*/         OPC_CheckChild1Type, MVT::v4i32,
/*45742*/         OPC_Scope, 39|128,2/*295*/, /*->46040*/ // 2 children in Scope
/*45745*/           OPC_MoveChild2,
/*45746*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45749*/           OPC_Scope, 124, /*->45875*/ // 2 children in Scope
/*45751*/             OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*45754*/             OPC_Scope, 44, /*->45800*/ // 3 children in Scope
/*45756*/               OPC_RecordChild1, // #1 = $Vn
/*45757*/               OPC_CheckChild1Type, MVT::v4i16,
/*45759*/               OPC_MoveChild2,
/*45760*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45763*/               OPC_RecordChild0, // #2 = $Vm
/*45764*/               OPC_CheckChild0Type, MVT::v4i16,
/*45766*/               OPC_RecordChild1, // #3 = $lane
/*45767*/               OPC_MoveChild1,
/*45768*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45771*/               OPC_MoveParent,
/*45772*/               OPC_CheckType, MVT::v4i16,
/*45774*/               OPC_MoveParent,
/*45775*/               OPC_CheckType, MVT::v4i32,
/*45777*/               OPC_MoveParent,
/*45778*/               OPC_CheckType, MVT::v4i32,
/*45780*/               OPC_EmitConvertToTarget, 3,
/*45782*/               OPC_EmitInteger, MVT::i32, 14, 
/*45785*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45788*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 521:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 504:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45800*/             /*Scope*/ 44, /*->45845*/
/*45801*/               OPC_MoveChild1,
/*45802*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45805*/               OPC_RecordChild0, // #1 = $Vm
/*45806*/               OPC_CheckChild0Type, MVT::v4i16,
/*45808*/               OPC_RecordChild1, // #2 = $lane
/*45809*/               OPC_MoveChild1,
/*45810*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45813*/               OPC_MoveParent,
/*45814*/               OPC_CheckType, MVT::v4i16,
/*45816*/               OPC_MoveParent,
/*45817*/               OPC_RecordChild2, // #3 = $Vn
/*45818*/               OPC_CheckChild2Type, MVT::v4i16,
/*45820*/               OPC_CheckType, MVT::v4i32,
/*45822*/               OPC_MoveParent,
/*45823*/               OPC_CheckType, MVT::v4i32,
/*45825*/               OPC_EmitConvertToTarget, 2,
/*45827*/               OPC_EmitInteger, MVT::i32, 14, 
/*45830*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45833*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (intrinsic_wo_chain:v4i32 521:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 504:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                        // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45845*/             /*Scope*/ 28, /*->45874*/
/*45846*/               OPC_RecordChild1, // #1 = $Vn
/*45847*/               OPC_CheckChild1Type, MVT::v4i16,
/*45849*/               OPC_RecordChild2, // #2 = $Vm
/*45850*/               OPC_CheckChild2Type, MVT::v4i16,
/*45852*/               OPC_CheckType, MVT::v4i32,
/*45854*/               OPC_MoveParent,
/*45855*/               OPC_CheckType, MVT::v4i32,
/*45857*/               OPC_EmitInteger, MVT::i32, 14, 
/*45860*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45863*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 521:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 504:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                        // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45874*/             0, /*End of Scope*/
/*45875*/           /*Scope*/ 34|128,1/*162*/, /*->46039*/
/*45877*/             OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*45880*/             OPC_Scope, 62, /*->45944*/ // 3 children in Scope
/*45882*/               OPC_RecordChild1, // #1 = $src2
/*45883*/               OPC_CheckChild1Type, MVT::v4i32,
/*45885*/               OPC_MoveChild2,
/*45886*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45889*/               OPC_RecordChild0, // #2 = $src3
/*45890*/               OPC_CheckChild0Type, MVT::v4i32,
/*45892*/               OPC_RecordChild1, // #3 = $lane
/*45893*/               OPC_MoveChild1,
/*45894*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45897*/               OPC_MoveParent,
/*45898*/               OPC_CheckType, MVT::v4i32,
/*45900*/               OPC_MoveParent,
/*45901*/               OPC_CheckType, MVT::v4i32,
/*45903*/               OPC_MoveParent,
/*45904*/               OPC_CheckType, MVT::v4i32,
/*45906*/               OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45908*/               OPC_EmitConvertToTarget, 3,
/*45910*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45913*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*45921*/               OPC_EmitConvertToTarget, 3,
/*45923*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45926*/               OPC_EmitInteger, MVT::i32, 14, 
/*45929*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45932*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 521:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 509:iPTR, QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*45944*/             /*Scope*/ 62, /*->46007*/
/*45945*/               OPC_MoveChild1,
/*45946*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45949*/               OPC_RecordChild0, // #1 = $src3
/*45950*/               OPC_CheckChild0Type, MVT::v4i32,
/*45952*/               OPC_RecordChild1, // #2 = $lane
/*45953*/               OPC_MoveChild1,
/*45954*/               OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45957*/               OPC_MoveParent,
/*45958*/               OPC_CheckType, MVT::v4i32,
/*45960*/               OPC_MoveParent,
/*45961*/               OPC_RecordChild2, // #3 = $src2
/*45962*/               OPC_CheckChild2Type, MVT::v4i32,
/*45964*/               OPC_CheckType, MVT::v4i32,
/*45966*/               OPC_MoveParent,
/*45967*/               OPC_CheckType, MVT::v4i32,
/*45969*/               OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*45971*/               OPC_EmitConvertToTarget, 2,
/*45973*/               OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*45976*/               OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                            MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*45984*/               OPC_EmitConvertToTarget, 2,
/*45986*/               OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*45989*/               OPC_EmitInteger, MVT::i32, 14, 
/*45992*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45995*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv4i32), 0,
                            MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                        // Src: (intrinsic_wo_chain:v4i32 521:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 509:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 22
                        // Dst: (VQRDMLSHslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46007*/             /*Scope*/ 30, /*->46038*/
/*46008*/               OPC_RecordChild1, // #1 = $Vn
/*46009*/               OPC_CheckChild1Type, MVT::v4i32,
/*46011*/               OPC_RecordChild2, // #2 = $Vm
/*46012*/               OPC_CheckChild2Type, MVT::v4i32,
/*46014*/               OPC_CheckType, MVT::v4i32,
/*46016*/               OPC_MoveParent,
/*46017*/               OPC_CheckType, MVT::v4i32,
/*46019*/               OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46021*/               OPC_EmitInteger, MVT::i32, 14, 
/*46024*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46027*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv4i32), 0,
                            MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (intrinsic_wo_chain:v4i32 521:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 509:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 16
                        // Dst: (VQRDMLSHv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46038*/             0, /*End of Scope*/
/*46039*/           0, /*End of Scope*/
/*46040*/         /*Scope*/ 23, /*->46064*/
/*46041*/           OPC_RecordChild2, // #1 = $Vm
/*46042*/           OPC_CheckChild2Type, MVT::v4i32,
/*46044*/           OPC_CheckType, MVT::v4i32,
/*46046*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46048*/           OPC_EmitInteger, MVT::i32, 14, 
/*46051*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46054*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 521:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46064*/         0, /*End of Scope*/
/*46065*/       /*Scope*/ 30|128,1/*158*/, /*->46225*/
/*46067*/         OPC_CheckChild1Type, MVT::v2i64,
/*46069*/         OPC_Scope, 0|128,1/*128*/, /*->46200*/ // 2 children in Scope
/*46072*/           OPC_MoveChild2,
/*46073*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46076*/           OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*46079*/           OPC_Scope, 44, /*->46125*/ // 3 children in Scope
/*46081*/             OPC_RecordChild1, // #1 = $Vn
/*46082*/             OPC_CheckChild1Type, MVT::v2i32,
/*46084*/             OPC_MoveChild2,
/*46085*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46088*/             OPC_RecordChild0, // #2 = $Vm
/*46089*/             OPC_CheckChild0Type, MVT::v2i32,
/*46091*/             OPC_RecordChild1, // #3 = $lane
/*46092*/             OPC_MoveChild1,
/*46093*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46096*/             OPC_MoveParent,
/*46097*/             OPC_CheckType, MVT::v2i32,
/*46099*/             OPC_MoveParent,
/*46100*/             OPC_CheckType, MVT::v2i64,
/*46102*/             OPC_MoveParent,
/*46103*/             OPC_CheckType, MVT::v2i64,
/*46105*/             OPC_EmitConvertToTarget, 3,
/*46107*/             OPC_EmitInteger, MVT::i32, 14, 
/*46110*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46113*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 521:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 504:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46125*/           /*Scope*/ 44, /*->46170*/
/*46126*/             OPC_MoveChild1,
/*46127*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46130*/             OPC_RecordChild0, // #1 = $Vm
/*46131*/             OPC_CheckChild0Type, MVT::v2i32,
/*46133*/             OPC_RecordChild1, // #2 = $lane
/*46134*/             OPC_MoveChild1,
/*46135*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46138*/             OPC_MoveParent,
/*46139*/             OPC_CheckType, MVT::v2i32,
/*46141*/             OPC_MoveParent,
/*46142*/             OPC_RecordChild2, // #3 = $Vn
/*46143*/             OPC_CheckChild2Type, MVT::v2i32,
/*46145*/             OPC_CheckType, MVT::v2i64,
/*46147*/             OPC_MoveParent,
/*46148*/             OPC_CheckType, MVT::v2i64,
/*46150*/             OPC_EmitConvertToTarget, 2,
/*46152*/             OPC_EmitInteger, MVT::i32, 14, 
/*46155*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46158*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 521:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 504:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46170*/           /*Scope*/ 28, /*->46199*/
/*46171*/             OPC_RecordChild1, // #1 = $Vn
/*46172*/             OPC_CheckChild1Type, MVT::v2i32,
/*46174*/             OPC_RecordChild2, // #2 = $Vm
/*46175*/             OPC_CheckChild2Type, MVT::v2i32,
/*46177*/             OPC_CheckType, MVT::v2i64,
/*46179*/             OPC_MoveParent,
/*46180*/             OPC_CheckType, MVT::v2i64,
/*46182*/             OPC_EmitInteger, MVT::i32, 14, 
/*46185*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46188*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 521:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 504:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46199*/           0, /*End of Scope*/
/*46200*/         /*Scope*/ 23, /*->46224*/
/*46201*/           OPC_RecordChild2, // #1 = $Vm
/*46202*/           OPC_CheckChild2Type, MVT::v2i64,
/*46204*/           OPC_CheckType, MVT::v2i64,
/*46206*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46208*/           OPC_EmitInteger, MVT::i32, 14, 
/*46211*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46214*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 521:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46224*/         0, /*End of Scope*/
/*46225*/       /*Scope*/ 68|128,1/*196*/, /*->46423*/
/*46227*/         OPC_CheckChild1Type, MVT::v8i16,
/*46229*/         OPC_Scope, 38|128,1/*166*/, /*->46398*/ // 2 children in Scope
/*46232*/           OPC_MoveChild2,
/*46233*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46236*/           OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*46239*/           OPC_Scope, 62, /*->46303*/ // 3 children in Scope
/*46241*/             OPC_RecordChild1, // #1 = $src2
/*46242*/             OPC_CheckChild1Type, MVT::v8i16,
/*46244*/             OPC_MoveChild2,
/*46245*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46248*/             OPC_RecordChild0, // #2 = $src3
/*46249*/             OPC_CheckChild0Type, MVT::v8i16,
/*46251*/             OPC_RecordChild1, // #3 = $lane
/*46252*/             OPC_MoveChild1,
/*46253*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46256*/             OPC_MoveParent,
/*46257*/             OPC_CheckType, MVT::v8i16,
/*46259*/             OPC_MoveParent,
/*46260*/             OPC_CheckType, MVT::v8i16,
/*46262*/             OPC_MoveParent,
/*46263*/             OPC_CheckType, MVT::v8i16,
/*46265*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46267*/             OPC_EmitConvertToTarget, 3,
/*46269*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46272*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*46280*/             OPC_EmitConvertToTarget, 3,
/*46282*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46285*/             OPC_EmitInteger, MVT::i32, 14, 
/*46288*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46291*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 521:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 509:iPTR, QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46303*/           /*Scope*/ 62, /*->46366*/
/*46304*/             OPC_MoveChild1,
/*46305*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46308*/             OPC_RecordChild0, // #1 = $src3
/*46309*/             OPC_CheckChild0Type, MVT::v8i16,
/*46311*/             OPC_RecordChild1, // #2 = $lane
/*46312*/             OPC_MoveChild1,
/*46313*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46316*/             OPC_MoveParent,
/*46317*/             OPC_CheckType, MVT::v8i16,
/*46319*/             OPC_MoveParent,
/*46320*/             OPC_RecordChild2, // #3 = $src2
/*46321*/             OPC_CheckChild2Type, MVT::v8i16,
/*46323*/             OPC_CheckType, MVT::v8i16,
/*46325*/             OPC_MoveParent,
/*46326*/             OPC_CheckType, MVT::v8i16,
/*46328*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46330*/             OPC_EmitConvertToTarget, 2,
/*46332*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*46335*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*46343*/             OPC_EmitConvertToTarget, 2,
/*46345*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*46348*/             OPC_EmitInteger, MVT::i32, 14, 
/*46351*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46354*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHslv8i16), 0,
                          MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (intrinsic_wo_chain:v8i16 521:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 509:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 22
                      // Dst: (VQRDMLSHslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46366*/           /*Scope*/ 30, /*->46397*/
/*46367*/             OPC_RecordChild1, // #1 = $Vn
/*46368*/             OPC_CheckChild1Type, MVT::v8i16,
/*46370*/             OPC_RecordChild2, // #2 = $Vm
/*46371*/             OPC_CheckChild2Type, MVT::v8i16,
/*46373*/             OPC_CheckType, MVT::v8i16,
/*46375*/             OPC_MoveParent,
/*46376*/             OPC_CheckType, MVT::v8i16,
/*46378*/             OPC_CheckPatternPredicate, 46, // (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps())
/*46380*/             OPC_EmitInteger, MVT::i32, 14, 
/*46383*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46386*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMLSHv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v8i16 521:iPTR, QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 509:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 16
                      // Dst: (VQRDMLSHv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46397*/           0, /*End of Scope*/
/*46398*/         /*Scope*/ 23, /*->46422*/
/*46399*/           OPC_RecordChild2, // #1 = $Vm
/*46400*/           OPC_CheckChild2Type, MVT::v8i16,
/*46402*/           OPC_CheckType, MVT::v8i16,
/*46404*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46406*/           OPC_EmitInteger, MVT::i32, 14, 
/*46409*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46412*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 521:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46422*/         0, /*End of Scope*/
/*46423*/       /*Scope*/ 25, /*->46449*/
/*46424*/         OPC_CheckChild1Type, MVT::v8i8,
/*46426*/         OPC_RecordChild2, // #1 = $Vm
/*46427*/         OPC_CheckChild2Type, MVT::v8i8,
/*46429*/         OPC_CheckType, MVT::v8i8,
/*46431*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46433*/         OPC_EmitInteger, MVT::i32, 14, 
/*46436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46439*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 521:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46449*/       /*Scope*/ 25, /*->46475*/
/*46450*/         OPC_CheckChild1Type, MVT::v16i8,
/*46452*/         OPC_RecordChild2, // #1 = $Vm
/*46453*/         OPC_CheckChild2Type, MVT::v16i8,
/*46455*/         OPC_CheckType, MVT::v16i8,
/*46457*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46459*/         OPC_EmitInteger, MVT::i32, 14, 
/*46462*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46465*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 521:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46475*/       /*Scope*/ 25, /*->46501*/
/*46476*/         OPC_CheckChild1Type, MVT::v1i64,
/*46478*/         OPC_RecordChild2, // #1 = $Vm
/*46479*/         OPC_CheckChild2Type, MVT::v1i64,
/*46481*/         OPC_CheckType, MVT::v1i64,
/*46483*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46485*/         OPC_EmitInteger, MVT::i32, 14, 
/*46488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46491*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 521:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46501*/       0, /*End of Scope*/
/*46502*/     /*Scope*/ 17|128,5/*657*/, /*->47161*/
/*46504*/       OPC_CheckChild0Integer, 119|128,3/*503*/, 
/*46507*/       OPC_Scope, 43|128,1/*171*/, /*->46681*/ // 5 children in Scope
/*46510*/         OPC_RecordChild1, // #0 = $Vn
/*46511*/         OPC_Scope, 41, /*->46554*/ // 4 children in Scope
/*46513*/           OPC_CheckChild1Type, MVT::v4i16,
/*46515*/           OPC_MoveChild2,
/*46516*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46519*/           OPC_RecordChild0, // #1 = $Vm
/*46520*/           OPC_CheckChild0Type, MVT::v4i16,
/*46522*/           OPC_RecordChild1, // #2 = $lane
/*46523*/           OPC_MoveChild1,
/*46524*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46527*/           OPC_MoveParent,
/*46528*/           OPC_CheckType, MVT::v4i16,
/*46530*/           OPC_MoveParent,
/*46531*/           OPC_CheckType, MVT::v4i16,
/*46533*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46535*/           OPC_EmitConvertToTarget, 2,
/*46537*/           OPC_EmitInteger, MVT::i32, 14, 
/*46540*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46543*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 503:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46554*/         /*Scope*/ 41, /*->46596*/
/*46555*/           OPC_CheckChild1Type, MVT::v2i32,
/*46557*/           OPC_MoveChild2,
/*46558*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46561*/           OPC_RecordChild0, // #1 = $Vm
/*46562*/           OPC_CheckChild0Type, MVT::v2i32,
/*46564*/           OPC_RecordChild1, // #2 = $lane
/*46565*/           OPC_MoveChild1,
/*46566*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46569*/           OPC_MoveParent,
/*46570*/           OPC_CheckType, MVT::v2i32,
/*46572*/           OPC_MoveParent,
/*46573*/           OPC_CheckType, MVT::v2i32,
/*46575*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46577*/           OPC_EmitConvertToTarget, 2,
/*46579*/           OPC_EmitInteger, MVT::i32, 14, 
/*46582*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46585*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 503:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46596*/         /*Scope*/ 41, /*->46638*/
/*46597*/           OPC_CheckChild1Type, MVT::v8i16,
/*46599*/           OPC_MoveChild2,
/*46600*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46603*/           OPC_RecordChild0, // #1 = $Vm
/*46604*/           OPC_CheckChild0Type, MVT::v4i16,
/*46606*/           OPC_RecordChild1, // #2 = $lane
/*46607*/           OPC_MoveChild1,
/*46608*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46611*/           OPC_MoveParent,
/*46612*/           OPC_CheckType, MVT::v8i16,
/*46614*/           OPC_MoveParent,
/*46615*/           OPC_CheckType, MVT::v8i16,
/*46617*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46619*/           OPC_EmitConvertToTarget, 2,
/*46621*/           OPC_EmitInteger, MVT::i32, 14, 
/*46624*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46627*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 503:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46638*/         /*Scope*/ 41, /*->46680*/
/*46639*/           OPC_CheckChild1Type, MVT::v4i32,
/*46641*/           OPC_MoveChild2,
/*46642*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46645*/           OPC_RecordChild0, // #1 = $Vm
/*46646*/           OPC_CheckChild0Type, MVT::v2i32,
/*46648*/           OPC_RecordChild1, // #2 = $lane
/*46649*/           OPC_MoveChild1,
/*46650*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46653*/           OPC_MoveParent,
/*46654*/           OPC_CheckType, MVT::v4i32,
/*46656*/           OPC_MoveParent,
/*46657*/           OPC_CheckType, MVT::v4i32,
/*46659*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46661*/           OPC_EmitConvertToTarget, 2,
/*46663*/           OPC_EmitInteger, MVT::i32, 14, 
/*46666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46669*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 503:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46680*/         0, /*End of Scope*/
/*46681*/       /*Scope*/ 17|128,1/*145*/, /*->46828*/
/*46683*/         OPC_MoveChild1,
/*46684*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46687*/         OPC_RecordChild0, // #0 = $Vm
/*46688*/         OPC_Scope, 68, /*->46758*/ // 2 children in Scope
/*46690*/           OPC_CheckChild0Type, MVT::v4i16,
/*46692*/           OPC_RecordChild1, // #1 = $lane
/*46693*/           OPC_MoveChild1,
/*46694*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46697*/           OPC_MoveParent,
/*46698*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->46728
/*46701*/             OPC_MoveParent,
/*46702*/             OPC_RecordChild2, // #2 = $Vn
/*46703*/             OPC_CheckChild2Type, MVT::v4i16,
/*46705*/             OPC_CheckType, MVT::v4i16,
/*46707*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46709*/             OPC_EmitConvertToTarget, 1,
/*46711*/             OPC_EmitInteger, MVT::i32, 14, 
/*46714*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46717*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 503:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46728*/           /*SwitchType*/ 27, MVT::v8i16,// ->46757
/*46730*/             OPC_MoveParent,
/*46731*/             OPC_RecordChild2, // #2 = $Vn
/*46732*/             OPC_CheckChild2Type, MVT::v8i16,
/*46734*/             OPC_CheckType, MVT::v8i16,
/*46736*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46738*/             OPC_EmitConvertToTarget, 1,
/*46740*/             OPC_EmitInteger, MVT::i32, 14, 
/*46743*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46746*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 503:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46757*/           0, // EndSwitchType
/*46758*/         /*Scope*/ 68, /*->46827*/
/*46759*/           OPC_CheckChild0Type, MVT::v2i32,
/*46761*/           OPC_RecordChild1, // #1 = $lane
/*46762*/           OPC_MoveChild1,
/*46763*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46766*/           OPC_MoveParent,
/*46767*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->46797
/*46770*/             OPC_MoveParent,
/*46771*/             OPC_RecordChild2, // #2 = $Vn
/*46772*/             OPC_CheckChild2Type, MVT::v2i32,
/*46774*/             OPC_CheckType, MVT::v2i32,
/*46776*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46778*/             OPC_EmitConvertToTarget, 1,
/*46780*/             OPC_EmitInteger, MVT::i32, 14, 
/*46783*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46786*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 503:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46797*/           /*SwitchType*/ 27, MVT::v4i32,// ->46826
/*46799*/             OPC_MoveParent,
/*46800*/             OPC_RecordChild2, // #2 = $Vn
/*46801*/             OPC_CheckChild2Type, MVT::v4i32,
/*46803*/             OPC_CheckType, MVT::v4i32,
/*46805*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46807*/             OPC_EmitConvertToTarget, 1,
/*46809*/             OPC_EmitInteger, MVT::i32, 14, 
/*46812*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46815*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 503:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46826*/           0, // EndSwitchType
/*46827*/         0, /*End of Scope*/
/*46828*/       /*Scope*/ 115, /*->46944*/
/*46829*/         OPC_RecordChild1, // #0 = $src1
/*46830*/         OPC_Scope, 55, /*->46887*/ // 2 children in Scope
/*46832*/           OPC_CheckChild1Type, MVT::v8i16,
/*46834*/           OPC_MoveChild2,
/*46835*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46838*/           OPC_RecordChild0, // #1 = $src2
/*46839*/           OPC_CheckChild0Type, MVT::v8i16,
/*46841*/           OPC_RecordChild1, // #2 = $lane
/*46842*/           OPC_MoveChild1,
/*46843*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46846*/           OPC_MoveParent,
/*46847*/           OPC_CheckType, MVT::v8i16,
/*46849*/           OPC_MoveParent,
/*46850*/           OPC_CheckType, MVT::v8i16,
/*46852*/           OPC_EmitConvertToTarget, 2,
/*46854*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*46857*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*46865*/           OPC_EmitConvertToTarget, 2,
/*46867*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*46870*/           OPC_EmitInteger, MVT::i32, 14, 
/*46873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46876*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 503:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46887*/         /*Scope*/ 55, /*->46943*/
/*46888*/           OPC_CheckChild1Type, MVT::v4i32,
/*46890*/           OPC_MoveChild2,
/*46891*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46894*/           OPC_RecordChild0, // #1 = $src2
/*46895*/           OPC_CheckChild0Type, MVT::v4i32,
/*46897*/           OPC_RecordChild1, // #2 = $lane
/*46898*/           OPC_MoveChild1,
/*46899*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46902*/           OPC_MoveParent,
/*46903*/           OPC_CheckType, MVT::v4i32,
/*46905*/           OPC_MoveParent,
/*46906*/           OPC_CheckType, MVT::v4i32,
/*46908*/           OPC_EmitConvertToTarget, 2,
/*46910*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*46913*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*46921*/           OPC_EmitConvertToTarget, 2,
/*46923*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*46926*/           OPC_EmitInteger, MVT::i32, 14, 
/*46929*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46932*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 503:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46943*/         0, /*End of Scope*/
/*46944*/       /*Scope*/ 111, /*->47056*/
/*46945*/         OPC_MoveChild1,
/*46946*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46949*/         OPC_RecordChild0, // #0 = $src2
/*46950*/         OPC_Scope, 51, /*->47003*/ // 2 children in Scope
/*46952*/           OPC_CheckChild0Type, MVT::v8i16,
/*46954*/           OPC_RecordChild1, // #1 = $lane
/*46955*/           OPC_MoveChild1,
/*46956*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46959*/           OPC_MoveParent,
/*46960*/           OPC_CheckType, MVT::v8i16,
/*46962*/           OPC_MoveParent,
/*46963*/           OPC_RecordChild2, // #2 = $src1
/*46964*/           OPC_CheckChild2Type, MVT::v8i16,
/*46966*/           OPC_CheckType, MVT::v8i16,
/*46968*/           OPC_EmitConvertToTarget, 1,
/*46970*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*46973*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*46981*/           OPC_EmitConvertToTarget, 1,
/*46983*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*46986*/           OPC_EmitInteger, MVT::i32, 14, 
/*46989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46992*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 503:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47003*/         /*Scope*/ 51, /*->47055*/
/*47004*/           OPC_CheckChild0Type, MVT::v4i32,
/*47006*/           OPC_RecordChild1, // #1 = $lane
/*47007*/           OPC_MoveChild1,
/*47008*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47011*/           OPC_MoveParent,
/*47012*/           OPC_CheckType, MVT::v4i32,
/*47014*/           OPC_MoveParent,
/*47015*/           OPC_RecordChild2, // #2 = $src1
/*47016*/           OPC_CheckChild2Type, MVT::v4i32,
/*47018*/           OPC_CheckType, MVT::v4i32,
/*47020*/           OPC_EmitConvertToTarget, 1,
/*47022*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47025*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47033*/           OPC_EmitConvertToTarget, 1,
/*47035*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47038*/           OPC_EmitInteger, MVT::i32, 14, 
/*47041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47044*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 503:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47055*/         0, /*End of Scope*/
/*47056*/       /*Scope*/ 103, /*->47160*/
/*47057*/         OPC_RecordChild1, // #0 = $Vn
/*47058*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->47084
/*47061*/           OPC_CheckChild1Type, MVT::v4i16,
/*47063*/           OPC_RecordChild2, // #1 = $Vm
/*47064*/           OPC_CheckChild2Type, MVT::v4i16,
/*47066*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47068*/           OPC_EmitInteger, MVT::i32, 14, 
/*47071*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47074*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 503:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47084*/         /*SwitchType*/ 23, MVT::v2i32,// ->47109
/*47086*/           OPC_CheckChild1Type, MVT::v2i32,
/*47088*/           OPC_RecordChild2, // #1 = $Vm
/*47089*/           OPC_CheckChild2Type, MVT::v2i32,
/*47091*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47093*/           OPC_EmitInteger, MVT::i32, 14, 
/*47096*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47099*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 503:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47109*/         /*SwitchType*/ 23, MVT::v8i16,// ->47134
/*47111*/           OPC_CheckChild1Type, MVT::v8i16,
/*47113*/           OPC_RecordChild2, // #1 = $Vm
/*47114*/           OPC_CheckChild2Type, MVT::v8i16,
/*47116*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47118*/           OPC_EmitInteger, MVT::i32, 14, 
/*47121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47124*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 503:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47134*/         /*SwitchType*/ 23, MVT::v4i32,// ->47159
/*47136*/           OPC_CheckChild1Type, MVT::v4i32,
/*47138*/           OPC_RecordChild2, // #1 = $Vm
/*47139*/           OPC_CheckChild2Type, MVT::v4i32,
/*47141*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47143*/           OPC_EmitInteger, MVT::i32, 14, 
/*47146*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47149*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 503:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47159*/         0, // EndSwitchType
/*47160*/       0, /*End of Scope*/
/*47161*/     /*Scope*/ 17|128,5/*657*/, /*->47820*/
/*47163*/       OPC_CheckChild0Integer, 125|128,3/*509*/, 
/*47166*/       OPC_Scope, 43|128,1/*171*/, /*->47340*/ // 5 children in Scope
/*47169*/         OPC_RecordChild1, // #0 = $Vn
/*47170*/         OPC_Scope, 41, /*->47213*/ // 4 children in Scope
/*47172*/           OPC_CheckChild1Type, MVT::v4i16,
/*47174*/           OPC_MoveChild2,
/*47175*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47178*/           OPC_RecordChild0, // #1 = $Vm
/*47179*/           OPC_CheckChild0Type, MVT::v4i16,
/*47181*/           OPC_RecordChild1, // #2 = $lane
/*47182*/           OPC_MoveChild1,
/*47183*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47186*/           OPC_MoveParent,
/*47187*/           OPC_CheckType, MVT::v4i16,
/*47189*/           OPC_MoveParent,
/*47190*/           OPC_CheckType, MVT::v4i16,
/*47192*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47194*/           OPC_EmitConvertToTarget, 2,
/*47196*/           OPC_EmitInteger, MVT::i32, 14, 
/*47199*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47202*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 509:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47213*/         /*Scope*/ 41, /*->47255*/
/*47214*/           OPC_CheckChild1Type, MVT::v2i32,
/*47216*/           OPC_MoveChild2,
/*47217*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47220*/           OPC_RecordChild0, // #1 = $Vm
/*47221*/           OPC_CheckChild0Type, MVT::v2i32,
/*47223*/           OPC_RecordChild1, // #2 = $lane
/*47224*/           OPC_MoveChild1,
/*47225*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47228*/           OPC_MoveParent,
/*47229*/           OPC_CheckType, MVT::v2i32,
/*47231*/           OPC_MoveParent,
/*47232*/           OPC_CheckType, MVT::v2i32,
/*47234*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47236*/           OPC_EmitConvertToTarget, 2,
/*47238*/           OPC_EmitInteger, MVT::i32, 14, 
/*47241*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47244*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 509:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47255*/         /*Scope*/ 41, /*->47297*/
/*47256*/           OPC_CheckChild1Type, MVT::v8i16,
/*47258*/           OPC_MoveChild2,
/*47259*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47262*/           OPC_RecordChild0, // #1 = $Vm
/*47263*/           OPC_CheckChild0Type, MVT::v4i16,
/*47265*/           OPC_RecordChild1, // #2 = $lane
/*47266*/           OPC_MoveChild1,
/*47267*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47270*/           OPC_MoveParent,
/*47271*/           OPC_CheckType, MVT::v8i16,
/*47273*/           OPC_MoveParent,
/*47274*/           OPC_CheckType, MVT::v8i16,
/*47276*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47278*/           OPC_EmitConvertToTarget, 2,
/*47280*/           OPC_EmitInteger, MVT::i32, 14, 
/*47283*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47286*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 509:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47297*/         /*Scope*/ 41, /*->47339*/
/*47298*/           OPC_CheckChild1Type, MVT::v4i32,
/*47300*/           OPC_MoveChild2,
/*47301*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47304*/           OPC_RecordChild0, // #1 = $Vm
/*47305*/           OPC_CheckChild0Type, MVT::v2i32,
/*47307*/           OPC_RecordChild1, // #2 = $lane
/*47308*/           OPC_MoveChild1,
/*47309*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47312*/           OPC_MoveParent,
/*47313*/           OPC_CheckType, MVT::v4i32,
/*47315*/           OPC_MoveParent,
/*47316*/           OPC_CheckType, MVT::v4i32,
/*47318*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47320*/           OPC_EmitConvertToTarget, 2,
/*47322*/           OPC_EmitInteger, MVT::i32, 14, 
/*47325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47328*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 509:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47339*/         0, /*End of Scope*/
/*47340*/       /*Scope*/ 17|128,1/*145*/, /*->47487*/
/*47342*/         OPC_MoveChild1,
/*47343*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47346*/         OPC_RecordChild0, // #0 = $Vm
/*47347*/         OPC_Scope, 68, /*->47417*/ // 2 children in Scope
/*47349*/           OPC_CheckChild0Type, MVT::v4i16,
/*47351*/           OPC_RecordChild1, // #1 = $lane
/*47352*/           OPC_MoveChild1,
/*47353*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47356*/           OPC_MoveParent,
/*47357*/           OPC_SwitchType /*2 cases */, 27, MVT::v4i16,// ->47387
/*47360*/             OPC_MoveParent,
/*47361*/             OPC_RecordChild2, // #2 = $Vn
/*47362*/             OPC_CheckChild2Type, MVT::v4i16,
/*47364*/             OPC_CheckType, MVT::v4i16,
/*47366*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47368*/             OPC_EmitConvertToTarget, 1,
/*47370*/             OPC_EmitInteger, MVT::i32, 14, 
/*47373*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47376*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 509:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47387*/           /*SwitchType*/ 27, MVT::v8i16,// ->47416
/*47389*/             OPC_MoveParent,
/*47390*/             OPC_RecordChild2, // #2 = $Vn
/*47391*/             OPC_CheckChild2Type, MVT::v8i16,
/*47393*/             OPC_CheckType, MVT::v8i16,
/*47395*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47397*/             OPC_EmitConvertToTarget, 1,
/*47399*/             OPC_EmitInteger, MVT::i32, 14, 
/*47402*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47405*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 509:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47416*/           0, // EndSwitchType
/*47417*/         /*Scope*/ 68, /*->47486*/
/*47418*/           OPC_CheckChild0Type, MVT::v2i32,
/*47420*/           OPC_RecordChild1, // #1 = $lane
/*47421*/           OPC_MoveChild1,
/*47422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47425*/           OPC_MoveParent,
/*47426*/           OPC_SwitchType /*2 cases */, 27, MVT::v2i32,// ->47456
/*47429*/             OPC_MoveParent,
/*47430*/             OPC_RecordChild2, // #2 = $Vn
/*47431*/             OPC_CheckChild2Type, MVT::v2i32,
/*47433*/             OPC_CheckType, MVT::v2i32,
/*47435*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47437*/             OPC_EmitConvertToTarget, 1,
/*47439*/             OPC_EmitInteger, MVT::i32, 14, 
/*47442*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47445*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 509:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47456*/           /*SwitchType*/ 27, MVT::v4i32,// ->47485
/*47458*/             OPC_MoveParent,
/*47459*/             OPC_RecordChild2, // #2 = $Vn
/*47460*/             OPC_CheckChild2Type, MVT::v4i32,
/*47462*/             OPC_CheckType, MVT::v4i32,
/*47464*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47466*/             OPC_EmitConvertToTarget, 1,
/*47468*/             OPC_EmitInteger, MVT::i32, 14, 
/*47471*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47474*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 509:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47485*/           0, // EndSwitchType
/*47486*/         0, /*End of Scope*/
/*47487*/       /*Scope*/ 115, /*->47603*/
/*47488*/         OPC_RecordChild1, // #0 = $src1
/*47489*/         OPC_Scope, 55, /*->47546*/ // 2 children in Scope
/*47491*/           OPC_CheckChild1Type, MVT::v8i16,
/*47493*/           OPC_MoveChild2,
/*47494*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47497*/           OPC_RecordChild0, // #1 = $src2
/*47498*/           OPC_CheckChild0Type, MVT::v8i16,
/*47500*/           OPC_RecordChild1, // #2 = $lane
/*47501*/           OPC_MoveChild1,
/*47502*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47505*/           OPC_MoveParent,
/*47506*/           OPC_CheckType, MVT::v8i16,
/*47508*/           OPC_MoveParent,
/*47509*/           OPC_CheckType, MVT::v8i16,
/*47511*/           OPC_EmitConvertToTarget, 2,
/*47513*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47516*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47524*/           OPC_EmitConvertToTarget, 2,
/*47526*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47529*/           OPC_EmitInteger, MVT::i32, 14, 
/*47532*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47535*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 509:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47546*/         /*Scope*/ 55, /*->47602*/
/*47547*/           OPC_CheckChild1Type, MVT::v4i32,
/*47549*/           OPC_MoveChild2,
/*47550*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47553*/           OPC_RecordChild0, // #1 = $src2
/*47554*/           OPC_CheckChild0Type, MVT::v4i32,
/*47556*/           OPC_RecordChild1, // #2 = $lane
/*47557*/           OPC_MoveChild1,
/*47558*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47561*/           OPC_MoveParent,
/*47562*/           OPC_CheckType, MVT::v4i32,
/*47564*/           OPC_MoveParent,
/*47565*/           OPC_CheckType, MVT::v4i32,
/*47567*/           OPC_EmitConvertToTarget, 2,
/*47569*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47572*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*47580*/           OPC_EmitConvertToTarget, 2,
/*47582*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47585*/           OPC_EmitInteger, MVT::i32, 14, 
/*47588*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47591*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 509:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47602*/         0, /*End of Scope*/
/*47603*/       /*Scope*/ 111, /*->47715*/
/*47604*/         OPC_MoveChild1,
/*47605*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47608*/         OPC_RecordChild0, // #0 = $src2
/*47609*/         OPC_Scope, 51, /*->47662*/ // 2 children in Scope
/*47611*/           OPC_CheckChild0Type, MVT::v8i16,
/*47613*/           OPC_RecordChild1, // #1 = $lane
/*47614*/           OPC_MoveChild1,
/*47615*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47618*/           OPC_MoveParent,
/*47619*/           OPC_CheckType, MVT::v8i16,
/*47621*/           OPC_MoveParent,
/*47622*/           OPC_RecordChild2, // #2 = $src1
/*47623*/           OPC_CheckChild2Type, MVT::v8i16,
/*47625*/           OPC_CheckType, MVT::v8i16,
/*47627*/           OPC_EmitConvertToTarget, 1,
/*47629*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47632*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*47640*/           OPC_EmitConvertToTarget, 1,
/*47642*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47645*/           OPC_EmitInteger, MVT::i32, 14, 
/*47648*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47651*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 509:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47662*/         /*Scope*/ 51, /*->47714*/
/*47663*/           OPC_CheckChild0Type, MVT::v4i32,
/*47665*/           OPC_RecordChild1, // #1 = $lane
/*47666*/           OPC_MoveChild1,
/*47667*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47670*/           OPC_MoveParent,
/*47671*/           OPC_CheckType, MVT::v4i32,
/*47673*/           OPC_MoveParent,
/*47674*/           OPC_RecordChild2, // #2 = $src1
/*47675*/           OPC_CheckChild2Type, MVT::v4i32,
/*47677*/           OPC_CheckType, MVT::v4i32,
/*47679*/           OPC_EmitConvertToTarget, 1,
/*47681*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47684*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47692*/           OPC_EmitConvertToTarget, 1,
/*47694*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47697*/           OPC_EmitInteger, MVT::i32, 14, 
/*47700*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47703*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 509:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47714*/         0, /*End of Scope*/
/*47715*/       /*Scope*/ 103, /*->47819*/
/*47716*/         OPC_RecordChild1, // #0 = $Vn
/*47717*/         OPC_SwitchType /*4 cases */, 23, MVT::v4i16,// ->47743
/*47720*/           OPC_CheckChild1Type, MVT::v4i16,
/*47722*/           OPC_RecordChild2, // #1 = $Vm
/*47723*/           OPC_CheckChild2Type, MVT::v4i16,
/*47725*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47727*/           OPC_EmitInteger, MVT::i32, 14, 
/*47730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47733*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 509:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47743*/         /*SwitchType*/ 23, MVT::v2i32,// ->47768
/*47745*/           OPC_CheckChild1Type, MVT::v2i32,
/*47747*/           OPC_RecordChild2, // #1 = $Vm
/*47748*/           OPC_CheckChild2Type, MVT::v2i32,
/*47750*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47752*/           OPC_EmitInteger, MVT::i32, 14, 
/*47755*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47758*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 509:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47768*/         /*SwitchType*/ 23, MVT::v8i16,// ->47793
/*47770*/           OPC_CheckChild1Type, MVT::v8i16,
/*47772*/           OPC_RecordChild2, // #1 = $Vm
/*47773*/           OPC_CheckChild2Type, MVT::v8i16,
/*47775*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47777*/           OPC_EmitInteger, MVT::i32, 14, 
/*47780*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47783*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 509:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47793*/         /*SwitchType*/ 23, MVT::v4i32,// ->47818
/*47795*/           OPC_CheckChild1Type, MVT::v4i32,
/*47797*/           OPC_RecordChild2, // #1 = $Vm
/*47798*/           OPC_CheckChild2Type, MVT::v4i32,
/*47800*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47802*/           OPC_EmitInteger, MVT::i32, 14, 
/*47805*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47808*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 509:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47818*/         0, // EndSwitchType
/*47819*/       0, /*End of Scope*/
/*47820*/     /*Scope*/ 103|128,1/*231*/, /*->48053*/
/*47822*/       OPC_CheckChild0Integer, 120|128,3/*504*/, 
/*47825*/       OPC_Scope, 87, /*->47914*/ // 3 children in Scope
/*47827*/         OPC_RecordChild1, // #0 = $Vn
/*47828*/         OPC_Scope, 41, /*->47871*/ // 2 children in Scope
/*47830*/           OPC_CheckChild1Type, MVT::v4i16,
/*47832*/           OPC_MoveChild2,
/*47833*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47836*/           OPC_RecordChild0, // #1 = $Vm
/*47837*/           OPC_CheckChild0Type, MVT::v4i16,
/*47839*/           OPC_RecordChild1, // #2 = $lane
/*47840*/           OPC_MoveChild1,
/*47841*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47844*/           OPC_MoveParent,
/*47845*/           OPC_CheckType, MVT::v4i16,
/*47847*/           OPC_MoveParent,
/*47848*/           OPC_CheckType, MVT::v4i32,
/*47850*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47852*/           OPC_EmitConvertToTarget, 2,
/*47854*/           OPC_EmitInteger, MVT::i32, 14, 
/*47857*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47860*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 504:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47871*/         /*Scope*/ 41, /*->47913*/
/*47872*/           OPC_CheckChild1Type, MVT::v2i32,
/*47874*/           OPC_MoveChild2,
/*47875*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47878*/           OPC_RecordChild0, // #1 = $Vm
/*47879*/           OPC_CheckChild0Type, MVT::v2i32,
/*47881*/           OPC_RecordChild1, // #2 = $lane
/*47882*/           OPC_MoveChild1,
/*47883*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47886*/           OPC_MoveParent,
/*47887*/           OPC_CheckType, MVT::v2i32,
/*47889*/           OPC_MoveParent,
/*47890*/           OPC_CheckType, MVT::v2i64,
/*47892*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47894*/           OPC_EmitConvertToTarget, 2,
/*47896*/           OPC_EmitInteger, MVT::i32, 14, 
/*47899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47902*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 504:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47913*/         0, /*End of Scope*/
/*47914*/       /*Scope*/ 83, /*->47998*/
/*47915*/         OPC_MoveChild1,
/*47916*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47919*/         OPC_RecordChild0, // #0 = $Vm
/*47920*/         OPC_Scope, 37, /*->47959*/ // 2 children in Scope
/*47922*/           OPC_CheckChild0Type, MVT::v4i16,
/*47924*/           OPC_RecordChild1, // #1 = $lane
/*47925*/           OPC_MoveChild1,
/*47926*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47929*/           OPC_MoveParent,
/*47930*/           OPC_CheckType, MVT::v4i16,
/*47932*/           OPC_MoveParent,
/*47933*/           OPC_RecordChild2, // #2 = $Vn
/*47934*/           OPC_CheckChild2Type, MVT::v4i16,
/*47936*/           OPC_CheckType, MVT::v4i32,
/*47938*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47940*/           OPC_EmitConvertToTarget, 1,
/*47942*/           OPC_EmitInteger, MVT::i32, 14, 
/*47945*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47948*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 504:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47959*/         /*Scope*/ 37, /*->47997*/
/*47960*/           OPC_CheckChild0Type, MVT::v2i32,
/*47962*/           OPC_RecordChild1, // #1 = $lane
/*47963*/           OPC_MoveChild1,
/*47964*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47967*/           OPC_MoveParent,
/*47968*/           OPC_CheckType, MVT::v2i32,
/*47970*/           OPC_MoveParent,
/*47971*/           OPC_RecordChild2, // #2 = $Vn
/*47972*/           OPC_CheckChild2Type, MVT::v2i32,
/*47974*/           OPC_CheckType, MVT::v2i64,
/*47976*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47978*/           OPC_EmitConvertToTarget, 1,
/*47980*/           OPC_EmitInteger, MVT::i32, 14, 
/*47983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47986*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 504:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47997*/         0, /*End of Scope*/
/*47998*/       /*Scope*/ 53, /*->48052*/
/*47999*/         OPC_RecordChild1, // #0 = $Vn
/*48000*/         OPC_SwitchType /*2 cases */, 23, MVT::v4i32,// ->48026
/*48003*/           OPC_CheckChild1Type, MVT::v4i16,
/*48005*/           OPC_RecordChild2, // #1 = $Vm
/*48006*/           OPC_CheckChild2Type, MVT::v4i16,
/*48008*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48010*/           OPC_EmitInteger, MVT::i32, 14, 
/*48013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48016*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 504:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48026*/         /*SwitchType*/ 23, MVT::v2i64,// ->48051
/*48028*/           OPC_CheckChild1Type, MVT::v2i32,
/*48030*/           OPC_RecordChild2, // #1 = $Vm
/*48031*/           OPC_CheckChild2Type, MVT::v2i32,
/*48033*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48035*/           OPC_EmitInteger, MVT::i32, 14, 
/*48038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48041*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 504:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48051*/         0, // EndSwitchType
/*48052*/       0, /*End of Scope*/
/*48053*/     /*Scope*/ 2|128,1/*130*/, /*->48185*/
/*48055*/       OPC_CheckChild0Integer, 74|128,3/*458*/, 
/*48058*/       OPC_RecordChild1, // #0 = $Vm
/*48059*/       OPC_Scope, 30, /*->48091*/ // 4 children in Scope
/*48061*/         OPC_CheckChild1Type, MVT::v2f32,
/*48063*/         OPC_RecordChild2, // #1 = $SIMM
/*48064*/         OPC_MoveChild2,
/*48065*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48068*/         OPC_MoveParent,
/*48069*/         OPC_CheckType, MVT::v2i32,
/*48071*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48073*/         OPC_EmitConvertToTarget, 1,
/*48075*/         OPC_EmitInteger, MVT::i32, 14, 
/*48078*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48081*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 458:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48091*/       /*Scope*/ 30, /*->48122*/
/*48092*/         OPC_CheckChild1Type, MVT::v4f16,
/*48094*/         OPC_RecordChild2, // #1 = $SIMM
/*48095*/         OPC_MoveChild2,
/*48096*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48099*/         OPC_MoveParent,
/*48100*/         OPC_CheckType, MVT::v4i16,
/*48102*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48104*/         OPC_EmitConvertToTarget, 1,
/*48106*/         OPC_EmitInteger, MVT::i32, 14, 
/*48109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48112*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 458:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsd:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48122*/       /*Scope*/ 30, /*->48153*/
/*48123*/         OPC_CheckChild1Type, MVT::v4f32,
/*48125*/         OPC_RecordChild2, // #1 = $SIMM
/*48126*/         OPC_MoveChild2,
/*48127*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48130*/         OPC_MoveParent,
/*48131*/         OPC_CheckType, MVT::v4i32,
/*48133*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48135*/         OPC_EmitConvertToTarget, 1,
/*48137*/         OPC_EmitInteger, MVT::i32, 14, 
/*48140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48143*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 458:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48153*/       /*Scope*/ 30, /*->48184*/
/*48154*/         OPC_CheckChild1Type, MVT::v8f16,
/*48156*/         OPC_RecordChild2, // #1 = $SIMM
/*48157*/         OPC_MoveChild2,
/*48158*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48161*/         OPC_MoveParent,
/*48162*/         OPC_CheckType, MVT::v8i16,
/*48164*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48166*/         OPC_EmitConvertToTarget, 1,
/*48168*/         OPC_EmitInteger, MVT::i32, 14, 
/*48171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48174*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xsq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 458:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xsq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*48184*/       0, /*End of Scope*/
/*48185*/     /*Scope*/ 2|128,1/*130*/, /*->48317*/
/*48187*/       OPC_CheckChild0Integer, 75|128,3/*459*/, 
/*48190*/       OPC_RecordChild1, // #0 = $Vm
/*48191*/       OPC_Scope, 30, /*->48223*/ // 4 children in Scope
/*48193*/         OPC_CheckChild1Type, MVT::v2f32,
/*48195*/         OPC_RecordChild2, // #1 = $SIMM
/*48196*/         OPC_MoveChild2,
/*48197*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48200*/         OPC_MoveParent,
/*48201*/         OPC_CheckType, MVT::v2i32,
/*48203*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48205*/         OPC_EmitConvertToTarget, 1,
/*48207*/         OPC_EmitInteger, MVT::i32, 14, 
/*48210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48213*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xud), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 459:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48223*/       /*Scope*/ 30, /*->48254*/
/*48224*/         OPC_CheckChild1Type, MVT::v4f16,
/*48226*/         OPC_RecordChild2, // #1 = $SIMM
/*48227*/         OPC_MoveChild2,
/*48228*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48231*/         OPC_MoveParent,
/*48232*/         OPC_CheckType, MVT::v4i16,
/*48234*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48236*/         OPC_EmitConvertToTarget, 1,
/*48238*/         OPC_EmitInteger, MVT::i32, 14, 
/*48241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48244*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xud), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 459:iPTR, DPR:v4f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xud:v4i16 DPR:v4f16:$Vm, (imm:i32):$SIMM)
/*48254*/       /*Scope*/ 30, /*->48285*/
/*48255*/         OPC_CheckChild1Type, MVT::v4f32,
/*48257*/         OPC_RecordChild2, // #1 = $SIMM
/*48258*/         OPC_MoveChild2,
/*48259*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48262*/         OPC_MoveParent,
/*48263*/         OPC_CheckType, MVT::v4i32,
/*48265*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48267*/         OPC_EmitConvertToTarget, 1,
/*48269*/         OPC_EmitInteger, MVT::i32, 14, 
/*48272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48275*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 459:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48285*/       /*Scope*/ 30, /*->48316*/
/*48286*/         OPC_CheckChild1Type, MVT::v8f16,
/*48288*/         OPC_RecordChild2, // #1 = $SIMM
/*48289*/         OPC_MoveChild2,
/*48290*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48293*/         OPC_MoveParent,
/*48294*/         OPC_CheckType, MVT::v8i16,
/*48296*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*48298*/         OPC_EmitConvertToTarget, 1,
/*48300*/         OPC_EmitInteger, MVT::i32, 14, 
/*48303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48306*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2xuq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 459:iPTR, QPR:v8f16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTh2xuq:v8i16 QPR:v8f16:$Vm, (imm:i32):$SIMM)
/*48316*/       0, /*End of Scope*/
/*48317*/     /*Scope*/ 28|128,1/*156*/, /*->48475*/
/*48319*/       OPC_CheckChild0Integer, 86|128,3/*470*/, 
/*48322*/       OPC_RecordChild1, // #0 = $Vn
/*48323*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->48349
/*48326*/         OPC_CheckChild1Type, MVT::v4i16,
/*48328*/         OPC_RecordChild2, // #1 = $Vm
/*48329*/         OPC_CheckChild2Type, MVT::v4i16,
/*48331*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48333*/         OPC_EmitInteger, MVT::i32, 14, 
/*48336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48339*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 470:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48349*/       /*SwitchType*/ 23, MVT::v2i32,// ->48374
/*48351*/         OPC_CheckChild1Type, MVT::v2i32,
/*48353*/         OPC_RecordChild2, // #1 = $Vm
/*48354*/         OPC_CheckChild2Type, MVT::v2i32,
/*48356*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48358*/         OPC_EmitInteger, MVT::i32, 14, 
/*48361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48364*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 470:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48374*/       /*SwitchType*/ 23, MVT::v8i16,// ->48399
/*48376*/         OPC_CheckChild1Type, MVT::v8i16,
/*48378*/         OPC_RecordChild2, // #1 = $Vm
/*48379*/         OPC_CheckChild2Type, MVT::v8i16,
/*48381*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48383*/         OPC_EmitInteger, MVT::i32, 14, 
/*48386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48389*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 470:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48399*/       /*SwitchType*/ 23, MVT::v4i32,// ->48424
/*48401*/         OPC_CheckChild1Type, MVT::v4i32,
/*48403*/         OPC_RecordChild2, // #1 = $Vm
/*48404*/         OPC_CheckChild2Type, MVT::v4i32,
/*48406*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48408*/         OPC_EmitInteger, MVT::i32, 14, 
/*48411*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48414*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 470:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48424*/       /*SwitchType*/ 23, MVT::v8i8,// ->48449
/*48426*/         OPC_CheckChild1Type, MVT::v8i8,
/*48428*/         OPC_RecordChild2, // #1 = $Vm
/*48429*/         OPC_CheckChild2Type, MVT::v8i8,
/*48431*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48433*/         OPC_EmitInteger, MVT::i32, 14, 
/*48436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48439*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 470:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48449*/       /*SwitchType*/ 23, MVT::v16i8,// ->48474
/*48451*/         OPC_CheckChild1Type, MVT::v16i8,
/*48453*/         OPC_RecordChild2, // #1 = $Vm
/*48454*/         OPC_CheckChild2Type, MVT::v16i8,
/*48456*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48458*/         OPC_EmitInteger, MVT::i32, 14, 
/*48461*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48464*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 470:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48474*/       0, // EndSwitchType
/*48475*/     /*Scope*/ 28|128,1/*156*/, /*->48633*/
/*48477*/       OPC_CheckChild0Integer, 87|128,3/*471*/, 
/*48480*/       OPC_RecordChild1, // #0 = $Vn
/*48481*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->48507
/*48484*/         OPC_CheckChild1Type, MVT::v4i16,
/*48486*/         OPC_RecordChild2, // #1 = $Vm
/*48487*/         OPC_CheckChild2Type, MVT::v4i16,
/*48489*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48491*/         OPC_EmitInteger, MVT::i32, 14, 
/*48494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48497*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 471:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48507*/       /*SwitchType*/ 23, MVT::v2i32,// ->48532
/*48509*/         OPC_CheckChild1Type, MVT::v2i32,
/*48511*/         OPC_RecordChild2, // #1 = $Vm
/*48512*/         OPC_CheckChild2Type, MVT::v2i32,
/*48514*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48516*/         OPC_EmitInteger, MVT::i32, 14, 
/*48519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48522*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 471:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48532*/       /*SwitchType*/ 23, MVT::v8i16,// ->48557
/*48534*/         OPC_CheckChild1Type, MVT::v8i16,
/*48536*/         OPC_RecordChild2, // #1 = $Vm
/*48537*/         OPC_CheckChild2Type, MVT::v8i16,
/*48539*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48541*/         OPC_EmitInteger, MVT::i32, 14, 
/*48544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48547*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 471:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48557*/       /*SwitchType*/ 23, MVT::v4i32,// ->48582
/*48559*/         OPC_CheckChild1Type, MVT::v4i32,
/*48561*/         OPC_RecordChild2, // #1 = $Vm
/*48562*/         OPC_CheckChild2Type, MVT::v4i32,
/*48564*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48566*/         OPC_EmitInteger, MVT::i32, 14, 
/*48569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48572*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 471:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48582*/       /*SwitchType*/ 23, MVT::v8i8,// ->48607
/*48584*/         OPC_CheckChild1Type, MVT::v8i8,
/*48586*/         OPC_RecordChild2, // #1 = $Vm
/*48587*/         OPC_CheckChild2Type, MVT::v8i8,
/*48589*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48591*/         OPC_EmitInteger, MVT::i32, 14, 
/*48594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48597*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 471:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48607*/       /*SwitchType*/ 23, MVT::v16i8,// ->48632
/*48609*/         OPC_CheckChild1Type, MVT::v16i8,
/*48611*/         OPC_RecordChild2, // #1 = $Vm
/*48612*/         OPC_CheckChild2Type, MVT::v16i8,
/*48614*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48616*/         OPC_EmitInteger, MVT::i32, 14, 
/*48619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48622*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 471:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48632*/       0, // EndSwitchType
/*48633*/     /*Scope*/ 28|128,1/*156*/, /*->48791*/
/*48635*/       OPC_CheckChild0Integer, 14|128,4/*526*/, 
/*48638*/       OPC_RecordChild1, // #0 = $Vn
/*48639*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->48665
/*48642*/         OPC_CheckChild1Type, MVT::v4i16,
/*48644*/         OPC_RecordChild2, // #1 = $Vm
/*48645*/         OPC_CheckChild2Type, MVT::v4i16,
/*48647*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48649*/         OPC_EmitInteger, MVT::i32, 14, 
/*48652*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48655*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 526:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48665*/       /*SwitchType*/ 23, MVT::v2i32,// ->48690
/*48667*/         OPC_CheckChild1Type, MVT::v2i32,
/*48669*/         OPC_RecordChild2, // #1 = $Vm
/*48670*/         OPC_CheckChild2Type, MVT::v2i32,
/*48672*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48674*/         OPC_EmitInteger, MVT::i32, 14, 
/*48677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48680*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 526:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48690*/       /*SwitchType*/ 23, MVT::v8i16,// ->48715
/*48692*/         OPC_CheckChild1Type, MVT::v8i16,
/*48694*/         OPC_RecordChild2, // #1 = $Vm
/*48695*/         OPC_CheckChild2Type, MVT::v8i16,
/*48697*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48699*/         OPC_EmitInteger, MVT::i32, 14, 
/*48702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48705*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 526:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48715*/       /*SwitchType*/ 23, MVT::v4i32,// ->48740
/*48717*/         OPC_CheckChild1Type, MVT::v4i32,
/*48719*/         OPC_RecordChild2, // #1 = $Vm
/*48720*/         OPC_CheckChild2Type, MVT::v4i32,
/*48722*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48724*/         OPC_EmitInteger, MVT::i32, 14, 
/*48727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48730*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 526:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48740*/       /*SwitchType*/ 23, MVT::v8i8,// ->48765
/*48742*/         OPC_CheckChild1Type, MVT::v8i8,
/*48744*/         OPC_RecordChild2, // #1 = $Vm
/*48745*/         OPC_CheckChild2Type, MVT::v8i8,
/*48747*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48749*/         OPC_EmitInteger, MVT::i32, 14, 
/*48752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48755*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 526:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48765*/       /*SwitchType*/ 23, MVT::v16i8,// ->48790
/*48767*/         OPC_CheckChild1Type, MVT::v16i8,
/*48769*/         OPC_RecordChild2, // #1 = $Vm
/*48770*/         OPC_CheckChild2Type, MVT::v16i8,
/*48772*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48774*/         OPC_EmitInteger, MVT::i32, 14, 
/*48777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48780*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 526:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48790*/       0, // EndSwitchType
/*48791*/     /*Scope*/ 28|128,1/*156*/, /*->48949*/
/*48793*/       OPC_CheckChild0Integer, 15|128,4/*527*/, 
/*48796*/       OPC_RecordChild1, // #0 = $Vn
/*48797*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->48823
/*48800*/         OPC_CheckChild1Type, MVT::v4i16,
/*48802*/         OPC_RecordChild2, // #1 = $Vm
/*48803*/         OPC_CheckChild2Type, MVT::v4i16,
/*48805*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48807*/         OPC_EmitInteger, MVT::i32, 14, 
/*48810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48813*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 527:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48823*/       /*SwitchType*/ 23, MVT::v2i32,// ->48848
/*48825*/         OPC_CheckChild1Type, MVT::v2i32,
/*48827*/         OPC_RecordChild2, // #1 = $Vm
/*48828*/         OPC_CheckChild2Type, MVT::v2i32,
/*48830*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48832*/         OPC_EmitInteger, MVT::i32, 14, 
/*48835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48838*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 527:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48848*/       /*SwitchType*/ 23, MVT::v8i16,// ->48873
/*48850*/         OPC_CheckChild1Type, MVT::v8i16,
/*48852*/         OPC_RecordChild2, // #1 = $Vm
/*48853*/         OPC_CheckChild2Type, MVT::v8i16,
/*48855*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48857*/         OPC_EmitInteger, MVT::i32, 14, 
/*48860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48863*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 527:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48873*/       /*SwitchType*/ 23, MVT::v4i32,// ->48898
/*48875*/         OPC_CheckChild1Type, MVT::v4i32,
/*48877*/         OPC_RecordChild2, // #1 = $Vm
/*48878*/         OPC_CheckChild2Type, MVT::v4i32,
/*48880*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48882*/         OPC_EmitInteger, MVT::i32, 14, 
/*48885*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48888*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 527:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48898*/       /*SwitchType*/ 23, MVT::v8i8,// ->48923
/*48900*/         OPC_CheckChild1Type, MVT::v8i8,
/*48902*/         OPC_RecordChild2, // #1 = $Vm
/*48903*/         OPC_CheckChild2Type, MVT::v8i8,
/*48905*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48907*/         OPC_EmitInteger, MVT::i32, 14, 
/*48910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48913*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 527:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48923*/       /*SwitchType*/ 23, MVT::v16i8,// ->48948
/*48925*/         OPC_CheckChild1Type, MVT::v16i8,
/*48927*/         OPC_RecordChild2, // #1 = $Vm
/*48928*/         OPC_CheckChild2Type, MVT::v16i8,
/*48930*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48932*/         OPC_EmitInteger, MVT::i32, 14, 
/*48935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48938*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 527:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48948*/       0, // EndSwitchType
/*48949*/     /*Scope*/ 78|128,1/*206*/, /*->49157*/
/*48951*/       OPC_CheckChild0Integer, 118|128,3/*502*/, 
/*48954*/       OPC_RecordChild1, // #0 = $Vn
/*48955*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->48981
/*48958*/         OPC_CheckChild1Type, MVT::v4i16,
/*48960*/         OPC_RecordChild2, // #1 = $Vm
/*48961*/         OPC_CheckChild2Type, MVT::v4i16,
/*48963*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48965*/         OPC_EmitInteger, MVT::i32, 14, 
/*48968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48971*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 502:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48981*/       /*SwitchType*/ 23, MVT::v2i32,// ->49006
/*48983*/         OPC_CheckChild1Type, MVT::v2i32,
/*48985*/         OPC_RecordChild2, // #1 = $Vm
/*48986*/         OPC_CheckChild2Type, MVT::v2i32,
/*48988*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48990*/         OPC_EmitInteger, MVT::i32, 14, 
/*48993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48996*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 502:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49006*/       /*SwitchType*/ 23, MVT::v8i16,// ->49031
/*49008*/         OPC_CheckChild1Type, MVT::v8i16,
/*49010*/         OPC_RecordChild2, // #1 = $Vm
/*49011*/         OPC_CheckChild2Type, MVT::v8i16,
/*49013*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49015*/         OPC_EmitInteger, MVT::i32, 14, 
/*49018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49021*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 502:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49031*/       /*SwitchType*/ 23, MVT::v4i32,// ->49056
/*49033*/         OPC_CheckChild1Type, MVT::v4i32,
/*49035*/         OPC_RecordChild2, // #1 = $Vm
/*49036*/         OPC_CheckChild2Type, MVT::v4i32,
/*49038*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49040*/         OPC_EmitInteger, MVT::i32, 14, 
/*49043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49046*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 502:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49056*/       /*SwitchType*/ 23, MVT::v8i8,// ->49081
/*49058*/         OPC_CheckChild1Type, MVT::v8i8,
/*49060*/         OPC_RecordChild2, // #1 = $Vm
/*49061*/         OPC_CheckChild2Type, MVT::v8i8,
/*49063*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49065*/         OPC_EmitInteger, MVT::i32, 14, 
/*49068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49071*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 502:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49081*/       /*SwitchType*/ 23, MVT::v16i8,// ->49106
/*49083*/         OPC_CheckChild1Type, MVT::v16i8,
/*49085*/         OPC_RecordChild2, // #1 = $Vm
/*49086*/         OPC_CheckChild2Type, MVT::v16i8,
/*49088*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49090*/         OPC_EmitInteger, MVT::i32, 14, 
/*49093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49096*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 502:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49106*/       /*SwitchType*/ 23, MVT::v1i64,// ->49131
/*49108*/         OPC_CheckChild1Type, MVT::v1i64,
/*49110*/         OPC_RecordChild2, // #1 = $Vm
/*49111*/         OPC_CheckChild2Type, MVT::v1i64,
/*49113*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49115*/         OPC_EmitInteger, MVT::i32, 14, 
/*49118*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49121*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 502:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49131*/       /*SwitchType*/ 23, MVT::v2i64,// ->49156
/*49133*/         OPC_CheckChild1Type, MVT::v2i64,
/*49135*/         OPC_RecordChild2, // #1 = $Vm
/*49136*/         OPC_CheckChild2Type, MVT::v2i64,
/*49138*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49140*/         OPC_EmitInteger, MVT::i32, 14, 
/*49143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49146*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 502:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49156*/       0, // EndSwitchType
/*49157*/     /*Scope*/ 81, /*->49239*/
/*49158*/       OPC_CheckChild0Integer, 11|128,4/*523*/, 
/*49161*/       OPC_RecordChild1, // #0 = $Vn
/*49162*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->49188
/*49165*/         OPC_CheckChild1Type, MVT::v8i16,
/*49167*/         OPC_RecordChild2, // #1 = $Vm
/*49168*/         OPC_CheckChild2Type, MVT::v8i16,
/*49170*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49172*/         OPC_EmitInteger, MVT::i32, 14, 
/*49175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49178*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 523:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49188*/       /*SwitchType*/ 23, MVT::v4i16,// ->49213
/*49190*/         OPC_CheckChild1Type, MVT::v4i32,
/*49192*/         OPC_RecordChild2, // #1 = $Vm
/*49193*/         OPC_CheckChild2Type, MVT::v4i32,
/*49195*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49197*/         OPC_EmitInteger, MVT::i32, 14, 
/*49200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49203*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 523:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49213*/       /*SwitchType*/ 23, MVT::v2i32,// ->49238
/*49215*/         OPC_CheckChild1Type, MVT::v2i64,
/*49217*/         OPC_RecordChild2, // #1 = $Vm
/*49218*/         OPC_CheckChild2Type, MVT::v2i64,
/*49220*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49222*/         OPC_EmitInteger, MVT::i32, 14, 
/*49225*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49228*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 523:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49238*/       0, // EndSwitchType
/*49239*/     /*Scope*/ 56, /*->49296*/
/*49240*/       OPC_CheckChild0Integer, 106|128,3/*490*/, 
/*49243*/       OPC_RecordChild1, // #0 = $Vn
/*49244*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i8,// ->49270
/*49247*/         OPC_CheckChild1Type, MVT::v8i8,
/*49249*/         OPC_RecordChild2, // #1 = $Vm
/*49250*/         OPC_CheckChild2Type, MVT::v8i8,
/*49252*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49254*/         OPC_EmitInteger, MVT::i32, 14, 
/*49257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49260*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpd), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 490:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49270*/       /*SwitchType*/ 23, MVT::v16i8,// ->49295
/*49272*/         OPC_CheckChild1Type, MVT::v16i8,
/*49274*/         OPC_RecordChild2, // #1 = $Vm
/*49275*/         OPC_CheckChild2Type, MVT::v16i8,
/*49277*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49279*/         OPC_EmitInteger, MVT::i32, 14, 
/*49282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49285*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULpq), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 490:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49295*/       0, // EndSwitchType
/*49296*/     /*Scope*/ 48, /*->49345*/
/*49297*/       OPC_CheckChild0Integer, 103|128,3/*487*/, 
/*49300*/       OPC_RecordChild1, // #0 = $Vn
/*49301*/       OPC_SwitchType /*2 cases */, 23, MVT::v8i16,// ->49327
/*49304*/         OPC_CheckChild1Type, MVT::v8i8,
/*49306*/         OPC_RecordChild2, // #1 = $Vm
/*49307*/         OPC_CheckChild2Type, MVT::v8i8,
/*49309*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49311*/         OPC_EmitInteger, MVT::i32, 14, 
/*49314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49317*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 487:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49327*/       /*SwitchType*/ 15, MVT::v2i64,// ->49344
/*49329*/         OPC_CheckChild1Type, MVT::v1i64,
/*49331*/         OPC_RecordChild2, // #1 = $Vm
/*49332*/         OPC_CheckChild2Type, MVT::v1i64,
/*49334*/         OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*49336*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLp64), 0,
                      MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 487:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49344*/       0, // EndSwitchType
/*49345*/     /*Scope*/ 28|128,1/*156*/, /*->49503*/
/*49347*/       OPC_CheckChild0Integer, 88|128,3/*472*/, 
/*49350*/       OPC_RecordChild1, // #0 = $Vn
/*49351*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49377
/*49354*/         OPC_CheckChild1Type, MVT::v4i16,
/*49356*/         OPC_RecordChild2, // #1 = $Vm
/*49357*/         OPC_CheckChild2Type, MVT::v4i16,
/*49359*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49361*/         OPC_EmitInteger, MVT::i32, 14, 
/*49364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49367*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 472:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49377*/       /*SwitchType*/ 23, MVT::v2i32,// ->49402
/*49379*/         OPC_CheckChild1Type, MVT::v2i32,
/*49381*/         OPC_RecordChild2, // #1 = $Vm
/*49382*/         OPC_CheckChild2Type, MVT::v2i32,
/*49384*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49386*/         OPC_EmitInteger, MVT::i32, 14, 
/*49389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49392*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 472:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49402*/       /*SwitchType*/ 23, MVT::v8i16,// ->49427
/*49404*/         OPC_CheckChild1Type, MVT::v8i16,
/*49406*/         OPC_RecordChild2, // #1 = $Vm
/*49407*/         OPC_CheckChild2Type, MVT::v8i16,
/*49409*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49411*/         OPC_EmitInteger, MVT::i32, 14, 
/*49414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49417*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 472:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49427*/       /*SwitchType*/ 23, MVT::v4i32,// ->49452
/*49429*/         OPC_CheckChild1Type, MVT::v4i32,
/*49431*/         OPC_RecordChild2, // #1 = $Vm
/*49432*/         OPC_CheckChild2Type, MVT::v4i32,
/*49434*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49436*/         OPC_EmitInteger, MVT::i32, 14, 
/*49439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49442*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 472:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49452*/       /*SwitchType*/ 23, MVT::v8i8,// ->49477
/*49454*/         OPC_CheckChild1Type, MVT::v8i8,
/*49456*/         OPC_RecordChild2, // #1 = $Vm
/*49457*/         OPC_CheckChild2Type, MVT::v8i8,
/*49459*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49461*/         OPC_EmitInteger, MVT::i32, 14, 
/*49464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49467*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 472:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49477*/       /*SwitchType*/ 23, MVT::v16i8,// ->49502
/*49479*/         OPC_CheckChild1Type, MVT::v16i8,
/*49481*/         OPC_RecordChild2, // #1 = $Vm
/*49482*/         OPC_CheckChild2Type, MVT::v16i8,
/*49484*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49486*/         OPC_EmitInteger, MVT::i32, 14, 
/*49489*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49492*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 472:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49502*/       0, // EndSwitchType
/*49503*/     /*Scope*/ 28|128,1/*156*/, /*->49661*/
/*49505*/       OPC_CheckChild0Integer, 89|128,3/*473*/, 
/*49508*/       OPC_RecordChild1, // #0 = $Vn
/*49509*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->49535
/*49512*/         OPC_CheckChild1Type, MVT::v4i16,
/*49514*/         OPC_RecordChild2, // #1 = $Vm
/*49515*/         OPC_CheckChild2Type, MVT::v4i16,
/*49517*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49519*/         OPC_EmitInteger, MVT::i32, 14, 
/*49522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49525*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 473:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49535*/       /*SwitchType*/ 23, MVT::v2i32,// ->49560
/*49537*/         OPC_CheckChild1Type, MVT::v2i32,
/*49539*/         OPC_RecordChild2, // #1 = $Vm
/*49540*/         OPC_CheckChild2Type, MVT::v2i32,
/*49542*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49544*/         OPC_EmitInteger, MVT::i32, 14, 
/*49547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49550*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 473:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49560*/       /*SwitchType*/ 23, MVT::v8i16,// ->49585
/*49562*/         OPC_CheckChild1Type, MVT::v8i16,
/*49564*/         OPC_RecordChild2, // #1 = $Vm
/*49565*/         OPC_CheckChild2Type, MVT::v8i16,
/*49567*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49569*/         OPC_EmitInteger, MVT::i32, 14, 
/*49572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49575*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 473:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49585*/       /*SwitchType*/ 23, MVT::v4i32,// ->49610
/*49587*/         OPC_CheckChild1Type, MVT::v4i32,
/*49589*/         OPC_RecordChild2, // #1 = $Vm
/*49590*/         OPC_CheckChild2Type, MVT::v4i32,
/*49592*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49594*/         OPC_EmitInteger, MVT::i32, 14, 
/*49597*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49600*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 473:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49610*/       /*SwitchType*/ 23, MVT::v8i8,// ->49635
/*49612*/         OPC_CheckChild1Type, MVT::v8i8,
/*49614*/         OPC_RecordChild2, // #1 = $Vm
/*49615*/         OPC_CheckChild2Type, MVT::v8i8,
/*49617*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49619*/         OPC_EmitInteger, MVT::i32, 14, 
/*49622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49625*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 473:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49635*/       /*SwitchType*/ 23, MVT::v16i8,// ->49660
/*49637*/         OPC_CheckChild1Type, MVT::v16i8,
/*49639*/         OPC_RecordChild2, // #1 = $Vm
/*49640*/         OPC_CheckChild2Type, MVT::v16i8,
/*49642*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49644*/         OPC_EmitInteger, MVT::i32, 14, 
/*49647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49650*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 473:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49660*/       0, // EndSwitchType
/*49661*/     /*Scope*/ 78|128,1/*206*/, /*->49869*/
/*49663*/       OPC_CheckChild0Integer, 10|128,4/*522*/, 
/*49666*/       OPC_RecordChild1, // #0 = $Vn
/*49667*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->49693
/*49670*/         OPC_CheckChild1Type, MVT::v4i16,
/*49672*/         OPC_RecordChild2, // #1 = $Vm
/*49673*/         OPC_CheckChild2Type, MVT::v4i16,
/*49675*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49677*/         OPC_EmitInteger, MVT::i32, 14, 
/*49680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49683*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 522:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49693*/       /*SwitchType*/ 23, MVT::v2i32,// ->49718
/*49695*/         OPC_CheckChild1Type, MVT::v2i32,
/*49697*/         OPC_RecordChild2, // #1 = $Vm
/*49698*/         OPC_CheckChild2Type, MVT::v2i32,
/*49700*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49702*/         OPC_EmitInteger, MVT::i32, 14, 
/*49705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49708*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 522:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49718*/       /*SwitchType*/ 23, MVT::v8i16,// ->49743
/*49720*/         OPC_CheckChild1Type, MVT::v8i16,
/*49722*/         OPC_RecordChild2, // #1 = $Vm
/*49723*/         OPC_CheckChild2Type, MVT::v8i16,
/*49725*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49727*/         OPC_EmitInteger, MVT::i32, 14, 
/*49730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49733*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 522:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49743*/       /*SwitchType*/ 23, MVT::v4i32,// ->49768
/*49745*/         OPC_CheckChild1Type, MVT::v4i32,
/*49747*/         OPC_RecordChild2, // #1 = $Vm
/*49748*/         OPC_CheckChild2Type, MVT::v4i32,
/*49750*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49752*/         OPC_EmitInteger, MVT::i32, 14, 
/*49755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49758*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 522:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49768*/       /*SwitchType*/ 23, MVT::v8i8,// ->49793
/*49770*/         OPC_CheckChild1Type, MVT::v8i8,
/*49772*/         OPC_RecordChild2, // #1 = $Vm
/*49773*/         OPC_CheckChild2Type, MVT::v8i8,
/*49775*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49777*/         OPC_EmitInteger, MVT::i32, 14, 
/*49780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49783*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 522:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49793*/       /*SwitchType*/ 23, MVT::v16i8,// ->49818
/*49795*/         OPC_CheckChild1Type, MVT::v16i8,
/*49797*/         OPC_RecordChild2, // #1 = $Vm
/*49798*/         OPC_CheckChild2Type, MVT::v16i8,
/*49800*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49802*/         OPC_EmitInteger, MVT::i32, 14, 
/*49805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49808*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 522:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49818*/       /*SwitchType*/ 23, MVT::v1i64,// ->49843
/*49820*/         OPC_CheckChild1Type, MVT::v1i64,
/*49822*/         OPC_RecordChild2, // #1 = $Vm
/*49823*/         OPC_CheckChild2Type, MVT::v1i64,
/*49825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49827*/         OPC_EmitInteger, MVT::i32, 14, 
/*49830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49833*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 522:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49843*/       /*SwitchType*/ 23, MVT::v2i64,// ->49868
/*49845*/         OPC_CheckChild1Type, MVT::v2i64,
/*49847*/         OPC_RecordChild2, // #1 = $Vm
/*49848*/         OPC_CheckChild2Type, MVT::v2i64,
/*49850*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49852*/         OPC_EmitInteger, MVT::i32, 14, 
/*49855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49858*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 522:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49868*/       0, // EndSwitchType
/*49869*/     /*Scope*/ 81, /*->49951*/
/*49870*/       OPC_CheckChild0Integer, 27|128,4/*539*/, 
/*49873*/       OPC_RecordChild1, // #0 = $Vn
/*49874*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->49900
/*49877*/         OPC_CheckChild1Type, MVT::v8i16,
/*49879*/         OPC_RecordChild2, // #1 = $Vm
/*49880*/         OPC_CheckChild2Type, MVT::v8i16,
/*49882*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49884*/         OPC_EmitInteger, MVT::i32, 14, 
/*49887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49890*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 539:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49900*/       /*SwitchType*/ 23, MVT::v4i16,// ->49925
/*49902*/         OPC_CheckChild1Type, MVT::v4i32,
/*49904*/         OPC_RecordChild2, // #1 = $Vm
/*49905*/         OPC_CheckChild2Type, MVT::v4i32,
/*49907*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49909*/         OPC_EmitInteger, MVT::i32, 14, 
/*49912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49915*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 539:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49925*/       /*SwitchType*/ 23, MVT::v2i32,// ->49950
/*49927*/         OPC_CheckChild1Type, MVT::v2i64,
/*49929*/         OPC_RecordChild2, // #1 = $Vm
/*49930*/         OPC_CheckChild2Type, MVT::v2i64,
/*49932*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49934*/         OPC_EmitInteger, MVT::i32, 14, 
/*49937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49940*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 539:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49950*/       0, // EndSwitchType
/*49951*/     /*Scope*/ 106, /*->50058*/
/*49952*/       OPC_CheckChild0Integer, 68|128,3/*452*/, 
/*49955*/       OPC_RecordChild1, // #0 = $Vn
/*49956*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->49982
/*49959*/         OPC_CheckChild1Type, MVT::v2f32,
/*49961*/         OPC_RecordChild2, // #1 = $Vm
/*49962*/         OPC_CheckChild2Type, MVT::v2f32,
/*49964*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49966*/         OPC_EmitInteger, MVT::i32, 14, 
/*49969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49972*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 452:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49982*/       /*SwitchType*/ 23, MVT::v4i32,// ->50007
/*49984*/         OPC_CheckChild1Type, MVT::v4f32,
/*49986*/         OPC_RecordChild2, // #1 = $Vm
/*49987*/         OPC_CheckChild2Type, MVT::v4f32,
/*49989*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49991*/         OPC_EmitInteger, MVT::i32, 14, 
/*49994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49997*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 452:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50007*/       /*SwitchType*/ 23, MVT::v4i16,// ->50032
/*50009*/         OPC_CheckChild1Type, MVT::v4f16,
/*50011*/         OPC_RecordChild2, // #1 = $Vm
/*50012*/         OPC_CheckChild2Type, MVT::v4f16,
/*50014*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50016*/         OPC_EmitInteger, MVT::i32, 14, 
/*50019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50022*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 452:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50032*/       /*SwitchType*/ 23, MVT::v8i16,// ->50057
/*50034*/         OPC_CheckChild1Type, MVT::v8f16,
/*50036*/         OPC_RecordChild2, // #1 = $Vm
/*50037*/         OPC_CheckChild2Type, MVT::v8f16,
/*50039*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50041*/         OPC_EmitInteger, MVT::i32, 14, 
/*50044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50047*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 452:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50057*/       0, // EndSwitchType
/*50058*/     /*Scope*/ 106, /*->50165*/
/*50059*/       OPC_CheckChild0Integer, 69|128,3/*453*/, 
/*50062*/       OPC_RecordChild1, // #0 = $Vn
/*50063*/       OPC_SwitchType /*4 cases */, 23, MVT::v2i32,// ->50089
/*50066*/         OPC_CheckChild1Type, MVT::v2f32,
/*50068*/         OPC_RecordChild2, // #1 = $Vm
/*50069*/         OPC_CheckChild2Type, MVT::v2f32,
/*50071*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50073*/         OPC_EmitInteger, MVT::i32, 14, 
/*50076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50079*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 453:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50089*/       /*SwitchType*/ 23, MVT::v4i32,// ->50114
/*50091*/         OPC_CheckChild1Type, MVT::v4f32,
/*50093*/         OPC_RecordChild2, // #1 = $Vm
/*50094*/         OPC_CheckChild2Type, MVT::v4f32,
/*50096*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50098*/         OPC_EmitInteger, MVT::i32, 14, 
/*50101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50104*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 453:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50114*/       /*SwitchType*/ 23, MVT::v4i16,// ->50139
/*50116*/         OPC_CheckChild1Type, MVT::v4f16,
/*50118*/         OPC_RecordChild2, // #1 = $Vm
/*50119*/         OPC_CheckChild2Type, MVT::v4f16,
/*50121*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50123*/         OPC_EmitInteger, MVT::i32, 14, 
/*50126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50129*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 453:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VACGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50139*/       /*SwitchType*/ 23, MVT::v8f16,// ->50164
/*50141*/         OPC_CheckChild1Type, MVT::v8f16,
/*50143*/         OPC_RecordChild2, // #1 = $Vm
/*50144*/         OPC_CheckChild2Type, MVT::v8f16,
/*50146*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50148*/         OPC_EmitInteger, MVT::i32, 14, 
/*50151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50154*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VACGThq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 453:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VACGThq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50164*/       0, // EndSwitchType
/*50165*/     /*Scope*/ 40|128,2/*296*/, /*->50463*/
/*50167*/       OPC_CheckChild0Integer, 70|128,3/*454*/, 
/*50170*/       OPC_RecordChild1, // #0 = $src1
/*50171*/       OPC_SwitchType /*10 cases */, 27, MVT::v8i8,// ->50201
/*50174*/         OPC_CheckChild1Type, MVT::v8i8,
/*50176*/         OPC_RecordChild2, // #1 = $Vn
/*50177*/         OPC_CheckChild2Type, MVT::v8i8,
/*50179*/         OPC_RecordChild3, // #2 = $Vm
/*50180*/         OPC_CheckChild3Type, MVT::v8i8,
/*50182*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50184*/         OPC_EmitInteger, MVT::i32, 14, 
/*50187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50190*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 454:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50201*/       /*SwitchType*/ 27, MVT::v4i16,// ->50230
/*50203*/         OPC_CheckChild1Type, MVT::v4i16,
/*50205*/         OPC_RecordChild2, // #1 = $Vn
/*50206*/         OPC_CheckChild2Type, MVT::v4i16,
/*50208*/         OPC_RecordChild3, // #2 = $Vm
/*50209*/         OPC_CheckChild3Type, MVT::v4i16,
/*50211*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50213*/         OPC_EmitInteger, MVT::i32, 14, 
/*50216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50219*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 454:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50230*/       /*SwitchType*/ 27, MVT::v2i32,// ->50259
/*50232*/         OPC_CheckChild1Type, MVT::v2i32,
/*50234*/         OPC_RecordChild2, // #1 = $Vn
/*50235*/         OPC_CheckChild2Type, MVT::v2i32,
/*50237*/         OPC_RecordChild3, // #2 = $Vm
/*50238*/         OPC_CheckChild3Type, MVT::v2i32,
/*50240*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50242*/         OPC_EmitInteger, MVT::i32, 14, 
/*50245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 454:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50259*/       /*SwitchType*/ 27, MVT::v1i64,// ->50288
/*50261*/         OPC_CheckChild1Type, MVT::v1i64,
/*50263*/         OPC_RecordChild2, // #1 = $Vn
/*50264*/         OPC_CheckChild2Type, MVT::v1i64,
/*50266*/         OPC_RecordChild3, // #2 = $Vm
/*50267*/         OPC_CheckChild3Type, MVT::v1i64,
/*50269*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50271*/         OPC_EmitInteger, MVT::i32, 14, 
/*50274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50277*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 454:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50288*/       /*SwitchType*/ 27, MVT::v16i8,// ->50317
/*50290*/         OPC_CheckChild1Type, MVT::v16i8,
/*50292*/         OPC_RecordChild2, // #1 = $Vn
/*50293*/         OPC_CheckChild2Type, MVT::v16i8,
/*50295*/         OPC_RecordChild3, // #2 = $Vm
/*50296*/         OPC_CheckChild3Type, MVT::v16i8,
/*50298*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50300*/         OPC_EmitInteger, MVT::i32, 14, 
/*50303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50306*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 454:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50317*/       /*SwitchType*/ 27, MVT::v8i16,// ->50346
/*50319*/         OPC_CheckChild1Type, MVT::v8i16,
/*50321*/         OPC_RecordChild2, // #1 = $Vn
/*50322*/         OPC_CheckChild2Type, MVT::v8i16,
/*50324*/         OPC_RecordChild3, // #2 = $Vm
/*50325*/         OPC_CheckChild3Type, MVT::v8i16,
/*50327*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50329*/         OPC_EmitInteger, MVT::i32, 14, 
/*50332*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50335*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 454:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50346*/       /*SwitchType*/ 27, MVT::v4i32,// ->50375
/*50348*/         OPC_CheckChild1Type, MVT::v4i32,
/*50350*/         OPC_RecordChild2, // #1 = $Vn
/*50351*/         OPC_CheckChild2Type, MVT::v4i32,
/*50353*/         OPC_RecordChild3, // #2 = $Vm
/*50354*/         OPC_CheckChild3Type, MVT::v4i32,
/*50356*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50358*/         OPC_EmitInteger, MVT::i32, 14, 
/*50361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50364*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 454:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50375*/       /*SwitchType*/ 27, MVT::v2i64,// ->50404
/*50377*/         OPC_CheckChild1Type, MVT::v2i64,
/*50379*/         OPC_RecordChild2, // #1 = $Vn
/*50380*/         OPC_CheckChild2Type, MVT::v2i64,
/*50382*/         OPC_RecordChild3, // #2 = $Vm
/*50383*/         OPC_CheckChild3Type, MVT::v2i64,
/*50385*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50387*/         OPC_EmitInteger, MVT::i32, 14, 
/*50390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50393*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 454:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50404*/       /*SwitchType*/ 27, MVT::v2f32,// ->50433
/*50406*/         OPC_CheckChild1Type, MVT::v2f32,
/*50408*/         OPC_RecordChild2, // #1 = $Vn
/*50409*/         OPC_CheckChild2Type, MVT::v2f32,
/*50411*/         OPC_RecordChild3, // #2 = $Vm
/*50412*/         OPC_CheckChild3Type, MVT::v2f32,
/*50414*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50416*/         OPC_EmitInteger, MVT::i32, 14, 
/*50419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50422*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 454:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50433*/       /*SwitchType*/ 27, MVT::v4f32,// ->50462
/*50435*/         OPC_CheckChild1Type, MVT::v4f32,
/*50437*/         OPC_RecordChild2, // #1 = $Vn
/*50438*/         OPC_CheckChild2Type, MVT::v4f32,
/*50440*/         OPC_RecordChild3, // #2 = $Vm
/*50441*/         OPC_CheckChild3Type, MVT::v4f32,
/*50443*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50445*/         OPC_EmitInteger, MVT::i32, 14, 
/*50448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50451*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 454:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50462*/       0, // EndSwitchType
/*50463*/     /*Scope*/ 0|128,2/*256*/, /*->50721*/
/*50465*/       OPC_CheckChild0Integer, 65|128,3/*449*/, 
/*50468*/       OPC_RecordChild1, // #0 = $Vn
/*50469*/       OPC_SwitchType /*10 cases */, 23, MVT::v4i16,// ->50495
/*50472*/         OPC_CheckChild1Type, MVT::v4i16,
/*50474*/         OPC_RecordChild2, // #1 = $Vm
/*50475*/         OPC_CheckChild2Type, MVT::v4i16,
/*50477*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50479*/         OPC_EmitInteger, MVT::i32, 14, 
/*50482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50485*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 449:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50495*/       /*SwitchType*/ 23, MVT::v2i32,// ->50520
/*50497*/         OPC_CheckChild1Type, MVT::v2i32,
/*50499*/         OPC_RecordChild2, // #1 = $Vm
/*50500*/         OPC_CheckChild2Type, MVT::v2i32,
/*50502*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50504*/         OPC_EmitInteger, MVT::i32, 14, 
/*50507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50510*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 449:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50520*/       /*SwitchType*/ 23, MVT::v8i16,// ->50545
/*50522*/         OPC_CheckChild1Type, MVT::v8i16,
/*50524*/         OPC_RecordChild2, // #1 = $Vm
/*50525*/         OPC_CheckChild2Type, MVT::v8i16,
/*50527*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50529*/         OPC_EmitInteger, MVT::i32, 14, 
/*50532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50535*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 449:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50545*/       /*SwitchType*/ 23, MVT::v4i32,// ->50570
/*50547*/         OPC_CheckChild1Type, MVT::v4i32,
/*50549*/         OPC_RecordChild2, // #1 = $Vm
/*50550*/         OPC_CheckChild2Type, MVT::v4i32,
/*50552*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50554*/         OPC_EmitInteger, MVT::i32, 14, 
/*50557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50560*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 449:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50570*/       /*SwitchType*/ 23, MVT::v8i8,// ->50595
/*50572*/         OPC_CheckChild1Type, MVT::v8i8,
/*50574*/         OPC_RecordChild2, // #1 = $Vm
/*50575*/         OPC_CheckChild2Type, MVT::v8i8,
/*50577*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50579*/         OPC_EmitInteger, MVT::i32, 14, 
/*50582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50585*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 449:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50595*/       /*SwitchType*/ 23, MVT::v16i8,// ->50620
/*50597*/         OPC_CheckChild1Type, MVT::v16i8,
/*50599*/         OPC_RecordChild2, // #1 = $Vm
/*50600*/         OPC_CheckChild2Type, MVT::v16i8,
/*50602*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50604*/         OPC_EmitInteger, MVT::i32, 14, 
/*50607*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50610*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 449:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50620*/       /*SwitchType*/ 23, MVT::v2f32,// ->50645
/*50622*/         OPC_CheckChild1Type, MVT::v2f32,
/*50624*/         OPC_RecordChild2, // #1 = $Vm
/*50625*/         OPC_CheckChild2Type, MVT::v2f32,
/*50627*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50629*/         OPC_EmitInteger, MVT::i32, 14, 
/*50632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50635*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 449:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50645*/       /*SwitchType*/ 23, MVT::v4f32,// ->50670
/*50647*/         OPC_CheckChild1Type, MVT::v4f32,
/*50649*/         OPC_RecordChild2, // #1 = $Vm
/*50650*/         OPC_CheckChild2Type, MVT::v4f32,
/*50652*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50654*/         OPC_EmitInteger, MVT::i32, 14, 
/*50657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50660*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 449:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50670*/       /*SwitchType*/ 23, MVT::v4f16,// ->50695
/*50672*/         OPC_CheckChild1Type, MVT::v4f16,
/*50674*/         OPC_RecordChild2, // #1 = $Vm
/*50675*/         OPC_CheckChild2Type, MVT::v4f16,
/*50677*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50679*/         OPC_EmitInteger, MVT::i32, 14, 
/*50682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50685*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 449:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VABDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*50695*/       /*SwitchType*/ 23, MVT::v8f16,// ->50720
/*50697*/         OPC_CheckChild1Type, MVT::v8f16,
/*50699*/         OPC_RecordChild2, // #1 = $Vm
/*50700*/         OPC_CheckChild2Type, MVT::v8f16,
/*50702*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50704*/         OPC_EmitInteger, MVT::i32, 14, 
/*50707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50710*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 449:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VABDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*50720*/       0, // EndSwitchType
/*50721*/     /*Scope*/ 28|128,1/*156*/, /*->50879*/
/*50723*/       OPC_CheckChild0Integer, 66|128,3/*450*/, 
/*50726*/       OPC_RecordChild1, // #0 = $Vn
/*50727*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->50753
/*50730*/         OPC_CheckChild1Type, MVT::v4i16,
/*50732*/         OPC_RecordChild2, // #1 = $Vm
/*50733*/         OPC_CheckChild2Type, MVT::v4i16,
/*50735*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50737*/         OPC_EmitInteger, MVT::i32, 14, 
/*50740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50743*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 450:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50753*/       /*SwitchType*/ 23, MVT::v2i32,// ->50778
/*50755*/         OPC_CheckChild1Type, MVT::v2i32,
/*50757*/         OPC_RecordChild2, // #1 = $Vm
/*50758*/         OPC_CheckChild2Type, MVT::v2i32,
/*50760*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50762*/         OPC_EmitInteger, MVT::i32, 14, 
/*50765*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50768*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 450:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50778*/       /*SwitchType*/ 23, MVT::v8i16,// ->50803
/*50780*/         OPC_CheckChild1Type, MVT::v8i16,
/*50782*/         OPC_RecordChild2, // #1 = $Vm
/*50783*/         OPC_CheckChild2Type, MVT::v8i16,
/*50785*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50787*/         OPC_EmitInteger, MVT::i32, 14, 
/*50790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50793*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 450:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50803*/       /*SwitchType*/ 23, MVT::v4i32,// ->50828
/*50805*/         OPC_CheckChild1Type, MVT::v4i32,
/*50807*/         OPC_RecordChild2, // #1 = $Vm
/*50808*/         OPC_CheckChild2Type, MVT::v4i32,
/*50810*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50812*/         OPC_EmitInteger, MVT::i32, 14, 
/*50815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50818*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 450:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50828*/       /*SwitchType*/ 23, MVT::v8i8,// ->50853
/*50830*/         OPC_CheckChild1Type, MVT::v8i8,
/*50832*/         OPC_RecordChild2, // #1 = $Vm
/*50833*/         OPC_CheckChild2Type, MVT::v8i8,
/*50835*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50837*/         OPC_EmitInteger, MVT::i32, 14, 
/*50840*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50843*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 450:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50853*/       /*SwitchType*/ 23, MVT::v16i8,// ->50878
/*50855*/         OPC_CheckChild1Type, MVT::v16i8,
/*50857*/         OPC_RecordChild2, // #1 = $Vm
/*50858*/         OPC_CheckChild2Type, MVT::v16i8,
/*50860*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50862*/         OPC_EmitInteger, MVT::i32, 14, 
/*50865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50868*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 450:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50878*/       0, // EndSwitchType
/*50879*/     /*Scope*/ 3|128,1/*131*/, /*->51012*/
/*50881*/       OPC_CheckChild0Integer, 109|128,3/*493*/, 
/*50884*/       OPC_RecordChild1, // #0 = $Vn
/*50885*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->50911
/*50888*/         OPC_CheckChild1Type, MVT::v8i8,
/*50890*/         OPC_RecordChild2, // #1 = $Vm
/*50891*/         OPC_CheckChild2Type, MVT::v8i8,
/*50893*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50895*/         OPC_EmitInteger, MVT::i32, 14, 
/*50898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50901*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 493:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50911*/       /*SwitchType*/ 23, MVT::v4i16,// ->50936
/*50913*/         OPC_CheckChild1Type, MVT::v4i16,
/*50915*/         OPC_RecordChild2, // #1 = $Vm
/*50916*/         OPC_CheckChild2Type, MVT::v4i16,
/*50918*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50920*/         OPC_EmitInteger, MVT::i32, 14, 
/*50923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50926*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 493:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50936*/       /*SwitchType*/ 23, MVT::v2i32,// ->50961
/*50938*/         OPC_CheckChild1Type, MVT::v2i32,
/*50940*/         OPC_RecordChild2, // #1 = $Vm
/*50941*/         OPC_CheckChild2Type, MVT::v2i32,
/*50943*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50945*/         OPC_EmitInteger, MVT::i32, 14, 
/*50948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50951*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDi32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 493:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50961*/       /*SwitchType*/ 23, MVT::v2f32,// ->50986
/*50963*/         OPC_CheckChild1Type, MVT::v2f32,
/*50965*/         OPC_RecordChild2, // #1 = $Vm
/*50966*/         OPC_CheckChild2Type, MVT::v2f32,
/*50968*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50970*/         OPC_EmitInteger, MVT::i32, 14, 
/*50973*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50976*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 493:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50986*/       /*SwitchType*/ 23, MVT::v4f16,// ->51011
/*50988*/         OPC_CheckChild1Type, MVT::v4f16,
/*50990*/         OPC_RecordChild2, // #1 = $Vm
/*50991*/         OPC_CheckChild2Type, MVT::v4f16,
/*50993*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*50995*/         OPC_EmitInteger, MVT::i32, 14, 
/*50998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51001*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 493:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPADDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51011*/       0, // EndSwitchType
/*51012*/     /*Scope*/ 4|128,1/*132*/, /*->51146*/
/*51014*/       OPC_CheckChild0Integer, 110|128,3/*494*/, 
/*51017*/       OPC_RecordChild1, // #0 = $Vm
/*51018*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51040
/*51021*/         OPC_CheckChild1Type, MVT::v8i8,
/*51023*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51025*/         OPC_EmitInteger, MVT::i32, 14, 
/*51028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51031*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 494:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*51040*/       /*SwitchType*/ 19, MVT::v2i32,// ->51061
/*51042*/         OPC_CheckChild1Type, MVT::v4i16,
/*51044*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51046*/         OPC_EmitInteger, MVT::i32, 14, 
/*51049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51052*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 494:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*51061*/       /*SwitchType*/ 19, MVT::v1i64,// ->51082
/*51063*/         OPC_CheckChild1Type, MVT::v2i32,
/*51065*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51067*/         OPC_EmitInteger, MVT::i32, 14, 
/*51070*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51073*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 494:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*51082*/       /*SwitchType*/ 19, MVT::v8i16,// ->51103
/*51084*/         OPC_CheckChild1Type, MVT::v16i8,
/*51086*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51088*/         OPC_EmitInteger, MVT::i32, 14, 
/*51091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51094*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 494:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*51103*/       /*SwitchType*/ 19, MVT::v4i32,// ->51124
/*51105*/         OPC_CheckChild1Type, MVT::v8i16,
/*51107*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51109*/         OPC_EmitInteger, MVT::i32, 14, 
/*51112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51115*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 494:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*51124*/       /*SwitchType*/ 19, MVT::v2i64,// ->51145
/*51126*/         OPC_CheckChild1Type, MVT::v4i32,
/*51128*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51130*/         OPC_EmitInteger, MVT::i32, 14, 
/*51133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51136*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 494:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*51145*/       0, // EndSwitchType
/*51146*/     /*Scope*/ 4|128,1/*132*/, /*->51280*/
/*51148*/       OPC_CheckChild0Integer, 111|128,3/*495*/, 
/*51151*/       OPC_RecordChild1, // #0 = $Vm
/*51152*/       OPC_SwitchType /*6 cases */, 19, MVT::v4i16,// ->51174
/*51155*/         OPC_CheckChild1Type, MVT::v8i8,
/*51157*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51159*/         OPC_EmitInteger, MVT::i32, 14, 
/*51162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51165*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 495:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*51174*/       /*SwitchType*/ 19, MVT::v2i32,// ->51195
/*51176*/         OPC_CheckChild1Type, MVT::v4i16,
/*51178*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51180*/         OPC_EmitInteger, MVT::i32, 14, 
/*51183*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51186*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 495:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*51195*/       /*SwitchType*/ 19, MVT::v1i64,// ->51216
/*51197*/         OPC_CheckChild1Type, MVT::v2i32,
/*51199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51201*/         OPC_EmitInteger, MVT::i32, 14, 
/*51204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51207*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 495:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*51216*/       /*SwitchType*/ 19, MVT::v8i16,// ->51237
/*51218*/         OPC_CheckChild1Type, MVT::v16i8,
/*51220*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51222*/         OPC_EmitInteger, MVT::i32, 14, 
/*51225*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51228*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 495:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*51237*/       /*SwitchType*/ 19, MVT::v4i32,// ->51258
/*51239*/         OPC_CheckChild1Type, MVT::v8i16,
/*51241*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51243*/         OPC_EmitInteger, MVT::i32, 14, 
/*51246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51249*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 495:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*51258*/       /*SwitchType*/ 19, MVT::v2i64,// ->51279
/*51260*/         OPC_CheckChild1Type, MVT::v4i32,
/*51262*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51264*/         OPC_EmitInteger, MVT::i32, 14, 
/*51267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51270*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 495:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*51279*/       0, // EndSwitchType
/*51280*/     /*Scope*/ 28|128,1/*156*/, /*->51438*/
/*51282*/       OPC_CheckChild0Integer, 107|128,3/*491*/, 
/*51285*/       OPC_RecordChild1, // #0 = $src1
/*51286*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->51312
/*51289*/         OPC_CheckChild1Type, MVT::v4i16,
/*51291*/         OPC_RecordChild2, // #1 = $Vm
/*51292*/         OPC_CheckChild2Type, MVT::v8i8,
/*51294*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51296*/         OPC_EmitInteger, MVT::i32, 14, 
/*51299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51302*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 491:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51312*/       /*SwitchType*/ 23, MVT::v2i32,// ->51337
/*51314*/         OPC_CheckChild1Type, MVT::v2i32,
/*51316*/         OPC_RecordChild2, // #1 = $Vm
/*51317*/         OPC_CheckChild2Type, MVT::v4i16,
/*51319*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51321*/         OPC_EmitInteger, MVT::i32, 14, 
/*51324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51327*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 491:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51337*/       /*SwitchType*/ 23, MVT::v1i64,// ->51362
/*51339*/         OPC_CheckChild1Type, MVT::v1i64,
/*51341*/         OPC_RecordChild2, // #1 = $Vm
/*51342*/         OPC_CheckChild2Type, MVT::v2i32,
/*51344*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51346*/         OPC_EmitInteger, MVT::i32, 14, 
/*51349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51352*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 491:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51362*/       /*SwitchType*/ 23, MVT::v8i16,// ->51387
/*51364*/         OPC_CheckChild1Type, MVT::v8i16,
/*51366*/         OPC_RecordChild2, // #1 = $Vm
/*51367*/         OPC_CheckChild2Type, MVT::v16i8,
/*51369*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51371*/         OPC_EmitInteger, MVT::i32, 14, 
/*51374*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51377*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 491:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*51387*/       /*SwitchType*/ 23, MVT::v4i32,// ->51412
/*51389*/         OPC_CheckChild1Type, MVT::v4i32,
/*51391*/         OPC_RecordChild2, // #1 = $Vm
/*51392*/         OPC_CheckChild2Type, MVT::v8i16,
/*51394*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51396*/         OPC_EmitInteger, MVT::i32, 14, 
/*51399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51402*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 491:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*51412*/       /*SwitchType*/ 23, MVT::v2i64,// ->51437
/*51414*/         OPC_CheckChild1Type, MVT::v2i64,
/*51416*/         OPC_RecordChild2, // #1 = $Vm
/*51417*/         OPC_CheckChild2Type, MVT::v4i32,
/*51419*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51421*/         OPC_EmitInteger, MVT::i32, 14, 
/*51424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51427*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 491:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*51437*/       0, // EndSwitchType
/*51438*/     /*Scope*/ 28|128,1/*156*/, /*->51596*/
/*51440*/       OPC_CheckChild0Integer, 108|128,3/*492*/, 
/*51443*/       OPC_RecordChild1, // #0 = $src1
/*51444*/       OPC_SwitchType /*6 cases */, 23, MVT::v4i16,// ->51470
/*51447*/         OPC_CheckChild1Type, MVT::v4i16,
/*51449*/         OPC_RecordChild2, // #1 = $Vm
/*51450*/         OPC_CheckChild2Type, MVT::v8i8,
/*51452*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51454*/         OPC_EmitInteger, MVT::i32, 14, 
/*51457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51460*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 492:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51470*/       /*SwitchType*/ 23, MVT::v2i32,// ->51495
/*51472*/         OPC_CheckChild1Type, MVT::v2i32,
/*51474*/         OPC_RecordChild2, // #1 = $Vm
/*51475*/         OPC_CheckChild2Type, MVT::v4i16,
/*51477*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51479*/         OPC_EmitInteger, MVT::i32, 14, 
/*51482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51485*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 492:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51495*/       /*SwitchType*/ 23, MVT::v1i64,// ->51520
/*51497*/         OPC_CheckChild1Type, MVT::v1i64,
/*51499*/         OPC_RecordChild2, // #1 = $Vm
/*51500*/         OPC_CheckChild2Type, MVT::v2i32,
/*51502*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51504*/         OPC_EmitInteger, MVT::i32, 14, 
/*51507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51510*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 492:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51520*/       /*SwitchType*/ 23, MVT::v8i16,// ->51545
/*51522*/         OPC_CheckChild1Type, MVT::v8i16,
/*51524*/         OPC_RecordChild2, // #1 = $Vm
/*51525*/         OPC_CheckChild2Type, MVT::v16i8,
/*51527*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51529*/         OPC_EmitInteger, MVT::i32, 14, 
/*51532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51535*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 492:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*51545*/       /*SwitchType*/ 23, MVT::v4i32,// ->51570
/*51547*/         OPC_CheckChild1Type, MVT::v4i32,
/*51549*/         OPC_RecordChild2, // #1 = $Vm
/*51550*/         OPC_CheckChild2Type, MVT::v8i16,
/*51552*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51554*/         OPC_EmitInteger, MVT::i32, 14, 
/*51557*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51560*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 492:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*51570*/       /*SwitchType*/ 23, MVT::v2i64,// ->51595
/*51572*/         OPC_CheckChild1Type, MVT::v2i64,
/*51574*/         OPC_RecordChild2, // #1 = $Vm
/*51575*/         OPC_CheckChild2Type, MVT::v4i32,
/*51577*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51579*/         OPC_EmitInteger, MVT::i32, 14, 
/*51582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51585*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 492:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*51595*/       0, // EndSwitchType
/*51596*/     /*Scope*/ 3|128,1/*131*/, /*->51729*/
/*51598*/       OPC_CheckChild0Integer, 112|128,3/*496*/, 
/*51601*/       OPC_RecordChild1, // #0 = $Vn
/*51602*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->51628
/*51605*/         OPC_CheckChild1Type, MVT::v8i8,
/*51607*/         OPC_RecordChild2, // #1 = $Vm
/*51608*/         OPC_CheckChild2Type, MVT::v8i8,
/*51610*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51612*/         OPC_EmitInteger, MVT::i32, 14, 
/*51615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51618*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 496:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51628*/       /*SwitchType*/ 23, MVT::v4i16,// ->51653
/*51630*/         OPC_CheckChild1Type, MVT::v4i16,
/*51632*/         OPC_RecordChild2, // #1 = $Vm
/*51633*/         OPC_CheckChild2Type, MVT::v4i16,
/*51635*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51637*/         OPC_EmitInteger, MVT::i32, 14, 
/*51640*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51643*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 496:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51653*/       /*SwitchType*/ 23, MVT::v2i32,// ->51678
/*51655*/         OPC_CheckChild1Type, MVT::v2i32,
/*51657*/         OPC_RecordChild2, // #1 = $Vm
/*51658*/         OPC_CheckChild2Type, MVT::v2i32,
/*51660*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51662*/         OPC_EmitInteger, MVT::i32, 14, 
/*51665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51668*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 496:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51678*/       /*SwitchType*/ 23, MVT::v2f32,// ->51703
/*51680*/         OPC_CheckChild1Type, MVT::v2f32,
/*51682*/         OPC_RecordChild2, // #1 = $Vm
/*51683*/         OPC_CheckChild2Type, MVT::v2f32,
/*51685*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51687*/         OPC_EmitInteger, MVT::i32, 14, 
/*51690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51693*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 496:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51703*/       /*SwitchType*/ 23, MVT::v4f16,// ->51728
/*51705*/         OPC_CheckChild1Type, MVT::v4f16,
/*51707*/         OPC_RecordChild2, // #1 = $Vm
/*51708*/         OPC_CheckChild2Type, MVT::v4f16,
/*51710*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51712*/         OPC_EmitInteger, MVT::i32, 14, 
/*51715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51718*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 496:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMAXh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51728*/       0, // EndSwitchType
/*51729*/     /*Scope*/ 81, /*->51811*/
/*51730*/       OPC_CheckChild0Integer, 113|128,3/*497*/, 
/*51733*/       OPC_RecordChild1, // #0 = $Vn
/*51734*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->51760
/*51737*/         OPC_CheckChild1Type, MVT::v8i8,
/*51739*/         OPC_RecordChild2, // #1 = $Vm
/*51740*/         OPC_CheckChild2Type, MVT::v8i8,
/*51742*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51744*/         OPC_EmitInteger, MVT::i32, 14, 
/*51747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51750*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 497:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51760*/       /*SwitchType*/ 23, MVT::v4i16,// ->51785
/*51762*/         OPC_CheckChild1Type, MVT::v4i16,
/*51764*/         OPC_RecordChild2, // #1 = $Vm
/*51765*/         OPC_CheckChild2Type, MVT::v4i16,
/*51767*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51769*/         OPC_EmitInteger, MVT::i32, 14, 
/*51772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51775*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 497:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51785*/       /*SwitchType*/ 23, MVT::v2i32,// ->51810
/*51787*/         OPC_CheckChild1Type, MVT::v2i32,
/*51789*/         OPC_RecordChild2, // #1 = $Vm
/*51790*/         OPC_CheckChild2Type, MVT::v2i32,
/*51792*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51794*/         OPC_EmitInteger, MVT::i32, 14, 
/*51797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51800*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMAXu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 497:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51810*/       0, // EndSwitchType
/*51811*/     /*Scope*/ 3|128,1/*131*/, /*->51944*/
/*51813*/       OPC_CheckChild0Integer, 114|128,3/*498*/, 
/*51816*/       OPC_RecordChild1, // #0 = $Vn
/*51817*/       OPC_SwitchType /*5 cases */, 23, MVT::v8i8,// ->51843
/*51820*/         OPC_CheckChild1Type, MVT::v8i8,
/*51822*/         OPC_RecordChild2, // #1 = $Vm
/*51823*/         OPC_CheckChild2Type, MVT::v8i8,
/*51825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51827*/         OPC_EmitInteger, MVT::i32, 14, 
/*51830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51833*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 498:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51843*/       /*SwitchType*/ 23, MVT::v4i16,// ->51868
/*51845*/         OPC_CheckChild1Type, MVT::v4i16,
/*51847*/         OPC_RecordChild2, // #1 = $Vm
/*51848*/         OPC_CheckChild2Type, MVT::v4i16,
/*51850*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51852*/         OPC_EmitInteger, MVT::i32, 14, 
/*51855*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51858*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 498:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51868*/       /*SwitchType*/ 23, MVT::v2i32,// ->51893
/*51870*/         OPC_CheckChild1Type, MVT::v2i32,
/*51872*/         OPC_RecordChild2, // #1 = $Vm
/*51873*/         OPC_CheckChild2Type, MVT::v2i32,
/*51875*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51877*/         OPC_EmitInteger, MVT::i32, 14, 
/*51880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51883*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINs32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 498:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51893*/       /*SwitchType*/ 23, MVT::v2f32,// ->51918
/*51895*/         OPC_CheckChild1Type, MVT::v2f32,
/*51897*/         OPC_RecordChild2, // #1 = $Vm
/*51898*/         OPC_CheckChild2Type, MVT::v2f32,
/*51900*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51902*/         OPC_EmitInteger, MVT::i32, 14, 
/*51905*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51908*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINf), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 498:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51918*/       /*SwitchType*/ 23, MVT::v4f16,// ->51943
/*51920*/         OPC_CheckChild1Type, MVT::v4f16,
/*51922*/         OPC_RecordChild2, // #1 = $Vm
/*51923*/         OPC_CheckChild2Type, MVT::v4f16,
/*51925*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*51927*/         OPC_EmitInteger, MVT::i32, 14, 
/*51930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51933*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINh), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 498:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VPMINh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*51943*/       0, // EndSwitchType
/*51944*/     /*Scope*/ 81, /*->52026*/
/*51945*/       OPC_CheckChild0Integer, 115|128,3/*499*/, 
/*51948*/       OPC_RecordChild1, // #0 = $Vn
/*51949*/       OPC_SwitchType /*3 cases */, 23, MVT::v8i8,// ->51975
/*51952*/         OPC_CheckChild1Type, MVT::v8i8,
/*51954*/         OPC_RecordChild2, // #1 = $Vm
/*51955*/         OPC_CheckChild2Type, MVT::v8i8,
/*51957*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51959*/         OPC_EmitInteger, MVT::i32, 14, 
/*51962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51965*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 499:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51975*/       /*SwitchType*/ 23, MVT::v4i16,// ->52000
/*51977*/         OPC_CheckChild1Type, MVT::v4i16,
/*51979*/         OPC_RecordChild2, // #1 = $Vm
/*51980*/         OPC_CheckChild2Type, MVT::v4i16,
/*51982*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51984*/         OPC_EmitInteger, MVT::i32, 14, 
/*51987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 499:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52000*/       /*SwitchType*/ 23, MVT::v2i32,// ->52025
/*52002*/         OPC_CheckChild1Type, MVT::v2i32,
/*52004*/         OPC_RecordChild2, // #1 = $Vm
/*52005*/         OPC_CheckChild2Type, MVT::v2i32,
/*52007*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52009*/         OPC_EmitInteger, MVT::i32, 14, 
/*52012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52015*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VPMINu32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 499:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52025*/       0, // EndSwitchType
/*52026*/     /*Scope*/ 4|128,1/*132*/, /*->52160*/
/*52028*/       OPC_CheckChild0Integer, 12|128,4/*524*/, 
/*52031*/       OPC_RecordChild1, // #0 = $Vm
/*52032*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52054
/*52035*/         OPC_CheckChild1Type, MVT::v2i32,
/*52037*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52039*/         OPC_EmitInteger, MVT::i32, 14, 
/*52042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52045*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 524:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*52054*/       /*SwitchType*/ 19, MVT::v4i32,// ->52075
/*52056*/         OPC_CheckChild1Type, MVT::v4i32,
/*52058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52060*/         OPC_EmitInteger, MVT::i32, 14, 
/*52063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52066*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 524:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*52075*/       /*SwitchType*/ 19, MVT::v2f32,// ->52096
/*52077*/         OPC_CheckChild1Type, MVT::v2f32,
/*52079*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52081*/         OPC_EmitInteger, MVT::i32, 14, 
/*52084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52087*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 524:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*52096*/       /*SwitchType*/ 19, MVT::v4f32,// ->52117
/*52098*/         OPC_CheckChild1Type, MVT::v4f32,
/*52100*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52102*/         OPC_EmitInteger, MVT::i32, 14, 
/*52105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52108*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 524:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*52117*/       /*SwitchType*/ 19, MVT::v4f16,// ->52138
/*52119*/         OPC_CheckChild1Type, MVT::v4f16,
/*52121*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52123*/         OPC_EmitInteger, MVT::i32, 14, 
/*52126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52129*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 524:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhd:v4f16 DPR:v4f16:$Vm)
/*52138*/       /*SwitchType*/ 19, MVT::v8f16,// ->52159
/*52140*/         OPC_CheckChild1Type, MVT::v8f16,
/*52142*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52144*/         OPC_EmitInteger, MVT::i32, 14, 
/*52147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52150*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 524:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPEhq:v8f16 QPR:v8f16:$Vm)
/*52159*/       0, // EndSwitchType
/*52160*/     /*Scope*/ 4|128,1/*132*/, /*->52294*/
/*52162*/       OPC_CheckChild0Integer, 25|128,4/*537*/, 
/*52165*/       OPC_RecordChild1, // #0 = $Vm
/*52166*/       OPC_SwitchType /*6 cases */, 19, MVT::v2i32,// ->52188
/*52169*/         OPC_CheckChild1Type, MVT::v2i32,
/*52171*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52173*/         OPC_EmitInteger, MVT::i32, 14, 
/*52176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52179*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 537:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*52188*/       /*SwitchType*/ 19, MVT::v4i32,// ->52209
/*52190*/         OPC_CheckChild1Type, MVT::v4i32,
/*52192*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52194*/         OPC_EmitInteger, MVT::i32, 14, 
/*52197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52200*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 537:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*52209*/       /*SwitchType*/ 19, MVT::v2f32,// ->52230
/*52211*/         OPC_CheckChild1Type, MVT::v2f32,
/*52213*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52215*/         OPC_EmitInteger, MVT::i32, 14, 
/*52218*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52221*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 537:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*52230*/       /*SwitchType*/ 19, MVT::v4f32,// ->52251
/*52232*/         OPC_CheckChild1Type, MVT::v4f32,
/*52234*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52236*/         OPC_EmitInteger, MVT::i32, 14, 
/*52239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52242*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 537:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*52251*/       /*SwitchType*/ 19, MVT::v4f16,// ->52272
/*52253*/         OPC_CheckChild1Type, MVT::v4f16,
/*52255*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52257*/         OPC_EmitInteger, MVT::i32, 14, 
/*52260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52263*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f16 537:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhd:v4f16 DPR:v4f16:$Vm)
/*52272*/       /*SwitchType*/ 19, MVT::v8f16,// ->52293
/*52274*/         OPC_CheckChild1Type, MVT::v8f16,
/*52276*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*52278*/         OPC_EmitInteger, MVT::i32, 14, 
/*52281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52284*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTEhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8f16 537:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEhq:v8f16 QPR:v8f16:$Vm)
/*52293*/       0, // EndSwitchType
/*52294*/     /*Scope*/ 78|128,1/*206*/, /*->52502*/
/*52296*/       OPC_CheckChild0Integer, 29|128,4/*541*/, 
/*52299*/       OPC_RecordChild1, // #0 = $Vm
/*52300*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->52326
/*52303*/         OPC_CheckChild1Type, MVT::v4i16,
/*52305*/         OPC_RecordChild2, // #1 = $Vn
/*52306*/         OPC_CheckChild2Type, MVT::v4i16,
/*52308*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52310*/         OPC_EmitInteger, MVT::i32, 14, 
/*52313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52316*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 541:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52326*/       /*SwitchType*/ 23, MVT::v2i32,// ->52351
/*52328*/         OPC_CheckChild1Type, MVT::v2i32,
/*52330*/         OPC_RecordChild2, // #1 = $Vn
/*52331*/         OPC_CheckChild2Type, MVT::v2i32,
/*52333*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52335*/         OPC_EmitInteger, MVT::i32, 14, 
/*52338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52341*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 541:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52351*/       /*SwitchType*/ 23, MVT::v8i16,// ->52376
/*52353*/         OPC_CheckChild1Type, MVT::v8i16,
/*52355*/         OPC_RecordChild2, // #1 = $Vn
/*52356*/         OPC_CheckChild2Type, MVT::v8i16,
/*52358*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52360*/         OPC_EmitInteger, MVT::i32, 14, 
/*52363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52366*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 541:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52376*/       /*SwitchType*/ 23, MVT::v4i32,// ->52401
/*52378*/         OPC_CheckChild1Type, MVT::v4i32,
/*52380*/         OPC_RecordChild2, // #1 = $Vn
/*52381*/         OPC_CheckChild2Type, MVT::v4i32,
/*52383*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52385*/         OPC_EmitInteger, MVT::i32, 14, 
/*52388*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52391*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 541:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52401*/       /*SwitchType*/ 23, MVT::v8i8,// ->52426
/*52403*/         OPC_CheckChild1Type, MVT::v8i8,
/*52405*/         OPC_RecordChild2, // #1 = $Vn
/*52406*/         OPC_CheckChild2Type, MVT::v8i8,
/*52408*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52410*/         OPC_EmitInteger, MVT::i32, 14, 
/*52413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52416*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 541:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52426*/       /*SwitchType*/ 23, MVT::v16i8,// ->52451
/*52428*/         OPC_CheckChild1Type, MVT::v16i8,
/*52430*/         OPC_RecordChild2, // #1 = $Vn
/*52431*/         OPC_CheckChild2Type, MVT::v16i8,
/*52433*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52435*/         OPC_EmitInteger, MVT::i32, 14, 
/*52438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52441*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 541:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52451*/       /*SwitchType*/ 23, MVT::v1i64,// ->52476
/*52453*/         OPC_CheckChild1Type, MVT::v1i64,
/*52455*/         OPC_RecordChild2, // #1 = $Vn
/*52456*/         OPC_CheckChild2Type, MVT::v1i64,
/*52458*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52460*/         OPC_EmitInteger, MVT::i32, 14, 
/*52463*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52466*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 541:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52476*/       /*SwitchType*/ 23, MVT::v2i64,// ->52501
/*52478*/         OPC_CheckChild1Type, MVT::v2i64,
/*52480*/         OPC_RecordChild2, // #1 = $Vn
/*52481*/         OPC_CheckChild2Type, MVT::v2i64,
/*52483*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52485*/         OPC_EmitInteger, MVT::i32, 14, 
/*52488*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52491*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 541:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52501*/       0, // EndSwitchType
/*52502*/     /*Scope*/ 78|128,1/*206*/, /*->52710*/
/*52504*/       OPC_CheckChild0Integer, 30|128,4/*542*/, 
/*52507*/       OPC_RecordChild1, // #0 = $Vm
/*52508*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->52534
/*52511*/         OPC_CheckChild1Type, MVT::v4i16,
/*52513*/         OPC_RecordChild2, // #1 = $Vn
/*52514*/         OPC_CheckChild2Type, MVT::v4i16,
/*52516*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52518*/         OPC_EmitInteger, MVT::i32, 14, 
/*52521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52524*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 542:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52534*/       /*SwitchType*/ 23, MVT::v2i32,// ->52559
/*52536*/         OPC_CheckChild1Type, MVT::v2i32,
/*52538*/         OPC_RecordChild2, // #1 = $Vn
/*52539*/         OPC_CheckChild2Type, MVT::v2i32,
/*52541*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52543*/         OPC_EmitInteger, MVT::i32, 14, 
/*52546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52549*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 542:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52559*/       /*SwitchType*/ 23, MVT::v8i16,// ->52584
/*52561*/         OPC_CheckChild1Type, MVT::v8i16,
/*52563*/         OPC_RecordChild2, // #1 = $Vn
/*52564*/         OPC_CheckChild2Type, MVT::v8i16,
/*52566*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52568*/         OPC_EmitInteger, MVT::i32, 14, 
/*52571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52574*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 542:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52584*/       /*SwitchType*/ 23, MVT::v4i32,// ->52609
/*52586*/         OPC_CheckChild1Type, MVT::v4i32,
/*52588*/         OPC_RecordChild2, // #1 = $Vn
/*52589*/         OPC_CheckChild2Type, MVT::v4i32,
/*52591*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52593*/         OPC_EmitInteger, MVT::i32, 14, 
/*52596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52599*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 542:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52609*/       /*SwitchType*/ 23, MVT::v8i8,// ->52634
/*52611*/         OPC_CheckChild1Type, MVT::v8i8,
/*52613*/         OPC_RecordChild2, // #1 = $Vn
/*52614*/         OPC_CheckChild2Type, MVT::v8i8,
/*52616*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52618*/         OPC_EmitInteger, MVT::i32, 14, 
/*52621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52624*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 542:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52634*/       /*SwitchType*/ 23, MVT::v16i8,// ->52659
/*52636*/         OPC_CheckChild1Type, MVT::v16i8,
/*52638*/         OPC_RecordChild2, // #1 = $Vn
/*52639*/         OPC_CheckChild2Type, MVT::v16i8,
/*52641*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52643*/         OPC_EmitInteger, MVT::i32, 14, 
/*52646*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52649*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 542:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52659*/       /*SwitchType*/ 23, MVT::v1i64,// ->52684
/*52661*/         OPC_CheckChild1Type, MVT::v1i64,
/*52663*/         OPC_RecordChild2, // #1 = $Vn
/*52664*/         OPC_CheckChild2Type, MVT::v1i64,
/*52666*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52668*/         OPC_EmitInteger, MVT::i32, 14, 
/*52671*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52674*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 542:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52684*/       /*SwitchType*/ 23, MVT::v2i64,// ->52709
/*52686*/         OPC_CheckChild1Type, MVT::v2i64,
/*52688*/         OPC_RecordChild2, // #1 = $Vn
/*52689*/         OPC_CheckChild2Type, MVT::v2i64,
/*52691*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52693*/         OPC_EmitInteger, MVT::i32, 14, 
/*52696*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52699*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 542:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52709*/       0, // EndSwitchType
/*52710*/     /*Scope*/ 78|128,1/*206*/, /*->52918*/
/*52712*/       OPC_CheckChild0Integer, 23|128,4/*535*/, 
/*52715*/       OPC_RecordChild1, // #0 = $Vm
/*52716*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->52742
/*52719*/         OPC_CheckChild1Type, MVT::v4i16,
/*52721*/         OPC_RecordChild2, // #1 = $Vn
/*52722*/         OPC_CheckChild2Type, MVT::v4i16,
/*52724*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52726*/         OPC_EmitInteger, MVT::i32, 14, 
/*52729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52732*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 535:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52742*/       /*SwitchType*/ 23, MVT::v2i32,// ->52767
/*52744*/         OPC_CheckChild1Type, MVT::v2i32,
/*52746*/         OPC_RecordChild2, // #1 = $Vn
/*52747*/         OPC_CheckChild2Type, MVT::v2i32,
/*52749*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52751*/         OPC_EmitInteger, MVT::i32, 14, 
/*52754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52757*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 535:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52767*/       /*SwitchType*/ 23, MVT::v8i16,// ->52792
/*52769*/         OPC_CheckChild1Type, MVT::v8i16,
/*52771*/         OPC_RecordChild2, // #1 = $Vn
/*52772*/         OPC_CheckChild2Type, MVT::v8i16,
/*52774*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52776*/         OPC_EmitInteger, MVT::i32, 14, 
/*52779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52782*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 535:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52792*/       /*SwitchType*/ 23, MVT::v4i32,// ->52817
/*52794*/         OPC_CheckChild1Type, MVT::v4i32,
/*52796*/         OPC_RecordChild2, // #1 = $Vn
/*52797*/         OPC_CheckChild2Type, MVT::v4i32,
/*52799*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52801*/         OPC_EmitInteger, MVT::i32, 14, 
/*52804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52807*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 535:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52817*/       /*SwitchType*/ 23, MVT::v8i8,// ->52842
/*52819*/         OPC_CheckChild1Type, MVT::v8i8,
/*52821*/         OPC_RecordChild2, // #1 = $Vn
/*52822*/         OPC_CheckChild2Type, MVT::v8i8,
/*52824*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52826*/         OPC_EmitInteger, MVT::i32, 14, 
/*52829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52832*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 535:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52842*/       /*SwitchType*/ 23, MVT::v16i8,// ->52867
/*52844*/         OPC_CheckChild1Type, MVT::v16i8,
/*52846*/         OPC_RecordChild2, // #1 = $Vn
/*52847*/         OPC_CheckChild2Type, MVT::v16i8,
/*52849*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52851*/         OPC_EmitInteger, MVT::i32, 14, 
/*52854*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52857*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 535:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52867*/       /*SwitchType*/ 23, MVT::v1i64,// ->52892
/*52869*/         OPC_CheckChild1Type, MVT::v1i64,
/*52871*/         OPC_RecordChild2, // #1 = $Vn
/*52872*/         OPC_CheckChild2Type, MVT::v1i64,
/*52874*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52876*/         OPC_EmitInteger, MVT::i32, 14, 
/*52879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52882*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 535:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*52892*/       /*SwitchType*/ 23, MVT::v2i64,// ->52917
/*52894*/         OPC_CheckChild1Type, MVT::v2i64,
/*52896*/         OPC_RecordChild2, // #1 = $Vn
/*52897*/         OPC_CheckChild2Type, MVT::v2i64,
/*52899*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52901*/         OPC_EmitInteger, MVT::i32, 14, 
/*52904*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52907*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 535:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*52917*/       0, // EndSwitchType
/*52918*/     /*Scope*/ 78|128,1/*206*/, /*->53126*/
/*52920*/       OPC_CheckChild0Integer, 24|128,4/*536*/, 
/*52923*/       OPC_RecordChild1, // #0 = $Vm
/*52924*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->52950
/*52927*/         OPC_CheckChild1Type, MVT::v4i16,
/*52929*/         OPC_RecordChild2, // #1 = $Vn
/*52930*/         OPC_CheckChild2Type, MVT::v4i16,
/*52932*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52934*/         OPC_EmitInteger, MVT::i32, 14, 
/*52937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52940*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 536:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52950*/       /*SwitchType*/ 23, MVT::v2i32,// ->52975
/*52952*/         OPC_CheckChild1Type, MVT::v2i32,
/*52954*/         OPC_RecordChild2, // #1 = $Vn
/*52955*/         OPC_CheckChild2Type, MVT::v2i32,
/*52957*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52959*/         OPC_EmitInteger, MVT::i32, 14, 
/*52962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52965*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 536:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52975*/       /*SwitchType*/ 23, MVT::v8i16,// ->53000
/*52977*/         OPC_CheckChild1Type, MVT::v8i16,
/*52979*/         OPC_RecordChild2, // #1 = $Vn
/*52980*/         OPC_CheckChild2Type, MVT::v8i16,
/*52982*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52984*/         OPC_EmitInteger, MVT::i32, 14, 
/*52987*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52990*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 536:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53000*/       /*SwitchType*/ 23, MVT::v4i32,// ->53025
/*53002*/         OPC_CheckChild1Type, MVT::v4i32,
/*53004*/         OPC_RecordChild2, // #1 = $Vn
/*53005*/         OPC_CheckChild2Type, MVT::v4i32,
/*53007*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53009*/         OPC_EmitInteger, MVT::i32, 14, 
/*53012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53015*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 536:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53025*/       /*SwitchType*/ 23, MVT::v8i8,// ->53050
/*53027*/         OPC_CheckChild1Type, MVT::v8i8,
/*53029*/         OPC_RecordChild2, // #1 = $Vn
/*53030*/         OPC_CheckChild2Type, MVT::v8i8,
/*53032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53034*/         OPC_EmitInteger, MVT::i32, 14, 
/*53037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53040*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 536:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53050*/       /*SwitchType*/ 23, MVT::v16i8,// ->53075
/*53052*/         OPC_CheckChild1Type, MVT::v16i8,
/*53054*/         OPC_RecordChild2, // #1 = $Vn
/*53055*/         OPC_CheckChild2Type, MVT::v16i8,
/*53057*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53059*/         OPC_EmitInteger, MVT::i32, 14, 
/*53062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53065*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 536:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53075*/       /*SwitchType*/ 23, MVT::v1i64,// ->53100
/*53077*/         OPC_CheckChild1Type, MVT::v1i64,
/*53079*/         OPC_RecordChild2, // #1 = $Vn
/*53080*/         OPC_CheckChild2Type, MVT::v1i64,
/*53082*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53084*/         OPC_EmitInteger, MVT::i32, 14, 
/*53087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53090*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 536:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53100*/       /*SwitchType*/ 23, MVT::v2i64,// ->53125
/*53102*/         OPC_CheckChild1Type, MVT::v2i64,
/*53104*/         OPC_RecordChild2, // #1 = $Vn
/*53105*/         OPC_CheckChild2Type, MVT::v2i64,
/*53107*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53109*/         OPC_EmitInteger, MVT::i32, 14, 
/*53112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53115*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 536:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53125*/       0, // EndSwitchType
/*53126*/     /*Scope*/ 78|128,1/*206*/, /*->53334*/
/*53128*/       OPC_CheckChild0Integer, 6|128,4/*518*/, 
/*53131*/       OPC_RecordChild1, // #0 = $Vm
/*53132*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53158
/*53135*/         OPC_CheckChild1Type, MVT::v4i16,
/*53137*/         OPC_RecordChild2, // #1 = $Vn
/*53138*/         OPC_CheckChild2Type, MVT::v4i16,
/*53140*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53142*/         OPC_EmitInteger, MVT::i32, 14, 
/*53145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53148*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 518:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53158*/       /*SwitchType*/ 23, MVT::v2i32,// ->53183
/*53160*/         OPC_CheckChild1Type, MVT::v2i32,
/*53162*/         OPC_RecordChild2, // #1 = $Vn
/*53163*/         OPC_CheckChild2Type, MVT::v2i32,
/*53165*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53167*/         OPC_EmitInteger, MVT::i32, 14, 
/*53170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53173*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 518:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53183*/       /*SwitchType*/ 23, MVT::v8i16,// ->53208
/*53185*/         OPC_CheckChild1Type, MVT::v8i16,
/*53187*/         OPC_RecordChild2, // #1 = $Vn
/*53188*/         OPC_CheckChild2Type, MVT::v8i16,
/*53190*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53192*/         OPC_EmitInteger, MVT::i32, 14, 
/*53195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53198*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 518:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53208*/       /*SwitchType*/ 23, MVT::v4i32,// ->53233
/*53210*/         OPC_CheckChild1Type, MVT::v4i32,
/*53212*/         OPC_RecordChild2, // #1 = $Vn
/*53213*/         OPC_CheckChild2Type, MVT::v4i32,
/*53215*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53217*/         OPC_EmitInteger, MVT::i32, 14, 
/*53220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53223*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 518:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53233*/       /*SwitchType*/ 23, MVT::v8i8,// ->53258
/*53235*/         OPC_CheckChild1Type, MVT::v8i8,
/*53237*/         OPC_RecordChild2, // #1 = $Vn
/*53238*/         OPC_CheckChild2Type, MVT::v8i8,
/*53240*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53242*/         OPC_EmitInteger, MVT::i32, 14, 
/*53245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 518:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53258*/       /*SwitchType*/ 23, MVT::v16i8,// ->53283
/*53260*/         OPC_CheckChild1Type, MVT::v16i8,
/*53262*/         OPC_RecordChild2, // #1 = $Vn
/*53263*/         OPC_CheckChild2Type, MVT::v16i8,
/*53265*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53267*/         OPC_EmitInteger, MVT::i32, 14, 
/*53270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53273*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 518:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53283*/       /*SwitchType*/ 23, MVT::v1i64,// ->53308
/*53285*/         OPC_CheckChild1Type, MVT::v1i64,
/*53287*/         OPC_RecordChild2, // #1 = $Vn
/*53288*/         OPC_CheckChild2Type, MVT::v1i64,
/*53290*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53292*/         OPC_EmitInteger, MVT::i32, 14, 
/*53295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53298*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 518:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53308*/       /*SwitchType*/ 23, MVT::v2i64,// ->53333
/*53310*/         OPC_CheckChild1Type, MVT::v2i64,
/*53312*/         OPC_RecordChild2, // #1 = $Vn
/*53313*/         OPC_CheckChild2Type, MVT::v2i64,
/*53315*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53317*/         OPC_EmitInteger, MVT::i32, 14, 
/*53320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53323*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 518:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53333*/       0, // EndSwitchType
/*53334*/     /*Scope*/ 78|128,1/*206*/, /*->53542*/
/*53336*/       OPC_CheckChild0Integer, 8|128,4/*520*/, 
/*53339*/       OPC_RecordChild1, // #0 = $Vm
/*53340*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53366
/*53343*/         OPC_CheckChild1Type, MVT::v4i16,
/*53345*/         OPC_RecordChild2, // #1 = $Vn
/*53346*/         OPC_CheckChild2Type, MVT::v4i16,
/*53348*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53350*/         OPC_EmitInteger, MVT::i32, 14, 
/*53353*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53356*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 520:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53366*/       /*SwitchType*/ 23, MVT::v2i32,// ->53391
/*53368*/         OPC_CheckChild1Type, MVT::v2i32,
/*53370*/         OPC_RecordChild2, // #1 = $Vn
/*53371*/         OPC_CheckChild2Type, MVT::v2i32,
/*53373*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53375*/         OPC_EmitInteger, MVT::i32, 14, 
/*53378*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53381*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 520:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53391*/       /*SwitchType*/ 23, MVT::v8i16,// ->53416
/*53393*/         OPC_CheckChild1Type, MVT::v8i16,
/*53395*/         OPC_RecordChild2, // #1 = $Vn
/*53396*/         OPC_CheckChild2Type, MVT::v8i16,
/*53398*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53400*/         OPC_EmitInteger, MVT::i32, 14, 
/*53403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53406*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 520:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53416*/       /*SwitchType*/ 23, MVT::v4i32,// ->53441
/*53418*/         OPC_CheckChild1Type, MVT::v4i32,
/*53420*/         OPC_RecordChild2, // #1 = $Vn
/*53421*/         OPC_CheckChild2Type, MVT::v4i32,
/*53423*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53425*/         OPC_EmitInteger, MVT::i32, 14, 
/*53428*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53431*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 520:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53441*/       /*SwitchType*/ 23, MVT::v8i8,// ->53466
/*53443*/         OPC_CheckChild1Type, MVT::v8i8,
/*53445*/         OPC_RecordChild2, // #1 = $Vn
/*53446*/         OPC_CheckChild2Type, MVT::v8i8,
/*53448*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53450*/         OPC_EmitInteger, MVT::i32, 14, 
/*53453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53456*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 520:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53466*/       /*SwitchType*/ 23, MVT::v16i8,// ->53491
/*53468*/         OPC_CheckChild1Type, MVT::v16i8,
/*53470*/         OPC_RecordChild2, // #1 = $Vn
/*53471*/         OPC_CheckChild2Type, MVT::v16i8,
/*53473*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53475*/         OPC_EmitInteger, MVT::i32, 14, 
/*53478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53481*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 520:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53491*/       /*SwitchType*/ 23, MVT::v1i64,// ->53516
/*53493*/         OPC_CheckChild1Type, MVT::v1i64,
/*53495*/         OPC_RecordChild2, // #1 = $Vn
/*53496*/         OPC_CheckChild2Type, MVT::v1i64,
/*53498*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53500*/         OPC_EmitInteger, MVT::i32, 14, 
/*53503*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53506*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 520:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53516*/       /*SwitchType*/ 23, MVT::v2i64,// ->53541
/*53518*/         OPC_CheckChild1Type, MVT::v2i64,
/*53520*/         OPC_RecordChild2, // #1 = $Vn
/*53521*/         OPC_CheckChild2Type, MVT::v2i64,
/*53523*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53525*/         OPC_EmitInteger, MVT::i32, 14, 
/*53528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 520:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53541*/       0, // EndSwitchType
/*53542*/     /*Scope*/ 78|128,1/*206*/, /*->53750*/
/*53544*/       OPC_CheckChild0Integer, 1|128,4/*513*/, 
/*53547*/       OPC_RecordChild1, // #0 = $Vm
/*53548*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53574
/*53551*/         OPC_CheckChild1Type, MVT::v4i16,
/*53553*/         OPC_RecordChild2, // #1 = $Vn
/*53554*/         OPC_CheckChild2Type, MVT::v4i16,
/*53556*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53558*/         OPC_EmitInteger, MVT::i32, 14, 
/*53561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53564*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 513:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53574*/       /*SwitchType*/ 23, MVT::v2i32,// ->53599
/*53576*/         OPC_CheckChild1Type, MVT::v2i32,
/*53578*/         OPC_RecordChild2, // #1 = $Vn
/*53579*/         OPC_CheckChild2Type, MVT::v2i32,
/*53581*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53583*/         OPC_EmitInteger, MVT::i32, 14, 
/*53586*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53589*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 513:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53599*/       /*SwitchType*/ 23, MVT::v8i16,// ->53624
/*53601*/         OPC_CheckChild1Type, MVT::v8i16,
/*53603*/         OPC_RecordChild2, // #1 = $Vn
/*53604*/         OPC_CheckChild2Type, MVT::v8i16,
/*53606*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53608*/         OPC_EmitInteger, MVT::i32, 14, 
/*53611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53614*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 513:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53624*/       /*SwitchType*/ 23, MVT::v4i32,// ->53649
/*53626*/         OPC_CheckChild1Type, MVT::v4i32,
/*53628*/         OPC_RecordChild2, // #1 = $Vn
/*53629*/         OPC_CheckChild2Type, MVT::v4i32,
/*53631*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53633*/         OPC_EmitInteger, MVT::i32, 14, 
/*53636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53639*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 513:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53649*/       /*SwitchType*/ 23, MVT::v8i8,// ->53674
/*53651*/         OPC_CheckChild1Type, MVT::v8i8,
/*53653*/         OPC_RecordChild2, // #1 = $Vn
/*53654*/         OPC_CheckChild2Type, MVT::v8i8,
/*53656*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53658*/         OPC_EmitInteger, MVT::i32, 14, 
/*53661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53664*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 513:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53674*/       /*SwitchType*/ 23, MVT::v16i8,// ->53699
/*53676*/         OPC_CheckChild1Type, MVT::v16i8,
/*53678*/         OPC_RecordChild2, // #1 = $Vn
/*53679*/         OPC_CheckChild2Type, MVT::v16i8,
/*53681*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53683*/         OPC_EmitInteger, MVT::i32, 14, 
/*53686*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53689*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 513:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53699*/       /*SwitchType*/ 23, MVT::v1i64,// ->53724
/*53701*/         OPC_CheckChild1Type, MVT::v1i64,
/*53703*/         OPC_RecordChild2, // #1 = $Vn
/*53704*/         OPC_CheckChild2Type, MVT::v1i64,
/*53706*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53708*/         OPC_EmitInteger, MVT::i32, 14, 
/*53711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53714*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 513:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53724*/       /*SwitchType*/ 23, MVT::v2i64,// ->53749
/*53726*/         OPC_CheckChild1Type, MVT::v2i64,
/*53728*/         OPC_RecordChild2, // #1 = $Vn
/*53729*/         OPC_CheckChild2Type, MVT::v2i64,
/*53731*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53733*/         OPC_EmitInteger, MVT::i32, 14, 
/*53736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53739*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 513:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53749*/       0, // EndSwitchType
/*53750*/     /*Scope*/ 78|128,1/*206*/, /*->53958*/
/*53752*/       OPC_CheckChild0Integer, 2|128,4/*514*/, 
/*53755*/       OPC_RecordChild1, // #0 = $Vm
/*53756*/       OPC_SwitchType /*8 cases */, 23, MVT::v4i16,// ->53782
/*53759*/         OPC_CheckChild1Type, MVT::v4i16,
/*53761*/         OPC_RecordChild2, // #1 = $Vn
/*53762*/         OPC_CheckChild2Type, MVT::v4i16,
/*53764*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53766*/         OPC_EmitInteger, MVT::i32, 14, 
/*53769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53772*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 514:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53782*/       /*SwitchType*/ 23, MVT::v2i32,// ->53807
/*53784*/         OPC_CheckChild1Type, MVT::v2i32,
/*53786*/         OPC_RecordChild2, // #1 = $Vn
/*53787*/         OPC_CheckChild2Type, MVT::v2i32,
/*53789*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53791*/         OPC_EmitInteger, MVT::i32, 14, 
/*53794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53797*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 514:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53807*/       /*SwitchType*/ 23, MVT::v8i16,// ->53832
/*53809*/         OPC_CheckChild1Type, MVT::v8i16,
/*53811*/         OPC_RecordChild2, // #1 = $Vn
/*53812*/         OPC_CheckChild2Type, MVT::v8i16,
/*53814*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53816*/         OPC_EmitInteger, MVT::i32, 14, 
/*53819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53822*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 514:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53832*/       /*SwitchType*/ 23, MVT::v4i32,// ->53857
/*53834*/         OPC_CheckChild1Type, MVT::v4i32,
/*53836*/         OPC_RecordChild2, // #1 = $Vn
/*53837*/         OPC_CheckChild2Type, MVT::v4i32,
/*53839*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53841*/         OPC_EmitInteger, MVT::i32, 14, 
/*53844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53847*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 514:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53857*/       /*SwitchType*/ 23, MVT::v8i8,// ->53882
/*53859*/         OPC_CheckChild1Type, MVT::v8i8,
/*53861*/         OPC_RecordChild2, // #1 = $Vn
/*53862*/         OPC_CheckChild2Type, MVT::v8i8,
/*53864*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53866*/         OPC_EmitInteger, MVT::i32, 14, 
/*53869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53872*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 514:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53882*/       /*SwitchType*/ 23, MVT::v16i8,// ->53907
/*53884*/         OPC_CheckChild1Type, MVT::v16i8,
/*53886*/         OPC_RecordChild2, // #1 = $Vn
/*53887*/         OPC_CheckChild2Type, MVT::v16i8,
/*53889*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53891*/         OPC_EmitInteger, MVT::i32, 14, 
/*53894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53897*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 514:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53907*/       /*SwitchType*/ 23, MVT::v1i64,// ->53932
/*53909*/         OPC_CheckChild1Type, MVT::v1i64,
/*53911*/         OPC_RecordChild2, // #1 = $Vn
/*53912*/         OPC_CheckChild2Type, MVT::v1i64,
/*53914*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53916*/         OPC_EmitInteger, MVT::i32, 14, 
/*53919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53922*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 514:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53932*/       /*SwitchType*/ 23, MVT::v2i64,// ->53957
/*53934*/         OPC_CheckChild1Type, MVT::v2i64,
/*53936*/         OPC_RecordChild2, // #1 = $Vn
/*53937*/         OPC_CheckChild2Type, MVT::v2i64,
/*53939*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53941*/         OPC_EmitInteger, MVT::i32, 14, 
/*53944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53947*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 514:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53957*/       0, // EndSwitchType
/*53958*/     /*Scope*/ 4|128,1/*132*/, /*->54092*/
/*53960*/       OPC_CheckChild0Integer, 67|128,3/*451*/, 
/*53963*/       OPC_RecordChild1, // #0 = $Vm
/*53964*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->53986
/*53967*/         OPC_CheckChild1Type, MVT::v8i8,
/*53969*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53971*/         OPC_EmitInteger, MVT::i32, 14, 
/*53974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53977*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 451:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*53986*/       /*SwitchType*/ 19, MVT::v4i16,// ->54007
/*53988*/         OPC_CheckChild1Type, MVT::v4i16,
/*53990*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53992*/         OPC_EmitInteger, MVT::i32, 14, 
/*53995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53998*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 451:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54007*/       /*SwitchType*/ 19, MVT::v2i32,// ->54028
/*54009*/         OPC_CheckChild1Type, MVT::v2i32,
/*54011*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54013*/         OPC_EmitInteger, MVT::i32, 14, 
/*54016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54019*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 451:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54028*/       /*SwitchType*/ 19, MVT::v16i8,// ->54049
/*54030*/         OPC_CheckChild1Type, MVT::v16i8,
/*54032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54034*/         OPC_EmitInteger, MVT::i32, 14, 
/*54037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54040*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 451:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54049*/       /*SwitchType*/ 19, MVT::v8i16,// ->54070
/*54051*/         OPC_CheckChild1Type, MVT::v8i16,
/*54053*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54055*/         OPC_EmitInteger, MVT::i32, 14, 
/*54058*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54061*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 451:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54070*/       /*SwitchType*/ 19, MVT::v4i32,// ->54091
/*54072*/         OPC_CheckChild1Type, MVT::v4i32,
/*54074*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54076*/         OPC_EmitInteger, MVT::i32, 14, 
/*54079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54082*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 451:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54091*/       0, // EndSwitchType
/*54092*/     /*Scope*/ 4|128,1/*132*/, /*->54226*/
/*54094*/       OPC_CheckChild0Integer, 116|128,3/*500*/, 
/*54097*/       OPC_RecordChild1, // #0 = $Vm
/*54098*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54120
/*54101*/         OPC_CheckChild1Type, MVT::v8i8,
/*54103*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54105*/         OPC_EmitInteger, MVT::i32, 14, 
/*54108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54111*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 500:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54120*/       /*SwitchType*/ 19, MVT::v4i16,// ->54141
/*54122*/         OPC_CheckChild1Type, MVT::v4i16,
/*54124*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54126*/         OPC_EmitInteger, MVT::i32, 14, 
/*54129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54132*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 500:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54141*/       /*SwitchType*/ 19, MVT::v2i32,// ->54162
/*54143*/         OPC_CheckChild1Type, MVT::v2i32,
/*54145*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54147*/         OPC_EmitInteger, MVT::i32, 14, 
/*54150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54153*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 500:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54162*/       /*SwitchType*/ 19, MVT::v16i8,// ->54183
/*54164*/         OPC_CheckChild1Type, MVT::v16i8,
/*54166*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54168*/         OPC_EmitInteger, MVT::i32, 14, 
/*54171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54174*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 500:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54183*/       /*SwitchType*/ 19, MVT::v8i16,// ->54204
/*54185*/         OPC_CheckChild1Type, MVT::v8i16,
/*54187*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54189*/         OPC_EmitInteger, MVT::i32, 14, 
/*54192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54195*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 500:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54204*/       /*SwitchType*/ 19, MVT::v4i32,// ->54225
/*54206*/         OPC_CheckChild1Type, MVT::v4i32,
/*54208*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54210*/         OPC_EmitInteger, MVT::i32, 14, 
/*54213*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54216*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQABSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 500:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54225*/       0, // EndSwitchType
/*54226*/     /*Scope*/ 4|128,1/*132*/, /*->54360*/
/*54228*/       OPC_CheckChild0Integer, 124|128,3/*508*/, 
/*54231*/       OPC_RecordChild1, // #0 = $Vm
/*54232*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54254
/*54235*/         OPC_CheckChild1Type, MVT::v8i8,
/*54237*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54239*/         OPC_EmitInteger, MVT::i32, 14, 
/*54242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54245*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 508:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*54254*/       /*SwitchType*/ 19, MVT::v4i16,// ->54275
/*54256*/         OPC_CheckChild1Type, MVT::v4i16,
/*54258*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54260*/         OPC_EmitInteger, MVT::i32, 14, 
/*54263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54266*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 508:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*54275*/       /*SwitchType*/ 19, MVT::v2i32,// ->54296
/*54277*/         OPC_CheckChild1Type, MVT::v2i32,
/*54279*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54281*/         OPC_EmitInteger, MVT::i32, 14, 
/*54284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54287*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 508:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*54296*/       /*SwitchType*/ 19, MVT::v16i8,// ->54317
/*54298*/         OPC_CheckChild1Type, MVT::v16i8,
/*54300*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54302*/         OPC_EmitInteger, MVT::i32, 14, 
/*54305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54308*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 508:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*54317*/       /*SwitchType*/ 19, MVT::v8i16,// ->54338
/*54319*/         OPC_CheckChild1Type, MVT::v8i16,
/*54321*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54323*/         OPC_EmitInteger, MVT::i32, 14, 
/*54326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54329*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 508:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*54338*/       /*SwitchType*/ 19, MVT::v4i32,// ->54359
/*54340*/         OPC_CheckChild1Type, MVT::v4i32,
/*54342*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54344*/         OPC_EmitInteger, MVT::i32, 14, 
/*54347*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54350*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 508:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*54359*/       0, // EndSwitchType
/*54360*/     /*Scope*/ 4|128,1/*132*/, /*->54494*/
/*54362*/       OPC_CheckChild0Integer, 71|128,3/*455*/, 
/*54365*/       OPC_RecordChild1, // #0 = $Vm
/*54366*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->54388
/*54369*/         OPC_CheckChild1Type, MVT::v8i8,
/*54371*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54373*/         OPC_EmitInteger, MVT::i32, 14, 
/*54376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54379*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 455:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*54388*/       /*SwitchType*/ 19, MVT::v4i16,// ->54409
/*54390*/         OPC_CheckChild1Type, MVT::v4i16,
/*54392*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54394*/         OPC_EmitInteger, MVT::i32, 14, 
/*54397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54400*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 455:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*54409*/       /*SwitchType*/ 19, MVT::v2i32,// ->54430
/*54411*/         OPC_CheckChild1Type, MVT::v2i32,
/*54413*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54415*/         OPC_EmitInteger, MVT::i32, 14, 
/*54418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54421*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 455:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*54430*/       /*SwitchType*/ 19, MVT::v16i8,// ->54451
/*54432*/         OPC_CheckChild1Type, MVT::v16i8,
/*54434*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54436*/         OPC_EmitInteger, MVT::i32, 14, 
/*54439*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54442*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 455:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*54451*/       /*SwitchType*/ 19, MVT::v8i16,// ->54472
/*54453*/         OPC_CheckChild1Type, MVT::v8i16,
/*54455*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54457*/         OPC_EmitInteger, MVT::i32, 14, 
/*54460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54463*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 455:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*54472*/       /*SwitchType*/ 19, MVT::v4i32,// ->54493
/*54474*/         OPC_CheckChild1Type, MVT::v4i32,
/*54476*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54478*/         OPC_EmitInteger, MVT::i32, 14, 
/*54481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54484*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLSv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 455:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*54493*/       0, // EndSwitchType
/*54494*/     /*Scope*/ 69, /*->54564*/
/*54495*/       OPC_CheckChild0Integer, 121|128,3/*505*/, 
/*54498*/       OPC_RecordChild1, // #0 = $Vm
/*54499*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->54521
/*54502*/         OPC_CheckChild1Type, MVT::v8i16,
/*54504*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54506*/         OPC_EmitInteger, MVT::i32, 14, 
/*54509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54512*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 505:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*54521*/       /*SwitchType*/ 19, MVT::v4i16,// ->54542
/*54523*/         OPC_CheckChild1Type, MVT::v4i32,
/*54525*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54527*/         OPC_EmitInteger, MVT::i32, 14, 
/*54530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54533*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 505:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*54542*/       /*SwitchType*/ 19, MVT::v2i32,// ->54563
/*54544*/         OPC_CheckChild1Type, MVT::v2i64,
/*54546*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54548*/         OPC_EmitInteger, MVT::i32, 14, 
/*54551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54554*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 505:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*54563*/       0, // EndSwitchType
/*54564*/     /*Scope*/ 69, /*->54634*/
/*54565*/       OPC_CheckChild0Integer, 123|128,3/*507*/, 
/*54568*/       OPC_RecordChild1, // #0 = $Vm
/*54569*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->54591
/*54572*/         OPC_CheckChild1Type, MVT::v8i16,
/*54574*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54576*/         OPC_EmitInteger, MVT::i32, 14, 
/*54579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54582*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 507:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*54591*/       /*SwitchType*/ 19, MVT::v4i16,// ->54612
/*54593*/         OPC_CheckChild1Type, MVT::v4i32,
/*54595*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54597*/         OPC_EmitInteger, MVT::i32, 14, 
/*54600*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54603*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 507:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*54612*/       /*SwitchType*/ 19, MVT::v2i32,// ->54633
/*54614*/         OPC_CheckChild1Type, MVT::v2i64,
/*54616*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54618*/         OPC_EmitInteger, MVT::i32, 14, 
/*54621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54624*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 507:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*54633*/       0, // EndSwitchType
/*54634*/     /*Scope*/ 69, /*->54704*/
/*54635*/       OPC_CheckChild0Integer, 122|128,3/*506*/, 
/*54638*/       OPC_RecordChild1, // #0 = $Vm
/*54639*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->54661
/*54642*/         OPC_CheckChild1Type, MVT::v8i16,
/*54644*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54646*/         OPC_EmitInteger, MVT::i32, 14, 
/*54649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54652*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 506:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*54661*/       /*SwitchType*/ 19, MVT::v4i16,// ->54682
/*54663*/         OPC_CheckChild1Type, MVT::v4i32,
/*54665*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54667*/         OPC_EmitInteger, MVT::i32, 14, 
/*54670*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54673*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 506:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*54682*/       /*SwitchType*/ 19, MVT::v2i32,// ->54703
/*54684*/         OPC_CheckChild1Type, MVT::v2i64,
/*54686*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54688*/         OPC_EmitInteger, MVT::i32, 14, 
/*54691*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54694*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 506:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*54703*/       0, // EndSwitchType
/*54704*/     /*Scope*/ 58, /*->54763*/
/*54705*/       OPC_CheckChild0Integer, 72|128,3/*456*/, 
/*54708*/       OPC_RecordChild1, // #0 = $Vm
/*54709*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->54723
/*54712*/         OPC_CheckChild1Type, MVT::v2f32,
/*54714*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54716*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 456:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDf:v2i32 DPR:v2f32:$Vm)
/*54723*/       /*SwitchType*/ 11, MVT::v4i32,// ->54736
/*54725*/         OPC_CheckChild1Type, MVT::v4f32,
/*54727*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54729*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 456:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQf:v4i32 QPR:v4f32:$Vm)
/*54736*/       /*SwitchType*/ 11, MVT::v4i16,// ->54749
/*54738*/         OPC_CheckChild1Type, MVT::v4f16,
/*54740*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54742*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 456:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSDh:v4i16 DPR:v4f16:$Vm)
/*54749*/       /*SwitchType*/ 11, MVT::v8i16,// ->54762
/*54751*/         OPC_CheckChild1Type, MVT::v8f16,
/*54753*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54755*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 456:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQh:v8i16 QPR:v8f16:$Vm)
/*54762*/       0, // EndSwitchType
/*54763*/     /*Scope*/ 58, /*->54822*/
/*54764*/       OPC_CheckChild0Integer, 73|128,3/*457*/, 
/*54767*/       OPC_RecordChild1, // #0 = $Vm
/*54768*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->54782
/*54771*/         OPC_CheckChild1Type, MVT::v2f32,
/*54773*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54775*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 457:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDf:v2i32 DPR:v2f32:$Vm)
/*54782*/       /*SwitchType*/ 11, MVT::v4i32,// ->54795
/*54784*/         OPC_CheckChild1Type, MVT::v4f32,
/*54786*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54788*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 457:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQf:v4i32 QPR:v4f32:$Vm)
/*54795*/       /*SwitchType*/ 11, MVT::v4i16,// ->54808
/*54797*/         OPC_CheckChild1Type, MVT::v4f16,
/*54799*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54801*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 457:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUDh:v4i16 DPR:v4f16:$Vm)
/*54808*/       /*SwitchType*/ 11, MVT::v8i16,// ->54821
/*54810*/         OPC_CheckChild1Type, MVT::v8f16,
/*54812*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54814*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTANUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 457:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQh:v8i16 QPR:v8f16:$Vm)
/*54821*/       0, // EndSwitchType
/*54822*/     /*Scope*/ 58, /*->54881*/
/*54823*/       OPC_CheckChild0Integer, 82|128,3/*466*/, 
/*54826*/       OPC_RecordChild1, // #0 = $Vm
/*54827*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->54841
/*54830*/         OPC_CheckChild1Type, MVT::v2f32,
/*54832*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54834*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 466:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDf:v2i32 DPR:v2f32:$Vm)
/*54841*/       /*SwitchType*/ 11, MVT::v4i32,// ->54854
/*54843*/         OPC_CheckChild1Type, MVT::v4f32,
/*54845*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54847*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 466:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQf:v4i32 QPR:v4f32:$Vm)
/*54854*/       /*SwitchType*/ 11, MVT::v4i16,// ->54867
/*54856*/         OPC_CheckChild1Type, MVT::v4f16,
/*54858*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54860*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 466:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSDh:v4i16 DPR:v4f16:$Vm)
/*54867*/       /*SwitchType*/ 11, MVT::v8i16,// ->54880
/*54869*/         OPC_CheckChild1Type, MVT::v8f16,
/*54871*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54873*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 466:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQh:v8i16 QPR:v8f16:$Vm)
/*54880*/       0, // EndSwitchType
/*54881*/     /*Scope*/ 58, /*->54940*/
/*54882*/       OPC_CheckChild0Integer, 83|128,3/*467*/, 
/*54885*/       OPC_RecordChild1, // #0 = $Vm
/*54886*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->54900
/*54889*/         OPC_CheckChild1Type, MVT::v2f32,
/*54891*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54893*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 467:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDf:v2i32 DPR:v2f32:$Vm)
/*54900*/       /*SwitchType*/ 11, MVT::v4i32,// ->54913
/*54902*/         OPC_CheckChild1Type, MVT::v4f32,
/*54904*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54906*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 467:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQf:v4i32 QPR:v4f32:$Vm)
/*54913*/       /*SwitchType*/ 11, MVT::v4i16,// ->54926
/*54915*/         OPC_CheckChild1Type, MVT::v4f16,
/*54917*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54919*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 467:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUDh:v4i16 DPR:v4f16:$Vm)
/*54926*/       /*SwitchType*/ 11, MVT::v8i16,// ->54939
/*54928*/         OPC_CheckChild1Type, MVT::v8f16,
/*54930*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54932*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTNNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 467:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQh:v8i16 QPR:v8f16:$Vm)
/*54939*/       0, // EndSwitchType
/*54940*/     /*Scope*/ 58, /*->54999*/
/*54941*/       OPC_CheckChild0Integer, 84|128,3/*468*/, 
/*54944*/       OPC_RecordChild1, // #0 = $Vm
/*54945*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->54959
/*54948*/         OPC_CheckChild1Type, MVT::v2f32,
/*54950*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54952*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 468:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDf:v2i32 DPR:v2f32:$Vm)
/*54959*/       /*SwitchType*/ 11, MVT::v4i32,// ->54972
/*54961*/         OPC_CheckChild1Type, MVT::v4f32,
/*54963*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54965*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 468:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQf:v4i32 QPR:v4f32:$Vm)
/*54972*/       /*SwitchType*/ 11, MVT::v4i16,// ->54985
/*54974*/         OPC_CheckChild1Type, MVT::v4f16,
/*54976*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54978*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 468:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSDh:v4i16 DPR:v4f16:$Vm)
/*54985*/       /*SwitchType*/ 11, MVT::v8i16,// ->54998
/*54987*/         OPC_CheckChild1Type, MVT::v8f16,
/*54989*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*54991*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 468:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQh:v8i16 QPR:v8f16:$Vm)
/*54998*/       0, // EndSwitchType
/*54999*/     /*Scope*/ 58, /*->55058*/
/*55000*/       OPC_CheckChild0Integer, 85|128,3/*469*/, 
/*55003*/       OPC_RecordChild1, // #0 = $Vm
/*55004*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55018
/*55007*/         OPC_CheckChild1Type, MVT::v2f32,
/*55009*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55011*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 469:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDf:v2i32 DPR:v2f32:$Vm)
/*55018*/       /*SwitchType*/ 11, MVT::v4i32,// ->55031
/*55020*/         OPC_CheckChild1Type, MVT::v4f32,
/*55022*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55024*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 469:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQf:v4i32 QPR:v4f32:$Vm)
/*55031*/       /*SwitchType*/ 11, MVT::v4i16,// ->55044
/*55033*/         OPC_CheckChild1Type, MVT::v4f16,
/*55035*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55037*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 469:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUDh:v4i16 DPR:v4f16:$Vm)
/*55044*/       /*SwitchType*/ 11, MVT::v8i16,// ->55057
/*55046*/         OPC_CheckChild1Type, MVT::v8f16,
/*55048*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55050*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTPNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 469:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQh:v8i16 QPR:v8f16:$Vm)
/*55057*/       0, // EndSwitchType
/*55058*/     /*Scope*/ 58, /*->55117*/
/*55059*/       OPC_CheckChild0Integer, 80|128,3/*464*/, 
/*55062*/       OPC_RecordChild1, // #0 = $Vm
/*55063*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55077
/*55066*/         OPC_CheckChild1Type, MVT::v2f32,
/*55068*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55070*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 464:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDf:v2i32 DPR:v2f32:$Vm)
/*55077*/       /*SwitchType*/ 11, MVT::v4i32,// ->55090
/*55079*/         OPC_CheckChild1Type, MVT::v4f32,
/*55081*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55083*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 464:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQf:v4i32 QPR:v4f32:$Vm)
/*55090*/       /*SwitchType*/ 11, MVT::v4i16,// ->55103
/*55092*/         OPC_CheckChild1Type, MVT::v4f16,
/*55094*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55096*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 464:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSDh:v4i16 DPR:v4f16:$Vm)
/*55103*/       /*SwitchType*/ 11, MVT::v8i16,// ->55116
/*55105*/         OPC_CheckChild1Type, MVT::v8f16,
/*55107*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55109*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNSQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 464:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQh:v8i16 QPR:v8f16:$Vm)
/*55116*/       0, // EndSwitchType
/*55117*/     /*Scope*/ 58, /*->55176*/
/*55118*/       OPC_CheckChild0Integer, 81|128,3/*465*/, 
/*55121*/       OPC_RecordChild1, // #0 = $Vm
/*55122*/       OPC_SwitchType /*4 cases */, 11, MVT::v2i32,// ->55136
/*55125*/         OPC_CheckChild1Type, MVT::v2f32,
/*55127*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55129*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDf), 0,
                      MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 465:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDf:v2i32 DPR:v2f32:$Vm)
/*55136*/       /*SwitchType*/ 11, MVT::v4i32,// ->55149
/*55138*/         OPC_CheckChild1Type, MVT::v4f32,
/*55140*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55142*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQf), 0,
                      MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 465:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQf:v4i32 QPR:v4f32:$Vm)
/*55149*/       /*SwitchType*/ 11, MVT::v4i16,// ->55162
/*55151*/         OPC_CheckChild1Type, MVT::v4f16,
/*55153*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55155*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUDh), 0,
                      MVT::v4i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i16 465:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUDh:v4i16 DPR:v4f16:$Vm)
/*55162*/       /*SwitchType*/ 11, MVT::v8i16,// ->55175
/*55164*/         OPC_CheckChild1Type, MVT::v8f16,
/*55166*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*55168*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTMNUQh), 0,
                      MVT::v8i16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8i16 465:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQh:v8i16 QPR:v8f16:$Vm)
/*55175*/       0, // EndSwitchType
/*55176*/     /*Scope*/ 21, /*->55198*/
/*55177*/       OPC_CheckChild0Integer, 76|128,3/*460*/, 
/*55180*/       OPC_RecordChild1, // #0 = $Vm
/*55181*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*55183*/       OPC_EmitInteger, MVT::i32, 14, 
/*55186*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55189*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2h), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 460:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*55198*/     /*Scope*/ 23, /*->55222*/
/*55199*/       OPC_CheckChild0Integer, 38|128,4/*550*/, 
/*55202*/       OPC_RecordChild1, // #0 = $Vn
/*55203*/       OPC_RecordChild2, // #1 = $Vm
/*55204*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55206*/       OPC_EmitInteger, MVT::i32, 14, 
/*55209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55212*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBL1), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 550:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55222*/     /*Scope*/ 25, /*->55248*/
/*55223*/       OPC_CheckChild0Integer, 42|128,4/*554*/, 
/*55226*/       OPC_RecordChild1, // #0 = $orig
/*55227*/       OPC_RecordChild2, // #1 = $Vn
/*55228*/       OPC_RecordChild3, // #2 = $Vm
/*55229*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55231*/       OPC_EmitInteger, MVT::i32, 14, 
/*55234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55237*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTBX1), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 554:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55248*/     /*Scope*/ 15, /*->55264*/
/*55249*/       OPC_CheckChild0Integer, 51|128,3/*435*/, 
/*55252*/       OPC_RecordChild1, // #0 = $src
/*55253*/       OPC_RecordChild2, // #1 = $Vm
/*55254*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55256*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESD), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 435:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55264*/     /*Scope*/ 15, /*->55280*/
/*55265*/       OPC_CheckChild0Integer, 52|128,3/*436*/, 
/*55268*/       OPC_RecordChild1, // #0 = $src
/*55269*/       OPC_RecordChild2, // #1 = $Vm
/*55270*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55272*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESE), 0,
                    MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 436:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55280*/     /*Scope*/ 13, /*->55294*/
/*55281*/       OPC_CheckChild0Integer, 53|128,3/*437*/, 
/*55284*/       OPC_RecordChild1, // #0 = $Vm
/*55285*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55287*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESIMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 437:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*55294*/     /*Scope*/ 13, /*->55308*/
/*55295*/       OPC_CheckChild0Integer, 54|128,3/*438*/, 
/*55298*/       OPC_RecordChild1, // #0 = $Vm
/*55299*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55301*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::AESMC), 0,
                    MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 438:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*55308*/     /*Scope*/ 15, /*->55324*/
/*55309*/       OPC_CheckChild0Integer, 60|128,3/*444*/, 
/*55312*/       OPC_RecordChild1, // #0 = $src
/*55313*/       OPC_RecordChild2, // #1 = $Vm
/*55314*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55316*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU1), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 444:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55324*/     /*Scope*/ 15, /*->55340*/
/*55325*/       OPC_CheckChild0Integer, 63|128,3/*447*/, 
/*55328*/       OPC_RecordChild1, // #0 = $src
/*55329*/       OPC_RecordChild2, // #1 = $Vm
/*55330*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55332*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU0), 0,
                    MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 447:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55340*/     /*Scope*/ 17, /*->55358*/
/*55341*/       OPC_CheckChild0Integer, 59|128,3/*443*/, 
/*55344*/       OPC_RecordChild1, // #0 = $src
/*55345*/       OPC_RecordChild2, // #1 = $Vn
/*55346*/       OPC_RecordChild3, // #2 = $Vm
/*55347*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55349*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1SU0), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 443:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55358*/     /*Scope*/ 17, /*->55376*/
/*55359*/       OPC_CheckChild0Integer, 61|128,3/*445*/, 
/*55362*/       OPC_RecordChild1, // #0 = $src
/*55363*/       OPC_RecordChild2, // #1 = $Vn
/*55364*/       OPC_RecordChild3, // #2 = $Vm
/*55365*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55367*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 445:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55376*/     /*Scope*/ 17, /*->55394*/
/*55377*/       OPC_CheckChild0Integer, 62|128,3/*446*/, 
/*55380*/       OPC_RecordChild1, // #0 = $src
/*55381*/       OPC_RecordChild2, // #1 = $Vn
/*55382*/       OPC_RecordChild3, // #2 = $Vm
/*55383*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55385*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256H2), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 446:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55394*/     /*Scope*/ 17, /*->55412*/
/*55395*/       OPC_CheckChild0Integer, 64|128,3/*448*/, 
/*55398*/       OPC_RecordChild1, // #0 = $src
/*55399*/       OPC_RecordChild2, // #1 = $Vn
/*55400*/       OPC_RecordChild3, // #2 = $Vm
/*55401*/       OPC_CheckPatternPredicate, 48, // (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops())
/*55403*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA256SU1), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 448:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55412*/     /*Scope*/ 41, /*->55454*/
/*55413*/       OPC_CheckChild0Integer, 55|128,3/*439*/, 
/*55416*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55417*/       OPC_RecordChild2, // #1 = $hash_e
/*55418*/       OPC_RecordChild3, // #2 = $wk
/*55419*/       OPC_EmitInteger, MVT::i64, 0, 
/*55422*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55425*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55433*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55436*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55445*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1C), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 439:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55454*/     /*Scope*/ 41, /*->55496*/
/*55455*/       OPC_CheckChild0Integer, 57|128,3/*441*/, 
/*55458*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55459*/       OPC_RecordChild2, // #1 = $hash_e
/*55460*/       OPC_RecordChild3, // #2 = $wk
/*55461*/       OPC_EmitInteger, MVT::i64, 0, 
/*55464*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55467*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55475*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55478*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55487*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1M), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 441:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55496*/     /*Scope*/ 41, /*->55538*/
/*55497*/       OPC_CheckChild0Integer, 58|128,3/*442*/, 
/*55500*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55501*/       OPC_RecordChild2, // #1 = $hash_e
/*55502*/       OPC_RecordChild3, // #2 = $wk
/*55503*/       OPC_EmitInteger, MVT::i64, 0, 
/*55506*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55509*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55517*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55520*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55529*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SHA1P), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 442:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55538*/     /*Scope*/ 2|128,1/*130*/, /*->55670*/
/*55540*/       OPC_CheckChild0Integer, 77|128,3/*461*/, 
/*55543*/       OPC_RecordChild1, // #0 = $Vm
/*55544*/       OPC_Scope, 30, /*->55576*/ // 4 children in Scope
/*55546*/         OPC_CheckChild1Type, MVT::v2i32,
/*55548*/         OPC_RecordChild2, // #1 = $SIMM
/*55549*/         OPC_MoveChild2,
/*55550*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55553*/         OPC_MoveParent,
/*55554*/         OPC_CheckType, MVT::v2f32,
/*55556*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55558*/         OPC_EmitConvertToTarget, 1,
/*55560*/         OPC_EmitInteger, MVT::i32, 14, 
/*55563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55566*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 461:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*55576*/       /*Scope*/ 30, /*->55607*/
/*55577*/         OPC_CheckChild1Type, MVT::v4i16,
/*55579*/         OPC_RecordChild2, // #1 = $SIMM
/*55580*/         OPC_MoveChild2,
/*55581*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55584*/         OPC_MoveParent,
/*55585*/         OPC_CheckType, MVT::v4f16,
/*55587*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55589*/         OPC_EmitConvertToTarget, 1,
/*55591*/         OPC_EmitInteger, MVT::i32, 14, 
/*55594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55597*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 461:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*55607*/       /*Scope*/ 30, /*->55638*/
/*55608*/         OPC_CheckChild1Type, MVT::v4i32,
/*55610*/         OPC_RecordChild2, // #1 = $SIMM
/*55611*/         OPC_MoveChild2,
/*55612*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55615*/         OPC_MoveParent,
/*55616*/         OPC_CheckType, MVT::v4f32,
/*55618*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55620*/         OPC_EmitConvertToTarget, 1,
/*55622*/         OPC_EmitInteger, MVT::i32, 14, 
/*55625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55628*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 461:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*55638*/       /*Scope*/ 30, /*->55669*/
/*55639*/         OPC_CheckChild1Type, MVT::v8i16,
/*55641*/         OPC_RecordChild2, // #1 = $SIMM
/*55642*/         OPC_MoveChild2,
/*55643*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55646*/         OPC_MoveParent,
/*55647*/         OPC_CheckType, MVT::v8f16,
/*55649*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55651*/         OPC_EmitConvertToTarget, 1,
/*55653*/         OPC_EmitInteger, MVT::i32, 14, 
/*55656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55659*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxs2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 461:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*55669*/       0, /*End of Scope*/
/*55670*/     /*Scope*/ 2|128,1/*130*/, /*->55802*/
/*55672*/       OPC_CheckChild0Integer, 78|128,3/*462*/, 
/*55675*/       OPC_RecordChild1, // #0 = $Vm
/*55676*/       OPC_Scope, 30, /*->55708*/ // 4 children in Scope
/*55678*/         OPC_CheckChild1Type, MVT::v2i32,
/*55680*/         OPC_RecordChild2, // #1 = $SIMM
/*55681*/         OPC_MoveChild2,
/*55682*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55685*/         OPC_MoveParent,
/*55686*/         OPC_CheckType, MVT::v2f32,
/*55688*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55690*/         OPC_EmitConvertToTarget, 1,
/*55692*/         OPC_EmitInteger, MVT::i32, 14, 
/*55695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55698*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 462:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*55708*/       /*Scope*/ 30, /*->55739*/
/*55709*/         OPC_CheckChild1Type, MVT::v4i16,
/*55711*/         OPC_RecordChild2, // #1 = $SIMM
/*55712*/         OPC_MoveChild2,
/*55713*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55716*/         OPC_MoveParent,
/*55717*/         OPC_CheckType, MVT::v4f16,
/*55719*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55721*/         OPC_EmitConvertToTarget, 1,
/*55723*/         OPC_EmitInteger, MVT::i32, 14, 
/*55726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55729*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f16 462:iPTR, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hd:v4f16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*55739*/       /*Scope*/ 30, /*->55770*/
/*55740*/         OPC_CheckChild1Type, MVT::v4i32,
/*55742*/         OPC_RecordChild2, // #1 = $SIMM
/*55743*/         OPC_MoveChild2,
/*55744*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55747*/         OPC_MoveParent,
/*55748*/         OPC_CheckType, MVT::v4f32,
/*55750*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55752*/         OPC_EmitConvertToTarget, 1,
/*55754*/         OPC_EmitInteger, MVT::i32, 14, 
/*55757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55760*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 462:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*55770*/       /*Scope*/ 30, /*->55801*/
/*55771*/         OPC_CheckChild1Type, MVT::v8i16,
/*55773*/         OPC_RecordChild2, // #1 = $SIMM
/*55774*/         OPC_MoveChild2,
/*55775*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55778*/         OPC_MoveParent,
/*55779*/         OPC_CheckType, MVT::v8f16,
/*55781*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55783*/         OPC_EmitConvertToTarget, 1,
/*55785*/         OPC_EmitInteger, MVT::i32, 14, 
/*55788*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55791*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTxu2hq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8f16 462:iPTR, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2hq:v8f16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*55801*/       0, /*End of Scope*/
/*55802*/     /*Scope*/ 106, /*->55909*/
/*55803*/       OPC_CheckChild0Integer, 13|128,4/*525*/, 
/*55806*/       OPC_RecordChild1, // #0 = $Vn
/*55807*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->55833
/*55810*/         OPC_CheckChild1Type, MVT::v2f32,
/*55812*/         OPC_RecordChild2, // #1 = $Vm
/*55813*/         OPC_CheckChild2Type, MVT::v2f32,
/*55815*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55817*/         OPC_EmitInteger, MVT::i32, 14, 
/*55820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55823*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 525:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55833*/       /*SwitchType*/ 23, MVT::v4f32,// ->55858
/*55835*/         OPC_CheckChild1Type, MVT::v4f32,
/*55837*/         OPC_RecordChild2, // #1 = $Vm
/*55838*/         OPC_CheckChild2Type, MVT::v4f32,
/*55840*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55842*/         OPC_EmitInteger, MVT::i32, 14, 
/*55845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55848*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 525:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55858*/       /*SwitchType*/ 23, MVT::v4f16,// ->55883
/*55860*/         OPC_CheckChild1Type, MVT::v4f16,
/*55862*/         OPC_RecordChild2, // #1 = $Vm
/*55863*/         OPC_CheckChild2Type, MVT::v4f16,
/*55865*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55867*/         OPC_EmitInteger, MVT::i32, 14, 
/*55870*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55873*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 525:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*55883*/       /*SwitchType*/ 23, MVT::v8f16,// ->55908
/*55885*/         OPC_CheckChild1Type, MVT::v8f16,
/*55887*/         OPC_RecordChild2, // #1 = $Vm
/*55888*/         OPC_CheckChild2Type, MVT::v8f16,
/*55890*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55892*/         OPC_EmitInteger, MVT::i32, 14, 
/*55895*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55898*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRECPShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 525:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRECPShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*55908*/       0, // EndSwitchType
/*55909*/     /*Scope*/ 106, /*->56016*/
/*55910*/       OPC_CheckChild0Integer, 26|128,4/*538*/, 
/*55913*/       OPC_RecordChild1, // #0 = $Vn
/*55914*/       OPC_SwitchType /*4 cases */, 23, MVT::v2f32,// ->55940
/*55917*/         OPC_CheckChild1Type, MVT::v2f32,
/*55919*/         OPC_RecordChild2, // #1 = $Vm
/*55920*/         OPC_CheckChild2Type, MVT::v2f32,
/*55922*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55924*/         OPC_EmitInteger, MVT::i32, 14, 
/*55927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55930*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 538:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*55940*/       /*SwitchType*/ 23, MVT::v4f32,// ->55965
/*55942*/         OPC_CheckChild1Type, MVT::v4f32,
/*55944*/         OPC_RecordChild2, // #1 = $Vm
/*55945*/         OPC_CheckChild2Type, MVT::v4f32,
/*55947*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55949*/         OPC_EmitInteger, MVT::i32, 14, 
/*55952*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55955*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 538:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*55965*/       /*SwitchType*/ 23, MVT::v4f16,// ->55990
/*55967*/         OPC_CheckChild1Type, MVT::v4f16,
/*55969*/         OPC_RecordChild2, // #1 = $Vm
/*55970*/         OPC_CheckChild2Type, MVT::v4f16,
/*55972*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55974*/         OPC_EmitInteger, MVT::i32, 14, 
/*55977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55980*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f16 538:iPTR, DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*55990*/       /*SwitchType*/ 23, MVT::v8f16,// ->56015
/*55992*/         OPC_CheckChild1Type, MVT::v8f16,
/*55994*/         OPC_RecordChild2, // #1 = $Vm
/*55995*/         OPC_CheckChild2Type, MVT::v8f16,
/*55997*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*55999*/         OPC_EmitInteger, MVT::i32, 14, 
/*56002*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56005*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSQRTShq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8f16 538:iPTR, QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRSQRTShq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*56015*/       0, // EndSwitchType
/*56016*/     /*Scope*/ 21, /*->56038*/
/*56017*/       OPC_CheckChild0Integer, 79|128,3/*463*/, 
/*56020*/       OPC_RecordChild1, // #0 = $Vm
/*56021*/       OPC_CheckPatternPredicate, 51, // (Subtarget->hasFP16()) && (Subtarget->hasNEON())
/*56023*/       OPC_EmitInteger, MVT::i32, 14, 
/*56026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56029*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2f), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 463:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*56038*/     /*Scope*/ 58, /*->56097*/
/*56039*/       OPC_CheckChild0Integer, 18|128,4/*530*/, 
/*56042*/       OPC_RecordChild1, // #0 = $Vm
/*56043*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56057
/*56046*/         OPC_CheckChild1Type, MVT::v2f32,
/*56048*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56050*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 530:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDf:v2f32 DPR:v2f32:$Vm)
/*56057*/       /*SwitchType*/ 11, MVT::v4f32,// ->56070
/*56059*/         OPC_CheckChild1Type, MVT::v4f32,
/*56061*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56063*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 530:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQf:v4f32 QPR:v4f32:$Vm)
/*56070*/       /*SwitchType*/ 11, MVT::v4f16,// ->56083
/*56072*/         OPC_CheckChild1Type, MVT::v4f16,
/*56074*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56076*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 530:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNDh:v4f16 DPR:v4f16:$Vm)
/*56083*/       /*SwitchType*/ 11, MVT::v8f16,// ->56096
/*56085*/         OPC_CheckChild1Type, MVT::v8f16,
/*56087*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56089*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTNNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 530:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQh:v8f16 QPR:v8f16:$Vm)
/*56096*/       0, // EndSwitchType
/*56097*/     /*Scope*/ 58, /*->56156*/
/*56098*/       OPC_CheckChild0Integer, 20|128,4/*532*/, 
/*56101*/       OPC_RecordChild1, // #0 = $Vm
/*56102*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56116
/*56105*/         OPC_CheckChild1Type, MVT::v2f32,
/*56107*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56109*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 532:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDf:v2f32 DPR:v2f32:$Vm)
/*56116*/       /*SwitchType*/ 11, MVT::v4f32,// ->56129
/*56118*/         OPC_CheckChild1Type, MVT::v4f32,
/*56120*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56122*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 532:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQf:v4f32 QPR:v4f32:$Vm)
/*56129*/       /*SwitchType*/ 11, MVT::v4f16,// ->56142
/*56131*/         OPC_CheckChild1Type, MVT::v4f16,
/*56133*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56135*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 532:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNDh:v4f16 DPR:v4f16:$Vm)
/*56142*/       /*SwitchType*/ 11, MVT::v8f16,// ->56155
/*56144*/         OPC_CheckChild1Type, MVT::v8f16,
/*56146*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56148*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 532:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQh:v8f16 QPR:v8f16:$Vm)
/*56155*/       0, // EndSwitchType
/*56156*/     /*Scope*/ 58, /*->56215*/
/*56157*/       OPC_CheckChild0Integer, 16|128,4/*528*/, 
/*56160*/       OPC_RecordChild1, // #0 = $Vm
/*56161*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56175
/*56164*/         OPC_CheckChild1Type, MVT::v2f32,
/*56166*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56168*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 528:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANDf:v2f32 DPR:v2f32:$Vm)
/*56175*/       /*SwitchType*/ 11, MVT::v4f32,// ->56188
/*56177*/         OPC_CheckChild1Type, MVT::v4f32,
/*56179*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56181*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 528:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQf:v4f32 QPR:v4f32:$Vm)
/*56188*/       /*SwitchType*/ 11, MVT::v4f16,// ->56201
/*56190*/         OPC_CheckChild1Type, MVT::v4f16,
/*56192*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56194*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 528:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANDh:v4f16 DPR:v4f16:$Vm)
/*56201*/       /*SwitchType*/ 11, MVT::v8f16,// ->56214
/*56203*/         OPC_CheckChild1Type, MVT::v8f16,
/*56205*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56207*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTANQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 528:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTANQh:v8f16 QPR:v8f16:$Vm)
/*56214*/       0, // EndSwitchType
/*56215*/     /*Scope*/ 58, /*->56274*/
/*56216*/       OPC_CheckChild0Integer, 21|128,4/*533*/, 
/*56219*/       OPC_RecordChild1, // #0 = $Vm
/*56220*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56234
/*56223*/         OPC_CheckChild1Type, MVT::v2f32,
/*56225*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56227*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 533:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDf:v2f32 DPR:v2f32:$Vm)
/*56234*/       /*SwitchType*/ 11, MVT::v4f32,// ->56247
/*56236*/         OPC_CheckChild1Type, MVT::v4f32,
/*56238*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56240*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 533:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQf:v4f32 QPR:v4f32:$Vm)
/*56247*/       /*SwitchType*/ 11, MVT::v4f16,// ->56260
/*56249*/         OPC_CheckChild1Type, MVT::v4f16,
/*56251*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56253*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 533:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNDh:v4f16 DPR:v4f16:$Vm)
/*56260*/       /*SwitchType*/ 11, MVT::v8f16,// ->56273
/*56262*/         OPC_CheckChild1Type, MVT::v8f16,
/*56264*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56266*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 533:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQh:v8f16 QPR:v8f16:$Vm)
/*56273*/       0, // EndSwitchType
/*56274*/     /*Scope*/ 58, /*->56333*/
/*56275*/       OPC_CheckChild0Integer, 17|128,4/*529*/, 
/*56278*/       OPC_RecordChild1, // #0 = $Vm
/*56279*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56293
/*56282*/         OPC_CheckChild1Type, MVT::v2f32,
/*56284*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56286*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 529:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDf:v2f32 DPR:v2f32:$Vm)
/*56293*/       /*SwitchType*/ 11, MVT::v4f32,// ->56306
/*56295*/         OPC_CheckChild1Type, MVT::v4f32,
/*56297*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56299*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 529:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQf:v4f32 QPR:v4f32:$Vm)
/*56306*/       /*SwitchType*/ 11, MVT::v4f16,// ->56319
/*56308*/         OPC_CheckChild1Type, MVT::v4f16,
/*56310*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56312*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 529:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNDh:v4f16 DPR:v4f16:$Vm)
/*56319*/       /*SwitchType*/ 11, MVT::v8f16,// ->56332
/*56321*/         OPC_CheckChild1Type, MVT::v8f16,
/*56323*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56325*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 529:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQh:v8f16 QPR:v8f16:$Vm)
/*56332*/       0, // EndSwitchType
/*56333*/     /*Scope*/ 58, /*->56392*/
/*56334*/       OPC_CheckChild0Integer, 19|128,4/*531*/, 
/*56337*/       OPC_RecordChild1, // #0 = $Vm
/*56338*/       OPC_SwitchType /*4 cases */, 11, MVT::v2f32,// ->56352
/*56341*/         OPC_CheckChild1Type, MVT::v2f32,
/*56343*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56345*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDf), 0,
                      MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 531:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDf:v2f32 DPR:v2f32:$Vm)
/*56352*/       /*SwitchType*/ 11, MVT::v4f32,// ->56365
/*56354*/         OPC_CheckChild1Type, MVT::v4f32,
/*56356*/         OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56358*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQf), 0,
                      MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 531:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQf:v4f32 QPR:v4f32:$Vm)
/*56365*/       /*SwitchType*/ 11, MVT::v4f16,// ->56378
/*56367*/         OPC_CheckChild1Type, MVT::v4f16,
/*56369*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56371*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNDh), 0,
                      MVT::v4f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f16 531:iPTR, DPR:v4f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNDh:v4f16 DPR:v4f16:$Vm)
/*56378*/       /*SwitchType*/ 11, MVT::v8f16,// ->56391
/*56380*/         OPC_CheckChild1Type, MVT::v8f16,
/*56382*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*56384*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPNQh), 0,
                      MVT::v8f16, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v8f16 531:iPTR, QPR:v8f16:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQh:v8f16 QPR:v8f16:$Vm)
/*56391*/       0, // EndSwitchType
/*56392*/     0, /*End of Scope*/
/*56393*/   /*SwitchOpcode*/ 16|128,2/*272*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->56669
/*56397*/     OPC_Scope, 127, /*->56526*/ // 2 children in Scope
/*56399*/       OPC_MoveChild0,
/*56400*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*56403*/       OPC_RecordChild0, // #0 = $Rm
/*56404*/       OPC_RecordChild1, // #1 = $rot
/*56405*/       OPC_MoveChild1,
/*56406*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56409*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*56411*/       OPC_CheckType, MVT::i32,
/*56413*/       OPC_MoveParent,
/*56414*/       OPC_MoveParent,
/*56415*/       OPC_MoveChild1,
/*56416*/       OPC_Scope, 53, /*->56471*/ // 2 children in Scope
/*56418*/         OPC_CheckValueType, MVT::i8,
/*56420*/         OPC_MoveParent,
/*56421*/         OPC_Scope, 23, /*->56446*/ // 2 children in Scope
/*56423*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*56425*/           OPC_EmitConvertToTarget, 1,
/*56427*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56430*/           OPC_EmitInteger, MVT::i32, 14, 
/*56433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56436*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56446*/         /*Scope*/ 23, /*->56470*/
/*56447*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56449*/           OPC_EmitConvertToTarget, 1,
/*56451*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56454*/           OPC_EmitInteger, MVT::i32, 14, 
/*56457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56460*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56470*/         0, /*End of Scope*/
/*56471*/       /*Scope*/ 53, /*->56525*/
/*56472*/         OPC_CheckValueType, MVT::i16,
/*56474*/         OPC_MoveParent,
/*56475*/         OPC_Scope, 23, /*->56500*/ // 2 children in Scope
/*56477*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*56479*/           OPC_EmitConvertToTarget, 1,
/*56481*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56484*/           OPC_EmitInteger, MVT::i32, 14, 
/*56487*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56490*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56500*/         /*Scope*/ 23, /*->56524*/
/*56501*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56503*/           OPC_EmitConvertToTarget, 1,
/*56505*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56508*/           OPC_EmitInteger, MVT::i32, 14, 
/*56511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56514*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56524*/         0, /*End of Scope*/
/*56525*/       0, /*End of Scope*/
/*56526*/     /*Scope*/ 12|128,1/*140*/, /*->56668*/
/*56528*/       OPC_RecordChild0, // #0 = $Src
/*56529*/       OPC_MoveChild1,
/*56530*/       OPC_Scope, 67, /*->56599*/ // 2 children in Scope
/*56532*/         OPC_CheckValueType, MVT::i8,
/*56534*/         OPC_MoveParent,
/*56535*/         OPC_Scope, 21, /*->56558*/ // 3 children in Scope
/*56537*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*56539*/           OPC_EmitInteger, MVT::i32, 0, 
/*56542*/           OPC_EmitInteger, MVT::i32, 14, 
/*56545*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56548*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*56558*/         /*Scope*/ 17, /*->56576*/
/*56559*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56561*/           OPC_EmitInteger, MVT::i32, 14, 
/*56564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56567*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTB), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*56576*/         /*Scope*/ 21, /*->56598*/
/*56577*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56579*/           OPC_EmitInteger, MVT::i32, 0, 
/*56582*/           OPC_EmitInteger, MVT::i32, 14, 
/*56585*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56588*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTB), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*56598*/         0, /*End of Scope*/
/*56599*/       /*Scope*/ 67, /*->56667*/
/*56600*/         OPC_CheckValueType, MVT::i16,
/*56602*/         OPC_MoveParent,
/*56603*/         OPC_Scope, 21, /*->56626*/ // 3 children in Scope
/*56605*/           OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*56607*/           OPC_EmitInteger, MVT::i32, 0, 
/*56610*/           OPC_EmitInteger, MVT::i32, 14, 
/*56613*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56616*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*56626*/         /*Scope*/ 17, /*->56644*/
/*56627*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56629*/           OPC_EmitInteger, MVT::i32, 14, 
/*56632*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56635*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tSXTH), 0,
                        MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*56644*/         /*Scope*/ 21, /*->56666*/
/*56645*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56647*/           OPC_EmitInteger, MVT::i32, 0, 
/*56650*/           OPC_EmitInteger, MVT::i32, 14, 
/*56653*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56656*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SXTH), 0,
                        MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*56666*/         0, /*End of Scope*/
/*56667*/       0, /*End of Scope*/
/*56668*/     0, /*End of Scope*/
/*56669*/   /*SwitchOpcode*/ 58, TARGET_VAL(ISD::CALLSEQ_END),// ->56730
/*56672*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*56673*/     OPC_CaptureGlueInput,
/*56674*/     OPC_RecordChild1, // #1 = $amt1
/*56675*/     OPC_MoveChild1,
/*56676*/     OPC_SwitchOpcode /*2 cases */, 24, TARGET_VAL(ISD::TargetConstant),// ->56704
/*56680*/       OPC_MoveParent,
/*56681*/       OPC_RecordChild2, // #2 = $amt2
/*56682*/       OPC_MoveChild2,
/*56683*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*56686*/       OPC_MoveParent,
/*56687*/       OPC_EmitMergeInputChains1_0,
/*56688*/       OPC_EmitInteger, MVT::i32, 14, 
/*56691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56694*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*56704*/     /*SwitchOpcode*/ 22, TARGET_VAL(ISD::Constant),// ->56729
/*56707*/       OPC_MoveParent,
/*56708*/       OPC_RecordChild2, // #2 = $amt2
/*56709*/       OPC_MoveChild2,
/*56710*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56713*/       OPC_MoveParent,
/*56714*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56716*/       OPC_EmitMergeInputChains1_0,
/*56717*/       OPC_EmitConvertToTarget, 1,
/*56719*/       OPC_EmitConvertToTarget, 2,
/*56721*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*56729*/     0, // EndSwitchOpcode
/*56730*/   /*SwitchOpcode*/ 30, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->56763
/*56733*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*56734*/     OPC_CaptureGlueInput,
/*56735*/     OPC_RecordChild1, // #1 = $dst
/*56736*/     OPC_RecordChild2, // #2 = $src
/*56737*/     OPC_RecordChild3, // #3 = $size
/*56738*/     OPC_MoveChild3,
/*56739*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56742*/     OPC_MoveParent,
/*56743*/     OPC_RecordChild4, // #4 = $alignment
/*56744*/     OPC_MoveChild4,
/*56745*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56748*/     OPC_MoveParent,
/*56749*/     OPC_EmitMergeInputChains1_0,
/*56750*/     OPC_EmitConvertToTarget, 3,
/*56752*/     OPC_EmitConvertToTarget, 4,
/*56754*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*56763*/   /*SwitchOpcode*/ 65, TARGET_VAL(ARMISD::SSAT),// ->56831
/*56766*/     OPC_RecordChild0, // #0 = $Rn
/*56767*/     OPC_RecordChild1, // #1 = $imm
/*56768*/     OPC_MoveChild1,
/*56769*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56772*/     OPC_CheckPredicate, 51, // Predicate_imm0_31
/*56774*/     OPC_CheckType, MVT::i32,
/*56776*/     OPC_MoveParent,
/*56777*/     OPC_CheckType, MVT::i32,
/*56779*/     OPC_Scope, 24, /*->56805*/ // 2 children in Scope
/*56781*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56783*/       OPC_EmitConvertToTarget, 1,
/*56785*/       OPC_EmitInteger, MVT::i32, 0, 
/*56788*/       OPC_EmitInteger, MVT::i32, 14, 
/*56791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56794*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*56805*/     /*Scope*/ 24, /*->56830*/
/*56806*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56808*/       OPC_EmitConvertToTarget, 1,
/*56810*/       OPC_EmitInteger, MVT::i32, 0, 
/*56813*/       OPC_EmitInteger, MVT::i32, 14, 
/*56816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56819*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SSAT), 0,
                    MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (ARMssatnoshift:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                // Dst: (t2SSAT:i32 (imm:i32)<<P:Predicate_imm0_31>>:$imm, GPRnopc:i32:$Rn, 0:i32)
/*56830*/     0, /*End of Scope*/
/*56831*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::BFI),// ->56890
/*56834*/     OPC_RecordChild0, // #0 = $src
/*56835*/     OPC_RecordChild1, // #1 = $Rn
/*56836*/     OPC_RecordChild2, // #2 = $imm
/*56837*/     OPC_MoveChild2,
/*56838*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56841*/     OPC_CheckPredicate, 27, // Predicate_bf_inv_mask_imm
/*56843*/     OPC_MoveParent,
/*56844*/     OPC_Scope, 21, /*->56867*/ // 2 children in Scope
/*56846*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*56848*/       OPC_EmitConvertToTarget, 2,
/*56850*/       OPC_EmitInteger, MVT::i32, 14, 
/*56853*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56856*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*56867*/     /*Scope*/ 21, /*->56889*/
/*56868*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56870*/       OPC_EmitConvertToTarget, 2,
/*56872*/       OPC_EmitInteger, MVT::i32, 14, 
/*56875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56878*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2BFI), 0,
                    MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*56889*/     0, /*End of Scope*/
/*56890*/   /*SwitchOpcode*/ 35|128,1/*163*/, TARGET_VAL(ISD::ADDC),// ->57057
/*56894*/     OPC_RecordChild0, // #0 = $lhs
/*56895*/     OPC_RecordChild1, // #1 = $rhs
/*56896*/     OPC_Scope, 4|128,1/*132*/, /*->57031*/ // 2 children in Scope
/*56899*/       OPC_MoveChild1,
/*56900*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56903*/       OPC_Scope, 29, /*->56934*/ // 4 children in Scope
/*56905*/         OPC_CheckPredicate, 6, // Predicate_imm0_7
/*56907*/         OPC_MoveParent,
/*56908*/         OPC_CheckType, MVT::i32,
/*56910*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56912*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56915*/         OPC_EmitConvertToTarget, 1,
/*56917*/         OPC_EmitInteger, MVT::i32, 14, 
/*56920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56923*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*56934*/       /*Scope*/ 29, /*->56964*/
/*56935*/         OPC_CheckPredicate, 7, // Predicate_imm8_255
/*56937*/         OPC_MoveParent,
/*56938*/         OPC_CheckType, MVT::i32,
/*56940*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56942*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56945*/         OPC_EmitConvertToTarget, 1,
/*56947*/         OPC_EmitInteger, MVT::i32, 14, 
/*56950*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56953*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*56964*/       /*Scope*/ 32, /*->56997*/
/*56965*/         OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*56967*/         OPC_MoveParent,
/*56968*/         OPC_CheckType, MVT::i32,
/*56970*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56972*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56975*/         OPC_EmitConvertToTarget, 1,
/*56977*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*56980*/         OPC_EmitInteger, MVT::i32, 14, 
/*56983*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56986*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*56997*/       /*Scope*/ 32, /*->57030*/
/*56998*/         OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*57000*/         OPC_MoveParent,
/*57001*/         OPC_CheckType, MVT::i32,
/*57003*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57005*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57008*/         OPC_EmitConvertToTarget, 1,
/*57010*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*57013*/         OPC_EmitInteger, MVT::i32, 14, 
/*57016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57019*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*57030*/       0, /*End of Scope*/
/*57031*/     /*Scope*/ 24, /*->57056*/
/*57032*/       OPC_CheckType, MVT::i32,
/*57034*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57036*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57039*/       OPC_EmitInteger, MVT::i32, 14, 
/*57042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57045*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*57056*/     0, /*End of Scope*/
/*57057*/   /*SwitchOpcode*/ 56, TARGET_VAL(ARMISD::INTRET_FLAG),// ->57116
/*57060*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*57061*/     OPC_CaptureGlueInput,
/*57062*/     OPC_RecordChild1, // #1 = $imm
/*57063*/     OPC_MoveChild1,
/*57064*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57067*/     OPC_Scope, 25, /*->57094*/ // 2 children in Scope
/*57069*/       OPC_CheckPredicate, 49, // Predicate_imm0_255
/*57071*/       OPC_CheckType, MVT::i32,
/*57073*/       OPC_MoveParent,
/*57074*/       OPC_CheckPatternPredicate, 52, // (!Subtarget->isMClass()) && (Subtarget->isThumb2())
/*57076*/       OPC_EmitMergeInputChains1_0,
/*57077*/       OPC_EmitConvertToTarget, 1,
/*57079*/       OPC_EmitInteger, MVT::i32, 14, 
/*57082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57085*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*57094*/     /*Scope*/ 20, /*->57115*/
/*57095*/       OPC_MoveParent,
/*57096*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57098*/       OPC_EmitMergeInputChains1_0,
/*57099*/       OPC_EmitConvertToTarget, 1,
/*57101*/       OPC_EmitInteger, MVT::i32, 14, 
/*57104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57107*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*57115*/     0, /*End of Scope*/
/*57116*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CALLSEQ_START),// ->57160
/*57119*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*57120*/     OPC_RecordChild1, // #1 = $amt
/*57121*/     OPC_MoveChild1,
/*57122*/     OPC_SwitchOpcode /*2 cases */, 17, TARGET_VAL(ISD::TargetConstant),// ->57143
/*57126*/       OPC_MoveParent,
/*57127*/       OPC_EmitMergeInputChains1_0,
/*57128*/       OPC_EmitInteger, MVT::i32, 14, 
/*57131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57134*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*57143*/     /*SwitchOpcode*/ 13, TARGET_VAL(ISD::Constant),// ->57159
/*57146*/       OPC_MoveParent,
/*57147*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57149*/       OPC_EmitMergeInputChains1_0,
/*57150*/       OPC_EmitConvertToTarget, 1,
/*57152*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*57159*/     0, // EndSwitchOpcode
/*57160*/   /*SwitchOpcode*/ 116, TARGET_VAL(ARMISD::CALL),// ->57279
/*57163*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*57164*/     OPC_CaptureGlueInput,
/*57165*/     OPC_RecordChild1, // #1 = $func
/*57166*/     OPC_Scope, 75, /*->57243*/ // 2 children in Scope
/*57168*/       OPC_MoveChild1,
/*57169*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::TargetGlobalAddress),// ->57206
/*57173*/         OPC_MoveParent,
/*57174*/         OPC_Scope, 10, /*->57186*/ // 2 children in Scope
/*57176*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57178*/           OPC_EmitMergeInputChains1_0,
/*57179*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*57186*/         /*Scope*/ 18, /*->57205*/
/*57187*/           OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*57189*/           OPC_EmitMergeInputChains1_0,
/*57190*/           OPC_EmitInteger, MVT::i32, 14, 
/*57193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57196*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*57205*/         0, /*End of Scope*/
/*57206*/       /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TargetExternalSymbol),// ->57242
/*57209*/         OPC_MoveParent,
/*57210*/         OPC_Scope, 10, /*->57222*/ // 2 children in Scope
/*57212*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57214*/           OPC_EmitMergeInputChains1_0,
/*57215*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*57222*/         /*Scope*/ 18, /*->57241*/
/*57223*/           OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*57225*/           OPC_EmitMergeInputChains1_0,
/*57226*/           OPC_EmitInteger, MVT::i32, 14, 
/*57229*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57232*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBL:i32 (texternalsym:i32):$func)
/*57241*/         0, /*End of Scope*/
/*57242*/       0, // EndSwitchOpcode
/*57243*/     /*Scope*/ 34, /*->57278*/
/*57244*/       OPC_CheckChild1Type, MVT::i32,
/*57246*/       OPC_Scope, 10, /*->57258*/ // 2 children in Scope
/*57248*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*57250*/         OPC_EmitMergeInputChains1_0,
/*57251*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*57258*/       /*Scope*/ 18, /*->57277*/
/*57259*/         OPC_CheckPatternPredicate, 53, // (Subtarget->hasV5TOps()) && (Subtarget->isThumb())
/*57261*/         OPC_EmitMergeInputChains1_0,
/*57262*/         OPC_EmitInteger, MVT::i32, 14, 
/*57265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57268*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$func)
/*57277*/       0, /*End of Scope*/
/*57278*/     0, /*End of Scope*/
/*57279*/   /*SwitchOpcode*/ 50, TARGET_VAL(ARMISD::CALL_PRED),// ->57332
/*57282*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*57283*/     OPC_CaptureGlueInput,
/*57284*/     OPC_RecordChild1, // #1 = $func
/*57285*/     OPC_Scope, 23, /*->57310*/ // 2 children in Scope
/*57287*/       OPC_MoveChild1,
/*57288*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57291*/       OPC_MoveParent,
/*57292*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57294*/       OPC_EmitMergeInputChains1_0,
/*57295*/       OPC_EmitInteger, MVT::i32, 14, 
/*57298*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57301*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*57310*/     /*Scope*/ 20, /*->57331*/
/*57311*/       OPC_CheckChild1Type, MVT::i32,
/*57313*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*57315*/       OPC_EmitMergeInputChains1_0,
/*57316*/       OPC_EmitInteger, MVT::i32, 14, 
/*57319*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57322*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*57331*/     0, /*End of Scope*/
/*57332*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CALL_NOLINK),// ->57410
/*57335*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*57336*/     OPC_CaptureGlueInput,
/*57337*/     OPC_RecordChild1, // #1 = $func
/*57338*/     OPC_Scope, 31, /*->57371*/ // 2 children in Scope
/*57340*/       OPC_MoveChild1,
/*57341*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->57356
/*57345*/         OPC_MoveParent,
/*57346*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57348*/         OPC_EmitMergeInputChains1_0,
/*57349*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*57356*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->57370
/*57359*/         OPC_MoveParent,
/*57360*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57362*/         OPC_EmitMergeInputChains1_0,
/*57363*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*57370*/       0, // EndSwitchOpcode
/*57371*/     /*Scope*/ 37, /*->57409*/
/*57372*/       OPC_CheckChild1Type, MVT::i32,
/*57374*/       OPC_Scope, 10, /*->57386*/ // 3 children in Scope
/*57376*/         OPC_CheckPatternPredicate, 54, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*57378*/         OPC_EmitMergeInputChains1_0,
/*57379*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*57386*/       /*Scope*/ 10, /*->57397*/
/*57387*/         OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*57389*/         OPC_EmitMergeInputChains1_0,
/*57390*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*57397*/       /*Scope*/ 10, /*->57408*/
/*57398*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57400*/         OPC_EmitMergeInputChains1_0,
/*57401*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*57408*/       0, /*End of Scope*/
/*57409*/     0, /*End of Scope*/
/*57410*/   /*SwitchOpcode*/ 23, TARGET_VAL(ARMISD::MEMCPY),// ->57436
/*57413*/     OPC_RecordNode, // #0 = 'ARMmemcopy' chained node
/*57414*/     OPC_CaptureGlueInput,
/*57415*/     OPC_RecordChild1, // #1 = $dst
/*57416*/     OPC_RecordChild2, // #2 = $src
/*57417*/     OPC_RecordChild3, // #3 = $nreg
/*57418*/     OPC_MoveChild3,
/*57419*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57422*/     OPC_MoveParent,
/*57423*/     OPC_EmitMergeInputChains1_0,
/*57424*/     OPC_EmitConvertToTarget, 3,
/*57426*/     OPC_MorphNodeTo2, TARGET_VAL(ARM::MEMCPY), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, MVT::i32, 3/*#Ops*/, 1, 2, 4, 
              // Src: (ARMmemcopy:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg) - Complexity = 6
              // Dst: (MEMCPY:i32:i32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$nreg)
/*57436*/   /*SwitchOpcode*/ 62|128,1/*190*/, TARGET_VAL(ARMISD::Wrapper),// ->57630
/*57440*/     OPC_RecordChild0, // #0 = $src
/*57441*/     OPC_MoveChild0,
/*57442*/     OPC_SwitchOpcode /*4 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->57491
/*57446*/       OPC_MoveParent,
/*57447*/       OPC_CheckType, MVT::i32,
/*57449*/       OPC_Scope, 9, /*->57460*/ // 4 children in Scope
/*57451*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*57453*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*57460*/       /*Scope*/ 9, /*->57470*/
/*57461*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57463*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57470*/       /*Scope*/ 9, /*->57480*/
/*57471*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*57473*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*57480*/       /*Scope*/ 9, /*->57490*/
/*57481*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57483*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57490*/       0, /*End of Scope*/
/*57491*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->57539
/*57494*/       OPC_MoveParent,
/*57495*/       OPC_CheckType, MVT::i32,
/*57497*/       OPC_Scope, 9, /*->57508*/ // 4 children in Scope
/*57499*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57501*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*57508*/       /*Scope*/ 9, /*->57518*/
/*57509*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*57511*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$src)
/*57518*/       /*Scope*/ 9, /*->57528*/
/*57519*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*57521*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaltlsaddr:i32):$addr)
/*57528*/       /*Scope*/ 9, /*->57538*/
/*57529*/         OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*57531*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaltlsaddr:i32):$dst)
/*57538*/       0, /*End of Scope*/
/*57539*/     /*SwitchOpcode*/ 59, TARGET_VAL(ISD::TargetConstantPool),// ->57601
/*57542*/       OPC_MoveParent,
/*57543*/       OPC_CheckType, MVT::i32,
/*57545*/       OPC_Scope, 17, /*->57564*/ // 3 children in Scope
/*57547*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57549*/         OPC_EmitInteger, MVT::i32, 14, 
/*57552*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57555*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*57564*/       /*Scope*/ 17, /*->57582*/
/*57565*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57567*/         OPC_EmitInteger, MVT::i32, 14, 
/*57570*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57573*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*57582*/       /*Scope*/ 17, /*->57600*/
/*57583*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57585*/         OPC_EmitInteger, MVT::i32, 14, 
/*57588*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57591*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrel), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*57600*/       0, /*End of Scope*/
/*57601*/     /*SwitchOpcode*/ 25, TARGET_VAL(ISD::TargetExternalSymbol),// ->57629
/*57604*/       OPC_MoveParent,
/*57605*/       OPC_CheckType, MVT::i32,
/*57607*/       OPC_Scope, 9, /*->57618*/ // 2 children in Scope
/*57609*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57611*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (texternalsym:i32):$dst)
/*57618*/       /*Scope*/ 9, /*->57628*/
/*57619*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57621*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (texternalsym:i32):$dst)
/*57628*/       0, /*End of Scope*/
/*57629*/     0, // EndSwitchOpcode
/*57630*/   /*SwitchOpcode*/ 100, TARGET_VAL(ARMISD::WrapperPIC),// ->57733
/*57633*/     OPC_RecordChild0, // #0 = $addr
/*57634*/     OPC_MoveChild0,
/*57635*/     OPC_SwitchOpcode /*2 cases */, 45, TARGET_VAL(ISD::TargetGlobalAddress),// ->57684
/*57639*/       OPC_MoveParent,
/*57640*/       OPC_CheckType, MVT::i32,
/*57642*/       OPC_Scope, 9, /*->57653*/ // 4 children in Scope
/*57644*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57646*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57653*/       /*Scope*/ 9, /*->57663*/
/*57654*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*57656*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57663*/       /*Scope*/ 9, /*->57673*/
/*57664*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*57666*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57673*/       /*Scope*/ 9, /*->57683*/
/*57674*/         OPC_CheckPatternPredicate, 57, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57676*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57683*/       0, /*End of Scope*/
/*57684*/     /*SwitchOpcode*/ 45, TARGET_VAL(ISD::TargetGlobalTLSAddress),// ->57732
/*57687*/       OPC_MoveParent,
/*57688*/       OPC_CheckType, MVT::i32,
/*57690*/       OPC_Scope, 9, /*->57701*/ // 4 children in Scope
/*57692*/         OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57694*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*57701*/       /*Scope*/ 9, /*->57711*/
/*57702*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb())
/*57704*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (LDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*57711*/       /*Scope*/ 9, /*->57721*/
/*57712*/         OPC_CheckPatternPredicate, 56, // (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb())
/*57714*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$addr) - Complexity = 6
                  // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaltlsaddr:i32):$addr)
/*57721*/       /*Scope*/ 9, /*->57731*/
/*57722*/         OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*57724*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                      MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapperPIC:i32 (tglobaltlsaddr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOV_ga_pcrel:i32 (tglobaltlsaddr:i32):$dst)
/*57731*/       0, /*End of Scope*/
/*57732*/     0, // EndSwitchOpcode
/*57733*/   /*SwitchOpcode*/ 64, TARGET_VAL(ARMISD::WrapperJT),// ->57800
/*57736*/     OPC_RecordChild0, // #0 = $dst
/*57737*/     OPC_MoveChild0,
/*57738*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*57741*/     OPC_MoveParent,
/*57742*/     OPC_CheckType, MVT::i32,
/*57744*/     OPC_Scope, 17, /*->57763*/ // 3 children in Scope
/*57746*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57748*/       OPC_EmitInteger, MVT::i32, 14, 
/*57751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57754*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst)
/*57763*/     /*Scope*/ 17, /*->57781*/
/*57764*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57766*/       OPC_EmitInteger, MVT::i32, 14, 
/*57769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57772*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst)
/*57781*/     /*Scope*/ 17, /*->57799*/
/*57782*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57784*/       OPC_EmitInteger, MVT::i32, 14, 
/*57787*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57790*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst)
/*57799*/     0, /*End of Scope*/
/*57800*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::TC_RETURN),// ->57848
/*57803*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*57804*/     OPC_CaptureGlueInput,
/*57805*/     OPC_RecordChild1, // #1 = $dst
/*57806*/     OPC_Scope, 29, /*->57837*/ // 2 children in Scope
/*57808*/       OPC_MoveChild1,
/*57809*/       OPC_SwitchOpcode /*2 cases */, 10, TARGET_VAL(ISD::TargetGlobalAddress),// ->57823
/*57813*/         OPC_CheckType, MVT::i32,
/*57815*/         OPC_MoveParent,
/*57816*/         OPC_EmitMergeInputChains1_0,
/*57817*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*57823*/       /*SwitchOpcode*/ 10, TARGET_VAL(ISD::TargetExternalSymbol),// ->57836
/*57826*/         OPC_CheckType, MVT::i32,
/*57828*/         OPC_MoveParent,
/*57829*/         OPC_EmitMergeInputChains1_0,
/*57830*/         OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*57836*/       0, // EndSwitchOpcode
/*57837*/     /*Scope*/ 9, /*->57847*/
/*57838*/       OPC_CheckChild1Type, MVT::i32,
/*57840*/       OPC_EmitMergeInputChains1_0,
/*57841*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*57847*/     0, /*End of Scope*/
/*57848*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::BR2_JT),// ->57873
/*57851*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*57852*/     OPC_RecordChild1, // #1 = $target
/*57853*/     OPC_CheckChild1Type, MVT::i32,
/*57855*/     OPC_RecordChild2, // #2 = $index
/*57856*/     OPC_RecordChild3, // #3 = $jt
/*57857*/     OPC_MoveChild3,
/*57858*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*57861*/     OPC_MoveParent,
/*57862*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57864*/     OPC_EmitMergeInputChains1_0,
/*57865*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt) - Complexity = 6
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt)
/*57873*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEs),// ->58024
/*57877*/     OPC_RecordChild0, // #0 = $V
/*57878*/     OPC_Scope, 28, /*->57908*/ // 4 children in Scope
/*57880*/       OPC_CheckChild0Type, MVT::v8i8,
/*57882*/       OPC_RecordChild1, // #1 = $lane
/*57883*/       OPC_MoveChild1,
/*57884*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57887*/       OPC_MoveParent,
/*57888*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57890*/       OPC_EmitConvertToTarget, 1,
/*57892*/       OPC_EmitInteger, MVT::i32, 14, 
/*57895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57898*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*57908*/     /*Scope*/ 28, /*->57937*/
/*57909*/       OPC_CheckChild0Type, MVT::v4i16,
/*57911*/       OPC_RecordChild1, // #1 = $lane
/*57912*/       OPC_MoveChild1,
/*57913*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57916*/       OPC_MoveParent,
/*57917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*57919*/       OPC_EmitConvertToTarget, 1,
/*57921*/       OPC_EmitInteger, MVT::i32, 14, 
/*57924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57927*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*57937*/     /*Scope*/ 42, /*->57980*/
/*57938*/       OPC_CheckChild0Type, MVT::v16i8,
/*57940*/       OPC_RecordChild1, // #1 = $lane
/*57941*/       OPC_MoveChild1,
/*57942*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57945*/       OPC_MoveParent,
/*57946*/       OPC_EmitConvertToTarget, 1,
/*57948*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*57951*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*57959*/       OPC_EmitConvertToTarget, 1,
/*57961*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*57964*/       OPC_EmitInteger, MVT::i32, 14, 
/*57967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57970*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*57980*/     /*Scope*/ 42, /*->58023*/
/*57981*/       OPC_CheckChild0Type, MVT::v8i16,
/*57983*/       OPC_RecordChild1, // #1 = $lane
/*57984*/       OPC_MoveChild1,
/*57985*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57988*/       OPC_MoveParent,
/*57989*/       OPC_EmitConvertToTarget, 1,
/*57991*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*57994*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58002*/       OPC_EmitConvertToTarget, 1,
/*58004*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*58007*/       OPC_EmitInteger, MVT::i32, 14, 
/*58010*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58013*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNs16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58023*/     0, /*End of Scope*/
/*58024*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VGETLANEu),// ->58175
/*58028*/     OPC_RecordChild0, // #0 = $V
/*58029*/     OPC_Scope, 28, /*->58059*/ // 4 children in Scope
/*58031*/       OPC_CheckChild0Type, MVT::v8i8,
/*58033*/       OPC_RecordChild1, // #1 = $lane
/*58034*/       OPC_MoveChild1,
/*58035*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58038*/       OPC_MoveParent,
/*58039*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58041*/       OPC_EmitConvertToTarget, 1,
/*58043*/       OPC_EmitInteger, MVT::i32, 14, 
/*58046*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58049*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58059*/     /*Scope*/ 28, /*->58088*/
/*58060*/       OPC_CheckChild0Type, MVT::v4i16,
/*58062*/       OPC_RecordChild1, // #1 = $lane
/*58063*/       OPC_MoveChild1,
/*58064*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58067*/       OPC_MoveParent,
/*58068*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58070*/       OPC_EmitConvertToTarget, 1,
/*58072*/       OPC_EmitInteger, MVT::i32, 14, 
/*58075*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58078*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58088*/     /*Scope*/ 42, /*->58131*/
/*58089*/       OPC_CheckChild0Type, MVT::v16i8,
/*58091*/       OPC_RecordChild1, // #1 = $lane
/*58092*/       OPC_MoveChild1,
/*58093*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58096*/       OPC_MoveParent,
/*58097*/       OPC_EmitConvertToTarget, 1,
/*58099*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*58102*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58110*/       OPC_EmitConvertToTarget, 1,
/*58112*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*58115*/       OPC_EmitInteger, MVT::i32, 14, 
/*58118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58121*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu8), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58131*/     /*Scope*/ 42, /*->58174*/
/*58132*/       OPC_CheckChild0Type, MVT::v8i16,
/*58134*/       OPC_RecordChild1, // #1 = $lane
/*58135*/       OPC_MoveChild1,
/*58136*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58139*/       OPC_MoveParent,
/*58140*/       OPC_EmitConvertToTarget, 1,
/*58142*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*58145*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58153*/       OPC_EmitConvertToTarget, 1,
/*58155*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*58158*/       OPC_EmitInteger, MVT::i32, 14, 
/*58161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58164*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNu16), 0,
                    MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58174*/     0, /*End of Scope*/
/*58175*/   /*SwitchOpcode*/ 105|128,1/*233*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->58412
/*58179*/     OPC_RecordChild0, // #0 = $V
/*58180*/     OPC_Scope, 60, /*->58242*/ // 5 children in Scope
/*58182*/       OPC_CheckChild0Type, MVT::v2i32,
/*58184*/       OPC_RecordChild1, // #1 = $lane
/*58185*/       OPC_MoveChild1,
/*58186*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58189*/       OPC_MoveParent,
/*58190*/       OPC_CheckType, MVT::i32,
/*58192*/       OPC_Scope, 20, /*->58214*/ // 2 children in Scope
/*58194*/         OPC_CheckPatternPredicate, 59, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2())
/*58196*/         OPC_EmitConvertToTarget, 1,
/*58198*/         OPC_EmitInteger, MVT::i32, 14, 
/*58201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58204*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*58214*/       /*Scope*/ 26, /*->58241*/
/*58215*/         OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*58217*/         OPC_EmitConvertToTarget, 1,
/*58219*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58222*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58230*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58233*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58241*/       0, /*End of Scope*/
/*58242*/     /*Scope*/ 76, /*->58319*/
/*58243*/       OPC_CheckChild0Type, MVT::v4i32,
/*58245*/       OPC_RecordChild1, // #1 = $lane
/*58246*/       OPC_MoveChild1,
/*58247*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58250*/       OPC_MoveParent,
/*58251*/       OPC_CheckType, MVT::i32,
/*58253*/       OPC_Scope, 36, /*->58291*/ // 2 children in Scope
/*58255*/         OPC_CheckPatternPredicate, 61, // (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON())
/*58257*/         OPC_EmitConvertToTarget, 1,
/*58259*/         OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*58262*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58270*/         OPC_EmitConvertToTarget, 1,
/*58272*/         OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*58275*/         OPC_EmitInteger, MVT::i32, 14, 
/*58278*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58281*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VGETLNi32), 0,
                      MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*58291*/       /*Scope*/ 26, /*->58318*/
/*58292*/         OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32())
/*58294*/         OPC_EmitConvertToTarget, 1,
/*58296*/         OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*58299*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58307*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58310*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58318*/       0, /*End of Scope*/
/*58319*/     /*Scope*/ 21, /*->58341*/
/*58320*/       OPC_RecordChild1, // #1 = $src2
/*58321*/       OPC_MoveChild1,
/*58322*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58325*/       OPC_MoveParent,
/*58326*/       OPC_CheckType, MVT::f64,
/*58328*/       OPC_EmitConvertToTarget, 1,
/*58330*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*58333*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*58341*/     /*Scope*/ 34, /*->58376*/
/*58342*/       OPC_CheckChild0Type, MVT::v2f32,
/*58344*/       OPC_RecordChild1, // #1 = $src2
/*58345*/       OPC_MoveChild1,
/*58346*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58349*/       OPC_MoveParent,
/*58350*/       OPC_CheckType, MVT::f32,
/*58352*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58355*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58363*/       OPC_EmitConvertToTarget, 1,
/*58365*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*58368*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58376*/     /*Scope*/ 34, /*->58411*/
/*58377*/       OPC_CheckChild0Type, MVT::v4f32,
/*58379*/       OPC_RecordChild1, // #1 = $src2
/*58380*/       OPC_MoveChild1,
/*58381*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58384*/       OPC_MoveParent,
/*58385*/       OPC_CheckType, MVT::f32,
/*58387*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*58390*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58398*/       OPC_EmitConvertToTarget, 1,
/*58400*/       OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*58403*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58411*/     0, /*End of Scope*/
/*58412*/   /*SwitchOpcode*/ 124|128,2/*380*/, TARGET_VAL(ISD::FP_TO_SINT),// ->58796
/*58416*/     OPC_Scope, 43|128,1/*171*/, /*->58590*/ // 2 children in Scope
/*58419*/       OPC_MoveChild0,
/*58420*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->58477
/*58424*/         OPC_RecordChild0, // #0 = $a
/*58425*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58451
/*58428*/           OPC_MoveParent,
/*58429*/           OPC_CheckType, MVT::i32,
/*58431*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58433*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58440*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58443*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASS:f32 SPR:f32:$a), GPR:i32)
/*58451*/         /*SwitchType*/ 23, MVT::f64,// ->58476
/*58453*/           OPC_MoveParent,
/*58454*/           OPC_CheckType, MVT::i32,
/*58456*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58458*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTASD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58465*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58468*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTASD:f32 DPR:f64:$a), GPR:i32)
/*58476*/         0, // EndSwitchType
/*58477*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->58533
/*58480*/         OPC_RecordChild0, // #0 = $a
/*58481*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58507
/*58484*/           OPC_MoveParent,
/*58485*/           OPC_CheckType, MVT::i32,
/*58487*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58489*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58496*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58499*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSS:f32 SPR:f32:$a), GPR:i32)
/*58507*/         /*SwitchType*/ 23, MVT::f64,// ->58532
/*58509*/           OPC_MoveParent,
/*58510*/           OPC_CheckType, MVT::i32,
/*58512*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58514*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58521*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58524*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPSD:f32 DPR:f64:$a), GPR:i32)
/*58532*/         0, // EndSwitchType
/*58533*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->58589
/*58536*/         OPC_RecordChild0, // #0 = $a
/*58537*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58563
/*58540*/           OPC_MoveParent,
/*58541*/           OPC_CheckType, MVT::i32,
/*58543*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58545*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58552*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58555*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSS:f32 SPR:f32:$a), GPR:i32)
/*58563*/         /*SwitchType*/ 23, MVT::f64,// ->58588
/*58565*/           OPC_MoveParent,
/*58566*/           OPC_CheckType, MVT::i32,
/*58568*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58570*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMSD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58577*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58580*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_sint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMSD:f32 DPR:f64:$a), GPR:i32)
/*58588*/         0, // EndSwitchType
/*58589*/       0, // EndSwitchOpcode
/*58590*/     /*Scope*/ 75|128,1/*203*/, /*->58795*/
/*58592*/       OPC_RecordChild0, // #0 = $a
/*58593*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->58710
/*58596*/         OPC_Scope, 30, /*->58628*/ // 2 children in Scope
/*58598*/           OPC_CheckChild0Type, MVT::f64,
/*58600*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*58602*/           OPC_EmitInteger, MVT::i32, 14, 
/*58605*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58608*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*58617*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58620*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_sint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZD:f32 DPR:f64:$a), GPR:i32)
/*58628*/         /*Scope*/ 80, /*->58709*/
/*58629*/           OPC_CheckChild0Type, MVT::f32,
/*58631*/           OPC_Scope, 28, /*->58661*/ // 2 children in Scope
/*58633*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*58635*/             OPC_EmitInteger, MVT::i32, 14, 
/*58638*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58641*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOSIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*58650*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58653*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOSIZS:f32 SPR:f32:$a), GPR:i32)
/*58661*/           /*Scope*/ 46, /*->58708*/
/*58662*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58664*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*58670*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58673*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*58682*/             OPC_EmitInteger, MVT::i32, 14, 
/*58685*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58688*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2sd), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*58697*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58700*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_sint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2sd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*58708*/           0, /*End of Scope*/
/*58709*/         0, /*End of Scope*/
/*58710*/       /*SwitchType*/ 19, MVT::v2i32,// ->58731
/*58712*/         OPC_CheckChild0Type, MVT::v2f32,
/*58714*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58716*/         OPC_EmitInteger, MVT::i32, 14, 
/*58719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58722*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sd), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*58731*/       /*SwitchType*/ 19, MVT::v4i32,// ->58752
/*58733*/         OPC_CheckChild0Type, MVT::v4f32,
/*58735*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58737*/         OPC_EmitInteger, MVT::i32, 14, 
/*58740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58743*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2sq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*58752*/       /*SwitchType*/ 19, MVT::v4i16,// ->58773
/*58754*/         OPC_CheckChild0Type, MVT::v4f16,
/*58756*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*58758*/         OPC_EmitInteger, MVT::i32, 14, 
/*58761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58764*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sd), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sd:v4i16 DPR:v4f16:$Vm)
/*58773*/       /*SwitchType*/ 19, MVT::v8i16,// ->58794
/*58775*/         OPC_CheckChild0Type, MVT::v8f16,
/*58777*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*58779*/         OPC_EmitInteger, MVT::i32, 14, 
/*58782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58785*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2sq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_sint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2sq:v8i16 QPR:v8f16:$Vm)
/*58794*/       0, // EndSwitchType
/*58795*/     0, /*End of Scope*/
/*58796*/   /*SwitchOpcode*/ 124|128,2/*380*/, TARGET_VAL(ISD::FP_TO_UINT),// ->59180
/*58800*/     OPC_Scope, 43|128,1/*171*/, /*->58974*/ // 2 children in Scope
/*58803*/       OPC_MoveChild0,
/*58804*/       OPC_SwitchOpcode /*3 cases */, 53, TARGET_VAL(ISD::FROUND),// ->58861
/*58808*/         OPC_RecordChild0, // #0 = $a
/*58809*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58835
/*58812*/           OPC_MoveParent,
/*58813*/           OPC_CheckType, MVT::i32,
/*58815*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58817*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58824*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58827*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUS:f32 SPR:f32:$a), GPR:i32)
/*58835*/         /*SwitchType*/ 23, MVT::f64,// ->58860
/*58837*/           OPC_MoveParent,
/*58838*/           OPC_CheckType, MVT::i32,
/*58840*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58842*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTAUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58849*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58852*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (frnd:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTAUD:f32 DPR:f64:$a), GPR:i32)
/*58860*/         0, // EndSwitchType
/*58861*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FCEIL),// ->58917
/*58864*/         OPC_RecordChild0, // #0 = $a
/*58865*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58891
/*58868*/           OPC_MoveParent,
/*58869*/           OPC_CheckType, MVT::i32,
/*58871*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58873*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58880*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58883*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUS:f32 SPR:f32:$a), GPR:i32)
/*58891*/         /*SwitchType*/ 23, MVT::f64,// ->58916
/*58893*/           OPC_MoveParent,
/*58894*/           OPC_CheckType, MVT::i32,
/*58896*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58898*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTPUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58905*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58908*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (fceil:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTPUD:f32 DPR:f64:$a), GPR:i32)
/*58916*/         0, // EndSwitchType
/*58917*/       /*SwitchOpcode*/ 53, TARGET_VAL(ISD::FFLOOR),// ->58973
/*58920*/         OPC_RecordChild0, // #0 = $a
/*58921*/         OPC_SwitchType /*2 cases */, 23, MVT::f32,// ->58947
/*58924*/           OPC_MoveParent,
/*58925*/           OPC_CheckType, MVT::i32,
/*58927*/           OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*58929*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUS), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58936*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58939*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUS:f32 SPR:f32:$a), GPR:i32)
/*58947*/         /*SwitchType*/ 23, MVT::f64,// ->58972
/*58949*/           OPC_MoveParent,
/*58950*/           OPC_CheckType, MVT::i32,
/*58952*/           OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*58954*/           OPC_EmitNode1, TARGET_VAL(ARM::VCVTMUD), 0,
                        MVT::f32, 1/*#Ops*/, 0,  // Results = #1
/*58961*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58964*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 1, 2, 
                    // Src: (fp_to_uint:i32 (ffloor:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (COPY_TO_REGCLASS:i32 (VCVTMUD:f32 DPR:f64:$a), GPR:i32)
/*58972*/         0, // EndSwitchType
/*58973*/       0, // EndSwitchOpcode
/*58974*/     /*Scope*/ 75|128,1/*203*/, /*->59179*/
/*58976*/       OPC_RecordChild0, // #0 = $a
/*58977*/       OPC_SwitchType /*5 cases */, 114, MVT::i32,// ->59094
/*58980*/         OPC_Scope, 30, /*->59012*/ // 2 children in Scope
/*58982*/           OPC_CheckChild0Type, MVT::f64,
/*58984*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*58986*/           OPC_EmitInteger, MVT::i32, 14, 
/*58989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58992*/           OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZD), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59001*/           OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59004*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::i32, 2/*#Ops*/, 3, 4, 
                    // Src: (fp_to_uint:i32 DPR:f64:$a) - Complexity = 3
                    // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZD:f32 DPR:f64:$a), GPR:i32)
/*59012*/         /*Scope*/ 80, /*->59093*/
/*59013*/           OPC_CheckChild0Type, MVT::f32,
/*59015*/           OPC_Scope, 28, /*->59045*/ // 2 children in Scope
/*59017*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*59019*/             OPC_EmitInteger, MVT::i32, 14, 
/*59022*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59025*/             OPC_EmitNode1, TARGET_VAL(ARM::VTOUIZS), 0,
                          MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*59034*/             OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*59037*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 3, 4, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (COPY_TO_REGCLASS:i32 (VTOUIZS:f32 SPR:f32:$a), GPR:i32)
/*59045*/           /*Scope*/ 46, /*->59092*/
/*59046*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59048*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*59054*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59057*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*59066*/             OPC_EmitInteger, MVT::i32, 14, 
/*59069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59072*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTf2ud), 0,
                          MVT::v2f32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*59081*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59084*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::i32, 2/*#Ops*/, 6, 7, 
                      // Src: (fp_to_uint:i32 SPR:f32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:i32 (VCVTf2ud:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$a, ssub_0:i32)), ssub_0:i32)
/*59092*/           0, /*End of Scope*/
/*59093*/         0, /*End of Scope*/
/*59094*/       /*SwitchType*/ 19, MVT::v2i32,// ->59115
/*59096*/         OPC_CheckChild0Type, MVT::v2f32,
/*59098*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59100*/         OPC_EmitInteger, MVT::i32, 14, 
/*59103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59106*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2ud), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*59115*/       /*SwitchType*/ 19, MVT::v4i32,// ->59136
/*59117*/         OPC_CheckChild0Type, MVT::v4f32,
/*59119*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59121*/         OPC_EmitInteger, MVT::i32, 14, 
/*59124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59127*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTf2uq), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*59136*/       /*SwitchType*/ 19, MVT::v4i16,// ->59157
/*59138*/         OPC_CheckChild0Type, MVT::v4f16,
/*59140*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59142*/         OPC_EmitInteger, MVT::i32, 14, 
/*59145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59148*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2ud), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2ud:v4i16 DPR:v4f16:$Vm)
/*59157*/       /*SwitchType*/ 19, MVT::v8i16,// ->59178
/*59159*/         OPC_CheckChild0Type, MVT::v8f16,
/*59161*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*59163*/         OPC_EmitInteger, MVT::i32, 14, 
/*59166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59169*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTh2uq), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fp_to_uint:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCVTh2uq:v8i16 QPR:v8f16:$Vm)
/*59178*/       0, // EndSwitchType
/*59179*/     0, /*End of Scope*/
/*59180*/   /*SwitchOpcode*/ 110|128,2/*366*/, TARGET_VAL(ISD::Constant),// ->59550
/*59184*/     OPC_RecordNode, // #0 = $imm
/*59185*/     OPC_CheckType, MVT::i32,
/*59187*/     OPC_Scope, 25, /*->59214*/ // 12 children in Scope
/*59189*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*59191*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59193*/       OPC_EmitConvertToTarget, 0,
/*59195*/       OPC_EmitInteger, MVT::i32, 14, 
/*59198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59204*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*59214*/     /*Scope*/ 25, /*->59240*/
/*59215*/       OPC_CheckPredicate, 4, // Predicate_mod_imm
/*59217*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59219*/       OPC_EmitConvertToTarget, 0,
/*59221*/       OPC_EmitInteger, MVT::i32, 14, 
/*59224*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59230*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_mod_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*59240*/     /*Scope*/ 21, /*->59262*/
/*59241*/       OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*59243*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*59245*/       OPC_EmitConvertToTarget, 0,
/*59247*/       OPC_EmitInteger, MVT::i32, 14, 
/*59250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59253*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*59262*/     /*Scope*/ 28, /*->59291*/
/*59263*/       OPC_CheckPredicate, 28, // Predicate_mod_imm_not
/*59265*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59267*/       OPC_EmitConvertToTarget, 0,
/*59269*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*59272*/       OPC_EmitInteger, MVT::i32, 14, 
/*59275*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59278*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59281*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_mod_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*59291*/     /*Scope*/ 13, /*->59305*/
/*59292*/       OPC_CheckPredicate, 79, // Predicate_arm_i32imm
/*59294*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59296*/       OPC_EmitConvertToTarget, 0,
/*59298*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*59305*/     /*Scope*/ 25, /*->59331*/
/*59306*/       OPC_CheckPredicate, 49, // Predicate_imm0_255
/*59308*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59310*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59313*/       OPC_EmitConvertToTarget, 0,
/*59315*/       OPC_EmitInteger, MVT::i32, 14, 
/*59318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59321*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*59331*/     /*Scope*/ 21, /*->59353*/
/*59332*/       OPC_CheckPredicate, 48, // Predicate_imm0_65535
/*59334*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*59336*/       OPC_EmitConvertToTarget, 0,
/*59338*/       OPC_EmitInteger, MVT::i32, 14, 
/*59341*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59344*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi16), 0,
                    MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*59353*/     /*Scope*/ 28, /*->59382*/
/*59354*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*59356*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59358*/       OPC_EmitConvertToTarget, 0,
/*59360*/       OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*59363*/       OPC_EmitInteger, MVT::i32, 14, 
/*59366*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59372*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MVNi), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*59382*/     /*Scope*/ 53, /*->59436*/
/*59383*/       OPC_CheckPredicate, 80, // Predicate_thumb_immshifted
/*59385*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59387*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59390*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59393*/       OPC_EmitConvertToTarget, 0,
/*59395*/       OPC_EmitNodeXForm, 18, 3, // thumb_immshifted_val
/*59398*/       OPC_EmitInteger, MVT::i32, 14, 
/*59401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59404*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*59414*/       OPC_EmitConvertToTarget, 0,
/*59416*/       OPC_EmitNodeXForm, 19, 8, // thumb_immshifted_shamt
/*59419*/       OPC_EmitInteger, MVT::i32, 14, 
/*59422*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59425*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tLSLri), 0,
                    MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*59436*/     /*Scope*/ 47, /*->59484*/
/*59437*/       OPC_CheckPredicate, 81, // Predicate_imm0_255_comp
/*59439*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59441*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59444*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59447*/       OPC_EmitConvertToTarget, 0,
/*59449*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*59452*/       OPC_EmitInteger, MVT::i32, 14, 
/*59455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59458*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*59468*/       OPC_EmitInteger, MVT::i32, 14, 
/*59471*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59474*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tMVN), 0,
                    MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*59484*/     /*Scope*/ 52, /*->59537*/
/*59485*/       OPC_CheckPredicate, 82, // Predicate_imm256_510
/*59487*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59489*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59492*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59495*/       OPC_EmitInteger, MVT::i32, 127|128,1/*255*/, 
/*59499*/       OPC_EmitInteger, MVT::i32, 14, 
/*59502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59505*/       OPC_EmitNode1, TARGET_VAL(ARM::tMOVi8), 0,
                    MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*59515*/       OPC_EmitConvertToTarget, 0,
/*59517*/       OPC_EmitNodeXForm, 20, 7, // thumb_imm256_510_addend
/*59520*/       OPC_EmitInteger, MVT::i32, 14, 
/*59523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59526*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tADDi8), 0,
                    MVT::i32, 5/*#Ops*/, 1, 6, 8, 9, 10, 
                // Src: (imm:i32)<<P:Predicate_imm256_510>>:$src - Complexity = 4
                // Dst: (tADDi8:i32 (tMOVi8:i32 255:i32), (thumb_imm256_510_addend:i32 (imm:i32):$src))
/*59537*/     /*Scope*/ 11, /*->59549*/
/*59538*/       OPC_CheckPatternPredicate, 63, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*59540*/       OPC_EmitConvertToTarget, 0,
/*59542*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*59549*/     0, /*End of Scope*/
/*59550*/   /*SwitchOpcode*/ 30, TARGET_VAL(ISD::TRAP),// ->59583
/*59553*/     OPC_RecordNode, // #0 = 'trap' chained node
/*59554*/     OPC_Scope, 8, /*->59564*/ // 3 children in Scope
/*59556*/       OPC_CheckPatternPredicate, 64, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*59558*/       OPC_EmitMergeInputChains1_0,
/*59559*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*59564*/     /*Scope*/ 8, /*->59573*/
/*59565*/       OPC_CheckPatternPredicate, 65, // (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb())
/*59567*/       OPC_EmitMergeInputChains1_0,
/*59568*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*59573*/     /*Scope*/ 8, /*->59582*/
/*59574*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*59576*/       OPC_EmitMergeInputChains1_0,
/*59577*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*59582*/     0, /*End of Scope*/
/*59583*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::RET_FLAG),// ->59641
/*59586*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*59587*/     OPC_CaptureGlueInput,
/*59588*/     OPC_Scope, 16, /*->59606*/ // 3 children in Scope
/*59590*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*59592*/       OPC_EmitMergeInputChains1_0,
/*59593*/       OPC_EmitInteger, MVT::i32, 14, 
/*59596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59599*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*59606*/     /*Scope*/ 16, /*->59623*/
/*59607*/       OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*59609*/       OPC_EmitMergeInputChains1_0,
/*59610*/       OPC_EmitInteger, MVT::i32, 14, 
/*59613*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59616*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*59623*/     /*Scope*/ 16, /*->59640*/
/*59624*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*59626*/       OPC_EmitMergeInputChains1_0,
/*59627*/       OPC_EmitInteger, MVT::i32, 14, 
/*59630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59633*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*59640*/     0, /*End of Scope*/
/*59641*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::BRIND),// ->59688
/*59644*/     OPC_RecordNode, // #0 = 'brind' chained node
/*59645*/     OPC_RecordChild1, // #1 = $dst
/*59646*/     OPC_CheckChild1Type, MVT::i32,
/*59648*/     OPC_Scope, 9, /*->59659*/ // 3 children in Scope
/*59650*/       OPC_CheckPatternPredicate, 54, // (Subtarget->hasV4TOps()) && (!Subtarget->isThumb())
/*59652*/       OPC_EmitMergeInputChains1_0,
/*59653*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*59659*/     /*Scope*/ 9, /*->59669*/
/*59660*/       OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*59662*/       OPC_EmitMergeInputChains1_0,
/*59663*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*59669*/     /*Scope*/ 17, /*->59687*/
/*59670*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*59672*/       OPC_EmitMergeInputChains1_0,
/*59673*/       OPC_EmitInteger, MVT::i32, 14, 
/*59676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59679*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*59687*/     0, /*End of Scope*/
/*59688*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::BR),// ->59746
/*59691*/     OPC_RecordNode, // #0 = 'br' chained node
/*59692*/     OPC_RecordChild1, // #1 = $target
/*59693*/     OPC_MoveChild1,
/*59694*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*59697*/     OPC_MoveParent,
/*59698*/     OPC_Scope, 9, /*->59709*/ // 3 children in Scope
/*59700*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59702*/       OPC_EmitMergeInputChains1_0,
/*59703*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*59709*/     /*Scope*/ 17, /*->59727*/
/*59710*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59712*/       OPC_EmitMergeInputChains1_0,
/*59713*/       OPC_EmitInteger, MVT::i32, 14, 
/*59716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59719*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*59727*/     /*Scope*/ 17, /*->59745*/
/*59728*/       OPC_CheckPatternPredicate, 12, // (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*59730*/       OPC_EmitMergeInputChains1_0,
/*59731*/       OPC_EmitInteger, MVT::i32, 14, 
/*59734*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59737*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*59745*/     0, /*End of Scope*/
/*59746*/   /*SwitchOpcode*/ 38, TARGET_VAL(ARMISD::RRX),// ->59787
/*59749*/     OPC_CaptureGlueInput,
/*59750*/     OPC_RecordChild0, // #0 = $Rm
/*59751*/     OPC_CheckType, MVT::i32,
/*59753*/     OPC_Scope, 9, /*->59764*/ // 2 children in Scope
/*59755*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59757*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*59764*/     /*Scope*/ 21, /*->59786*/
/*59765*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59767*/       OPC_EmitInteger, MVT::i32, 14, 
/*59770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59776*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*59786*/     0, /*End of Scope*/
/*59787*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRL_FLAG),// ->59825
/*59790*/     OPC_RecordChild0, // #0 = $src
/*59791*/     OPC_CheckType, MVT::i32,
/*59793*/     OPC_Scope, 10, /*->59805*/ // 2 children in Scope
/*59795*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59797*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*59805*/     /*Scope*/ 18, /*->59824*/
/*59806*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59808*/       OPC_EmitInteger, MVT::i32, 14, 
/*59811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59814*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*59824*/     0, /*End of Scope*/
/*59825*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::SRA_FLAG),// ->59863
/*59828*/     OPC_RecordChild0, // #0 = $src
/*59829*/     OPC_CheckType, MVT::i32,
/*59831*/     OPC_Scope, 10, /*->59843*/ // 2 children in Scope
/*59833*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59835*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*59843*/     /*Scope*/ 18, /*->59862*/
/*59844*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59846*/       OPC_EmitInteger, MVT::i32, 14, 
/*59849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59852*/       OPC_MorphNodeTo2, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*59862*/     0, /*End of Scope*/
/*59863*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::MULHS),// ->59910
/*59866*/     OPC_RecordChild0, // #0 = $Rn
/*59867*/     OPC_RecordChild1, // #1 = $Rm
/*59868*/     OPC_CheckType, MVT::i32,
/*59870*/     OPC_Scope, 18, /*->59890*/ // 2 children in Scope
/*59872*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*59874*/       OPC_EmitInteger, MVT::i32, 14, 
/*59877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59880*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59890*/     /*Scope*/ 18, /*->59909*/
/*59891*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasDSP()) && (Subtarget->isThumb2())
/*59893*/       OPC_EmitInteger, MVT::i32, 14, 
/*59896*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59899*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SMMUL), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59909*/     0, /*End of Scope*/
/*59910*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::SDIV),// ->59957
/*59913*/     OPC_RecordChild0, // #0 = $Rn
/*59914*/     OPC_RecordChild1, // #1 = $Rm
/*59915*/     OPC_CheckType, MVT::i32,
/*59917*/     OPC_Scope, 18, /*->59937*/ // 2 children in Scope
/*59919*/       OPC_CheckPatternPredicate, 66, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*59921*/       OPC_EmitInteger, MVT::i32, 14, 
/*59924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59927*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59937*/     /*Scope*/ 18, /*->59956*/
/*59938*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*59940*/       OPC_EmitInteger, MVT::i32, 14, 
/*59943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59946*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2SDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59956*/     0, /*End of Scope*/
/*59957*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::UDIV),// ->60004
/*59960*/     OPC_RecordChild0, // #0 = $Rn
/*59961*/     OPC_RecordChild1, // #1 = $Rm
/*59962*/     OPC_CheckType, MVT::i32,
/*59964*/     OPC_Scope, 18, /*->59984*/ // 2 children in Scope
/*59966*/       OPC_CheckPatternPredicate, 66, // (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb())
/*59968*/       OPC_EmitInteger, MVT::i32, 14, 
/*59971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59974*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59984*/     /*Scope*/ 18, /*->60003*/
/*59985*/       OPC_CheckPatternPredicate, 67, // (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb())
/*59987*/       OPC_EmitInteger, MVT::i32, 14, 
/*59990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59993*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2UDIV), 0,
                    MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*60003*/     0, /*End of Scope*/
/*60004*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ISD::CTLZ),// ->60165
/*60008*/     OPC_RecordChild0, // #0 = $Rm
/*60009*/     OPC_SwitchType /*7 cases */, 38, MVT::i32,// ->60050
/*60012*/       OPC_Scope, 17, /*->60031*/ // 2 children in Scope
/*60014*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasV5TOps()) && (!Subtarget->isThumb())
/*60016*/         OPC_EmitInteger, MVT::i32, 14, 
/*60019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60022*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*60031*/       /*Scope*/ 17, /*->60049*/
/*60032*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60034*/         OPC_EmitInteger, MVT::i32, 14, 
/*60037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60040*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::t2CLZ), 0,
                      MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*60049*/       0, /*End of Scope*/
/*60050*/     /*SwitchType*/ 17, MVT::v8i8,// ->60069
/*60052*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60054*/       OPC_EmitInteger, MVT::i32, 14, 
/*60057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60060*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*60069*/     /*SwitchType*/ 17, MVT::v4i16,// ->60088
/*60071*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60073*/       OPC_EmitInteger, MVT::i32, 14, 
/*60076*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60079*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*60088*/     /*SwitchType*/ 17, MVT::v2i32,// ->60107
/*60090*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60092*/       OPC_EmitInteger, MVT::i32, 14, 
/*60095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60098*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*60107*/     /*SwitchType*/ 17, MVT::v16i8,// ->60126
/*60109*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60111*/       OPC_EmitInteger, MVT::i32, 14, 
/*60114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60117*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*60126*/     /*SwitchType*/ 17, MVT::v8i16,// ->60145
/*60128*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60130*/       OPC_EmitInteger, MVT::i32, 14, 
/*60133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60136*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*60145*/     /*SwitchType*/ 17, MVT::v4i32,// ->60164
/*60147*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*60149*/       OPC_EmitInteger, MVT::i32, 14, 
/*60152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60155*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLZv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*60164*/     0, // EndSwitchType
/*60165*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::BITREVERSE),// ->60209
/*60168*/     OPC_RecordChild0, // #0 = $Rm
/*60169*/     OPC_CheckType, MVT::i32,
/*60171*/     OPC_Scope, 17, /*->60190*/ // 2 children in Scope
/*60173*/       OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*60175*/       OPC_EmitInteger, MVT::i32, 14, 
/*60178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60181*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*60190*/     /*Scope*/ 17, /*->60208*/
/*60191*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60193*/       OPC_EmitInteger, MVT::i32, 14, 
/*60196*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60199*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2RBIT), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitreverse:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*60208*/     0, /*End of Scope*/
/*60209*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BSWAP),// ->60271
/*60212*/     OPC_RecordChild0, // #0 = $Rm
/*60213*/     OPC_CheckType, MVT::i32,
/*60215*/     OPC_Scope, 17, /*->60234*/ // 3 children in Scope
/*60217*/       OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60219*/       OPC_EmitInteger, MVT::i32, 14, 
/*60222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60225*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*60234*/     /*Scope*/ 17, /*->60252*/
/*60235*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60237*/       OPC_EmitInteger, MVT::i32, 14, 
/*60240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60243*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tREV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*60252*/     /*Scope*/ 17, /*->60270*/
/*60253*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*60255*/       OPC_EmitInteger, MVT::i32, 14, 
/*60258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60261*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2REV), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*60270*/     0, /*End of Scope*/
/*60271*/   /*SwitchOpcode*/ 22, TARGET_VAL(ARMISD::THREAD_POINTER),// ->60296
/*60274*/     OPC_CheckType, MVT::i32,
/*60276*/     OPC_Scope, 8, /*->60286*/ // 2 children in Scope
/*60278*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60280*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::TPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*60286*/     /*Scope*/ 8, /*->60295*/
/*60287*/       OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb())
/*60289*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tTPsoft), 0,
                    MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*60295*/     0, /*End of Scope*/
/*60296*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->60344
/*60299*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*60300*/     OPC_RecordChild1, // #1 = $src
/*60301*/     OPC_CheckChild1Type, MVT::i32,
/*60303*/     OPC_RecordChild2, // #2 = $scratch
/*60304*/     OPC_CheckChild2Type, MVT::i32,
/*60306*/     OPC_Scope, 11, /*->60319*/ // 3 children in Scope
/*60308*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*60310*/       OPC_EmitMergeInputChains1_0,
/*60311*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60319*/     /*Scope*/ 11, /*->60331*/
/*60320*/       OPC_CheckPatternPredicate, 68, // (!Subtarget->isTargetWindows()) && (Subtarget->isThumb())
/*60322*/       OPC_EmitMergeInputChains1_0,
/*60323*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60331*/     /*Scope*/ 11, /*->60343*/
/*60332*/       OPC_CheckPatternPredicate, 69, // (Subtarget->isThumb()) && (Subtarget->isTargetWindows())
/*60334*/       OPC_EmitMergeInputChains1_0,
/*60335*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_WIN_eh_sjlj_longjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_WIN_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*60343*/     0, /*End of Scope*/
/*60344*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->60388
/*60347*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*60348*/     OPC_RecordChild1, // #1 = $zero
/*60349*/     OPC_CheckChild1Type, MVT::i32,
/*60351*/     OPC_CheckPatternPredicate, 1, // (Subtarget->hasV6Ops()) && (!Subtarget->isThumb())
/*60353*/     OPC_EmitMergeInputChains1_0,
/*60354*/     OPC_EmitInteger, MVT::i32, 15, 
/*60357*/     OPC_EmitInteger, MVT::i32, 0, 
/*60360*/     OPC_EmitInteger, MVT::i32, 7, 
/*60363*/     OPC_EmitInteger, MVT::i32, 10, 
/*60366*/     OPC_EmitInteger, MVT::i32, 5, 
/*60369*/     OPC_EmitInteger, MVT::i32, 14, 
/*60372*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60375*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*60388*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::ADDE),// ->60418
/*60391*/     OPC_CaptureGlueInput,
/*60392*/     OPC_RecordChild0, // #0 = $Rn
/*60393*/     OPC_RecordChild1, // #1 = $Rm
/*60394*/     OPC_CheckType, MVT::i32,
/*60396*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60398*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60401*/     OPC_EmitInteger, MVT::i32, 14, 
/*60404*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60407*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*60418*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBE),// ->60448
/*60421*/     OPC_CaptureGlueInput,
/*60422*/     OPC_RecordChild0, // #0 = $Rn
/*60423*/     OPC_RecordChild1, // #1 = $Rm
/*60424*/     OPC_CheckType, MVT::i32,
/*60426*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60428*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60431*/     OPC_EmitInteger, MVT::i32, 14, 
/*60434*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60437*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*60448*/   /*SwitchOpcode*/ 26, TARGET_VAL(ISD::SUBC),// ->60477
/*60451*/     OPC_RecordChild0, // #0 = $lhs
/*60452*/     OPC_RecordChild1, // #1 = $rhs
/*60453*/     OPC_CheckType, MVT::i32,
/*60455*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60457*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*60460*/     OPC_EmitInteger, MVT::i32, 14, 
/*60463*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60466*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*60477*/   /*SwitchOpcode*/ 45, TARGET_VAL(ARMISD::CMPFP),// ->60525
/*60480*/     OPC_RecordChild0, // #0 = $Dd
/*60481*/     OPC_Scope, 20, /*->60503*/ // 2 children in Scope
/*60483*/       OPC_CheckChild0Type, MVT::f64,
/*60485*/       OPC_RecordChild1, // #1 = $Dm
/*60486*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*60488*/       OPC_EmitInteger, MVT::i32, 14, 
/*60491*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60494*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*60503*/     /*Scope*/ 20, /*->60524*/
/*60504*/       OPC_CheckChild0Type, MVT::f32,
/*60506*/       OPC_RecordChild1, // #1 = $Sm
/*60507*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*60509*/       OPC_EmitInteger, MVT::i32, 14, 
/*60512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60515*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*60524*/     0, /*End of Scope*/
/*60525*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::CMPFPw0),// ->60569
/*60528*/     OPC_RecordChild0, // #0 = $Dd
/*60529*/     OPC_Scope, 18, /*->60549*/ // 2 children in Scope
/*60531*/       OPC_CheckChild0Type, MVT::f64,
/*60533*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*60535*/       OPC_EmitInteger, MVT::i32, 14, 
/*60538*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60541*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*60549*/     /*Scope*/ 18, /*->60568*/
/*60550*/       OPC_CheckChild0Type, MVT::f32,
/*60552*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*60554*/       OPC_EmitInteger, MVT::i32, 14, 
/*60557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60560*/       OPC_MorphNodeTo0, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*60568*/     0, /*End of Scope*/
/*60569*/   /*SwitchOpcode*/ 13|128,13/*1677*/, TARGET_VAL(ISD::BITCAST),// ->62250
/*60573*/     OPC_Scope, 22, /*->60597*/ // 3 children in Scope
/*60575*/       OPC_RecordChild0, // #0 = $Sn
/*60576*/       OPC_CheckChild0Type, MVT::f32,
/*60578*/       OPC_CheckType, MVT::i32,
/*60580*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*60582*/       OPC_EmitInteger, MVT::i32, 14, 
/*60585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60588*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVRS), 0,
                    MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*60597*/     /*Scope*/ 31, /*->60629*/
/*60598*/       OPC_MoveChild0,
/*60599*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*60602*/       OPC_RecordChild0, // #0 = $src
/*60603*/       OPC_CheckChild0Type, MVT::v2i32,
/*60605*/       OPC_RecordChild1, // #1 = $lane
/*60606*/       OPC_MoveChild1,
/*60607*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60610*/       OPC_MoveParent,
/*60611*/       OPC_CheckType, MVT::i32,
/*60613*/       OPC_MoveParent,
/*60614*/       OPC_CheckType, MVT::f32,
/*60616*/       OPC_EmitConvertToTarget, 1,
/*60618*/       OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*60621*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*60629*/     /*Scope*/ 82|128,12/*1618*/, /*->62249*/
/*60631*/       OPC_RecordChild0, // #0 = $src
/*60632*/       OPC_Scope, 121, /*->60755*/ // 13 children in Scope
/*60634*/         OPC_CheckChild0Type, MVT::v1i64,
/*60636*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->60642
/*60639*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*60642*/         /*SwitchType*/ 26, MVT::v2i32,// ->60670
/*60644*/           OPC_Scope, 5, /*->60651*/ // 2 children in Scope
/*60646*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60648*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60651*/           /*Scope*/ 17, /*->60669*/
/*60652*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60654*/             OPC_EmitInteger, MVT::i32, 14, 
/*60657*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60660*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*60669*/           0, /*End of Scope*/
/*60670*/         /*SwitchType*/ 26, MVT::v4i16,// ->60698
/*60672*/           OPC_Scope, 5, /*->60679*/ // 2 children in Scope
/*60674*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60676*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60679*/           /*Scope*/ 17, /*->60697*/
/*60680*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60682*/             OPC_EmitInteger, MVT::i32, 14, 
/*60685*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60688*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*60697*/           0, /*End of Scope*/
/*60698*/         /*SwitchType*/ 26, MVT::v8i8,// ->60726
/*60700*/           OPC_Scope, 5, /*->60707*/ // 2 children in Scope
/*60702*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60704*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60707*/           /*Scope*/ 17, /*->60725*/
/*60708*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60710*/             OPC_EmitInteger, MVT::i32, 14, 
/*60713*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60716*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*60725*/           0, /*End of Scope*/
/*60726*/         /*SwitchType*/ 26, MVT::v2f32,// ->60754
/*60728*/           OPC_Scope, 5, /*->60735*/ // 2 children in Scope
/*60730*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60732*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60735*/           /*Scope*/ 17, /*->60753*/
/*60736*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60738*/             OPC_EmitInteger, MVT::i32, 14, 
/*60741*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60744*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*60753*/           0, /*End of Scope*/
/*60754*/         0, // EndSwitchType
/*60755*/       /*Scope*/ 121, /*->60877*/
/*60756*/         OPC_CheckChild0Type, MVT::v2i32,
/*60758*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->60787
/*60761*/           OPC_Scope, 5, /*->60768*/ // 2 children in Scope
/*60763*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60765*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60768*/           /*Scope*/ 17, /*->60786*/
/*60769*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60771*/             OPC_EmitInteger, MVT::i32, 14, 
/*60774*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60777*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*60786*/           0, /*End of Scope*/
/*60787*/         /*SwitchType*/ 26, MVT::v1i64,// ->60815
/*60789*/           OPC_Scope, 5, /*->60796*/ // 2 children in Scope
/*60791*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60793*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60796*/           /*Scope*/ 17, /*->60814*/
/*60797*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60799*/             OPC_EmitInteger, MVT::i32, 14, 
/*60802*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60805*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*60814*/           0, /*End of Scope*/
/*60815*/         /*SwitchType*/ 26, MVT::v4i16,// ->60843
/*60817*/           OPC_Scope, 5, /*->60824*/ // 2 children in Scope
/*60819*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60821*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60824*/           /*Scope*/ 17, /*->60842*/
/*60825*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60827*/             OPC_EmitInteger, MVT::i32, 14, 
/*60830*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60833*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*60842*/           0, /*End of Scope*/
/*60843*/         /*SwitchType*/ 26, MVT::v8i8,// ->60871
/*60845*/           OPC_Scope, 5, /*->60852*/ // 2 children in Scope
/*60847*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60849*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60852*/           /*Scope*/ 17, /*->60870*/
/*60853*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60855*/             OPC_EmitInteger, MVT::i32, 14, 
/*60858*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60861*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*60870*/           0, /*End of Scope*/
/*60871*/         /*SwitchType*/ 3, MVT::v2f32,// ->60876
/*60873*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*60876*/         0, // EndSwitchType
/*60877*/       /*Scope*/ 16|128,1/*144*/, /*->61023*/
/*60879*/         OPC_CheckChild0Type, MVT::v4i16,
/*60881*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->60910
/*60884*/           OPC_Scope, 5, /*->60891*/ // 2 children in Scope
/*60886*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60888*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60891*/           /*Scope*/ 17, /*->60909*/
/*60892*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60894*/             OPC_EmitInteger, MVT::i32, 14, 
/*60897*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60900*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*60909*/           0, /*End of Scope*/
/*60910*/         /*SwitchType*/ 26, MVT::v1i64,// ->60938
/*60912*/           OPC_Scope, 5, /*->60919*/ // 2 children in Scope
/*60914*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60916*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60919*/           /*Scope*/ 17, /*->60937*/
/*60920*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60922*/             OPC_EmitInteger, MVT::i32, 14, 
/*60925*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60928*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*60937*/           0, /*End of Scope*/
/*60938*/         /*SwitchType*/ 26, MVT::v2i32,// ->60966
/*60940*/           OPC_Scope, 5, /*->60947*/ // 2 children in Scope
/*60942*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60944*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60947*/           /*Scope*/ 17, /*->60965*/
/*60948*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60950*/             OPC_EmitInteger, MVT::i32, 14, 
/*60953*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60956*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*60965*/           0, /*End of Scope*/
/*60966*/         /*SwitchType*/ 26, MVT::v8i8,// ->60994
/*60968*/           OPC_Scope, 5, /*->60975*/ // 2 children in Scope
/*60970*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*60972*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60975*/           /*Scope*/ 17, /*->60993*/
/*60976*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*60978*/             OPC_EmitInteger, MVT::i32, 14, 
/*60981*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60984*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*60993*/           0, /*End of Scope*/
/*60994*/         /*SwitchType*/ 26, MVT::v2f32,// ->61022
/*60996*/           OPC_Scope, 5, /*->61003*/ // 2 children in Scope
/*60998*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61000*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61003*/           /*Scope*/ 17, /*->61021*/
/*61004*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61006*/             OPC_EmitInteger, MVT::i32, 14, 
/*61009*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61012*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*61021*/           0, /*End of Scope*/
/*61022*/         0, // EndSwitchType
/*61023*/       /*Scope*/ 16|128,1/*144*/, /*->61169*/
/*61025*/         OPC_CheckChild0Type, MVT::v8i8,
/*61027*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61056
/*61030*/           OPC_Scope, 5, /*->61037*/ // 2 children in Scope
/*61032*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61034*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61037*/           /*Scope*/ 17, /*->61055*/
/*61038*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61040*/             OPC_EmitInteger, MVT::i32, 14, 
/*61043*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61046*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*61055*/           0, /*End of Scope*/
/*61056*/         /*SwitchType*/ 26, MVT::v1i64,// ->61084
/*61058*/           OPC_Scope, 5, /*->61065*/ // 2 children in Scope
/*61060*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61062*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61065*/           /*Scope*/ 17, /*->61083*/
/*61066*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61068*/             OPC_EmitInteger, MVT::i32, 14, 
/*61071*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61074*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*61083*/           0, /*End of Scope*/
/*61084*/         /*SwitchType*/ 26, MVT::v2i32,// ->61112
/*61086*/           OPC_Scope, 5, /*->61093*/ // 2 children in Scope
/*61088*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61090*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61093*/           /*Scope*/ 17, /*->61111*/
/*61094*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61096*/             OPC_EmitInteger, MVT::i32, 14, 
/*61099*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61102*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*61111*/           0, /*End of Scope*/
/*61112*/         /*SwitchType*/ 26, MVT::v4i16,// ->61140
/*61114*/           OPC_Scope, 5, /*->61121*/ // 2 children in Scope
/*61116*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61118*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61121*/           /*Scope*/ 17, /*->61139*/
/*61122*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61124*/             OPC_EmitInteger, MVT::i32, 14, 
/*61127*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61130*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*61139*/           0, /*End of Scope*/
/*61140*/         /*SwitchType*/ 26, MVT::v2f32,// ->61168
/*61142*/           OPC_Scope, 5, /*->61149*/ // 2 children in Scope
/*61144*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61146*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61149*/           /*Scope*/ 17, /*->61167*/
/*61150*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61152*/             OPC_EmitInteger, MVT::i32, 14, 
/*61155*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61158*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*61167*/           0, /*End of Scope*/
/*61168*/         0, // EndSwitchType
/*61169*/       /*Scope*/ 121, /*->61291*/
/*61170*/         OPC_CheckChild0Type, MVT::v2f32,
/*61172*/         OPC_SwitchType /*5 cases */, 26, MVT::f64,// ->61201
/*61175*/           OPC_Scope, 5, /*->61182*/ // 2 children in Scope
/*61177*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61179*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*61182*/           /*Scope*/ 17, /*->61200*/
/*61183*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61185*/             OPC_EmitInteger, MVT::i32, 14, 
/*61188*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61191*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*61200*/           0, /*End of Scope*/
/*61201*/         /*SwitchType*/ 26, MVT::v1i64,// ->61229
/*61203*/           OPC_Scope, 5, /*->61210*/ // 2 children in Scope
/*61205*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61207*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*61210*/           /*Scope*/ 17, /*->61228*/
/*61211*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61213*/             OPC_EmitInteger, MVT::i32, 14, 
/*61216*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61219*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*61228*/           0, /*End of Scope*/
/*61229*/         /*SwitchType*/ 3, MVT::v2i32,// ->61234
/*61231*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*61234*/         /*SwitchType*/ 26, MVT::v4i16,// ->61262
/*61236*/           OPC_Scope, 5, /*->61243*/ // 2 children in Scope
/*61238*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61240*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61243*/           /*Scope*/ 17, /*->61261*/
/*61244*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61246*/             OPC_EmitInteger, MVT::i32, 14, 
/*61249*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61252*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*61261*/           0, /*End of Scope*/
/*61262*/         /*SwitchType*/ 26, MVT::v8i8,// ->61290
/*61264*/           OPC_Scope, 5, /*->61271*/ // 2 children in Scope
/*61266*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61268*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61271*/           /*Scope*/ 17, /*->61289*/
/*61272*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61274*/             OPC_EmitInteger, MVT::i32, 14, 
/*61277*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61280*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*61289*/           0, /*End of Scope*/
/*61290*/         0, // EndSwitchType
/*61291*/       /*Scope*/ 54, /*->61346*/
/*61292*/         OPC_CheckChild0Type, MVT::i32,
/*61294*/         OPC_CheckType, MVT::f32,
/*61296*/         OPC_Scope, 17, /*->61315*/ // 2 children in Scope
/*61298*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP())
/*61300*/           OPC_EmitInteger, MVT::i32, 14, 
/*61303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61306*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVSR), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*61315*/         /*Scope*/ 29, /*->61345*/
/*61316*/           OPC_CheckPatternPredicate, 71, // (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON())
/*61318*/           OPC_EmitInteger, MVT::i32, 14, 
/*61321*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61324*/           OPC_EmitNode1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*61334*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*61337*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*61345*/         0, /*End of Scope*/
/*61346*/       /*Scope*/ 121, /*->61468*/
/*61347*/         OPC_CheckChild0Type, MVT::f64,
/*61349*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->61355
/*61352*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*61355*/         /*SwitchType*/ 26, MVT::v2i32,// ->61383
/*61357*/           OPC_Scope, 5, /*->61364*/ // 2 children in Scope
/*61359*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61361*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*61364*/           /*Scope*/ 17, /*->61382*/
/*61365*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61367*/             OPC_EmitInteger, MVT::i32, 14, 
/*61370*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61373*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*61382*/           0, /*End of Scope*/
/*61383*/         /*SwitchType*/ 26, MVT::v4i16,// ->61411
/*61385*/           OPC_Scope, 5, /*->61392*/ // 2 children in Scope
/*61387*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61389*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*61392*/           /*Scope*/ 17, /*->61410*/
/*61393*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61395*/             OPC_EmitInteger, MVT::i32, 14, 
/*61398*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61401*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                          MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*61410*/           0, /*End of Scope*/
/*61411*/         /*SwitchType*/ 26, MVT::v8i8,// ->61439
/*61413*/           OPC_Scope, 5, /*->61420*/ // 2 children in Scope
/*61415*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61417*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*61420*/           /*Scope*/ 17, /*->61438*/
/*61421*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61423*/             OPC_EmitInteger, MVT::i32, 14, 
/*61426*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61429*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                          MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*61438*/           0, /*End of Scope*/
/*61439*/         /*SwitchType*/ 26, MVT::v2f32,// ->61467
/*61441*/           OPC_Scope, 5, /*->61448*/ // 2 children in Scope
/*61443*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61445*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*61448*/           /*Scope*/ 17, /*->61466*/
/*61449*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61451*/             OPC_EmitInteger, MVT::i32, 14, 
/*61454*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61457*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*61466*/           0, /*End of Scope*/
/*61467*/         0, // EndSwitchType
/*61468*/       /*Scope*/ 121, /*->61590*/
/*61469*/         OPC_CheckChild0Type, MVT::v4i32,
/*61471*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->61500
/*61474*/           OPC_Scope, 5, /*->61481*/ // 2 children in Scope
/*61476*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61478*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61481*/           /*Scope*/ 17, /*->61499*/
/*61482*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61484*/             OPC_EmitInteger, MVT::i32, 14, 
/*61487*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61490*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*61499*/           0, /*End of Scope*/
/*61500*/         /*SwitchType*/ 26, MVT::v8i16,// ->61528
/*61502*/           OPC_Scope, 5, /*->61509*/ // 2 children in Scope
/*61504*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61506*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61509*/           /*Scope*/ 17, /*->61527*/
/*61510*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61512*/             OPC_EmitInteger, MVT::i32, 14, 
/*61515*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61518*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*61527*/           0, /*End of Scope*/
/*61528*/         /*SwitchType*/ 26, MVT::v16i8,// ->61556
/*61530*/           OPC_Scope, 5, /*->61537*/ // 2 children in Scope
/*61532*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61534*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61537*/           /*Scope*/ 17, /*->61555*/
/*61538*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61540*/             OPC_EmitInteger, MVT::i32, 14, 
/*61543*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61546*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*61555*/           0, /*End of Scope*/
/*61556*/         /*SwitchType*/ 3, MVT::v4f32,// ->61561
/*61558*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*61561*/         /*SwitchType*/ 26, MVT::v2f64,// ->61589
/*61563*/           OPC_Scope, 5, /*->61570*/ // 2 children in Scope
/*61565*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61567*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61570*/           /*Scope*/ 17, /*->61588*/
/*61571*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61573*/             OPC_EmitInteger, MVT::i32, 14, 
/*61576*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61579*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*61588*/           0, /*End of Scope*/
/*61589*/         0, // EndSwitchType
/*61590*/       /*Scope*/ 16|128,1/*144*/, /*->61736*/
/*61592*/         OPC_CheckChild0Type, MVT::v8i16,
/*61594*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->61623
/*61597*/           OPC_Scope, 5, /*->61604*/ // 2 children in Scope
/*61599*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61601*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61604*/           /*Scope*/ 17, /*->61622*/
/*61605*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61607*/             OPC_EmitInteger, MVT::i32, 14, 
/*61610*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61613*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*61622*/           0, /*End of Scope*/
/*61623*/         /*SwitchType*/ 26, MVT::v4i32,// ->61651
/*61625*/           OPC_Scope, 5, /*->61632*/ // 2 children in Scope
/*61627*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61629*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61632*/           /*Scope*/ 17, /*->61650*/
/*61633*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61635*/             OPC_EmitInteger, MVT::i32, 14, 
/*61638*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61641*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*61650*/           0, /*End of Scope*/
/*61651*/         /*SwitchType*/ 26, MVT::v16i8,// ->61679
/*61653*/           OPC_Scope, 5, /*->61660*/ // 2 children in Scope
/*61655*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61657*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61660*/           /*Scope*/ 17, /*->61678*/
/*61661*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61663*/             OPC_EmitInteger, MVT::i32, 14, 
/*61666*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61669*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*61678*/           0, /*End of Scope*/
/*61679*/         /*SwitchType*/ 26, MVT::v4f32,// ->61707
/*61681*/           OPC_Scope, 5, /*->61688*/ // 2 children in Scope
/*61683*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61685*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61688*/           /*Scope*/ 17, /*->61706*/
/*61689*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61691*/             OPC_EmitInteger, MVT::i32, 14, 
/*61694*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61697*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*61706*/           0, /*End of Scope*/
/*61707*/         /*SwitchType*/ 26, MVT::v2f64,// ->61735
/*61709*/           OPC_Scope, 5, /*->61716*/ // 2 children in Scope
/*61711*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61713*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61716*/           /*Scope*/ 17, /*->61734*/
/*61717*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61719*/             OPC_EmitInteger, MVT::i32, 14, 
/*61722*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61725*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*61734*/           0, /*End of Scope*/
/*61735*/         0, // EndSwitchType
/*61736*/       /*Scope*/ 16|128,1/*144*/, /*->61882*/
/*61738*/         OPC_CheckChild0Type, MVT::v16i8,
/*61740*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->61769
/*61743*/           OPC_Scope, 5, /*->61750*/ // 2 children in Scope
/*61745*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61747*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61750*/           /*Scope*/ 17, /*->61768*/
/*61751*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61753*/             OPC_EmitInteger, MVT::i32, 14, 
/*61756*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61759*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*61768*/           0, /*End of Scope*/
/*61769*/         /*SwitchType*/ 26, MVT::v4i32,// ->61797
/*61771*/           OPC_Scope, 5, /*->61778*/ // 2 children in Scope
/*61773*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61775*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61778*/           /*Scope*/ 17, /*->61796*/
/*61779*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61781*/             OPC_EmitInteger, MVT::i32, 14, 
/*61784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61787*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*61796*/           0, /*End of Scope*/
/*61797*/         /*SwitchType*/ 26, MVT::v8i16,// ->61825
/*61799*/           OPC_Scope, 5, /*->61806*/ // 2 children in Scope
/*61801*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61803*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61806*/           /*Scope*/ 17, /*->61824*/
/*61807*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61809*/             OPC_EmitInteger, MVT::i32, 14, 
/*61812*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61815*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*61824*/           0, /*End of Scope*/
/*61825*/         /*SwitchType*/ 26, MVT::v4f32,// ->61853
/*61827*/           OPC_Scope, 5, /*->61834*/ // 2 children in Scope
/*61829*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61831*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61834*/           /*Scope*/ 17, /*->61852*/
/*61835*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61837*/             OPC_EmitInteger, MVT::i32, 14, 
/*61840*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61843*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*61852*/           0, /*End of Scope*/
/*61853*/         /*SwitchType*/ 26, MVT::v2f64,// ->61881
/*61855*/           OPC_Scope, 5, /*->61862*/ // 2 children in Scope
/*61857*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61859*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61862*/           /*Scope*/ 17, /*->61880*/
/*61863*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61865*/             OPC_EmitInteger, MVT::i32, 14, 
/*61868*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61871*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*61880*/           0, /*End of Scope*/
/*61881*/         0, // EndSwitchType
/*61882*/       /*Scope*/ 121, /*->62004*/
/*61883*/         OPC_CheckChild0Type, MVT::v2f64,
/*61885*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->61891
/*61888*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*61891*/         /*SwitchType*/ 26, MVT::v4i32,// ->61919
/*61893*/           OPC_Scope, 5, /*->61900*/ // 2 children in Scope
/*61895*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61897*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61900*/           /*Scope*/ 17, /*->61918*/
/*61901*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61903*/             OPC_EmitInteger, MVT::i32, 14, 
/*61906*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61909*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*61918*/           0, /*End of Scope*/
/*61919*/         /*SwitchType*/ 26, MVT::v8i16,// ->61947
/*61921*/           OPC_Scope, 5, /*->61928*/ // 2 children in Scope
/*61923*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61925*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61928*/           /*Scope*/ 17, /*->61946*/
/*61929*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61931*/             OPC_EmitInteger, MVT::i32, 14, 
/*61934*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61937*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*61946*/           0, /*End of Scope*/
/*61947*/         /*SwitchType*/ 26, MVT::v16i8,// ->61975
/*61949*/           OPC_Scope, 5, /*->61956*/ // 2 children in Scope
/*61951*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61953*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61956*/           /*Scope*/ 17, /*->61974*/
/*61957*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61959*/             OPC_EmitInteger, MVT::i32, 14, 
/*61962*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61965*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*61974*/           0, /*End of Scope*/
/*61975*/         /*SwitchType*/ 26, MVT::v4f32,// ->62003
/*61977*/           OPC_Scope, 5, /*->61984*/ // 2 children in Scope
/*61979*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*61981*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61984*/           /*Scope*/ 17, /*->62002*/
/*61985*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*61987*/             OPC_EmitInteger, MVT::i32, 14, 
/*61990*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61993*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*62002*/           0, /*End of Scope*/
/*62003*/         0, // EndSwitchType
/*62004*/       /*Scope*/ 121, /*->62126*/
/*62005*/         OPC_CheckChild0Type, MVT::v4f32,
/*62007*/         OPC_SwitchType /*5 cases */, 26, MVT::v2i64,// ->62036
/*62010*/           OPC_Scope, 5, /*->62017*/ // 2 children in Scope
/*62012*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62014*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*62017*/           /*Scope*/ 17, /*->62035*/
/*62018*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62020*/             OPC_EmitInteger, MVT::i32, 14, 
/*62023*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62026*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*62035*/           0, /*End of Scope*/
/*62036*/         /*SwitchType*/ 3, MVT::v4i32,// ->62041
/*62038*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*62041*/         /*SwitchType*/ 26, MVT::v8i16,// ->62069
/*62043*/           OPC_Scope, 5, /*->62050*/ // 2 children in Scope
/*62045*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62047*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62050*/           /*Scope*/ 17, /*->62068*/
/*62051*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62053*/             OPC_EmitInteger, MVT::i32, 14, 
/*62056*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62059*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*62068*/           0, /*End of Scope*/
/*62069*/         /*SwitchType*/ 26, MVT::v16i8,// ->62097
/*62071*/           OPC_Scope, 5, /*->62078*/ // 2 children in Scope
/*62073*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62075*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62078*/           /*Scope*/ 17, /*->62096*/
/*62079*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62081*/             OPC_EmitInteger, MVT::i32, 14, 
/*62084*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62087*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*62096*/           0, /*End of Scope*/
/*62097*/         /*SwitchType*/ 26, MVT::v2f64,// ->62125
/*62099*/           OPC_Scope, 5, /*->62106*/ // 2 children in Scope
/*62101*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62103*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*62106*/           /*Scope*/ 17, /*->62124*/
/*62107*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62109*/             OPC_EmitInteger, MVT::i32, 14, 
/*62112*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62115*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*62124*/           0, /*End of Scope*/
/*62125*/         0, // EndSwitchType
/*62126*/       /*Scope*/ 121, /*->62248*/
/*62127*/         OPC_CheckChild0Type, MVT::v2i64,
/*62129*/         OPC_SwitchType /*5 cases */, 26, MVT::v4i32,// ->62158
/*62132*/           OPC_Scope, 5, /*->62139*/ // 2 children in Scope
/*62134*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62136*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*62139*/           /*Scope*/ 17, /*->62157*/
/*62140*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62142*/             OPC_EmitInteger, MVT::i32, 14, 
/*62145*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62148*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*62157*/           0, /*End of Scope*/
/*62158*/         /*SwitchType*/ 26, MVT::v8i16,// ->62186
/*62160*/           OPC_Scope, 5, /*->62167*/ // 2 children in Scope
/*62162*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62164*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*62167*/           /*Scope*/ 17, /*->62185*/
/*62168*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62170*/             OPC_EmitInteger, MVT::i32, 14, 
/*62173*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62176*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                          MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*62185*/           0, /*End of Scope*/
/*62186*/         /*SwitchType*/ 26, MVT::v16i8,// ->62214
/*62188*/           OPC_Scope, 5, /*->62195*/ // 2 children in Scope
/*62190*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62192*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*62195*/           /*Scope*/ 17, /*->62213*/
/*62196*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62198*/             OPC_EmitInteger, MVT::i32, 14, 
/*62201*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62204*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                          MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*62213*/           0, /*End of Scope*/
/*62214*/         /*SwitchType*/ 26, MVT::v4f32,// ->62242
/*62216*/           OPC_Scope, 5, /*->62223*/ // 2 children in Scope
/*62218*/             OPC_CheckPatternPredicate, 21, // (MF->getDataLayout().isLittleEndian())
/*62220*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*62223*/           /*Scope*/ 17, /*->62241*/
/*62224*/             OPC_CheckPatternPredicate, 22, // (MF->getDataLayout().isBigEndian())
/*62226*/             OPC_EmitInteger, MVT::i32, 14, 
/*62229*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62232*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                          MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*62241*/           0, /*End of Scope*/
/*62242*/         /*SwitchType*/ 3, MVT::v2f64,// ->62247
/*62244*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*62247*/         0, // EndSwitchType
/*62248*/       0, /*End of Scope*/
/*62249*/     0, /*End of Scope*/
/*62250*/   /*SwitchOpcode*/ 17, TARGET_VAL(ARMISD::FMSTAT),// ->62270
/*62253*/     OPC_CaptureGlueInput,
/*62254*/     OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*62256*/     OPC_EmitInteger, MVT::i32, 14, 
/*62259*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62262*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*62270*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::FP_TO_FP16),// ->62336
/*62273*/     OPC_RecordChild0, // #0 = $a
/*62274*/     OPC_CheckType, MVT::i32,
/*62276*/     OPC_Scope, 28, /*->62306*/ // 2 children in Scope
/*62278*/       OPC_CheckChild0Type, MVT::f32,
/*62280*/       OPC_EmitInteger, MVT::i32, 14, 
/*62283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62286*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBSH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*62295*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62298*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*62306*/     /*Scope*/ 28, /*->62335*/
/*62307*/       OPC_CheckChild0Type, MVT::f64,
/*62309*/       OPC_EmitInteger, MVT::i32, 14, 
/*62312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62315*/       OPC_EmitNode1, TARGET_VAL(ARM::VCVTBDH), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*62324*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*62327*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*62335*/     0, /*End of Scope*/
/*62336*/   /*SwitchOpcode*/ 8, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->62347
/*62339*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*62340*/     OPC_EmitMergeInputChains1_0,
/*62341*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*62347*/   /*SwitchOpcode*/ 10, TARGET_VAL(ARMISD::WIN__DBZCHK),// ->62360
/*62350*/     OPC_RecordNode, // #0 = 'win__dbzchk' chained node
/*62351*/     OPC_RecordChild1, // #1 = $divisor
/*62352*/     OPC_EmitMergeInputChains1_0,
/*62353*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::WIN__DBZCHK), 0|OPFL_Chain|OPFL_GlueOutput,
                  MVT::i32, 1/*#Ops*/, 1, 
              // Src: (win__dbzchk tGPR:i32:$divisor) - Complexity = 3
              // Dst: (WIN__DBZCHK:i32 tGPR:i32:$divisor)
/*62360*/   /*SwitchOpcode*/ 71, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->62434
/*62363*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*62364*/     OPC_RecordChild1, // #1 = $src
/*62365*/     OPC_CheckChild1Type, MVT::i32,
/*62367*/     OPC_RecordChild2, // #2 = $val
/*62368*/     OPC_CheckChild2Type, MVT::i32,
/*62370*/     OPC_CheckType, MVT::i32,
/*62372*/     OPC_Scope, 11, /*->62385*/ // 5 children in Scope
/*62374*/       OPC_CheckPatternPredicate, 72, // (Subtarget->hasVFP2()) && (!Subtarget->isThumb())
/*62376*/       OPC_EmitMergeInputChains1_0,
/*62377*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*62385*/     /*Scope*/ 11, /*->62397*/
/*62386*/       OPC_CheckPatternPredicate, 73, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*62388*/       OPC_EmitMergeInputChains1_0,
/*62389*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*62397*/     /*Scope*/ 11, /*->62409*/
/*62398*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*62400*/       OPC_EmitMergeInputChains1_0,
/*62401*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*62409*/     /*Scope*/ 11, /*->62421*/
/*62410*/       OPC_CheckPatternPredicate, 74, // (Subtarget->hasVFP2()) && (Subtarget->isThumb2())
/*62412*/       OPC_EmitMergeInputChains1_0,
/*62413*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*62421*/     /*Scope*/ 11, /*->62433*/
/*62422*/       OPC_CheckPatternPredicate, 75, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*62424*/       OPC_EmitMergeInputChains1_0,
/*62425*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*62433*/     0, /*End of Scope*/
/*62434*/   /*SwitchOpcode*/ 7, TARGET_VAL(ARMISD::EH_SJLJ_SETUP_DISPATCH),// ->62444
/*62437*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setup_dispatch' chained node
/*62438*/     OPC_EmitMergeInputChains1_0,
/*62439*/     OPC_MorphNodeTo0, TARGET_VAL(ARM::Int_eh_sjlj_setup_dispatch), 0|OPFL_Chain,
                  0/*#Ops*/, 
              // Src: (ARMeh_sjlj_setup_dispatch) - Complexity = 3
              // Dst: (Int_eh_sjlj_setup_dispatch)
/*62444*/   /*SwitchOpcode*/ 29|128,3/*413*/, TARGET_VAL(ISD::SINT_TO_FP),// ->62861
/*62448*/     OPC_Scope, 62|128,1/*190*/, /*->62641*/ // 2 children in Scope
/*62451*/       OPC_MoveChild0,
/*62452*/       OPC_SwitchOpcode /*2 cases */, 94, TARGET_VAL(ISD::LOAD),// ->62550
/*62456*/         OPC_RecordMemRef,
/*62457*/         OPC_RecordNode, // #0 = 'ld' chained node
/*62458*/         OPC_RecordChild1, // #1 = $a
/*62459*/         OPC_CheckChild1Type, MVT::i32,
/*62461*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*62463*/         OPC_CheckPredicate, 52, // Predicate_load
/*62465*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*62467*/         OPC_CheckType, MVT::i32,
/*62469*/         OPC_MoveParent,
/*62470*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->62510
/*62473*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*62475*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62478*/           OPC_EmitMergeInputChains1_0,
/*62479*/           OPC_EmitInteger, MVT::i32, 14, 
/*62482*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62485*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62495*/           OPC_EmitInteger, MVT::i32, 14, 
/*62498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62501*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*62510*/         /*SwitchType*/ 37, MVT::f32,// ->62549
/*62512*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*62514*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62517*/           OPC_EmitMergeInputChains1_0,
/*62518*/           OPC_EmitInteger, MVT::i32, 14, 
/*62521*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62524*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62534*/           OPC_EmitInteger, MVT::i32, 14, 
/*62537*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62540*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (sint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VSITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*62549*/         0, // EndSwitchType
/*62550*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->62640
/*62553*/         OPC_RecordChild0, // #0 = $src
/*62554*/         OPC_Scope, 41, /*->62597*/ // 2 children in Scope
/*62556*/           OPC_CheckChild0Type, MVT::v2i32,
/*62558*/           OPC_RecordChild1, // #1 = $lane
/*62559*/           OPC_MoveChild1,
/*62560*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62563*/           OPC_MoveParent,
/*62564*/           OPC_MoveParent,
/*62565*/           OPC_CheckType, MVT::f64,
/*62567*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*62569*/           OPC_EmitConvertToTarget, 1,
/*62571*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*62574*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62582*/           OPC_EmitInteger, MVT::i32, 14, 
/*62585*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62588*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*62597*/         /*Scope*/ 41, /*->62639*/
/*62598*/           OPC_CheckChild0Type, MVT::v4i32,
/*62600*/           OPC_RecordChild1, // #1 = $lane
/*62601*/           OPC_MoveChild1,
/*62602*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62605*/           OPC_MoveParent,
/*62606*/           OPC_MoveParent,
/*62607*/           OPC_CheckType, MVT::f64,
/*62609*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*62611*/           OPC_EmitConvertToTarget, 1,
/*62613*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*62616*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62624*/           OPC_EmitInteger, MVT::i32, 14, 
/*62627*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62630*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (sint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VSITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*62639*/         0, /*End of Scope*/
/*62640*/       0, // EndSwitchOpcode
/*62641*/     /*Scope*/ 89|128,1/*217*/, /*->62860*/
/*62643*/       OPC_RecordChild0, // #0 = $a
/*62644*/       OPC_Scope, 125, /*->62771*/ // 5 children in Scope
/*62646*/         OPC_CheckChild0Type, MVT::i32,
/*62648*/         OPC_SwitchType /*2 cases */, 28, MVT::f64,// ->62679
/*62651*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*62653*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62656*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*62664*/           OPC_EmitInteger, MVT::i32, 14, 
/*62667*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62670*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOD), 0,
                        MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (sint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VSITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*62679*/         /*SwitchType*/ 89, MVT::f32,// ->62770
/*62681*/           OPC_Scope, 28, /*->62711*/ // 2 children in Scope
/*62683*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*62685*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62688*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*62696*/             OPC_EmitInteger, MVT::i32, 14, 
/*62699*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62702*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSITOS), 0,
                          MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VSITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*62711*/           /*Scope*/ 57, /*->62769*/
/*62712*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*62714*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*62720*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*62723*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*62731*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62734*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*62743*/             OPC_EmitInteger, MVT::i32, 14, 
/*62746*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62749*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTs2fd), 0,
                          MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*62758*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62761*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (sint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTs2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*62769*/           0, /*End of Scope*/
/*62770*/         0, // EndSwitchType
/*62771*/       /*Scope*/ 21, /*->62793*/
/*62772*/         OPC_CheckChild0Type, MVT::v2i32,
/*62774*/         OPC_CheckType, MVT::v2f32,
/*62776*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62778*/         OPC_EmitInteger, MVT::i32, 14, 
/*62781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62784*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*62793*/       /*Scope*/ 21, /*->62815*/
/*62794*/         OPC_CheckChild0Type, MVT::v4i32,
/*62796*/         OPC_CheckType, MVT::v4f32,
/*62798*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*62800*/         OPC_EmitInteger, MVT::i32, 14, 
/*62803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62806*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*62815*/       /*Scope*/ 21, /*->62837*/
/*62816*/         OPC_CheckChild0Type, MVT::v4i16,
/*62818*/         OPC_CheckType, MVT::v4f16,
/*62820*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*62822*/         OPC_EmitInteger, MVT::i32, 14, 
/*62825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62828*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hd:v4f16 DPR:v4i16:$Vm)
/*62837*/       /*Scope*/ 21, /*->62859*/
/*62838*/         OPC_CheckChild0Type, MVT::v8i16,
/*62840*/         OPC_CheckType, MVT::v8f16,
/*62842*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*62844*/         OPC_EmitInteger, MVT::i32, 14, 
/*62847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62850*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTs2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTs2hq:v8f16 QPR:v8i16:$Vm)
/*62859*/       0, /*End of Scope*/
/*62860*/     0, /*End of Scope*/
/*62861*/   /*SwitchOpcode*/ 29|128,3/*413*/, TARGET_VAL(ISD::UINT_TO_FP),// ->63278
/*62865*/     OPC_Scope, 62|128,1/*190*/, /*->63058*/ // 2 children in Scope
/*62868*/       OPC_MoveChild0,
/*62869*/       OPC_SwitchOpcode /*2 cases */, 94, TARGET_VAL(ISD::LOAD),// ->62967
/*62873*/         OPC_RecordMemRef,
/*62874*/         OPC_RecordNode, // #0 = 'ld' chained node
/*62875*/         OPC_RecordChild1, // #1 = $a
/*62876*/         OPC_CheckChild1Type, MVT::i32,
/*62878*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*62880*/         OPC_CheckPredicate, 52, // Predicate_load
/*62882*/         OPC_CheckPredicate, 57, // Predicate_alignedload32
/*62884*/         OPC_CheckType, MVT::i32,
/*62886*/         OPC_MoveParent,
/*62887*/         OPC_SwitchType /*2 cases */, 37, MVT::f64,// ->62927
/*62890*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*62892*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62895*/           OPC_EmitMergeInputChains1_0,
/*62896*/           OPC_EmitInteger, MVT::i32, 14, 
/*62899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62902*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62912*/           OPC_EmitInteger, MVT::i32, 14, 
/*62915*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62918*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0|OPFL_Chain,
                        MVT::f64, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f64 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOD:f64 (VLDRS:f32 addrmode5:i32:$a))
/*62927*/         /*SwitchType*/ 37, MVT::f32,// ->62966
/*62929*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*62931*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrMode5:$a #2 #3
/*62934*/           OPC_EmitMergeInputChains1_0,
/*62935*/           OPC_EmitInteger, MVT::i32, 14, 
/*62938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62941*/           OPC_EmitNode1, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::f32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*62951*/           OPC_EmitInteger, MVT::i32, 14, 
/*62954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62957*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0|OPFL_Chain,
                        MVT::f32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (uint_to_fp:f32 (ld:i32 addrmode5:i32:$a)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>>) - Complexity = 16
                    // Dst: (VUITOS:f32 (VLDRS:f32 addrmode5:i32:$a))
/*62966*/         0, // EndSwitchType
/*62967*/       /*SwitchOpcode*/ 87, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->63057
/*62970*/         OPC_RecordChild0, // #0 = $src
/*62971*/         OPC_Scope, 41, /*->63014*/ // 2 children in Scope
/*62973*/           OPC_CheckChild0Type, MVT::v2i32,
/*62975*/           OPC_RecordChild1, // #1 = $lane
/*62976*/           OPC_MoveChild1,
/*62977*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62980*/           OPC_MoveParent,
/*62981*/           OPC_MoveParent,
/*62982*/           OPC_CheckType, MVT::f64,
/*62984*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*62986*/           OPC_EmitConvertToTarget, 1,
/*62988*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*62991*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*62999*/           OPC_EmitInteger, MVT::i32, 14, 
/*63002*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63005*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63014*/         /*Scope*/ 41, /*->63056*/
/*63015*/           OPC_CheckChild0Type, MVT::v4i32,
/*63017*/           OPC_RecordChild1, // #1 = $lane
/*63018*/           OPC_MoveChild1,
/*63019*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63022*/           OPC_MoveParent,
/*63023*/           OPC_MoveParent,
/*63024*/           OPC_CheckType, MVT::f64,
/*63026*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*63028*/           OPC_EmitConvertToTarget, 1,
/*63030*/           OPC_EmitNodeXForm, 16, 2, // SSubReg_f32_reg
/*63033*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*63041*/           OPC_EmitInteger, MVT::i32, 14, 
/*63044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63047*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 4, 5, 6, 
                    // Src: (uint_to_fp:f64 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                    // Dst: (VUITOD:f64 (EXTRACT_SUBREG:f32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)))
/*63056*/         0, /*End of Scope*/
/*63057*/       0, // EndSwitchOpcode
/*63058*/     /*Scope*/ 89|128,1/*217*/, /*->63277*/
/*63060*/       OPC_RecordChild0, // #0 = $a
/*63061*/       OPC_Scope, 125, /*->63188*/ // 5 children in Scope
/*63063*/         OPC_CheckChild0Type, MVT::i32,
/*63065*/         OPC_SwitchType /*2 cases */, 28, MVT::f64,// ->63096
/*63068*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*63070*/           OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63073*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63081*/           OPC_EmitInteger, MVT::i32, 14, 
/*63084*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63087*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOD), 0,
                        MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                    // Src: (uint_to_fp:f64 GPR:i32:$a) - Complexity = 3
                    // Dst: (VUITOD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63096*/         /*SwitchType*/ 89, MVT::f32,// ->63187
/*63098*/           OPC_Scope, 28, /*->63128*/ // 2 children in Scope
/*63100*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*63102*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63105*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*63113*/             OPC_EmitInteger, MVT::i32, 14, 
/*63116*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63119*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VUITOS), 0,
                          MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (VUITOS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*63128*/           /*Scope*/ 57, /*->63186*/
/*63129*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63131*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*63137*/             OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*63140*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::i32, 2/*#Ops*/, 0, 2,  // Results = #3
/*63148*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63151*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*63160*/             OPC_EmitInteger, MVT::i32, 14, 
/*63163*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63166*/             OPC_EmitNode1, TARGET_VAL(ARM::VCVTu2fd), 0,
                          MVT::v2f32, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*63175*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63178*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 8, 9, 
                      // Src: (uint_to_fp:f32 GPR:i32:$a) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (VCVTu2fd:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), (COPY_TO_REGCLASS:i32 GPR:i32:$a, SPR:i32), ssub_0:i32)), ssub_0:i32)
/*63186*/           0, /*End of Scope*/
/*63187*/         0, // EndSwitchType
/*63188*/       /*Scope*/ 21, /*->63210*/
/*63189*/         OPC_CheckChild0Type, MVT::v2i32,
/*63191*/         OPC_CheckType, MVT::v2f32,
/*63193*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63195*/         OPC_EmitInteger, MVT::i32, 14, 
/*63198*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63201*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*63210*/       /*Scope*/ 21, /*->63232*/
/*63211*/         OPC_CheckChild0Type, MVT::v4i32,
/*63213*/         OPC_CheckType, MVT::v4f32,
/*63215*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*63217*/         OPC_EmitInteger, MVT::i32, 14, 
/*63220*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63223*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2fq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*63232*/       /*Scope*/ 21, /*->63254*/
/*63233*/         OPC_CheckChild0Type, MVT::v4i16,
/*63235*/         OPC_CheckType, MVT::v4f16,
/*63237*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63239*/         OPC_EmitInteger, MVT::i32, 14, 
/*63242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63245*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v4f16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hd:v4f16 DPR:v4i16:$Vm)
/*63254*/       /*Scope*/ 21, /*->63276*/
/*63255*/         OPC_CheckChild0Type, MVT::v8i16,
/*63257*/         OPC_CheckType, MVT::v8f16,
/*63259*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*63261*/         OPC_EmitInteger, MVT::i32, 14, 
/*63264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63267*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTu2hq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (uint_to_fp:v8f16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCVTu2hq:v8f16 QPR:v8i16:$Vm)
/*63276*/       0, /*End of Scope*/
/*63277*/     0, /*End of Scope*/
/*63278*/   /*SwitchOpcode*/ 44|128,20/*2604*/, TARGET_VAL(ISD::FADD),// ->65886
/*63282*/     OPC_Scope, 107, /*->63391*/ // 22 children in Scope
/*63284*/       OPC_MoveChild0,
/*63285*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63288*/       OPC_MoveChild0,
/*63289*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63292*/       OPC_RecordChild0, // #0 = $Dn
/*63293*/       OPC_RecordChild1, // #1 = $Dm
/*63294*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63296*/       OPC_MoveParent,
/*63297*/       OPC_MoveParent,
/*63298*/       OPC_RecordChild1, // #2 = $Ddin
/*63299*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63301*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->63346
/*63304*/         OPC_Scope, 19, /*->63325*/ // 2 children in Scope
/*63306*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63308*/           OPC_EmitInteger, MVT::i32, 14, 
/*63311*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63314*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63325*/         /*Scope*/ 19, /*->63345*/
/*63326*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63328*/           OPC_EmitInteger, MVT::i32, 14, 
/*63331*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63334*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63345*/         0, /*End of Scope*/
/*63346*/       /*SwitchType*/ 42, MVT::f32,// ->63390
/*63348*/         OPC_Scope, 19, /*->63369*/ // 2 children in Scope
/*63350*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63352*/           OPC_EmitInteger, MVT::i32, 14, 
/*63355*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63358*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63369*/         /*Scope*/ 19, /*->63389*/
/*63370*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63372*/           OPC_EmitInteger, MVT::i32, 14, 
/*63375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63378*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63389*/         0, /*End of Scope*/
/*63390*/       0, // EndSwitchType
/*63391*/     /*Scope*/ 107, /*->63499*/
/*63392*/       OPC_RecordChild0, // #0 = $Ddin
/*63393*/       OPC_MoveChild1,
/*63394*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*63397*/       OPC_MoveChild0,
/*63398*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63401*/       OPC_RecordChild0, // #1 = $Dn
/*63402*/       OPC_RecordChild1, // #2 = $Dm
/*63403*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63405*/       OPC_MoveParent,
/*63406*/       OPC_MoveParent,
/*63407*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63409*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->63454
/*63412*/         OPC_Scope, 19, /*->63433*/ // 2 children in Scope
/*63414*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63416*/           OPC_EmitInteger, MVT::i32, 14, 
/*63419*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63422*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63433*/         /*Scope*/ 19, /*->63453*/
/*63434*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63436*/           OPC_EmitInteger, MVT::i32, 14, 
/*63439*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63442*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63453*/         0, /*End of Scope*/
/*63454*/       /*SwitchType*/ 42, MVT::f32,// ->63498
/*63456*/         OPC_Scope, 19, /*->63477*/ // 2 children in Scope
/*63458*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63460*/           OPC_EmitInteger, MVT::i32, 14, 
/*63463*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63466*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63477*/         /*Scope*/ 19, /*->63497*/
/*63478*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63480*/           OPC_EmitInteger, MVT::i32, 14, 
/*63483*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63486*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63497*/         0, /*End of Scope*/
/*63498*/       0, // EndSwitchType
/*63499*/     /*Scope*/ 56, /*->63556*/
/*63500*/       OPC_MoveChild0,
/*63501*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63504*/       OPC_RecordChild0, // #0 = $Dn
/*63505*/       OPC_RecordChild1, // #1 = $Dm
/*63506*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63508*/       OPC_MoveParent,
/*63509*/       OPC_RecordChild1, // #2 = $Ddin
/*63510*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63512*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63534
/*63515*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63517*/         OPC_EmitInteger, MVT::i32, 14, 
/*63520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63523*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63534*/       /*SwitchType*/ 19, MVT::f32,// ->63555
/*63536*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63538*/         OPC_EmitInteger, MVT::i32, 14, 
/*63541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63544*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63555*/       0, // EndSwitchType
/*63556*/     /*Scope*/ 56, /*->63613*/
/*63557*/       OPC_RecordChild0, // #0 = $dstin
/*63558*/       OPC_MoveChild1,
/*63559*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63562*/       OPC_RecordChild0, // #1 = $a
/*63563*/       OPC_RecordChild1, // #2 = $b
/*63564*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63566*/       OPC_MoveParent,
/*63567*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63569*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63591
/*63572*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63574*/         OPC_EmitInteger, MVT::i32, 14, 
/*63577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63580*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*63591*/       /*SwitchType*/ 19, MVT::f32,// ->63612
/*63593*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*63595*/         OPC_EmitInteger, MVT::i32, 14, 
/*63598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63601*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*63612*/       0, // EndSwitchType
/*63613*/     /*Scope*/ 56, /*->63670*/
/*63614*/       OPC_MoveChild0,
/*63615*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63618*/       OPC_RecordChild0, // #0 = $Dn
/*63619*/       OPC_RecordChild1, // #1 = $Dm
/*63620*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63622*/       OPC_MoveParent,
/*63623*/       OPC_RecordChild1, // #2 = $Ddin
/*63624*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63626*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63648
/*63629*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63631*/         OPC_EmitInteger, MVT::i32, 14, 
/*63634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63637*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*63648*/       /*SwitchType*/ 19, MVT::f32,// ->63669
/*63650*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63652*/         OPC_EmitInteger, MVT::i32, 14, 
/*63655*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63658*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*63669*/       0, // EndSwitchType
/*63670*/     /*Scope*/ 70|128,2/*326*/, /*->63998*/
/*63672*/       OPC_RecordChild0, // #0 = $dstin
/*63673*/       OPC_MoveChild1,
/*63674*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63677*/       OPC_RecordChild0, // #1 = $a
/*63678*/       OPC_RecordChild1, // #2 = $b
/*63679*/       OPC_Scope, 49, /*->63730*/ // 2 children in Scope
/*63681*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*63683*/         OPC_MoveParent,
/*63684*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*63686*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->63708
/*63689*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63691*/           OPC_EmitInteger, MVT::i32, 14, 
/*63694*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63697*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                        MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*63708*/         /*SwitchType*/ 19, MVT::f32,// ->63729
/*63710*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63712*/           OPC_EmitInteger, MVT::i32, 14, 
/*63715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63718*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                        MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*63729*/         0, // EndSwitchType
/*63730*/       /*Scope*/ 9|128,2/*265*/, /*->63997*/
/*63732*/         OPC_MoveParent,
/*63733*/         OPC_CheckType, MVT::f32,
/*63735*/         OPC_Scope, 0|128,1/*128*/, /*->63866*/ // 2 children in Scope
/*63738*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63740*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*63746*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63749*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*63757*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63760*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*63769*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*63775*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63778*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63786*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63789*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*63798*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*63804*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63807*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*63815*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63818*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*63827*/           OPC_EmitInteger, MVT::i32, 14, 
/*63830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63833*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*63844*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63847*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*63855*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63858*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63866*/         /*Scope*/ 0|128,1/*128*/, /*->63996*/
/*63868*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63870*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*63876*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63879*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*63887*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63890*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*63899*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*63905*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63908*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*63916*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63919*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*63928*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*63934*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63937*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*63945*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63948*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*63957*/           OPC_EmitInteger, MVT::i32, 14, 
/*63960*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63963*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*63974*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63977*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*63985*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63988*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63996*/         0, /*End of Scope*/
/*63997*/       0, /*End of Scope*/
/*63998*/     /*Scope*/ 16|128,2/*272*/, /*->64272*/
/*64000*/       OPC_MoveChild0,
/*64001*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64004*/       OPC_RecordChild0, // #0 = $a
/*64005*/       OPC_RecordChild1, // #1 = $b
/*64006*/       OPC_MoveParent,
/*64007*/       OPC_RecordChild1, // #2 = $acc
/*64008*/       OPC_CheckType, MVT::f32,
/*64010*/       OPC_Scope, 0|128,1/*128*/, /*->64141*/ // 2 children in Scope
/*64013*/         OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64015*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64021*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64024*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64032*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64035*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64044*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64050*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64053*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64061*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64064*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*64073*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64079*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64082*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64090*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64093*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*64102*/         OPC_EmitInteger, MVT::i32, 14, 
/*64105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64108*/         OPC_EmitNode1, TARGET_VAL(ARM::VMLAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64119*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64122*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64130*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64133*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64141*/       /*Scope*/ 0|128,1/*128*/, /*->64271*/
/*64143*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64145*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64151*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64154*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64162*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64165*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*64174*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64180*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64183*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64191*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64194*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*64203*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64209*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64212*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64220*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64223*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*64232*/         OPC_EmitInteger, MVT::i32, 14, 
/*64235*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64238*/         OPC_EmitNode1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64249*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64252*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64260*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64263*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64271*/       0, /*End of Scope*/
/*64272*/     /*Scope*/ 17|128,2/*273*/, /*->64547*/
/*64274*/       OPC_RecordChild0, // #0 = $Dn
/*64275*/       OPC_Scope, 17|128,1/*145*/, /*->64423*/ // 2 children in Scope
/*64278*/         OPC_RecordChild1, // #1 = $Dm
/*64279*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->64300
/*64282*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*64284*/           OPC_EmitInteger, MVT::i32, 14, 
/*64287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64290*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*64300*/         /*SwitchType*/ 120, MVT::f32,// ->64422
/*64302*/           OPC_Scope, 18, /*->64322*/ // 2 children in Scope
/*64304*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*64306*/             OPC_EmitInteger, MVT::i32, 14, 
/*64309*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64312*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*64322*/           /*Scope*/ 98, /*->64421*/
/*64323*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64325*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*64331*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64334*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*64342*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64345*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*64354*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*64360*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64363*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*64371*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64374*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*64383*/             OPC_EmitInteger, MVT::i32, 14, 
/*64386*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64389*/             OPC_EmitNode1, TARGET_VAL(ARM::VADDfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*64399*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64402*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*64410*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64413*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64421*/           0, /*End of Scope*/
/*64422*/         0, // EndSwitchType
/*64423*/       /*Scope*/ 122, /*->64546*/
/*64424*/         OPC_MoveChild1,
/*64425*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64428*/         OPC_Scope, 70, /*->64500*/ // 2 children in Scope
/*64430*/           OPC_RecordChild0, // #1 = $Vn
/*64431*/           OPC_MoveChild1,
/*64432*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64435*/           OPC_RecordChild0, // #2 = $Vm
/*64436*/           OPC_CheckChild0Type, MVT::v2f32,
/*64438*/           OPC_RecordChild1, // #3 = $lane
/*64439*/           OPC_MoveChild1,
/*64440*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64443*/           OPC_MoveParent,
/*64444*/           OPC_MoveParent,
/*64445*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64447*/           OPC_MoveParent,
/*64448*/           OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64450*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->64475
/*64453*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64455*/             OPC_EmitConvertToTarget, 3,
/*64457*/             OPC_EmitInteger, MVT::i32, 14, 
/*64460*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64463*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64475*/           /*SwitchType*/ 22, MVT::v4f32,// ->64499
/*64477*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64479*/             OPC_EmitConvertToTarget, 3,
/*64481*/             OPC_EmitInteger, MVT::i32, 14, 
/*64484*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64487*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64499*/           0, // EndSwitchType
/*64500*/         /*Scope*/ 44, /*->64545*/
/*64501*/           OPC_MoveChild0,
/*64502*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64505*/           OPC_RecordChild0, // #1 = $Vm
/*64506*/           OPC_CheckChild0Type, MVT::v2f32,
/*64508*/           OPC_RecordChild1, // #2 = $lane
/*64509*/           OPC_MoveChild1,
/*64510*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64513*/           OPC_MoveParent,
/*64514*/           OPC_MoveParent,
/*64515*/           OPC_RecordChild1, // #3 = $Vn
/*64516*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64518*/           OPC_MoveParent,
/*64519*/           OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64521*/           OPC_CheckType, MVT::v2f32,
/*64523*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64525*/           OPC_EmitConvertToTarget, 2,
/*64527*/           OPC_EmitInteger, MVT::i32, 14, 
/*64530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64533*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                        MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64545*/         0, /*End of Scope*/
/*64546*/       0, /*End of Scope*/
/*64547*/     /*Scope*/ 98, /*->64646*/
/*64548*/       OPC_MoveChild0,
/*64549*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64552*/       OPC_Scope, 45, /*->64599*/ // 2 children in Scope
/*64554*/         OPC_RecordChild0, // #0 = $Vn
/*64555*/         OPC_MoveChild1,
/*64556*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64559*/         OPC_RecordChild0, // #1 = $Vm
/*64560*/         OPC_CheckChild0Type, MVT::v2f32,
/*64562*/         OPC_RecordChild1, // #2 = $lane
/*64563*/         OPC_MoveChild1,
/*64564*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64567*/         OPC_MoveParent,
/*64568*/         OPC_MoveParent,
/*64569*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64571*/         OPC_MoveParent,
/*64572*/         OPC_RecordChild1, // #3 = $src1
/*64573*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64575*/         OPC_CheckType, MVT::v2f32,
/*64577*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64579*/         OPC_EmitConvertToTarget, 2,
/*64581*/         OPC_EmitInteger, MVT::i32, 14, 
/*64584*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64587*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64599*/       /*Scope*/ 45, /*->64645*/
/*64600*/         OPC_MoveChild0,
/*64601*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64604*/         OPC_RecordChild0, // #0 = $Vm
/*64605*/         OPC_CheckChild0Type, MVT::v2f32,
/*64607*/         OPC_RecordChild1, // #1 = $lane
/*64608*/         OPC_MoveChild1,
/*64609*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64612*/         OPC_MoveParent,
/*64613*/         OPC_MoveParent,
/*64614*/         OPC_RecordChild1, // #2 = $Vn
/*64615*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64617*/         OPC_MoveParent,
/*64618*/         OPC_RecordChild1, // #3 = $src1
/*64619*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64621*/         OPC_CheckType, MVT::v2f32,
/*64623*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64625*/         OPC_EmitConvertToTarget, 1,
/*64627*/         OPC_EmitInteger, MVT::i32, 14, 
/*64630*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64633*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfd), 0,
                      MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64645*/       0, /*End of Scope*/
/*64646*/     /*Scope*/ 49, /*->64696*/
/*64647*/       OPC_RecordChild0, // #0 = $src1
/*64648*/       OPC_MoveChild1,
/*64649*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64652*/       OPC_MoveChild0,
/*64653*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64656*/       OPC_RecordChild0, // #1 = $Vm
/*64657*/       OPC_CheckChild0Type, MVT::v2f32,
/*64659*/       OPC_RecordChild1, // #2 = $lane
/*64660*/       OPC_MoveChild1,
/*64661*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64664*/       OPC_MoveParent,
/*64665*/       OPC_MoveParent,
/*64666*/       OPC_RecordChild1, // #3 = $Vn
/*64667*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64669*/       OPC_MoveParent,
/*64670*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64672*/       OPC_CheckType, MVT::v4f32,
/*64674*/       OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64676*/       OPC_EmitConvertToTarget, 2,
/*64678*/       OPC_EmitInteger, MVT::i32, 14, 
/*64681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64684*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                    MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64696*/     /*Scope*/ 98, /*->64795*/
/*64697*/       OPC_MoveChild0,
/*64698*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64701*/       OPC_Scope, 45, /*->64748*/ // 2 children in Scope
/*64703*/         OPC_RecordChild0, // #0 = $Vn
/*64704*/         OPC_MoveChild1,
/*64705*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64708*/         OPC_RecordChild0, // #1 = $Vm
/*64709*/         OPC_CheckChild0Type, MVT::v2f32,
/*64711*/         OPC_RecordChild1, // #2 = $lane
/*64712*/         OPC_MoveChild1,
/*64713*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64716*/         OPC_MoveParent,
/*64717*/         OPC_MoveParent,
/*64718*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64720*/         OPC_MoveParent,
/*64721*/         OPC_RecordChild1, // #3 = $src1
/*64722*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64724*/         OPC_CheckType, MVT::v4f32,
/*64726*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64728*/         OPC_EmitConvertToTarget, 2,
/*64730*/         OPC_EmitInteger, MVT::i32, 14, 
/*64733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64736*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64748*/       /*Scope*/ 45, /*->64794*/
/*64749*/         OPC_MoveChild0,
/*64750*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64753*/         OPC_RecordChild0, // #0 = $Vm
/*64754*/         OPC_CheckChild0Type, MVT::v2f32,
/*64756*/         OPC_RecordChild1, // #1 = $lane
/*64757*/         OPC_MoveChild1,
/*64758*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64761*/         OPC_MoveParent,
/*64762*/         OPC_MoveParent,
/*64763*/         OPC_RecordChild1, // #2 = $Vn
/*64764*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64766*/         OPC_MoveParent,
/*64767*/         OPC_RecordChild1, // #3 = $src1
/*64768*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64770*/         OPC_CheckType, MVT::v4f32,
/*64772*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64774*/         OPC_EmitConvertToTarget, 1,
/*64776*/         OPC_EmitInteger, MVT::i32, 14, 
/*64779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64782*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64794*/       0, /*End of Scope*/
/*64795*/     /*Scope*/ 1|128,1/*129*/, /*->64926*/
/*64797*/       OPC_RecordChild0, // #0 = $src1
/*64798*/       OPC_MoveChild1,
/*64799*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64802*/       OPC_Scope, 60, /*->64864*/ // 2 children in Scope
/*64804*/         OPC_RecordChild0, // #1 = $src2
/*64805*/         OPC_MoveChild1,
/*64806*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64809*/         OPC_RecordChild0, // #2 = $src3
/*64810*/         OPC_CheckChild0Type, MVT::v4f32,
/*64812*/         OPC_RecordChild1, // #3 = $lane
/*64813*/         OPC_MoveChild1,
/*64814*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64817*/         OPC_MoveParent,
/*64818*/         OPC_MoveParent,
/*64819*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64821*/         OPC_MoveParent,
/*64822*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64824*/         OPC_CheckType, MVT::v4f32,
/*64826*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64828*/         OPC_EmitConvertToTarget, 3,
/*64830*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64833*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*64841*/         OPC_EmitConvertToTarget, 3,
/*64843*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64846*/         OPC_EmitInteger, MVT::i32, 14, 
/*64849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64852*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64864*/       /*Scope*/ 60, /*->64925*/
/*64865*/         OPC_MoveChild0,
/*64866*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64869*/         OPC_RecordChild0, // #1 = $src3
/*64870*/         OPC_CheckChild0Type, MVT::v4f32,
/*64872*/         OPC_RecordChild1, // #2 = $lane
/*64873*/         OPC_MoveChild1,
/*64874*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64877*/         OPC_MoveParent,
/*64878*/         OPC_MoveParent,
/*64879*/         OPC_RecordChild1, // #3 = $src2
/*64880*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64882*/         OPC_MoveParent,
/*64883*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64885*/         OPC_CheckType, MVT::v4f32,
/*64887*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64889*/         OPC_EmitConvertToTarget, 2,
/*64891*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64894*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*64902*/         OPC_EmitConvertToTarget, 2,
/*64904*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64907*/         OPC_EmitInteger, MVT::i32, 14, 
/*64910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64913*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64925*/       0, /*End of Scope*/
/*64926*/     /*Scope*/ 2|128,1/*130*/, /*->65058*/
/*64928*/       OPC_MoveChild0,
/*64929*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64932*/       OPC_Scope, 61, /*->64995*/ // 2 children in Scope
/*64934*/         OPC_RecordChild0, // #0 = $src2
/*64935*/         OPC_MoveChild1,
/*64936*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64939*/         OPC_RecordChild0, // #1 = $src3
/*64940*/         OPC_CheckChild0Type, MVT::v4f32,
/*64942*/         OPC_RecordChild1, // #2 = $lane
/*64943*/         OPC_MoveChild1,
/*64944*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64947*/         OPC_MoveParent,
/*64948*/         OPC_MoveParent,
/*64949*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*64951*/         OPC_MoveParent,
/*64952*/         OPC_RecordChild1, // #3 = $src1
/*64953*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*64955*/         OPC_CheckType, MVT::v4f32,
/*64957*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64959*/         OPC_EmitConvertToTarget, 2,
/*64961*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*64964*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*64972*/         OPC_EmitConvertToTarget, 2,
/*64974*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*64977*/         OPC_EmitInteger, MVT::i32, 14, 
/*64980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64983*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64995*/       /*Scope*/ 61, /*->65057*/
/*64996*/         OPC_MoveChild0,
/*64997*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65000*/         OPC_RecordChild0, // #0 = $src3
/*65001*/         OPC_CheckChild0Type, MVT::v4f32,
/*65003*/         OPC_RecordChild1, // #1 = $lane
/*65004*/         OPC_MoveChild1,
/*65005*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65008*/         OPC_MoveParent,
/*65009*/         OPC_MoveParent,
/*65010*/         OPC_RecordChild1, // #2 = $src2
/*65011*/         OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65013*/         OPC_MoveParent,
/*65014*/         OPC_RecordChild1, // #3 = $src1
/*65015*/         OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65017*/         OPC_CheckType, MVT::v4f32,
/*65019*/         OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65021*/         OPC_EmitConvertToTarget, 1,
/*65023*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65026*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*65034*/         OPC_EmitConvertToTarget, 1,
/*65036*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65039*/         OPC_EmitInteger, MVT::i32, 14, 
/*65042*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65045*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslfq), 0,
                      MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65057*/       0, /*End of Scope*/
/*65058*/     /*Scope*/ 115, /*->65174*/
/*65059*/       OPC_RecordChild0, // #0 = $src1
/*65060*/       OPC_MoveChild1,
/*65061*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65064*/       OPC_Scope, 66, /*->65132*/ // 2 children in Scope
/*65066*/         OPC_RecordChild0, // #1 = $Vn
/*65067*/         OPC_MoveChild1,
/*65068*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65071*/         OPC_RecordChild0, // #2 = $Vm
/*65072*/         OPC_CheckChild0Type, MVT::v4f16,
/*65074*/         OPC_RecordChild1, // #3 = $lane
/*65075*/         OPC_MoveChild1,
/*65076*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65079*/         OPC_MoveParent,
/*65080*/         OPC_MoveParent,
/*65081*/         OPC_MoveParent,
/*65082*/         OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->65107
/*65085*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65087*/           OPC_EmitConvertToTarget, 3,
/*65089*/           OPC_EmitInteger, MVT::i32, 14, 
/*65092*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65095*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                        MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65107*/         /*SwitchType*/ 22, MVT::v8f16,// ->65131
/*65109*/           OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65111*/           OPC_EmitConvertToTarget, 3,
/*65113*/           OPC_EmitInteger, MVT::i32, 14, 
/*65116*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65119*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                        MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65131*/         0, // EndSwitchType
/*65132*/       /*Scope*/ 40, /*->65173*/
/*65133*/         OPC_MoveChild0,
/*65134*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65137*/         OPC_RecordChild0, // #1 = $Vm
/*65138*/         OPC_CheckChild0Type, MVT::v4f16,
/*65140*/         OPC_RecordChild1, // #2 = $lane
/*65141*/         OPC_MoveChild1,
/*65142*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65145*/         OPC_MoveParent,
/*65146*/         OPC_MoveParent,
/*65147*/         OPC_RecordChild1, // #3 = $Vn
/*65148*/         OPC_MoveParent,
/*65149*/         OPC_CheckType, MVT::v4f16,
/*65151*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65153*/         OPC_EmitConvertToTarget, 2,
/*65155*/         OPC_EmitInteger, MVT::i32, 14, 
/*65158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65161*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65173*/       0, /*End of Scope*/
/*65174*/     /*Scope*/ 90, /*->65265*/
/*65175*/       OPC_MoveChild0,
/*65176*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65179*/       OPC_Scope, 41, /*->65222*/ // 2 children in Scope
/*65181*/         OPC_RecordChild0, // #0 = $Vn
/*65182*/         OPC_MoveChild1,
/*65183*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65186*/         OPC_RecordChild0, // #1 = $Vm
/*65187*/         OPC_CheckChild0Type, MVT::v4f16,
/*65189*/         OPC_RecordChild1, // #2 = $lane
/*65190*/         OPC_MoveChild1,
/*65191*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65194*/         OPC_MoveParent,
/*65195*/         OPC_MoveParent,
/*65196*/         OPC_MoveParent,
/*65197*/         OPC_RecordChild1, // #3 = $src1
/*65198*/         OPC_CheckType, MVT::v4f16,
/*65200*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65202*/         OPC_EmitConvertToTarget, 2,
/*65204*/         OPC_EmitInteger, MVT::i32, 14, 
/*65207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65210*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65222*/       /*Scope*/ 41, /*->65264*/
/*65223*/         OPC_MoveChild0,
/*65224*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65227*/         OPC_RecordChild0, // #0 = $Vm
/*65228*/         OPC_CheckChild0Type, MVT::v4f16,
/*65230*/         OPC_RecordChild1, // #1 = $lane
/*65231*/         OPC_MoveChild1,
/*65232*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65235*/         OPC_MoveParent,
/*65236*/         OPC_MoveParent,
/*65237*/         OPC_RecordChild1, // #2 = $Vn
/*65238*/         OPC_MoveParent,
/*65239*/         OPC_RecordChild1, // #3 = $src1
/*65240*/         OPC_CheckType, MVT::v4f16,
/*65242*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65244*/         OPC_EmitConvertToTarget, 1,
/*65246*/         OPC_EmitInteger, MVT::i32, 14, 
/*65249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65252*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhd), 0,
                      MVT::v4f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f16 (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn), DPR:v4f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65264*/       0, /*End of Scope*/
/*65265*/     /*Scope*/ 45, /*->65311*/
/*65266*/       OPC_RecordChild0, // #0 = $src1
/*65267*/       OPC_MoveChild1,
/*65268*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65271*/       OPC_MoveChild0,
/*65272*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65275*/       OPC_RecordChild0, // #1 = $Vm
/*65276*/       OPC_CheckChild0Type, MVT::v4f16,
/*65278*/       OPC_RecordChild1, // #2 = $lane
/*65279*/       OPC_MoveChild1,
/*65280*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65283*/       OPC_MoveParent,
/*65284*/       OPC_MoveParent,
/*65285*/       OPC_RecordChild1, // #3 = $Vn
/*65286*/       OPC_MoveParent,
/*65287*/       OPC_CheckType, MVT::v8f16,
/*65289*/       OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65291*/       OPC_EmitConvertToTarget, 2,
/*65293*/       OPC_EmitInteger, MVT::i32, 14, 
/*65296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65299*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                    MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65311*/     /*Scope*/ 90, /*->65402*/
/*65312*/       OPC_MoveChild0,
/*65313*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65316*/       OPC_Scope, 41, /*->65359*/ // 2 children in Scope
/*65318*/         OPC_RecordChild0, // #0 = $Vn
/*65319*/         OPC_MoveChild1,
/*65320*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65323*/         OPC_RecordChild0, // #1 = $Vm
/*65324*/         OPC_CheckChild0Type, MVT::v4f16,
/*65326*/         OPC_RecordChild1, // #2 = $lane
/*65327*/         OPC_MoveChild1,
/*65328*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65331*/         OPC_MoveParent,
/*65332*/         OPC_MoveParent,
/*65333*/         OPC_MoveParent,
/*65334*/         OPC_RecordChild1, // #3 = $src1
/*65335*/         OPC_CheckType, MVT::v8f16,
/*65337*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65339*/         OPC_EmitConvertToTarget, 2,
/*65341*/         OPC_EmitInteger, MVT::i32, 14, 
/*65344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65347*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65359*/       /*Scope*/ 41, /*->65401*/
/*65360*/         OPC_MoveChild0,
/*65361*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65364*/         OPC_RecordChild0, // #0 = $Vm
/*65365*/         OPC_CheckChild0Type, MVT::v4f16,
/*65367*/         OPC_RecordChild1, // #1 = $lane
/*65368*/         OPC_MoveChild1,
/*65369*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65372*/         OPC_MoveParent,
/*65373*/         OPC_MoveParent,
/*65374*/         OPC_RecordChild1, // #2 = $Vn
/*65375*/         OPC_MoveParent,
/*65376*/         OPC_RecordChild1, // #3 = $src1
/*65377*/         OPC_CheckType, MVT::v8f16,
/*65379*/         OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65381*/         OPC_EmitConvertToTarget, 1,
/*65383*/         OPC_EmitInteger, MVT::i32, 14, 
/*65386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65389*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAslhq), 0,
                      MVT::v8f16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v8f16 (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn), QPR:v8f16:$src1) - Complexity = 12
                  // Dst: (VMLAslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*65401*/       0, /*End of Scope*/
/*65402*/     /*Scope*/ 16|128,1/*144*/, /*->65548*/
/*65404*/       OPC_RecordChild0, // #0 = $src1
/*65405*/       OPC_MoveChild1,
/*65406*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65409*/       OPC_RecordChild0, // #1 = $Vn
/*65410*/       OPC_RecordChild1, // #2 = $Vm
/*65411*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65413*/       OPC_MoveParent,
/*65414*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65416*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->65461
/*65419*/         OPC_Scope, 19, /*->65440*/ // 2 children in Scope
/*65421*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65423*/           OPC_EmitInteger, MVT::i32, 14, 
/*65426*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65429*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65440*/         /*Scope*/ 19, /*->65460*/
/*65441*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65443*/           OPC_EmitInteger, MVT::i32, 14, 
/*65446*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65449*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65460*/         0, /*End of Scope*/
/*65461*/       /*SwitchType*/ 42, MVT::v4f32,// ->65505
/*65463*/         OPC_Scope, 19, /*->65484*/ // 2 children in Scope
/*65465*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65467*/           OPC_EmitInteger, MVT::i32, 14, 
/*65470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65473*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65484*/         /*Scope*/ 19, /*->65504*/
/*65485*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65487*/           OPC_EmitInteger, MVT::i32, 14, 
/*65490*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65493*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65504*/         0, /*End of Scope*/
/*65505*/       /*SwitchType*/ 19, MVT::v4f16,// ->65526
/*65507*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65509*/         OPC_EmitInteger, MVT::i32, 14, 
/*65512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65515*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*65526*/       /*SwitchType*/ 19, MVT::v8f16,// ->65547
/*65528*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65530*/         OPC_EmitInteger, MVT::i32, 14, 
/*65533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65536*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*65547*/       0, // EndSwitchType
/*65548*/     /*Scope*/ 16|128,1/*144*/, /*->65694*/
/*65550*/       OPC_MoveChild0,
/*65551*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65554*/       OPC_RecordChild0, // #0 = $Vn
/*65555*/       OPC_RecordChild1, // #1 = $Vm
/*65556*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65558*/       OPC_MoveParent,
/*65559*/       OPC_RecordChild1, // #2 = $src1
/*65560*/       OPC_CheckPredicate, 83, // Predicate_fadd_mlx
/*65562*/       OPC_SwitchType /*4 cases */, 42, MVT::v2f32,// ->65607
/*65565*/         OPC_Scope, 19, /*->65586*/ // 2 children in Scope
/*65567*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65569*/           OPC_EmitInteger, MVT::i32, 14, 
/*65572*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65575*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65586*/         /*Scope*/ 19, /*->65606*/
/*65587*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65589*/           OPC_EmitInteger, MVT::i32, 14, 
/*65592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65595*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65606*/         0, /*End of Scope*/
/*65607*/       /*SwitchType*/ 42, MVT::v4f32,// ->65651
/*65609*/         OPC_Scope, 19, /*->65630*/ // 2 children in Scope
/*65611*/           OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65613*/           OPC_EmitInteger, MVT::i32, 14, 
/*65616*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65619*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65630*/         /*Scope*/ 19, /*->65650*/
/*65631*/           OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65633*/           OPC_EmitInteger, MVT::i32, 14, 
/*65636*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65639*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65650*/         0, /*End of Scope*/
/*65651*/       /*SwitchType*/ 19, MVT::v4f16,// ->65672
/*65653*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65655*/         OPC_EmitInteger, MVT::i32, 14, 
/*65658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65661*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)<<P:Predicate_fmul_su>>, DPR:v4f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*65672*/       /*SwitchType*/ 19, MVT::v8f16,// ->65693
/*65674*/         OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65676*/         OPC_EmitInteger, MVT::i32, 14, 
/*65679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65682*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)<<P:Predicate_fmul_su>>, QPR:v8f16:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*65693*/       0, // EndSwitchType
/*65694*/     /*Scope*/ 52, /*->65747*/
/*65695*/       OPC_RecordChild0, // #0 = $src1
/*65696*/       OPC_MoveChild1,
/*65697*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65700*/       OPC_RecordChild0, // #1 = $Vn
/*65701*/       OPC_RecordChild1, // #2 = $Vm
/*65702*/       OPC_MoveParent,
/*65703*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->65725
/*65706*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65708*/         OPC_EmitInteger, MVT::i32, 14, 
/*65711*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65714*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*65725*/       /*SwitchType*/ 19, MVT::v8f16,// ->65746
/*65727*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65729*/         OPC_EmitInteger, MVT::i32, 14, 
/*65732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65735*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*65746*/       0, // EndSwitchType
/*65747*/     /*Scope*/ 52, /*->65800*/
/*65748*/       OPC_MoveChild0,
/*65749*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65752*/       OPC_RecordChild0, // #0 = $Vn
/*65753*/       OPC_RecordChild1, // #1 = $Vm
/*65754*/       OPC_MoveParent,
/*65755*/       OPC_RecordChild1, // #2 = $src1
/*65756*/       OPC_SwitchType /*2 cases */, 19, MVT::v4f16,// ->65778
/*65759*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65761*/         OPC_EmitInteger, MVT::i32, 14, 
/*65764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65767*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhd), 0,
                      MVT::v4f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v4f16 (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm), DPR:v4f16:$src1) - Complexity = 6
                  // Dst: (VFMAhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*65778*/       /*SwitchType*/ 19, MVT::v8f16,// ->65799
/*65780*/         OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65782*/         OPC_EmitInteger, MVT::i32, 14, 
/*65785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65788*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAhq), 0,
                      MVT::v8f16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:v8f16 (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm), QPR:v8f16:$src1) - Complexity = 6
                  // Dst: (VFMAhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*65799*/       0, // EndSwitchType
/*65800*/     /*Scope*/ 84, /*->65885*/
/*65801*/       OPC_RecordChild0, // #0 = $Vn
/*65802*/       OPC_RecordChild1, // #1 = $Vm
/*65803*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->65824
/*65806*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65808*/         OPC_EmitInteger, MVT::i32, 14, 
/*65811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65814*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65824*/       /*SwitchType*/ 18, MVT::v4f32,// ->65844
/*65826*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65828*/         OPC_EmitInteger, MVT::i32, 14, 
/*65831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65834*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65844*/       /*SwitchType*/ 18, MVT::v4f16,// ->65864
/*65846*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*65848*/         OPC_EmitInteger, MVT::i32, 14, 
/*65851*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65854*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VADDhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*65864*/       /*SwitchType*/ 18, MVT::v8f16,// ->65884
/*65866*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*65868*/         OPC_EmitInteger, MVT::i32, 14, 
/*65871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65874*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VADDhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*65884*/       0, // EndSwitchType
/*65885*/     0, /*End of Scope*/
/*65886*/   /*SwitchOpcode*/ 39|128,11/*1447*/, TARGET_VAL(ISD::FSUB),// ->67337
/*65890*/     OPC_Scope, 107, /*->65999*/ // 6 children in Scope
/*65892*/       OPC_MoveChild0,
/*65893*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65896*/       OPC_MoveChild0,
/*65897*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*65900*/       OPC_RecordChild0, // #0 = $Dn
/*65901*/       OPC_RecordChild1, // #1 = $Dm
/*65902*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*65904*/       OPC_MoveParent,
/*65905*/       OPC_MoveParent,
/*65906*/       OPC_RecordChild1, // #2 = $Ddin
/*65907*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*65909*/       OPC_SwitchType /*2 cases */, 42, MVT::f64,// ->65954
/*65912*/         OPC_Scope, 19, /*->65933*/ // 2 children in Scope
/*65914*/           OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*65916*/           OPC_EmitInteger, MVT::i32, 14, 
/*65919*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65922*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65933*/         /*Scope*/ 19, /*->65953*/
/*65934*/           OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65936*/           OPC_EmitInteger, MVT::i32, 14, 
/*65939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65942*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65953*/         0, /*End of Scope*/
/*65954*/       /*SwitchType*/ 42, MVT::f32,// ->65998
/*65956*/         OPC_Scope, 19, /*->65977*/ // 2 children in Scope
/*65958*/           OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*65960*/           OPC_EmitInteger, MVT::i32, 14, 
/*65963*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65966*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65977*/         /*Scope*/ 19, /*->65997*/
/*65978*/           OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65980*/           OPC_EmitInteger, MVT::i32, 14, 
/*65983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65986*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65997*/         0, /*End of Scope*/
/*65998*/       0, // EndSwitchType
/*65999*/     /*Scope*/ 56, /*->66056*/
/*66000*/       OPC_RecordChild0, // #0 = $dstin
/*66001*/       OPC_MoveChild1,
/*66002*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66005*/       OPC_RecordChild0, // #1 = $a
/*66006*/       OPC_RecordChild1, // #2 = $b
/*66007*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66009*/       OPC_MoveParent,
/*66010*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66012*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66034
/*66015*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66017*/         OPC_EmitInteger, MVT::i32, 14, 
/*66020*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66023*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66034*/       /*SwitchType*/ 19, MVT::f32,// ->66055
/*66036*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66038*/         OPC_EmitInteger, MVT::i32, 14, 
/*66041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66044*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66055*/       0, // EndSwitchType
/*66056*/     /*Scope*/ 56, /*->66113*/
/*66057*/       OPC_MoveChild0,
/*66058*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66061*/       OPC_RecordChild0, // #0 = $Dn
/*66062*/       OPC_RecordChild1, // #1 = $Dm
/*66063*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66065*/       OPC_MoveParent,
/*66066*/       OPC_RecordChild1, // #2 = $Ddin
/*66067*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66069*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66091
/*66072*/         OPC_CheckPatternPredicate, 76, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66074*/         OPC_EmitInteger, MVT::i32, 14, 
/*66077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66080*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66091*/       /*SwitchType*/ 19, MVT::f32,// ->66112
/*66093*/         OPC_CheckPatternPredicate, 78, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*66095*/         OPC_EmitInteger, MVT::i32, 14, 
/*66098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66101*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMLSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66112*/       0, // EndSwitchType
/*66113*/     /*Scope*/ 56, /*->66170*/
/*66114*/       OPC_RecordChild0, // #0 = $dstin
/*66115*/       OPC_MoveChild1,
/*66116*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66119*/       OPC_RecordChild0, // #1 = $a
/*66120*/       OPC_RecordChild1, // #2 = $b
/*66121*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66123*/       OPC_MoveParent,
/*66124*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66126*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66148
/*66129*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66131*/         OPC_EmitInteger, MVT::i32, 14, 
/*66134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66137*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                      MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*66148*/       /*SwitchType*/ 19, MVT::f32,// ->66169
/*66150*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66152*/         OPC_EmitInteger, MVT::i32, 14, 
/*66155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66158*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                      MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*66169*/       0, // EndSwitchType
/*66170*/     /*Scope*/ 56, /*->66227*/
/*66171*/       OPC_MoveChild0,
/*66172*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66175*/       OPC_RecordChild0, // #0 = $Dn
/*66176*/       OPC_RecordChild1, // #1 = $Dm
/*66177*/       OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66179*/       OPC_MoveParent,
/*66180*/       OPC_RecordChild1, // #2 = $Ddin
/*66181*/       OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66183*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66205
/*66186*/         OPC_CheckPatternPredicate, 77, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66188*/         OPC_EmitInteger, MVT::i32, 14, 
/*66191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66194*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*66205*/       /*SwitchType*/ 19, MVT::f32,// ->66226
/*66207*/         OPC_CheckPatternPredicate, 79, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*66209*/         OPC_EmitInteger, MVT::i32, 14, 
/*66212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66215*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                      MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*66226*/       0, // EndSwitchType
/*66227*/     /*Scope*/ 83|128,8/*1107*/, /*->67336*/
/*66229*/       OPC_RecordChild0, // #0 = $acc
/*66230*/       OPC_Scope, 15|128,2/*271*/, /*->66504*/ // 4 children in Scope
/*66233*/         OPC_MoveChild1,
/*66234*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66237*/         OPC_RecordChild0, // #1 = $a
/*66238*/         OPC_RecordChild1, // #2 = $b
/*66239*/         OPC_MoveParent,
/*66240*/         OPC_CheckType, MVT::f32,
/*66242*/         OPC_Scope, 0|128,1/*128*/, /*->66373*/ // 2 children in Scope
/*66245*/           OPC_CheckPatternPredicate, 80, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66247*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66253*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66256*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66264*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66267*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66276*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66282*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66285*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66293*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66296*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66305*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66311*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66314*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66322*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66325*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66334*/           OPC_EmitInteger, MVT::i32, 14, 
/*66337*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66340*/           OPC_EmitNode1, TARGET_VAL(ARM::VMLSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66351*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66354*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66362*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66365*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66373*/         /*Scope*/ 0|128,1/*128*/, /*->66503*/
/*66375*/           OPC_CheckPatternPredicate, 81, // (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66377*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*66383*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66386*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*66394*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66397*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*66406*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*66412*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66415*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66423*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66426*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*66435*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*66441*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66444*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*66452*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66455*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*66464*/           OPC_EmitInteger, MVT::i32, 14, 
/*66467*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66470*/           OPC_EmitNode1, TARGET_VAL(ARM::VFMSfd), 0,
                        MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*66481*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66484*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*66492*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66495*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66503*/         0, /*End of Scope*/
/*66504*/       /*Scope*/ 17|128,1/*145*/, /*->66651*/
/*66506*/         OPC_RecordChild1, // #1 = $Dm
/*66507*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->66528
/*66510*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*66512*/           OPC_EmitInteger, MVT::i32, 14, 
/*66515*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66518*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*66528*/         /*SwitchType*/ 120, MVT::f32,// ->66650
/*66530*/           OPC_Scope, 18, /*->66550*/ // 2 children in Scope
/*66532*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*66534*/             OPC_EmitInteger, MVT::i32, 14, 
/*66537*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66540*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*66550*/           /*Scope*/ 98, /*->66649*/
/*66551*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66553*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66559*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66562*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*66570*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66573*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*66582*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*66588*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66591*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*66599*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66602*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*66611*/             OPC_EmitInteger, MVT::i32, 14, 
/*66614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66617*/             OPC_EmitNode1, TARGET_VAL(ARM::VSUBfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*66627*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66630*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*66638*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66641*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66649*/           0, /*End of Scope*/
/*66650*/         0, // EndSwitchType
/*66651*/       /*Scope*/ 86|128,4/*598*/, /*->67251*/
/*66653*/         OPC_MoveChild1,
/*66654*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*66657*/         OPC_Scope, 70, /*->66729*/ // 7 children in Scope
/*66659*/           OPC_RecordChild0, // #1 = $Vn
/*66660*/           OPC_MoveChild1,
/*66661*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66664*/           OPC_RecordChild0, // #2 = $Vm
/*66665*/           OPC_CheckChild0Type, MVT::v2f32,
/*66667*/           OPC_RecordChild1, // #3 = $lane
/*66668*/           OPC_MoveChild1,
/*66669*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66672*/           OPC_MoveParent,
/*66673*/           OPC_MoveParent,
/*66674*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66676*/           OPC_MoveParent,
/*66677*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66679*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->66704
/*66682*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66684*/             OPC_EmitConvertToTarget, 3,
/*66686*/             OPC_EmitInteger, MVT::i32, 14, 
/*66689*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66692*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66704*/           /*SwitchType*/ 22, MVT::v4f32,// ->66728
/*66706*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66708*/             OPC_EmitConvertToTarget, 3,
/*66710*/             OPC_EmitInteger, MVT::i32, 14, 
/*66713*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66716*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66728*/           0, // EndSwitchType
/*66729*/         /*Scope*/ 70, /*->66800*/
/*66730*/           OPC_MoveChild0,
/*66731*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66734*/           OPC_RecordChild0, // #1 = $Vm
/*66735*/           OPC_CheckChild0Type, MVT::v2f32,
/*66737*/           OPC_RecordChild1, // #2 = $lane
/*66738*/           OPC_MoveChild1,
/*66739*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66742*/           OPC_MoveParent,
/*66743*/           OPC_MoveParent,
/*66744*/           OPC_RecordChild1, // #3 = $Vn
/*66745*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66747*/           OPC_MoveParent,
/*66748*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66750*/           OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->66775
/*66753*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66755*/             OPC_EmitConvertToTarget, 2,
/*66757*/             OPC_EmitInteger, MVT::i32, 14, 
/*66760*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66763*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfd), 0,
                          MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66775*/           /*SwitchType*/ 22, MVT::v4f32,// ->66799
/*66777*/             OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66779*/             OPC_EmitConvertToTarget, 2,
/*66781*/             OPC_EmitInteger, MVT::i32, 14, 
/*66784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66787*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                          MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66799*/           0, // EndSwitchType
/*66800*/         /*Scope*/ 60, /*->66861*/
/*66801*/           OPC_RecordChild0, // #1 = $src2
/*66802*/           OPC_MoveChild1,
/*66803*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66806*/           OPC_RecordChild0, // #2 = $src3
/*66807*/           OPC_CheckChild0Type, MVT::v4f32,
/*66809*/           OPC_RecordChild1, // #3 = $lane
/*66810*/           OPC_MoveChild1,
/*66811*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66814*/           OPC_MoveParent,
/*66815*/           OPC_MoveParent,
/*66816*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66818*/           OPC_MoveParent,
/*66819*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66821*/           OPC_CheckType, MVT::v4f32,
/*66823*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66825*/           OPC_EmitConvertToTarget, 3,
/*66827*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*66830*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*66838*/           OPC_EmitConvertToTarget, 3,
/*66840*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*66843*/           OPC_EmitInteger, MVT::i32, 14, 
/*66846*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66849*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66861*/         /*Scope*/ 60, /*->66922*/
/*66862*/           OPC_MoveChild0,
/*66863*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66866*/           OPC_RecordChild0, // #1 = $src3
/*66867*/           OPC_CheckChild0Type, MVT::v4f32,
/*66869*/           OPC_RecordChild1, // #2 = $lane
/*66870*/           OPC_MoveChild1,
/*66871*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66874*/           OPC_MoveParent,
/*66875*/           OPC_MoveParent,
/*66876*/           OPC_RecordChild1, // #3 = $src2
/*66877*/           OPC_CheckPredicate, 50, // Predicate_fmul_su
/*66879*/           OPC_MoveParent,
/*66880*/           OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*66882*/           OPC_CheckType, MVT::v4f32,
/*66884*/           OPC_CheckPatternPredicate, 82, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66886*/           OPC_EmitConvertToTarget, 2,
/*66888*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*66891*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*66899*/           OPC_EmitConvertToTarget, 2,
/*66901*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*66904*/           OPC_EmitInteger, MVT::i32, 14, 
/*66907*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66910*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslfq), 0,
                        MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66922*/         /*Scope*/ 66, /*->66989*/
/*66923*/           OPC_RecordChild0, // #1 = $Vn
/*66924*/           OPC_MoveChild1,
/*66925*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66928*/           OPC_RecordChild0, // #2 = $Vm
/*66929*/           OPC_CheckChild0Type, MVT::v4f16,
/*66931*/           OPC_RecordChild1, // #3 = $lane
/*66932*/           OPC_MoveChild1,
/*66933*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66936*/           OPC_MoveParent,
/*66937*/           OPC_MoveParent,
/*66938*/           OPC_MoveParent,
/*66939*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->66964
/*66942*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66944*/             OPC_EmitConvertToTarget, 3,
/*66946*/             OPC_EmitInteger, MVT::i32, 14, 
/*66949*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66952*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66964*/           /*SwitchType*/ 22, MVT::v8f16,// ->66988
/*66966*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*66968*/             OPC_EmitConvertToTarget, 3,
/*66970*/             OPC_EmitInteger, MVT::i32, 14, 
/*66973*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66976*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*66988*/           0, // EndSwitchType
/*66989*/         /*Scope*/ 66, /*->67056*/
/*66990*/           OPC_MoveChild0,
/*66991*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66994*/           OPC_RecordChild0, // #1 = $Vm
/*66995*/           OPC_CheckChild0Type, MVT::v4f16,
/*66997*/           OPC_RecordChild1, // #2 = $lane
/*66998*/           OPC_MoveChild1,
/*66999*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*67002*/           OPC_MoveParent,
/*67003*/           OPC_MoveParent,
/*67004*/           OPC_RecordChild1, // #3 = $Vn
/*67005*/           OPC_MoveParent,
/*67006*/           OPC_SwitchType /*2 cases */, 22, MVT::v4f16,// ->67031
/*67009*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67011*/             OPC_EmitConvertToTarget, 2,
/*67013*/             OPC_EmitInteger, MVT::i32, 14, 
/*67016*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67019*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhd), 0,
                          MVT::v4f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67031*/           /*SwitchType*/ 22, MVT::v8f16,// ->67055
/*67033*/             OPC_CheckPatternPredicate, 83, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67035*/             OPC_EmitConvertToTarget, 2,
/*67037*/             OPC_EmitInteger, MVT::i32, 14, 
/*67040*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67043*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSslhq), 0,
                          MVT::v8f16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslhq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*67055*/           0, // EndSwitchType
/*67056*/         /*Scope*/ 64|128,1/*192*/, /*->67250*/
/*67058*/           OPC_RecordChild0, // #1 = $Vn
/*67059*/           OPC_RecordChild1, // #2 = $Vm
/*67060*/           OPC_Scope, 95, /*->67157*/ // 2 children in Scope
/*67062*/             OPC_CheckPredicate, 50, // Predicate_fmul_su
/*67064*/             OPC_MoveParent,
/*67065*/             OPC_CheckPredicate, 83, // Predicate_fsub_mlx
/*67067*/             OPC_SwitchType /*2 cases */, 42, MVT::v2f32,// ->67112
/*67070*/               OPC_Scope, 19, /*->67091*/ // 2 children in Scope
/*67072*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67074*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67077*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67080*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67091*/               /*Scope*/ 19, /*->67111*/
/*67092*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67094*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67097*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67100*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                              MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67111*/               0, /*End of Scope*/
/*67112*/             /*SwitchType*/ 42, MVT::v4f32,// ->67156
/*67114*/               OPC_Scope, 19, /*->67135*/ // 2 children in Scope
/*67116*/                 OPC_CheckPatternPredicate, 84, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67118*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67121*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67124*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67135*/               /*Scope*/ 19, /*->67155*/
/*67136*/                 OPC_CheckPatternPredicate, 85, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67138*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67141*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67144*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                              MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                          // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67155*/               0, /*End of Scope*/
/*67156*/             0, // EndSwitchType
/*67157*/           /*Scope*/ 91, /*->67249*/
/*67158*/             OPC_MoveParent,
/*67159*/             OPC_SwitchType /*2 cases */, 42, MVT::v4f16,// ->67204
/*67162*/               OPC_Scope, 19, /*->67183*/ // 2 children in Scope
/*67164*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67166*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67169*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67172*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67183*/               /*Scope*/ 19, /*->67203*/
/*67184*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67186*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67189*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67192*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShd), 0,
                              MVT::v4f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v4f16 DPR:v4f16:$src1, (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShd:v4f16 DPR:v4f16:$src1, DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67203*/               0, /*End of Scope*/
/*67204*/             /*SwitchType*/ 42, MVT::v8f16,// ->67248
/*67206*/               OPC_Scope, 19, /*->67227*/ // 2 children in Scope
/*67208*/                 OPC_CheckPatternPredicate, 86, // (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*67210*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67213*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67216*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VMLShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VMLShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67227*/               /*Scope*/ 19, /*->67247*/
/*67228*/                 OPC_CheckPatternPredicate, 87, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*67230*/                 OPC_EmitInteger, MVT::i32, 14, 
/*67233*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67236*/                 OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMShq), 0,
                              MVT::v8f16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                          // Src: (fsub:v8f16 QPR:v8f16:$src1, (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)) - Complexity = 6
                          // Dst: (VFMShq:v8f16 QPR:v8f16:$src1, QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67247*/               0, /*End of Scope*/
/*67248*/             0, // EndSwitchType
/*67249*/           0, /*End of Scope*/
/*67250*/         0, /*End of Scope*/
/*67251*/       /*Scope*/ 83, /*->67335*/
/*67252*/         OPC_RecordChild1, // #1 = $Vm
/*67253*/         OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->67274
/*67256*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67258*/           OPC_EmitInteger, MVT::i32, 14, 
/*67261*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67264*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfd), 0,
                        MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67274*/         /*SwitchType*/ 18, MVT::v4f32,// ->67294
/*67276*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67278*/           OPC_EmitInteger, MVT::i32, 14, 
/*67281*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67284*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBfq), 0,
                        MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67294*/         /*SwitchType*/ 18, MVT::v4f16,// ->67314
/*67296*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*67298*/           OPC_EmitInteger, MVT::i32, 14, 
/*67301*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67304*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhd), 0,
                        MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*67314*/         /*SwitchType*/ 18, MVT::v8f16,// ->67334
/*67316*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*67318*/           OPC_EmitInteger, MVT::i32, 14, 
/*67321*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67324*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBhq), 0,
                        MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                    // Dst: (VSUBhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*67334*/         0, // EndSwitchType
/*67335*/       0, /*End of Scope*/
/*67336*/     0, /*End of Scope*/
/*67337*/   /*SwitchOpcode*/ 112|128,2/*368*/, TARGET_VAL(ISD::FMA),// ->67709
/*67341*/     OPC_Scope, 106, /*->67449*/ // 4 children in Scope
/*67343*/       OPC_MoveChild0,
/*67344*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67347*/       OPC_RecordChild0, // #0 = $Dn
/*67348*/       OPC_MoveParent,
/*67349*/       OPC_RecordChild1, // #1 = $Dm
/*67350*/       OPC_Scope, 50, /*->67402*/ // 2 children in Scope
/*67352*/         OPC_MoveChild2,
/*67353*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67356*/         OPC_RecordChild0, // #2 = $Ddin
/*67357*/         OPC_MoveParent,
/*67358*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67380
/*67361*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67363*/           OPC_EmitInteger, MVT::i32, 14, 
/*67366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67369*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67380*/         /*SwitchType*/ 19, MVT::f32,// ->67401
/*67382*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67384*/           OPC_EmitInteger, MVT::i32, 14, 
/*67387*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67390*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67401*/         0, // EndSwitchType
/*67402*/       /*Scope*/ 45, /*->67448*/
/*67403*/         OPC_RecordChild2, // #2 = $Ddin
/*67404*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67426
/*67407*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67409*/           OPC_EmitInteger, MVT::i32, 14, 
/*67412*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67415*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67426*/         /*SwitchType*/ 19, MVT::f32,// ->67447
/*67428*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67430*/           OPC_EmitInteger, MVT::i32, 14, 
/*67433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67436*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67447*/         0, // EndSwitchType
/*67448*/       0, /*End of Scope*/
/*67449*/     /*Scope*/ 28|128,1/*156*/, /*->67607*/
/*67451*/       OPC_RecordChild0, // #0 = $Dn
/*67452*/       OPC_Scope, 51, /*->67505*/ // 2 children in Scope
/*67454*/         OPC_MoveChild1,
/*67455*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67458*/         OPC_RecordChild0, // #1 = $Dm
/*67459*/         OPC_MoveParent,
/*67460*/         OPC_RecordChild2, // #2 = $Ddin
/*67461*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67483
/*67464*/           OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67466*/           OPC_EmitInteger, MVT::i32, 14, 
/*67469*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67472*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSD), 0,
                        MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67483*/         /*SwitchType*/ 19, MVT::f32,// ->67504
/*67485*/           OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67487*/           OPC_EmitInteger, MVT::i32, 14, 
/*67490*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67493*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSS), 0,
                        MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67504*/         0, // EndSwitchType
/*67505*/       /*Scope*/ 100, /*->67606*/
/*67506*/         OPC_RecordChild1, // #1 = $Dm
/*67507*/         OPC_Scope, 50, /*->67559*/ // 2 children in Scope
/*67509*/           OPC_MoveChild2,
/*67510*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67513*/           OPC_RecordChild0, // #2 = $Ddin
/*67514*/           OPC_MoveParent,
/*67515*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67537
/*67518*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67520*/             OPC_EmitInteger, MVT::i32, 14, 
/*67523*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67526*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67537*/           /*SwitchType*/ 19, MVT::f32,// ->67558
/*67539*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67541*/             OPC_EmitInteger, MVT::i32, 14, 
/*67544*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67547*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67558*/           0, // EndSwitchType
/*67559*/         /*Scope*/ 45, /*->67605*/
/*67560*/           OPC_RecordChild2, // #2 = $Ddin
/*67561*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67583
/*67564*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67566*/             OPC_EmitInteger, MVT::i32, 14, 
/*67569*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67572*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67583*/           /*SwitchType*/ 19, MVT::f32,// ->67604
/*67585*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67587*/             OPC_EmitInteger, MVT::i32, 14, 
/*67590*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67593*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67604*/           0, // EndSwitchType
/*67605*/         0, /*End of Scope*/
/*67606*/       0, /*End of Scope*/
/*67607*/     /*Scope*/ 52, /*->67660*/
/*67608*/       OPC_MoveChild0,
/*67609*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67612*/       OPC_RecordChild0, // #0 = $Vn
/*67613*/       OPC_MoveParent,
/*67614*/       OPC_RecordChild1, // #1 = $Vm
/*67615*/       OPC_RecordChild2, // #2 = $src1
/*67616*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->67638
/*67619*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67621*/         OPC_EmitInteger, MVT::i32, 14, 
/*67624*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67627*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67638*/       /*SwitchType*/ 19, MVT::v4f32,// ->67659
/*67640*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67642*/         OPC_EmitInteger, MVT::i32, 14, 
/*67645*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67648*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMSfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67659*/       0, // EndSwitchType
/*67660*/     /*Scope*/ 47, /*->67708*/
/*67661*/       OPC_RecordChild0, // #0 = $Vn
/*67662*/       OPC_RecordChild1, // #1 = $Vm
/*67663*/       OPC_RecordChild2, // #2 = $src1
/*67664*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->67686
/*67667*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67669*/         OPC_EmitInteger, MVT::i32, 14, 
/*67672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67675*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67686*/       /*SwitchType*/ 19, MVT::v4f32,// ->67707
/*67688*/         OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67690*/         OPC_EmitInteger, MVT::i32, 14, 
/*67693*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67696*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VFMAfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67707*/       0, // EndSwitchType
/*67708*/     0, /*End of Scope*/
/*67709*/   /*SwitchOpcode*/ 127|128,3/*511*/, TARGET_VAL(ISD::FNEG),// ->68224
/*67713*/     OPC_Scope, 60|128,2/*316*/, /*->68032*/ // 2 children in Scope
/*67716*/       OPC_MoveChild0,
/*67717*/       OPC_SwitchOpcode /*3 cases */, 33|128,1/*161*/, TARGET_VAL(ISD::FMA),// ->67883
/*67722*/         OPC_Scope, 53, /*->67777*/ // 2 children in Scope
/*67724*/           OPC_MoveChild0,
/*67725*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67728*/           OPC_RecordChild0, // #0 = $Dn
/*67729*/           OPC_MoveParent,
/*67730*/           OPC_RecordChild1, // #1 = $Dm
/*67731*/           OPC_RecordChild2, // #2 = $Ddin
/*67732*/           OPC_MoveParent,
/*67733*/           OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67755
/*67736*/             OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67738*/             OPC_EmitInteger, MVT::i32, 14, 
/*67741*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67744*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                          MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67755*/           /*SwitchType*/ 19, MVT::f32,// ->67776
/*67757*/             OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67759*/             OPC_EmitInteger, MVT::i32, 14, 
/*67762*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67765*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                          MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67776*/           0, // EndSwitchType
/*67777*/         /*Scope*/ 104, /*->67882*/
/*67778*/           OPC_RecordChild0, // #0 = $Dn
/*67779*/           OPC_Scope, 52, /*->67833*/ // 2 children in Scope
/*67781*/             OPC_MoveChild1,
/*67782*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*67785*/             OPC_RecordChild0, // #1 = $Dm
/*67786*/             OPC_MoveParent,
/*67787*/             OPC_RecordChild2, // #2 = $Ddin
/*67788*/             OPC_MoveParent,
/*67789*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67811
/*67792*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67794*/               OPC_EmitInteger, MVT::i32, 14, 
/*67797*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67800*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67811*/             /*SwitchType*/ 19, MVT::f32,// ->67832
/*67813*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67815*/               OPC_EmitInteger, MVT::i32, 14, 
/*67818*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67821*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMSS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67832*/             0, // EndSwitchType
/*67833*/           /*Scope*/ 47, /*->67881*/
/*67834*/             OPC_RecordChild1, // #1 = $Dm
/*67835*/             OPC_RecordChild2, // #2 = $Ddin
/*67836*/             OPC_MoveParent,
/*67837*/             OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->67859
/*67840*/               OPC_CheckPatternPredicate, 88, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4())
/*67842*/               OPC_EmitInteger, MVT::i32, 14, 
/*67845*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67848*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAD), 0,
                            MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*67859*/             /*SwitchType*/ 19, MVT::f32,// ->67880
/*67861*/               OPC_CheckPatternPredicate, 89, // (Subtarget->hasVFP4())
/*67863*/               OPC_EmitInteger, MVT::i32, 14, 
/*67866*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67869*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VFNMAS), 0,
                            MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*67880*/             0, // EndSwitchType
/*67881*/           0, /*End of Scope*/
/*67882*/         0, /*End of Scope*/
/*67883*/       /*SwitchOpcode*/ 45, TARGET_VAL(ISD::FMUL),// ->67931
/*67886*/         OPC_RecordChild0, // #0 = $Dn
/*67887*/         OPC_RecordChild1, // #1 = $Dm
/*67888*/         OPC_MoveParent,
/*67889*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->67910
/*67892*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*67894*/           OPC_EmitInteger, MVT::i32, 14, 
/*67897*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67900*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67910*/         /*SwitchType*/ 18, MVT::f32,// ->67930
/*67912*/           OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*67914*/           OPC_EmitInteger, MVT::i32, 14, 
/*67917*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67920*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67930*/         0, // EndSwitchType
/*67931*/       /*SwitchOpcode*/ 97, TARGET_VAL(ARMISD::VMOVDRR),// ->68031
/*67934*/         OPC_RecordChild0, // #0 = $Rl
/*67935*/         OPC_RecordChild1, // #1 = $Rh
/*67936*/         OPC_MoveParent,
/*67937*/         OPC_Scope, 45, /*->67984*/ // 2 children in Scope
/*67939*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*67941*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*67948*/           OPC_EmitInteger, MVT::i32, 14, 
/*67951*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67957*/           OPC_EmitNode1, TARGET_VAL(ARM::EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*67968*/           OPC_EmitInteger, MVT::i32, 14, 
/*67971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67974*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*67984*/         /*Scope*/ 45, /*->68030*/
/*67985*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*67987*/           OPC_EmitInteger, MVT::i32, 0|128,0|128,0|128,0|128,8/*2147483648*/, 
/*67994*/           OPC_EmitInteger, MVT::i32, 14, 
/*67997*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68000*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68003*/           OPC_EmitNode1, TARGET_VAL(ARM::t2EORri), 0,
                        MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5,  // Results = #6
/*68014*/           OPC_EmitInteger, MVT::i32, 14, 
/*68017*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68020*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::f64, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (fneg:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                    // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2EORri:i32 GPR:i32:$Rh, 2147483648:i32))
/*68030*/         0, /*End of Scope*/
/*68031*/       0, // EndSwitchOpcode
/*68032*/     /*Scope*/ 61|128,1/*189*/, /*->68223*/
/*68034*/       OPC_RecordChild0, // #0 = $Dm
/*68035*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->68055
/*68038*/         OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68040*/         OPC_EmitInteger, MVT::i32, 14, 
/*68043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68046*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*68055*/       /*SwitchType*/ 89, MVT::f32,// ->68146
/*68057*/         OPC_Scope, 17, /*->68076*/ // 2 children in Scope
/*68059*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*68061*/           OPC_EmitInteger, MVT::i32, 14, 
/*68064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68067*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*68076*/         /*Scope*/ 68, /*->68145*/
/*68077*/           OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68079*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*68085*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68088*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*68096*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68099*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*68108*/           OPC_EmitInteger, MVT::i32, 14, 
/*68111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68114*/           OPC_EmitNode1, TARGET_VAL(ARM::VNEGfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*68123*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68126*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*68134*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68137*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68145*/         0, /*End of Scope*/
/*68146*/       /*SwitchType*/ 17, MVT::v2f32,// ->68165
/*68148*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68150*/         OPC_EmitInteger, MVT::i32, 14, 
/*68153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68156*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*68165*/       /*SwitchType*/ 17, MVT::v4f32,// ->68184
/*68167*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68169*/         OPC_EmitInteger, MVT::i32, 14, 
/*68172*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68175*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGf32q), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*68184*/       /*SwitchType*/ 17, MVT::v4f16,// ->68203
/*68186*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68188*/         OPC_EmitInteger, MVT::i32, 14, 
/*68191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68194*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhd:v4f16 DPR:v4f16:$Vm)
/*68203*/       /*SwitchType*/ 17, MVT::v8f16,// ->68222
/*68205*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68207*/         OPC_EmitInteger, MVT::i32, 14, 
/*68210*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68213*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNEGhq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VNEGhq:v8f16 QPR:v8f16:$Vm)
/*68222*/       0, // EndSwitchType
/*68223*/     0, /*End of Scope*/
/*68224*/   /*SwitchOpcode*/ 110|128,6/*878*/, TARGET_VAL(ISD::FMUL),// ->69106
/*68228*/     OPC_Scope, 49, /*->68279*/ // 8 children in Scope
/*68230*/       OPC_MoveChild0,
/*68231*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68234*/       OPC_RecordChild0, // #0 = $a
/*68235*/       OPC_MoveParent,
/*68236*/       OPC_RecordChild1, // #1 = $b
/*68237*/       OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68258
/*68240*/         OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*68242*/         OPC_EmitInteger, MVT::i32, 14, 
/*68245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                      MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68258*/       /*SwitchType*/ 18, MVT::f32,// ->68278
/*68260*/         OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68262*/         OPC_EmitInteger, MVT::i32, 14, 
/*68265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68268*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                      MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68278*/       0, // EndSwitchType
/*68279*/     /*Scope*/ 67|128,2/*323*/, /*->68604*/
/*68281*/       OPC_RecordChild0, // #0 = $b
/*68282*/       OPC_Scope, 48, /*->68332*/ // 3 children in Scope
/*68284*/         OPC_MoveChild1,
/*68285*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*68288*/         OPC_RecordChild0, // #1 = $a
/*68289*/         OPC_MoveParent,
/*68290*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68311
/*68293*/           OPC_CheckPatternPredicate, 90, // (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath())
/*68295*/           OPC_EmitInteger, MVT::i32, 14, 
/*68298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68301*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULD), 0,
                        MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*68311*/         /*SwitchType*/ 18, MVT::f32,// ->68331
/*68313*/           OPC_CheckPatternPredicate, 91, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*68315*/           OPC_EmitInteger, MVT::i32, 14, 
/*68318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68321*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VNMULS), 0,
                        MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*68331*/         0, // EndSwitchType
/*68332*/       /*Scope*/ 17|128,1/*145*/, /*->68479*/
/*68334*/         OPC_RecordChild1, // #1 = $Dm
/*68335*/         OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->68356
/*68338*/           OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*68340*/           OPC_EmitInteger, MVT::i32, 14, 
/*68343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68346*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULD), 0,
                        MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*68356*/         /*SwitchType*/ 120, MVT::f32,// ->68478
/*68358*/           OPC_Scope, 18, /*->68378*/ // 2 children in Scope
/*68360*/             OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*68362*/             OPC_EmitInteger, MVT::i32, 14, 
/*68365*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68368*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULS), 0,
                          MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*68378*/           /*Scope*/ 98, /*->68477*/
/*68379*/             OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68381*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68387*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68390*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*68398*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68401*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*68410*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*68416*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68419*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*68427*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68430*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*68439*/             OPC_EmitInteger, MVT::i32, 14, 
/*68442*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68445*/             OPC_EmitNode1, TARGET_VAL(ARM::VMULfd), 0,
                          MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*68455*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68458*/             OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*68466*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68469*/             OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68477*/           0, /*End of Scope*/
/*68478*/         0, // EndSwitchType
/*68479*/       /*Scope*/ 123, /*->68603*/
/*68480*/         OPC_MoveChild1,
/*68481*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68484*/         OPC_RecordChild0, // #1 = $Vm
/*68485*/         OPC_Scope, 57, /*->68544*/ // 2 children in Scope
/*68487*/           OPC_CheckChild0Type, MVT::v2f32,
/*68489*/           OPC_RecordChild1, // #2 = $lane
/*68490*/           OPC_MoveChild1,
/*68491*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68494*/           OPC_MoveParent,
/*68495*/           OPC_MoveParent,
/*68496*/           OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->68520
/*68499*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68501*/             OPC_EmitConvertToTarget, 2,
/*68503*/             OPC_EmitInteger, MVT::i32, 14, 
/*68506*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68509*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                          MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68520*/           /*SwitchType*/ 21, MVT::v4f32,// ->68543
/*68522*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68524*/             OPC_EmitConvertToTarget, 2,
/*68526*/             OPC_EmitInteger, MVT::i32, 14, 
/*68529*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68532*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                          MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68543*/           0, // EndSwitchType
/*68544*/         /*Scope*/ 57, /*->68602*/
/*68545*/           OPC_CheckChild0Type, MVT::v4f16,
/*68547*/           OPC_RecordChild1, // #2 = $lane
/*68548*/           OPC_MoveChild1,
/*68549*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68552*/           OPC_MoveParent,
/*68553*/           OPC_MoveParent,
/*68554*/           OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->68578
/*68557*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68559*/             OPC_EmitConvertToTarget, 2,
/*68561*/             OPC_EmitInteger, MVT::i32, 14, 
/*68564*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68567*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                          MVT::v4f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v4f16 DPR:v4f16:$Vn, (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68578*/           /*SwitchType*/ 21, MVT::v8f16,// ->68601
/*68580*/             OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68582*/             OPC_EmitConvertToTarget, 2,
/*68584*/             OPC_EmitInteger, MVT::i32, 14, 
/*68587*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68590*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                          MVT::v8f16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (fmul:v8f16 QPR:v8f16:$Vn, (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68601*/           0, // EndSwitchType
/*68602*/         0, /*End of Scope*/
/*68603*/       0, /*End of Scope*/
/*68604*/     /*Scope*/ 125, /*->68730*/
/*68605*/       OPC_MoveChild0,
/*68606*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68609*/       OPC_RecordChild0, // #0 = $Vm
/*68610*/       OPC_Scope, 58, /*->68670*/ // 2 children in Scope
/*68612*/         OPC_CheckChild0Type, MVT::v2f32,
/*68614*/         OPC_RecordChild1, // #1 = $lane
/*68615*/         OPC_MoveChild1,
/*68616*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68619*/         OPC_MoveParent,
/*68620*/         OPC_MoveParent,
/*68621*/         OPC_RecordChild1, // #2 = $Vn
/*68622*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->68646
/*68625*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68627*/           OPC_EmitConvertToTarget, 1,
/*68629*/           OPC_EmitInteger, MVT::i32, 14, 
/*68632*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68635*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                        MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68646*/         /*SwitchType*/ 21, MVT::v4f32,// ->68669
/*68648*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68650*/           OPC_EmitConvertToTarget, 1,
/*68652*/           OPC_EmitInteger, MVT::i32, 14, 
/*68655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68658*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                        MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*68669*/         0, // EndSwitchType
/*68670*/       /*Scope*/ 58, /*->68729*/
/*68671*/         OPC_CheckChild0Type, MVT::v4f16,
/*68673*/         OPC_RecordChild1, // #1 = $lane
/*68674*/         OPC_MoveChild1,
/*68675*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68678*/         OPC_MoveParent,
/*68679*/         OPC_MoveParent,
/*68680*/         OPC_RecordChild1, // #2 = $Vn
/*68681*/         OPC_SwitchType /*2 cases */, 21, MVT::v4f16,// ->68705
/*68684*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68686*/           OPC_EmitConvertToTarget, 1,
/*68688*/           OPC_EmitInteger, MVT::i32, 14, 
/*68691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68694*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhd), 0,
                        MVT::v4f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v4f16 (NEONvduplane:v4f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), DPR:v4f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhd:v4f16 DPR:v4f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68705*/         /*SwitchType*/ 21, MVT::v8f16,// ->68728
/*68707*/           OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*68709*/           OPC_EmitConvertToTarget, 1,
/*68711*/           OPC_EmitInteger, MVT::i32, 14, 
/*68714*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68717*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslhq), 0,
                        MVT::v8f16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (fmul:v8f16 (NEONvduplane:v8f16 DPR_8:v4f16:$Vm, (imm:i32):$lane), QPR:v8f16:$Vn) - Complexity = 9
                    // Dst: (VMULslhq:v8f16 QPR:v8f16:$Vn, DPR_8:v4f16:$Vm, (imm:i32):$lane)
/*68728*/         0, // EndSwitchType
/*68729*/       0, /*End of Scope*/
/*68730*/     /*Scope*/ 52, /*->68783*/
/*68731*/       OPC_RecordChild0, // #0 = $src1
/*68732*/       OPC_MoveChild1,
/*68733*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68736*/       OPC_RecordChild0, // #1 = $src2
/*68737*/       OPC_CheckChild0Type, MVT::v4f32,
/*68739*/       OPC_RecordChild1, // #2 = $lane
/*68740*/       OPC_MoveChild1,
/*68741*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68744*/       OPC_MoveParent,
/*68745*/       OPC_MoveParent,
/*68746*/       OPC_CheckType, MVT::v4f32,
/*68748*/       OPC_EmitConvertToTarget, 2,
/*68750*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68753*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*68761*/       OPC_EmitConvertToTarget, 2,
/*68763*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68766*/       OPC_EmitInteger, MVT::i32, 14, 
/*68769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68772*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68783*/     /*Scope*/ 52, /*->68836*/
/*68784*/       OPC_MoveChild0,
/*68785*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*68788*/       OPC_RecordChild0, // #0 = $src2
/*68789*/       OPC_CheckChild0Type, MVT::v4f32,
/*68791*/       OPC_RecordChild1, // #1 = $lane
/*68792*/       OPC_MoveChild1,
/*68793*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68796*/       OPC_MoveParent,
/*68797*/       OPC_MoveParent,
/*68798*/       OPC_RecordChild1, // #2 = $src1
/*68799*/       OPC_CheckType, MVT::v4f32,
/*68801*/       OPC_EmitConvertToTarget, 1,
/*68803*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68806*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*68814*/       OPC_EmitConvertToTarget, 1,
/*68816*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68819*/       OPC_EmitInteger, MVT::i32, 14, 
/*68822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68825*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                    MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*68836*/     /*Scope*/ 91, /*->68928*/
/*68837*/       OPC_RecordChild0, // #0 = $Rn
/*68838*/       OPC_MoveChild1,
/*68839*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*68842*/       OPC_RecordChild0, // #1 = $Rm
/*68843*/       OPC_CheckChild0Type, MVT::f32,
/*68845*/       OPC_MoveParent,
/*68846*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->68887
/*68849*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68855*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68858*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*68867*/         OPC_EmitInteger, MVT::i32, 0, 
/*68870*/         OPC_EmitInteger, MVT::i32, 14, 
/*68873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68876*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68887*/       /*SwitchType*/ 38, MVT::v4f32,// ->68927
/*68889*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68895*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68898*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*68907*/         OPC_EmitInteger, MVT::i32, 0, 
/*68910*/         OPC_EmitInteger, MVT::i32, 14, 
/*68913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68916*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68927*/       0, // EndSwitchType
/*68928*/     /*Scope*/ 91, /*->69020*/
/*68929*/       OPC_MoveChild0,
/*68930*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*68933*/       OPC_RecordChild0, // #0 = $Rm
/*68934*/       OPC_CheckChild0Type, MVT::f32,
/*68936*/       OPC_MoveParent,
/*68937*/       OPC_RecordChild1, // #1 = $Rn
/*68938*/       OPC_SwitchType /*2 cases */, 38, MVT::v2f32,// ->68979
/*68941*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68947*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68950*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*68959*/         OPC_EmitInteger, MVT::i32, 0, 
/*68962*/         OPC_EmitInteger, MVT::i32, 14, 
/*68965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68968*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfd), 0,
                      MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*68979*/       /*SwitchType*/ 38, MVT::v4f32,// ->69019
/*68981*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68987*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68990*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*68999*/         OPC_EmitInteger, MVT::i32, 0, 
/*69002*/         OPC_EmitInteger, MVT::i32, 14, 
/*69005*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69008*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULslfq), 0,
                      MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*69019*/       0, // EndSwitchType
/*69020*/     /*Scope*/ 84, /*->69105*/
/*69021*/       OPC_RecordChild0, // #0 = $Vn
/*69022*/       OPC_RecordChild1, // #1 = $Vm
/*69023*/       OPC_SwitchType /*4 cases */, 18, MVT::v2f32,// ->69044
/*69026*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69028*/         OPC_EmitInteger, MVT::i32, 14, 
/*69031*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69034*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfd), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69044*/       /*SwitchType*/ 18, MVT::v4f32,// ->69064
/*69046*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69048*/         OPC_EmitInteger, MVT::i32, 14, 
/*69051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69054*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULfq), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69064*/       /*SwitchType*/ 18, MVT::v4f16,// ->69084
/*69066*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69068*/         OPC_EmitInteger, MVT::i32, 14, 
/*69071*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69074*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhd), 0,
                      MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VMULhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69084*/       /*SwitchType*/ 18, MVT::v8f16,// ->69104
/*69086*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69088*/         OPC_EmitInteger, MVT::i32, 14, 
/*69091*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69094*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULhq), 0,
                      MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VMULhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69104*/       0, // EndSwitchType
/*69105*/     0, /*End of Scope*/
/*69106*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::FABS),// ->69397
/*69110*/     OPC_Scope, 93, /*->69205*/ // 2 children in Scope
/*69112*/       OPC_MoveChild0,
/*69113*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVDRR),
/*69116*/       OPC_RecordChild0, // #0 = $Rl
/*69117*/       OPC_RecordChild1, // #1 = $Rh
/*69118*/       OPC_MoveParent,
/*69119*/       OPC_Scope, 41, /*->69162*/ // 2 children in Scope
/*69121*/         OPC_CheckPatternPredicate, 7, // (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb())
/*69123*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*69130*/         OPC_EmitInteger, MVT::i32, 14, 
/*69133*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69136*/         OPC_EmitNode1, TARGET_VAL(ARM::BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*69146*/         OPC_EmitInteger, MVT::i32, 14, 
/*69149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69152*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*69162*/       /*Scope*/ 41, /*->69204*/
/*69163*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2())
/*69165*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,127|128,127|128,7/*2147483647*/, 
/*69172*/         OPC_EmitInteger, MVT::i32, 14, 
/*69175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69178*/         OPC_EmitNode1, TARGET_VAL(ARM::t2BFC), 0,
                      MVT::i32, 4/*#Ops*/, 1, 2, 3, 4,  // Results = #5
/*69188*/         OPC_EmitInteger, MVT::i32, 14, 
/*69191*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69194*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                      MVT::f64, 4/*#Ops*/, 0, 5, 6, 7, 
                  // Src: (fabs:f64 (arm_fmdrr:f64 GPR:i32:$Rl, GPR:i32:$Rh)) - Complexity = 6
                  // Dst: (VMOVDRR:f64 GPR:i32:$Rl, (t2BFC:i32 GPR:i32:$Rh, 2147483647:i32))
/*69204*/       0, /*End of Scope*/
/*69205*/     /*Scope*/ 61|128,1/*189*/, /*->69396*/
/*69207*/       OPC_RecordChild0, // #0 = $Dm
/*69208*/       OPC_SwitchType /*6 cases */, 17, MVT::f64,// ->69228
/*69211*/         OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69213*/         OPC_EmitInteger, MVT::i32, 14, 
/*69216*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69219*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSD), 0,
                      MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VABSD:f64 DPR:f64:$Dm)
/*69228*/       /*SwitchType*/ 89, MVT::f32,// ->69319
/*69230*/         OPC_Scope, 17, /*->69249*/ // 2 children in Scope
/*69232*/           OPC_CheckPatternPredicate, 19, // (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2())
/*69234*/           OPC_EmitInteger, MVT::i32, 14, 
/*69237*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69240*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSS), 0,
                        MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VABSS:f32 SPR:f32:$Sm)
/*69249*/         /*Scope*/ 68, /*->69318*/
/*69250*/           OPC_CheckPatternPredicate, 62, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*69252*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69258*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69261*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*69269*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69272*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*69281*/           OPC_EmitInteger, MVT::i32, 14, 
/*69284*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69287*/           OPC_EmitNode1, TARGET_VAL(ARM::VABSfd), 0,
                        MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*69296*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69299*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*69307*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69310*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*69318*/         0, /*End of Scope*/
/*69319*/       /*SwitchType*/ 17, MVT::v2f32,// ->69338
/*69321*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69323*/         OPC_EmitInteger, MVT::i32, 14, 
/*69326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69329*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfd), 0,
                      MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*69338*/       /*SwitchType*/ 17, MVT::v4f32,// ->69357
/*69340*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69342*/         OPC_EmitInteger, MVT::i32, 14, 
/*69345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69348*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABSfq), 0,
                      MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*69357*/       /*SwitchType*/ 17, MVT::v4f16,// ->69376
/*69359*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69361*/         OPC_EmitInteger, MVT::i32, 14, 
/*69364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69367*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShd), 0,
                      MVT::v4f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v4f16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VABShd:v4f16 DPR:v4f16:$Vm)
/*69376*/       /*SwitchType*/ 17, MVT::v8f16,// ->69395
/*69378*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*69380*/         OPC_EmitInteger, MVT::i32, 14, 
/*69383*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69386*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VABShq), 0,
                      MVT::v8f16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:v8f16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VABShq:v8f16 QPR:v8f16:$Vm)
/*69395*/       0, // EndSwitchType
/*69396*/     0, /*End of Scope*/
/*69397*/   /*SwitchOpcode*/ 55, TARGET_VAL(ISD::ConstantFP),// ->69455
/*69400*/     OPC_RecordNode, // #0 = $imm
/*69401*/     OPC_SwitchType /*2 cases */, 24, MVT::f64,// ->69428
/*69404*/       OPC_CheckPredicate, 84, // Predicate_vfp_f64imm
/*69406*/       OPC_CheckPatternPredicate, 92, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3())
/*69408*/       OPC_EmitConvertToTarget, 0,
/*69410*/       OPC_EmitNodeXForm, 21, 1, // anonymous_4152
/*69413*/       OPC_EmitInteger, MVT::i32, 14, 
/*69416*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69419*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4152>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4152:f64 (fpimm:f64):$imm))
/*69428*/     /*SwitchType*/ 24, MVT::f32,// ->69454
/*69430*/       OPC_CheckPredicate, 85, // Predicate_vfp_f32imm
/*69432*/       OPC_CheckPatternPredicate, 93, // (Subtarget->hasVFP3())
/*69434*/       OPC_EmitConvertToTarget, 0,
/*69436*/       OPC_EmitNodeXForm, 22, 1, // anonymous_4151
/*69439*/       OPC_EmitInteger, MVT::i32, 14, 
/*69442*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69445*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::FCONSTS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4151>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4151:f32 (fpimm:f32):$imm))
/*69454*/     0, // EndSwitchType
/*69455*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::FDIV),// ->69502
/*69458*/     OPC_RecordChild0, // #0 = $Dn
/*69459*/     OPC_RecordChild1, // #1 = $Dm
/*69460*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->69481
/*69463*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69465*/       OPC_EmitInteger, MVT::i32, 14, 
/*69468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69471*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVD), 0,
                    MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69481*/     /*SwitchType*/ 18, MVT::f32,// ->69501
/*69483*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*69485*/       OPC_EmitInteger, MVT::i32, 14, 
/*69488*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69491*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDIVS), 0,
                    MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69501*/     0, // EndSwitchType
/*69502*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMAXNUM),// ->69581
/*69505*/     OPC_RecordChild0, // #0 = $Sn
/*69506*/     OPC_RecordChild1, // #1 = $Sm
/*69507*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->69520
/*69510*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69512*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69520*/     /*SwitchType*/ 10, MVT::f64,// ->69532
/*69522*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69524*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69532*/     /*SwitchType*/ 10, MVT::v2f32,// ->69544
/*69534*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69536*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69544*/     /*SwitchType*/ 10, MVT::v4f32,// ->69556
/*69546*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69548*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69556*/     /*SwitchType*/ 10, MVT::v4f16,// ->69568
/*69558*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69560*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69568*/     /*SwitchType*/ 10, MVT::v8f16,// ->69580
/*69570*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69572*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fmaxnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69580*/     0, // EndSwitchType
/*69581*/   /*SwitchOpcode*/ 76, TARGET_VAL(ISD::FMINNUM),// ->69660
/*69584*/     OPC_RecordChild0, // #0 = $Sn
/*69585*/     OPC_RecordChild1, // #1 = $Sm
/*69586*/     OPC_SwitchType /*6 cases */, 10, MVT::f32,// ->69599
/*69589*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69591*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*69599*/     /*SwitchType*/ 10, MVT::f64,// ->69611
/*69601*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69603*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMD), 0,
                    MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*69611*/     /*SwitchType*/ 10, MVT::v2f32,// ->69623
/*69613*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69615*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDf), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*69623*/     /*SwitchType*/ 10, MVT::v4f32,// ->69635
/*69625*/       OPC_CheckPatternPredicate, 49, // (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69627*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQf), 0,
                    MVT::v4f32, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINNMNQf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*69635*/     /*SwitchType*/ 10, MVT::v4f16,// ->69647
/*69637*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69639*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNDh), 0,
                    MVT::v4f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNDh:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*69647*/     /*SwitchType*/ 10, MVT::v8f16,// ->69659
/*69649*/       OPC_CheckPatternPredicate, 50, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops())
/*69651*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINNMNQh), 0,
                    MVT::v8f16, 2/*#Ops*/, 0, 1, 
                // Src: (fminnum:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINNMNQh:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*69659*/     0, // EndSwitchType
/*69660*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_EXTEND),// ->69683
/*69663*/     OPC_RecordChild0, // #0 = $Sm
/*69664*/     OPC_CheckType, MVT::f64,
/*69666*/     OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69668*/     OPC_EmitInteger, MVT::i32, 14, 
/*69671*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69674*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTDS), 0,
                  MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*69683*/   /*SwitchOpcode*/ 20, TARGET_VAL(ISD::FP_ROUND),// ->69706
/*69686*/     OPC_RecordChild0, // #0 = $Dm
/*69687*/     OPC_CheckType, MVT::f32,
/*69689*/     OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69691*/     OPC_EmitInteger, MVT::i32, 14, 
/*69694*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69697*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTSD), 0,
                  MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*69706*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FTRUNC),// ->69750
/*69709*/     OPC_RecordChild0, // #0 = $Sm
/*69710*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->69730
/*69713*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69715*/       OPC_EmitInteger, MVT::i32, 14, 
/*69718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69721*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTZS:f32 SPR:f32:$Sm)
/*69730*/     /*SwitchType*/ 17, MVT::f64,// ->69749
/*69732*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69734*/       OPC_EmitInteger, MVT::i32, 14, 
/*69737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69740*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTZD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ftrunc:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTZD:f64 DPR:f64:$Dm)
/*69749*/     0, // EndSwitchType
/*69750*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FNEARBYINT),// ->69794
/*69753*/     OPC_RecordChild0, // #0 = $Sm
/*69754*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->69774
/*69757*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69759*/       OPC_EmitInteger, MVT::i32, 14, 
/*69762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69765*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTRS:f32 SPR:f32:$Sm)
/*69774*/     /*SwitchType*/ 17, MVT::f64,// ->69793
/*69776*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69778*/       OPC_EmitInteger, MVT::i32, 14, 
/*69781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69784*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTRD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fnearbyint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTRD:f64 DPR:f64:$Dm)
/*69793*/     0, // EndSwitchType
/*69794*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FRINT),// ->69838
/*69797*/     OPC_RecordChild0, // #0 = $Sm
/*69798*/     OPC_SwitchType /*2 cases */, 17, MVT::f32,// ->69818
/*69801*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69803*/       OPC_EmitInteger, MVT::i32, 14, 
/*69806*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69809*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTXS:f32 SPR:f32:$Sm)
/*69818*/     /*SwitchType*/ 17, MVT::f64,// ->69837
/*69820*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69822*/       OPC_EmitInteger, MVT::i32, 14, 
/*69825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69828*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTXD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (frint:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTXD:f64 DPR:f64:$Dm)
/*69837*/     0, // EndSwitchType
/*69838*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FROUND),// ->69866
/*69841*/     OPC_RecordChild0, // #0 = $Sm
/*69842*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->69854
/*69845*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69847*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (frnd:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTAS:f32 SPR:f32:$Sm)
/*69854*/     /*SwitchType*/ 9, MVT::f64,// ->69865
/*69856*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69858*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTAD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (frnd:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTAD:f64 DPR:f64:$Dm)
/*69865*/     0, // EndSwitchType
/*69866*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FCEIL),// ->69894
/*69869*/     OPC_RecordChild0, // #0 = $Sm
/*69870*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->69882
/*69873*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69875*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (fceil:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTPS:f32 SPR:f32:$Sm)
/*69882*/     /*SwitchType*/ 9, MVT::f64,// ->69893
/*69884*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69886*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTPD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (fceil:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTPD:f64 DPR:f64:$Dm)
/*69893*/     0, // EndSwitchType
/*69894*/   /*SwitchOpcode*/ 25, TARGET_VAL(ISD::FFLOOR),// ->69922
/*69897*/     OPC_RecordChild0, // #0 = $Sm
/*69898*/     OPC_SwitchType /*2 cases */, 9, MVT::f32,// ->69910
/*69901*/       OPC_CheckPatternPredicate, 35, // (Subtarget->hasFPARMv8())
/*69903*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMS), 0,
                    MVT::f32, 1/*#Ops*/, 0, 
                // Src: (ffloor:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VRINTMS:f32 SPR:f32:$Sm)
/*69910*/     /*SwitchType*/ 9, MVT::f64,// ->69921
/*69912*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8())
/*69914*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRINTMD), 0,
                    MVT::f64, 1/*#Ops*/, 0, 
                // Src: (ffloor:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VRINTMD:f64 DPR:f64:$Dm)
/*69921*/     0, // EndSwitchType
/*69922*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::FSQRT),// ->69966
/*69925*/     OPC_RecordChild0, // #0 = $Dm
/*69926*/     OPC_SwitchType /*2 cases */, 17, MVT::f64,// ->69946
/*69929*/       OPC_CheckPatternPredicate, 18, // (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2())
/*69931*/       OPC_EmitInteger, MVT::i32, 14, 
/*69934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69937*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTD), 0,
                    MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*69946*/     /*SwitchType*/ 17, MVT::f32,// ->69965
/*69948*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*69950*/       OPC_EmitInteger, MVT::i32, 14, 
/*69953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69956*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSQRTS), 0,
                    MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*69965*/     0, // EndSwitchType
/*69966*/   /*SwitchOpcode*/ 20, TARGET_VAL(ARMISD::VMOVDRR),// ->69989
/*69969*/     OPC_RecordChild0, // #0 = $Rt
/*69970*/     OPC_RecordChild1, // #1 = $Rt2
/*69971*/     OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*69973*/     OPC_EmitInteger, MVT::i32, 14, 
/*69976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69979*/     OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                  MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*69989*/   /*SwitchOpcode*/ 61, TARGET_VAL(ISD::FP16_TO_FP),// ->70053
/*69992*/     OPC_RecordChild0, // #0 = $a
/*69993*/     OPC_CheckChild0Type, MVT::i32,
/*69995*/     OPC_SwitchType /*2 cases */, 26, MVT::f32,// ->70024
/*69998*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*70001*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*70009*/       OPC_EmitInteger, MVT::i32, 14, 
/*70012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70015*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHS), 0,
                    MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*70024*/     /*SwitchType*/ 26, MVT::f64,// ->70052
/*70026*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*70029*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*70037*/       OPC_EmitInteger, MVT::i32, 14, 
/*70040*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70043*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCVTBHD), 0,
                    MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*70052*/     0, // EndSwitchType
/*70053*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMAXNAN),// ->70241
/*70057*/     OPC_RecordChild0, // #0 = $a
/*70058*/     OPC_RecordChild1, // #1 = $b
/*70059*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->70160
/*70062*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70064*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70070*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70073*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70081*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70084*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70093*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70099*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70102*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70110*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70113*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70122*/       OPC_EmitInteger, MVT::i32, 14, 
/*70125*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70128*/       OPC_EmitNode1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70138*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70141*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70149*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70152*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fmaxnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70160*/     /*SwitchType*/ 18, MVT::v2f32,// ->70180
/*70162*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70164*/       OPC_EmitInteger, MVT::i32, 14, 
/*70167*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70170*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70180*/     /*SwitchType*/ 18, MVT::v4f32,// ->70200
/*70182*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70184*/       OPC_EmitInteger, MVT::i32, 14, 
/*70187*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70190*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70200*/     /*SwitchType*/ 18, MVT::v4f16,// ->70220
/*70202*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70204*/       OPC_EmitInteger, MVT::i32, 14, 
/*70207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70210*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMAXhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70220*/     /*SwitchType*/ 18, MVT::v8f16,// ->70240
/*70222*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70224*/       OPC_EmitInteger, MVT::i32, 14, 
/*70227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70230*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmaxnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMAXhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70240*/     0, // EndSwitchType
/*70241*/   /*SwitchOpcode*/ 56|128,1/*184*/, TARGET_VAL(ISD::FMINNAN),// ->70429
/*70245*/     OPC_RecordChild0, // #0 = $a
/*70246*/     OPC_RecordChild1, // #1 = $b
/*70247*/     OPC_SwitchType /*5 cases */, 98, MVT::f32,// ->70348
/*70250*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70252*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*70258*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70261*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*70269*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70272*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*70281*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*70287*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70290*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*70298*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70301*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*70310*/       OPC_EmitInteger, MVT::i32, 14, 
/*70313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70316*/       OPC_EmitNode1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*70326*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*70329*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*70337*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*70340*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::f32, 2/*#Ops*/, 16, 17, 
                // Src: (fminnan:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*70348*/     /*SwitchType*/ 18, MVT::v2f32,// ->70368
/*70350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70352*/       OPC_EmitInteger, MVT::i32, 14, 
/*70355*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70358*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfd), 0,
                    MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*70368*/     /*SwitchType*/ 18, MVT::v4f32,// ->70388
/*70370*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70372*/       OPC_EmitInteger, MVT::i32, 14, 
/*70375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70378*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINfq), 0,
                    MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*70388*/     /*SwitchType*/ 18, MVT::v4f16,// ->70408
/*70390*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70392*/       OPC_EmitInteger, MVT::i32, 14, 
/*70395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70398*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhd), 0,
                    MVT::v4f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                // Dst: (VMINhd:v4f16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*70408*/     /*SwitchType*/ 18, MVT::v8f16,// ->70428
/*70410*/       OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*70412*/       OPC_EmitInteger, MVT::i32, 14, 
/*70415*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70418*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINhq), 0,
                    MVT::v8f16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fminnan:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                // Dst: (VMINhq:v8f16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*70428*/     0, // EndSwitchType
/*70429*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VMOVIMM),// ->70627
/*70433*/     OPC_Scope, 29, /*->70464*/ // 2 children in Scope
/*70435*/       OPC_MoveChild0,
/*70436*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70439*/       OPC_MoveParent,
/*70440*/       OPC_CheckPredicate, 76, // Predicate_NEONimmAllZerosV
/*70442*/       OPC_SwitchType /*2 cases */, 8, MVT::v2i32,// ->70453
/*70445*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*70447*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVD0), 0,
                      MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*70453*/       /*SwitchType*/ 8, MVT::v4i32,// ->70463
/*70455*/         OPC_CheckPatternPredicate, 94, // (Subtarget->hasZeroCycleZeroing())
/*70457*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVQ0), 0,
                      MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*70463*/       0, // EndSwitchType
/*70464*/     /*Scope*/ 32|128,1/*160*/, /*->70626*/
/*70466*/       OPC_RecordChild0, // #0 = $SIMM
/*70467*/       OPC_MoveChild0,
/*70468*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*70471*/       OPC_MoveParent,
/*70472*/       OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->70492
/*70475*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70477*/         OPC_EmitInteger, MVT::i32, 14, 
/*70480*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70483*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*70492*/       /*SwitchType*/ 17, MVT::v16i8,// ->70511
/*70494*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70496*/         OPC_EmitInteger, MVT::i32, 14, 
/*70499*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70502*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv16i8), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*70511*/       /*SwitchType*/ 17, MVT::v4i16,// ->70530
/*70513*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70515*/         OPC_EmitInteger, MVT::i32, 14, 
/*70518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70521*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*70530*/       /*SwitchType*/ 17, MVT::v8i16,// ->70549
/*70532*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70534*/         OPC_EmitInteger, MVT::i32, 14, 
/*70537*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70540*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*70549*/       /*SwitchType*/ 17, MVT::v2i32,// ->70568
/*70551*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70553*/         OPC_EmitInteger, MVT::i32, 14, 
/*70556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70559*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*70568*/       /*SwitchType*/ 17, MVT::v4i32,// ->70587
/*70570*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70572*/         OPC_EmitInteger, MVT::i32, 14, 
/*70575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70578*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*70587*/       /*SwitchType*/ 17, MVT::v1i64,// ->70606
/*70589*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70591*/         OPC_EmitInteger, MVT::i32, 14, 
/*70594*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70597*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv1i64), 0,
                      MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*70606*/       /*SwitchType*/ 17, MVT::v2i64,// ->70625
/*70608*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70610*/         OPC_EmitInteger, MVT::i32, 14, 
/*70613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70616*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*70625*/       0, // EndSwitchType
/*70626*/     0, /*End of Scope*/
/*70627*/   /*SwitchOpcode*/ 40|128,5/*680*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->71311
/*70631*/     OPC_RecordChild0, // #0 = $src
/*70632*/     OPC_Scope, 126|128,1/*254*/, /*->70889*/ // 4 children in Scope
/*70635*/       OPC_MoveChild1,
/*70636*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*70639*/       OPC_RecordMemRef,
/*70640*/       OPC_RecordNode, // #1 = 'ld' chained node
/*70641*/       OPC_CheckFoldableChainNode,
/*70642*/       OPC_RecordChild1, // #2 = $Rn
/*70643*/       OPC_CheckChild1Type, MVT::i32,
/*70645*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*70647*/       OPC_CheckType, MVT::i32,
/*70649*/       OPC_Scope, 80, /*->70731*/ // 4 children in Scope
/*70651*/         OPC_CheckPredicate, 30, // Predicate_extload
/*70653*/         OPC_Scope, 37, /*->70692*/ // 2 children in Scope
/*70655*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*70657*/           OPC_MoveParent,
/*70658*/           OPC_RecordChild2, // #3 = $lane
/*70659*/           OPC_MoveChild2,
/*70660*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70663*/           OPC_MoveParent,
/*70664*/           OPC_CheckType, MVT::v8i8,
/*70666*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70668*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70671*/           OPC_EmitMergeInputChains1_1,
/*70672*/           OPC_EmitConvertToTarget, 3,
/*70674*/           OPC_EmitInteger, MVT::i32, 14, 
/*70677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70680*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*70692*/         /*Scope*/ 37, /*->70730*/
/*70693*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*70695*/           OPC_MoveParent,
/*70696*/           OPC_RecordChild2, // #3 = $lane
/*70697*/           OPC_MoveChild2,
/*70698*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70701*/           OPC_MoveParent,
/*70702*/           OPC_CheckType, MVT::v4i16,
/*70704*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70706*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70709*/           OPC_EmitMergeInputChains1_1,
/*70710*/           OPC_EmitConvertToTarget, 3,
/*70712*/           OPC_EmitInteger, MVT::i32, 14, 
/*70715*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70718*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*70730*/         0, /*End of Scope*/
/*70731*/       /*Scope*/ 37, /*->70769*/
/*70732*/         OPC_CheckPredicate, 52, // Predicate_load
/*70734*/         OPC_MoveParent,
/*70735*/         OPC_RecordChild2, // #3 = $lane
/*70736*/         OPC_MoveChild2,
/*70737*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70740*/         OPC_MoveParent,
/*70741*/         OPC_CheckType, MVT::v2i32,
/*70743*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70745*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*70748*/         OPC_EmitMergeInputChains1_1,
/*70749*/         OPC_EmitConvertToTarget, 3,
/*70751*/         OPC_EmitInteger, MVT::i32, 14, 
/*70754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70757*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*70769*/       /*Scope*/ 80, /*->70850*/
/*70770*/         OPC_CheckPredicate, 30, // Predicate_extload
/*70772*/         OPC_Scope, 37, /*->70811*/ // 2 children in Scope
/*70774*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*70776*/           OPC_MoveParent,
/*70777*/           OPC_RecordChild2, // #3 = $lane
/*70778*/           OPC_MoveChild2,
/*70779*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70782*/           OPC_MoveParent,
/*70783*/           OPC_CheckType, MVT::v16i8,
/*70785*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70787*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70790*/           OPC_EmitMergeInputChains1_1,
/*70791*/           OPC_EmitConvertToTarget, 3,
/*70793*/           OPC_EmitInteger, MVT::i32, 14, 
/*70796*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70799*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*70811*/         /*Scope*/ 37, /*->70849*/
/*70812*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*70814*/           OPC_MoveParent,
/*70815*/           OPC_RecordChild2, // #3 = $lane
/*70816*/           OPC_MoveChild2,
/*70817*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70820*/           OPC_MoveParent,
/*70821*/           OPC_CheckType, MVT::v8i16,
/*70823*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70825*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70828*/           OPC_EmitMergeInputChains1_1,
/*70829*/           OPC_EmitConvertToTarget, 3,
/*70831*/           OPC_EmitInteger, MVT::i32, 14, 
/*70834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70837*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*70849*/         0, /*End of Scope*/
/*70850*/       /*Scope*/ 37, /*->70888*/
/*70851*/         OPC_CheckPredicate, 52, // Predicate_load
/*70853*/         OPC_MoveParent,
/*70854*/         OPC_RecordChild2, // #3 = $lane
/*70855*/         OPC_MoveChild2,
/*70856*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70859*/         OPC_MoveParent,
/*70860*/         OPC_CheckType, MVT::v4i32,
/*70862*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70864*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*70867*/         OPC_EmitMergeInputChains1_1,
/*70868*/         OPC_EmitConvertToTarget, 3,
/*70870*/         OPC_EmitInteger, MVT::i32, 14, 
/*70873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70876*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*70888*/       0, /*End of Scope*/
/*70889*/     /*Scope*/ 5|128,2/*261*/, /*->71152*/
/*70891*/       OPC_RecordChild1, // #1 = $R
/*70892*/       OPC_Scope, 56, /*->70950*/ // 4 children in Scope
/*70894*/         OPC_CheckChild1Type, MVT::i32,
/*70896*/         OPC_RecordChild2, // #2 = $lane
/*70897*/         OPC_MoveChild2,
/*70898*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70901*/         OPC_MoveParent,
/*70902*/         OPC_SwitchType /*2 cases */, 21, MVT::v8i8,// ->70926
/*70905*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70907*/           OPC_EmitConvertToTarget, 2,
/*70909*/           OPC_EmitInteger, MVT::i32, 14, 
/*70912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70915*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70926*/         /*SwitchType*/ 21, MVT::v4i16,// ->70949
/*70928*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70930*/           OPC_EmitConvertToTarget, 2,
/*70932*/           OPC_EmitInteger, MVT::i32, 14, 
/*70935*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70938*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70949*/         0, // EndSwitchType
/*70950*/       /*Scope*/ 29, /*->70980*/
/*70951*/         OPC_RecordChild2, // #2 = $lane
/*70952*/         OPC_MoveChild2,
/*70953*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70956*/         OPC_MoveParent,
/*70957*/         OPC_CheckType, MVT::v2i32,
/*70959*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2())
/*70961*/         OPC_EmitConvertToTarget, 2,
/*70963*/         OPC_EmitInteger, MVT::i32, 14, 
/*70966*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70969*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*70980*/       /*Scope*/ 112, /*->71093*/
/*70981*/         OPC_CheckChild1Type, MVT::i32,
/*70983*/         OPC_RecordChild2, // #2 = $lane
/*70984*/         OPC_MoveChild2,
/*70985*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70988*/         OPC_MoveParent,
/*70989*/         OPC_SwitchType /*2 cases */, 49, MVT::v16i8,// ->71041
/*70992*/           OPC_EmitConvertToTarget, 2,
/*70994*/           OPC_EmitNodeXForm, 14, 3, // DSubReg_i8_reg
/*70997*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*71005*/           OPC_EmitConvertToTarget, 2,
/*71007*/           OPC_EmitNodeXForm, 15, 6, // SubReg_i8_lane
/*71010*/           OPC_EmitInteger, MVT::i32, 14, 
/*71013*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71016*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                        MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71027*/           OPC_EmitConvertToTarget, 2,
/*71029*/           OPC_EmitNodeXForm, 14, 11, // DSubReg_i8_reg
/*71032*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*71041*/         /*SwitchType*/ 49, MVT::v8i16,// ->71092
/*71043*/           OPC_EmitConvertToTarget, 2,
/*71045*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*71048*/           OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*71056*/           OPC_EmitConvertToTarget, 2,
/*71058*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*71061*/           OPC_EmitInteger, MVT::i32, 14, 
/*71064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71067*/           OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                        MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71078*/           OPC_EmitConvertToTarget, 2,
/*71080*/           OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*71083*/           OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*71092*/         0, // EndSwitchType
/*71093*/       /*Scope*/ 57, /*->71151*/
/*71094*/         OPC_RecordChild2, // #2 = $lane
/*71095*/         OPC_MoveChild2,
/*71096*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71099*/         OPC_MoveParent,
/*71100*/         OPC_CheckType, MVT::v4i32,
/*71102*/         OPC_EmitConvertToTarget, 2,
/*71104*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*71107*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*71115*/         OPC_EmitConvertToTarget, 2,
/*71117*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*71120*/         OPC_EmitInteger, MVT::i32, 14, 
/*71123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71126*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*71137*/         OPC_EmitConvertToTarget, 2,
/*71139*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*71142*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*71151*/       0, /*End of Scope*/
/*71152*/     /*Scope*/ 77, /*->71230*/
/*71153*/       OPC_MoveChild1,
/*71154*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71157*/       OPC_RecordMemRef,
/*71158*/       OPC_RecordNode, // #1 = 'ld' chained node
/*71159*/       OPC_CheckFoldableChainNode,
/*71160*/       OPC_RecordChild1, // #2 = $addr
/*71161*/       OPC_CheckChild1Type, MVT::i32,
/*71163*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71165*/       OPC_CheckPredicate, 52, // Predicate_load
/*71167*/       OPC_CheckType, MVT::f32,
/*71169*/       OPC_MoveParent,
/*71170*/       OPC_RecordChild2, // #3 = $lane
/*71171*/       OPC_MoveChild2,
/*71172*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71175*/       OPC_MoveParent,
/*71176*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->71203
/*71179*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71182*/         OPC_EmitMergeInputChains1_1,
/*71183*/         OPC_EmitConvertToTarget, 3,
/*71185*/         OPC_EmitInteger, MVT::i32, 14, 
/*71188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71191*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*71203*/       /*SwitchType*/ 24, MVT::v4f32,// ->71229
/*71205*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*71208*/         OPC_EmitMergeInputChains1_1,
/*71209*/         OPC_EmitConvertToTarget, 3,
/*71211*/         OPC_EmitInteger, MVT::i32, 14, 
/*71214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71217*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*71229*/       0, // EndSwitchType
/*71230*/     /*Scope*/ 79, /*->71310*/
/*71231*/       OPC_RecordChild1, // #1 = $src2
/*71232*/       OPC_RecordChild2, // #2 = $src3
/*71233*/       OPC_MoveChild2,
/*71234*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71237*/       OPC_MoveParent,
/*71238*/       OPC_SwitchType /*3 cases */, 14, MVT::v2f64,// ->71255
/*71241*/         OPC_EmitConvertToTarget, 2,
/*71243*/         OPC_EmitNodeXForm, 17, 3, // DSubReg_f64_reg
/*71246*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*71255*/       /*SwitchType*/ 25, MVT::v2f32,// ->71282
/*71257*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*71260*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71268*/         OPC_EmitConvertToTarget, 2,
/*71270*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*71273*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71282*/       /*SwitchType*/ 25, MVT::v4f32,// ->71309
/*71284*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*71287*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*71295*/         OPC_EmitConvertToTarget, 2,
/*71297*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*71300*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*71309*/       0, // EndSwitchType
/*71310*/     0, /*End of Scope*/
/*71311*/   /*SwitchOpcode*/ 47|128,4/*559*/, TARGET_VAL(ARMISD::VDUP),// ->71874
/*71315*/     OPC_Scope, 65|128,1/*193*/, /*->71511*/ // 4 children in Scope
/*71318*/       OPC_MoveChild0,
/*71319*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*71322*/       OPC_RecordMemRef,
/*71323*/       OPC_RecordNode, // #0 = 'ld' chained node
/*71324*/       OPC_RecordChild1, // #1 = $Rn
/*71325*/       OPC_CheckChild1Type, MVT::i32,
/*71327*/       OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71329*/       OPC_CheckType, MVT::i32,
/*71331*/       OPC_Scope, 60, /*->71393*/ // 4 children in Scope
/*71333*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71335*/         OPC_Scope, 27, /*->71364*/ // 2 children in Scope
/*71337*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71339*/           OPC_MoveParent,
/*71340*/           OPC_CheckType, MVT::v8i8,
/*71342*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71344*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71347*/           OPC_EmitMergeInputChains1_0,
/*71348*/           OPC_EmitInteger, MVT::i32, 14, 
/*71351*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71354*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*71364*/         /*Scope*/ 27, /*->71392*/
/*71365*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71367*/           OPC_MoveParent,
/*71368*/           OPC_CheckType, MVT::v4i16,
/*71370*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71372*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71375*/           OPC_EmitMergeInputChains1_0,
/*71376*/           OPC_EmitInteger, MVT::i32, 14, 
/*71379*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71382*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*71392*/         0, /*End of Scope*/
/*71393*/       /*Scope*/ 27, /*->71421*/
/*71394*/         OPC_CheckPredicate, 52, // Predicate_load
/*71396*/         OPC_MoveParent,
/*71397*/         OPC_CheckType, MVT::v2i32,
/*71399*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71401*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71404*/         OPC_EmitMergeInputChains1_0,
/*71405*/         OPC_EmitInteger, MVT::i32, 14, 
/*71408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71411*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*71421*/       /*Scope*/ 60, /*->71482*/
/*71422*/         OPC_CheckPredicate, 30, // Predicate_extload
/*71424*/         OPC_Scope, 27, /*->71453*/ // 2 children in Scope
/*71426*/           OPC_CheckPredicate, 54, // Predicate_extloadi8
/*71428*/           OPC_MoveParent,
/*71429*/           OPC_CheckType, MVT::v16i8,
/*71431*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71433*/           OPC_CheckComplexPat, /*CP*/29, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71436*/           OPC_EmitMergeInputChains1_0,
/*71437*/           OPC_EmitInteger, MVT::i32, 14, 
/*71440*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71443*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*71453*/         /*Scope*/ 27, /*->71481*/
/*71454*/           OPC_CheckPredicate, 31, // Predicate_extloadi16
/*71456*/           OPC_MoveParent,
/*71457*/           OPC_CheckType, MVT::v8i16,
/*71459*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71461*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71464*/           OPC_EmitMergeInputChains1_0,
/*71465*/           OPC_EmitInteger, MVT::i32, 14, 
/*71468*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71471*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*71481*/         0, /*End of Scope*/
/*71482*/       /*Scope*/ 27, /*->71510*/
/*71483*/         OPC_CheckPredicate, 52, // Predicate_load
/*71485*/         OPC_MoveParent,
/*71486*/         OPC_CheckType, MVT::v4i32,
/*71488*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71490*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*71493*/         OPC_EmitMergeInputChains1_0,
/*71494*/         OPC_EmitInteger, MVT::i32, 14, 
/*71497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71500*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*71510*/       0, /*End of Scope*/
/*71511*/     /*Scope*/ 13|128,1/*141*/, /*->71654*/
/*71513*/       OPC_RecordChild0, // #0 = $R
/*71514*/       OPC_CheckChild0Type, MVT::i32,
/*71516*/       OPC_SwitchType /*6 cases */, 17, MVT::v8i8,// ->71536
/*71519*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71521*/         OPC_EmitInteger, MVT::i32, 14, 
/*71524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71527*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8d), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*71536*/       /*SwitchType*/ 17, MVT::v4i16,// ->71555
/*71538*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71540*/         OPC_EmitInteger, MVT::i32, 14, 
/*71543*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71546*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16d), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*71555*/       /*SwitchType*/ 39, MVT::v2i32,// ->71596
/*71557*/         OPC_Scope, 17, /*->71576*/ // 2 children in Scope
/*71559*/           OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*71561*/           OPC_EmitInteger, MVT::i32, 14, 
/*71564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71567*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                        MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*71576*/         /*Scope*/ 18, /*->71595*/
/*71577*/           OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*71579*/           OPC_EmitInteger, MVT::i32, 14, 
/*71582*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71585*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*71595*/         0, /*End of Scope*/
/*71596*/       /*SwitchType*/ 17, MVT::v16i8,// ->71615
/*71598*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71600*/         OPC_EmitInteger, MVT::i32, 14, 
/*71603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71606*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP8q), 0,
                      MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*71615*/       /*SwitchType*/ 17, MVT::v8i16,// ->71634
/*71617*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71619*/         OPC_EmitInteger, MVT::i32, 14, 
/*71622*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71625*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP16q), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*71634*/       /*SwitchType*/ 17, MVT::v4i32,// ->71653
/*71636*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71638*/         OPC_EmitInteger, MVT::i32, 14, 
/*71641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71644*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*71653*/       0, // EndSwitchType
/*71654*/     /*Scope*/ 5|128,1/*133*/, /*->71789*/
/*71656*/       OPC_MoveChild0,
/*71657*/       OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::LOAD),// ->71719
/*71661*/         OPC_RecordMemRef,
/*71662*/         OPC_RecordNode, // #0 = 'ld' chained node
/*71663*/         OPC_RecordChild1, // #1 = $addr
/*71664*/         OPC_CheckChild1Type, MVT::i32,
/*71666*/         OPC_CheckPredicate, 29, // Predicate_unindexedload
/*71668*/         OPC_CheckPredicate, 52, // Predicate_load
/*71670*/         OPC_CheckType, MVT::f32,
/*71672*/         OPC_MoveParent,
/*71673*/         OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->71696
/*71676*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*71679*/           OPC_EmitMergeInputChains1_0,
/*71680*/           OPC_EmitInteger, MVT::i32, 14, 
/*71683*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71686*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*71696*/         /*SwitchType*/ 20, MVT::v4f32,// ->71718
/*71698*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*71701*/           OPC_EmitMergeInputChains1_0,
/*71702*/           OPC_EmitInteger, MVT::i32, 14, 
/*71705*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71708*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*71718*/         0, // EndSwitchType
/*71719*/       /*SwitchOpcode*/ 66, TARGET_VAL(ISD::BITCAST),// ->71788
/*71722*/         OPC_RecordChild0, // #0 = $R
/*71723*/         OPC_CheckChild0Type, MVT::i32,
/*71725*/         OPC_CheckType, MVT::f32,
/*71727*/         OPC_MoveParent,
/*71728*/         OPC_SwitchType /*2 cases */, 39, MVT::v2f32,// ->71770
/*71731*/           OPC_Scope, 17, /*->71750*/ // 2 children in Scope
/*71733*/             OPC_CheckPatternPredicate, 95, // (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON())
/*71735*/             OPC_EmitInteger, MVT::i32, 14, 
/*71738*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71741*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32d), 0,
                          MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*71750*/           /*Scope*/ 18, /*->71769*/
/*71751*/             OPC_CheckPatternPredicate, 96, // (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32())
/*71753*/             OPC_EmitInteger, MVT::i32, 14, 
/*71756*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71759*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVDRR), 0,
                          MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*71769*/           0, /*End of Scope*/
/*71770*/         /*SwitchType*/ 15, MVT::v4f32,// ->71787
/*71772*/           OPC_EmitInteger, MVT::i32, 14, 
/*71775*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71778*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUP32q), 0,
                        MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*71787*/         0, // EndSwitchType
/*71788*/       0, // EndSwitchOpcode
/*71789*/     /*Scope*/ 83, /*->71873*/
/*71790*/       OPC_RecordChild0, // #0 = $src
/*71791*/       OPC_CheckChild0Type, MVT::f32,
/*71793*/       OPC_SwitchType /*2 cases */, 37, MVT::v2f32,// ->71833
/*71796*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71802*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71805*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*71814*/         OPC_EmitInteger, MVT::i32, 0, 
/*71817*/         OPC_EmitInteger, MVT::i32, 14, 
/*71820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71823*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*71833*/       /*SwitchType*/ 37, MVT::v4f32,// ->71872
/*71835*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*71841*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*71844*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*71853*/         OPC_EmitInteger, MVT::i32, 0, 
/*71856*/         OPC_EmitInteger, MVT::i32, 14, 
/*71859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71862*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*71872*/       0, // EndSwitchType
/*71873*/     0, /*End of Scope*/
/*71874*/   /*SwitchOpcode*/ 43|128,3/*427*/, TARGET_VAL(ISD::TRUNCATE),// ->72305
/*71878*/     OPC_Scope, 100|128,2/*356*/, /*->72237*/ // 2 children in Scope
/*71881*/       OPC_MoveChild0,
/*71882*/       OPC_SwitchOpcode /*2 cases */, 123|128,1/*251*/, TARGET_VAL(ARMISD::VSHRu),// ->72138
/*71887*/         OPC_Scope, 29|128,1/*157*/, /*->72047*/ // 2 children in Scope
/*71890*/           OPC_MoveChild0,
/*71891*/           OPC_SwitchOpcode /*2 cases */, 74, TARGET_VAL(ISD::ADD),// ->71969
/*71895*/             OPC_RecordChild0, // #0 = $Vn
/*71896*/             OPC_RecordChild1, // #1 = $Vm
/*71897*/             OPC_MoveParent,
/*71898*/             OPC_SwitchType /*3 cases */, 21, MVT::v8i16,// ->71922
/*71901*/               OPC_CheckChild1Integer, 8, 
/*71903*/               OPC_MoveParent,
/*71904*/               OPC_CheckType, MVT::v8i8,
/*71906*/               OPC_EmitInteger, MVT::i32, 14, 
/*71909*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71912*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71922*/             /*SwitchType*/ 21, MVT::v4i32,// ->71945
/*71924*/               OPC_CheckChild1Integer, 16, 
/*71926*/               OPC_MoveParent,
/*71927*/               OPC_CheckType, MVT::v4i16,
/*71929*/               OPC_EmitInteger, MVT::i32, 14, 
/*71932*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71935*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*71945*/             /*SwitchType*/ 21, MVT::v2i64,// ->71968
/*71947*/               OPC_CheckChild1Integer, 32, 
/*71949*/               OPC_MoveParent,
/*71950*/               OPC_CheckType, MVT::v2i32,
/*71952*/               OPC_EmitInteger, MVT::i32, 14, 
/*71955*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71958*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*71968*/             0, // EndSwitchType
/*71969*/           /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SUB),// ->72046
/*71972*/             OPC_RecordChild0, // #0 = $Vn
/*71973*/             OPC_RecordChild1, // #1 = $Vm
/*71974*/             OPC_MoveParent,
/*71975*/             OPC_SwitchType /*3 cases */, 21, MVT::v8i16,// ->71999
/*71978*/               OPC_CheckChild1Integer, 8, 
/*71980*/               OPC_MoveParent,
/*71981*/               OPC_CheckType, MVT::v8i8,
/*71983*/               OPC_EmitInteger, MVT::i32, 14, 
/*71986*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71989*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*71999*/             /*SwitchType*/ 21, MVT::v4i32,// ->72022
/*72001*/               OPC_CheckChild1Integer, 16, 
/*72003*/               OPC_MoveParent,
/*72004*/               OPC_CheckType, MVT::v4i16,
/*72006*/               OPC_EmitInteger, MVT::i32, 14, 
/*72009*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72012*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*72022*/             /*SwitchType*/ 21, MVT::v2i64,// ->72045
/*72024*/               OPC_CheckChild1Integer, 32, 
/*72026*/               OPC_MoveParent,
/*72027*/               OPC_CheckType, MVT::v2i32,
/*72029*/               OPC_EmitInteger, MVT::i32, 14, 
/*72032*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72035*/               OPC_MorphNodeTo1, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*72045*/             0, // EndSwitchType
/*72046*/           0, // EndSwitchOpcode
/*72047*/         /*Scope*/ 89, /*->72137*/
/*72048*/           OPC_RecordChild0, // #0 = $Vn
/*72049*/           OPC_RecordChild1, // #1 = $amt
/*72050*/           OPC_MoveChild1,
/*72051*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72054*/           OPC_Scope, 26, /*->72082*/ // 3 children in Scope
/*72056*/             OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*72058*/             OPC_MoveParent,
/*72059*/             OPC_CheckType, MVT::v8i16,
/*72061*/             OPC_MoveParent,
/*72062*/             OPC_CheckType, MVT::v8i8,
/*72064*/             OPC_EmitConvertToTarget, 1,
/*72066*/             OPC_EmitInteger, MVT::i32, 14, 
/*72069*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72072*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*72082*/           /*Scope*/ 26, /*->72109*/
/*72083*/             OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*72085*/             OPC_MoveParent,
/*72086*/             OPC_CheckType, MVT::v4i32,
/*72088*/             OPC_MoveParent,
/*72089*/             OPC_CheckType, MVT::v4i16,
/*72091*/             OPC_EmitConvertToTarget, 1,
/*72093*/             OPC_EmitInteger, MVT::i32, 14, 
/*72096*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72099*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*72109*/           /*Scope*/ 26, /*->72136*/
/*72110*/             OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*72112*/             OPC_MoveParent,
/*72113*/             OPC_CheckType, MVT::v2i64,
/*72115*/             OPC_MoveParent,
/*72116*/             OPC_CheckType, MVT::v2i32,
/*72118*/             OPC_EmitConvertToTarget, 1,
/*72120*/             OPC_EmitInteger, MVT::i32, 14, 
/*72123*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72126*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*72136*/           0, /*End of Scope*/
/*72137*/         0, /*End of Scope*/
/*72138*/       /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VSHRs),// ->72236
/*72141*/         OPC_RecordChild0, // #0 = $Vm
/*72142*/         OPC_RecordChild1, // #1 = $SIMM
/*72143*/         OPC_MoveChild1,
/*72144*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72147*/         OPC_Scope, 28, /*->72177*/ // 3 children in Scope
/*72149*/           OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*72151*/           OPC_MoveParent,
/*72152*/           OPC_CheckType, MVT::v8i16,
/*72154*/           OPC_MoveParent,
/*72155*/           OPC_CheckType, MVT::v8i8,
/*72157*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72159*/           OPC_EmitConvertToTarget, 1,
/*72161*/           OPC_EmitInteger, MVT::i32, 14, 
/*72164*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72167*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72177*/         /*Scope*/ 28, /*->72206*/
/*72178*/           OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*72180*/           OPC_MoveParent,
/*72181*/           OPC_CheckType, MVT::v4i32,
/*72183*/           OPC_MoveParent,
/*72184*/           OPC_CheckType, MVT::v4i16,
/*72186*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72188*/           OPC_EmitConvertToTarget, 1,
/*72190*/           OPC_EmitInteger, MVT::i32, 14, 
/*72193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72196*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72206*/         /*Scope*/ 28, /*->72235*/
/*72207*/           OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*72209*/           OPC_MoveParent,
/*72210*/           OPC_CheckType, MVT::v2i64,
/*72212*/           OPC_MoveParent,
/*72213*/           OPC_CheckType, MVT::v2i32,
/*72215*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72217*/           OPC_EmitConvertToTarget, 1,
/*72219*/           OPC_EmitInteger, MVT::i32, 14, 
/*72222*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72225*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72235*/         0, /*End of Scope*/
/*72236*/       0, // EndSwitchOpcode
/*72237*/     /*Scope*/ 66, /*->72304*/
/*72238*/       OPC_RecordChild0, // #0 = $Vm
/*72239*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i8,// ->72261
/*72242*/         OPC_CheckChild0Type, MVT::v8i16,
/*72244*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72246*/         OPC_EmitInteger, MVT::i32, 14, 
/*72249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72252*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*72261*/       /*SwitchType*/ 19, MVT::v4i16,// ->72282
/*72263*/         OPC_CheckChild0Type, MVT::v4i32,
/*72265*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72267*/         OPC_EmitInteger, MVT::i32, 14, 
/*72270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72273*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*72282*/       /*SwitchType*/ 19, MVT::v2i32,// ->72303
/*72284*/         OPC_CheckChild0Type, MVT::v2i64,
/*72286*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72288*/         OPC_EmitInteger, MVT::i32, 14, 
/*72291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72294*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*72303*/       0, // EndSwitchType
/*72304*/     0, /*End of Scope*/
/*72305*/   /*SwitchOpcode*/ 3|128,2/*259*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->72568
/*72309*/     OPC_Scope, 60|128,1/*188*/, /*->72500*/ // 2 children in Scope
/*72312*/       OPC_MoveChild0,
/*72313*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*72316*/       OPC_Scope, 90, /*->72408*/ // 2 children in Scope
/*72318*/         OPC_CheckChild0Integer, 65|128,3/*449*/, 
/*72321*/         OPC_RecordChild1, // #0 = $Vn
/*72322*/         OPC_SwitchType /*3 cases */, 26, MVT::v8i8,// ->72351
/*72325*/           OPC_CheckChild1Type, MVT::v8i8,
/*72327*/           OPC_RecordChild2, // #1 = $Vm
/*72328*/           OPC_CheckChild2Type, MVT::v8i8,
/*72330*/           OPC_MoveParent,
/*72331*/           OPC_CheckType, MVT::v8i16,
/*72333*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72335*/           OPC_EmitInteger, MVT::i32, 14, 
/*72338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72341*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 449:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72351*/         /*SwitchType*/ 26, MVT::v4i16,// ->72379
/*72353*/           OPC_CheckChild1Type, MVT::v4i16,
/*72355*/           OPC_RecordChild2, // #1 = $Vm
/*72356*/           OPC_CheckChild2Type, MVT::v4i16,
/*72358*/           OPC_MoveParent,
/*72359*/           OPC_CheckType, MVT::v4i32,
/*72361*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72363*/           OPC_EmitInteger, MVT::i32, 14, 
/*72366*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72369*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 449:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72379*/         /*SwitchType*/ 26, MVT::v2i32,// ->72407
/*72381*/           OPC_CheckChild1Type, MVT::v2i32,
/*72383*/           OPC_RecordChild2, // #1 = $Vm
/*72384*/           OPC_CheckChild2Type, MVT::v2i32,
/*72386*/           OPC_MoveParent,
/*72387*/           OPC_CheckType, MVT::v2i64,
/*72389*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72391*/           OPC_EmitInteger, MVT::i32, 14, 
/*72394*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72397*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 449:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72407*/         0, // EndSwitchType
/*72408*/       /*Scope*/ 90, /*->72499*/
/*72409*/         OPC_CheckChild0Integer, 66|128,3/*450*/, 
/*72412*/         OPC_RecordChild1, // #0 = $Vn
/*72413*/         OPC_SwitchType /*3 cases */, 26, MVT::v8i8,// ->72442
/*72416*/           OPC_CheckChild1Type, MVT::v8i8,
/*72418*/           OPC_RecordChild2, // #1 = $Vm
/*72419*/           OPC_CheckChild2Type, MVT::v8i8,
/*72421*/           OPC_MoveParent,
/*72422*/           OPC_CheckType, MVT::v8i16,
/*72424*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72426*/           OPC_EmitInteger, MVT::i32, 14, 
/*72429*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72432*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 450:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*72442*/         /*SwitchType*/ 26, MVT::v4i16,// ->72470
/*72444*/           OPC_CheckChild1Type, MVT::v4i16,
/*72446*/           OPC_RecordChild2, // #1 = $Vm
/*72447*/           OPC_CheckChild2Type, MVT::v4i16,
/*72449*/           OPC_MoveParent,
/*72450*/           OPC_CheckType, MVT::v4i32,
/*72452*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72454*/           OPC_EmitInteger, MVT::i32, 14, 
/*72457*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72460*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 450:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*72470*/         /*SwitchType*/ 26, MVT::v2i32,// ->72498
/*72472*/           OPC_CheckChild1Type, MVT::v2i32,
/*72474*/           OPC_RecordChild2, // #1 = $Vm
/*72475*/           OPC_CheckChild2Type, MVT::v2i32,
/*72477*/           OPC_MoveParent,
/*72478*/           OPC_CheckType, MVT::v2i64,
/*72480*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72482*/           OPC_EmitInteger, MVT::i32, 14, 
/*72485*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72488*/           OPC_MorphNodeTo1, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 450:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*72498*/         0, // EndSwitchType
/*72499*/       0, /*End of Scope*/
/*72500*/     /*Scope*/ 66, /*->72567*/
/*72501*/       OPC_RecordChild0, // #0 = $Vm
/*72502*/       OPC_SwitchType /*3 cases */, 19, MVT::v8i16,// ->72524
/*72505*/         OPC_CheckChild0Type, MVT::v8i8,
/*72507*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72509*/         OPC_EmitInteger, MVT::i32, 14, 
/*72512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72515*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*72524*/       /*SwitchType*/ 19, MVT::v4i32,// ->72545
/*72526*/         OPC_CheckChild0Type, MVT::v4i16,
/*72528*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72530*/         OPC_EmitInteger, MVT::i32, 14, 
/*72533*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72536*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*72545*/       /*SwitchType*/ 19, MVT::v2i64,// ->72566
/*72547*/         OPC_CheckChild0Type, MVT::v2i32,
/*72549*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72551*/         OPC_EmitInteger, MVT::i32, 14, 
/*72554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72557*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*72566*/       0, // EndSwitchType
/*72567*/     0, /*End of Scope*/
/*72568*/   /*SwitchOpcode*/ 62|128,4/*574*/, TARGET_VAL(ARMISD::VSHL),// ->73146
/*72572*/     OPC_Scope, 127|128,2/*383*/, /*->72958*/ // 2 children in Scope
/*72575*/       OPC_MoveChild0,
/*72576*/       OPC_SwitchOpcode /*2 cases */, 58|128,1/*186*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->72767
/*72581*/         OPC_RecordChild0, // #0 = $Rn
/*72582*/         OPC_Scope, 60, /*->72644*/ // 3 children in Scope
/*72584*/           OPC_CheckChild0Type, MVT::v8i8,
/*72586*/           OPC_MoveParent,
/*72587*/           OPC_Scope, 23, /*->72612*/ // 2 children in Scope
/*72589*/             OPC_CheckChild1Integer, 8, 
/*72591*/             OPC_CheckType, MVT::v8i16,
/*72593*/             OPC_EmitInteger, MVT::i32, 8, 
/*72596*/             OPC_EmitInteger, MVT::i32, 14, 
/*72599*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72602*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*72612*/           /*Scope*/ 30, /*->72643*/
/*72613*/             OPC_RecordChild1, // #1 = $SIMM
/*72614*/             OPC_MoveChild1,
/*72615*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72618*/             OPC_CheckPredicate, 88, // Predicate_imm1_7
/*72620*/             OPC_MoveParent,
/*72621*/             OPC_CheckType, MVT::v8i16,
/*72623*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72625*/             OPC_EmitConvertToTarget, 1,
/*72627*/             OPC_EmitInteger, MVT::i32, 14, 
/*72630*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72633*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72643*/           0, /*End of Scope*/
/*72644*/         /*Scope*/ 60, /*->72705*/
/*72645*/           OPC_CheckChild0Type, MVT::v4i16,
/*72647*/           OPC_MoveParent,
/*72648*/           OPC_Scope, 23, /*->72673*/ // 2 children in Scope
/*72650*/             OPC_CheckChild1Integer, 16, 
/*72652*/             OPC_CheckType, MVT::v4i32,
/*72654*/             OPC_EmitInteger, MVT::i32, 16, 
/*72657*/             OPC_EmitInteger, MVT::i32, 14, 
/*72660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72663*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*72673*/           /*Scope*/ 30, /*->72704*/
/*72674*/             OPC_RecordChild1, // #1 = $SIMM
/*72675*/             OPC_MoveChild1,
/*72676*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72679*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*72681*/             OPC_MoveParent,
/*72682*/             OPC_CheckType, MVT::v4i32,
/*72684*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72686*/             OPC_EmitConvertToTarget, 1,
/*72688*/             OPC_EmitInteger, MVT::i32, 14, 
/*72691*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72694*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72704*/           0, /*End of Scope*/
/*72705*/         /*Scope*/ 60, /*->72766*/
/*72706*/           OPC_CheckChild0Type, MVT::v2i32,
/*72708*/           OPC_MoveParent,
/*72709*/           OPC_Scope, 23, /*->72734*/ // 2 children in Scope
/*72711*/             OPC_CheckChild1Integer, 32, 
/*72713*/             OPC_CheckType, MVT::v2i64,
/*72715*/             OPC_EmitInteger, MVT::i32, 32, 
/*72718*/             OPC_EmitInteger, MVT::i32, 14, 
/*72721*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72724*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*72734*/           /*Scope*/ 30, /*->72765*/
/*72735*/             OPC_RecordChild1, // #1 = $SIMM
/*72736*/             OPC_MoveChild1,
/*72737*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72740*/             OPC_CheckPredicate, 89, // Predicate_imm1_31
/*72742*/             OPC_MoveParent,
/*72743*/             OPC_CheckType, MVT::v2i64,
/*72745*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72747*/             OPC_EmitConvertToTarget, 1,
/*72749*/             OPC_EmitInteger, MVT::i32, 14, 
/*72752*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72755*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72765*/           0, /*End of Scope*/
/*72766*/         0, /*End of Scope*/
/*72767*/       /*SwitchOpcode*/ 58|128,1/*186*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->72957
/*72771*/         OPC_RecordChild0, // #0 = $Rn
/*72772*/         OPC_Scope, 60, /*->72834*/ // 3 children in Scope
/*72774*/           OPC_CheckChild0Type, MVT::v8i8,
/*72776*/           OPC_MoveParent,
/*72777*/           OPC_Scope, 23, /*->72802*/ // 2 children in Scope
/*72779*/             OPC_CheckChild1Integer, 8, 
/*72781*/             OPC_CheckType, MVT::v8i16,
/*72783*/             OPC_EmitInteger, MVT::i32, 8, 
/*72786*/             OPC_EmitInteger, MVT::i32, 14, 
/*72789*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72792*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi8), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*72802*/           /*Scope*/ 30, /*->72833*/
/*72803*/             OPC_RecordChild1, // #1 = $SIMM
/*72804*/             OPC_MoveChild1,
/*72805*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72808*/             OPC_CheckPredicate, 88, // Predicate_imm1_7
/*72810*/             OPC_MoveParent,
/*72811*/             OPC_CheckType, MVT::v8i16,
/*72813*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72815*/             OPC_EmitConvertToTarget, 1,
/*72817*/             OPC_EmitInteger, MVT::i32, 14, 
/*72820*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72823*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72833*/           0, /*End of Scope*/
/*72834*/         /*Scope*/ 60, /*->72895*/
/*72835*/           OPC_CheckChild0Type, MVT::v4i16,
/*72837*/           OPC_MoveParent,
/*72838*/           OPC_Scope, 23, /*->72863*/ // 2 children in Scope
/*72840*/             OPC_CheckChild1Integer, 16, 
/*72842*/             OPC_CheckType, MVT::v4i32,
/*72844*/             OPC_EmitInteger, MVT::i32, 16, 
/*72847*/             OPC_EmitInteger, MVT::i32, 14, 
/*72850*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72853*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi16), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*72863*/           /*Scope*/ 30, /*->72894*/
/*72864*/             OPC_RecordChild1, // #1 = $SIMM
/*72865*/             OPC_MoveChild1,
/*72866*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72869*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*72871*/             OPC_MoveParent,
/*72872*/             OPC_CheckType, MVT::v4i32,
/*72874*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72876*/             OPC_EmitConvertToTarget, 1,
/*72878*/             OPC_EmitInteger, MVT::i32, 14, 
/*72881*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72884*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72894*/           0, /*End of Scope*/
/*72895*/         /*Scope*/ 60, /*->72956*/
/*72896*/           OPC_CheckChild0Type, MVT::v2i32,
/*72898*/           OPC_MoveParent,
/*72899*/           OPC_Scope, 23, /*->72924*/ // 2 children in Scope
/*72901*/             OPC_CheckChild1Integer, 32, 
/*72903*/             OPC_CheckType, MVT::v2i64,
/*72905*/             OPC_EmitInteger, MVT::i32, 32, 
/*72908*/             OPC_EmitInteger, MVT::i32, 14, 
/*72911*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72914*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLi32), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*72924*/           /*Scope*/ 30, /*->72955*/
/*72925*/             OPC_RecordChild1, // #1 = $SIMM
/*72926*/             OPC_MoveChild1,
/*72927*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72930*/             OPC_CheckPredicate, 89, // Predicate_imm1_31
/*72932*/             OPC_MoveParent,
/*72933*/             OPC_CheckType, MVT::v2i64,
/*72935*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72937*/             OPC_EmitConvertToTarget, 1,
/*72939*/             OPC_EmitInteger, MVT::i32, 14, 
/*72942*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72945*/             OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72955*/           0, /*End of Scope*/
/*72956*/         0, /*End of Scope*/
/*72957*/       0, // EndSwitchOpcode
/*72958*/     /*Scope*/ 57|128,1/*185*/, /*->73145*/
/*72960*/       OPC_RecordChild0, // #0 = $Vm
/*72961*/       OPC_RecordChild1, // #1 = $SIMM
/*72962*/       OPC_MoveChild1,
/*72963*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72966*/       OPC_MoveParent,
/*72967*/       OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->72990
/*72970*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72972*/         OPC_EmitConvertToTarget, 1,
/*72974*/         OPC_EmitInteger, MVT::i32, 14, 
/*72977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72980*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72990*/       /*SwitchType*/ 20, MVT::v4i16,// ->73012
/*72992*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72994*/         OPC_EmitConvertToTarget, 1,
/*72996*/         OPC_EmitInteger, MVT::i32, 14, 
/*72999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73002*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73012*/       /*SwitchType*/ 20, MVT::v2i32,// ->73034
/*73014*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73016*/         OPC_EmitConvertToTarget, 1,
/*73018*/         OPC_EmitInteger, MVT::i32, 14, 
/*73021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73024*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73034*/       /*SwitchType*/ 20, MVT::v1i64,// ->73056
/*73036*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73038*/         OPC_EmitConvertToTarget, 1,
/*73040*/         OPC_EmitInteger, MVT::i32, 14, 
/*73043*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73046*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73056*/       /*SwitchType*/ 20, MVT::v16i8,// ->73078
/*73058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73060*/         OPC_EmitConvertToTarget, 1,
/*73062*/         OPC_EmitInteger, MVT::i32, 14, 
/*73065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73068*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73078*/       /*SwitchType*/ 20, MVT::v8i16,// ->73100
/*73080*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73082*/         OPC_EmitConvertToTarget, 1,
/*73084*/         OPC_EmitInteger, MVT::i32, 14, 
/*73087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73090*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73100*/       /*SwitchType*/ 20, MVT::v4i32,// ->73122
/*73102*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73104*/         OPC_EmitConvertToTarget, 1,
/*73106*/         OPC_EmitInteger, MVT::i32, 14, 
/*73109*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73112*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73122*/       /*SwitchType*/ 20, MVT::v2i64,// ->73144
/*73124*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73126*/         OPC_EmitConvertToTarget, 1,
/*73128*/         OPC_EmitInteger, MVT::i32, 14, 
/*73131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73134*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73144*/       0, // EndSwitchType
/*73145*/     0, /*End of Scope*/
/*73146*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLs),// ->73307
/*73150*/     OPC_RecordChild0, // #0 = $Vn
/*73151*/     OPC_Scope, 64, /*->73217*/ // 3 children in Scope
/*73153*/       OPC_CheckChild0Type, MVT::v4i16,
/*73155*/       OPC_Scope, 37, /*->73194*/ // 2 children in Scope
/*73157*/         OPC_MoveChild1,
/*73158*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73161*/         OPC_RecordChild0, // #1 = $Vm
/*73162*/         OPC_CheckChild0Type, MVT::v4i16,
/*73164*/         OPC_RecordChild1, // #2 = $lane
/*73165*/         OPC_MoveChild1,
/*73166*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73169*/         OPC_MoveParent,
/*73170*/         OPC_MoveParent,
/*73171*/         OPC_CheckType, MVT::v4i32,
/*73173*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73175*/         OPC_EmitConvertToTarget, 2,
/*73177*/         OPC_EmitInteger, MVT::i32, 14, 
/*73180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73183*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73194*/       /*Scope*/ 21, /*->73216*/
/*73195*/         OPC_RecordChild1, // #1 = $Vm
/*73196*/         OPC_CheckType, MVT::v4i32,
/*73198*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73200*/         OPC_EmitInteger, MVT::i32, 14, 
/*73203*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73206*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73216*/       0, /*End of Scope*/
/*73217*/     /*Scope*/ 64, /*->73282*/
/*73218*/       OPC_CheckChild0Type, MVT::v2i32,
/*73220*/       OPC_Scope, 37, /*->73259*/ // 2 children in Scope
/*73222*/         OPC_MoveChild1,
/*73223*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73226*/         OPC_RecordChild0, // #1 = $Vm
/*73227*/         OPC_CheckChild0Type, MVT::v2i32,
/*73229*/         OPC_RecordChild1, // #2 = $lane
/*73230*/         OPC_MoveChild1,
/*73231*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73234*/         OPC_MoveParent,
/*73235*/         OPC_MoveParent,
/*73236*/         OPC_CheckType, MVT::v2i64,
/*73238*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73240*/         OPC_EmitConvertToTarget, 2,
/*73242*/         OPC_EmitInteger, MVT::i32, 14, 
/*73245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73248*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73259*/       /*Scope*/ 21, /*->73281*/
/*73260*/         OPC_RecordChild1, // #1 = $Vm
/*73261*/         OPC_CheckType, MVT::v2i64,
/*73263*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73265*/         OPC_EmitInteger, MVT::i32, 14, 
/*73268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73271*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73281*/       0, /*End of Scope*/
/*73282*/     /*Scope*/ 23, /*->73306*/
/*73283*/       OPC_CheckChild0Type, MVT::v8i8,
/*73285*/       OPC_RecordChild1, // #1 = $Vm
/*73286*/       OPC_CheckType, MVT::v8i16,
/*73288*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73290*/       OPC_EmitInteger, MVT::i32, 14, 
/*73293*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73296*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73306*/     0, /*End of Scope*/
/*73307*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VMULLu),// ->73468
/*73311*/     OPC_RecordChild0, // #0 = $Vn
/*73312*/     OPC_Scope, 64, /*->73378*/ // 3 children in Scope
/*73314*/       OPC_CheckChild0Type, MVT::v4i16,
/*73316*/       OPC_Scope, 37, /*->73355*/ // 2 children in Scope
/*73318*/         OPC_MoveChild1,
/*73319*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73322*/         OPC_RecordChild0, // #1 = $Vm
/*73323*/         OPC_CheckChild0Type, MVT::v4i16,
/*73325*/         OPC_RecordChild1, // #2 = $lane
/*73326*/         OPC_MoveChild1,
/*73327*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73330*/         OPC_MoveParent,
/*73331*/         OPC_MoveParent,
/*73332*/         OPC_CheckType, MVT::v4i32,
/*73334*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73336*/         OPC_EmitConvertToTarget, 2,
/*73338*/         OPC_EmitInteger, MVT::i32, 14, 
/*73341*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73344*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*73355*/       /*Scope*/ 21, /*->73377*/
/*73356*/         OPC_RecordChild1, // #1 = $Vm
/*73357*/         OPC_CheckType, MVT::v4i32,
/*73359*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73361*/         OPC_EmitInteger, MVT::i32, 14, 
/*73364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73367*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*73377*/       0, /*End of Scope*/
/*73378*/     /*Scope*/ 64, /*->73443*/
/*73379*/       OPC_CheckChild0Type, MVT::v2i32,
/*73381*/       OPC_Scope, 37, /*->73420*/ // 2 children in Scope
/*73383*/         OPC_MoveChild1,
/*73384*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*73387*/         OPC_RecordChild0, // #1 = $Vm
/*73388*/         OPC_CheckChild0Type, MVT::v2i32,
/*73390*/         OPC_RecordChild1, // #2 = $lane
/*73391*/         OPC_MoveChild1,
/*73392*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73395*/         OPC_MoveParent,
/*73396*/         OPC_MoveParent,
/*73397*/         OPC_CheckType, MVT::v2i64,
/*73399*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73401*/         OPC_EmitConvertToTarget, 2,
/*73403*/         OPC_EmitInteger, MVT::i32, 14, 
/*73406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73409*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*73420*/       /*Scope*/ 21, /*->73442*/
/*73421*/         OPC_RecordChild1, // #1 = $Vm
/*73422*/         OPC_CheckType, MVT::v2i64,
/*73424*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73426*/         OPC_EmitInteger, MVT::i32, 14, 
/*73429*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73432*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*73442*/       0, /*End of Scope*/
/*73443*/     /*Scope*/ 23, /*->73467*/
/*73444*/       OPC_CheckChild0Type, MVT::v8i8,
/*73446*/       OPC_RecordChild1, // #1 = $Vm
/*73447*/       OPC_CheckType, MVT::v8i16,
/*73449*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73451*/       OPC_EmitInteger, MVT::i32, 14, 
/*73454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73457*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*73467*/     0, /*End of Scope*/
/*73468*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VRSHRN),// ->73573
/*73471*/     OPC_RecordChild0, // #0 = $Vm
/*73472*/     OPC_Scope, 32, /*->73506*/ // 3 children in Scope
/*73474*/       OPC_CheckChild0Type, MVT::v8i16,
/*73476*/       OPC_RecordChild1, // #1 = $SIMM
/*73477*/       OPC_MoveChild1,
/*73478*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73481*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73483*/       OPC_MoveParent,
/*73484*/       OPC_CheckType, MVT::v8i8,
/*73486*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73488*/       OPC_EmitConvertToTarget, 1,
/*73490*/       OPC_EmitInteger, MVT::i32, 14, 
/*73493*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73496*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73506*/     /*Scope*/ 32, /*->73539*/
/*73507*/       OPC_CheckChild0Type, MVT::v4i32,
/*73509*/       OPC_RecordChild1, // #1 = $SIMM
/*73510*/       OPC_MoveChild1,
/*73511*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73514*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*73516*/       OPC_MoveParent,
/*73517*/       OPC_CheckType, MVT::v4i16,
/*73519*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73521*/       OPC_EmitConvertToTarget, 1,
/*73523*/       OPC_EmitInteger, MVT::i32, 14, 
/*73526*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73529*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73539*/     /*Scope*/ 32, /*->73572*/
/*73540*/       OPC_CheckChild0Type, MVT::v2i64,
/*73542*/       OPC_RecordChild1, // #1 = $SIMM
/*73543*/       OPC_MoveChild1,
/*73544*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73547*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73549*/       OPC_MoveParent,
/*73550*/       OPC_CheckType, MVT::v2i32,
/*73552*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73554*/       OPC_EmitConvertToTarget, 1,
/*73556*/       OPC_EmitInteger, MVT::i32, 14, 
/*73559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73562*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73572*/     0, /*End of Scope*/
/*73573*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNs),// ->73678
/*73576*/     OPC_RecordChild0, // #0 = $Vm
/*73577*/     OPC_Scope, 32, /*->73611*/ // 3 children in Scope
/*73579*/       OPC_CheckChild0Type, MVT::v8i16,
/*73581*/       OPC_RecordChild1, // #1 = $SIMM
/*73582*/       OPC_MoveChild1,
/*73583*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73586*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73588*/       OPC_MoveParent,
/*73589*/       OPC_CheckType, MVT::v8i8,
/*73591*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73593*/       OPC_EmitConvertToTarget, 1,
/*73595*/       OPC_EmitInteger, MVT::i32, 14, 
/*73598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73601*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73611*/     /*Scope*/ 32, /*->73644*/
/*73612*/       OPC_CheckChild0Type, MVT::v4i32,
/*73614*/       OPC_RecordChild1, // #1 = $SIMM
/*73615*/       OPC_MoveChild1,
/*73616*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73619*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*73621*/       OPC_MoveParent,
/*73622*/       OPC_CheckType, MVT::v4i16,
/*73624*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73626*/       OPC_EmitConvertToTarget, 1,
/*73628*/       OPC_EmitInteger, MVT::i32, 14, 
/*73631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73634*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73644*/     /*Scope*/ 32, /*->73677*/
/*73645*/       OPC_CheckChild0Type, MVT::v2i64,
/*73647*/       OPC_RecordChild1, // #1 = $SIMM
/*73648*/       OPC_MoveChild1,
/*73649*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73652*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73654*/       OPC_MoveParent,
/*73655*/       OPC_CheckType, MVT::v2i32,
/*73657*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73659*/       OPC_EmitConvertToTarget, 1,
/*73661*/       OPC_EmitInteger, MVT::i32, 14, 
/*73664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73667*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73677*/     0, /*End of Scope*/
/*73678*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNu),// ->73783
/*73681*/     OPC_RecordChild0, // #0 = $Vm
/*73682*/     OPC_Scope, 32, /*->73716*/ // 3 children in Scope
/*73684*/       OPC_CheckChild0Type, MVT::v8i16,
/*73686*/       OPC_RecordChild1, // #1 = $SIMM
/*73687*/       OPC_MoveChild1,
/*73688*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73691*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73693*/       OPC_MoveParent,
/*73694*/       OPC_CheckType, MVT::v8i8,
/*73696*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73698*/       OPC_EmitConvertToTarget, 1,
/*73700*/       OPC_EmitInteger, MVT::i32, 14, 
/*73703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73706*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73716*/     /*Scope*/ 32, /*->73749*/
/*73717*/       OPC_CheckChild0Type, MVT::v4i32,
/*73719*/       OPC_RecordChild1, // #1 = $SIMM
/*73720*/       OPC_MoveChild1,
/*73721*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73724*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*73726*/       OPC_MoveParent,
/*73727*/       OPC_CheckType, MVT::v4i16,
/*73729*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73731*/       OPC_EmitConvertToTarget, 1,
/*73733*/       OPC_EmitInteger, MVT::i32, 14, 
/*73736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73739*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73749*/     /*Scope*/ 32, /*->73782*/
/*73750*/       OPC_CheckChild0Type, MVT::v2i64,
/*73752*/       OPC_RecordChild1, // #1 = $SIMM
/*73753*/       OPC_MoveChild1,
/*73754*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73757*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73759*/       OPC_MoveParent,
/*73760*/       OPC_CheckType, MVT::v2i32,
/*73762*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73764*/       OPC_EmitConvertToTarget, 1,
/*73766*/       OPC_EmitInteger, MVT::i32, 14, 
/*73769*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73772*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73782*/     0, /*End of Scope*/
/*73783*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQSHRNsu),// ->73888
/*73786*/     OPC_RecordChild0, // #0 = $Vm
/*73787*/     OPC_Scope, 32, /*->73821*/ // 3 children in Scope
/*73789*/       OPC_CheckChild0Type, MVT::v8i16,
/*73791*/       OPC_RecordChild1, // #1 = $SIMM
/*73792*/       OPC_MoveChild1,
/*73793*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73796*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73798*/       OPC_MoveParent,
/*73799*/       OPC_CheckType, MVT::v8i8,
/*73801*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73803*/       OPC_EmitConvertToTarget, 1,
/*73805*/       OPC_EmitInteger, MVT::i32, 14, 
/*73808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73811*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73821*/     /*Scope*/ 32, /*->73854*/
/*73822*/       OPC_CheckChild0Type, MVT::v4i32,
/*73824*/       OPC_RecordChild1, // #1 = $SIMM
/*73825*/       OPC_MoveChild1,
/*73826*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73829*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*73831*/       OPC_MoveParent,
/*73832*/       OPC_CheckType, MVT::v4i16,
/*73834*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73836*/       OPC_EmitConvertToTarget, 1,
/*73838*/       OPC_EmitInteger, MVT::i32, 14, 
/*73841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73844*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73854*/     /*Scope*/ 32, /*->73887*/
/*73855*/       OPC_CheckChild0Type, MVT::v2i64,
/*73857*/       OPC_RecordChild1, // #1 = $SIMM
/*73858*/       OPC_MoveChild1,
/*73859*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73862*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73864*/       OPC_MoveParent,
/*73865*/       OPC_CheckType, MVT::v2i32,
/*73867*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73869*/       OPC_EmitConvertToTarget, 1,
/*73871*/       OPC_EmitInteger, MVT::i32, 14, 
/*73874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73877*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73887*/     0, /*End of Scope*/
/*73888*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNs),// ->73993
/*73891*/     OPC_RecordChild0, // #0 = $Vm
/*73892*/     OPC_Scope, 32, /*->73926*/ // 3 children in Scope
/*73894*/       OPC_CheckChild0Type, MVT::v8i16,
/*73896*/       OPC_RecordChild1, // #1 = $SIMM
/*73897*/       OPC_MoveChild1,
/*73898*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73901*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*73903*/       OPC_MoveParent,
/*73904*/       OPC_CheckType, MVT::v8i8,
/*73906*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73908*/       OPC_EmitConvertToTarget, 1,
/*73910*/       OPC_EmitInteger, MVT::i32, 14, 
/*73913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73916*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73926*/     /*Scope*/ 32, /*->73959*/
/*73927*/       OPC_CheckChild0Type, MVT::v4i32,
/*73929*/       OPC_RecordChild1, // #1 = $SIMM
/*73930*/       OPC_MoveChild1,
/*73931*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73934*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*73936*/       OPC_MoveParent,
/*73937*/       OPC_CheckType, MVT::v4i16,
/*73939*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73941*/       OPC_EmitConvertToTarget, 1,
/*73943*/       OPC_EmitInteger, MVT::i32, 14, 
/*73946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73949*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73959*/     /*Scope*/ 32, /*->73992*/
/*73960*/       OPC_CheckChild0Type, MVT::v2i64,
/*73962*/       OPC_RecordChild1, // #1 = $SIMM
/*73963*/       OPC_MoveChild1,
/*73964*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73967*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*73969*/       OPC_MoveParent,
/*73970*/       OPC_CheckType, MVT::v2i32,
/*73972*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73974*/       OPC_EmitConvertToTarget, 1,
/*73976*/       OPC_EmitInteger, MVT::i32, 14, 
/*73979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73982*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73992*/     0, /*End of Scope*/
/*73993*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNu),// ->74098
/*73996*/     OPC_RecordChild0, // #0 = $Vm
/*73997*/     OPC_Scope, 32, /*->74031*/ // 3 children in Scope
/*73999*/       OPC_CheckChild0Type, MVT::v8i16,
/*74001*/       OPC_RecordChild1, // #1 = $SIMM
/*74002*/       OPC_MoveChild1,
/*74003*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74006*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74008*/       OPC_MoveParent,
/*74009*/       OPC_CheckType, MVT::v8i8,
/*74011*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74013*/       OPC_EmitConvertToTarget, 1,
/*74015*/       OPC_EmitInteger, MVT::i32, 14, 
/*74018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74021*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74031*/     /*Scope*/ 32, /*->74064*/
/*74032*/       OPC_CheckChild0Type, MVT::v4i32,
/*74034*/       OPC_RecordChild1, // #1 = $SIMM
/*74035*/       OPC_MoveChild1,
/*74036*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74039*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74041*/       OPC_MoveParent,
/*74042*/       OPC_CheckType, MVT::v4i16,
/*74044*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74046*/       OPC_EmitConvertToTarget, 1,
/*74048*/       OPC_EmitInteger, MVT::i32, 14, 
/*74051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74054*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74064*/     /*Scope*/ 32, /*->74097*/
/*74065*/       OPC_CheckChild0Type, MVT::v2i64,
/*74067*/       OPC_RecordChild1, // #1 = $SIMM
/*74068*/       OPC_MoveChild1,
/*74069*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74072*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*74074*/       OPC_MoveParent,
/*74075*/       OPC_CheckType, MVT::v2i32,
/*74077*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74079*/       OPC_EmitConvertToTarget, 1,
/*74081*/       OPC_EmitInteger, MVT::i32, 14, 
/*74084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74087*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74097*/     0, /*End of Scope*/
/*74098*/   /*SwitchOpcode*/ 102, TARGET_VAL(ARMISD::VQRSHRNsu),// ->74203
/*74101*/     OPC_RecordChild0, // #0 = $Vm
/*74102*/     OPC_Scope, 32, /*->74136*/ // 3 children in Scope
/*74104*/       OPC_CheckChild0Type, MVT::v8i16,
/*74106*/       OPC_RecordChild1, // #1 = $SIMM
/*74107*/       OPC_MoveChild1,
/*74108*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74111*/       OPC_CheckPredicate, 86, // Predicate_shr_imm8
/*74113*/       OPC_MoveParent,
/*74114*/       OPC_CheckType, MVT::v8i8,
/*74116*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74118*/       OPC_EmitConvertToTarget, 1,
/*74120*/       OPC_EmitInteger, MVT::i32, 14, 
/*74123*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74126*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74136*/     /*Scope*/ 32, /*->74169*/
/*74137*/       OPC_CheckChild0Type, MVT::v4i32,
/*74139*/       OPC_RecordChild1, // #1 = $SIMM
/*74140*/       OPC_MoveChild1,
/*74141*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74144*/       OPC_CheckPredicate, 87, // Predicate_shr_imm16
/*74146*/       OPC_MoveParent,
/*74147*/       OPC_CheckType, MVT::v4i16,
/*74149*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74151*/       OPC_EmitConvertToTarget, 1,
/*74153*/       OPC_EmitInteger, MVT::i32, 14, 
/*74156*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74159*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74169*/     /*Scope*/ 32, /*->74202*/
/*74170*/       OPC_CheckChild0Type, MVT::v2i64,
/*74172*/       OPC_RecordChild1, // #1 = $SIMM
/*74173*/       OPC_MoveChild1,
/*74174*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74177*/       OPC_CheckPredicate, 16, // Predicate_shr_imm32
/*74179*/       OPC_MoveParent,
/*74180*/       OPC_CheckType, MVT::v2i32,
/*74182*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74184*/       OPC_EmitConvertToTarget, 1,
/*74186*/       OPC_EmitInteger, MVT::i32, 14, 
/*74189*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74192*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74202*/     0, /*End of Scope*/
/*74203*/   /*SwitchOpcode*/ 30|128,3/*414*/, TARGET_VAL(ARMISD::VDUPLANE),// ->74621
/*74207*/     OPC_RecordChild0, // #0 = $Vm
/*74208*/     OPC_Scope, 59, /*->74269*/ // 8 children in Scope
/*74210*/       OPC_CheckChild0Type, MVT::v8i8,
/*74212*/       OPC_RecordChild1, // #1 = $lane
/*74213*/       OPC_MoveChild1,
/*74214*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74217*/       OPC_Scope, 25, /*->74244*/ // 2 children in Scope
/*74219*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74221*/         OPC_MoveParent,
/*74222*/         OPC_CheckType, MVT::v16i8,
/*74224*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74226*/         OPC_EmitConvertToTarget, 1,
/*74228*/         OPC_EmitInteger, MVT::i32, 14, 
/*74231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74234*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                      MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74244*/       /*Scope*/ 23, /*->74268*/
/*74245*/         OPC_MoveParent,
/*74246*/         OPC_CheckType, MVT::v8i8,
/*74248*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74250*/         OPC_EmitConvertToTarget, 1,
/*74252*/         OPC_EmitInteger, MVT::i32, 14, 
/*74255*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74258*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8d), 0,
                      MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*74268*/       0, /*End of Scope*/
/*74269*/     /*Scope*/ 59, /*->74329*/
/*74270*/       OPC_CheckChild0Type, MVT::v4i16,
/*74272*/       OPC_RecordChild1, // #1 = $lane
/*74273*/       OPC_MoveChild1,
/*74274*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74277*/       OPC_Scope, 25, /*->74304*/ // 2 children in Scope
/*74279*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74281*/         OPC_MoveParent,
/*74282*/         OPC_CheckType, MVT::v8i16,
/*74284*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74286*/         OPC_EmitConvertToTarget, 1,
/*74288*/         OPC_EmitInteger, MVT::i32, 14, 
/*74291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74294*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74304*/       /*Scope*/ 23, /*->74328*/
/*74305*/         OPC_MoveParent,
/*74306*/         OPC_CheckType, MVT::v4i16,
/*74308*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74310*/         OPC_EmitConvertToTarget, 1,
/*74312*/         OPC_EmitInteger, MVT::i32, 14, 
/*74315*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74318*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16d), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*74328*/       0, /*End of Scope*/
/*74329*/     /*Scope*/ 59, /*->74389*/
/*74330*/       OPC_CheckChild0Type, MVT::v2i32,
/*74332*/       OPC_RecordChild1, // #1 = $lane
/*74333*/       OPC_MoveChild1,
/*74334*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74337*/       OPC_Scope, 25, /*->74364*/ // 2 children in Scope
/*74339*/         OPC_CheckPredicate, 90, // Predicate_VectorIndex32
/*74341*/         OPC_MoveParent,
/*74342*/         OPC_CheckType, MVT::v4i32,
/*74344*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74346*/         OPC_EmitConvertToTarget, 1,
/*74348*/         OPC_EmitInteger, MVT::i32, 14, 
/*74351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74354*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74364*/       /*Scope*/ 23, /*->74388*/
/*74365*/         OPC_MoveParent,
/*74366*/         OPC_CheckType, MVT::v2i32,
/*74368*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74370*/         OPC_EmitConvertToTarget, 1,
/*74372*/         OPC_EmitInteger, MVT::i32, 14, 
/*74375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74378*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*74388*/       0, /*End of Scope*/
/*74389*/     /*Scope*/ 44, /*->74434*/
/*74390*/       OPC_CheckChild0Type, MVT::v16i8,
/*74392*/       OPC_RecordChild1, // #1 = $lane
/*74393*/       OPC_MoveChild1,
/*74394*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74397*/       OPC_MoveParent,
/*74398*/       OPC_CheckType, MVT::v16i8,
/*74400*/       OPC_EmitConvertToTarget, 1,
/*74402*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*74405*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*74413*/       OPC_EmitConvertToTarget, 1,
/*74415*/       OPC_EmitNodeXForm, 15, 5, // SubReg_i8_lane
/*74418*/       OPC_EmitInteger, MVT::i32, 14, 
/*74421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74424*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN8q), 0,
                    MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*74434*/     /*Scope*/ 44, /*->74479*/
/*74435*/       OPC_CheckChild0Type, MVT::v8i16,
/*74437*/       OPC_RecordChild1, // #1 = $lane
/*74438*/       OPC_MoveChild1,
/*74439*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74442*/       OPC_MoveParent,
/*74443*/       OPC_CheckType, MVT::v8i16,
/*74445*/       OPC_EmitConvertToTarget, 1,
/*74447*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*74450*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*74458*/       OPC_EmitConvertToTarget, 1,
/*74460*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*74463*/       OPC_EmitInteger, MVT::i32, 14, 
/*74466*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74469*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN16q), 0,
                    MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*74479*/     /*Scope*/ 44, /*->74524*/
/*74480*/       OPC_CheckChild0Type, MVT::v4i32,
/*74482*/       OPC_RecordChild1, // #1 = $lane
/*74483*/       OPC_MoveChild1,
/*74484*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74487*/       OPC_MoveParent,
/*74488*/       OPC_CheckType, MVT::v4i32,
/*74490*/       OPC_EmitConvertToTarget, 1,
/*74492*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74495*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74503*/       OPC_EmitConvertToTarget, 1,
/*74505*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*74508*/       OPC_EmitInteger, MVT::i32, 14, 
/*74511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74514*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*74524*/     /*Scope*/ 50, /*->74575*/
/*74525*/       OPC_CheckChild0Type, MVT::v2f32,
/*74527*/       OPC_RecordChild1, // #1 = $lane
/*74528*/       OPC_MoveChild1,
/*74529*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74532*/       OPC_MoveParent,
/*74533*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->74554
/*74536*/         OPC_EmitConvertToTarget, 1,
/*74538*/         OPC_EmitInteger, MVT::i32, 14, 
/*74541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74544*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32d), 0,
                      MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*74554*/       /*SwitchType*/ 18, MVT::v4f32,// ->74574
/*74556*/         OPC_EmitConvertToTarget, 1,
/*74558*/         OPC_EmitInteger, MVT::i32, 14, 
/*74561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74564*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                      MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*74574*/       0, // EndSwitchType
/*74575*/     /*Scope*/ 44, /*->74620*/
/*74576*/       OPC_CheckChild0Type, MVT::v4f32,
/*74578*/       OPC_RecordChild1, // #1 = $lane
/*74579*/       OPC_MoveChild1,
/*74580*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74583*/       OPC_MoveParent,
/*74584*/       OPC_CheckType, MVT::v4f32,
/*74586*/       OPC_EmitConvertToTarget, 1,
/*74588*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74591*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*74599*/       OPC_EmitConvertToTarget, 1,
/*74601*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*74604*/       OPC_EmitInteger, MVT::i32, 14, 
/*74607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74610*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VDUPLN32q), 0,
                    MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*74620*/     0, /*End of Scope*/
/*74621*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VORRIMM),// ->74713
/*74624*/     OPC_RecordChild0, // #0 = $src
/*74625*/     OPC_RecordChild1, // #1 = $SIMM
/*74626*/     OPC_MoveChild1,
/*74627*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74630*/     OPC_MoveParent,
/*74631*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->74652
/*74634*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74636*/       OPC_EmitInteger, MVT::i32, 14, 
/*74639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74642*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*74652*/     /*SwitchType*/ 18, MVT::v2i32,// ->74672
/*74654*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74656*/       OPC_EmitInteger, MVT::i32, 14, 
/*74659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74662*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*74672*/     /*SwitchType*/ 18, MVT::v8i16,// ->74692
/*74674*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74676*/       OPC_EmitInteger, MVT::i32, 14, 
/*74679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74682*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*74692*/     /*SwitchType*/ 18, MVT::v4i32,// ->74712
/*74694*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74696*/       OPC_EmitInteger, MVT::i32, 14, 
/*74699*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74702*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VORRiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*74712*/     0, // EndSwitchType
/*74713*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VBICIMM),// ->74805
/*74716*/     OPC_RecordChild0, // #0 = $src
/*74717*/     OPC_RecordChild1, // #1 = $SIMM
/*74718*/     OPC_MoveChild1,
/*74719*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74722*/     OPC_MoveParent,
/*74723*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->74744
/*74726*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74728*/       OPC_EmitInteger, MVT::i32, 14, 
/*74731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74734*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*74744*/     /*SwitchType*/ 18, MVT::v2i32,// ->74764
/*74746*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74748*/       OPC_EmitInteger, MVT::i32, 14, 
/*74751*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74754*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*74764*/     /*SwitchType*/ 18, MVT::v8i16,// ->74784
/*74766*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74768*/       OPC_EmitInteger, MVT::i32, 14, 
/*74771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74774*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*74784*/     /*SwitchType*/ 18, MVT::v4i32,// ->74804
/*74786*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74788*/       OPC_EmitInteger, MVT::i32, 14, 
/*74791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74794*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBICiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*74804*/     0, // EndSwitchType
/*74805*/   /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMVNIMM),// ->74892
/*74808*/     OPC_RecordChild0, // #0 = $SIMM
/*74809*/     OPC_MoveChild0,
/*74810*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*74813*/     OPC_MoveParent,
/*74814*/     OPC_SwitchType /*4 cases */, 17, MVT::v4i16,// ->74834
/*74817*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74819*/       OPC_EmitInteger, MVT::i32, 14, 
/*74822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74825*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*74834*/     /*SwitchType*/ 17, MVT::v8i16,// ->74853
/*74836*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74838*/       OPC_EmitInteger, MVT::i32, 14, 
/*74841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74844*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*74853*/     /*SwitchType*/ 17, MVT::v2i32,// ->74872
/*74855*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74857*/       OPC_EmitInteger, MVT::i32, 14, 
/*74860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74863*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv2i32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*74872*/     /*SwitchType*/ 17, MVT::v4i32,// ->74891
/*74874*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74876*/       OPC_EmitInteger, MVT::i32, 14, 
/*74879*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74882*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMVNv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*74891*/     0, // EndSwitchType
/*74892*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRs),// ->75081
/*74896*/     OPC_RecordChild0, // #0 = $Vm
/*74897*/     OPC_RecordChild1, // #1 = $SIMM
/*74898*/     OPC_MoveChild1,
/*74899*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74902*/     OPC_MoveParent,
/*74903*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->74926
/*74906*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74908*/       OPC_EmitConvertToTarget, 1,
/*74910*/       OPC_EmitInteger, MVT::i32, 14, 
/*74913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74916*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74926*/     /*SwitchType*/ 20, MVT::v4i16,// ->74948
/*74928*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74930*/       OPC_EmitConvertToTarget, 1,
/*74932*/       OPC_EmitInteger, MVT::i32, 14, 
/*74935*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74938*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74948*/     /*SwitchType*/ 20, MVT::v2i32,// ->74970
/*74950*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74952*/       OPC_EmitConvertToTarget, 1,
/*74954*/       OPC_EmitInteger, MVT::i32, 14, 
/*74957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74960*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74970*/     /*SwitchType*/ 20, MVT::v1i64,// ->74992
/*74972*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74974*/       OPC_EmitConvertToTarget, 1,
/*74976*/       OPC_EmitInteger, MVT::i32, 14, 
/*74979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74982*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74992*/     /*SwitchType*/ 20, MVT::v16i8,// ->75014
/*74994*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74996*/       OPC_EmitConvertToTarget, 1,
/*74998*/       OPC_EmitInteger, MVT::i32, 14, 
/*75001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75004*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75014*/     /*SwitchType*/ 20, MVT::v8i16,// ->75036
/*75016*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75018*/       OPC_EmitConvertToTarget, 1,
/*75020*/       OPC_EmitInteger, MVT::i32, 14, 
/*75023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75026*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75036*/     /*SwitchType*/ 20, MVT::v4i32,// ->75058
/*75038*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75040*/       OPC_EmitConvertToTarget, 1,
/*75042*/       OPC_EmitInteger, MVT::i32, 14, 
/*75045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75048*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75058*/     /*SwitchType*/ 20, MVT::v2i64,// ->75080
/*75060*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75062*/       OPC_EmitConvertToTarget, 1,
/*75064*/       OPC_EmitInteger, MVT::i32, 14, 
/*75067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75070*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75080*/     0, // EndSwitchType
/*75081*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VSHRu),// ->75270
/*75085*/     OPC_RecordChild0, // #0 = $Vm
/*75086*/     OPC_RecordChild1, // #1 = $SIMM
/*75087*/     OPC_MoveChild1,
/*75088*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75091*/     OPC_MoveParent,
/*75092*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75115
/*75095*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75097*/       OPC_EmitConvertToTarget, 1,
/*75099*/       OPC_EmitInteger, MVT::i32, 14, 
/*75102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75105*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75115*/     /*SwitchType*/ 20, MVT::v4i16,// ->75137
/*75117*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75119*/       OPC_EmitConvertToTarget, 1,
/*75121*/       OPC_EmitInteger, MVT::i32, 14, 
/*75124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75127*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75137*/     /*SwitchType*/ 20, MVT::v2i32,// ->75159
/*75139*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75141*/       OPC_EmitConvertToTarget, 1,
/*75143*/       OPC_EmitInteger, MVT::i32, 14, 
/*75146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75149*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75159*/     /*SwitchType*/ 20, MVT::v1i64,// ->75181
/*75161*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75163*/       OPC_EmitConvertToTarget, 1,
/*75165*/       OPC_EmitInteger, MVT::i32, 14, 
/*75168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75171*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75181*/     /*SwitchType*/ 20, MVT::v16i8,// ->75203
/*75183*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75185*/       OPC_EmitConvertToTarget, 1,
/*75187*/       OPC_EmitInteger, MVT::i32, 14, 
/*75190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75193*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75203*/     /*SwitchType*/ 20, MVT::v8i16,// ->75225
/*75205*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75207*/       OPC_EmitConvertToTarget, 1,
/*75209*/       OPC_EmitInteger, MVT::i32, 14, 
/*75212*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75215*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75225*/     /*SwitchType*/ 20, MVT::v4i32,// ->75247
/*75227*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75229*/       OPC_EmitConvertToTarget, 1,
/*75231*/       OPC_EmitInteger, MVT::i32, 14, 
/*75234*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75237*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75247*/     /*SwitchType*/ 20, MVT::v2i64,// ->75269
/*75249*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75251*/       OPC_EmitConvertToTarget, 1,
/*75253*/       OPC_EmitInteger, MVT::i32, 14, 
/*75256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75259*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75269*/     0, // EndSwitchType
/*75270*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRs),// ->75459
/*75274*/     OPC_RecordChild0, // #0 = $Vm
/*75275*/     OPC_RecordChild1, // #1 = $SIMM
/*75276*/     OPC_MoveChild1,
/*75277*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75280*/     OPC_MoveParent,
/*75281*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75304
/*75284*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75286*/       OPC_EmitConvertToTarget, 1,
/*75288*/       OPC_EmitInteger, MVT::i32, 14, 
/*75291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75294*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75304*/     /*SwitchType*/ 20, MVT::v4i16,// ->75326
/*75306*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75308*/       OPC_EmitConvertToTarget, 1,
/*75310*/       OPC_EmitInteger, MVT::i32, 14, 
/*75313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75316*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75326*/     /*SwitchType*/ 20, MVT::v2i32,// ->75348
/*75328*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75330*/       OPC_EmitConvertToTarget, 1,
/*75332*/       OPC_EmitInteger, MVT::i32, 14, 
/*75335*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75338*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75348*/     /*SwitchType*/ 20, MVT::v1i64,// ->75370
/*75350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75352*/       OPC_EmitConvertToTarget, 1,
/*75354*/       OPC_EmitInteger, MVT::i32, 14, 
/*75357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75360*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75370*/     /*SwitchType*/ 20, MVT::v16i8,// ->75392
/*75372*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75374*/       OPC_EmitConvertToTarget, 1,
/*75376*/       OPC_EmitInteger, MVT::i32, 14, 
/*75379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75382*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75392*/     /*SwitchType*/ 20, MVT::v8i16,// ->75414
/*75394*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75396*/       OPC_EmitConvertToTarget, 1,
/*75398*/       OPC_EmitInteger, MVT::i32, 14, 
/*75401*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75404*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75414*/     /*SwitchType*/ 20, MVT::v4i32,// ->75436
/*75416*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75418*/       OPC_EmitConvertToTarget, 1,
/*75420*/       OPC_EmitInteger, MVT::i32, 14, 
/*75423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75426*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75436*/     /*SwitchType*/ 20, MVT::v2i64,// ->75458
/*75438*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75440*/       OPC_EmitConvertToTarget, 1,
/*75442*/       OPC_EmitInteger, MVT::i32, 14, 
/*75445*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75448*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75458*/     0, // EndSwitchType
/*75459*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VRSHRu),// ->75648
/*75463*/     OPC_RecordChild0, // #0 = $Vm
/*75464*/     OPC_RecordChild1, // #1 = $SIMM
/*75465*/     OPC_MoveChild1,
/*75466*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75469*/     OPC_MoveParent,
/*75470*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75493
/*75473*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75475*/       OPC_EmitConvertToTarget, 1,
/*75477*/       OPC_EmitInteger, MVT::i32, 14, 
/*75480*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75483*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75493*/     /*SwitchType*/ 20, MVT::v4i16,// ->75515
/*75495*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75497*/       OPC_EmitConvertToTarget, 1,
/*75499*/       OPC_EmitInteger, MVT::i32, 14, 
/*75502*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75505*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75515*/     /*SwitchType*/ 20, MVT::v2i32,// ->75537
/*75517*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75519*/       OPC_EmitConvertToTarget, 1,
/*75521*/       OPC_EmitInteger, MVT::i32, 14, 
/*75524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75527*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75537*/     /*SwitchType*/ 20, MVT::v1i64,// ->75559
/*75539*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75541*/       OPC_EmitConvertToTarget, 1,
/*75543*/       OPC_EmitInteger, MVT::i32, 14, 
/*75546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75549*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75559*/     /*SwitchType*/ 20, MVT::v16i8,// ->75581
/*75561*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75563*/       OPC_EmitConvertToTarget, 1,
/*75565*/       OPC_EmitInteger, MVT::i32, 14, 
/*75568*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75571*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75581*/     /*SwitchType*/ 20, MVT::v8i16,// ->75603
/*75583*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75585*/       OPC_EmitConvertToTarget, 1,
/*75587*/       OPC_EmitInteger, MVT::i32, 14, 
/*75590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75593*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75603*/     /*SwitchType*/ 20, MVT::v4i32,// ->75625
/*75605*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75607*/       OPC_EmitConvertToTarget, 1,
/*75609*/       OPC_EmitInteger, MVT::i32, 14, 
/*75612*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75615*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75625*/     /*SwitchType*/ 20, MVT::v2i64,// ->75647
/*75627*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75629*/       OPC_EmitConvertToTarget, 1,
/*75631*/       OPC_EmitInteger, MVT::i32, 14, 
/*75634*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75637*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75647*/     0, // EndSwitchType
/*75648*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLs),// ->75837
/*75652*/     OPC_RecordChild0, // #0 = $Vm
/*75653*/     OPC_RecordChild1, // #1 = $SIMM
/*75654*/     OPC_MoveChild1,
/*75655*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75658*/     OPC_MoveParent,
/*75659*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75682
/*75662*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75664*/       OPC_EmitConvertToTarget, 1,
/*75666*/       OPC_EmitInteger, MVT::i32, 14, 
/*75669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75672*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75682*/     /*SwitchType*/ 20, MVT::v4i16,// ->75704
/*75684*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75686*/       OPC_EmitConvertToTarget, 1,
/*75688*/       OPC_EmitInteger, MVT::i32, 14, 
/*75691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75694*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75704*/     /*SwitchType*/ 20, MVT::v2i32,// ->75726
/*75706*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75708*/       OPC_EmitConvertToTarget, 1,
/*75710*/       OPC_EmitInteger, MVT::i32, 14, 
/*75713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75716*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75726*/     /*SwitchType*/ 20, MVT::v1i64,// ->75748
/*75728*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75730*/       OPC_EmitConvertToTarget, 1,
/*75732*/       OPC_EmitInteger, MVT::i32, 14, 
/*75735*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75738*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75748*/     /*SwitchType*/ 20, MVT::v16i8,// ->75770
/*75750*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75752*/       OPC_EmitConvertToTarget, 1,
/*75754*/       OPC_EmitInteger, MVT::i32, 14, 
/*75757*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75760*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75770*/     /*SwitchType*/ 20, MVT::v8i16,// ->75792
/*75772*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75774*/       OPC_EmitConvertToTarget, 1,
/*75776*/       OPC_EmitInteger, MVT::i32, 14, 
/*75779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75782*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75792*/     /*SwitchType*/ 20, MVT::v4i32,// ->75814
/*75794*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75796*/       OPC_EmitConvertToTarget, 1,
/*75798*/       OPC_EmitInteger, MVT::i32, 14, 
/*75801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75804*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*75814*/     /*SwitchType*/ 20, MVT::v2i64,// ->75836
/*75816*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75818*/       OPC_EmitConvertToTarget, 1,
/*75820*/       OPC_EmitInteger, MVT::i32, 14, 
/*75823*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75826*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*75836*/     0, // EndSwitchType
/*75837*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLu),// ->76026
/*75841*/     OPC_RecordChild0, // #0 = $Vm
/*75842*/     OPC_RecordChild1, // #1 = $SIMM
/*75843*/     OPC_MoveChild1,
/*75844*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*75847*/     OPC_MoveParent,
/*75848*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->75871
/*75851*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75853*/       OPC_EmitConvertToTarget, 1,
/*75855*/       OPC_EmitInteger, MVT::i32, 14, 
/*75858*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75861*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*75871*/     /*SwitchType*/ 20, MVT::v4i16,// ->75893
/*75873*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75875*/       OPC_EmitConvertToTarget, 1,
/*75877*/       OPC_EmitInteger, MVT::i32, 14, 
/*75880*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75883*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*75893*/     /*SwitchType*/ 20, MVT::v2i32,// ->75915
/*75895*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75897*/       OPC_EmitConvertToTarget, 1,
/*75899*/       OPC_EmitInteger, MVT::i32, 14, 
/*75902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75905*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*75915*/     /*SwitchType*/ 20, MVT::v1i64,// ->75937
/*75917*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75919*/       OPC_EmitConvertToTarget, 1,
/*75921*/       OPC_EmitInteger, MVT::i32, 14, 
/*75924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75927*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*75937*/     /*SwitchType*/ 20, MVT::v16i8,// ->75959
/*75939*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75941*/       OPC_EmitConvertToTarget, 1,
/*75943*/       OPC_EmitInteger, MVT::i32, 14, 
/*75946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75949*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*75959*/     /*SwitchType*/ 20, MVT::v8i16,// ->75981
/*75961*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75963*/       OPC_EmitConvertToTarget, 1,
/*75965*/       OPC_EmitInteger, MVT::i32, 14, 
/*75968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75971*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*75981*/     /*SwitchType*/ 20, MVT::v4i32,// ->76003
/*75983*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75985*/       OPC_EmitConvertToTarget, 1,
/*75987*/       OPC_EmitInteger, MVT::i32, 14, 
/*75990*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75993*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76003*/     /*SwitchType*/ 20, MVT::v2i64,// ->76025
/*76005*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76007*/       OPC_EmitConvertToTarget, 1,
/*76009*/       OPC_EmitInteger, MVT::i32, 14, 
/*76012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76015*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76025*/     0, // EndSwitchType
/*76026*/   /*SwitchOpcode*/ 57|128,1/*185*/, TARGET_VAL(ARMISD::VQSHLsu),// ->76215
/*76030*/     OPC_RecordChild0, // #0 = $Vm
/*76031*/     OPC_RecordChild1, // #1 = $SIMM
/*76032*/     OPC_MoveChild1,
/*76033*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76036*/     OPC_MoveParent,
/*76037*/     OPC_SwitchType /*8 cases */, 20, MVT::v8i8,// ->76060
/*76040*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76042*/       OPC_EmitConvertToTarget, 1,
/*76044*/       OPC_EmitInteger, MVT::i32, 14, 
/*76047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76050*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76060*/     /*SwitchType*/ 20, MVT::v4i16,// ->76082
/*76062*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76064*/       OPC_EmitConvertToTarget, 1,
/*76066*/       OPC_EmitInteger, MVT::i32, 14, 
/*76069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76072*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76082*/     /*SwitchType*/ 20, MVT::v2i32,// ->76104
/*76084*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76086*/       OPC_EmitConvertToTarget, 1,
/*76088*/       OPC_EmitInteger, MVT::i32, 14, 
/*76091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76094*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76104*/     /*SwitchType*/ 20, MVT::v1i64,// ->76126
/*76106*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76108*/       OPC_EmitConvertToTarget, 1,
/*76110*/       OPC_EmitInteger, MVT::i32, 14, 
/*76113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76116*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76126*/     /*SwitchType*/ 20, MVT::v16i8,// ->76148
/*76128*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76130*/       OPC_EmitConvertToTarget, 1,
/*76132*/       OPC_EmitInteger, MVT::i32, 14, 
/*76135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76138*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76148*/     /*SwitchType*/ 20, MVT::v8i16,// ->76170
/*76150*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76152*/       OPC_EmitConvertToTarget, 1,
/*76154*/       OPC_EmitInteger, MVT::i32, 14, 
/*76157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76160*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76170*/     /*SwitchType*/ 20, MVT::v4i32,// ->76192
/*76172*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76174*/       OPC_EmitConvertToTarget, 1,
/*76176*/       OPC_EmitInteger, MVT::i32, 14, 
/*76179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76182*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76192*/     /*SwitchType*/ 20, MVT::v2i64,// ->76214
/*76194*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76196*/       OPC_EmitConvertToTarget, 1,
/*76198*/       OPC_EmitInteger, MVT::i32, 14, 
/*76201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76204*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76214*/     0, // EndSwitchType
/*76215*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSLI),// ->76413
/*76219*/     OPC_RecordChild0, // #0 = $src1
/*76220*/     OPC_RecordChild1, // #1 = $Vm
/*76221*/     OPC_RecordChild2, // #2 = $SIMM
/*76222*/     OPC_MoveChild2,
/*76223*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76226*/     OPC_MoveParent,
/*76227*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->76251
/*76230*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76232*/       OPC_EmitConvertToTarget, 2,
/*76234*/       OPC_EmitInteger, MVT::i32, 14, 
/*76237*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76240*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76251*/     /*SwitchType*/ 21, MVT::v4i16,// ->76274
/*76253*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76255*/       OPC_EmitConvertToTarget, 2,
/*76257*/       OPC_EmitInteger, MVT::i32, 14, 
/*76260*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76263*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76274*/     /*SwitchType*/ 21, MVT::v2i32,// ->76297
/*76276*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76278*/       OPC_EmitConvertToTarget, 2,
/*76280*/       OPC_EmitInteger, MVT::i32, 14, 
/*76283*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76286*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76297*/     /*SwitchType*/ 21, MVT::v1i64,// ->76320
/*76299*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76301*/       OPC_EmitConvertToTarget, 2,
/*76303*/       OPC_EmitInteger, MVT::i32, 14, 
/*76306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76309*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76320*/     /*SwitchType*/ 21, MVT::v16i8,// ->76343
/*76322*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76324*/       OPC_EmitConvertToTarget, 2,
/*76326*/       OPC_EmitInteger, MVT::i32, 14, 
/*76329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76332*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76343*/     /*SwitchType*/ 21, MVT::v8i16,// ->76366
/*76345*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76347*/       OPC_EmitConvertToTarget, 2,
/*76349*/       OPC_EmitInteger, MVT::i32, 14, 
/*76352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76355*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76366*/     /*SwitchType*/ 21, MVT::v4i32,// ->76389
/*76368*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76370*/       OPC_EmitConvertToTarget, 2,
/*76372*/       OPC_EmitInteger, MVT::i32, 14, 
/*76375*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76378*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76389*/     /*SwitchType*/ 21, MVT::v2i64,// ->76412
/*76391*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76393*/       OPC_EmitConvertToTarget, 2,
/*76395*/       OPC_EmitInteger, MVT::i32, 14, 
/*76398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76401*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSLIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76412*/     0, // EndSwitchType
/*76413*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSRI),// ->76611
/*76417*/     OPC_RecordChild0, // #0 = $src1
/*76418*/     OPC_RecordChild1, // #1 = $Vm
/*76419*/     OPC_RecordChild2, // #2 = $SIMM
/*76420*/     OPC_MoveChild2,
/*76421*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76424*/     OPC_MoveParent,
/*76425*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->76449
/*76428*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76430*/       OPC_EmitConvertToTarget, 2,
/*76432*/       OPC_EmitInteger, MVT::i32, 14, 
/*76435*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76438*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*76449*/     /*SwitchType*/ 21, MVT::v4i16,// ->76472
/*76451*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76453*/       OPC_EmitConvertToTarget, 2,
/*76455*/       OPC_EmitInteger, MVT::i32, 14, 
/*76458*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76461*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*76472*/     /*SwitchType*/ 21, MVT::v2i32,// ->76495
/*76474*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76476*/       OPC_EmitConvertToTarget, 2,
/*76478*/       OPC_EmitInteger, MVT::i32, 14, 
/*76481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76484*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*76495*/     /*SwitchType*/ 21, MVT::v1i64,// ->76518
/*76497*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76499*/       OPC_EmitConvertToTarget, 2,
/*76501*/       OPC_EmitInteger, MVT::i32, 14, 
/*76504*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76507*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv1i64), 0,
                    MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*76518*/     /*SwitchType*/ 21, MVT::v16i8,// ->76541
/*76520*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76522*/       OPC_EmitConvertToTarget, 2,
/*76524*/       OPC_EmitInteger, MVT::i32, 14, 
/*76527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76530*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv16i8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*76541*/     /*SwitchType*/ 21, MVT::v8i16,// ->76564
/*76543*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76545*/       OPC_EmitConvertToTarget, 2,
/*76547*/       OPC_EmitInteger, MVT::i32, 14, 
/*76550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76553*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv8i16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*76564*/     /*SwitchType*/ 21, MVT::v4i32,// ->76587
/*76566*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76568*/       OPC_EmitConvertToTarget, 2,
/*76570*/       OPC_EmitInteger, MVT::i32, 14, 
/*76573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76576*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv4i32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*76587*/     /*SwitchType*/ 21, MVT::v2i64,// ->76610
/*76589*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76591*/       OPC_EmitConvertToTarget, 2,
/*76593*/       OPC_EmitInteger, MVT::i32, 14, 
/*76596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76599*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VSRIv2i64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*76610*/     0, // EndSwitchType
/*76611*/   /*SwitchOpcode*/ 5|128,1/*133*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->76748
/*76615*/     OPC_RecordChild0, // #0 = $src
/*76616*/     OPC_Scope, 25, /*->76643*/ // 5 children in Scope
/*76618*/       OPC_CheckChild0Type, MVT::v16i8,
/*76620*/       OPC_RecordChild1, // #1 = $start
/*76621*/       OPC_MoveChild1,
/*76622*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76625*/       OPC_CheckType, MVT::i32,
/*76627*/       OPC_MoveParent,
/*76628*/       OPC_CheckType, MVT::v8i8,
/*76630*/       OPC_EmitConvertToTarget, 1,
/*76632*/       OPC_EmitNodeXForm, 14, 2, // DSubReg_i8_reg
/*76635*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*76643*/     /*Scope*/ 25, /*->76669*/
/*76644*/       OPC_CheckChild0Type, MVT::v8i16,
/*76646*/       OPC_RecordChild1, // #1 = $start
/*76647*/       OPC_MoveChild1,
/*76648*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76651*/       OPC_CheckType, MVT::i32,
/*76653*/       OPC_MoveParent,
/*76654*/       OPC_CheckType, MVT::v4i16,
/*76656*/       OPC_EmitConvertToTarget, 1,
/*76658*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*76661*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*76669*/     /*Scope*/ 25, /*->76695*/
/*76670*/       OPC_CheckChild0Type, MVT::v4i32,
/*76672*/       OPC_RecordChild1, // #1 = $start
/*76673*/       OPC_MoveChild1,
/*76674*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76677*/       OPC_CheckType, MVT::i32,
/*76679*/       OPC_MoveParent,
/*76680*/       OPC_CheckType, MVT::v2i32,
/*76682*/       OPC_EmitConvertToTarget, 1,
/*76684*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*76687*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*76695*/     /*Scope*/ 25, /*->76721*/
/*76696*/       OPC_CheckChild0Type, MVT::v2i64,
/*76698*/       OPC_RecordChild1, // #1 = $start
/*76699*/       OPC_MoveChild1,
/*76700*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76703*/       OPC_CheckType, MVT::i32,
/*76705*/       OPC_MoveParent,
/*76706*/       OPC_CheckType, MVT::v1i64,
/*76708*/       OPC_EmitConvertToTarget, 1,
/*76710*/       OPC_EmitNodeXForm, 17, 2, // DSubReg_f64_reg
/*76713*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*76721*/     /*Scope*/ 25, /*->76747*/
/*76722*/       OPC_CheckChild0Type, MVT::v4f32,
/*76724*/       OPC_RecordChild1, // #1 = $start
/*76725*/       OPC_MoveChild1,
/*76726*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76729*/       OPC_CheckType, MVT::i32,
/*76731*/       OPC_MoveParent,
/*76732*/       OPC_CheckType, MVT::v2f32,
/*76734*/       OPC_EmitConvertToTarget, 1,
/*76736*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*76739*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*76747*/     0, /*End of Scope*/
/*76748*/   /*SwitchOpcode*/ 85|128,1/*213*/, TARGET_VAL(ARMISD::VEXT),// ->76965
/*76752*/     OPC_RecordChild0, // #0 = $Vn
/*76753*/     OPC_RecordChild1, // #1 = $Vm
/*76754*/     OPC_RecordChild2, // #2 = $index
/*76755*/     OPC_MoveChild2,
/*76756*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*76759*/     OPC_MoveParent,
/*76760*/     OPC_SwitchType /*9 cases */, 21, MVT::v8i8,// ->76784
/*76763*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76765*/       OPC_EmitConvertToTarget, 2,
/*76767*/       OPC_EmitInteger, MVT::i32, 14, 
/*76770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76773*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd8), 0,
                    MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*76784*/     /*SwitchType*/ 21, MVT::v4i16,// ->76807
/*76786*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76788*/       OPC_EmitConvertToTarget, 2,
/*76790*/       OPC_EmitInteger, MVT::i32, 14, 
/*76793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76796*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd16), 0,
                    MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*76807*/     /*SwitchType*/ 21, MVT::v2i32,// ->76830
/*76809*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76811*/       OPC_EmitConvertToTarget, 2,
/*76813*/       OPC_EmitInteger, MVT::i32, 14, 
/*76816*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76819*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*76830*/     /*SwitchType*/ 21, MVT::v16i8,// ->76853
/*76832*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76834*/       OPC_EmitConvertToTarget, 2,
/*76836*/       OPC_EmitInteger, MVT::i32, 14, 
/*76839*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76842*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq8), 0,
                    MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*76853*/     /*SwitchType*/ 21, MVT::v8i16,// ->76876
/*76855*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76857*/       OPC_EmitConvertToTarget, 2,
/*76859*/       OPC_EmitInteger, MVT::i32, 14, 
/*76862*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76865*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq16), 0,
                    MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*76876*/     /*SwitchType*/ 21, MVT::v4i32,// ->76899
/*76878*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76880*/       OPC_EmitConvertToTarget, 2,
/*76882*/       OPC_EmitInteger, MVT::i32, 14, 
/*76885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76888*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*76899*/     /*SwitchType*/ 21, MVT::v2i64,// ->76922
/*76901*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76903*/       OPC_EmitConvertToTarget, 2,
/*76905*/       OPC_EmitInteger, MVT::i32, 14, 
/*76908*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76911*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq64), 0,
                    MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*76922*/     /*SwitchType*/ 19, MVT::v2f32,// ->76943
/*76924*/       OPC_EmitConvertToTarget, 2,
/*76926*/       OPC_EmitInteger, MVT::i32, 14, 
/*76929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76932*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTd32), 0,
                    MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*76943*/     /*SwitchType*/ 19, MVT::v4f32,// ->76964
/*76945*/       OPC_EmitConvertToTarget, 2,
/*76947*/       OPC_EmitInteger, MVT::i32, 14, 
/*76950*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76953*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VEXTq32), 0,
                    MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*76964*/     0, // EndSwitchType
/*76965*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCEQ),// ->77210
/*76969*/     OPC_RecordChild0, // #0 = $Vn
/*76970*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->76994
/*76973*/       OPC_CheckChild0Type, MVT::v8i8,
/*76975*/       OPC_RecordChild1, // #1 = $Vm
/*76976*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76978*/       OPC_EmitInteger, MVT::i32, 14, 
/*76981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76984*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76994*/     /*SwitchType*/ 46, MVT::v4i16,// ->77042
/*76996*/       OPC_Scope, 21, /*->77019*/ // 2 children in Scope
/*76998*/         OPC_CheckChild0Type, MVT::v4i16,
/*77000*/         OPC_RecordChild1, // #1 = $Vm
/*77001*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77003*/         OPC_EmitInteger, MVT::i32, 14, 
/*77006*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77009*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77019*/       /*Scope*/ 21, /*->77041*/
/*77020*/         OPC_CheckChild0Type, MVT::v4f16,
/*77022*/         OPC_RecordChild1, // #1 = $Vm
/*77023*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77025*/         OPC_EmitInteger, MVT::i32, 14, 
/*77028*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77031*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*77041*/       0, /*End of Scope*/
/*77042*/     /*SwitchType*/ 46, MVT::v2i32,// ->77090
/*77044*/       OPC_Scope, 21, /*->77067*/ // 2 children in Scope
/*77046*/         OPC_CheckChild0Type, MVT::v2i32,
/*77048*/         OPC_RecordChild1, // #1 = $Vm
/*77049*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77051*/         OPC_EmitInteger, MVT::i32, 14, 
/*77054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77057*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77067*/       /*Scope*/ 21, /*->77089*/
/*77068*/         OPC_CheckChild0Type, MVT::v2f32,
/*77070*/         OPC_RecordChild1, // #1 = $Vm
/*77071*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77073*/         OPC_EmitInteger, MVT::i32, 14, 
/*77076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77079*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77089*/       0, /*End of Scope*/
/*77090*/     /*SwitchType*/ 21, MVT::v16i8,// ->77113
/*77092*/       OPC_CheckChild0Type, MVT::v16i8,
/*77094*/       OPC_RecordChild1, // #1 = $Vm
/*77095*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77097*/       OPC_EmitInteger, MVT::i32, 14, 
/*77100*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77103*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77113*/     /*SwitchType*/ 46, MVT::v8i16,// ->77161
/*77115*/       OPC_Scope, 21, /*->77138*/ // 2 children in Scope
/*77117*/         OPC_CheckChild0Type, MVT::v8i16,
/*77119*/         OPC_RecordChild1, // #1 = $Vm
/*77120*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77122*/         OPC_EmitInteger, MVT::i32, 14, 
/*77125*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77128*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77138*/       /*Scope*/ 21, /*->77160*/
/*77139*/         OPC_CheckChild0Type, MVT::v8f16,
/*77141*/         OPC_RecordChild1, // #1 = $Vm
/*77142*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77144*/         OPC_EmitInteger, MVT::i32, 14, 
/*77147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77150*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*77160*/       0, /*End of Scope*/
/*77161*/     /*SwitchType*/ 46, MVT::v4i32,// ->77209
/*77163*/       OPC_Scope, 21, /*->77186*/ // 2 children in Scope
/*77165*/         OPC_CheckChild0Type, MVT::v4i32,
/*77167*/         OPC_RecordChild1, // #1 = $Vm
/*77168*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77170*/         OPC_EmitInteger, MVT::i32, 14, 
/*77173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77176*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77186*/       /*Scope*/ 21, /*->77208*/
/*77187*/         OPC_CheckChild0Type, MVT::v4f32,
/*77189*/         OPC_RecordChild1, // #1 = $Vm
/*77190*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77192*/         OPC_EmitInteger, MVT::i32, 14, 
/*77195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77198*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77208*/       0, /*End of Scope*/
/*77209*/     0, // EndSwitchType
/*77210*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCEQZ),// ->77435
/*77214*/     OPC_RecordChild0, // #0 = $Vm
/*77215*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->77237
/*77218*/       OPC_CheckChild0Type, MVT::v8i8,
/*77220*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77222*/       OPC_EmitInteger, MVT::i32, 14, 
/*77225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77228*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*77237*/     /*SwitchType*/ 42, MVT::v4i16,// ->77281
/*77239*/       OPC_Scope, 19, /*->77260*/ // 2 children in Scope
/*77241*/         OPC_CheckChild0Type, MVT::v4i16,
/*77243*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77245*/         OPC_EmitInteger, MVT::i32, 14, 
/*77248*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77251*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*77260*/       /*Scope*/ 19, /*->77280*/
/*77261*/         OPC_CheckChild0Type, MVT::v4f16,
/*77263*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77265*/         OPC_EmitInteger, MVT::i32, 14, 
/*77268*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77271*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f16:v4i16 DPR:v4f16:$Vm)
/*77280*/       0, /*End of Scope*/
/*77281*/     /*SwitchType*/ 42, MVT::v2i32,// ->77325
/*77283*/       OPC_Scope, 19, /*->77304*/ // 2 children in Scope
/*77285*/         OPC_CheckChild0Type, MVT::v2i32,
/*77287*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77289*/         OPC_EmitInteger, MVT::i32, 14, 
/*77292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77295*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*77304*/       /*Scope*/ 19, /*->77324*/
/*77305*/         OPC_CheckChild0Type, MVT::v2f32,
/*77307*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77309*/         OPC_EmitInteger, MVT::i32, 14, 
/*77312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77315*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*77324*/       0, /*End of Scope*/
/*77325*/     /*SwitchType*/ 19, MVT::v16i8,// ->77346
/*77327*/       OPC_CheckChild0Type, MVT::v16i8,
/*77329*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77331*/       OPC_EmitInteger, MVT::i32, 14, 
/*77334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77337*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*77346*/     /*SwitchType*/ 42, MVT::v8i16,// ->77390
/*77348*/       OPC_Scope, 19, /*->77369*/ // 2 children in Scope
/*77350*/         OPC_CheckChild0Type, MVT::v8i16,
/*77352*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77354*/         OPC_EmitInteger, MVT::i32, 14, 
/*77357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77360*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*77369*/       /*Scope*/ 19, /*->77389*/
/*77370*/         OPC_CheckChild0Type, MVT::v8f16,
/*77372*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77374*/         OPC_EmitInteger, MVT::i32, 14, 
/*77377*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77380*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCEQzv8f16:v8i16 QPR:v8f16:$Vm)
/*77389*/       0, /*End of Scope*/
/*77390*/     /*SwitchType*/ 42, MVT::v4i32,// ->77434
/*77392*/       OPC_Scope, 19, /*->77413*/ // 2 children in Scope
/*77394*/         OPC_CheckChild0Type, MVT::v4i32,
/*77396*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77398*/         OPC_EmitInteger, MVT::i32, 14, 
/*77401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77404*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*77413*/       /*Scope*/ 19, /*->77433*/
/*77414*/         OPC_CheckChild0Type, MVT::v4f32,
/*77416*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77418*/         OPC_EmitInteger, MVT::i32, 14, 
/*77421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77424*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*77433*/       0, /*End of Scope*/
/*77434*/     0, // EndSwitchType
/*77435*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGE),// ->77680
/*77439*/     OPC_RecordChild0, // #0 = $Vn
/*77440*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->77464
/*77443*/       OPC_CheckChild0Type, MVT::v8i8,
/*77445*/       OPC_RecordChild1, // #1 = $Vm
/*77446*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77448*/       OPC_EmitInteger, MVT::i32, 14, 
/*77451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77454*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77464*/     /*SwitchType*/ 46, MVT::v4i16,// ->77512
/*77466*/       OPC_Scope, 21, /*->77489*/ // 2 children in Scope
/*77468*/         OPC_CheckChild0Type, MVT::v4i16,
/*77470*/         OPC_RecordChild1, // #1 = $Vm
/*77471*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77473*/         OPC_EmitInteger, MVT::i32, 14, 
/*77476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77479*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77489*/       /*Scope*/ 21, /*->77511*/
/*77490*/         OPC_CheckChild0Type, MVT::v4f16,
/*77492*/         OPC_RecordChild1, // #1 = $Vm
/*77493*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77495*/         OPC_EmitInteger, MVT::i32, 14, 
/*77498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77501*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*77511*/       0, /*End of Scope*/
/*77512*/     /*SwitchType*/ 46, MVT::v2i32,// ->77560
/*77514*/       OPC_Scope, 21, /*->77537*/ // 2 children in Scope
/*77516*/         OPC_CheckChild0Type, MVT::v2i32,
/*77518*/         OPC_RecordChild1, // #1 = $Vm
/*77519*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77521*/         OPC_EmitInteger, MVT::i32, 14, 
/*77524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77527*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77537*/       /*Scope*/ 21, /*->77559*/
/*77538*/         OPC_CheckChild0Type, MVT::v2f32,
/*77540*/         OPC_RecordChild1, // #1 = $Vm
/*77541*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77543*/         OPC_EmitInteger, MVT::i32, 14, 
/*77546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77549*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*77559*/       0, /*End of Scope*/
/*77560*/     /*SwitchType*/ 21, MVT::v16i8,// ->77583
/*77562*/       OPC_CheckChild0Type, MVT::v16i8,
/*77564*/       OPC_RecordChild1, // #1 = $Vm
/*77565*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77567*/       OPC_EmitInteger, MVT::i32, 14, 
/*77570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77573*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77583*/     /*SwitchType*/ 46, MVT::v8i16,// ->77631
/*77585*/       OPC_Scope, 21, /*->77608*/ // 2 children in Scope
/*77587*/         OPC_CheckChild0Type, MVT::v8i16,
/*77589*/         OPC_RecordChild1, // #1 = $Vm
/*77590*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77592*/         OPC_EmitInteger, MVT::i32, 14, 
/*77595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77598*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77608*/       /*Scope*/ 21, /*->77630*/
/*77609*/         OPC_CheckChild0Type, MVT::v8f16,
/*77611*/         OPC_RecordChild1, // #1 = $Vm
/*77612*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77614*/         OPC_EmitInteger, MVT::i32, 14, 
/*77617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77620*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEhq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEhq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*77630*/       0, /*End of Scope*/
/*77631*/     /*SwitchType*/ 46, MVT::v4i32,// ->77679
/*77633*/       OPC_Scope, 21, /*->77656*/ // 2 children in Scope
/*77635*/         OPC_CheckChild0Type, MVT::v4i32,
/*77637*/         OPC_RecordChild1, // #1 = $Vm
/*77638*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77640*/         OPC_EmitInteger, MVT::i32, 14, 
/*77643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77646*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77656*/       /*Scope*/ 21, /*->77678*/
/*77657*/         OPC_CheckChild0Type, MVT::v4f32,
/*77659*/         OPC_RecordChild1, // #1 = $Vm
/*77660*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77662*/         OPC_EmitInteger, MVT::i32, 14, 
/*77665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77668*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*77678*/       0, /*End of Scope*/
/*77679*/     0, // EndSwitchType
/*77680*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGEU),// ->77825
/*77684*/     OPC_RecordChild0, // #0 = $Vn
/*77685*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->77709
/*77688*/       OPC_CheckChild0Type, MVT::v8i8,
/*77690*/       OPC_RecordChild1, // #1 = $Vm
/*77691*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77693*/       OPC_EmitInteger, MVT::i32, 14, 
/*77696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77699*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*77709*/     /*SwitchType*/ 21, MVT::v4i16,// ->77732
/*77711*/       OPC_CheckChild0Type, MVT::v4i16,
/*77713*/       OPC_RecordChild1, // #1 = $Vm
/*77714*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77716*/       OPC_EmitInteger, MVT::i32, 14, 
/*77719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77722*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*77732*/     /*SwitchType*/ 21, MVT::v2i32,// ->77755
/*77734*/       OPC_CheckChild0Type, MVT::v2i32,
/*77736*/       OPC_RecordChild1, // #1 = $Vm
/*77737*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77739*/       OPC_EmitInteger, MVT::i32, 14, 
/*77742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77745*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77755*/     /*SwitchType*/ 21, MVT::v16i8,// ->77778
/*77757*/       OPC_CheckChild0Type, MVT::v16i8,
/*77759*/       OPC_RecordChild1, // #1 = $Vm
/*77760*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77762*/       OPC_EmitInteger, MVT::i32, 14, 
/*77765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77768*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*77778*/     /*SwitchType*/ 21, MVT::v8i16,// ->77801
/*77780*/       OPC_CheckChild0Type, MVT::v8i16,
/*77782*/       OPC_RecordChild1, // #1 = $Vm
/*77783*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77785*/       OPC_EmitInteger, MVT::i32, 14, 
/*77788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77791*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*77801*/     /*SwitchType*/ 21, MVT::v4i32,// ->77824
/*77803*/       OPC_CheckChild0Type, MVT::v4i32,
/*77805*/       OPC_RecordChild1, // #1 = $Vm
/*77806*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77808*/       OPC_EmitInteger, MVT::i32, 14, 
/*77811*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77814*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77824*/     0, // EndSwitchType
/*77825*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGEZ),// ->78050
/*77829*/     OPC_RecordChild0, // #0 = $Vm
/*77830*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->77852
/*77833*/       OPC_CheckChild0Type, MVT::v8i8,
/*77835*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77837*/       OPC_EmitInteger, MVT::i32, 14, 
/*77840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77843*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*77852*/     /*SwitchType*/ 42, MVT::v4i16,// ->77896
/*77854*/       OPC_Scope, 19, /*->77875*/ // 2 children in Scope
/*77856*/         OPC_CheckChild0Type, MVT::v4i16,
/*77858*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77860*/         OPC_EmitInteger, MVT::i32, 14, 
/*77863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77866*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*77875*/       /*Scope*/ 19, /*->77895*/
/*77876*/         OPC_CheckChild0Type, MVT::v4f16,
/*77878*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77880*/         OPC_EmitInteger, MVT::i32, 14, 
/*77883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77886*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f16:v4i16 DPR:v4f16:$Vm)
/*77895*/       0, /*End of Scope*/
/*77896*/     /*SwitchType*/ 42, MVT::v2i32,// ->77940
/*77898*/       OPC_Scope, 19, /*->77919*/ // 2 children in Scope
/*77900*/         OPC_CheckChild0Type, MVT::v2i32,
/*77902*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77904*/         OPC_EmitInteger, MVT::i32, 14, 
/*77907*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77910*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*77919*/       /*Scope*/ 19, /*->77939*/
/*77920*/         OPC_CheckChild0Type, MVT::v2f32,
/*77922*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77924*/         OPC_EmitInteger, MVT::i32, 14, 
/*77927*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77930*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*77939*/       0, /*End of Scope*/
/*77940*/     /*SwitchType*/ 19, MVT::v16i8,// ->77961
/*77942*/       OPC_CheckChild0Type, MVT::v16i8,
/*77944*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77946*/       OPC_EmitInteger, MVT::i32, 14, 
/*77949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77952*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*77961*/     /*SwitchType*/ 42, MVT::v8i16,// ->78005
/*77963*/       OPC_Scope, 19, /*->77984*/ // 2 children in Scope
/*77965*/         OPC_CheckChild0Type, MVT::v8i16,
/*77967*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77969*/         OPC_EmitInteger, MVT::i32, 14, 
/*77972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77975*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*77984*/       /*Scope*/ 19, /*->78004*/
/*77985*/         OPC_CheckChild0Type, MVT::v8f16,
/*77987*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*77989*/         OPC_EmitInteger, MVT::i32, 14, 
/*77992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGEzv8f16:v8i16 QPR:v8f16:$Vm)
/*78004*/       0, /*End of Scope*/
/*78005*/     /*SwitchType*/ 42, MVT::v4i32,// ->78049
/*78007*/       OPC_Scope, 19, /*->78028*/ // 2 children in Scope
/*78009*/         OPC_CheckChild0Type, MVT::v4i32,
/*78011*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78013*/         OPC_EmitInteger, MVT::i32, 14, 
/*78016*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78019*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78028*/       /*Scope*/ 19, /*->78048*/
/*78029*/         OPC_CheckChild0Type, MVT::v4f32,
/*78031*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78033*/         OPC_EmitInteger, MVT::i32, 14, 
/*78036*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78039*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78048*/       0, /*End of Scope*/
/*78049*/     0, // EndSwitchType
/*78050*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLEZ),// ->78275
/*78054*/     OPC_RecordChild0, // #0 = $Vm
/*78055*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78077
/*78058*/       OPC_CheckChild0Type, MVT::v8i8,
/*78060*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78062*/       OPC_EmitInteger, MVT::i32, 14, 
/*78065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78068*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*78077*/     /*SwitchType*/ 42, MVT::v4i16,// ->78121
/*78079*/       OPC_Scope, 19, /*->78100*/ // 2 children in Scope
/*78081*/         OPC_CheckChild0Type, MVT::v4i16,
/*78083*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78085*/         OPC_EmitInteger, MVT::i32, 14, 
/*78088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78091*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*78100*/       /*Scope*/ 19, /*->78120*/
/*78101*/         OPC_CheckChild0Type, MVT::v4f16,
/*78103*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78105*/         OPC_EmitInteger, MVT::i32, 14, 
/*78108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78111*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f16:v4i16 DPR:v4f16:$Vm)
/*78120*/       0, /*End of Scope*/
/*78121*/     /*SwitchType*/ 42, MVT::v2i32,// ->78165
/*78123*/       OPC_Scope, 19, /*->78144*/ // 2 children in Scope
/*78125*/         OPC_CheckChild0Type, MVT::v2i32,
/*78127*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78129*/         OPC_EmitInteger, MVT::i32, 14, 
/*78132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78135*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*78144*/       /*Scope*/ 19, /*->78164*/
/*78145*/         OPC_CheckChild0Type, MVT::v2f32,
/*78147*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78149*/         OPC_EmitInteger, MVT::i32, 14, 
/*78152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78155*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*78164*/       0, /*End of Scope*/
/*78165*/     /*SwitchType*/ 19, MVT::v16i8,// ->78186
/*78167*/       OPC_CheckChild0Type, MVT::v16i8,
/*78169*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78171*/       OPC_EmitInteger, MVT::i32, 14, 
/*78174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78177*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*78186*/     /*SwitchType*/ 42, MVT::v8i16,// ->78230
/*78188*/       OPC_Scope, 19, /*->78209*/ // 2 children in Scope
/*78190*/         OPC_CheckChild0Type, MVT::v8i16,
/*78192*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78194*/         OPC_EmitInteger, MVT::i32, 14, 
/*78197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78200*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*78209*/       /*Scope*/ 19, /*->78229*/
/*78210*/         OPC_CheckChild0Type, MVT::v8f16,
/*78212*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78214*/         OPC_EmitInteger, MVT::i32, 14, 
/*78217*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78220*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLEzv8f16:v8i16 QPR:v8f16:$Vm)
/*78229*/       0, /*End of Scope*/
/*78230*/     /*SwitchType*/ 42, MVT::v4i32,// ->78274
/*78232*/       OPC_Scope, 19, /*->78253*/ // 2 children in Scope
/*78234*/         OPC_CheckChild0Type, MVT::v4i32,
/*78236*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78238*/         OPC_EmitInteger, MVT::i32, 14, 
/*78241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78244*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*78253*/       /*Scope*/ 19, /*->78273*/
/*78254*/         OPC_CheckChild0Type, MVT::v4f32,
/*78256*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78258*/         OPC_EmitInteger, MVT::i32, 14, 
/*78261*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78264*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*78273*/       0, /*End of Scope*/
/*78274*/     0, // EndSwitchType
/*78275*/   /*SwitchOpcode*/ 113|128,1/*241*/, TARGET_VAL(ARMISD::VCGT),// ->78520
/*78279*/     OPC_RecordChild0, // #0 = $Vn
/*78280*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78304
/*78283*/       OPC_CheckChild0Type, MVT::v8i8,
/*78285*/       OPC_RecordChild1, // #1 = $Vm
/*78286*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78288*/       OPC_EmitInteger, MVT::i32, 14, 
/*78291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78294*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78304*/     /*SwitchType*/ 46, MVT::v4i16,// ->78352
/*78306*/       OPC_Scope, 21, /*->78329*/ // 2 children in Scope
/*78308*/         OPC_CheckChild0Type, MVT::v4i16,
/*78310*/         OPC_RecordChild1, // #1 = $Vm
/*78311*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78313*/         OPC_EmitInteger, MVT::i32, 14, 
/*78316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78319*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i16), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78329*/       /*Scope*/ 21, /*->78351*/
/*78330*/         OPC_CheckChild0Type, MVT::v4f16,
/*78332*/         OPC_RecordChild1, // #1 = $Vm
/*78333*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78335*/         OPC_EmitInteger, MVT::i32, 14, 
/*78338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78341*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThd), 0,
                      MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGThd:v4i16 DPR:v4f16:$Vn, DPR:v4f16:$Vm)
/*78351*/       0, /*End of Scope*/
/*78352*/     /*SwitchType*/ 46, MVT::v2i32,// ->78400
/*78354*/       OPC_Scope, 21, /*->78377*/ // 2 children in Scope
/*78356*/         OPC_CheckChild0Type, MVT::v2i32,
/*78358*/         OPC_RecordChild1, // #1 = $Vm
/*78359*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78361*/         OPC_EmitInteger, MVT::i32, 14, 
/*78364*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78367*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78377*/       /*Scope*/ 21, /*->78399*/
/*78378*/         OPC_CheckChild0Type, MVT::v2f32,
/*78380*/         OPC_RecordChild1, // #1 = $Vm
/*78381*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78383*/         OPC_EmitInteger, MVT::i32, 14, 
/*78386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78389*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfd), 0,
                      MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*78399*/       0, /*End of Scope*/
/*78400*/     /*SwitchType*/ 21, MVT::v16i8,// ->78423
/*78402*/       OPC_CheckChild0Type, MVT::v16i8,
/*78404*/       OPC_RecordChild1, // #1 = $Vm
/*78405*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78407*/       OPC_EmitInteger, MVT::i32, 14, 
/*78410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78413*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78423*/     /*SwitchType*/ 46, MVT::v8i16,// ->78471
/*78425*/       OPC_Scope, 21, /*->78448*/ // 2 children in Scope
/*78427*/         OPC_CheckChild0Type, MVT::v8i16,
/*78429*/         OPC_RecordChild1, // #1 = $Vm
/*78430*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78432*/         OPC_EmitInteger, MVT::i32, 14, 
/*78435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78438*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv8i16), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78448*/       /*Scope*/ 21, /*->78470*/
/*78449*/         OPC_CheckChild0Type, MVT::v8f16,
/*78451*/         OPC_RecordChild1, // #1 = $Vm
/*78452*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78454*/         OPC_EmitInteger, MVT::i32, 14, 
/*78457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78460*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGThq), 0,
                      MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGThq:v8i16 QPR:v8f16:$Vn, QPR:v8f16:$Vm)
/*78470*/       0, /*End of Scope*/
/*78471*/     /*SwitchType*/ 46, MVT::v4i32,// ->78519
/*78473*/       OPC_Scope, 21, /*->78496*/ // 2 children in Scope
/*78475*/         OPC_CheckChild0Type, MVT::v4i32,
/*78477*/         OPC_RecordChild1, // #1 = $Vm
/*78478*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78480*/         OPC_EmitInteger, MVT::i32, 14, 
/*78483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78486*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78496*/       /*Scope*/ 21, /*->78518*/
/*78497*/         OPC_CheckChild0Type, MVT::v4f32,
/*78499*/         OPC_RecordChild1, // #1 = $Vm
/*78500*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78502*/         OPC_EmitInteger, MVT::i32, 14, 
/*78505*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78508*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTfq), 0,
                      MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*78518*/       0, /*End of Scope*/
/*78519*/     0, // EndSwitchType
/*78520*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VCGTU),// ->78665
/*78524*/     OPC_RecordChild0, // #0 = $Vn
/*78525*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->78549
/*78528*/       OPC_CheckChild0Type, MVT::v8i8,
/*78530*/       OPC_RecordChild1, // #1 = $Vm
/*78531*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78533*/       OPC_EmitInteger, MVT::i32, 14, 
/*78536*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78539*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*78549*/     /*SwitchType*/ 21, MVT::v4i16,// ->78572
/*78551*/       OPC_CheckChild0Type, MVT::v4i16,
/*78553*/       OPC_RecordChild1, // #1 = $Vm
/*78554*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78556*/       OPC_EmitInteger, MVT::i32, 14, 
/*78559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78562*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*78572*/     /*SwitchType*/ 21, MVT::v2i32,// ->78595
/*78574*/       OPC_CheckChild0Type, MVT::v2i32,
/*78576*/       OPC_RecordChild1, // #1 = $Vm
/*78577*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78579*/       OPC_EmitInteger, MVT::i32, 14, 
/*78582*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78585*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*78595*/     /*SwitchType*/ 21, MVT::v16i8,// ->78618
/*78597*/       OPC_CheckChild0Type, MVT::v16i8,
/*78599*/       OPC_RecordChild1, // #1 = $Vm
/*78600*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78602*/       OPC_EmitInteger, MVT::i32, 14, 
/*78605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78608*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*78618*/     /*SwitchType*/ 21, MVT::v8i16,// ->78641
/*78620*/       OPC_CheckChild0Type, MVT::v8i16,
/*78622*/       OPC_RecordChild1, // #1 = $Vm
/*78623*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78625*/       OPC_EmitInteger, MVT::i32, 14, 
/*78628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78631*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*78641*/     /*SwitchType*/ 21, MVT::v4i32,// ->78664
/*78643*/       OPC_CheckChild0Type, MVT::v4i32,
/*78645*/       OPC_RecordChild1, // #1 = $Vm
/*78646*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78648*/       OPC_EmitInteger, MVT::i32, 14, 
/*78651*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78654*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*78664*/     0, // EndSwitchType
/*78665*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCGTZ),// ->78890
/*78669*/     OPC_RecordChild0, // #0 = $Vm
/*78670*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78692
/*78673*/       OPC_CheckChild0Type, MVT::v8i8,
/*78675*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78677*/       OPC_EmitInteger, MVT::i32, 14, 
/*78680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78683*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*78692*/     /*SwitchType*/ 42, MVT::v4i16,// ->78736
/*78694*/       OPC_Scope, 19, /*->78715*/ // 2 children in Scope
/*78696*/         OPC_CheckChild0Type, MVT::v4i16,
/*78698*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78700*/         OPC_EmitInteger, MVT::i32, 14, 
/*78703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78706*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*78715*/       /*Scope*/ 19, /*->78735*/
/*78716*/         OPC_CheckChild0Type, MVT::v4f16,
/*78718*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78720*/         OPC_EmitInteger, MVT::i32, 14, 
/*78723*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78726*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f16:v4i16 DPR:v4f16:$Vm)
/*78735*/       0, /*End of Scope*/
/*78736*/     /*SwitchType*/ 42, MVT::v2i32,// ->78780
/*78738*/       OPC_Scope, 19, /*->78759*/ // 2 children in Scope
/*78740*/         OPC_CheckChild0Type, MVT::v2i32,
/*78742*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78744*/         OPC_EmitInteger, MVT::i32, 14, 
/*78747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78750*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*78759*/       /*Scope*/ 19, /*->78779*/
/*78760*/         OPC_CheckChild0Type, MVT::v2f32,
/*78762*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78764*/         OPC_EmitInteger, MVT::i32, 14, 
/*78767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78770*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*78779*/       0, /*End of Scope*/
/*78780*/     /*SwitchType*/ 19, MVT::v16i8,// ->78801
/*78782*/       OPC_CheckChild0Type, MVT::v16i8,
/*78784*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78786*/       OPC_EmitInteger, MVT::i32, 14, 
/*78789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78792*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*78801*/     /*SwitchType*/ 42, MVT::v8i16,// ->78845
/*78803*/       OPC_Scope, 19, /*->78824*/ // 2 children in Scope
/*78805*/         OPC_CheckChild0Type, MVT::v8i16,
/*78807*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78809*/         OPC_EmitInteger, MVT::i32, 14, 
/*78812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78815*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*78824*/       /*Scope*/ 19, /*->78844*/
/*78825*/         OPC_CheckChild0Type, MVT::v8f16,
/*78827*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78829*/         OPC_EmitInteger, MVT::i32, 14, 
/*78832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78835*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCGTzv8f16:v8i16 QPR:v8f16:$Vm)
/*78844*/       0, /*End of Scope*/
/*78845*/     /*SwitchType*/ 42, MVT::v4i32,// ->78889
/*78847*/       OPC_Scope, 19, /*->78868*/ // 2 children in Scope
/*78849*/         OPC_CheckChild0Type, MVT::v4i32,
/*78851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78853*/         OPC_EmitInteger, MVT::i32, 14, 
/*78856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78859*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*78868*/       /*Scope*/ 19, /*->78888*/
/*78869*/         OPC_CheckChild0Type, MVT::v4f32,
/*78871*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78873*/         OPC_EmitInteger, MVT::i32, 14, 
/*78876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78879*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*78888*/       0, /*End of Scope*/
/*78889*/     0, // EndSwitchType
/*78890*/   /*SwitchOpcode*/ 93|128,1/*221*/, TARGET_VAL(ARMISD::VCLTZ),// ->79115
/*78894*/     OPC_RecordChild0, // #0 = $Vm
/*78895*/     OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->78917
/*78898*/       OPC_CheckChild0Type, MVT::v8i8,
/*78900*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78902*/       OPC_EmitInteger, MVT::i32, 14, 
/*78905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78908*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*78917*/     /*SwitchType*/ 42, MVT::v4i16,// ->78961
/*78919*/       OPC_Scope, 19, /*->78940*/ // 2 children in Scope
/*78921*/         OPC_CheckChild0Type, MVT::v4i16,
/*78923*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78925*/         OPC_EmitInteger, MVT::i32, 14, 
/*78928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78931*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*78940*/       /*Scope*/ 19, /*->78960*/
/*78941*/         OPC_CheckChild0Type, MVT::v4f16,
/*78943*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*78945*/         OPC_EmitInteger, MVT::i32, 14, 
/*78948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78951*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f16), 0,
                      MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i16 DPR:v4f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f16:v4i16 DPR:v4f16:$Vm)
/*78960*/       0, /*End of Scope*/
/*78961*/     /*SwitchType*/ 42, MVT::v2i32,// ->79005
/*78963*/       OPC_Scope, 19, /*->78984*/ // 2 children in Scope
/*78965*/         OPC_CheckChild0Type, MVT::v2i32,
/*78967*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78969*/         OPC_EmitInteger, MVT::i32, 14, 
/*78972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78975*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*78984*/       /*Scope*/ 19, /*->79004*/
/*78985*/         OPC_CheckChild0Type, MVT::v2f32,
/*78987*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78989*/         OPC_EmitInteger, MVT::i32, 14, 
/*78992*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78995*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*79004*/       0, /*End of Scope*/
/*79005*/     /*SwitchType*/ 19, MVT::v16i8,// ->79026
/*79007*/       OPC_CheckChild0Type, MVT::v16i8,
/*79009*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79011*/       OPC_EmitInteger, MVT::i32, 14, 
/*79014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79017*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*79026*/     /*SwitchType*/ 42, MVT::v8i16,// ->79070
/*79028*/       OPC_Scope, 19, /*->79049*/ // 2 children in Scope
/*79030*/         OPC_CheckChild0Type, MVT::v8i16,
/*79032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79034*/         OPC_EmitInteger, MVT::i32, 14, 
/*79037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79040*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8i16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*79049*/       /*Scope*/ 19, /*->79069*/
/*79050*/         OPC_CheckChild0Type, MVT::v8f16,
/*79052*/         OPC_CheckPatternPredicate, 47, // (Subtarget->hasFullFP16()) && (Subtarget->hasNEON())
/*79054*/         OPC_EmitInteger, MVT::i32, 14, 
/*79057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79060*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv8f16), 0,
                      MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v8i16 QPR:v8f16:$Vm) - Complexity = 3
                  // Dst: (VCLTzv8f16:v8i16 QPR:v8f16:$Vm)
/*79069*/       0, /*End of Scope*/
/*79070*/     /*SwitchType*/ 42, MVT::v4i32,// ->79114
/*79072*/       OPC_Scope, 19, /*->79093*/ // 2 children in Scope
/*79074*/         OPC_CheckChild0Type, MVT::v4i32,
/*79076*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79078*/         OPC_EmitInteger, MVT::i32, 14, 
/*79081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79084*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*79093*/       /*Scope*/ 19, /*->79113*/
/*79094*/         OPC_CheckChild0Type, MVT::v4f32,
/*79096*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79098*/         OPC_EmitInteger, MVT::i32, 14, 
/*79101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79104*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*79113*/       0, /*End of Scope*/
/*79114*/     0, // EndSwitchType
/*79115*/   /*SwitchOpcode*/ 13|128,1/*141*/, TARGET_VAL(ARMISD::VTST),// ->79260
/*79119*/     OPC_RecordChild0, // #0 = $Vn
/*79120*/     OPC_SwitchType /*6 cases */, 21, MVT::v8i8,// ->79144
/*79123*/       OPC_CheckChild0Type, MVT::v8i8,
/*79125*/       OPC_RecordChild1, // #1 = $Vm
/*79126*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79128*/       OPC_EmitInteger, MVT::i32, 14, 
/*79131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79134*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79144*/     /*SwitchType*/ 21, MVT::v4i16,// ->79167
/*79146*/       OPC_CheckChild0Type, MVT::v4i16,
/*79148*/       OPC_RecordChild1, // #1 = $Vm
/*79149*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79151*/       OPC_EmitInteger, MVT::i32, 14, 
/*79154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79157*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79167*/     /*SwitchType*/ 21, MVT::v2i32,// ->79190
/*79169*/       OPC_CheckChild0Type, MVT::v2i32,
/*79171*/       OPC_RecordChild1, // #1 = $Vm
/*79172*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79174*/       OPC_EmitInteger, MVT::i32, 14, 
/*79177*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79180*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79190*/     /*SwitchType*/ 21, MVT::v16i8,// ->79213
/*79192*/       OPC_CheckChild0Type, MVT::v16i8,
/*79194*/       OPC_RecordChild1, // #1 = $Vm
/*79195*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79197*/       OPC_EmitInteger, MVT::i32, 14, 
/*79200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79203*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79213*/     /*SwitchType*/ 21, MVT::v8i16,// ->79236
/*79215*/       OPC_CheckChild0Type, MVT::v8i16,
/*79217*/       OPC_RecordChild1, // #1 = $Vm
/*79218*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79220*/       OPC_EmitInteger, MVT::i32, 14, 
/*79223*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79226*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79236*/     /*SwitchType*/ 21, MVT::v4i32,// ->79259
/*79238*/       OPC_CheckChild0Type, MVT::v4i32,
/*79240*/       OPC_RecordChild1, // #1 = $Vm
/*79241*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79243*/       OPC_EmitInteger, MVT::i32, 14, 
/*79246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79249*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VTSTv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79259*/     0, // EndSwitchType
/*79260*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::VBSL),// ->79310
/*79263*/     OPC_RecordChild0, // #0 = $src1
/*79264*/     OPC_RecordChild1, // #1 = $Vn
/*79265*/     OPC_RecordChild2, // #2 = $Vm
/*79266*/     OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->79288
/*79269*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79271*/       OPC_EmitInteger, MVT::i32, 14, 
/*79274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79277*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLd), 0,
                    MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79288*/     /*SwitchType*/ 19, MVT::v4i32,// ->79309
/*79290*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79292*/       OPC_EmitInteger, MVT::i32, 14, 
/*79295*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79298*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VBSLq), 0,
                    MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79309*/     0, // EndSwitchType
/*79310*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMAX),// ->79437
/*79313*/     OPC_RecordChild0, // #0 = $Vn
/*79314*/     OPC_RecordChild1, // #1 = $Vm
/*79315*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->79336
/*79318*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79320*/       OPC_EmitInteger, MVT::i32, 14, 
/*79323*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79326*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79336*/     /*SwitchType*/ 18, MVT::v2i32,// ->79356
/*79338*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79340*/       OPC_EmitInteger, MVT::i32, 14, 
/*79343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79346*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79356*/     /*SwitchType*/ 18, MVT::v8i16,// ->79376
/*79358*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79360*/       OPC_EmitInteger, MVT::i32, 14, 
/*79363*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79366*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79376*/     /*SwitchType*/ 18, MVT::v4i32,// ->79396
/*79378*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79380*/       OPC_EmitInteger, MVT::i32, 14, 
/*79383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79386*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79396*/     /*SwitchType*/ 18, MVT::v8i8,// ->79416
/*79398*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79400*/       OPC_EmitInteger, MVT::i32, 14, 
/*79403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79406*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79416*/     /*SwitchType*/ 18, MVT::v16i8,// ->79436
/*79418*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79420*/       OPC_EmitInteger, MVT::i32, 14, 
/*79423*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79426*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79436*/     0, // EndSwitchType
/*79437*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMAX),// ->79564
/*79440*/     OPC_RecordChild0, // #0 = $Vn
/*79441*/     OPC_RecordChild1, // #1 = $Vm
/*79442*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->79463
/*79445*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79447*/       OPC_EmitInteger, MVT::i32, 14, 
/*79450*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79453*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79463*/     /*SwitchType*/ 18, MVT::v2i32,// ->79483
/*79465*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79467*/       OPC_EmitInteger, MVT::i32, 14, 
/*79470*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79473*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79483*/     /*SwitchType*/ 18, MVT::v8i16,// ->79503
/*79485*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79487*/       OPC_EmitInteger, MVT::i32, 14, 
/*79490*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79493*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79503*/     /*SwitchType*/ 18, MVT::v4i32,// ->79523
/*79505*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79507*/       OPC_EmitInteger, MVT::i32, 14, 
/*79510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79513*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79523*/     /*SwitchType*/ 18, MVT::v8i8,// ->79543
/*79525*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79527*/       OPC_EmitInteger, MVT::i32, 14, 
/*79530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79533*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79543*/     /*SwitchType*/ 18, MVT::v16i8,// ->79563
/*79545*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79547*/       OPC_EmitInteger, MVT::i32, 14, 
/*79550*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79553*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umax:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79563*/     0, // EndSwitchType
/*79564*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::SMIN),// ->79691
/*79567*/     OPC_RecordChild0, // #0 = $Vn
/*79568*/     OPC_RecordChild1, // #1 = $Vm
/*79569*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->79590
/*79572*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79574*/       OPC_EmitInteger, MVT::i32, 14, 
/*79577*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79580*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79590*/     /*SwitchType*/ 18, MVT::v2i32,// ->79610
/*79592*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79594*/       OPC_EmitInteger, MVT::i32, 14, 
/*79597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79600*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79610*/     /*SwitchType*/ 18, MVT::v8i16,// ->79630
/*79612*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79614*/       OPC_EmitInteger, MVT::i32, 14, 
/*79617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79620*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79630*/     /*SwitchType*/ 18, MVT::v4i32,// ->79650
/*79632*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79634*/       OPC_EmitInteger, MVT::i32, 14, 
/*79637*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79640*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79650*/     /*SwitchType*/ 18, MVT::v8i8,// ->79670
/*79652*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79654*/       OPC_EmitInteger, MVT::i32, 14, 
/*79657*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79660*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79670*/     /*SwitchType*/ 18, MVT::v16i8,// ->79690
/*79672*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79674*/       OPC_EmitInteger, MVT::i32, 14, 
/*79677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79680*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINsv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (smin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79690*/     0, // EndSwitchType
/*79691*/   /*SwitchOpcode*/ 124, TARGET_VAL(ISD::UMIN),// ->79818
/*79694*/     OPC_RecordChild0, // #0 = $Vn
/*79695*/     OPC_RecordChild1, // #1 = $Vm
/*79696*/     OPC_SwitchType /*6 cases */, 18, MVT::v4i16,// ->79717
/*79699*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79701*/       OPC_EmitInteger, MVT::i32, 14, 
/*79704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79707*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i16), 0,
                    MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*79717*/     /*SwitchType*/ 18, MVT::v2i32,// ->79737
/*79719*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79721*/       OPC_EmitInteger, MVT::i32, 14, 
/*79724*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79727*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv2i32), 0,
                    MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*79737*/     /*SwitchType*/ 18, MVT::v8i16,// ->79757
/*79739*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79741*/       OPC_EmitInteger, MVT::i32, 14, 
/*79744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79747*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i16), 0,
                    MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*79757*/     /*SwitchType*/ 18, MVT::v4i32,// ->79777
/*79759*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79761*/       OPC_EmitInteger, MVT::i32, 14, 
/*79764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79767*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv4i32), 0,
                    MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*79777*/     /*SwitchType*/ 18, MVT::v8i8,// ->79797
/*79779*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79781*/       OPC_EmitInteger, MVT::i32, 14, 
/*79784*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79787*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv8i8), 0,
                    MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*79797*/     /*SwitchType*/ 18, MVT::v16i8,// ->79817
/*79799*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79801*/       OPC_EmitInteger, MVT::i32, 14, 
/*79804*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79807*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMINuv16i8), 0,
                    MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (umin:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*79817*/     0, // EndSwitchType
/*79818*/   /*SwitchOpcode*/ 41, TARGET_VAL(ISD::CTPOP),// ->79862
/*79821*/     OPC_RecordChild0, // #0 = $Vm
/*79822*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->79842
/*79825*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79827*/       OPC_EmitInteger, MVT::i32, 14, 
/*79830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79833*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTd), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*79842*/     /*SwitchType*/ 17, MVT::v16i8,// ->79861
/*79844*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79846*/       OPC_EmitInteger, MVT::i32, 14, 
/*79849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79852*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VCNTq), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*79861*/     0, // EndSwitchType
/*79862*/   /*SwitchOpcode*/ 66, TARGET_VAL(ISD::SIGN_EXTEND),// ->79931
/*79865*/     OPC_RecordChild0, // #0 = $Vm
/*79866*/     OPC_SwitchType /*3 cases */, 19, MVT::v8i16,// ->79888
/*79869*/       OPC_CheckChild0Type, MVT::v8i8,
/*79871*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79873*/       OPC_EmitInteger, MVT::i32, 14, 
/*79876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79879*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*79888*/     /*SwitchType*/ 19, MVT::v4i32,// ->79909
/*79890*/       OPC_CheckChild0Type, MVT::v4i16,
/*79892*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79894*/       OPC_EmitInteger, MVT::i32, 14, 
/*79897*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79900*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*79909*/     /*SwitchType*/ 19, MVT::v2i64,// ->79930
/*79911*/       OPC_CheckChild0Type, MVT::v2i32,
/*79913*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*79915*/       OPC_EmitInteger, MVT::i32, 14, 
/*79918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79921*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*79930*/     0, // EndSwitchType
/*79931*/   /*SwitchOpcode*/ 60, TARGET_VAL(ISD::ANY_EXTEND),// ->79994
/*79934*/     OPC_RecordChild0, // #0 = $Vm
/*79935*/     OPC_SwitchType /*3 cases */, 17, MVT::v8i16,// ->79955
/*79938*/       OPC_CheckChild0Type, MVT::v8i8,
/*79940*/       OPC_EmitInteger, MVT::i32, 14, 
/*79943*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79946*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*79955*/     /*SwitchType*/ 17, MVT::v4i32,// ->79974
/*79957*/       OPC_CheckChild0Type, MVT::v4i16,
/*79959*/       OPC_EmitInteger, MVT::i32, 14, 
/*79962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79965*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*79974*/     /*SwitchType*/ 17, MVT::v2i64,// ->79993
/*79976*/       OPC_CheckChild0Type, MVT::v2i32,
/*79978*/       OPC_EmitInteger, MVT::i32, 14, 
/*79981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*79984*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*79993*/     0, // EndSwitchType
/*79994*/   /*SwitchOpcode*/ 23|128,1/*151*/, TARGET_VAL(ARMISD::VREV64),// ->80149
/*79998*/     OPC_RecordChild0, // #0 = $Vm
/*79999*/     OPC_SwitchType /*8 cases */, 17, MVT::v8i8,// ->80019
/*80002*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80004*/       OPC_EmitInteger, MVT::i32, 14, 
/*80007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80010*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*80019*/     /*SwitchType*/ 17, MVT::v4i16,// ->80038
/*80021*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80023*/       OPC_EmitInteger, MVT::i32, 14, 
/*80026*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80029*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*80038*/     /*SwitchType*/ 17, MVT::v2i32,// ->80057
/*80040*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80042*/       OPC_EmitInteger, MVT::i32, 14, 
/*80045*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80048*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*80057*/     /*SwitchType*/ 17, MVT::v16i8,// ->80076
/*80059*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80061*/       OPC_EmitInteger, MVT::i32, 14, 
/*80064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80067*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*80076*/     /*SwitchType*/ 17, MVT::v8i16,// ->80095
/*80078*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80080*/       OPC_EmitInteger, MVT::i32, 14, 
/*80083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80086*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*80095*/     /*SwitchType*/ 17, MVT::v4i32,// ->80114
/*80097*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80099*/       OPC_EmitInteger, MVT::i32, 14, 
/*80102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80105*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*80114*/     /*SwitchType*/ 15, MVT::v2f32,// ->80131
/*80116*/       OPC_EmitInteger, MVT::i32, 14, 
/*80119*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80122*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64d32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*80131*/     /*SwitchType*/ 15, MVT::v4f32,// ->80148
/*80133*/       OPC_EmitInteger, MVT::i32, 14, 
/*80136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80139*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV64q32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*80148*/     0, // EndSwitchType
/*80149*/   /*SwitchOpcode*/ 79, TARGET_VAL(ARMISD::VREV32),// ->80231
/*80152*/     OPC_RecordChild0, // #0 = $Vm
/*80153*/     OPC_SwitchType /*4 cases */, 17, MVT::v8i8,// ->80173
/*80156*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80158*/       OPC_EmitInteger, MVT::i32, 14, 
/*80161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80164*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*80173*/     /*SwitchType*/ 17, MVT::v4i16,// ->80192
/*80175*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80177*/       OPC_EmitInteger, MVT::i32, 14, 
/*80180*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80183*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32d16), 0,
                    MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*80192*/     /*SwitchType*/ 17, MVT::v16i8,// ->80211
/*80194*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80196*/       OPC_EmitInteger, MVT::i32, 14, 
/*80199*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80202*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*80211*/     /*SwitchType*/ 17, MVT::v8i16,// ->80230
/*80213*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80215*/       OPC_EmitInteger, MVT::i32, 14, 
/*80218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80221*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV32q16), 0,
                    MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*80230*/     0, // EndSwitchType
/*80231*/   /*SwitchOpcode*/ 41, TARGET_VAL(ARMISD::VREV16),// ->80275
/*80234*/     OPC_RecordChild0, // #0 = $Vm
/*80235*/     OPC_SwitchType /*2 cases */, 17, MVT::v8i8,// ->80255
/*80238*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80240*/       OPC_EmitInteger, MVT::i32, 14, 
/*80243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80246*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16d8), 0,
                    MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*80255*/     /*SwitchType*/ 17, MVT::v16i8,// ->80274
/*80257*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80259*/       OPC_EmitInteger, MVT::i32, 14, 
/*80262*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80265*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VREV16q8), 0,
                    MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*80274*/     0, // EndSwitchType
/*80275*/   /*SwitchOpcode*/ 43|128,2/*299*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->80578
/*80279*/     OPC_RecordChild0, // #0 = $src
/*80280*/     OPC_Scope, 98|128,1/*226*/, /*->80509*/ // 3 children in Scope
/*80283*/       OPC_CheckChild0Type, MVT::i32,
/*80285*/       OPC_SwitchType /*6 cases */, 26, MVT::v8i8,// ->80314
/*80288*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*80294*/         OPC_EmitInteger, MVT::i32, 0, 
/*80297*/         OPC_EmitInteger, MVT::i32, 14, 
/*80300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80303*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*80314*/       /*SwitchType*/ 26, MVT::v4i16,// ->80342
/*80316*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*80322*/         OPC_EmitInteger, MVT::i32, 0, 
/*80325*/         OPC_EmitInteger, MVT::i32, 14, 
/*80328*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80331*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*80342*/       /*SwitchType*/ 26, MVT::v2i32,// ->80370
/*80344*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*80350*/         OPC_EmitInteger, MVT::i32, 0, 
/*80353*/         OPC_EmitInteger, MVT::i32, 14, 
/*80356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80359*/         OPC_MorphNodeTo1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*80370*/       /*SwitchType*/ 44, MVT::v16i8,// ->80416
/*80372*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*80378*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*80384*/         OPC_EmitInteger, MVT::i32, 0, 
/*80387*/         OPC_EmitInteger, MVT::i32, 14, 
/*80390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80393*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi8), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80404*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80407*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80416*/       /*SwitchType*/ 44, MVT::v8i16,// ->80462
/*80418*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*80424*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*80430*/         OPC_EmitInteger, MVT::i32, 0, 
/*80433*/         OPC_EmitInteger, MVT::i32, 14, 
/*80436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80439*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi16), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80450*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80453*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80462*/       /*SwitchType*/ 44, MVT::v4i32,// ->80508
/*80464*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*80470*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*80476*/         OPC_EmitInteger, MVT::i32, 0, 
/*80479*/         OPC_EmitInteger, MVT::i32, 14, 
/*80482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80485*/         OPC_EmitNode1, TARGET_VAL(ARM::VSETLNi32), 0,
                      MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*80496*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80499*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*80508*/       0, // EndSwitchType
/*80509*/     /*Scope*/ 44, /*->80554*/
/*80510*/       OPC_CheckChild0Type, MVT::f32,
/*80512*/       OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->80533
/*80515*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*80521*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*80524*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*80533*/       /*SwitchType*/ 18, MVT::v4f32,// ->80553
/*80535*/         OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*80541*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*80544*/         OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*80553*/       0, // EndSwitchType
/*80554*/     /*Scope*/ 22, /*->80577*/
/*80555*/       OPC_CheckChild0Type, MVT::f64,
/*80557*/       OPC_CheckType, MVT::v2f64,
/*80559*/       OPC_EmitNode1, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*80565*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*80568*/       OPC_MorphNodeTo1, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*80577*/     0, /*End of Scope*/
/*80578*/   /*SwitchOpcode*/ 46, TARGET_VAL(ARMISD::VMOVFPIMM),// ->80627
/*80581*/     OPC_RecordChild0, // #0 = $SIMM
/*80582*/     OPC_MoveChild0,
/*80583*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*80586*/     OPC_MoveParent,
/*80587*/     OPC_SwitchType /*2 cases */, 17, MVT::v2f32,// ->80607
/*80590*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80592*/       OPC_EmitInteger, MVT::i32, 14, 
/*80595*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80598*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv2f32), 0,
                    MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*80607*/     /*SwitchType*/ 17, MVT::v4f32,// ->80626
/*80609*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*80611*/       OPC_EmitInteger, MVT::i32, 14, 
/*80614*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*80617*/       OPC_MorphNodeTo1, TARGET_VAL(ARM::VMOVv4f32), 0,
                    MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*80626*/     0, // EndSwitchType
/*80627*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 80629 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 764
  // #OPC_RecordNode                     = 50
  // #OPC_RecordChild                    = 2243
  // #OPC_RecordMemRef                   = 13
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1343
  // #OPC_MoveParent                     = 1952
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 155
  // #OPC_CheckPatternPredicate          = 2330
  // #OPC_CheckPredicate                 = 791
  // #OPC_CheckOpcode                    = 1222
  // #OPC_SwitchOpcode                   = 62
  // #OPC_CheckType                      = 1113
  // #OPC_SwitchType                     = 266
  // #OPC_CheckChildType                 = 1449
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 360
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 34
  // #OPC_CheckComplexPat                = 472
  // #OPC_CheckAndImm                    = 78
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2542
  // #OPC_EmitStringInteger              = 197
  // #OPC_EmitRegister                   = 2616
  // #OPC_EmitConvertToTarget            = 821
  // #OPC_EmitMergeInputChains           = 451
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 512
  // #OPC_EmitNodeXForm                  = 215
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2515

  #undef TARGET_VAL
  SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
  return nullptr;
}
bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 1: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->hasDSP()) && (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb());
  case 8: return (Subtarget->hasV6Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 13: return (Subtarget->hasV5TEOps()) && (!Subtarget->isThumb());
  case 14: return (Subtarget->hasDSP()) && (Subtarget->isThumb2());
  case 15: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 16: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 17: return (Subtarget->hasV6Ops()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 18: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2());
  case 19: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2());
  case 20: return (Subtarget->hasVFP2());
  case 21: return (MF->getDataLayout().isLittleEndian());
  case 22: return (MF->getDataLayout().isBigEndian());
  case 23: return (!Subtarget->hasV8Ops());
  case 24: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 25: return (Subtarget->hasV6MOps()) && (Subtarget->isThumb());
  case 26: return (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 27: return (Subtarget->isThumb());
  case 28: return (Subtarget->hasDataBarrier()) && (!Subtarget->isThumb());
  case 29: return (Subtarget->hasDataBarrier()) && (Subtarget->isThumb());
  case 30: return (Subtarget->hasV6KOps()) && (!Subtarget->isThumb());
  case 31: return (Subtarget->hasV7Clrex()) && (Subtarget->isThumb());
  case 32: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 33: return (Subtarget->hasMPExtension()) && (Subtarget->hasV7Ops()) && (!Subtarget->isThumb());
  case 34: return (Subtarget->hasV7Ops()) && (Subtarget->isThumb2());
  case 35: return (Subtarget->hasFPARMv8());
  case 36: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasFPARMv8());
  case 37: return (!Subtarget->useMovt(*MF)) && (!Subtarget->isThumb());
  case 38: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 39: return (MF->getDataLayout().isLittleEndian()) && (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 40: return (Subtarget->hasAcquireRelease()) && (Subtarget->hasV7Clrex()) && (!Subtarget->isThumb());
  case 41: return (Subtarget->hasV6T2Ops()) && (Subtarget->isThumb2());
  case 42: return (Subtarget->hasV5TOps()) && (!Subtarget->isThumb());
  case 43: return (Subtarget->hasV6T2Ops()) && (!Subtarget->isThumb()) && (Subtarget->useMulOps());
  case 44: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (!Subtarget->isThumb());
  case 45: return (Subtarget->hasCRC()) && (Subtarget->hasV8Ops()) && (Subtarget->isThumb2());
  case 46: return (Subtarget->hasNEON()) && (Subtarget->hasV8_1aOps());
  case 47: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON());
  case 48: return (Subtarget->hasCrypto()) && (Subtarget->hasV8Ops());
  case 49: return (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 50: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->hasV8Ops());
  case 51: return (Subtarget->hasFP16()) && (Subtarget->hasNEON());
  case 52: return (!Subtarget->isMClass()) && (Subtarget->isThumb2());
  case 53: return (Subtarget->hasV5TOps()) && (Subtarget->isThumb());
  case 54: return (Subtarget->hasV4TOps()) && (!Subtarget->isThumb());
  case 55: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 56: return (!Subtarget->useMovt(*MF)) && (Subtarget->isThumb());
  case 57: return (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 58: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 59: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasVFP2());
  case 60: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVGETLNi32());
  case 61: return (!Subtarget->hasSlowVGETLNi32()) && (Subtarget->hasNEON());
  case 62: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 63: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 64: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 65: return (!Subtarget->useNaClTrap()) && (!Subtarget->isThumb());
  case 66: return (Subtarget->hasDivideInARMMode()) && (!Subtarget->isThumb());
  case 67: return (Subtarget->hasDivide()) && (Subtarget->hasV8MBaselineOps()) && (Subtarget->isThumb());
  case 68: return (!Subtarget->isTargetWindows()) && (Subtarget->isThumb());
  case 69: return (Subtarget->isThumb()) && (Subtarget->isTargetWindows());
  case 70: return (Subtarget->hasVFP2()) && (Subtarget->preferVMOVSR() ||!Subtarget->useNEONForSinglePrecisionFP());
  case 71: return (!Subtarget->preferVMOVSR() &&Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasNEON());
  case 72: return (Subtarget->hasVFP2()) && (!Subtarget->isThumb());
  case 73: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 74: return (Subtarget->hasVFP2()) && (Subtarget->isThumb2());
  case 75: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 76: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 77: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 78: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 79: return (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 80: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 81: return (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 82: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 83: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 84: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 85: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 86: return (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin()) && (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 87: return (Subtarget->hasFullFP16()) && (Subtarget->hasNEON()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 88: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP4());
  case 89: return (Subtarget->hasVFP4());
  case 90: return (!Subtarget->isFPOnlySP()) && (!TM.Options.HonorSignDependentRoundingFPMath());
  case 91: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 92: return (!Subtarget->isFPOnlySP()) && (Subtarget->hasVFP3());
  case 93: return (Subtarget->hasVFP3());
  case 94: return (Subtarget->hasZeroCycleZeroing());
  case 95: return (!Subtarget->hasSlowVDUP32()) && (Subtarget->hasNEON());
  case 96: return (Subtarget->hasNEON()) && (Subtarget->hasSlowVDUP32());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { 
    // Predicate_rot_imm
    auto *N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { 
    // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 2: { 
    // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 3: { 
    // Predicate_imm1_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 4: { 
    // Predicate_mod_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 5: { 
    // Predicate_mod_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 6: { 
    // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 7: { 
    // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 8: { 
    // Predicate_imm0_7_neg
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 9: { 
    // Predicate_imm8_255_neg
    auto *N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 10: { 
    // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 11: { 
    // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 12: { 
    // Predicate_t2_so_imm_neg
    auto *N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 13: { 
    // Predicate_imm0_4095_neg
    auto *N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 14: { 
    // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 15: { 
    // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 16: { 
    // Predicate_pkh_asr_amt
    // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 17: { 
    // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 18: { 
    // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 19: { 
    // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 20: { 
    // Predicate_lo16AllZero
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 21: { 
    // Predicate_t2_so_imm_not
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { 
    // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 23: { 
    // Predicate_ldrex_1
    // Predicate_ldaex_1
    // Predicate_strex_1
    // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { 
    // Predicate_ldrex_2
    // Predicate_ldaex_2
    // Predicate_strex_2
    // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { 
    // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 26: { 
    // Predicate_t2_so_imm_notSext
    auto *N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 27: { 
    // Predicate_bf_inv_mask_imm
    auto *N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 28: { 
    // Predicate_mod_imm_not
    auto *N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 29: { 
    // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 30: { 
    // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 31: { 
    // Predicate_extloadi16
    // Predicate_zextloadi16
    // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 32: { 
    // Predicate_imm_sr
    auto *N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 33: { 
    // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 34: { 
    // Predicate_truncstore
    // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 35: { 
    // Predicate_truncstorei16
    // Predicate_post_truncsti16
    // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 36: { 
    // Predicate_post_truncst
    // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 37: { 
    // Predicate_post_truncsti8
    // Predicate_truncstorei8
    // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 38: { 
    // Predicate_istore
    // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { 
    // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 40: { 
    // Predicate_pre_store
    // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 41: { 
    // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 42: { 
    // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 43: { 
    // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 44: { 
    // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 45: { 
    // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 46: { 
    // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 47: { 
    // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 48: { 
    // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 49: { 
    // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 50: { 
    // Predicate_and_su
    // Predicate_xor_su
    // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 51: { 
    // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 52: { 
    // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 53: { 
    // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 54: { 
    // Predicate_zextloadi8
    // Predicate_sextloadi8
    // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 55: { 
    // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 56: { 
    // Predicate_zextloadi1
    // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 57: { 
    // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 58: { 
    // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 59: { 
    // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 60: { 
    // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 61: { 
    // Predicate_extloadvi8
    // Predicate_zextloadvi8
    // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 62: { 
    // Predicate_extloadvi16
    // Predicate_zextloadvi16
    // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 63: { 
    // Predicate_extloadvi32
    // Predicate_zextloadvi32
    // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 64: { 
    // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 65: { 
    // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 66: { 
    // Predicate_strex_4
    // Predicate_stlex_4
    // Predicate_ldrex_4
    // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 67: { 
    // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 68: { 
    // Predicate_atomic_load_acquire_8
    // Predicate_atomic_load_acquire_16
    // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isAcquireOrStronger(Ordering);

  }
  case 69: { 
    // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 70: { 
    // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 71: { 
    // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 72: { 
    // Predicate_atomic_store_release_8
    // Predicate_atomic_store_release_16
    // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return isReleaseOrStronger(Ordering);

  }
  case 73: { 
    // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 74: { 
    // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 75: { 
    // Predicate_lo5AllOne
    auto *N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 76: { 
    // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 77: { 
    // Predicate_imm0_255_not
    auto *N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 78: { 
    // Predicate_imm1_32
    auto *N = cast<ConstantSDNode>(Node);

   uint64_t Imm = N->getZExtValue();
   return Imm > 0 && Imm <= 32;
 
  }
  case 79: { 
    // Predicate_arm_i32imm
    auto *N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 80: { 
    // Predicate_thumb_immshifted
    auto *N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 81: { 
    // Predicate_imm0_255_comp
    auto *N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 82: { 
    // Predicate_imm256_510
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 256 && Imm < 511;

  }
  case 83: { 
    // Predicate_fadd_mlx
    // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 84: { 
    // Predicate_vfp_f64imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 85: { 
    // Predicate_vfp_f32imm
    auto *N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 86: { 
    // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 87: { 
    // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 88: { 
    // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 89: { 
    // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 90: { 
    // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, SDLoc(N), MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, SDLoc(N), MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, SDLoc(N), MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, SDLoc(N), MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, SDLoc(N),
                                   MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, SDLoc(N), MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, SDLoc(N),
                                   MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, SDLoc(N), MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, SDLoc(N),
                                   MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, SDLoc(N), MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), SDLoc(N), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), SDLoc(N), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), SDLoc(N),
                                   MVT::i32);

  }
  case 13: {  // imm1_32_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((int)N->getZExtValue() - 1, SDLoc(N),
                                   MVT::i32);

  }
  case 14: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, SDLoc(N),
                                   MVT::i32);

  }
  case 15: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, SDLoc(N), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 17: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), SDLoc(N),
                                   MVT::i32);

  }
  case 18: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 19: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, SDLoc(N), MVT::i32);

  }
  case 20: {  // thumb_imm256_510_addend
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() - 255, SDLoc(N), MVT::i32);

  }
  case 21: {  // anonymous_4152
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  case 22: {  // anonymous_4151
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, SDLoc(N), MVT::i32);
    
  }
  }
}

