#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffcdc336c0 .scope module, "Counter" "Counter" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "rst"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /OUTPUT 32 "out"
o0x7f3e2f070018 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffcdc7f300_0 .net "clk", 0 0, o0x7f3e2f070018;  0 drivers
L_0x7f3e2f020018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffcdc9eb10_0 .net "o", 31 0, L_0x7f3e2f020018;  1 drivers
v0x7fffcdc9ebf0_0 .var "out", 31 0;
o0x7f3e2f0700a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffcdc9ecb0_0 .net "rst", 0 0, o0x7f3e2f0700a8;  0 drivers
E_0x7fffcdc5a780 .event posedge, v0x7fffcdc9ecb0_0, v0x7fffcdc7f300_0;
S_0x7fffcdc32680 .scope module, "MAIN_tb" "MAIN_tb" 3 1;
 .timescale 0 0;
v0x7fffcdca5750_0 .var "RW", 0 0;
v0x7fffcdca5810_0 .var "clk", 0 0;
v0x7fffcdca58b0_0 .var "dataIN", 31 0;
v0x7fffcdca5950_0 .var "en", 0 0;
v0x7fffcdca59f0_0 .var "rst", 0 0;
S_0x7fffcdc9edf0 .scope module, "u_MAIN" "MAIN" 3 13, 4 1 0, S_0x7fffcdc32680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "dataIN"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 1 "en"
    .port_info 4 /INPUT 1 "RW"
v0x7fffcdca4050_0 .net "OpA", 31 0, L_0x7fffcdcb6120;  1 drivers
v0x7fffcdca4160_0 .net "OpB", 31 0, L_0x7fffcdcb62b0;  1 drivers
v0x7fffcdca4230_0 .net "PC", 31 0, v0x7fffcdca3b80_0;  1 drivers
v0x7fffcdca4330_0 .net "RW", 0 0, v0x7fffcdca5750_0;  1 drivers
v0x7fffcdca43d0_0 .net "aluOP", 5 0, v0x7fffcdca0850_0;  1 drivers
v0x7fffcdca44c0_0 .net "aluOut", 31 0, v0x7fffcdca3350_0;  1 drivers
v0x7fffcdca4580_0 .net "clk", 0 0, v0x7fffcdca5810_0;  1 drivers
v0x7fffcdca4620_0 .net "counter_address", 4 0, v0x7fffcdca3e10_0;  1 drivers
v0x7fffcdca46f0_0 .net "dataIN", 31 0, v0x7fffcdca58b0_0;  1 drivers
v0x7fffcdca47b0_0 .net "dataMemOUT", 31 0, v0x7fffcdca2ca0_0;  1 drivers
v0x7fffcdca4870_0 .net "en", 0 0, v0x7fffcdca5950_0;  1 drivers
v0x7fffcdca4910_0 .net "imm_gen_inst", 31 0, v0x7fffcdca0bb0_0;  1 drivers
v0x7fffcdca49e0_0 .net "instMemOUT", 31 0, v0x7fffcdca3d50_0;  1 drivers
v0x7fffcdca4ad0_0 .net "load_write", 31 0, v0x7fffcdca25d0_0;  1 drivers
v0x7fffcdca4b90_0 .net "memToReg", 0 0, v0x7fffcdca0f40_0;  1 drivers
v0x7fffcdca4c60_0 .net "memWrite", 0 0, v0x7fffcdca1090_0;  1 drivers
v0x7fffcdca4d50_0 .net "operandA", 0 0, v0x7fffcdca1230_0;  1 drivers
v0x7fffcdca4f00_0 .net "operandB", 0 0, v0x7fffcdca12f0_0;  1 drivers
v0x7fffcdca4fd0_0 .net "rd", 4 0, L_0x7fffcdcb5dc0;  1 drivers
v0x7fffcdca50c0_0 .net "read_data1", 31 0, v0x7fffcdc9f6c0_0;  1 drivers
v0x7fffcdca5160_0 .net "read_data2", 31 0, v0x7fffcdc9f7a0_0;  1 drivers
v0x7fffcdca5250_0 .net "regWrite", 0 0, v0x7fffcdca1470_0;  1 drivers
v0x7fffcdca5340_0 .net "rs1", 4 0, L_0x7fffcdcb5e90;  1 drivers
v0x7fffcdca5430_0 .net "rs2", 4 0, L_0x7fffcdcb5f30;  1 drivers
v0x7fffcdca5520_0 .net "rst", 0 0, v0x7fffcdca59f0_0;  1 drivers
v0x7fffcdca5610_0 .net "write_data", 31 0, L_0x7fffcdcb67b0;  1 drivers
L_0x7fffcdcb6120 .functor MUXZ 32, v0x7fffcdc9f6c0_0, v0x7fffcdca0bb0_0, v0x7fffcdca1230_0, C4<>;
L_0x7fffcdcb62b0 .functor MUXZ 32, v0x7fffcdc9f7a0_0, v0x7fffcdca3b80_0, v0x7fffcdca12f0_0, C4<>;
L_0x7fffcdcb6440 .part v0x7fffcdca3350_0, 2, 5;
L_0x7fffcdcb67b0 .functor MUXZ 32, v0x7fffcdca3350_0, v0x7fffcdca25d0_0, v0x7fffcdca0f40_0, C4<>;
S_0x7fffcdc9efc0 .scope module, "o_register" "register" 4 44, 5 1 0, S_0x7fffcdc9edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "regWrite"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 5 "rd_data"
    .port_info 5 /INPUT 5 "rs1_data"
    .port_info 6 /INPUT 5 "rs2_data"
    .port_info 7 /OUTPUT 32 "read_data1"
    .port_info 8 /OUTPUT 32 "read_data2"
v0x7fffcdc9f440_0 .net "clk", 0 0, v0x7fffcdca5810_0;  alias, 1 drivers
v0x7fffcdc9f520_0 .var/i "i", 31 0;
v0x7fffcdc9f600_0 .net "rd_data", 4 0, L_0x7fffcdcb5dc0;  alias, 1 drivers
v0x7fffcdc9f6c0_0 .var "read_data1", 31 0;
v0x7fffcdc9f7a0_0 .var "read_data2", 31 0;
v0x7fffcdc9f8d0_0 .net "regWrite", 0 0, v0x7fffcdca1470_0;  alias, 1 drivers
v0x7fffcdc9f990 .array "registerf", 31 0, 31 0;
v0x7fffcdc9fe50_0 .net "reset", 0 0, v0x7fffcdca59f0_0;  alias, 1 drivers
v0x7fffcdc9ff10_0 .net "rs1_data", 4 0, L_0x7fffcdcb5e90;  alias, 1 drivers
v0x7fffcdc9fff0_0 .net "rs2_data", 4 0, L_0x7fffcdcb5f30;  alias, 1 drivers
v0x7fffcdca00d0_0 .net "write_data", 31 0, L_0x7fffcdcb67b0;  alias, 1 drivers
v0x7fffcdc9f990_0 .array/port v0x7fffcdc9f990, 0;
v0x7fffcdc9f990_1 .array/port v0x7fffcdc9f990, 1;
v0x7fffcdc9f990_2 .array/port v0x7fffcdc9f990, 2;
E_0x7fffcdc59b40/0 .event edge, v0x7fffcdc9ff10_0, v0x7fffcdc9f990_0, v0x7fffcdc9f990_1, v0x7fffcdc9f990_2;
v0x7fffcdc9f990_3 .array/port v0x7fffcdc9f990, 3;
v0x7fffcdc9f990_4 .array/port v0x7fffcdc9f990, 4;
v0x7fffcdc9f990_5 .array/port v0x7fffcdc9f990, 5;
v0x7fffcdc9f990_6 .array/port v0x7fffcdc9f990, 6;
E_0x7fffcdc59b40/1 .event edge, v0x7fffcdc9f990_3, v0x7fffcdc9f990_4, v0x7fffcdc9f990_5, v0x7fffcdc9f990_6;
v0x7fffcdc9f990_7 .array/port v0x7fffcdc9f990, 7;
v0x7fffcdc9f990_8 .array/port v0x7fffcdc9f990, 8;
v0x7fffcdc9f990_9 .array/port v0x7fffcdc9f990, 9;
v0x7fffcdc9f990_10 .array/port v0x7fffcdc9f990, 10;
E_0x7fffcdc59b40/2 .event edge, v0x7fffcdc9f990_7, v0x7fffcdc9f990_8, v0x7fffcdc9f990_9, v0x7fffcdc9f990_10;
v0x7fffcdc9f990_11 .array/port v0x7fffcdc9f990, 11;
v0x7fffcdc9f990_12 .array/port v0x7fffcdc9f990, 12;
v0x7fffcdc9f990_13 .array/port v0x7fffcdc9f990, 13;
v0x7fffcdc9f990_14 .array/port v0x7fffcdc9f990, 14;
E_0x7fffcdc59b40/3 .event edge, v0x7fffcdc9f990_11, v0x7fffcdc9f990_12, v0x7fffcdc9f990_13, v0x7fffcdc9f990_14;
v0x7fffcdc9f990_15 .array/port v0x7fffcdc9f990, 15;
v0x7fffcdc9f990_16 .array/port v0x7fffcdc9f990, 16;
v0x7fffcdc9f990_17 .array/port v0x7fffcdc9f990, 17;
v0x7fffcdc9f990_18 .array/port v0x7fffcdc9f990, 18;
E_0x7fffcdc59b40/4 .event edge, v0x7fffcdc9f990_15, v0x7fffcdc9f990_16, v0x7fffcdc9f990_17, v0x7fffcdc9f990_18;
v0x7fffcdc9f990_19 .array/port v0x7fffcdc9f990, 19;
v0x7fffcdc9f990_20 .array/port v0x7fffcdc9f990, 20;
v0x7fffcdc9f990_21 .array/port v0x7fffcdc9f990, 21;
v0x7fffcdc9f990_22 .array/port v0x7fffcdc9f990, 22;
E_0x7fffcdc59b40/5 .event edge, v0x7fffcdc9f990_19, v0x7fffcdc9f990_20, v0x7fffcdc9f990_21, v0x7fffcdc9f990_22;
v0x7fffcdc9f990_23 .array/port v0x7fffcdc9f990, 23;
v0x7fffcdc9f990_24 .array/port v0x7fffcdc9f990, 24;
v0x7fffcdc9f990_25 .array/port v0x7fffcdc9f990, 25;
v0x7fffcdc9f990_26 .array/port v0x7fffcdc9f990, 26;
E_0x7fffcdc59b40/6 .event edge, v0x7fffcdc9f990_23, v0x7fffcdc9f990_24, v0x7fffcdc9f990_25, v0x7fffcdc9f990_26;
v0x7fffcdc9f990_27 .array/port v0x7fffcdc9f990, 27;
v0x7fffcdc9f990_28 .array/port v0x7fffcdc9f990, 28;
v0x7fffcdc9f990_29 .array/port v0x7fffcdc9f990, 29;
v0x7fffcdc9f990_30 .array/port v0x7fffcdc9f990, 30;
E_0x7fffcdc59b40/7 .event edge, v0x7fffcdc9f990_27, v0x7fffcdc9f990_28, v0x7fffcdc9f990_29, v0x7fffcdc9f990_30;
v0x7fffcdc9f990_31 .array/port v0x7fffcdc9f990, 31;
E_0x7fffcdc59b40/8 .event edge, v0x7fffcdc9f990_31, v0x7fffcdc9fff0_0;
E_0x7fffcdc59b40 .event/or E_0x7fffcdc59b40/0, E_0x7fffcdc59b40/1, E_0x7fffcdc59b40/2, E_0x7fffcdc59b40/3, E_0x7fffcdc59b40/4, E_0x7fffcdc59b40/5, E_0x7fffcdc59b40/6, E_0x7fffcdc59b40/7, E_0x7fffcdc59b40/8;
E_0x7fffcdc59d70 .event posedge, v0x7fffcdc9f440_0;
S_0x7fffcdca02d0 .scope module, "u_ControlDecode" "ControlDecoder" 4 29, 6 1 0, S_0x7fffcdc9edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction"
    .port_info 1 /OUTPUT 32 "imm_gen_inst"
    .port_info 2 /OUTPUT 5 "rs1"
    .port_info 3 /OUTPUT 5 "rs2"
    .port_info 4 /OUTPUT 5 "rd"
    .port_info 5 /OUTPUT 1 "regWrite"
    .port_info 6 /OUTPUT 1 "memToReg"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "operandA"
    .port_info 9 /OUTPUT 1 "operandB"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 6 "aluOP"
    .port_info 12 /OUTPUT 1 "jalrEN"
    .port_info 13 /OUTPUT 1 "jalEN"
P_0x7fffcdc82720 .param/l "alu_Itype" 1 6 19, C4<0010011>;
P_0x7fffcdc82760 .param/l "alu_rtype" 1 6 21, C4<0110011>;
P_0x7fffcdc827a0 .param/l "jalr_Itype" 1 6 20, C4<1100111>;
P_0x7fffcdc827e0 .param/l "load_Itype" 1 6 18, C4<0000011>;
v0x7fffcdca0850_0 .var "aluOP", 5 0;
v0x7fffcdca0950_0 .var "branch", 0 0;
v0x7fffcdca0a10_0 .net "func3", 2 0, L_0x7fffcdcb5b90;  1 drivers
v0x7fffcdca0ad0_0 .net "func7", 6 0, L_0x7fffcdcb5cf0;  1 drivers
v0x7fffcdca0bb0_0 .var "imm_gen_inst", 31 0;
v0x7fffcdca0ce0_0 .net "instruction", 31 0, v0x7fffcdca3d50_0;  alias, 1 drivers
v0x7fffcdca0dc0_0 .var "jalEN", 0 0;
v0x7fffcdca0e80_0 .var "jalrEN", 0 0;
v0x7fffcdca0f40_0 .var "memToReg", 0 0;
v0x7fffcdca1090_0 .var "memWrite", 0 0;
v0x7fffcdca1150_0 .net "opcode", 6 0, L_0x7fffcdcb5af0;  1 drivers
v0x7fffcdca1230_0 .var "operandA", 0 0;
v0x7fffcdca12f0_0 .var "operandB", 0 0;
v0x7fffcdca13b0_0 .net "rd", 4 0, L_0x7fffcdcb5dc0;  alias, 1 drivers
v0x7fffcdca1470_0 .var "regWrite", 0 0;
v0x7fffcdca1510_0 .net "rs1", 4 0, L_0x7fffcdcb5e90;  alias, 1 drivers
v0x7fffcdca15b0_0 .net "rs2", 4 0, L_0x7fffcdcb5f30;  alias, 1 drivers
E_0x7fffcdc59310 .event edge, v0x7fffcdca1150_0, v0x7fffcdca0a10_0, v0x7fffcdca0ad0_0;
E_0x7fffcdc59730 .event edge, v0x7fffcdca1150_0, v0x7fffcdca0ce0_0;
L_0x7fffcdcb5af0 .part v0x7fffcdca3d50_0, 0, 7;
L_0x7fffcdcb5b90 .part v0x7fffcdca3d50_0, 12, 3;
L_0x7fffcdcb5cf0 .part v0x7fffcdca3d50_0, 25, 7;
L_0x7fffcdcb5dc0 .part v0x7fffcdca3d50_0, 7, 5;
L_0x7fffcdcb5e90 .part v0x7fffcdca3d50_0, 15, 5;
L_0x7fffcdcb5f30 .part v0x7fffcdca3d50_0, 20, 5;
S_0x7fffcdca1990 .scope module, "u_DMI" "DMI" 4 78, 7 1 0, S_0x7fffcdc9edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "load"
    .port_info 1 /INPUT 6 "aluOP"
    .port_info 2 /OUTPUT 32 "load_data"
P_0x7fffcdca1b40 .param/l "loadByte" 1 7 6, C4<000000>;
P_0x7fffcdca1b80 .param/l "loadByteUnsigned" 1 7 8, C4<000011>;
P_0x7fffcdca1bc0 .param/l "loadHalf" 1 7 7, C4<000001>;
P_0x7fffcdca1c00 .param/l "loadHalfUnsigned" 1 7 9, C4<000100>;
P_0x7fffcdca1c40 .param/l "loadWord" 1 7 10, C4<000010>;
L_0x7fffcdc688b0 .functor BUFZ 32, v0x7fffcdca2ca0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffcdca1f70_0 .net "LB", 7 0, L_0x7fffcdcb6530;  1 drivers
v0x7fffcdca2070_0 .net "LBU", 7 0, L_0x7fffcdcb6670;  1 drivers
v0x7fffcdca2150_0 .net "LH", 15 0, L_0x7fffcdcb65d0;  1 drivers
v0x7fffcdca2240_0 .net "LHU", 15 0, L_0x7fffcdcb6710;  1 drivers
v0x7fffcdca2320_0 .net "LW", 31 0, L_0x7fffcdc688b0;  1 drivers
v0x7fffcdca2450_0 .net "aluOP", 5 0, v0x7fffcdca0850_0;  alias, 1 drivers
v0x7fffcdca2510_0 .net "load", 31 0, v0x7fffcdca2ca0_0;  alias, 1 drivers
v0x7fffcdca25d0_0 .var "load_data", 31 0;
E_0x7fffcdc83780/0 .event edge, v0x7fffcdca0850_0, v0x7fffcdca1f70_0, v0x7fffcdca2150_0, v0x7fffcdca2070_0;
E_0x7fffcdc83780/1 .event edge, v0x7fffcdca2240_0, v0x7fffcdca2320_0;
E_0x7fffcdc83780 .event/or E_0x7fffcdc83780/0, E_0x7fffcdc83780/1;
L_0x7fffcdcb6530 .part v0x7fffcdca2ca0_0, 0, 8;
L_0x7fffcdcb65d0 .part v0x7fffcdca2ca0_0, 0, 16;
L_0x7fffcdcb6670 .part v0x7fffcdca2ca0_0, 0, 8;
L_0x7fffcdcb6710 .part v0x7fffcdca2ca0_0, 0, 16;
S_0x7fffcdca2730 .scope module, "u_RAM2" "RAM" 4 69, 8 1 0, S_0x7fffcdc9edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "dataIN"
    .port_info 2 /INPUT 5 "address"
    .port_info 3 /INPUT 1 "readWrite"
    .port_info 4 /OUTPUT 32 "dataOUT"
v0x7fffcdca2930 .array "RAM", 31 0, 31 0;
v0x7fffcdca29f0_0 .net "address", 4 0, L_0x7fffcdcb6440;  1 drivers
v0x7fffcdca2ad0_0 .net "clk", 0 0, v0x7fffcdca5810_0;  alias, 1 drivers
v0x7fffcdca2bd0_0 .net "dataIN", 31 0, v0x7fffcdc9f7a0_0;  alias, 1 drivers
v0x7fffcdca2ca0_0 .var "dataOUT", 31 0;
v0x7fffcdca2d90_0 .net "readWrite", 0 0, v0x7fffcdca1090_0;  alias, 1 drivers
S_0x7fffcdca2ed0 .scope module, "u_alu" "alu" 4 61, 9 1 0, S_0x7fffcdc9edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 6 "opcode"
    .port_info 3 /OUTPUT 32 "c"
v0x7fffcdca3170_0 .net "a", 31 0, L_0x7fffcdcb6120;  alias, 1 drivers
v0x7fffcdca3270_0 .net "b", 31 0, L_0x7fffcdcb62b0;  alias, 1 drivers
v0x7fffcdca3350_0 .var "c", 31 0;
v0x7fffcdca3410_0 .net "opcode", 5 0, v0x7fffcdca0850_0;  alias, 1 drivers
E_0x7fffcdca30f0 .event edge, v0x7fffcdca0850_0, v0x7fffcdca3170_0, v0x7fffcdca3270_0;
S_0x7fffcdca35a0 .scope module, "u_fetch" "fetch" 4 19, 10 1 0, S_0x7fffcdc9edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "en"
    .port_info 3 /OUTPUT 32 "counterOUT"
    .port_info 4 /OUTPUT 5 "mem_address"
    .port_info 5 /OUTPUT 32 "instruction"
v0x7fffcdca38d0 .array "INST_MEM", 31 0, 31 0;
v0x7fffcdca39b0_0 .var "PC", 31 0;
v0x7fffcdca3a90_0 .net "clk", 0 0, v0x7fffcdca5810_0;  alias, 1 drivers
v0x7fffcdca3b80_0 .var "counterOUT", 31 0;
v0x7fffcdca3c40_0 .net "en", 0 0, v0x7fffcdca5950_0;  alias, 1 drivers
v0x7fffcdca3d50_0 .var "instruction", 31 0;
v0x7fffcdca3e10_0 .var "mem_address", 4 0;
v0x7fffcdca3ed0_0 .net "rst", 0 0, v0x7fffcdca59f0_0;  alias, 1 drivers
E_0x7fffcdca3850 .event posedge, v0x7fffcdca3c40_0, v0x7fffcdc9f440_0;
    .scope S_0x7fffcdc336c0;
T_0 ;
    %wait E_0x7fffcdc5a780;
    %load/vec4 v0x7fffcdc9ecb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffcdc9ebf0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fffcdc9ebf0_0;
    %load/vec4 v0x7fffcdc9eb10_0;
    %add;
    %assign/vec4 v0x7fffcdc9ebf0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffcdca35a0;
T_1 ;
    %vpi_call 10 14 "$readmemh", "file.mem", v0x7fffcdca38d0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x7fffcdca35a0;
T_2 ;
    %wait E_0x7fffcdca3850;
    %load/vec4 v0x7fffcdca3c40_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x7fffcdca39b0_0, 0, 32;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffcdca3ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcdca39b0_0, 0, 32;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fffcdca39b0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7fffcdca39b0_0, 0, 32;
T_2.3 ;
T_2.1 ;
    %load/vec4 v0x7fffcdca39b0_0;
    %store/vec4 v0x7fffcdca3b80_0, 0, 32;
    %load/vec4 v0x7fffcdca39b0_0;
    %parti/s 5, 2, 3;
    %store/vec4 v0x7fffcdca3e10_0, 0, 5;
    %load/vec4 v0x7fffcdca3e10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffcdca38d0, 4;
    %store/vec4 v0x7fffcdca3d50_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffcdca02d0;
T_3 ;
    %wait E_0x7fffcdc59730;
    %load/vec4 v0x7fffcdca1150_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcdca0bb0_0, 0, 32;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7fffcdca0ce0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffcdca0ce0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffcdca0bb0_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7fffcdca0ce0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffcdca0ce0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffcdca0bb0_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7fffcdca0ce0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffcdca0ce0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffcdca0bb0_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fffcdca02d0;
T_4 ;
    %wait E_0x7fffcdc59310;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca1470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca0f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca1090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca1230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca12f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca0950_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca0e80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca0dc0_0, 0, 1;
    %load/vec4 v0x7fffcdca1150_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x7fffcdca0a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.5 ;
    %load/vec4 v0x7fffcdca0ad0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 19, 0, 6;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 18, 0, 6;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.13;
T_4.6 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.13;
T_4.7 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.13;
T_4.8 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.13;
T_4.9 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.13;
T_4.10 ;
    %load/vec4 v0x7fffcdca0ad0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 25, 0, 6;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 24, 0, 6;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcdca1470_0, 0, 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x7fffcdca0a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.21, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.22, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.23, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.24, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.25, 6;
    %jmp T_4.26;
T_4.18 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.26;
T_4.19 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.26;
T_4.20 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.26;
T_4.21 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.26;
T_4.22 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.26;
T_4.23 ;
    %load/vec4 v0x7fffcdca0ad0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_4.27, 8;
    %pushi/vec4 11, 0, 6;
    %jmp/1 T_4.28, 8;
T_4.27 ; End of true expr.
    %pushi/vec4 10, 0, 6;
    %jmp/0 T_4.28, 8;
 ; End of false expr.
    %blend;
T_4.28;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.26;
T_4.24 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.26;
T_4.25 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.26;
T_4.26 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcdca1470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcdca1230_0, 0, 1;
    %jmp T_4.4;
T_4.2 ;
    %load/vec4 v0x7fffcdca0a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.33, 6;
    %jmp T_4.34;
T_4.29 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.34;
T_4.30 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.34;
T_4.31 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.34;
T_4.32 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.34;
T_4.33 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %jmp T_4.34;
T_4.34 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcdca1470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcdca0f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcdca1230_0, 0, 1;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7fffcdca0850_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcdca1470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcdca1230_0, 0, 1;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffcdc9efc0;
T_5 ;
    %wait E_0x7fffcdc59d70;
    %load/vec4 v0x7fffcdc9fe50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcdc9f520_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7fffcdc9f520_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffcdc9f520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcdc9f990, 0, 4;
    %load/vec4 v0x7fffcdc9f520_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffcdc9f520_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffcdc9f8d0_0;
    %load/vec4 v0x7fffcdc9f600_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fffcdca00d0_0;
    %load/vec4 v0x7fffcdc9f600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcdc9f990, 0, 4;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fffcdc9efc0;
T_6 ;
    %wait E_0x7fffcdc59b40;
    %load/vec4 v0x7fffcdc9ff10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0x7fffcdc9ff10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffcdc9f990, 4;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0x7fffcdc9f6c0_0, 0, 32;
    %load/vec4 v0x7fffcdc9fff0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0x7fffcdc9fff0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffcdc9f990, 4;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0x7fffcdc9f7a0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffcdca2ed0;
T_7 ;
    %wait E_0x7fffcdca30f0;
    %load/vec4 v0x7fffcdca3410_0;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.0 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %add;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.1 ;
    %load/vec4 v0x7fffcdca3170_0;
    %ix/getv 4, v0x7fffcdca3270_0;
    %shiftl 4;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.2 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.22, 8;
T_7.21 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.22, 8;
 ; End of false expr.
    %blend;
T_7.22;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.3 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.23, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.24, 8;
T_7.23 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.24, 8;
 ; End of false expr.
    %blend;
T_7.24;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.4 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %xor;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.5 ;
    %load/vec4 v0x7fffcdca3170_0;
    %ix/getv 4, v0x7fffcdca3270_0;
    %shiftr 4;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.6 ;
    %load/vec4 v0x7fffcdca3170_0;
    %ix/getv 4, v0x7fffcdca3270_0;
    %shiftr 4;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.7 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %or;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.8 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %and;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.9 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %add;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.10 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %sub;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.11 ;
    %load/vec4 v0x7fffcdca3170_0;
    %ix/getv 4, v0x7fffcdca3270_0;
    %shiftl 4;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.12 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.25, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.26, 8;
T_7.25 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.26, 8;
 ; End of false expr.
    %blend;
T_7.26;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.13 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_7.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.28, 8;
T_7.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.28, 8;
 ; End of false expr.
    %blend;
T_7.28;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.14 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %xor;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.15 ;
    %load/vec4 v0x7fffcdca3170_0;
    %ix/getv 4, v0x7fffcdca3270_0;
    %shiftr 4;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.16 ;
    %load/vec4 v0x7fffcdca3170_0;
    %ix/getv 4, v0x7fffcdca3270_0;
    %shiftr 4;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.17 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %or;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.18 ;
    %load/vec4 v0x7fffcdca3170_0;
    %load/vec4 v0x7fffcdca3270_0;
    %and;
    %store/vec4 v0x7fffcdca3350_0, 0, 32;
    %jmp T_7.20;
T_7.20 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fffcdca2730;
T_8 ;
    %wait E_0x7fffcdc59d70;
    %load/vec4 v0x7fffcdca2d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffcdca29f0_0;
    %pad/u 33;
    %subi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fffcdca2930, 4;
    %assign/vec4 v0x7fffcdca2ca0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x7fffcdca2bd0_0;
    %load/vec4 v0x7fffcdca29f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffcdca2930, 0, 4;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffcdca1990;
T_9 ;
    %wait E_0x7fffcdc83780;
    %load/vec4 v0x7fffcdca2450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/vec4 v0x7fffcdca1f70_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x7fffcdca1f70_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffcdca25d0_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v0x7fffcdca2150_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fffcdca2150_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffcdca25d0_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x7fffcdca2070_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffcdca25d0_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fffcdca2240_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fffcdca25d0_0, 0, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/vec4 v0x7fffcdca2320_0;
    %store/vec4 v0x7fffcdca25d0_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fffcdc32680;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x7fffcdca5810_0;
    %inv;
    %store/vec4 v0x7fffcdca5810_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fffcdc32680;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcdca5810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca59f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca5950_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcdca5950_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffcdca59f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca59f0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffcdca5950_0, 0, 1;
    %delay 100, 0;
    %vpi_call 3 30 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x7fffcdc32680;
T_12 ;
    %vpi_call 3 35 "$dumpfile", "temp/main.vcd" {0 0 0};
    %vpi_call 3 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffcdc32680 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/counter.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/tb/main_tb.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/main.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/registerfile.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/control_decode.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/data_mem_intf.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/RAM.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/alu.v";
    "/home/sheikh_zaid/Verilog/single_cycle_dev/verilog_zaid/main/src/fetch.v";
