# system info system_intel_srcss_gts_0 on 2024.03.21.07:49:16
system_info:
name,value
DEVICE,A5ED065BB32AE4S
DEVICE_FAMILY,Agilex 5
GENERATION_ID,0
#
#
# Files generated for system_intel_srcss_gts_0 on 2024.03.21.07:49:16
files:
filepath,kind,attributes,module,is_top
sim/system_intel_srcss_gts_0.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,system_intel_srcss_gts_0,true
intel_srcss_gts_200/sim/system_intel_srcss_gts_0_intel_srcss_gts_200_bg3co7q.sv,SYSTEM_VERILOG,,system_intel_srcss_gts_0_intel_srcss_gts_200_bg3co7q,false
intel_srcss_gts_200/sim/system_intel_srcss_gts_0_intel_srcss_gts_200_bg3co7q.sdc,SDC_ENTITY,NO_SDC_PROMOTION,system_intel_srcss_gts_0_intel_srcss_gts_200_bg3co7q,false
intel_srcss_gts_200/sim/intelfpga/intel_srcss_gts.sv,SYSTEM_VERILOG,,system_intel_srcss_gts_0_intel_srcss_gts_200_bg3co7q,false
intel_srcss_gts_200/sim/intelfpga/intel_ss_synchronizers.sv,SYSTEM_VERILOG,,system_intel_srcss_gts_0_intel_srcss_gts_200_bg3co7q,false
intel_srcss_gts_200/sim/intelfpga/sopc_synchronizer.v,VERILOG,,system_intel_srcss_gts_0_intel_srcss_gts_200_bg3co7q,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
system_intel_srcss_gts_0.intel_srcss_gts_0,system_intel_srcss_gts_0_intel_srcss_gts_200_bg3co7q
