and r0, r1, r2 
eor r0, r2, r0 
orr r0, r0, #31 
add r3, r0, r3, lsl #1 
mvn r0, r3 
