// Seed: 2979438200
module module_0 ();
  logic id_1;
  id_2 :
  assert property (@(negedge 1 or negedge (id_1)) id_2) begin : LABEL_0
    assume (1);
  end
  initial @(posedge id_2) id_2 = id_1;
endmodule
program module_1 #(
    parameter id_10 = 32'd25,
    parameter id_12 = 32'd81,
    parameter id_6  = 32'd16
) (
    id_1#(
        .id_2 (id_3),
        .id_4 ({id_5[_id_6]{1'b0}}),
        .id_7 (id_8),
        .id_9 (_id_10),
        .id_11(_id_12[id_12] * -1),
        .id_13(-1),
        .id_14(1)
    ),
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21[-1 :-1],
    id_22,
    id_23,
    id_24,
    id_25[1 : id_10*1'h0]
);
  input logic [7:0] _id_12;
  output wire id_11;
  module_0 modCall_1 ();
  output wire _id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire _id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_26;
endprogram
