---
layout: default
title: 2a.1 SystemDKã®å…¨ä½“åƒã¨è¨­è¨ˆéšå±¤
---

---

# 2a.1 SystemDKã®å…¨ä½“åƒã¨è¨­è¨ˆéšå±¤  
**2a.1 Overview and Hierarchy of SystemDK**

---

## ğŸ“˜ æ¦‚è¦ï½œOverview

SystemDKï¼ˆSystem Design Kitï¼‰ã¯ã€è¿‘å¹´ã®Chipletãƒ™ãƒ¼ã‚¹è¨­è¨ˆã‚„3D/2.5Dãƒ‘ãƒƒã‚±ãƒ¼ã‚¸ã«ãŠã„ã¦ã€**ç‰©ç†åˆ¶ç´„ã‚’åŒ…å«ã—ãŸæœ€ä¸Šä½ã®è¨­è¨ˆã‚­ãƒƒãƒˆ**ã§ã™ã€‚RTLè¨­è¨ˆã‹ã‚‰å§‹ã¾ã‚Šã€GDSâ†’ICè£½é€ â†’ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸è¨­è¨ˆã‚’çµŒã¦ã€**å®Ÿéš›ã«â€œå‹•ä½œã™ã‚‹ã‚·ã‚¹ãƒ†ãƒ å…¨ä½“â€ã‚’è¨­è¨ˆå¯¾è±¡ã¨ã™ã‚‹**æ®µéšã«ç›¸å½“ã—ã¾ã™ã€‚

System Design Kit (SystemDK) is the highest-level design kit in the modern Chiplet-based or 3D/2.5D integration era. It bridges RTL and GDS design with system-level considerations, enabling **physical, thermal, mechanical, and electromagnetic constraints** to be co-designed and verified.

---

## ğŸ§­ è¨­è¨ˆéšå±¤ã¨è¨­è¨ˆã‚­ãƒƒãƒˆã®é–¢ä¿‚ï½œDesign Stack and Design Kits

| å±¤ / Layer | è¨­è¨ˆå¯¾è±¡ / Target | è¨­è¨ˆã‚­ãƒƒãƒˆ / Design Kit |
|------------|------------------|---------------------------|
| â‘  RTLè¨­è¨ˆ | æ©Ÿèƒ½è¨˜è¿°ï¼ˆVerilogç­‰ï¼‰ | â€“ï¼ˆåˆæˆãƒ»æ¤œè¨¼ï¼‰ |
| â‘¡ GDSè¨­è¨ˆ | é…ç½®é…ç·šï¼‹ç‰©ç†ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆ | PDKï¼ˆProcess Design Kitï¼‰ |
| â‘¢ ICè£½é€  | ã‚·ãƒªã‚³ãƒ³è£½é€  | â€“ï¼ˆFoundry Processï¼‰ |
| â‘£ Chipletä»•æ§˜ | I/Oé…ç½®ãƒ»é›»æ°—ç‰¹æ€§ | IPDKï¼ˆIP Design Kitï¼‰ |
| â‘¤ ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸è¨­è¨ˆ | RDLãƒ»Bumpãƒ»ç†±è¨­è¨ˆ | PKGDKï¼ˆPackage Design Kitï¼‰ |
| â‘¥ ã‚·ã‚¹ãƒ†ãƒ è¨­è¨ˆ | é…ç½®ãƒ»é›»æºãƒ»ç†±ãƒ»EMI | **SystemDKï¼ˆæœ¬ç« å¯¾è±¡ï¼‰** |

---

## ğŸ”— SystemDKã®æ§‹æˆè¦ç´ ï½œSystemDK Components

SystemDKã¯ä»¥ä¸‹ã®ã‚ˆã†ãªç‰©ç†å±¤åˆ¶ç´„æƒ…å ±ã‚’çµ±åˆçš„ã«æ‰±ã„ã¾ã™ï¼š

- **PDNæƒ…å ±**ï¼šIRãƒ‰ãƒ­ãƒƒãƒ—ãƒ»ã‚°ãƒ©ãƒ³ãƒ‰ãƒã‚¦ãƒ³ã‚¹ãƒ»ãƒ‡ã‚«ãƒƒãƒ—ãƒªãƒ³ã‚°é…ç½®  
- **SIãƒ¢ãƒ‡ãƒ«**ï¼šã‚¤ãƒ³ãƒ”ãƒ¼ãƒ€ãƒ³ã‚¹æ•´åˆãƒ»ã‚¯ãƒ­ã‚¹ãƒˆãƒ¼ã‚¯ãƒ»åå°„å¯¾ç­–  
- **ç†±ãƒ¢ãƒ‡ãƒ«**ï¼šç†±æ‹¡æ•£ãƒãƒƒãƒ—ã€ææ–™CTEã€å†·å´æ§‹é€ ã®ä¼æ’­çµŒè·¯  
- **å¿œåŠ›åˆ†å¸ƒ**ï¼šæ¨¹è„‚ãƒ»é‡‘å±ãƒ»TSVé–“ã®å¿œåŠ›é›†ä¸­  
- **EMI/EMCãƒ«ãƒ¼ãƒ«**ï¼šGNDå±¤è¨­è¨ˆã€ãƒã‚¤ã‚ºæŠ‘åˆ¶ã€å¤–éƒ¨é€šä¿¡ã¨ã®æ•´åˆæ€§  
- **PoCç”¨çµ±åˆè¨­è¨ˆå›³**ï¼šé…ç½®å›³ã€BOMã€ãƒ¢ãƒ‡ãƒ«ãƒªãƒ³ã‚¯ã€åˆ¶ç´„ãƒ•ã‚¡ã‚¤ãƒ«ç¾¤

---

## ğŸ“ æ•™è‚²çš„ãƒ¡ãƒƒã‚»ãƒ¼ã‚¸ï½œEducational Insight

> ãƒãƒƒãƒ—å˜ä½“ã®è¨­è¨ˆåŠ›ã«åŠ ãˆã¦ã€**â€œãƒ¢ã‚¸ãƒ¥ãƒ¼ãƒ«ã¨ã—ã¦æ©Ÿèƒ½ã•ã›ã‚‹åŠ›â€**ãŒä»Šå¾Œã®è¨­è¨ˆè€…ã«æ±‚ã‚ã‚‰ã‚Œã‚‹ã€‚SystemDKã¯ãã®å®Ÿè·µçš„ãªæ•™è‚²æ©‹æ¢ã§ã‚ã‚‹ã€‚

In addition to chip-level expertise, engineers must acquire the ability to **design and verify physical implementation as a working module**. SystemDK provides the educational foundation for that capability.

---

## ğŸ§© æœ¬ç« ä»¥é™ã¨ã®æ¥ç¶šï½œLinked Topics in This Chapter

| æ¬¡ç¯€ | å†…å®¹æ¦‚è¦ |
|------|-----------|
| [`f2a_2_sipi.md`](f2a_2_sipi.md) | SI/PIè¨­è¨ˆã¨PDNæ§‹é€  |
| [`f2a_3_thermal.md`](f2a_3_thermal.md) | ç†±è¨­è¨ˆã¨ææ–™åˆ†å¸ƒ |
| [`f2a_4_mechanical.md`](f2a_4_mechanical.md) | å®Ÿè£…å¿œåŠ›ã¨ç•Œé¢ä¿¡é ¼æ€§ |
| [`f2a_5_emi_emc.md`](f2a_5_emi_emc.md) | EMI/EMCè¨­è¨ˆæŒ‡é‡ |
| [`f2a_6_constraint_tradeoff.md`](f2a_6_constraint_tradeoff.md) | åˆ¶ç´„é–“ã®é€£æˆã¨ãƒˆãƒ¬ãƒ¼ãƒ‰ã‚ªãƒ• |
| [`f2a_7_systemdk_poc.md`](f2a_7_systemdk_poc.md) | çµ±åˆæ¼”ç¿’PoCã¸ã®å¿œç”¨ |

---

## ğŸ”— é–¢é€£ãƒªãƒ³ã‚¯ï½œRelated Links

- [`f_chapter2_chiplet_pkg/`](../f_chapter2_chiplet_pkg/)ï¼šChipletæ§‹é€ ã¨PKGæŠ€è¡“
- [`d_chapter5_analog_mixed_signal/`](../d_chapter5_analog_mixed_signal/)ï¼šAMSè¨­è¨ˆã¨ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆåˆ¶ç´„
- [`f_chapter4_fsm_pid_llm/`](../f_chapter4_fsm_pid_llm/)ï¼šçµ±åˆåˆ¶å¾¡SoCè¨­è¨ˆã¨å®Ÿè£…æ¤œè¨¼

---
