=====
SETUP
1.861
11.434
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n854_s11
10.335
11.434
uart_control/dataout_0_s4
11.434
=====
SETUP
2.282
11.013
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n848_s11
10.191
11.013
uart_control/dataout_3_s4
11.013
=====
SETUP
2.282
11.013
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n816_s11
10.191
11.013
uart_control/dataout_19_s4
11.013
=====
SETUP
2.346
10.949
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n820_s11
9.850
10.949
uart_control/dataout_17_s4
10.949
=====
SETUP
2.401
10.893
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n852_s11
9.861
10.893
uart_control/dataout_1_s4
10.893
=====
SETUP
2.401
10.893
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n822_s9
9.861
10.893
uart_control/dataout_16_s2
10.893
=====
SETUP
2.423
10.871
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/n747_s7
7.429
8.461
uart_control/n806_s12
10.245
10.871
uart_control/ready_s8
10.871
=====
SETUP
2.454
11.197
13.651
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/dataout_23_s10
9.859
10.484
uart_control/dataout_8_s2
11.197
=====
SETUP
2.454
11.197
13.651
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/dataout_23_s10
9.859
10.484
uart_control/dataout_10_s2
11.197
=====
SETUP
2.454
11.197
13.651
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/dataout_23_s10
9.859
10.484
uart_control/dataout_16_s2
11.197
=====
SETUP
2.454
11.197
13.651
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/dataout_23_s10
9.859
10.484
uart_control/dataout_18_s2
11.197
=====
SETUP
2.607
10.688
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n844_s11
9.866
10.688
uart_control/dataout_5_s4
10.688
=====
SETUP
2.607
10.688
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n832_s11
9.866
10.688
uart_control/dataout_11_s4
10.688
=====
SETUP
2.614
10.681
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n836_s9
9.859
10.681
uart_control/dataout_9_s2
10.681
=====
SETUP
2.614
10.681
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n828_s9
9.859
10.681
uart_control/dataout_13_s2
10.681
=====
SETUP
2.623
10.672
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n818_s9
9.850
10.672
uart_control/dataout_18_s2
10.672
=====
SETUP
2.701
10.594
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/n747_s7
7.429
8.461
uart_control/n751_s10
9.772
10.594
uart_control/error_s1
10.594
=====
SETUP
2.738
10.556
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n812_s9
9.524
10.556
uart_control/dataout_21_s2
10.556
=====
SETUP
2.814
10.481
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n838_s9
9.855
10.481
uart_control/dataout_8_s2
10.481
=====
SETUP
2.814
10.481
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n834_s9
9.855
10.481
uart_control/dataout_10_s2
10.481
=====
SETUP
2.822
10.830
13.651
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/dataout_23_s10
9.859
10.484
uart_control/dataout_9_s2
10.830
=====
SETUP
2.822
10.830
13.651
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/dataout_23_s10
9.859
10.484
uart_control/dataout_13_s2
10.830
=====
SETUP
2.822
10.830
13.651
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/dataout_23_s10
9.859
10.484
uart_control/dataout_21_s2
10.830
=====
SETUP
2.830
10.465
13.295
uart_control/timeout_8_s0
1.790
2.248
uart_control/u_writting_s11
2.587
3.686
uart_control/u_writting_s7
4.517
5.616
uart_control/dataout_23_s5
7.429
8.528
uart_control/n850_s11
9.839
10.465
uart_control/dataout_2_s4
10.465
=====
SETUP
2.934
10.718
13.651
uart_control/timeout_15_s0
1.790
2.248
uart_control/u_writting_s16
2.741
3.802
uart_control/u_writting_s20
4.223
5.255
uart_control/u_writting_s10
6.576
7.608
uart_control/u_data_out_7_s4
8.944
10.005
uart_control/u_data_out_6_s2
10.718
=====
HOLD
0.556
2.302
1.746
uart_control/uart/data_arrived_s0
1.731
2.064
uart_control/uart/data_arrived_s0
2.302
=====
HOLD
0.557
2.303
1.746
uart_control/arrived_s5
1.731
2.064
uart_control/arrived_s5
2.303
=====
HOLD
0.558
2.304
1.746
u_frametosend_s1
1.731
2.064
u_frametosend_s1
2.304
=====
HOLD
0.561
2.306
1.746
uart_control/u_writting_s4
1.731
2.064
uart_control/u_writting_s4
2.306
=====
HOLD
0.564
2.310
1.746
uart_control/error_s1
1.731
2.064
uart_control/error_s1
2.310
=====
HOLD
0.708
2.438
1.731
uart_control/uart/time_in_0_s3
1.731
2.064
uart_control/uart/n21_s4
2.066
2.438
uart_control/uart/time_in_0_s3
2.438
=====
HOLD
0.708
2.438
1.731
uart_control/uart/shifter_out_0_s1
1.731
2.064
uart_control/uart/n261_s1
2.066
2.438
uart_control/uart/shifter_out_0_s1
2.438
=====
HOLD
0.708
2.438
1.731
uart_control/uart/cntbit_out_4_s1
1.731
2.064
uart_control/uart/n367_s1
2.066
2.438
uart_control/uart/cntbit_out_4_s1
2.438
=====
HOLD
0.708
2.438
1.731
uart_control/uart/cntbit_in_2_s1
1.731
2.064
uart_control/uart/n213_s1
2.066
2.438
uart_control/uart/cntbit_in_2_s1
2.438
=====
HOLD
0.708
2.438
1.731
uart_control/uart/cntbit_in_4_s1
1.731
2.064
uart_control/uart/n211_s1
2.066
2.438
uart_control/uart/cntbit_in_4_s1
2.438
=====
HOLD
0.708
2.438
1.731
uart_control/dataout_3_s4
1.731
2.064
uart_control/n848_s11
2.066
2.438
uart_control/dataout_3_s4
2.438
=====
HOLD
0.708
2.438
1.731
uart_control/dataout_5_s4
1.731
2.064
uart_control/n844_s11
2.066
2.438
uart_control/dataout_5_s4
2.438
=====
HOLD
0.708
2.438
1.731
uart_control/dataout_17_s4
1.731
2.064
uart_control/n820_s11
2.066
2.438
uart_control/dataout_17_s4
2.438
=====
HOLD
0.708
2.438
1.731
uart_control/bytesreceived_2_s2
1.731
2.064
uart_control/n728_s14
2.066
2.438
uart_control/bytesreceived_2_s2
2.438
=====
HOLD
0.708
2.438
1.731
uart_control/timeout_0_s0
1.731
2.064
uart_control/n1028_s2
2.066
2.438
uart_control/timeout_0_s0
2.438
=====
HOLD
0.709
2.439
1.731
uart_control/uart/time_in_7_s1
1.731
2.064
uart_control/uart/n14_s1
2.067
2.439
uart_control/uart/time_in_7_s1
2.439
=====
HOLD
0.709
2.439
1.731
uart_control/u_data_out_5_s4
1.731
2.064
uart_control/n991_s10
2.067
2.439
uart_control/u_data_out_5_s4
2.439
=====
HOLD
0.710
2.441
1.731
uart_control/uart/cntbit_out_0_s1
1.731
2.064
uart_control/uart/n371_s1
2.069
2.441
uart_control/uart/cntbit_out_0_s1
2.441
=====
HOLD
0.710
2.441
1.731
uart_control/try_1_s2
1.731
2.064
uart_control/n703_s2
2.069
2.441
uart_control/try_1_s2
2.441
=====
HOLD
0.710
2.441
1.731
uart_control/bytessent_2_s2
1.731
2.064
uart_control/n628_s1
2.069
2.441
uart_control/bytessent_2_s2
2.441
=====
HOLD
0.710
2.441
1.731
uart_control/bytesreceived_3_s2
1.731
2.064
uart_control/n726_s15
2.069
2.441
uart_control/bytesreceived_3_s2
2.441
=====
HOLD
0.711
2.442
1.731
uart_control/uart/time_out_0_s1
1.731
2.064
uart_control/uart/n252_s1
2.070
2.442
uart_control/uart/time_out_0_s1
2.442
=====
HOLD
0.714
2.444
1.731
uart_control/uart/readyOut_s4
1.731
2.064
uart_control/uart/n236_s4
2.072
2.444
uart_control/uart/readyOut_s4
2.444
=====
HOLD
0.714
2.444
1.731
uart_control/uart/step_in_1_s1
1.731
2.064
uart_control/uart/n36_s1
2.072
2.444
uart_control/uart/step_in_1_s1
2.444
=====
HOLD
0.715
2.445
1.731
uart_control/uart/step_out_1_s3
1.731
2.064
uart_control/uart/n263_s5
2.073
2.445
uart_control/uart/step_out_1_s3
2.445
