/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_10z;
  wire [11:0] celloutsig_0_11z;
  wire [25:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [14:0] celloutsig_0_18z;
  wire [18:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire [10:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  reg [5:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [2:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [14:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_6z = celloutsig_1_2z[1] ? in_data[115] : in_data[191];
  assign celloutsig_1_11z = celloutsig_1_5z[0] ? celloutsig_1_4z : celloutsig_1_7z;
  assign celloutsig_0_0z = ~(in_data[22] | in_data[4]);
  assign celloutsig_0_17z = ~celloutsig_0_0z;
  assign celloutsig_0_4z = ~((celloutsig_0_1z | celloutsig_0_2z[0]) & (celloutsig_0_0z | celloutsig_0_2z[3]));
  assign celloutsig_0_7z = celloutsig_0_4z | ~(celloutsig_0_2z[1]);
  assign celloutsig_1_4z = celloutsig_1_1z | in_data[163];
  assign celloutsig_0_10z = { celloutsig_0_3z[5:4], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z } & { in_data[38:31], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_12z = { in_data[44:41], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z } / { 1'h1, in_data[31:7] };
  assign celloutsig_1_9z = { in_data[129:126], celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, celloutsig_1_5z[3:0], celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_1z = in_data[107:106] === { in_data[154], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_12z[0], celloutsig_1_16z, celloutsig_1_6z } >= in_data[112:110];
  assign celloutsig_0_6z = { in_data[71:69], celloutsig_0_4z } >= { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_0_16z = in_data[64:60] >= { celloutsig_0_11z[7:6], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_8z = { celloutsig_1_5z[0], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z } <= { celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_5z = in_data[28:2] && { in_data[55:30], celloutsig_0_4z };
  assign celloutsig_0_14z = { celloutsig_0_12z[14:13], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z } && { celloutsig_0_12z[24:23], celloutsig_0_7z, celloutsig_0_2z };
  assign celloutsig_1_3z = ! in_data[180:164];
  assign celloutsig_0_1z = { in_data[77:65], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } || { in_data[20:6], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[111:106] || in_data[158:153];
  assign celloutsig_0_19z = { celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_8z } % { 1'h1, celloutsig_0_12z[11:10], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_3z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, in_data[23:17], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_2z = ~ { in_data[83:81], celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_14z[4:1] | { celloutsig_1_14z[4:2], celloutsig_1_6z };
  assign celloutsig_0_9z = { in_data[48], celloutsig_0_8z, celloutsig_0_0z } | { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } | { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_11z } | { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_8z = & { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_16z = ~^ { in_data[160:158], celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_12z };
  assign celloutsig_1_7z = ~^ { in_data[105:98], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_14z = { celloutsig_1_5z[3:1], celloutsig_1_1z, celloutsig_1_11z } <<< celloutsig_1_13z[4:0];
  always_latch
    if (!clkin_data[64]) celloutsig_1_13z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_7z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_18z = 15'h0000;
    else if (celloutsig_1_18z) celloutsig_0_18z = { celloutsig_0_10z[11:7], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_17z };
  always_latch
    if (clkin_data[64]) celloutsig_1_2z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_2z = { in_data[158:157], celloutsig_1_1z };
  assign { celloutsig_0_11z[8:6], celloutsig_0_11z[11:9], celloutsig_0_11z[4] } = ~ { celloutsig_0_9z, celloutsig_0_2z[3:2], celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_11z[5], celloutsig_0_11z[3:0] } = { celloutsig_0_11z[9:6], celloutsig_0_11z[9] };
  assign { out_data[128], out_data[99:96], out_data[46:32], out_data[18:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
