{"Source Block": ["hdl/library/common/up_hdmi_rx.v@110:120@HdlIdDef", "  output  [31:0]  up_rdata;\n  output          up_rack;\n\n  // internal registers\n\n  reg             up_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_edge_sel = 'd0;\n  reg             up_bgr = 'd0;\n  reg             up_packed = 'd0;\n"], "Clone Blocks": [["hdl/library/common/up_axis_dma_tx.v@100:110", "\n  // internal registers\n\n  reg             up_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg     [31:0]  up_dma_frmcnt = 'd0;\n  reg             up_dma_ovf = 'd0;\n  reg             up_dma_unf = 'd0;\n  reg             up_rack = 'd0;\n"], ["hdl/library/common/up_hdmi_rx.v@112:122", "\n  // internal registers\n\n  reg             up_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_edge_sel = 'd0;\n  reg             up_bgr = 'd0;\n  reg             up_packed = 'd0;\n  reg             up_csc_bypass = 'd0;\n  reg             up_dma_ovf = 'd0;\n"], ["hdl/library/common/up_delay_cntrl.v@94:104", "  output  [31:0]                  up_rdata;\n  output                          up_rack;\n\n  // internal registers\n  \n  reg                             up_preset = 'd0;\n  reg                             up_wack = 'd0;\n  reg                             up_rack = 'd0;\n  reg     [31:0]                  up_rdata = 'd0;\n  reg                             up_dlocked_m1 = 'd0;\n  reg                             up_dlocked = 'd0;\n"], ["hdl/library/common/up_axis_dma_tx.v@98:108", "  output  [31:0]  up_rdata;\n  output          up_rack;\n\n  // internal registers\n\n  reg             up_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg     [31:0]  up_dma_frmcnt = 'd0;\n  reg             up_dma_ovf = 'd0;\n"], ["hdl/library/common/up_hdmi_tx.v@132:142", "  output  [31:0]  up_rdata;\n  output          up_rack;\n\n  // internal registers\n\n  reg             up_core_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_full_range = 'd0;\n  reg             up_csc_bypass = 'd0;\n"], ["hdl/library/common/up_axis_dma_rx.v@106:116", "  output  [31:0]  up_rdata;\n  output          up_rack;\n\n  // internal registers\n\n  reg             up_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_dma_stream = 'd0;\n  reg             up_dma_start = 'd0;\n"], ["hdl/library/common/up_clkgen.v@99:109", "  output          up_rack;\n\n\n  // internal registers\n\n  reg             up_mmcm_preset = 'd0;\n  reg             up_wack = 'd0;\n  reg     [31:0]  up_scratch = 'd0;\n  reg             up_mmcm_resetn = 'd0;\n  reg             up_resetn = 'd0;\n  reg             up_drp_sel = 'd0;\n"]], "Diff Content": {"Delete": [[115, "  reg             up_preset = 'd0;\n"]], "Add": [[115, "  reg             up_core_preset = 'd0;\n"], [115, "  reg             up_resetn = 'd0;\n"]]}}