[2025-09-17 15:04:37] START suite=gap trace=bc-0
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-0.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 4586031 heartbeat IPC: 2.181 cumulative IPC: 2.181 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6980995 heartbeat IPC: 4.175 cumulative IPC: 2.865 (Simulation time: 00 hr 02 min 32 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6980995 cumulative IPC: 2.865 (Simulation time: 00 hr 02 min 32 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6980995 cumulative IPC: 2.865 (Simulation time: 00 hr 02 min 32 sec)
Heartbeat CPU 0 instructions: 30000002 cycles: 50662517 heartbeat IPC: 0.2289 cumulative IPC: 0.2289 (Simulation time: 00 hr 08 min 39 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 94679088 heartbeat IPC: 0.2272 cumulative IPC: 0.2281 (Simulation time: 00 hr 15 min 01 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 138852535 heartbeat IPC: 0.2264 cumulative IPC: 0.2275 (Simulation time: 00 hr 21 min 07 sec)
Heartbeat CPU 0 instructions: 60000006 cycles: 183099308 heartbeat IPC: 0.226 cumulative IPC: 0.2271 (Simulation time: 00 hr 27 min 22 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 227661953 heartbeat IPC: 0.2244 cumulative IPC: 0.2266 (Simulation time: 00 hr 33 min 51 sec)
Heartbeat CPU 0 instructions: 80000011 cycles: 271812626 heartbeat IPC: 0.2265 cumulative IPC: 0.2266 (Simulation time: 00 hr 39 min 55 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 316330224 heartbeat IPC: 0.2246 cumulative IPC: 0.2263 (Simulation time: 00 hr 46 min 26 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 360285365 heartbeat IPC: 0.2275 cumulative IPC: 0.2264 (Simulation time: 00 hr 52 min 54 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 404103140 heartbeat IPC: 0.2282 cumulative IPC: 0.2266 (Simulation time: 00 hr 59 min 15 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 440541362 cumulative IPC: 0.227 (Simulation time: 01 hr 05 min 29 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 440541362 cumulative IPC: 0.227 (Simulation time: 01 hr 05 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/bc-0.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.227 instructions: 100000000 cycles: 440541362
CPU 0 Branch Prediction Accuracy: 84.93% MPKI: 28.68 Average ROB Occupancy at Mispredict: 26.5
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 28.68
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 752
LQ_STALL: 0
SQ_STALL: 473900


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 39.333332
REPLAY_LOAD: 60.25
NON_REPLAY_LOAD: 25.333334

== Total ==
ADDR_TRANS: 118
REPLAY_LOAD: 482
NON_REPLAY_LOAD: 152

== Counts ==
ADDR_TRANS: 3
REPLAY_LOAD: 8
NON_REPLAY_LOAD: 6

cpu0->cpu0_STLB TOTAL        ACCESS:    3206691 HIT:    1782114 MISS:    1424577 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    3206691 HIT:    1782114 MISS:    1424577 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 86.83 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   15141979 HIT:    4540451 MISS:   10601528 MSHR_MERGE:     526772
cpu0->cpu0_L2C LOAD         ACCESS:    8341789 HIT:    1080355 MISS:    7261434 MSHR_MERGE:      18150
cpu0->cpu0_L2C RFO          ACCESS:      37012 HIT:       6220 MISS:      30792 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    2347767 HIT:     603480 MISS:    1744287 MSHR_MERGE:     508622
cpu0->cpu0_L2C WRITE        ACCESS:    2478763 HIT:    2478613 MISS:        150 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:    1936648 HIT:     371783 MISS:    1564865 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    1770054 ISSUED:    1770054 USEFUL:     422405 USELESS:     320001
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 87.92 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:     188499 HIT:     188499 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:     188499 HIT:     188499 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   34197140 HIT:   22501265 MISS:   11695875 MSHR_MERGE:     802677
cpu0->cpu0_L1D LOAD         ACCESS:   25567901 HIT:   16669245 MISS:    8898656 MSHR_MERGE:     556869
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     773685 HIT:      82550 MISS:     691135 MSHR_MERGE:     113384
cpu0->cpu0_L1D WRITE        ACCESS:    5013105 HIT:    4929803 MISS:      83302 MSHR_MERGE:      46289
cpu0->cpu0_L1D TRANSLATION  ACCESS:    2842449 HIT:     819667 MISS:    2022782 MSHR_MERGE:      86135
cpu0->cpu0_L1D PREFETCH REQUESTED:     942339 ISSUED:     773685 USEFUL:     152320 USELESS:     403556
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 85.07 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:     173231 HIT:     173231 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:     173231 HIT:     173231 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   30498648 HIT:   26256175 MISS:    4242473 MSHR_MERGE:    1035782
cpu0->cpu0_DTLB LOAD         ACCESS:   30498648 HIT:   26256175 MISS:    4242473 MSHR_MERGE:    1035782
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 42.52 cycles
cpu0->LLC TOTAL        ACCESS:   12505271 HIT:    6236355 MISS:    6268916 MSHR_MERGE:       9818
cpu0->LLC LOAD         ACCESS:    7243282 HIT:    2471578 MISS:    4771704 MSHR_MERGE:       1836
cpu0->LLC RFO          ACCESS:      30792 HIT:        882 MISS:      29910 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    1235665 HIT:     144803 MISS:    1090862 MSHR_MERGE:       7982
cpu0->LLC WRITE        ACCESS:    2430667 HIT:    2430521 MISS:        146 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:    1564865 HIT:    1188571 MISS:     376294 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     125379
  ROW_BUFFER_MISS:    6133314
  AVG DBUS CONGESTED CYCLE: 6.705
Channel 0 WQ ROW_BUFFER_HIT:     634757
  ROW_BUFFER_MISS:    1476452
  FULL:          0
Channel 0 REFRESHES ISSUED:      36712

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        19247       424406       907825      1396789
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          146       197881       813331       626294
  STLB miss resolved @ L2C                0          309        39898       121437       244149
  STLB miss resolved @ LLC                0          718        94752       435669       713045
  STLB miss resolved @ MEM                0          240        95008       265410       262911

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 16:10:07] END   suite=gap trace=bc-0 (rc=0)
