// Seed: 1183235719
module module_0;
  uwire id_1, id_2;
  assign id_1 = id_1;
  assign module_1.id_0 = 0;
  id_3(
      -1, (id_2) % id_3
  );
  assign id_3 = id_2;
  assign id_2 = 1;
endmodule
module module_1 (
    output supply0 id_0
);
  reg [1 : -1] id_2, id_3;
  assign id_2 = 1;
  wire id_4, id_5;
  always id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
  struct packed {
    logic id_1[-1 : 1];
    logic id_2;
  } id_3 = id_3.id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  logic [7:0][1 'b0] id_4 = id_4;
endmodule
