{
 "Device" : "GW1NSR-4C",
 "Files" : [
  {
   "Path" : "C:/Users/xiang/Downloads/BU/RASTIC/WebBlink/FPGA/led_blinker/src/clock_divider.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/xiang/Downloads/BU/RASTIC/WebBlink/FPGA/led_blinker/src/led_blinker.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/xiang/Downloads/BU/RASTIC/WebBlink/FPGA/led_blinker/impl/temp/rtl_parser.result",
 "Top" : "led_blinker",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}