proc main(uint128 in0_0, uint128 in1_0, uint128 in2_0, uint128 in3_0, uint128 in4_0, uint128 in5_0, uint128 in6_0, uint128 in7_0) =
{ true && and [in0_0 <u 18446744073709551616@128, in1_0 <u 55340232221128654848@128, in2_0 <u 92233720368547758080@128, in3_0 <u 129127208515966861312@128, in4_0 <u 129127208515966861312@128, in5_0 <u 92233720368547758080@128, in6_0 <u 55340232221128654848@128, in7_0 <u 18446744073709551616@128] }
add v2_1 in0_0 1267650600228229401427983728624@uint128;
add v4_1 in1_0 1267650600228229401496703205376@uint128;
add v6_1 in2_0 1267650600228229401427983728656@uint128;
add v8_1 in3_0 1267650600228229401427983728656@uint128;
split tmp1_1 tmp2_1 in5_0 96;
shl v19_1 tmp2_1 32;
assume tmp1_1 = 0 && true;
add v20_1 in4_0 v19_1;
add v22_1 v2_1 v20_1;
sub v24_1 v8_1 v20_1;
sub v30_1 v4_1 in7_0;
add v29_1 in5_0 v30_1;
sub v28_1 v6_1 in5_0;
add v32_1 in7_0 v28_1;
split tmp1_2 tmp2_2 in4_0 96;
shl v34_1 tmp2_2 32;
assume tmp1_2 = 0 && true;
sub v35_1 v29_1 v34_1;
split tmp1_3 tmp2_3 in4_0 96;
shl v37_1 tmp2_3 32;
assume tmp1_3 = 0 && true;
add v38_1 v24_1 v37_1;
split tmp1_4 tmp2_4 in5_0 96;
shl v40_1 tmp2_4 32;
assume tmp1_4 = 0 && true;
sub v41_1 v32_1 v40_1;
sub v43_1 v22_1 in6_0;
split tmp1_5 tmp2_5 in6_0 96;
shl v45_1 tmp2_5 32;
assume tmp1_5 = 0 && true;
sub v46_1 v43_1 v45_1;
split tmp1_6 tmp2_6 in6_0 95;
shl v48_1 tmp2_6 33;
assume tmp1_6 = 0 && true;
add v49_1 v35_1 v48_1;
mul v51_1 in6_0 2@uint128;
add v52_1 v41_1 v51_1;
split tmp1_7 tmp2_7 in6_0 96;
shl v54_1 tmp2_7 32;
assume tmp1_7 = 0 && true;
sub v55_1 v38_1 v54_1;
sub v57_1 v46_1 in7_0;
split tmp1_8 tmp2_8 in7_0 96;
shl v59_1 tmp2_8 32;
assume tmp1_8 = 0 && true;
sub v60_1 v57_1 v59_1;
split tmp1_9 tmp2_9 in7_0 95;
shl v62_1 tmp2_9 33;
assume tmp1_9 = 0 && true;
add v63_1 v52_1 v62_1;
mul v65_1 in7_0 3@uint128;
add v66_1 v55_1 v65_1;
{ v60_1 + (v49_1 * 18446744073709551616) + (v63_1 * 340282366920938463463374607431768211456) + (v66_1 * 6277101735386680763835789423207666416102355444464034512896) = in0_0 + (in1_0 * 18446744073709551616) + (in2_0 * 340282366920938463463374607431768211456) + (in3_0 * 6277101735386680763835789423207666416102355444464034512896) + (in4_0 * 115792089237316195423570985008687907853269984665640564039457584007913129639936) + (in5_0 * 2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936576) + (in6_0 * 39402006196394479212279040100143613805079739270465446667948293404245721771497210611414266254884915640806627990306816) + (in7_0 * 726838724295606890549323807888004534353641360687318060281490199180639288113397923326191050713763565560762521606266177933534601628614656) (mod 18446744073709551615 + (4294967295 * 18446744073709551616) + (0 * 340282366920938463463374607431768211456) + (18446744069414584321 * 6277101735386680763835789423207666416102355444464034512896)) && and [tmp1_1 = 0@128, tmp1_2 = 0@128, tmp1_3 = 0@128, tmp1_4 = 0@128, tmp1_5 = 0@128, tmp1_6 = 0@128, tmp1_7 = 0@128, tmp1_8 = 0@128, tmp1_9 = 0@128, v60_1 <u 2535301200456458802993406410752@128, v49_1 <u 2535301200456458802993406410752@128, v63_1 <u 2535301200456458802993406410752@128, v66_1 <u 2535301200456458802993406410752@128] }