#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Sep 20 16:51:01 2020
# Process ID: 15284
# Current directory: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13052 C:\Users\marku\Documents\EE2026\Lab\Post_Lab_3_Assignment\Post_Lab_3_Assignment.xpr
# Log file: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/vivado.log
# Journal file: C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/Post_Lab_3_Assignment.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/marku/Documents/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 813.746 ; gain = 116.137
update_compile_order -fileset sources_1
archive_project {C:/Users/marku/Documents/EE2026/Lab/Lab Archives/L3_Wed_AM_Markus Lim Yi Qin_Archive_A0221167M.xpr.zip} -temp_dir C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/.Xil/Vivado-15284-DESKTOP-JBI4V78 -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/.Xil/Vivado-15284-DESKTOP-JBI4V78' for archiving project
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/marku/Documents/EE2026/Lab/Post_Lab_3_Assignment/.Xil/Vivado-15284-DESKTOP-JBI4V78/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (C:/Users/marku/Documents/EE2026/Lab/Lab Archives/L3_Wed_AM_Markus Lim Yi Qin_Archive_A0221167M.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 813.746 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 20 16:53:01 2020...
