// Seed: 1461970664
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1;
  wire id_1;
  module_0(
      id_1, id_1, id_1
  );
endmodule
macromodule module_2 (
    output wor id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    output tri id_4
    , id_8,
    output supply1 id_5,
    input tri0 id_6
);
endmodule
macromodule module_3 (
    input supply0 id_0,
    input uwire id_1,
    output wire id_2
);
  assign id_2 = 1;
  assign id_2 = 1;
  wor id_4;
  module_2(
      id_2, id_0, id_2, id_1, id_2, id_2, id_1
  );
  assign id_4 = id_4++;
  id_6(
      .id_0(id_2 ? 1 : ~1), .id_1(id_4)
  );
endmodule
