{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 16:44:54 2014 " "Info: Processing started: Wed Feb 26 16:44:54 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OV_7620 -c OV_7620 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off OV_7620 -c OV_7620" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA_sync_module.v " "Warning: Can't analyze file -- file VGA_sync_module.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_control_module.v " "Warning: Can't analyze file -- file vga_control_module.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "IIC_module.v " "Warning: Can't analyze file -- file IIC_module.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "collect_module.v " "Warning: Can't analyze file -- file collect_module.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "VSYNC_init_module VSYNC_init_module.v(9) " "Warning (10238): Verilog Module Declaration warning at VSYNC_init_module.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"VSYNC_init_module\"" {  } { { "VSYNC_init_module.v" "" { Text "G:/FPGA/FPGA_OV7620/VSYNC_init_module.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vsync_init_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vsync_init_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 VSYNC_init_module " "Info: Found entity 1: VSYNC_init_module" {  } { { "VSYNC_init_module.v" "" { Text "G:/FPGA/FPGA_OV7620/VSYNC_init_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "href_init_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file href_init_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 HREF_init_module " "Info: Found entity 1: HREF_init_module" {  } { { "HREF_init_module.v" "" { Text "G:/FPGA/FPGA_OV7620/HREF_init_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclk_init_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pclk_init_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCLK_init_module " "Info: Found entity 1: PCLK_init_module" {  } { { "PCLK_init_module.v" "" { Text "G:/FPGA/FPGA_OV7620/PCLK_init_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Sram_module.v " "Warning: Can't analyze file -- file Sram_module.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Sram_Tr_module.v " "Warning: Can't analyze file -- file Sram_Tr_module.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "H:/EP4CE15/QuartusA/VERILOG/1_module/Experiment/09_vga/03-vga_module_pic/source/Sram_Re_module.v " "Warning: Can't analyze file -- file H:/EP4CE15/QuartusA/VERILOG/1_module/Experiment/09_vga/03-vga_module_pic/source/Sram_Re_module.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "Sram_Re_module.v " "Warning: Can't analyze file -- file Sram_Re_module.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "VGA/vga_control_module.v " "Warning: Can't analyze file -- file VGA/vga_control_module.v is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga/vga_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_sync_module " "Info: Found entity 1: VGA_sync_module" {  } { { "VGA/VGA_sync_module.v" "" { Text "G:/FPGA/FPGA_OV7620/VGA/VGA_sync_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Info: Found entity 1: PLL" {  } { { "PLL.v" "" { Text "G:/FPGA/FPGA_OV7620/PLL.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov_7620_bdf.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ov_7620_bdf.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OV_7620_BDF " "Info: Found entity 1: OV_7620_BDF" {  } { { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Info: Found entity 1: pll_module" {  } { { "pll_module.v" "" { Text "G:/FPGA/FPGA_OV7620/pll_module.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SRAM_Control_module.v(34) " "Warning (10090): Verilog HDL syntax warning at SRAM_Control_module.v(34): extra block comment delimiter characters /* within block comment" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 34 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_EXTRA_SLASH_STAR" "SRAM_Control_module.v(44) " "Warning (10090): Verilog HDL syntax warning at SRAM_Control_module.v(44): extra block comment delimiter characters /* within block comment" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 44 0 0 } }  } 0 10090 "Verilog HDL syntax warning at %1!s!: extra block comment delimiter characters /* within block comment" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Control_module.v(183) " "Warning (10273): Verilog HDL warning at SRAM_Control_module.v(183): extended using \"x\" or \"z\"" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 183 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_r ADDR_R SRAM_Control_module.v(124) " "Info (10281): Verilog HDL Declaration information at SRAM_Control_module.v(124): object \"ADDR_r\" differs only in case from object \"ADDR_R\" in the same scope" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 124 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data SRAM_Control_module.v(27) " "Info (10281): Verilog HDL Declaration information at SRAM_Control_module.v(27): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 27 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Control_module " "Info: Found entity 1: SRAM_Control_module" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_2 " "Info: Found entity 1: PLL_2" {  } { { "PLL_2.v" "" { Text "G:/FPGA/FPGA_OV7620/PLL_2.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 SRAM_Control_module_1.v(133) " "Warning (10229): Verilog HDL Expression warning at SRAM_Control_module_1.v(133): truncated literal to match 8 bits" {  } { { "SRAM_Control_module_1.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module_1.v" 133 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SRAM_Control_module_1.v(141) " "Warning (10268): Verilog HDL information at SRAM_Control_module_1.v(141): always construct contains both blocking and non-blocking assignments" {  } { { "SRAM_Control_module_1.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module_1.v" 141 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Control_module_1.v(168) " "Warning (10273): Verilog HDL warning at SRAM_Control_module_1.v(168): extended using \"x\" or \"z\"" {  } { { "SRAM_Control_module_1.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module_1.v" 168 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADDR_r ADDR_R SRAM_Control_module_1.v(113) " "Info (10281): Verilog HDL Declaration information at SRAM_Control_module_1.v(113): object \"ADDR_r\" differs only in case from object \"ADDR_R\" in the same scope" {  } { { "SRAM_Control_module_1.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module_1.v" 113 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA data SRAM_Control_module_1.v(31) " "Info (10281): Verilog HDL Declaration information at SRAM_Control_module_1.v(31): object \"DATA\" differs only in case from object \"data\" in the same scope" {  } { { "SRAM_Control_module_1.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module_1.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SRAM_Control_module_1 SRAM_Control_module_1.v(15) " "Warning (10238): Verilog Module Declaration warning at SRAM_Control_module_1.v(15): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SRAM_Control_module_1\"" {  } { { "SRAM_Control_module_1.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module_1.v" 15 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_control_module_1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram_control_module_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Control_module_1 " "Info: Found entity 1: SRAM_Control_module_1" {  } { { "SRAM_Control_module_1.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_module " "Info: Found entity 1: sync_module" {  } { { "sync_module.v" "" { Text "G:/FPGA/FPGA_OV7620/sync_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Red_Sig SRAM_Control_module_1.v(188) " "Warning (10236): Verilog HDL Implicit Net warning at SRAM_Control_module_1.v(188): created implicit net for \"Red_Sig\"" {  } { { "SRAM_Control_module_1.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module_1.v" 188 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Green_Sig SRAM_Control_module_1.v(189) " "Warning (10236): Verilog HDL Implicit Net warning at SRAM_Control_module_1.v(189): created implicit net for \"Green_Sig\"" {  } { { "SRAM_Control_module_1.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module_1.v" 189 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Blue_Sig SRAM_Control_module_1.v(190) " "Warning (10236): Verilog HDL Implicit Net warning at SRAM_Control_module_1.v(190): created implicit net for \"Blue_Sig\"" {  } { { "SRAM_Control_module_1.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module_1.v" 190 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SRAM_Control_module.v(66) " "Warning (10037): Verilog HDL or VHDL warning at SRAM_Control_module.v(66): conditional expression evaluates to a constant" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 66 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "SRAM_Control_module_1.v(55) " "Warning (10037): Verilog HDL or VHDL warning at SRAM_Control_module_1.v(55): conditional expression evaluates to a constant" {  } { { "SRAM_Control_module_1.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module_1.v" 55 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "OV_7620_BDF " "Info: Elaborating entity \"OV_7620_BDF\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_module sync_module:inst3 " "Info: Elaborating entity \"sync_module\" for hierarchy \"sync_module:inst3\"" {  } { { "OV_7620_BDF.bdf" "inst3" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { -160 1024 1264 -32 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_2 PLL_2:inst15 " "Info: Elaborating entity \"PLL_2\" for hierarchy \"PLL_2:inst15\"" {  } { { "OV_7620_BDF.bdf" "inst15" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 64 -688 -448 216 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL_2:inst15\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"PLL_2:inst15\|altpll:altpll_component\"" {  } { { "PLL_2.v" "altpll_component" { Text "G:/FPGA/FPGA_OV7620/PLL_2.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL_2:inst15\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"PLL_2:inst15\|altpll:altpll_component\"" {  } { { "PLL_2.v" "" { Text "G:/FPGA/FPGA_OV7620/PLL_2.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL_2:inst15\|altpll:altpll_component " "Info: Instantiated megafunction \"PLL_2:inst15\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Info: Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL_2 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL_2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Info: Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Info: Parameter \"width_clock\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "PLL_2.v" "" { Text "G:/FPGA/FPGA_OV7620/PLL_2.v" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_2_altpll.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/pll_2_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_2_altpll " "Info: Found entity 1: PLL_2_altpll" {  } { { "db/pll_2_altpll.v" "" { Text "G:/FPGA/FPGA_OV7620/db/pll_2_altpll.v" 29 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_2_altpll PLL_2:inst15\|altpll:altpll_component\|PLL_2_altpll:auto_generated " "Info: Elaborating entity \"PLL_2_altpll\" for hierarchy \"PLL_2:inst15\|altpll:altpll_component\|PLL_2_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/altera/11.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Control_module SRAM_Control_module:inst2 " "Info: Elaborating entity \"SRAM_Control_module\" for hierarchy \"SRAM_Control_module:inst2\"" {  } { { "OV_7620_BDF.bdf" "inst2" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 64 1048 1336 288 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[0\] SRAM_Control_module.v(184) " "Info (10041): Inferred latch for \"DataOut\[0\]\" at SRAM_Control_module.v(184)" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[1\] SRAM_Control_module.v(184) " "Info (10041): Inferred latch for \"DataOut\[1\]\" at SRAM_Control_module.v(184)" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[2\] SRAM_Control_module.v(184) " "Info (10041): Inferred latch for \"DataOut\[2\]\" at SRAM_Control_module.v(184)" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[3\] SRAM_Control_module.v(184) " "Info (10041): Inferred latch for \"DataOut\[3\]\" at SRAM_Control_module.v(184)" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[4\] SRAM_Control_module.v(184) " "Info (10041): Inferred latch for \"DataOut\[4\]\" at SRAM_Control_module.v(184)" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[5\] SRAM_Control_module.v(184) " "Info (10041): Inferred latch for \"DataOut\[5\]\" at SRAM_Control_module.v(184)" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[6\] SRAM_Control_module.v(184) " "Info (10041): Inferred latch for \"DataOut\[6\]\" at SRAM_Control_module.v(184)" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DataOut\[7\] SRAM_Control_module.v(184) " "Info (10041): Inferred latch for \"DataOut\[7\]\" at SRAM_Control_module.v(184)" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 184 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VSYNC_init_module VSYNC_init_module:inst5 " "Info: Elaborating entity \"VSYNC_init_module\" for hierarchy \"VSYNC_init_module:inst5\"" {  } { { "OV_7620_BDF.bdf" "inst5" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 312 296 480 408 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HREF_init_module HREF_init_module:inst " "Info: Elaborating entity \"HREF_init_module\" for hierarchy \"HREF_init_module:inst\"" {  } { { "OV_7620_BDF.bdf" "inst" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 96 288 464 192 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCLK_init_module PCLK_init_module:inst1 " "Info: Elaborating entity \"PCLK_init_module\" for hierarchy \"PCLK_init_module:inst1\"" {  } { { "OV_7620_BDF.bdf" "inst1" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 208 296 472 304 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "SRAM_Control_module.v" "" { Text "G:/FPGA/FPGA_OV7620/SRAM_Control_module.v" 66 -1 0 } } { "VSYNC_init_module.v" "" { Text "G:/FPGA/FPGA_OV7620/VSYNC_init_module.v" 21 -1 0 } } { "VSYNC_init_module.v" "" { Text "G:/FPGA/FPGA_OV7620/VSYNC_init_module.v" 20 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_BYTE\[1\] VCC " "Warning (13410): Pin \"SRAM_BYTE\[1\]\" is stuck at VCC" {  } { { "OV_7620_BDF.bdf" "" { Schematic "G:/FPGA/FPGA_OV7620/OV_7620_BDF.bdf" { { 136 1432 1608 152 "SRAM_BYTE\[0\]" "" } { 152 1432 1608 168 "SRAM_BYTE\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/FPGA/FPGA_OV7620/OV_7620.map.smsg " "Info: Generated suppressed messages file G:/FPGA/FPGA_OV7620/OV_7620.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "PLL_2:inst15\|altpll:altpll_component\|PLL_2_altpll:auto_generated\|pll1 " "Info: Adding node \"PLL_2:inst15\|altpll:altpll_component\|PLL_2_altpll:auto_generated\|pll1\"" {  } {  } 0 0 "Adding node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "406 " "Info: Implemented 406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Info: Implemented 8 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "356 " "Info: Implemented 356 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 26 16:44:59 2014 " "Info: Processing ended: Wed Feb 26 16:44:59 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
