// Seed: 3335316499
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_13 = id_12;
  logic [7:0] id_14;
  wire id_15;
  always id_14[-1] <= id_9;
  module_0 modCall_1 (id_6);
  assign modCall_1.id_1 = 0;
  always id_8 = -1;
endmodule
