// Seed: 243370617
`define pp_6 0
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input id_4,
    input id_5
);
  logic id_6;
  logic id_7;
  type_19(
      1 !== 1'b0 == id_1 * id_0 - id_2, 1, id_5
  );
  logic id_8 = id_6;
  assign id_7 = 1;
  logic id_9;
  logic id_10 = 1;
  logic id_11, id_12 = id_5;
  type_23 id_13 (
      1'h0,
      id_5 - ""
  );
  logic id_14;
endmodule
