{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1757790620336 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1757790620338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 13 14:10:20 2025 " "Processing started: Sat Sep 13 14:10:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1757790620338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1757790620338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off div_decoder -c div_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off div_decoder -c div_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1757790620338 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1757790620636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file div_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_decoder " "Found entity 1: div_decoder" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1757790620736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1757790620736 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "div_decoder " "Elaborating entity \"div_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1757790620750 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[0\] GND " "Pin \"dout\[0\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[1\] GND " "Pin \"dout\[1\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[10\] GND " "Pin \"dout\[10\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[11\] GND " "Pin \"dout\[11\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[12\] GND " "Pin \"dout\[12\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[13\] GND " "Pin \"dout\[13\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[14\] GND " "Pin \"dout\[14\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[15\] GND " "Pin \"dout\[15\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[16\] GND " "Pin \"dout\[16\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[17\] GND " "Pin \"dout\[17\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[18\] GND " "Pin \"dout\[18\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[19\] GND " "Pin \"dout\[19\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[20\] GND " "Pin \"dout\[20\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[21\] GND " "Pin \"dout\[21\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[22\] GND " "Pin \"dout\[22\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[23\] GND " "Pin \"dout\[23\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[24\] GND " "Pin \"dout\[24\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[25\] GND " "Pin \"dout\[25\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[26\] GND " "Pin \"dout\[26\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[27\] GND " "Pin \"dout\[27\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[28\] GND " "Pin \"dout\[28\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[29\] GND " "Pin \"dout\[29\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[30\] GND " "Pin \"dout\[30\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dout\[31\] GND " "Pin \"dout\[31\]\" is stuck at GND" {  } { { "div_decoder.v" "" { Text "C:/Verilog_training/frequency_divider/div_decoder/div_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1757790621271 "|div_decoder|dout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1757790621271 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1757790621413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1757790621642 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1757790621642 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "43 " "Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1757790621676 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1757790621676 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1757790621676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1757790621676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13111 " "Peak virtual memory: 13111 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1757790621690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 13 14:10:21 2025 " "Processing ended: Sat Sep 13 14:10:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1757790621690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1757790621690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1757790621690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1757790621690 ""}
