// Seed: 1415012185
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  initial $display(id_1, 1);
  wor id_3;
  assign id_3 = 1;
  uwire id_4 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri1  id_1,
    output uwire id_2,
    input  tri1  id_3,
    output wire  id_4,
    output tri   id_5,
    output tri1  id_6
);
  assign id_0 = id_3 ? id_1 : id_3;
  assign id_0 = id_1 ? 1 : id_1;
  assign id_5 = 1'b0;
  wire id_8;
  integer id_9;
  module_0(
      id_8, id_9
  );
endmodule
