--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml text_screen_top.twx text_screen_top.ncd -o
text_screen_top.twr text_screen_top.pcf -ucf Nexys2_1200General.ucf

Design file:              text_screen_top.ncd
Physical constraint file: text_screen_top.pcf
Device,package,speed:     xc3s1200e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48767 paths analyzed, 16467 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.296ns.
--------------------------------------------------------------------------------

Paths for end point text_gen_unit/font_unit/Mrom_data_rom0000.A (RAMB16_X0Y4.ADDRA9), 1535 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_6 (FF)
  Destination:          text_gen_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.296ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_6 to text_gen_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_6
    SLICE_X2Y116.F4      net (fanout=1796)     8.821   vga_sync_unit/h_count_reg<6>
    SLICE_X2Y116.X       Tilo                  0.660   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1483
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram613.SLICEM_F
    SLICE_X3Y108.G1      net (fanout=1)        0.855   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1483
    SLICE_X3Y108.F5      Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_14_f58
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_169
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_14_f5_7
    SLICE_X3Y108.FXINA   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_14_f58
    SLICE_X3Y108.FX      Tinafx                0.401   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_14_f58
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_13_f6_0
    SLICE_X2Y109.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_13_f61
    SLICE_X2Y109.FX      Tinbfx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_14_f57
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_11_f7_0
    SLICE_X3Y107.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_11_f71
    SLICE_X3Y107.Y       Tif6y                 0.451   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_9_f81
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_9_f8_0
    SLICE_X43Y59.F2      net (fanout=1)        2.790   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_9_f81
    SLICE_X43Y59.F5      Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_4_f5
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_51
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_4_f5
    SLICE_X43Y58.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_4_f5
    SLICE_X43Y58.Y       Tif6y                 0.451   text_gen_unit/dout<2>
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_2_f6
    RAMB16_X0Y4.ADDRA9   net (fanout=1)        2.195   text_gen_unit/dout<2>
    RAMB16_X0Y4.CLKA     Tback                 0.328   text_gen_unit/font_unit/Mrom_data_rom0000
                                                       text_gen_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     19.296ns (4.635ns logic, 14.661ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_6 (FF)
  Destination:          text_gen_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.256ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_6 to text_gen_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_6
    SLICE_X2Y115.F4      net (fanout=1796)     8.997   vga_sync_unit/h_count_reg<6>
    SLICE_X2Y115.X       Tilo                  0.660   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1475
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram609.SLICEM_F
    SLICE_X3Y109.G1      net (fanout=1)        0.639   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1475
    SLICE_X3Y109.F5      Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_15_f51
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_171
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_15_f5_0
    SLICE_X3Y108.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_15_f51
    SLICE_X3Y108.FX      Tinbfx                0.401   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_14_f58
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_13_f6_0
    SLICE_X2Y109.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_13_f61
    SLICE_X2Y109.FX      Tinbfx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_14_f57
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_11_f7_0
    SLICE_X3Y107.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_11_f71
    SLICE_X3Y107.Y       Tif6y                 0.451   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_9_f81
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_9_f8_0
    SLICE_X43Y59.F2      net (fanout=1)        2.790   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_9_f81
    SLICE_X43Y59.F5      Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_4_f5
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_51
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_4_f5
    SLICE_X43Y58.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_4_f5
    SLICE_X43Y58.Y       Tif6y                 0.451   text_gen_unit/dout<2>
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_2_f6
    RAMB16_X0Y4.ADDRA9   net (fanout=1)        2.195   text_gen_unit/dout<2>
    RAMB16_X0Y4.CLKA     Tback                 0.328   text_gen_unit/font_unit/Mrom_data_rom0000
                                                       text_gen_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     19.256ns (4.635ns logic, 14.621ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_6 (FF)
  Destination:          text_gen_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      19.122ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_6 to text_gen_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_6
    SLICE_X2Y114.F4      net (fanout=1796)     8.997   vga_sync_unit/h_count_reg<6>
    SLICE_X2Y114.X       Tilo                  0.660   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1491
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram617.SLICEM_F
    SLICE_X2Y109.G3      net (fanout=1)        0.454   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1491
    SLICE_X2Y109.F5      Tif5                  0.896   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_14_f57
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_168
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_14_f5_6
    SLICE_X2Y108.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_14_f57
    SLICE_X2Y108.FX      Tinbfx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_13_f515
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_12_f6_5
    SLICE_X2Y109.FXINA   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_12_f66
    SLICE_X2Y109.FX      Tinafx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_14_f57
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_11_f7_0
    SLICE_X3Y107.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_11_f71
    SLICE_X3Y107.Y       Tif6y                 0.451   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_9_f81
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_9_f8_0
    SLICE_X43Y59.F2      net (fanout=1)        2.790   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_9_f81
    SLICE_X43Y59.F5      Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_4_f5
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_51
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_4_f5
    SLICE_X43Y58.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_4_f5
    SLICE_X43Y58.Y       Tif6y                 0.451   text_gen_unit/dout<2>
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX9_2_f6
    RAMB16_X0Y4.ADDRA9   net (fanout=1)        2.195   text_gen_unit/dout<2>
    RAMB16_X0Y4.CLKA     Tback                 0.328   text_gen_unit/font_unit/Mrom_data_rom0000
                                                       text_gen_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     19.122ns (4.686ns logic, 14.436ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------

Paths for end point text_gen_unit/font_unit/Mrom_data_rom0000.A (RAMB16_X0Y4.ADDRA10), 1535 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.403ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_6 (FF)
  Destination:          text_gen_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.597ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_6 to text_gen_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_6
    SLICE_X68Y109.F4     net (fanout=1796)     8.335   vga_sync_unit/h_count_reg<6>
    SLICE_X68Y109.X      Tilo                  0.660   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1907
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram825.SLICEM_F
    SLICE_X70Y115.G2     net (fanout=1)        0.589   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1907
    SLICE_X70Y115.F5     Tif5                  0.896   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_14_f512
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_1615
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_14_f5_11
    SLICE_X70Y114.FXINB  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_14_f512
    SLICE_X70Y114.FX     Tinbfx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_13_f519
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_12_f6_8
    SLICE_X70Y115.FXINA  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_12_f69
    SLICE_X70Y115.FX     Tinafx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_14_f512
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_11_f7_2
    SLICE_X71Y115.FXINA  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_11_f73
    SLICE_X71Y115.Y      Tif6y                 0.451   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_10_f8
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_10_f8
    SLICE_X33Y55.G1      net (fanout=1)        2.869   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_10_f8
    SLICE_X33Y55.F5      Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_4_f5
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_6
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_4_f5
    SLICE_X33Y54.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_4_f5
    SLICE_X33Y54.Y       Tif6y                 0.451   text_gen_unit/dout<3>
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_2_f6
    RAMB16_X0Y4.ADDRA10  net (fanout=1)        2.118   text_gen_unit/dout<3>
    RAMB16_X0Y4.CLKA     Tback                 0.328   text_gen_unit/font_unit/Mrom_data_rom0000
                                                       text_gen_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     18.597ns (4.686ns logic, 13.911ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_6 (FF)
  Destination:          text_gen_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.511ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_6 to text_gen_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_6
    SLICE_X68Y108.F4     net (fanout=1796)     8.335   vga_sync_unit/h_count_reg<6>
    SLICE_X68Y108.X      Tilo                  0.660   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1895
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram819.SLICEM_F
    SLICE_X71Y115.F4     net (fanout=1)        0.554   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1895
    SLICE_X71Y115.F5     Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_10_f8
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_1617
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_15_f5_2
    SLICE_X71Y114.FXINB  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_15_f53
    SLICE_X71Y114.FX     Tinbfx                0.401   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_14_f513
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_13_f6_2
    SLICE_X70Y115.FXINB  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_13_f63
    SLICE_X70Y115.FX     Tinbfx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_14_f512
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_11_f7_2
    SLICE_X71Y115.FXINA  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_11_f73
    SLICE_X71Y115.Y      Tif6y                 0.451   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_10_f8
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_10_f8
    SLICE_X33Y55.G1      net (fanout=1)        2.869   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_10_f8
    SLICE_X33Y55.F5      Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_4_f5
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_6
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_4_f5
    SLICE_X33Y54.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_4_f5
    SLICE_X33Y54.Y       Tif6y                 0.451   text_gen_unit/dout<3>
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_2_f6
    RAMB16_X0Y4.ADDRA10  net (fanout=1)        2.118   text_gen_unit/dout<3>
    RAMB16_X0Y4.CLKA     Tback                 0.328   text_gen_unit/font_unit/Mrom_data_rom0000
                                                       text_gen_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     18.511ns (4.635ns logic, 13.876ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_6 (FF)
  Destination:          text_gen_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.436ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_6 to text_gen_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_6
    SLICE_X68Y119.F4     net (fanout=1796)     8.463   vga_sync_unit/h_count_reg<6>
    SLICE_X68Y119.X      Tilo                  0.660   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1885
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram814.SLICEM_F
    SLICE_X70Y116.G3     net (fanout=1)        0.300   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N1885
    SLICE_X70Y116.F5     Tif5                  0.896   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_14_f514
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_1618
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_14_f5_13
    SLICE_X70Y116.FXINA  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_14_f514
    SLICE_X70Y116.FX     Tinafx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_14_f514
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_13_f6_3
    SLICE_X70Y117.FXINA  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_13_f64
    SLICE_X70Y117.FX     Tinafx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_15_f54
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_12_f7
    SLICE_X71Y115.FXINB  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_12_f7
    SLICE_X71Y115.Y      Tif6y                 0.451   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_10_f8
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_10_f8
    SLICE_X33Y55.G1      net (fanout=1)        2.869   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_10_f8
    SLICE_X33Y55.F5      Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_4_f5
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_6
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_4_f5
    SLICE_X33Y54.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_4_f5
    SLICE_X33Y54.Y       Tif6y                 0.451   text_gen_unit/dout<3>
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX10_2_f6
    RAMB16_X0Y4.ADDRA10  net (fanout=1)        2.118   text_gen_unit/dout<3>
    RAMB16_X0Y4.CLKA     Tback                 0.328   text_gen_unit/font_unit/Mrom_data_rom0000
                                                       text_gen_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     18.436ns (4.686ns logic, 13.750ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point text_gen_unit/font_unit/Mrom_data_rom0000.A (RAMB16_X0Y4.ADDRA11), 1535 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_6 (FF)
  Destination:          text_gen_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.218ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_6 to text_gen_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_6
    SLICE_X60Y113.F4     net (fanout=1796)     9.206   vga_sync_unit/h_count_reg<6>
    SLICE_X60Y113.X      Tilo                  0.660   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N2397
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1070.SLICEM_F
    SLICE_X58Y110.G1     net (fanout=1)        0.388   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N2397
    SLICE_X58Y110.F5     Tif5                  0.896   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_14_f514
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_1618
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_14_f5_13
    SLICE_X58Y110.FXINA  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_14_f514
    SLICE_X58Y110.FX     Tinafx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_14_f514
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_13_f6_3
    SLICE_X58Y111.FXINA  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_13_f64
    SLICE_X58Y111.FX     Tinafx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_15_f54
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_12_f7
    SLICE_X59Y109.FXINB  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_12_f7
    SLICE_X59Y109.Y      Tif6y                 0.451   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_10_f8
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_10_f8
    SLICE_X35Y59.G4      net (fanout=1)        2.087   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_10_f8
    SLICE_X35Y59.F5      Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_4_f5
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_6
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_4_f5
    SLICE_X35Y58.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_4_f5
    SLICE_X35Y58.Y       Tif6y                 0.451   text_gen_unit/dout<4>
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_2_f6
    RAMB16_X0Y4.ADDRA11  net (fanout=1)        1.851   text_gen_unit/dout<4>
    RAMB16_X0Y4.CLKA     Tback                 0.328   text_gen_unit/font_unit/Mrom_data_rom0000
                                                       text_gen_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     18.218ns (4.686ns logic, 13.532ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_6 (FF)
  Destination:          text_gen_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.151ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_6 to text_gen_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_6
    SLICE_X60Y112.F4     net (fanout=1796)     9.206   vga_sync_unit/h_count_reg<6>
    SLICE_X60Y112.X      Tilo                  0.660   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N2385
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1064.SLICEM_F
    SLICE_X59Y110.F2     net (fanout=1)        0.372   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N2385
    SLICE_X59Y110.F5     Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_15_f55
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_1620
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_15_f5_4
    SLICE_X59Y110.FXINA  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_15_f55
    SLICE_X59Y110.FX     Tinafx                0.401   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_15_f55
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_14_f6
    SLICE_X58Y111.FXINB  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_14_f6
    SLICE_X58Y111.FX     Tinbfx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_15_f54
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_12_f7
    SLICE_X59Y109.FXINB  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_12_f7
    SLICE_X59Y109.Y      Tif6y                 0.451   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_10_f8
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_10_f8
    SLICE_X35Y59.G4      net (fanout=1)        2.087   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_10_f8
    SLICE_X35Y59.F5      Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_4_f5
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_6
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_4_f5
    SLICE_X35Y58.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_4_f5
    SLICE_X35Y58.Y       Tif6y                 0.451   text_gen_unit/dout<4>
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_2_f6
    RAMB16_X0Y4.ADDRA11  net (fanout=1)        1.851   text_gen_unit/dout<4>
    RAMB16_X0Y4.CLKA     Tback                 0.328   text_gen_unit/font_unit/Mrom_data_rom0000
                                                       text_gen_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     18.151ns (4.635ns logic, 13.516ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_sync_unit/h_count_reg_6 (FF)
  Destination:          text_gen_unit/font_unit/Mrom_data_rom0000.A (RAM)
  Requirement:          20.000ns
  Data Path Delay:      18.132ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: vga_sync_unit/h_count_reg_6 to text_gen_unit/font_unit/Mrom_data_rom0000.A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y48.YQ      Tcko                  0.511   vga_sync_unit/h_count_reg<7>
                                                       vga_sync_unit/h_count_reg_6
    SLICE_X58Y112.F4     net (fanout=1796)     9.288   vga_sync_unit/h_count_reg<6>
    SLICE_X58Y112.X      Tilo                  0.660   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N2383
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/Mram_ram1063.SLICEM_F
    SLICE_X59Y110.F3     net (fanout=1)        0.271   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/N2383
    SLICE_X59Y110.F5     Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_15_f55
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_1620
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_15_f5_4
    SLICE_X59Y110.FXINA  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_15_f55
    SLICE_X59Y110.FX     Tinafx                0.401   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_15_f55
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_14_f6
    SLICE_X58Y111.FXINB  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_14_f6
    SLICE_X58Y111.FX     Tinbfx                0.315   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_15_f54
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_12_f7
    SLICE_X59Y109.FXINB  net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_12_f7
    SLICE_X59Y109.Y      Tif6y                 0.451   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_10_f8
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_10_f8
    SLICE_X35Y59.G4      net (fanout=1)        2.087   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_10_f8
    SLICE_X35Y59.F5      Tif5                  0.759   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_4_f5
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_6
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_4_f5
    SLICE_X35Y58.FXINB   net (fanout=1)        0.000   text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_4_f5
    SLICE_X35Y58.Y       Tif6y                 0.451   text_gen_unit/dout<4>
                                                       text_gen_unit/video_ram/U0/xst_options.dist_mem_inst/gen_dp_ram.dpram_inst/inst_LPM_MUX11_2_f6
    RAMB16_X0Y4.ADDRA11  net (fanout=1)        1.851   text_gen_unit/dout<4>
    RAMB16_X0Y4.CLKA     Tback                 0.328   text_gen_unit/font_unit/Mrom_data_rom0000
                                                       text_gen_unit/font_unit/Mrom_data_rom0000.A
    -------------------------------------------------  ---------------------------
    Total                                     18.132ns (4.635ns logic, 13.497ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point text_gen_unit/Mshreg_pix_y2_reg_5/SRL16E (SLICE_X36Y40.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.719ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/v_count_reg_5 (FF)
  Destination:          text_gen_unit/Mshreg_pix_y2_reg_5/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.722ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.035 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/v_count_reg_5 to text_gen_unit/Mshreg_pix_y2_reg_5/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y39.XQ      Tcko                  0.412   vga_sync_unit/v_count_reg<5>
                                                       vga_sync_unit/v_count_reg_5
    SLICE_X36Y40.BX      net (fanout=61)       0.440   vga_sync_unit/v_count_reg<5>
    SLICE_X36Y40.CLK     Tdh         (-Th)     0.130   text_gen_unit/pix_y2_reg<5>
                                                       text_gen_unit/Mshreg_pix_y2_reg_5/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.722ns (0.282ns logic, 0.440ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point text_gen_unit/Mshreg_pix_y2_reg_7/SRL16E (SLICE_X34Y41.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_sync_unit/v_count_reg_7 (FF)
  Destination:          text_gen_unit/Mshreg_pix_y2_reg_7/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.764ns (Levels of Logic = 1)
  Clock Path Skew:      0.005ns (0.029 - 0.024)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vga_sync_unit/v_count_reg_7 to text_gen_unit/Mshreg_pix_y2_reg_7/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.XQ      Tcko                  0.412   vga_sync_unit/v_count_reg<7>
                                                       vga_sync_unit/v_count_reg_7
    SLICE_X34Y41.BX      net (fanout=19)       0.482   vga_sync_unit/v_count_reg<7>
    SLICE_X34Y41.CLK     Tdh         (-Th)     0.130   text_gen_unit/pix_y2_reg<7>
                                                       text_gen_unit/Mshreg_pix_y2_reg_7/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      0.764ns (0.282ns logic, 0.482ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point text_gen_unit/cur_y_reg_0 (SLICE_X73Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.846ns (requirement - (clock path skew + uncertainty - data path))
  Source:               text_gen_unit/cur_y_reg_0 (FF)
  Destination:          text_gen_unit/cur_y_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.846ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: text_gen_unit/cur_y_reg_0 to text_gen_unit/cur_y_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y72.XQ      Tcko                  0.411   text_gen_unit/cur_y_reg<0>
                                                       text_gen_unit/cur_y_reg_0
    SLICE_X73Y72.BX      net (fanout=264)      0.355   text_gen_unit/cur_y_reg<0>
    SLICE_X73Y72.CLK     Tckdi       (-Th)    -0.080   text_gen_unit/cur_y_reg<0>
                                                       text_gen_unit/cur_y_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.846ns (0.491ns logic, 0.355ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: text_gen_unit/debounce_unit1/q_reg<20>/SR
  Logical resource: text_gen_unit/debounce_unit1/q_reg_20/SR
  Location pin: SLICE_X89Y69.SR
  Clock network: btn_3_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: text_gen_unit/debounce_unit1/q_reg<20>/SR
  Logical resource: text_gen_unit/debounce_unit1/q_reg_20/SR
  Location pin: SLICE_X89Y69.SR
  Clock network: btn_3_IBUF
--------------------------------------------------------------------------------
Slack: 17.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: text_gen_unit/debounce_unit0/q_reg<20>/SR
  Logical resource: text_gen_unit/debounce_unit0/q_reg_20/SR
  Location pin: SLICE_X77Y91.SR
  Clock network: btn_3_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.296|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 48767 paths, 0 nets, and 24186 connections

Design statistics:
   Minimum period:  19.296ns{1}   (Maximum frequency:  51.824MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Feb  9 15:47:45 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 446 MB



