{
  "module_name": "rga-hw.h",
  "hash_id": "48cdc309ffed4ad6ffa7d1f5c053e7342506764b9a9e0cf2bbdc656402ebb2df",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/rockchip/rga/rga-hw.h",
  "human_readable_source": " \n \n#ifndef __RGA_HW_H__\n#define __RGA_HW_H__\n\n#define RGA_CMDBUF_SIZE 0x20\n\n \n#define MAX_WIDTH 8192\n#define MAX_HEIGHT 8192\n\n#define MIN_WIDTH 34\n#define MIN_HEIGHT 34\n\n#define DEFAULT_WIDTH 100\n#define DEFAULT_HEIGHT 100\n\n#define RGA_TIMEOUT 500\n\n \n#define RGA_SYS_CTRL 0x0000\n#define RGA_CMD_CTRL 0x0004\n#define RGA_CMD_BASE 0x0008\n#define RGA_INT 0x0010\n#define RGA_MMU_CTRL0 0x0014\n#define RGA_VERSION_INFO 0x0028\n\n#define RGA_MODE_BASE_REG 0x0100\n#define RGA_MODE_MAX_REG 0x017C\n\n#define RGA_MODE_CTRL 0x0100\n#define RGA_SRC_INFO 0x0104\n#define RGA_SRC_Y_RGB_BASE_ADDR 0x0108\n#define RGA_SRC_CB_BASE_ADDR 0x010c\n#define RGA_SRC_CR_BASE_ADDR 0x0110\n#define RGA_SRC1_RGB_BASE_ADDR 0x0114\n#define RGA_SRC_VIR_INFO 0x0118\n#define RGA_SRC_ACT_INFO 0x011c\n#define RGA_SRC_X_FACTOR 0x0120\n#define RGA_SRC_Y_FACTOR 0x0124\n#define RGA_SRC_BG_COLOR 0x0128\n#define RGA_SRC_FG_COLOR 0x012c\n#define RGA_SRC_TR_COLOR0 0x0130\n#define RGA_SRC_TR_COLOR1 0x0134\n\n#define RGA_DST_INFO 0x0138\n#define RGA_DST_Y_RGB_BASE_ADDR 0x013c\n#define RGA_DST_CB_BASE_ADDR 0x0140\n#define RGA_DST_CR_BASE_ADDR 0x0144\n#define RGA_DST_VIR_INFO 0x0148\n#define RGA_DST_ACT_INFO 0x014c\n\n#define RGA_ALPHA_CTRL0 0x0150\n#define RGA_ALPHA_CTRL1 0x0154\n#define RGA_FADING_CTRL 0x0158\n#define RGA_PAT_CON 0x015c\n#define RGA_ROP_CON0 0x0160\n#define RGA_ROP_CON1 0x0164\n#define RGA_MASK_BASE 0x0168\n\n#define RGA_MMU_CTRL1 0x016C\n#define RGA_MMU_SRC_BASE 0x0170\n#define RGA_MMU_SRC1_BASE 0x0174\n#define RGA_MMU_DST_BASE 0x0178\n\n \n#define RGA_MODE_RENDER_BITBLT 0\n#define RGA_MODE_RENDER_COLOR_PALETTE 1\n#define RGA_MODE_RENDER_RECTANGLE_FILL 2\n#define RGA_MODE_RENDER_UPDATE_PALETTE_LUT_RAM 3\n\n#define RGA_MODE_BITBLT_MODE_SRC_TO_DST 0\n#define RGA_MODE_BITBLT_MODE_SRC_SRC1_TO_DST 1\n\n#define RGA_MODE_CF_ROP4_SOLID 0\n#define RGA_MODE_CF_ROP4_PATTERN 1\n\n#define RGA_COLOR_FMT_ABGR8888 0\n#define RGA_COLOR_FMT_XBGR8888 1\n#define RGA_COLOR_FMT_RGB888 2\n#define RGA_COLOR_FMT_BGR565 4\n#define RGA_COLOR_FMT_ABGR1555 5\n#define RGA_COLOR_FMT_ABGR4444 6\n#define RGA_COLOR_FMT_YUV422SP 8\n#define RGA_COLOR_FMT_YUV422P 9\n#define RGA_COLOR_FMT_YUV420SP 10\n#define RGA_COLOR_FMT_YUV420P 11\n \n#define RGA_COLOR_FMT_CP_1BPP 12\n#define RGA_COLOR_FMT_CP_2BPP 13\n#define RGA_COLOR_FMT_CP_4BPP 14\n#define RGA_COLOR_FMT_CP_8BPP 15\n#define RGA_COLOR_FMT_MASK 15\n\n#define RGA_COLOR_FMT_IS_YUV(fmt) \\\n\t(((fmt) >= RGA_COLOR_FMT_YUV422SP) && ((fmt) < RGA_COLOR_FMT_CP_1BPP))\n#define RGA_COLOR_FMT_IS_RGB(fmt) \\\n\t((fmt) < RGA_COLOR_FMT_YUV422SP)\n\n#define RGA_COLOR_NONE_SWAP 0\n#define RGA_COLOR_RB_SWAP 1\n#define RGA_COLOR_ALPHA_SWAP 2\n#define RGA_COLOR_UV_SWAP 4\n\n#define RGA_SRC_CSC_MODE_BYPASS 0\n#define RGA_SRC_CSC_MODE_BT601_R0 1\n#define RGA_SRC_CSC_MODE_BT601_R1 2\n#define RGA_SRC_CSC_MODE_BT709_R0 3\n#define RGA_SRC_CSC_MODE_BT709_R1 4\n\n#define RGA_SRC_ROT_MODE_0_DEGREE 0\n#define RGA_SRC_ROT_MODE_90_DEGREE 1\n#define RGA_SRC_ROT_MODE_180_DEGREE 2\n#define RGA_SRC_ROT_MODE_270_DEGREE 3\n\n#define RGA_SRC_MIRR_MODE_NO 0\n#define RGA_SRC_MIRR_MODE_X 1\n#define RGA_SRC_MIRR_MODE_Y 2\n#define RGA_SRC_MIRR_MODE_X_Y 3\n\n#define RGA_SRC_HSCL_MODE_NO 0\n#define RGA_SRC_HSCL_MODE_DOWN 1\n#define RGA_SRC_HSCL_MODE_UP 2\n\n#define RGA_SRC_VSCL_MODE_NO 0\n#define RGA_SRC_VSCL_MODE_DOWN 1\n#define RGA_SRC_VSCL_MODE_UP 2\n\n#define RGA_SRC_TRANS_ENABLE_R 1\n#define RGA_SRC_TRANS_ENABLE_G 2\n#define RGA_SRC_TRANS_ENABLE_B 4\n#define RGA_SRC_TRANS_ENABLE_A 8\n\n#define RGA_SRC_BIC_COE_SELEC_CATROM 0\n#define RGA_SRC_BIC_COE_SELEC_MITCHELL 1\n#define RGA_SRC_BIC_COE_SELEC_HERMITE 2\n#define RGA_SRC_BIC_COE_SELEC_BSPLINE 3\n\n#define RGA_DST_DITHER_MODE_888_TO_666 0\n#define RGA_DST_DITHER_MODE_888_TO_565 1\n#define RGA_DST_DITHER_MODE_888_TO_555 2\n#define RGA_DST_DITHER_MODE_888_TO_444 3\n\n#define RGA_DST_CSC_MODE_BYPASS 0\n#define RGA_DST_CSC_MODE_BT601_R0 1\n#define RGA_DST_CSC_MODE_BT601_R1 2\n#define RGA_DST_CSC_MODE_BT709_R0 3\n\n#define RGA_ALPHA_ROP_MODE_2 0\n#define RGA_ALPHA_ROP_MODE_3 1\n#define RGA_ALPHA_ROP_MODE_4 2\n\n#define RGA_ALPHA_SELECT_ALPHA 0\n#define RGA_ALPHA_SELECT_ROP 1\n\n#define RGA_ALPHA_MASK_BIG_ENDIAN 0\n#define RGA_ALPHA_MASK_LITTLE_ENDIAN 1\n\n#define RGA_ALPHA_NORMAL 0\n#define RGA_ALPHA_REVERSE 1\n\n#define RGA_ALPHA_BLEND_GLOBAL 0\n#define RGA_ALPHA_BLEND_NORMAL 1\n#define RGA_ALPHA_BLEND_MULTIPLY 2\n\n#define RGA_ALPHA_CAL_CUT 0\n#define RGA_ALPHA_CAL_NORMAL 1\n\n#define RGA_ALPHA_FACTOR_ZERO 0\n#define RGA_ALPHA_FACTOR_ONE 1\n#define RGA_ALPHA_FACTOR_OTHER 2\n#define RGA_ALPHA_FACTOR_OTHER_REVERSE 3\n#define RGA_ALPHA_FACTOR_SELF 4\n\n#define RGA_ALPHA_COLOR_NORMAL 0\n#define RGA_ALPHA_COLOR_MULTIPLY_CAL 1\n\n \nunion rga_mode_ctrl {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int render:3;\n\t\t \n\t\tunsigned int bitblt:1;\n\t\tunsigned int cf_rop4_pat:1;\n\t\tunsigned int alpha_zero_key:1;\n\t\tunsigned int gradient_sat:1;\n\t\t \n\t\tunsigned int reserved:25;\n\t} data;\n};\n\nunion rga_src_info {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int format:4;\n\t\t \n\t\tunsigned int swap:3;\n\t\tunsigned int cp_endian:1;\n\t\t \n\t\tunsigned int csc_mode:2;\n\t\tunsigned int rot_mode:2;\n\t\tunsigned int mir_mode:2;\n\t\tunsigned int hscl_mode:2;\n\t\tunsigned int vscl_mode:2;\n\t\t \n\t\tunsigned int trans_mode:1;\n\t\tunsigned int trans_enable:4;\n\t\t \n\t\tunsigned int dither_up_en:1;\n\t\tunsigned int bic_coe_sel:2;\n\t\t \n\t\tunsigned int reserved:6;\n\t} data;\n};\n\nunion rga_src_vir_info {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int vir_width:15;\n\t\tunsigned int reserved:1;\n\t\t \n\t\tunsigned int vir_stride:10;\n\t\t \n\t\tunsigned int reserved1:6;\n\t} data;\n};\n\nunion rga_src_act_info {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int act_width:13;\n\t\tunsigned int reserved:3;\n\t\t \n\t\tunsigned int act_height:13;\n\t\tunsigned int reserved1:3;\n\t} data;\n};\n\nunion rga_src_x_factor {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int down_scale_factor:16;\n\t\t \n\t\tunsigned int up_scale_factor:16;\n\t} data;\n};\n\nunion rga_src_y_factor {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int down_scale_factor:16;\n\t\t \n\t\tunsigned int up_scale_factor:16;\n\t} data;\n};\n\n \nunion rga_src_cp_gr_color {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int gradient_x:16;\n\t\t \n\t\tunsigned int gradient_y:16;\n\t} data;\n};\n\nunion rga_src_transparency_color0 {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int trans_rmin:8;\n\t\t \n\t\tunsigned int trans_gmin:8;\n\t\t \n\t\tunsigned int trans_bmin:8;\n\t\t \n\t\tunsigned int trans_amin:8;\n\t} data;\n};\n\nunion rga_src_transparency_color1 {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int trans_rmax:8;\n\t\t \n\t\tunsigned int trans_gmax:8;\n\t\t \n\t\tunsigned int trans_bmax:8;\n\t\t \n\t\tunsigned int trans_amax:8;\n\t} data;\n};\n\nunion rga_dst_info {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int format:4;\n\t\t \n\t\tunsigned int swap:3;\n\t\t \n\t\tunsigned int src1_format:3;\n\t\t \n\t\tunsigned int src1_swap:2;\n\t\t \n\t\tunsigned int dither_up_en:1;\n\t\tunsigned int dither_down_en:1;\n\t\tunsigned int dither_down_mode:2;\n\t\t \n\t\tunsigned int csc_mode:2;\n\t\tunsigned int csc_clip:1;\n\t\t \n\t\tunsigned int reserved:13;\n\t} data;\n};\n\nunion rga_dst_vir_info {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int vir_stride:15;\n\t\tunsigned int reserved:1;\n\t\t \n\t\tunsigned int src1_vir_stride:15;\n\t\tunsigned int reserved1:1;\n\t} data;\n};\n\nunion rga_dst_act_info {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int act_width:12;\n\t\tunsigned int reserved:4;\n\t\t \n\t\tunsigned int act_height:12;\n\t\tunsigned int reserved1:4;\n\t} data;\n};\n\nunion rga_alpha_ctrl0 {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int rop_en:1;\n\t\tunsigned int rop_select:1;\n\t\tunsigned int rop_mode:2;\n\t\t \n\t\tunsigned int src_fading_val:8;\n\t\t \n\t\tunsigned int dst_fading_val:8;\n\t\tunsigned int mask_endian:1;\n\t\t \n\t\tunsigned int reserved:11;\n\t} data;\n};\n\nunion rga_alpha_ctrl1 {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int dst_color_m0:1;\n\t\tunsigned int src_color_m0:1;\n\t\t \n\t\tunsigned int dst_factor_m0:3;\n\t\tunsigned int src_factor_m0:3;\n\t\t \n\t\tunsigned int dst_alpha_cal_m0:1;\n\t\tunsigned int src_alpha_cal_m0:1;\n\t\t \n\t\tunsigned int dst_blend_m0:2;\n\t\tunsigned int src_blend_m0:2;\n\t\t \n\t\tunsigned int dst_alpha_m0:1;\n\t\tunsigned int src_alpha_m0:1;\n\t\t \n\t\tunsigned int dst_factor_m1:3;\n\t\tunsigned int src_factor_m1:3;\n\t\t \n\t\tunsigned int dst_alpha_cal_m1:1;\n\t\tunsigned int src_alpha_cal_m1:1;\n\t\t \n\t\tunsigned int dst_blend_m1:2;\n\t\tunsigned int src_blend_m1:2;\n\t\t \n\t\tunsigned int dst_alpha_m1:1;\n\t\tunsigned int src_alpha_m1:1;\n\t\t \n\t\tunsigned int reserved:2;\n\t} data;\n};\n\nunion rga_fading_ctrl {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int fading_offset_r:8;\n\t\t \n\t\tunsigned int fading_offset_g:8;\n\t\t \n\t\tunsigned int fading_offset_b:8;\n\t\t \n\t\tunsigned int fading_en:1;\n\t\tunsigned int reserved:7;\n\t} data;\n};\n\nunion rga_pat_con {\n\tunsigned int val;\n\tstruct {\n\t\t \n\t\tunsigned int width:8;\n\t\t \n\t\tunsigned int height:8;\n\t\t \n\t\tunsigned int offset_x:8;\n\t\t \n\t\tunsigned int offset_y:8;\n\t} data;\n};\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}