Results for Benchmarks with configuration ( 128kB 128kB 128kB 8 8 2 32 ) 


****** 401.bzip2  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total        6048230                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    304821781                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1728                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    698138042                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                5918328                       # number of overall misses (Count)
system.l2.overallAccesses::total              6049958                       # number of overall (read+write) accesses (Count)
****** 429.mcf  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       12612064                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    293812116                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           1144                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    677320675                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               12022569                       # number of overall misses (Count)
system.l2.overallAccesses::total             12613208                       # number of overall (read+write) accesses (Count)
****** 456.hmmer  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total         209627                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    254895620                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           2270                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    695978534                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total                  52780                       # number of overall misses (Count)
system.l2.overallAccesses::total               211900                       # number of overall (read+write) accesses (Count)
****** 458.sjeng  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       16692232                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    271674728                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total           2923                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    675397881                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               16686964                       # number of overall misses (Count)
system.l2.overallAccesses::total             16695155                       # number of overall (read+write) accesses (Count)
****** 470.lbm  

simInsts                                    500000000                       # Number of instructions simulated (Count)
system.cpu.dcache.overallMisses::total       13862541                       # number of overall misses (Count)
system.cpu.dcache.overallAccesses::total    216142637                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallMisses::total            866                       # number of overall misses (Count)
system.cpu.icache.overallAccesses::total    740313172                       # number of overall (read+write) accesses (Count)
system.l2.overallMisses::total               13863032                       # number of overall misses (Count)
system.l2.overallAccesses::total             13863407                       # number of overall (read+write) accesses (Count)
