// Generated by CIRCT 42e53322a
module partial_FFM_gate(	// /tmp/tmp.1wWNr7oS8S/2266_Cosmos-OpenSSD_Source_Predefined_Project_OpenSSD2_4Ch4Way_pcores_sync_ch_ctl_bl16_v1_00_a_hdl_verilog_partial_FFM_gate.cleaned.mlir:2:3
  input  [4:0] a,	// /tmp/tmp.1wWNr7oS8S/2266_Cosmos-OpenSSD_Source_Predefined_Project_OpenSSD2_4Ch4Way_pcores_sync_ch_ctl_bl16_v1_00_a_hdl_verilog_partial_FFM_gate.cleaned.mlir:2:34
               b,	// /tmp/tmp.1wWNr7oS8S/2266_Cosmos-OpenSSD_Source_Predefined_Project_OpenSSD2_4Ch4Way_pcores_sync_ch_ctl_bl16_v1_00_a_hdl_verilog_partial_FFM_gate.cleaned.mlir:2:46
  output [8:0] r	// /tmp/tmp.1wWNr7oS8S/2266_Cosmos-OpenSSD_Source_Predefined_Project_OpenSSD2_4Ch4Way_pcores_sync_ch_ctl_bl16_v1_00_a_hdl_verilog_partial_FFM_gate.cleaned.mlir:2:59
);

  assign r =
    {a[4] & b[4],
     a[3] & b[4] ^ a[4] & b[3],
     a[2] & b[4] ^ a[3] & b[3] ^ a[4] & b[2],
     a[1] & b[4] ^ a[2] & b[3] ^ a[3] & b[2] ^ a[4] & b[1],
     a[0] & b[4] ^ a[1] & b[3] ^ a[2] & b[2] ^ a[3] & b[1] ^ a[4] & b[0],
     a[0] & b[3] ^ a[1] & b[2] ^ a[2] & b[1] ^ a[3] & b[0],
     a[0] & b[2] ^ a[1] & b[1] ^ a[2] & b[0],
     a[0] & b[1] ^ a[1] & b[0],
     a[0] & b[0]};	// /tmp/tmp.1wWNr7oS8S/2266_Cosmos-OpenSSD_Source_Predefined_Project_OpenSSD2_4Ch4Way_pcores_sync_ch_ctl_bl16_v1_00_a_hdl_verilog_partial_FFM_gate.cleaned.mlir:3:10, :4:10, :5:10, :6:10, :7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:11, :14:11, :15:11, :16:11, :17:11, :18:11, :19:11, :20:11, :21:11, :22:11, :23:11, :24:11, :25:11, :26:11, :27:11, :28:11, :29:11, :30:11, :31:11, :32:11, :33:11, :34:11, :35:11, :36:11, :37:11, :38:11, :39:11, :40:11, :41:11, :42:11, :43:11, :44:11, :45:11, :46:5
endmodule

