{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557497152653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557497152653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 10 16:05:52 2019 " "Processing started: Fri May 10 16:05:52 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557497152653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557497152653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2s -c i2s" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557497152653 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1557497153154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2s-Behavorial " "Found design unit 1: i2s-Behavorial" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557497154013 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2s " "Found entity 1: i2s" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557497154013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557497154013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2s " "Elaborating entity \"i2s\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557497154060 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset i2s.vhd(25) " "VHDL Signal Declaration warning at i2s.vhd(25): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1557497154075 "|i2s"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dac_data GND " "Pin \"dac_data\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557497154856 "|i2s|dac_data"} { "Warning" "WMLS_MLS_STUCK_PIN" "ready GND " "Pin \"ready\" is stuck at GND" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1557497154856 "|i2s|ready"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1557497154856 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1557497155028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557497155514 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155514 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[0\] " "No output dependent on input pin \"sample_in\[0\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[1\] " "No output dependent on input pin \"sample_in\[1\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[2\] " "No output dependent on input pin \"sample_in\[2\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[3\] " "No output dependent on input pin \"sample_in\[3\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[4\] " "No output dependent on input pin \"sample_in\[4\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[5\] " "No output dependent on input pin \"sample_in\[5\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[6\] " "No output dependent on input pin \"sample_in\[6\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[7\] " "No output dependent on input pin \"sample_in\[7\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[8\] " "No output dependent on input pin \"sample_in\[8\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[9\] " "No output dependent on input pin \"sample_in\[9\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[10\] " "No output dependent on input pin \"sample_in\[10\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[11\] " "No output dependent on input pin \"sample_in\[11\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[12\] " "No output dependent on input pin \"sample_in\[12\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[13\] " "No output dependent on input pin \"sample_in\[13\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[14\] " "No output dependent on input pin \"sample_in\[14\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[15\] " "No output dependent on input pin \"sample_in\[15\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[16\] " "No output dependent on input pin \"sample_in\[16\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[17\] " "No output dependent on input pin \"sample_in\[17\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[18\] " "No output dependent on input pin \"sample_in\[18\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[19\] " "No output dependent on input pin \"sample_in\[19\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[20\] " "No output dependent on input pin \"sample_in\[20\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[21\] " "No output dependent on input pin \"sample_in\[21\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[22\] " "No output dependent on input pin \"sample_in\[22\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sample_in\[23\] " "No output dependent on input pin \"sample_in\[23\]\"" {  } { { "i2s.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/i2s/i2s.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557497155888 "|i2s|sample_in[23]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557497155888 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "127 " "Implemented 127 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557497155903 ""} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Implemented 51 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557497155903 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1557497155903 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557497155903 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "534 " "Peak virtual memory: 534 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557497155982 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 16:05:55 2019 " "Processing ended: Fri May 10 16:05:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557497155982 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557497155982 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557497155982 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557497155982 ""}
