{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 10:02:04 2013 " "Info: Processing started: Tue Nov 05 10:02:04 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shumaguan -c shumaguan " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shumaguan -c shumaguan" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shumaguan.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shumaguan.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shumaguan " "Info: Found entity 1: shumaguan" {  } { { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "shumaguan " "Info: Elaborating entity \"shumaguan\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "select6to1.vhd 2 1 " "Warning: Using design file select6to1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select6to1-behave " "Info: Found design unit 1: select6to1-behave" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 select6to1 " "Info: Found entity 1: select6to1" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select6to1 select6to1:inst1 " "Info: Elaborating entity \"select6to1\" for hierarchy \"select6to1:inst1\"" {  } { { "shumaguan.bdf" "inst1" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -8 632 824 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no6 select6to1.vhd(16) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(16): signal \"no6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no5 select6to1.vhd(17) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(17): signal \"no5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no4 select6to1.vhd(18) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(18): signal \"no4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no3 select6to1.vhd(19) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(19): signal \"no3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no2 select6to1.vhd(20) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(20): signal \"no2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "no1 select6to1.vhd(21) " "Warning (10492): VHDL Process Statement warning at select6to1.vhd(21): signal \"no1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "select6to1.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/select6to1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "count6.vhd 2 1 " "Warning: Using design file count6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count6-behave " "Info: Found design unit 1: count6-behave" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count6 " "Info: Found entity 1: count6" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count6 count6:inst2 " "Info: Elaborating entity \"count6\" for hierarchy \"count6:inst2\"" {  } { { "shumaguan.bdf" "inst2" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 160 408 576 256 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count count6.vhd(22) " "Warning (10492): VHDL Process Statement warning at count6.vhd(22): signal \"count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "dec7s.vhd 2 1 " "Warning: Using design file dec7s.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7s-behave " "Info: Found design unit 1: dec7s-behave" {  } { { "dec7s.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dec7s.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dec7s " "Info: Found entity 1: dec7s" {  } { { "dec7s.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dec7s.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7s dec7s:inst " "Info: Elaborating entity \"dec7s\" for hierarchy \"dec7s:inst\"" {  } { { "shumaguan.bdf" "inst" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -48 984 1136 48 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "71 " "Info: Implemented 71 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Info: Implemented 26 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "32 " "Info: Implemented 32 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 10:02:10 2013 " "Info: Processing ended: Tue Nov 05 10:02:10 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 10:02:12 2013 " "Info: Processing started: Tue Nov 05 10:02:12 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off shumaguan -c shumaguan " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off shumaguan -c shumaguan" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "shumaguan EPM1270T144C5 " "Info: Selected device EPM1270T144C5 for design \"shumaguan\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144C5 " "Info: Device EPM570T144C5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144I5 " "Info: Device EPM570T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T144A5 " "Info: Device EPM570T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144I5 " "Info: Device EPM1270T144I5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM1270T144A5 " "Info: Device EPM1270T144A5 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "Warning: No exact pin location assignment(s) for 39 pins of 39 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cat\[5\] " "Info: Pin cat\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { cat[5] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 152 896 1072 168 "cat\[5..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cat[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cat\[4\] " "Info: Pin cat\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { cat[4] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 152 896 1072 168 "cat\[5..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cat[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cat\[3\] " "Info: Pin cat\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { cat[3] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 152 896 1072 168 "cat\[5..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cat[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cat\[2\] " "Info: Pin cat\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { cat[2] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 152 896 1072 168 "cat\[5..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cat[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cat\[1\] " "Info: Pin cat\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { cat[1] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 152 896 1072 168 "cat\[5..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cat[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cat\[0\] " "Info: Pin cat\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { cat[0] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 152 896 1072 168 "cat\[5..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { cat[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7s\[6\] " "Info: Pin led7s\[6\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { led7s[6] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -24 1200 1376 -8 "led7s\[6..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7s[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7s\[5\] " "Info: Pin led7s\[5\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { led7s[5] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -24 1200 1376 -8 "led7s\[6..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7s[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7s\[4\] " "Info: Pin led7s\[4\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { led7s[4] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -24 1200 1376 -8 "led7s\[6..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7s[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7s\[3\] " "Info: Pin led7s\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { led7s[3] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -24 1200 1376 -8 "led7s\[6..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7s[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7s\[2\] " "Info: Pin led7s\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { led7s[2] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -24 1200 1376 -8 "led7s\[6..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7s[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7s\[1\] " "Info: Pin led7s\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { led7s[1] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -24 1200 1376 -8 "led7s\[6..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7s[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "led7s\[0\] " "Info: Pin led7s\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { led7s[0] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -24 1200 1376 -8 "led7s\[6..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led7s[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -56 656 824 -40 "reset" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no4\[0\] " "Info: Pin no4\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no4[0] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 64 432 600 80 "no4\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no4[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no3\[0\] " "Info: Pin no3\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no3[0] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 48 432 600 64 "no3\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no3[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no5\[0\] " "Info: Pin no5\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no5[0] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 80 432 600 96 "no5\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no5[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no2\[0\] " "Info: Pin no2\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no2[0] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 32 432 600 48 "no2\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no1\[0\] " "Info: Pin no1\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no1[0] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 16 432 600 32 "no1\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no6\[0\] " "Info: Pin no6\[0\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no6[0] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 96 432 600 112 "no6\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no6[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no4\[1\] " "Info: Pin no4\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no4[1] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 64 432 600 80 "no4\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no4[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no3\[1\] " "Info: Pin no3\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no3[1] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 48 432 600 64 "no3\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no3[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no2\[1\] " "Info: Pin no2\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no2[1] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 32 432 600 48 "no2\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no5\[1\] " "Info: Pin no5\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no5[1] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 80 432 600 96 "no5\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no5[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no1\[1\] " "Info: Pin no1\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no1[1] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 16 432 600 32 "no1\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no6\[1\] " "Info: Pin no6\[1\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no6[1] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 96 432 600 112 "no6\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no6[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no4\[2\] " "Info: Pin no4\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no4[2] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 64 432 600 80 "no4\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no4[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no3\[2\] " "Info: Pin no3\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no3[2] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 48 432 600 64 "no3\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no3[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no5\[2\] " "Info: Pin no5\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no5[2] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 80 432 600 96 "no5\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no5[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no2\[2\] " "Info: Pin no2\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no2[2] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 32 432 600 48 "no2\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no1\[2\] " "Info: Pin no1\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no1[2] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 16 432 600 32 "no1\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no6\[2\] " "Info: Pin no6\[2\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no6[2] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 96 432 600 112 "no6\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no6[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no4\[3\] " "Info: Pin no4\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no4[3] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 64 432 600 80 "no4\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no4[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no3\[3\] " "Info: Pin no3\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no3[3] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 48 432 600 64 "no3\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no3[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no5\[3\] " "Info: Pin no5\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no5[3] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 80 432 600 96 "no5\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no5[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no2\[3\] " "Info: Pin no2\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no2[3] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 32 432 600 48 "no2\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no1\[3\] " "Info: Pin no1\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no1[3] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 16 432 600 32 "no1\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "no6\[3\] " "Info: Pin no6\[3\] not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { no6[3] } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 96 432 600 112 "no6\[3..0\]" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no6[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk1kHz " "Info: Pin clk1kHz not assigned to an exact location on the device" {  } { { "e:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/quartus/quartus/bin/pin_planner.ppl" { clk1kHz } } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 184 208 376 200 "clk1kHz" "" } } } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tsu 2.0 ns " "Info: Assuming a global tsu requirement of 2.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tco 1.0 ns " "Info: Assuming a global tco requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "tpd 1.0 ns " "Info: Assuming a global tpd requirement of 1.0 ns" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk1kHz Global clock in PIN 18 " "Info: Automatically promoted signal \"clk1kHz\" to use Global clock in PIN 18" {  } { { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 184 208 376 200 "clk1kHz" "" } } } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Extra Info: Moving registers into LUTs to improve timing and density" {  } {  } 1 0 "Moving registers into LUTs to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Info: Started processing fast register assignments" {  } {  } 0 0 "Started processing fast register assignments" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Info: Finished processing fast register assignments" {  } {  } 0 0 "Finished processing fast register assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Extra Info: Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 0 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 3.3V 25 13 0 " "Info: Number of I/O pins in group: 38 (unused VREF, 3.3V VCCIO, 25 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 25 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  25 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register count6:inst2\|count\[0\] pin led7s\[2\] -16.587 ns " "Info: Slack time is -16.587 ns between source register \"count6:inst2\|count\[0\]\" and destination pin \"led7s\[2\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-3.104 ns + Largest register pin " "Info: + Largest register to pin requirement is -3.104 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1kHz source 3.728 ns   Shortest register " "Info:   Shortest clock path from clock \"clk1kHz\" to source register is 3.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1kHz 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk1kHz'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 184 208 376 200 "clk1kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.918 ns) 3.728 ns count6:inst2\|count\[0\] 2 REG Unassigned 18 " "Info: 2: + IC(1.678 ns) + CELL(0.918 ns) = 3.728 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'count6:inst2\|count\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { clk1kHz count6:inst2|count[0] } "NODE_NAME" } } { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 54.99 % ) " "Info: Total cell delay = 2.050 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.678 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 184 208 376 200 "clk1kHz" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1kHz source 3.728 ns   Longest register " "Info:   Longest clock path from clock \"clk1kHz\" to source register is 3.728 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns clk1kHz 1 CLK Unassigned 3 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = Unassigned; Fanout = 3; CLK Node = 'clk1kHz'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 184 208 376 200 "clk1kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.678 ns) + CELL(0.918 ns) 3.728 ns count6:inst2\|count\[0\] 2 REG Unassigned 18 " "Info: 2: + IC(1.678 ns) + CELL(0.918 ns) = 3.728 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'count6:inst2\|count\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.596 ns" { clk1kHz count6:inst2|count[0] } "NODE_NAME" } } { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 54.99 % ) " "Info: Total cell delay = 2.050 ns ( 54.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.678 ns ( 45.01 % ) " "Info: Total interconnect delay = 1.678 ns ( 45.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 184 208 376 200 "clk1kHz" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns   " "Info:   Micro clock to output delay of source is 0.376 ns" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.483 ns - Longest register pin " "Info: - Longest register to pin delay is 13.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count6:inst2\|count\[0\] 1 REG Unassigned 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 18; REG Node = 'count6:inst2\|count\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count6:inst2|count[0] } "NODE_NAME" } } { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(0.200 ns) 3.064 ns inst3\[1\]~2 2 COMB Unassigned 1 " "Info: 2: + IC(2.864 ns) + CELL(0.200 ns) = 3.064 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'inst3\[1\]~2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.064 ns" { count6:inst2|count[0] inst3[1]~2 } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -40 856 920 8 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.740 ns) 5.951 ns inst3\[1\]~3 3 COMB Unassigned 7 " "Info: 3: + IC(2.147 ns) + CELL(0.740 ns) = 5.951 ns; Loc. = Unassigned; Fanout = 7; COMB Node = 'inst3\[1\]~3'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { inst3[1]~2 inst3[1]~3 } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -40 856 920 8 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.740 ns) 8.253 ns dec7s:inst\|Mux4~0 4 COMB Unassigned 1 " "Info: 4: + IC(1.562 ns) + CELL(0.740 ns) = 8.253 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'dec7s:inst\|Mux4~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { inst3[1]~3 dec7s:inst|Mux4~0 } "NODE_NAME" } } { "dec7s.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dec7s.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.908 ns) + CELL(2.322 ns) 13.483 ns led7s\[2\] 5 PIN Unassigned 0 " "Info: 5: + IC(2.908 ns) + CELL(2.322 ns) = 13.483 ns; Loc. = Unassigned; Fanout = 0; PIN Node = 'led7s\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { dec7s:inst|Mux4~0 led7s[2] } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -24 1200 1376 -8 "led7s\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.002 ns ( 29.68 % ) " "Info: Total cell delay = 4.002 ns ( 29.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.481 ns ( 70.32 % ) " "Info: Total interconnect delay = 9.481 ns ( 70.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.483 ns" { count6:inst2|count[0] inst3[1]~2 inst3[1]~3 dec7s:inst|Mux4~0 led7s[2] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.483 ns" { count6:inst2|count[0] inst3[1]~2 inst3[1]~3 dec7s:inst|Mux4~0 led7s[2] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "13.483 ns register pin " "Info: Estimated most critical path is register to pin delay of 13.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count6:inst2\|count\[0\] 1 REG LAB_X10_Y9 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X10_Y9; Fanout = 18; REG Node = 'count6:inst2\|count\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count6:inst2|count[0] } "NODE_NAME" } } { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.864 ns) + CELL(0.200 ns) 3.064 ns inst3\[1\]~2 2 COMB LAB_X8_Y10 1 " "Info: 2: + IC(2.864 ns) + CELL(0.200 ns) = 3.064 ns; Loc. = LAB_X8_Y10; Fanout = 1; COMB Node = 'inst3\[1\]~2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.064 ns" { count6:inst2|count[0] inst3[1]~2 } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -40 856 920 8 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.147 ns) + CELL(0.740 ns) 5.951 ns inst3\[1\]~3 3 COMB LAB_X10_Y9 7 " "Info: 3: + IC(2.147 ns) + CELL(0.740 ns) = 5.951 ns; Loc. = LAB_X10_Y9; Fanout = 7; COMB Node = 'inst3\[1\]~3'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { inst3[1]~2 inst3[1]~3 } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -40 856 920 8 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.740 ns) 8.253 ns dec7s:inst\|Mux4~0 4 COMB LAB_X9_Y8 1 " "Info: 4: + IC(1.562 ns) + CELL(0.740 ns) = 8.253 ns; Loc. = LAB_X9_Y8; Fanout = 1; COMB Node = 'dec7s:inst\|Mux4~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.302 ns" { inst3[1]~3 dec7s:inst|Mux4~0 } "NODE_NAME" } } { "dec7s.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dec7s.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.908 ns) + CELL(2.322 ns) 13.483 ns led7s\[2\] 5 PIN PIN_3 0 " "Info: 5: + IC(2.908 ns) + CELL(2.322 ns) = 13.483 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'led7s\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.230 ns" { dec7s:inst|Mux4~0 led7s[2] } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -24 1200 1376 -8 "led7s\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.002 ns ( 29.68 % ) " "Info: Total cell delay = 4.002 ns ( 29.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.481 ns ( 70.32 % ) " "Info: Total interconnect delay = 9.481 ns ( 70.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.483 ns" { count6:inst2|count[0] inst3[1]~2 inst3[1]~3 dec7s:inst|Mux4~0 led7s[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X8_Y11 " "Info: Peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X8_Y11" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.fit.smsg " "Info: Generated suppressed messages file G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 10:02:15 2013 " "Info: Processing ended: Tue Nov 05 10:02:15 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 10:02:17 2013 " "Info: Processing started: Tue Nov 05 10:02:17 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shumaguan -c shumaguan " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off shumaguan -c shumaguan" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "190 " "Info: Peak virtual memory: 190 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 10:02:19 2013 " "Info: Processing ended: Tue Nov 05 10:02:19 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 05 10:02:20 2013 " "Info: Processing started: Tue Nov 05 10:02:20 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shumaguan -c shumaguan " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shumaguan -c shumaguan" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk1kHz " "Info: Assuming node \"clk1kHz\" is an undefined clock" {  } { { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 184 208 376 200 "clk1kHz" "" } } } } { "e:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk1kHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk1kHz register register count6:inst2\|count\[1\] count6:inst2\|count\[2\] 304.04 MHz Internal " "Info: Clock \"clk1kHz\" Internal fmax is restricted to 304.04 MHz between source register \"count6:inst2\|count\[1\]\" and destination register \"count6:inst2\|count\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 3.289 ns " "Info: fmax restricted to clock pin edge rate 3.289 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.194 ns + Longest register register " "Info: + Longest register to register delay is 2.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count6:inst2\|count\[1\] 1 REG LC_X10_Y9_N5 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N5; Fanout = 12; REG Node = 'count6:inst2\|count\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count6:inst2|count[1] } "NODE_NAME" } } { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(1.183 ns) 2.194 ns count6:inst2\|count\[2\] 2 REG LC_X10_Y9_N4 19 " "Info: 2: + IC(1.011 ns) + CELL(1.183 ns) = 2.194 ns; Loc. = LC_X10_Y9_N4; Fanout = 19; REG Node = 'count6:inst2\|count\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { count6:inst2|count[1] count6:inst2|count[2] } "NODE_NAME" } } { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.183 ns ( 53.92 % ) " "Info: Total cell delay = 1.183 ns ( 53.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 46.08 % ) " "Info: Total interconnect delay = 1.011 ns ( 46.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { count6:inst2|count[1] count6:inst2|count[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.194 ns" { count6:inst2|count[1] {} count6:inst2|count[2] {} } { 0.000ns 1.011ns } { 0.000ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1kHz destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1kHz\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1kHz 1 CLK PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'clk1kHz'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 184 208 376 200 "clk1kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns count6:inst2\|count\[2\] 2 REG LC_X10_Y9_N4 19 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y9_N4; Fanout = 19; REG Node = 'count6:inst2\|count\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1kHz count6:inst2|count[2] } "NODE_NAME" } } { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1kHz count6:inst2|count[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1kHz {} clk1kHz~combout {} count6:inst2|count[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1kHz source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk1kHz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1kHz 1 CLK PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'clk1kHz'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 184 208 376 200 "clk1kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns count6:inst2\|count\[1\] 2 REG LC_X10_Y9_N5 12 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y9_N5; Fanout = 12; REG Node = 'count6:inst2\|count\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1kHz count6:inst2|count[1] } "NODE_NAME" } } { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1kHz count6:inst2|count[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1kHz {} clk1kHz~combout {} count6:inst2|count[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1kHz count6:inst2|count[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1kHz {} clk1kHz~combout {} count6:inst2|count[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1kHz count6:inst2|count[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1kHz {} clk1kHz~combout {} count6:inst2|count[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.194 ns" { count6:inst2|count[1] count6:inst2|count[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "2.194 ns" { count6:inst2|count[1] {} count6:inst2|count[2] {} } { 0.000ns 1.011ns } { 0.000ns 1.183ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1kHz count6:inst2|count[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1kHz {} clk1kHz~combout {} count6:inst2|count[2] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1kHz count6:inst2|count[1] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1kHz {} clk1kHz~combout {} count6:inst2|count[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count6:inst2|count[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { count6:inst2|count[2] {} } {  } {  } "" } } { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1kHz led7s\[2\] count6:inst2\|count\[0\] 17.972 ns register " "Info: tco from clock \"clk1kHz\" to destination pin \"led7s\[2\]\" through register \"count6:inst2\|count\[0\]\" is 17.972 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1kHz source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk1kHz\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk1kHz 1 CLK PIN_18 3 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 3; CLK Node = 'clk1kHz'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 184 208 376 200 "clk1kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns count6:inst2\|count\[0\] 2 REG LC_X10_Y9_N9 18 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y9_N9; Fanout = 18; REG Node = 'count6:inst2\|count\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk1kHz count6:inst2|count[0] } "NODE_NAME" } } { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1kHz count6:inst2|count[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1kHz {} clk1kHz~combout {} count6:inst2|count[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.777 ns + Longest register pin " "Info: + Longest register to pin delay is 13.777 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count6:inst2\|count\[0\] 1 REG LC_X10_Y9_N9 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y9_N9; Fanout = 18; REG Node = 'count6:inst2\|count\[0\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { count6:inst2|count[0] } "NODE_NAME" } } { "count6.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/count6.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.508 ns) + CELL(0.740 ns) 3.248 ns inst3\[1\]~2 2 COMB LC_X8_Y10_N6 1 " "Info: 2: + IC(2.508 ns) + CELL(0.740 ns) = 3.248 ns; Loc. = LC_X8_Y10_N6; Fanout = 1; COMB Node = 'inst3\[1\]~2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.248 ns" { count6:inst2|count[0] inst3[1]~2 } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -40 856 920 8 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.335 ns) + CELL(0.200 ns) 5.783 ns inst3\[1\]~3 3 COMB LC_X10_Y9_N8 7 " "Info: 3: + IC(2.335 ns) + CELL(0.200 ns) = 5.783 ns; Loc. = LC_X10_Y9_N8; Fanout = 7; COMB Node = 'inst3\[1\]~3'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { inst3[1]~2 inst3[1]~3 } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -40 856 920 8 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(0.511 ns) 8.411 ns dec7s:inst\|Mux4~0 4 COMB LC_X9_Y8_N1 1 " "Info: 4: + IC(2.117 ns) + CELL(0.511 ns) = 8.411 ns; Loc. = LC_X9_Y8_N1; Fanout = 1; COMB Node = 'dec7s:inst\|Mux4~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { inst3[1]~3 dec7s:inst|Mux4~0 } "NODE_NAME" } } { "dec7s.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dec7s.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.044 ns) + CELL(2.322 ns) 13.777 ns led7s\[2\] 5 PIN PIN_3 0 " "Info: 5: + IC(3.044 ns) + CELL(2.322 ns) = 13.777 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'led7s\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.366 ns" { dec7s:inst|Mux4~0 led7s[2] } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -24 1200 1376 -8 "led7s\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.773 ns ( 27.39 % ) " "Info: Total cell delay = 3.773 ns ( 27.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.004 ns ( 72.61 % ) " "Info: Total interconnect delay = 10.004 ns ( 72.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.777 ns" { count6:inst2|count[0] inst3[1]~2 inst3[1]~3 dec7s:inst|Mux4~0 led7s[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "13.777 ns" { count6:inst2|count[0] {} inst3[1]~2 {} inst3[1]~3 {} dec7s:inst|Mux4~0 {} led7s[2] {} } { 0.000ns 2.508ns 2.335ns 2.117ns 3.044ns } { 0.000ns 0.740ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk1kHz count6:inst2|count[0] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk1kHz {} clk1kHz~combout {} count6:inst2|count[0] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.777 ns" { count6:inst2|count[0] inst3[1]~2 inst3[1]~3 dec7s:inst|Mux4~0 led7s[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "13.777 ns" { count6:inst2|count[0] {} inst3[1]~2 {} inst3[1]~3 {} dec7s:inst|Mux4~0 {} led7s[2] {} } { 0.000ns 2.508ns 2.335ns 2.117ns 3.044ns } { 0.000ns 0.740ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "no4\[1\] led7s\[2\] 15.051 ns Longest " "Info: Longest tpd from source pin \"no4\[1\]\" to destination pin \"led7s\[2\]\" is 15.051 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns no4\[1\] 1 PIN PIN_97 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'no4\[1\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { no4[1] } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { 64 432 600 80 "no4\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.190 ns) + CELL(0.200 ns) 4.522 ns inst3\[1\]~2 2 COMB LC_X8_Y10_N6 1 " "Info: 2: + IC(3.190 ns) + CELL(0.200 ns) = 4.522 ns; Loc. = LC_X8_Y10_N6; Fanout = 1; COMB Node = 'inst3\[1\]~2'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.390 ns" { no4[1] inst3[1]~2 } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -40 856 920 8 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.335 ns) + CELL(0.200 ns) 7.057 ns inst3\[1\]~3 3 COMB LC_X10_Y9_N8 7 " "Info: 3: + IC(2.335 ns) + CELL(0.200 ns) = 7.057 ns; Loc. = LC_X10_Y9_N8; Fanout = 7; COMB Node = 'inst3\[1\]~3'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.535 ns" { inst3[1]~2 inst3[1]~3 } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -40 856 920 8 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.117 ns) + CELL(0.511 ns) 9.685 ns dec7s:inst\|Mux4~0 4 COMB LC_X9_Y8_N1 1 " "Info: 4: + IC(2.117 ns) + CELL(0.511 ns) = 9.685 ns; Loc. = LC_X9_Y8_N1; Fanout = 1; COMB Node = 'dec7s:inst\|Mux4~0'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { inst3[1]~3 dec7s:inst|Mux4~0 } "NODE_NAME" } } { "dec7s.vhd" "" { Text "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/dec7s.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.044 ns) + CELL(2.322 ns) 15.051 ns led7s\[2\] 5 PIN PIN_3 0 " "Info: 5: + IC(3.044 ns) + CELL(2.322 ns) = 15.051 ns; Loc. = PIN_3; Fanout = 0; PIN Node = 'led7s\[2\]'" {  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.366 ns" { dec7s:inst|Mux4~0 led7s[2] } "NODE_NAME" } } { "shumaguan.bdf" "" { Schematic "G:/学习/大三学习资料/大三上/学习资料/数电综合实验/final/shumaguan.bdf" { { -24 1200 1376 -8 "led7s\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.365 ns ( 29.00 % ) " "Info: Total cell delay = 4.365 ns ( 29.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.686 ns ( 71.00 % ) " "Info: Total interconnect delay = 10.686 ns ( 71.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "15.051 ns" { no4[1] inst3[1]~2 inst3[1]~3 dec7s:inst|Mux4~0 led7s[2] } "NODE_NAME" } } { "e:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/quartus/quartus/bin/Technology_Viewer.qrui" "15.051 ns" { no4[1] {} no4[1]~combout {} inst3[1]~2 {} inst3[1]~3 {} dec7s:inst|Mux4~0 {} led7s[2] {} } { 0.000ns 0.000ns 3.190ns 2.335ns 2.117ns 3.044ns } { 0.000ns 1.132ns 0.200ns 0.200ns 0.511ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 05 10:02:21 2013 " "Info: Processing ended: Tue Nov 05 10:02:21 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Info: Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
