<!-- TEAM PROFILE README -->
<div align="center">

# âš¡ UTS FPGA Engineering Team  
### _Turning Logic into Reality â€” One Bitstream at a Time_

![Static Badge](https://img.shields.io/badge/Discipline-Electrical_&_Electronic_Engineering-1E90FF?style=flat-square)
![Static Badge](https://img.shields.io/badge/Focus-FPGA_Design_&_Embedded_Systems-9400D3?style=flat-square)
![Static Badge](https://img.shields.io/badge/University-UTS-0066CC?style=flat-square&logo=readthedocs)

---

</div>

ğŸ‘‹ **Hi there!**  
We are a team of **Electrical and Electronic Engineers** studying at the **University of Technology Sydney (UTS)**.  
Our focus lies in **FPGA design, digital logic, and embedded systems** â€” transforming HDL into hardware and ideas into innovation.  

---

## ğŸ§  What We Do

- ğŸ”§ **FPGA Design & Verification** â€” VHDL/Verilog development, simulation, synthesis, and timing analysis  
- ğŸŒ **Networking & Protocols** â€” Custom 10BASE-T switch design, Manchester encoding, CRC-32 modules, and PHY interfacing  
- âš™ï¸ **Embedded Systems** â€” MCU integration, bus communication, and control logic  
- ğŸ“ˆ **Testing & Validation** â€” Automated testbenches, functional verification, and post-synthesis debugging  

---

## ğŸ§© Featured Projects

| ğŸ§± Project | ğŸ’¡ Description | ğŸ§° Technologies |
|:--|:--|:--|
| **Cyclone IV Ethernet Switch** | FPGA-based 10BASE-T switch featuring custom CRC, Manchester encoder/decoder, and buffer controller | VHDL Â· Quartus Prime Â· ModelSim |

---

## ğŸ§‘â€ğŸ’» Who We Are

Weâ€™re a small, hands-on team of engineers who enjoy the craft of digital design â€” from HDL synthesis and PCB routing to testing on real silicon.  
We thrive on **collaboration**, **problem-solving**, and a touch of **over-engineering elegance**.

> ğŸ§  *â€œMeasure twice, simulate once, synthesise forever.â€*

---

## ğŸ§¾ Attribution

- ğŸ¨ **Profile Artwork:** PFP designed by [Freepik](https://www.freepik.com)  
- ğŸ“ **University:** [University of Technology Sydney (UTS)](https://www.uts.edu.au)  
- ğŸ› ï¸ **Core Domains:** FPGA Â· Digital Systems Â· Embedded Electronics Â· Engineering Innovation  

---

## ğŸ’¬ Connect with Us

ğŸ“« Got questions, ideas, or collaboration requests?  
Start a **Discussion** or open an **Issue** in our repositories â€” we love talking HDL design, verification strategy, and hardware experimentation.  

â­ **Star** our projects if you find them useful or interesting!

---

<div align="center">

<img src="https://img.shields.io/badge/VHDL-EE82EE?style=for-the-badge&logoColor=white">
<img src="https://img.shields.io/badge/Quartus_Prime-4682B4?style=for-the-badge&logo=intel&logoColor=white">
<img src="https://img.shields.io/badge/ModelSim-2E8B57?style=for-the-badge&logoColor=white">
<img src="https://img.shields.io/badge/UTS_Engineering-000000?style=for-the-badge&logo=university&logoColor=white">

</div>
