irun(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	irun(64)	15.20-s084: Started on Jun 01, 2023 at 20:39:45 CST
irun
	testbench.sv
	-define RTL
	-debug
	-loadpli1 debpli:novas_pli_boot
file: testbench.sv
	module worklib.pattern:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		$unit_0x1937498f
		testbench
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
			streams:  20, words:  5040
		worklib.\$unit_0x1937498f :compilation_unit <0x1981b9e2>
			streams:   1, words:  1785
			streams:   2, words:   680
			streams:  22, words:  9173
		worklib.pattern:sv <0x20e1ce6d>
			streams:  14, words: 30382
		worklib.testbench:sv <0x330ea4e9>
			streams:  15, words:  3682
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                 10       5
		Registers:               73      63
		Scalar wires:            12       -
		Vectored wires:          65       -
		Always blocks:            7       7
		Initial blocks:           5       5
		Cont. assignments:       12       2
		Pseudo assignments:      42      42
		Compilation units:        1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testbench:sv
Loading snapshot worklib.testbench:sv .................... Done
SVSEED default: 1
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/INCISIVE_15.20.084/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_P-2019.06, Linux x86_64/64bit, 05/26/2019
(C) 1996 - 2019 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'lab06.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
----------------------------------------------------------------------------------------------------
                                               Congratulations!                                     
                                               You have passed all patterns!						             
----------------------------------------------------------------------------------------------------
Simulation complete via $finish(1) at time 45025 NS + 0
./pattern.sv:232   $finish;	
ncsim> exit
TOOL:	irun(64)	15.20-s084: Exiting on Jun 01, 2023 at 20:39:47 CST  (total: 00:00:02)
