                              1 ;--------------------------------------------------------
                              2 ; File Created by SDCC : free open source ANSI-C Compiler
                              3 ; Version 3.0.1 #6227 (Oct  2 2015) (Linux)
                              4 ; This file was generated Fri Oct  2 17:15:19 2015
                              5 ;--------------------------------------------------------
                              6 	.module _divsint
                              7 	.optsdcc -mds400 --model-flat24
                              8 	
                              9 ;--------------------------------------------------------
                             10 ; CPU specific extensions
                             11 ;--------------------------------------------------------
                             12 .flat24 on		; 24 bit flat addressing
                    0084     13 dpl1	=	0x84
                    0085     14 dph1	=	0x85
                    0086     15 dps	=	0x86
                    0093     16 dpx	=	0x93
                    0095     17 dpx1	=	0x95
                    009B     18 esp	=	0x9B
                    009C     19 ap	=	0x9C
                    009C     20 _ap	=	0x9C
                    00D1     21 mcnt0	=	0xD1
                    00D2     22 mcnt1	=	0xD2
                    00D3     23 ma	=	0xD3
                    00D4     24 mb	=	0xD4
                    00D5     25 mc	=	0xD5
                    00D1     26 F1	=	0xD1	; user flag
                             27 ;--------------------------------------------------------
                             28 ; Public variables in this module
                             29 ;--------------------------------------------------------
                             30 	.globl __divsint_PARM_2
                             31 	.globl __divsint
                             32 ;--------------------------------------------------------
                             33 ; special function registers
                             34 ;--------------------------------------------------------
                             35 ;--------------------------------------------------------
                             36 ; special function bits
                             37 ;--------------------------------------------------------
                             38 ;--------------------------------------------------------
                             39 ; overlayable register banks
                             40 ;--------------------------------------------------------
                             41 	.area REG_BANK_0	(REL,OVR,DATA)
   0000                      42 	.ds 8
                             43 	.area REG_BANK_3	(REL,OVR,DATA)
   0000                      44 	.ds 8
                             45 ;--------------------------------------------------------
                             46 ; internal ram data
                             47 ;--------------------------------------------------------
                             48 	.area DSEG    (DATA)
                             49 ;--------------------------------------------------------
                             50 ; overlayable items in internal ram 
                             51 ;--------------------------------------------------------
                             52 	.area OSEG    (OVR,DATA)
                             53 ;--------------------------------------------------------
                             54 ; indirectly addressable internal ram data
                             55 ;--------------------------------------------------------
                             56 	.area ISEG    (DATA)
                             57 ;--------------------------------------------------------
                             58 ; absolute internal ram data
                             59 ;--------------------------------------------------------
                             60 	.area IABS    (ABS,DATA)
                             61 	.area IABS    (ABS,DATA)
                             62 ;--------------------------------------------------------
                             63 ; bit data
                             64 ;--------------------------------------------------------
                             65 	.area BSEG    (BIT)
                             66 ;--------------------------------------------------------
                             67 ; paged external ram data
                             68 ;--------------------------------------------------------
                             69 	.area PSEG    (PAG,XDATA)
                             70 ;--------------------------------------------------------
                             71 ; external ram data
                             72 ;--------------------------------------------------------
                             73 	.area XSEG    (XDATA)
   0000                      74 __divsint_PARM_2:
   0000                      75 	.ds 2
                             76 ;--------------------------------------------------------
                             77 ; absolute external ram data
                             78 ;--------------------------------------------------------
                             79 	.area XABS    (ABS,XDATA)
                             80 ;--------------------------------------------------------
                             81 ; external initialized ram data
                             82 ;--------------------------------------------------------
                             83 	.area XISEG   (XDATA)
                             84 ;--------------------------------------------------------
                             85 ; global & static initialisations
                             86 ;--------------------------------------------------------
                             87 	.area HOME    (CODE)
                             88 	.area GSINIT  (CODE)
                             89 	.area GSFINAL (CODE)
                             90 	.area GSINIT  (CODE)
                             91 ;--------------------------------------------------------
                             92 ; Home
                             93 ;--------------------------------------------------------
                             94 	.area HOME    (CODE)
                             95 	.area HOME    (CODE)
                             96 ;--------------------------------------------------------
                             97 ; code
                             98 ;--------------------------------------------------------
                             99 	.area CSEG    (CODE)
                            100 ;------------------------------------------------------------
                            101 ;Allocation info for local variables in function '_divsint'
                            102 ;------------------------------------------------------------
                            103 ;r                         Allocated to registers r2 r3 
                            104 ;y                         Allocated with name '__divsint_PARM_2'
                            105 ;x                         Allocated to registers r2 r3 
                            106 ;------------------------------------------------------------
                            107 ;	_divsint.c:207: _divsint (int x, int y)
                            108 ;	-----------------------------------------
                            109 ;	 function _divsint
                            110 ;	-----------------------------------------
   0000                     111 __divsint:
                    0002    112 	ar2 = 0x02
                    0003    113 	ar3 = 0x03
                    0004    114 	ar4 = 0x04
                    0005    115 	ar5 = 0x05
                    0006    116 	ar6 = 0x06
                    0007    117 	ar7 = 0x07
                    0000    118 	ar0 = 0x00
                    0001    119 	ar1 = 0x01
                            120 ;	_divsint.c:211: r = _divuint((x < 0 ? -x : x),
   0000 E5 83               121 	mov	a,dph
   0002 33                  122 	rlc	a
   0003 E4                  123 	clr	a
   0004 33                  124 	rlc	a
   0005 FC                  125 	mov  r4,a
   0006 60 0B               126 	jz  00106$
   0008                     127 00113$:
   0008 C3                  128 	clr	c
   0009 E4                  129 	clr	a
   000A 95 82               130 	subb	a,dpl
   000C FD                  131 	mov	r5,a
   000D E4                  132 	clr	a
   000E 95 83               133 	subb	a,dph
   0010 FE                  134 	mov	r6,a
   0011 80 04               135 	sjmp 00107$
   0013                     136 00106$:
                            137 ;	genAssign: resultIsFar = FALSE
   0013 AD 82               138 	mov	r5,dpl
   0015 AE 83               139 	mov	r6,dph
   0017                     140 00107$:
                            141 ;	genAssign: resultIsFar = FALSE
   0017 8D 84               142 	mov	dpl1,r5
   0019 8E 85               143 	mov	dph1,r6
                            144 ;	_divsint.c:212: (y < 0 ? -y : y));
   001B 90s00r00r00         145 	mov	dptr,#__divsint_PARM_2
   001F A3                  146 	inc	dptr
   0020 E0                  147 	movx	a,@dptr
   0021 33                  148 	rlc	a
   0022 E4                  149 	clr	a
   0023 33                  150 	rlc	a
   0024 FD                  151 	mov  r5,a
   0025 60 12               152 	jz  00108$
   0027                     153 00114$:
   0027 90s00r00r00         154 	mov	dptr,#__divsint_PARM_2
   002B E0                  155 	movx	a,@dptr
   002C D3                  156 	setb	c
   002D F4                  157 	cpl	a
   002E 34 00               158 	addc	a,#0x00
   0030 FE                  159 	mov	r6,a
   0031 A3                  160 	inc	dptr
   0032 E0                  161 	movx	a,@dptr
   0033 F4                  162 	cpl	a
   0034 34 00               163 	addc	a,#0x00
   0036 FF                  164 	mov	r7,a
   0037 80 09               165 	sjmp 00109$
   0039                     166 00108$:
   0039 90s00r00r00         167 	mov	dptr,#__divsint_PARM_2
                            168 ;	genAssign: resultIsFar = FALSE
   003D E0                  169 	movx	a,@dptr
   003E FE                  170 	mov	r6,a
   003F A3                  171 	inc	dptr
   0040 E0                  172 	movx	a,@dptr
   0041 FF                  173 	mov	r7,a
   0042                     174 00109$:
                            175 ;	genAssign: resultIsFar = TRUE
   0042 90s00r00r00         176 	mov	dptr,#__divuint_PARM_2
   0046 EE                  177 	mov	a,r6
   0047 F0                  178 	movx	@dptr,a
   0048 A3                  179 	inc	dptr
   0049 EF                  180 	mov	a,r7
   004A F0                  181 	movx	@dptr,a
   004B C0 04               182 	push	ar4
   004D C0 05               183 	push	ar5
   004F 85 84 82            184 	mov	dpl,dpl1
   0052 85 85 83            185 	mov	dph,dph1
   0055 12s00r00r00         186 	lcall	__divuint
   0059 D0 05               187 	pop	ar5
   005B D0 04               188 	pop	ar4
                            189 ;	genAssign: resultIsFar = FALSE
                            190 ;	_divsint.c:213: if ( (x < 0) ^ (y < 0))
   005D EC                  191 	mov	a,r4
   005E 6D                  192 	xrl	a,r5
   005F 60 11               193 	jz  00102$
   0061                     194 00115$:
                            195 ;	_divsint.c:214: return -r;
   0061 C3                  196 	clr	c
   0062 E4                  197 	clr	a
   0063 95 82               198 	subb	a,dpl
   0065 F5 84               199 	mov	dpl1,a
   0067 E4                  200 	clr	a
   0068 95 83               201 	subb	a,dph
   006A F5 85               202 	mov	dph1,a
   006C 85 84 82            203 	mov	dpl,dpl1
   006F 85 85 83            204 	mov	dph,dph1
                            205 ;	_divsint.c:216: return r;
   0072                     206 00102$:
   0072                     207 00104$:
   0072 22                  208 	ret
                            209 	.area CSEG    (CODE)
                            210 	.area CONST   (CODE)
                            211 	.area XINIT   (CODE)
                            212 	.area CABS    (ABS,CODE)
