(edif mb_clock_generator_0_wrapper
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 4 25 15 19 26)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure mb_clock_generator_0_wrapper.ngc mb_clock_generator_0_wrapper.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell DCM
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port RST
              (direction INPUT)
            )
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFB
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port DSSEN
              (direction INPUT)
            )
            (port CLK0
              (direction OUTPUT)
            )
            (port CLK90
              (direction OUTPUT)
            )
            (port CLK180
              (direction OUTPUT)
            )
            (port CLK270
              (direction OUTPUT)
            )
            (port CLK2X
              (direction OUTPUT)
            )
            (port CLK2X180
              (direction OUTPUT)
            )
            (port CLKDV
              (direction OUTPUT)
            )
            (port CLKFX
              (direction OUTPUT)
            )
            (port CLKFX180
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port (array (rename STATUS "STATUS<7:0>") 8)
              (direction OUTPUT))
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library mb_clock_generator_0_wrapper_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell mb_clock_generator_0_wrapper
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKIN
              (direction INPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port CLKOUT0
              (direction OUTPUT)
            )
            (port CLKOUT1
              (direction OUTPUT)
            )
            (port CLKOUT2
              (direction OUTPUT)
            )
            (port CLKOUT3
              (direction OUTPUT)
            )
            (port CLKOUT4
              (direction OUTPUT)
            )
            (port CLKOUT5
              (direction OUTPUT)
            )
            (port CLKOUT6
              (direction OUTPUT)
            )
            (port CLKOUT7
              (direction OUTPUT)
            )
            (port CLKOUT8
              (direction OUTPUT)
            )
            (port CLKOUT9
              (direction OUTPUT)
            )
            (port CLKOUT10
              (direction OUTPUT)
            )
            (port CLKOUT11
              (direction OUTPUT)
            )
            (port CLKOUT12
              (direction OUTPUT)
            )
            (port CLKOUT13
              (direction OUTPUT)
            )
            (port CLKOUT14
              (direction OUTPUT)
            )
            (port CLKFBOUT
              (direction OUTPUT)
            )
            (port CLKOUT15
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port CLKFBIN
              (direction INPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (designator "3sd3400afg676-5")
            (property TYPE (string "mb_clock_generator_0_wrapper") (owner "Xilinx"))
            (property X_CORE_INFO (string "clock_generator_v4_03_a") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "mb_clock_generator_0_wrapper_mb_clock_generator_0_wrapper") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST "clock_generator_0/DCM1_INST/Using_Virtex.DCM_INST")
              (viewRef view_1 (cellRef DCM (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:STATUS<7:0>") (owner "Xilinx"))
              (property CLKDV_DIVIDE (number (e 2 0)) (owner "Xilinx"))
              (property CLKFX_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKFX_MULTIPLY (integer 3) (owner "Xilinx"))
              (property CLKIN_DIVIDE_BY_2 (string "FALSE") (owner "Xilinx"))
              (property CLKIN_PERIOD (string "20.0000000000000000") (owner "Xilinx"))
              (property CLKOUT_PHASE_SHIFT (string "NONE") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "1X") (owner "Xilinx"))
              (property DESKEW_ADJUST (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DFS_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DLL_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DSS_MODE (string "NONE") (owner "Xilinx"))
              (property DUTY_CYCLE_CORRECTION (string "TRUE") (owner "Xilinx"))
              (property PHASE_SHIFT (integer 0) (owner "Xilinx"))
              (property SIM_MODE (string "SAFE") (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property FACTORY_JF (string "C080") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST "clock_generator_0/DCM0_INST/Using_Virtex.DCM_INST")
              (viewRef view_1 (cellRef DCM (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:STATUS<7:0>") (owner "Xilinx"))
              (property CLKDV_DIVIDE (number (e 2 0)) (owner "Xilinx"))
              (property CLKFX_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKFX_MULTIPLY (integer 4) (owner "Xilinx"))
              (property CLKIN_DIVIDE_BY_2 (string "FALSE") (owner "Xilinx"))
              (property CLKIN_PERIOD (string "6.6666670000000003") (owner "Xilinx"))
              (property CLKOUT_PHASE_SHIFT (string "NONE") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "1X") (owner "Xilinx"))
              (property DESKEW_ADJUST (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DFS_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DLL_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DSS_MODE (string "NONE") (owner "Xilinx"))
              (property DUTY_CYCLE_CORRECTION (string "TRUE") (owner "Xilinx"))
              (property PHASE_SHIFT (integer 0) (owner "Xilinx"))
              (property SIM_MODE (string "SAFE") (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property FACTORY_JF (string "C080") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM1_CLK270_BUFG_INST "clock_generator_0/DCM1_CLK270_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM1_CLK90_BUFG_INST "clock_generator_0/DCM1_CLK90_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM1_CLKFX_BUFG_INST "clock_generator_0/DCM1_CLKFX_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM1_CLK0_BUFG_INST "clock_generator_0/DCM1_CLK0_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_CLK270_BUFG_INST "clock_generator_0/DCM0_CLK270_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_CLK90_BUFG_INST "clock_generator_0/DCM0_CLK90_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_CLKDV_BUFG_INST "clock_generator_0/DCM0_CLKDV_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_CLK0_BUFG_INST "clock_generator_0/DCM0_CLK0_BUFG_INST")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM1_INST_rst_delay_2 "clock_generator_0/DCM1_INST/rst_delay_2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM1_INST_rst_delay_1 "clock_generator_0/DCM1_INST/rst_delay_1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM1_INST_rst_delay_0 "clock_generator_0/DCM1_INST/rst_delay_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM1_INST_rsti_renamed_0 "clock_generator_0/DCM1_INST/rsti")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rst_delay_2 "clock_generator_0/DCM0_INST/rst_delay_2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rst_delay_1 "clock_generator_0/DCM0_INST/rst_delay_1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rst_delay_0 "clock_generator_0/DCM0_INST/rst_delay_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_rsti_renamed_1 "clock_generator_0/DCM0_INST/rsti")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_LOCKED1 "clock_generator_0/LOCKED1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM1_INST_reset1_INV_0 "clock_generator_0/DCM1_INST/reset1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clock_generator_0_DCM0_INST_reset1_INV_0 "clock_generator_0/DCM0_INST/reset1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net CLKIN
              (joined
                (portRef CLKIN)
                (portRef C (instanceRef clock_generator_0_DCM1_INST_rst_delay_2))
                (portRef C (instanceRef clock_generator_0_DCM1_INST_rst_delay_1))
                (portRef C (instanceRef clock_generator_0_DCM1_INST_rst_delay_0))
                (portRef C (instanceRef clock_generator_0_DCM1_INST_rsti_renamed_0))
                (portRef CLKIN (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
              )
            )
            (net CLKOUT0
              (joined
                (portRef CLKOUT0)
                (portRef O (instanceRef clock_generator_0_DCM0_CLKDV_BUFG_INST))
              )
            )
            (net CLKOUT1
              (joined
                (portRef CLKOUT1)
                (portRef O (instanceRef clock_generator_0_DCM0_CLK0_BUFG_INST))
                (portRef CLKFB (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
              )
            )
            (net CLKOUT2
              (joined
                (portRef CLKOUT2)
                (portRef O (instanceRef clock_generator_0_DCM0_CLK90_BUFG_INST))
              )
            )
            (net LOCKED
              (joined
                (portRef LOCKED)
                (portRef O (instanceRef clock_generator_0_LOCKED1))
              )
            )
            (net PSDONE
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef CLKFBOUT)
                (portRef CLKOUT15)
                (portRef PSDONE)
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
                (portRef D (instanceRef clock_generator_0_DCM1_INST_rst_delay_0))
                (portRef DSSEN (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
                (portRef PSCLK (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
                (portRef PSEN (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
                (portRef PSINCDEC (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
                (portRef DSSEN (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
                (portRef PSCLK (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
                (portRef PSEN (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
                (portRef PSINCDEC (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
                (portRef CLKOUT14)
                (portRef CLKOUT13)
                (portRef CLKOUT12)
                (portRef CLKOUT11)
                (portRef CLKOUT10)
                (portRef CLKOUT9)
                (portRef CLKOUT8)
                (portRef CLKOUT7)
                (portRef CLKOUT6)
                (portRef CLKOUT5)
                (portRef CLKOUT4)
                (portRef CLKOUT3)
              )
            )
            (net RST
              (joined
                (portRef RST)
                (portRef I (instanceRef clock_generator_0_DCM1_INST_reset1_INV_0))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_reset "clock_generator_0/DCM0_INST/reset")
              (joined
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
                (portRef PRE (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_1))
                (portRef O (instanceRef clock_generator_0_DCM0_INST_reset1_INV_0))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rst_delay_0__ "clock_generator_0/DCM0_INST/rst_delay<0>")
              (joined
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rst_delay_1__ "clock_generator_0/DCM0_INST/rst_delay<1>")
              (joined
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rst_delay_2__ "clock_generator_0/DCM0_INST/rst_delay<2>")
              (joined
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef D (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_1))
              )
            )
            (net (rename clock_generator_0_DCM0_INST_rsti "clock_generator_0/DCM0_INST/rsti")
              (joined
                (portRef Q (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_1))
                (portRef RST (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_DCM1_INST_reset "clock_generator_0/DCM1_INST/reset")
              (joined
                (portRef PRE (instanceRef clock_generator_0_DCM1_INST_rst_delay_2))
                (portRef PRE (instanceRef clock_generator_0_DCM1_INST_rst_delay_1))
                (portRef PRE (instanceRef clock_generator_0_DCM1_INST_rst_delay_0))
                (portRef PRE (instanceRef clock_generator_0_DCM1_INST_rsti_renamed_0))
                (portRef O (instanceRef clock_generator_0_DCM1_INST_reset1_INV_0))
              )
            )
            (net (rename clock_generator_0_DCM1_INST_rst_delay_0__ "clock_generator_0/DCM1_INST/rst_delay<0>")
              (joined
                (portRef D (instanceRef clock_generator_0_DCM1_INST_rst_delay_1))
                (portRef Q (instanceRef clock_generator_0_DCM1_INST_rst_delay_0))
              )
            )
            (net (rename clock_generator_0_DCM1_INST_rst_delay_1__ "clock_generator_0/DCM1_INST/rst_delay<1>")
              (joined
                (portRef D (instanceRef clock_generator_0_DCM1_INST_rst_delay_2))
                (portRef Q (instanceRef clock_generator_0_DCM1_INST_rst_delay_1))
              )
            )
            (net (rename clock_generator_0_DCM1_INST_rst_delay_2__ "clock_generator_0/DCM1_INST/rst_delay<2>")
              (joined
                (portRef Q (instanceRef clock_generator_0_DCM1_INST_rst_delay_2))
                (portRef D (instanceRef clock_generator_0_DCM1_INST_rsti_renamed_0))
              )
            )
            (net (rename clock_generator_0_DCM1_INST_rsti "clock_generator_0/DCM1_INST/rsti")
              (joined
                (portRef Q (instanceRef clock_generator_0_DCM1_INST_rsti_renamed_0))
                (portRef RST (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_CLK0 "clock_generator_0/SIG_DCM0_CLK0")
              (joined
                (portRef I (instanceRef clock_generator_0_DCM0_CLK0_BUFG_INST))
                (portRef CLK0 (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_CLK270 "clock_generator_0/SIG_DCM0_CLK270")
              (joined
                (portRef I (instanceRef clock_generator_0_DCM0_CLK270_BUFG_INST))
                (portRef CLK270 (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_CLK90 "clock_generator_0/SIG_DCM0_CLK90")
              (joined
                (portRef I (instanceRef clock_generator_0_DCM0_CLK90_BUFG_INST))
                (portRef CLK90 (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_CLKDV "clock_generator_0/SIG_DCM0_CLKDV")
              (joined
                (portRef I (instanceRef clock_generator_0_DCM0_CLKDV_BUFG_INST))
                (portRef CLKDV (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM0_LOCKED "clock_generator_0/SIG_DCM0_LOCKED")
              (joined
                (portRef LOCKED (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
                (portRef I0 (instanceRef clock_generator_0_LOCKED1))
              )
            )
            (net (rename clock_generator_0_SIG_DCM1_CLK0 "clock_generator_0/SIG_DCM1_CLK0")
              (joined
                (portRef I (instanceRef clock_generator_0_DCM1_CLK0_BUFG_INST))
                (portRef CLK0 (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM1_CLK0_BUF "clock_generator_0/SIG_DCM1_CLK0_BUF")
              (joined
                (portRef O (instanceRef clock_generator_0_DCM1_CLK0_BUFG_INST))
                (portRef CLKFB (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM1_CLK270 "clock_generator_0/SIG_DCM1_CLK270")
              (joined
                (portRef I (instanceRef clock_generator_0_DCM1_CLK270_BUFG_INST))
                (portRef CLK270 (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM1_CLK90 "clock_generator_0/SIG_DCM1_CLK90")
              (joined
                (portRef I (instanceRef clock_generator_0_DCM1_CLK90_BUFG_INST))
                (portRef CLK90 (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM1_CLKFX "clock_generator_0/SIG_DCM1_CLKFX")
              (joined
                (portRef I (instanceRef clock_generator_0_DCM1_CLKFX_BUFG_INST))
                (portRef CLKFX (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM1_CLKFX_BUF "clock_generator_0/SIG_DCM1_CLKFX_BUF")
              (joined
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rst_delay_2))
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rst_delay_1))
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rst_delay_0))
                (portRef C (instanceRef clock_generator_0_DCM0_INST_rsti_renamed_1))
                (portRef O (instanceRef clock_generator_0_DCM1_CLKFX_BUFG_INST))
                (portRef CLKIN (instanceRef clock_generator_0_DCM0_INST_Using_Virtex_DCM_INST))
              )
            )
            (net (rename clock_generator_0_SIG_DCM1_LOCKED "clock_generator_0/SIG_DCM1_LOCKED")
              (joined
                (portRef LOCKED (instanceRef clock_generator_0_DCM1_INST_Using_Virtex_DCM_INST))
                (portRef I1 (instanceRef clock_generator_0_LOCKED1))
                (portRef I (instanceRef clock_generator_0_DCM0_INST_reset1_INV_0))
              )
            )
          )
      )
    )
  )

  (design mb_clock_generator_0_wrapper
    (cellRef mb_clock_generator_0_wrapper
      (libraryRef mb_clock_generator_0_wrapper_lib)
    )
    (property PART (string "3sd3400afg676-5") (owner "Xilinx"))
  )
)

