
build/recorder.no-line-in/artifact/app.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00008e04  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.extab    00000000  080090a4  080090a4  0002006c  2**0
                  CONTENTS
  3 .exidx        00000000  080090a4  080090a4  0002006c  2**0
                  CONTENTS
  4 .ARM.attributes 00000030  080090a4  080090a4  0002006c  2**0
                  CONTENTS, READONLY
  5 .init_array   0000000c  080090a4  080090a4  000190a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  080090b0  080090b0  000190b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         0000006c  20000000  080090b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00010c10  20000400  08009120  00020400  2**10
                  ALLOC
  9 .dma          00000048  38000000  38000000  00030000  2**2
                  ALLOC
 10 .heap         00000000  20011010  20011010  0002009c  2**0
                  CONTENTS
 11 .reserved_for_stack 00000000  20011010  20011010  0002009c  2**0
                  CONTENTS
 12 .debug_info   00044cee  00000000  00000000  0002009c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006c86  00000000  00000000  00064d8a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00013b42  00000000  00000000  0006ba10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a80  00000000  00000000  0007f552  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00007590  00000000  00000000  0007ffd2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0005298e  00000000  00000000  00087562  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000242b4  00000000  00000000  000d9ef0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001fdc44  00000000  00000000  000fe1a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000049  00000000  00000000  002fbde8  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002e1c  00000000  00000000  002fbe34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         000000b4  00000000  00000000  002fec50  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      00000193  00000000  00000000  002fed04  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
08000000 l    d  .isr_vector	00000000 .isr_vector
080002a0 l    d  .text	00000000 .text
080090a4 l    d  .ARM.extab	00000000 .ARM.extab
080090a4 l    d  .exidx	00000000 .exidx
080090a4 l    d  .ARM.attributes	00000000 .ARM.attributes
080090a4 l    d  .init_array	00000000 .init_array
080090b0 l    d  .fini_array	00000000 .fini_array
20000000 l    d  .data	00000000 .data
20000400 l    d  .bss	00000000 .bss
38000000 l    d  .dma	00000000 .dma
20011010 l    d  .heap	00000000 .heap
20011010 l    d  .reserved_for_stack	00000000 .reserved_for_stack
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .stab	00000000 .stab
00000000 l    d  .stabstr	00000000 .stabstr
00000000 l    df *ABS*	00000000 startup_stm32h750xx.c
00000000 l    df *ABS*	00000000 crtstuff.c
080002a0 l     F .text	00000000 __do_global_dtors_aux
20000400 l       .bss	00000001 completed.1
080090b0 l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
080002c4 l     F .text	00000000 frame_dummy
20000404 l       .bss	00000018 object.0
080090a4 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 main.cpp
08002704 l     F .text	000000b4 _GLOBAL__sub_I__ZN8recorder13FormantFilter9vowelDataE
20010a48 l     O .bss	00000004 recorder::StateMachine(bool)::synthReleaseCounter
00000000 l    df *ABS*	00000000 adc.cpp
08008990 l     O .text	00000040 recorder::kADCRegRank
080089d0 l     O .text	00000020 recorder::kPotChannels
00000000 l    df *ABS*	00000000 analog.cpp
00000000 l    df *ABS*	00000000 dac.cpp
00000000 l    df *ABS*	00000000 irq.cpp
20010c00 l     O .bss	00000298 recorder::irq::RAMVectorTable
00000000 l    df *ABS*	00000000 serial.cpp
00000000 l    df *ABS*	00000000 system.cpp
08003cbc l     F .text	00000024 NVIC_SystemReset
08003cfc l     F .text	000000e0 recorder::system::ConfigureClocks()
080044b4 l     F .text	00000014 _GLOBAL__sub_I_TickHandler
20010e9c l     O .bss	00000004 recorder::system::wakeup_flags_
20010ea0 l     O .bss	00000004 recorder::system::ticks_
20010ea4 l     O .bss	00000150 recorder::system::serial_
20010ff4 l     O .bss	00000001 _read::prev_was_cr
20010ff5 l     O .bss	00000001 _write::prev
00000000 l    df *ABS*	00000000 system_stm32h7xx.c
00000000 l    df *ABS*	00000000 stm32h7xx_hal.c
20010ff8 l     O .bss	00000004 uwTick
00000000 l    df *ABS*	00000000 stm32h7xx_hal_pwr.c
00000000 l    df *ABS*	00000000 stm32h7xx_hal_pwr_ex.c
00000000 l    df *ABS*	00000000 stm32h7xx_hal_rcc.c
00000000 l    df *ABS*	00000000 stm32h7xx_hal_rcc_ex.c
08004ed4 l     F .text	000000f4 RCCEx_PLL2_Config
08004fc8 l     F .text	000000f4 RCCEx_PLL3_Config
00000000 l    df *ABS*	00000000 stm32h7xx_ll_adc.c
00000000 l    df *ABS*	00000000 stm32h7xx_ll_dac.c
00000000 l    df *ABS*	00000000 stm32h7xx_ll_dma.c
08008b64 l     O .text	00000008 LL_DMA_STR_OFFSET_TAB
00000000 l    df *ABS*	00000000 stm32h7xx_ll_gpio.c
00000000 l    df *ABS*	00000000 stm32h7xx_ll_rcc.c
00000000 l    df *ABS*	00000000 stm32h7xx_ll_tim.c
00000000 l    df *ABS*	00000000 stm32h7xx_ll_usart.c
08008b7c l     O .text	00000018 USART_PRESCALER_TAB
00000000 l    df *ABS*	00000000 cosf.c
00000000 l    df *ABS*	00000000 math_errf.c
08006884 l     F .text	00000018 with_errnof
0800689c l     F .text	0000001e xflowf
00000000 l    df *ABS*	00000000 sf_exp.c
00000000 l    df *ABS*	00000000 sinf.c
00000000 l    df *ABS*	00000000 wf_fmod.c
00000000 l    df *ABS*	00000000 wf_log10.c
00000000 l    df *ABS*	00000000 ef_fmod.c
08008e20 l     O .text	00000008 Zero
00000000 l    df *ABS*	00000000 ef_log10.c
00000000 l    df *ABS*	00000000 sf_log.c
00000000 l    df *ABS*	00000000 sf_nan.c
00000000 l    df *ABS*	00000000 assert.c
00000000 l    df *ABS*	00000000 clearerr.c
00000000 l    df *ABS*	00000000 errno.c
00000000 l    df *ABS*	00000000 feof.c
00000000 l    df *ABS*	00000000 ferror.c
00000000 l    df *ABS*	00000000 findfp.c
08007104 l     F .text	00000048 std
00000000 l    df *ABS*	00000000 fprintf.c
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 getc.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lock.c
00000000 l    df *ABS*	00000000 memcpy-stub.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
08007450 l     F .text	00000040 sbrk_aligned
00000000 l    df *ABS*	00000000 nano-vfprintf.c
08007578 l     F .text	0000002e __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 rand.c
00000000 l    df *ABS*	00000000 rget.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 time.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 abort.c
00000000 l    df *ABS*	00000000 closer.c
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 gettimeofdayr.c
00000000 l    df *ABS*	00000000 lseekr.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 readr.c
00000000 l    df *ABS*	00000000 refill.c
08008414 l     F .text	00000012 lflush
00000000 l    df *ABS*	00000000 signal.c
00000000 l    df *ABS*	00000000 signalr.c
00000000 l    df *ABS*	00000000 fstatr.c
00000000 l    df *ABS*	00000000 isattyr.c
00000000 l    df *ABS*	00000000 close.c
00000000 l    df *ABS*	00000000 fstat.c
00000000 l    df *ABS*	00000000 getpid.c
00000000 l    df *ABS*	00000000 gettod.c
00000000 l    df *ABS*	00000000 isatty.c
00000000 l    df *ABS*	00000000 kill.c
00000000 l    df *ABS*	00000000 lseek.c
00000000 l    df *ABS*	00000000 sbrk.c
2001100c l     O .bss	00000004 heap_end.0
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 sf_exp2_data.c
00000000 l    df *ABS*	00000000 sincosf_data.c
00000000 l    df *ABS*	00000000 sf_log_data.c
00000000 l    df *ABS*	00000000 impure.c
2000000c l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 crti.o
00000000 l    df *ABS*	00000000 crtn.o
00000000 l    df *ABS*	00000000 reent.c
080044c8  w    F .text	00000002 RTC_Alarm_IRQHandler
080044c8  w    F .text	00000002 HASH_RNG_IRQHandler
080044c8  w    F .text	00000002 EXTI2_IRQHandler
08008b6c g     O .text	00000010 LL_RCC_PrescTable
08004350 g     F .text	00000006 recorder::system::Reset()
080044c8  w    F .text	00000002 TIM8_CC_IRQHandler
080085e8 g     F .text	00000020 _isatty_r
08003c18 g     F .text	00000098 recorder::Serial::InterruptService()
2000041c g     O .bss	00000004 recorder::play_button_
08008628 g     F .text	00000010 _getpid
08007b84 g     F .text	000000dc _puts_r
080044c8  w    F .text	00000002 HRTIM1_Master_IRQHandler
08006c14 g     F .text	00000048 fmodf
08008240 g     F .text	00000024 _lseek_r
080044c8  w    F .text	00000002 DebugMon_Handler
080044c8  w    F .text	00000002 UART8_IRQHandler
080044c8  w    F .text	00000002 SPI4_IRQHandler
0800821c g     F .text	00000024 _gettimeofday_r
08008e28 g     O .text	00000120 .hidden __logf_data
0800381c g     F .text	000000b8 recorder::Dac::Init()
080006ac g     F .text	0000005a .hidden __floatdidf
0800859c g     F .text	00000024 _kill_r
08007b54 g     F .text	00000030 printf
080044c8  w    F .text	00000002 TIM1_CC_IRQHandler
080044c8  w    F .text	00000002 BDMA_Channel6_IRQHandler
08007e1a g     F .text	00000024 __sseek
080071b4 g     F .text	00000070 __sinit
080044c8  w    F .text	00000002 DMA2_Stream5_IRQHandler
08007ea0 g     F .text	000000a4 __swbuf_r
08003de0 g     F .text	00000010 recorder::system::ReloadWatchdog()
080044c8  w    F .text	00000002 HardFault_Handler
080044c8  w    F .text	00000002 HRTIM1_FLT_IRQHandler
080044c8  w    F .text	00000002 JPEG_IRQHandler
20010a54  w    O .bss	00000004 recorder::Analog::instance_
08007158 g     F .text	0000002c __sfmoreglue
080044c8  w    F .text	00000002 DMA1_Stream5_IRQHandler
0800834c g     F .text	0000000c __malloc_unlock
080044c8  w    F .text	00000002 SysTick_Handler
080044c8  w    F .text	00000002 BDMA_Channel1_IRQHandler
080044c8  w    F .text	00000002 HRTIM1_TIMD_IRQHandler
08000b60  w    F .text	00000668 recorder::SynthEngine::RenderOneSample()
080044c8  w    F .text	00000002 TAMP_STAMP_IRQHandler
080090b4 g       *ABS*	00000000 _sidata
080044c8  w    F .text	00000002 PendSV_Handler
080044c8  w    F .text	00000002 NMI_Handler
200106f8 g     O .bss	00000164 recorder::analog_
080044c8  w    F .text	00000002 EXTI3_IRQHandler
08004b60 g     F .text	00000140 HAL_RCC_GetSysClockFreq
080044c8  w    F .text	00000002 LPTIM4_IRQHandler
08007020 g     F .text	0000000c __errno
080068c8 g     F .text	0000000c .hidden __math_may_uflowf
2001085c g     O .bss	0000012c recorder::monitor_
080044c8  w    F .text	00000002 TIM8_TRG_COM_TIM14_IRQHandler
080044c8  w    F .text	00000002 LPTIM2_IRQHandler
080044c8  w    F .text	00000002 DFSDM1_FLT1_IRQHandler
080041e8 g     F .text	0000002c recorder::system::Delay_ms(unsigned long)
08006e9c g     F .text	000000c8 logf
080085c4 g     F .text	00000024 _fstat_r
08003df0 g     F .text	000003f8 recorder::system::Init()
20011008 g     O .bss	00000004 errno
080090a4 g       .text	00000000 _etext
080044c8  w    F .text	00000002 DMAMUX2_OVR_IRQHandler
20000400 g       .bss	00000000 _sbss
08003150 g     F .text	000000b4 recorder::Adc::Stop()
080045a0 g     F .text	0000000c HAL_GetREVID
080044c8  w    F .text	00000002 TIM8_UP_TIM13_IRQHandler
080044c8  w    F .text	00000002 I2C3_ER_IRQHandler
080044c8  w    F .text	00000002 DFSDM1_FLT2_IRQHandler
08004358 g     F .text	0000008c fgets
080062bc g     F .text	000001e8 LL_RCC_GetUSARTClockFreq
08002b50 g     F .text	000000d8 recorder::Adc::InitAudioSequence()
080044c8  w    F .text	00000002 MDMA_IRQHandler
08008b98 g     O .text	00000148 .hidden __exp2f_data
080044c8  w    F .text	00000002 LPTIM3_IRQHandler
0800734c g     F .text	00000088 getc
200106cc g     O .bss	00000028 recorder::io_
08007422 g     F .text	0000001c memcpy
0800714c g     F .text	0000000c _cleanup_r
080044c8  w    F .text	00000002 HSEM1_IRQHandler
08000634 g     F .text	00000022 .hidden __floatsidf
08001c2c g     F .text	000003cc recorder::StateMachine(bool)
080044c8  w    F .text	00000002 EXTI0_IRQHandler
080044c8  w    F .text	00000002 I2C2_EV_IRQHandler
08007c60 g     F .text	00000010 puts
080044c8  w    F .text	00000002 DMA1_Stream2_IRQHandler
080044c8  w    F .text	00000002 FPU_IRQHandler
20000000 g     O .data	00000004 SystemCoreClock
0800702c g     F .text	0000006c feof
080044c8  w    F .text	00000002 OTG_HS_WKUP_IRQHandler
080044c8  w    F .text	00000002 FDCAN1_IT1_IRQHandler
08008330 g     F .text	00000010 malloc
0800853c g     F .text	00000050 _raise_r
08008618 g     F .text	00000010 _fstat
08006f70 g     F .text	0000003c __assert_func
080044c8  w    F .text	00000002 UsageFault_Handler
08002d38 g     F .text	000003ac recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))
08003770 g     F .text	000000ac recorder::Dac::InitDMA()
080044c8  w    F .text	00000002 LTDC_ER_IRQHandler
080044c8  w    F .text	00000002 DMA2_Stream2_IRQHandler
080085c0 g     F .text	00000004 _getpid_r
20000400 g       .bss	00000000 __bss_start__
080044c8  w    F .text	00000002 HRTIM1_TIME_IRQHandler
200106f4 g     O .bss	00000001 recorder::state_
08000614 g     F .text	0000001e .hidden __aeabi_ui2d
08005bd0 g     F .text	00000072 LL_DAC_Init
20000000 g       .data	00000000 _sdata
080044c8  w    F .text	00000002 SPI1_IRQHandler
080038d4 g     F .text	00000058 recorder::irq::Init()
08000390 g     F .text	00000000 .hidden __aeabi_drsub
08007da0 g     F .text	00000020 _sbrk_r
08006904 g     F .text	0000001e .hidden __math_invalidf
080044c8  w    F .text	00000002 TIM6_DAC_IRQHandler
080083f0 g     F .text	00000024 _read_r
080044c8  w    F .text	00000002 DCMI_IRQHandler
08003b60 g     F .text	00000022 recorder::Serial::GetByteBlocking()
080081f8 g     F .text	00000024 fflush
080044c8  w    F .text	00000002 HRTIM1_TIMC_IRQHandler
20000004 g     O .data	00000004 SystemD2Clock
08000658 g     F .text	00000042 .hidden __extendsfdf2
08004220 g     F .text	00000120 recorder::system::Standby()
20010a50  w    O .bss	00000004 recorder::Analog::callback_
0800039c g     F .text	00000276 .hidden __adddf3
08003b84 g     F .text	00000058 recorder::Serial::Write(unsigned char, bool)
080044c8  w    F .text	00000002 DMA2_Stream3_IRQHandler
080065ac g     F .text	00000118 LL_USART_Init
08008648 g     F .text	00000010 _isatty
20010ffe g     O .bss	00000001 __lock___sinit_recursive_mutex
08008fe4 g     O .text	00000004 _global_impure_ptr
08008b54 g     O .text	00000010 D1CorePrescTable
080073d4 g     F .text	00000048 __libc_init_array
080044c8  w    F .text	00000002 SAI2_IRQHandler
08008044 g     F .text	0000000e abort
08000614 g     F .text	0000001e .hidden __floatunsidf
08002c28 g     F .text	00000110 recorder::Adc::InitPotSequence()
08008678 g     F .text	0000001c _sbrk
080044c8  w    F .text	00000002 DFSDM1_FLT3_IRQHandler
080044c8  w    F .text	00000002 USART6_IRQHandler
0800908c g     F .text	00000000 _init
08008d40 g     O .text	000000e0 .hidden __sincosf_table
080066c8 g     F .text	000001bc cosf
08006ddc g     F .text	000000c0 __ieee754_log10f
080044c8  w    F .text	00000002 TIM17_IRQHandler
080044c8  w    F .text	00000002 USART3_IRQHandler
080044c8  w    F .text	00000002 CRYP_IRQHandler
080044c8  w    F .text	00000002 BDMA_Channel7_IRQHandler
20011010 g       .bss	00000000 _ebss
080044cc g     F .text	00000044 Reset_Handler
080044c8  w    F .text	00000002 LPTIM5_IRQHandler
080044c8  w    F .text	00000002 UART5_IRQHandler
20010ffc g     O .bss	00000001 __lock___malloc_recursive_mutex
080044c8  w    F .text	00000002 ADC3_IRQHandler
080044c8  w    F .text	00000002 DMA2_Stream0_IRQHandler
080027b8 g     F .text	0000038c recorder::Adc::DMAService()
080064a4 g     F .text	00000108 LL_TIM_Init
08003204  w    F .text	00000328 recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)
080072b0 g     F .text	00000024 fprintf
080044c8  w    F .text	00000002 TIM4_IRQHandler
0800039c g     F .text	00000276 .hidden __aeabi_dadd
080039a4 g     F .text	00000060 recorder::irq::SetPriority(IRQn_Type, unsigned long)
080044c8  w    F .text	00000002 BDMA_Channel2_IRQHandler
080045ac g     F .text	00000010 HAL_DBGMCU_DisableDBGSleepMode
0800069c g     F .text	0000006a .hidden __aeabi_ul2d
0800879c g     O .text	000000f0 recorder::FormantFilter::vowelData
08008f84 g     O .text	00000020 __sf_fake_stderr
080044c8  w    F .text	00000002 QUADSPI_IRQHandler
080045bc g     F .text	00000010 HAL_DBGMCU_DisableDBGStopMode
20011010 g       .bss	00000000 end
080044c8  w    F .text	00000002 I2C1_EV_IRQHandler
08003a04 g     F .text	00000150 recorder::Serial::Init(unsigned long)
08007420 g     F .text	00000002 __retarget_lock_release_recursive
080044c8  w    F .text	00000002 DMA1_Stream6_IRQHandler
08005df4 g     F .text	00000016 LL_GPIO_StructInit
08006c5c g     F .text	00000060 log10f
20010e98  w    O .bss	00000004 recorder::Serial::instance_
080068bc g     F .text	0000000c .hidden __math_uflowf
08005e0c g     F .text	00000188 LL_RCC_GetPLL1ClockFreq
080044c8  w    F .text	00000002 DMAMUX1_OVR_IRQHandler
080044c8  w    F .text	00000002 DMA1_Stream1_IRQHandler
080044c8  w    F .text	00000002 TIM16_IRQHandler
080075a6 g     F .text	00000024 __sfputs_r
080044c8  w    F .text	00000002 UART4_IRQHandler
08007184 g     F .text	0000000c __sfp_lock_acquire
080002f0 g     F .text	00000000 memchr
20011010 g       .bss	00000000 __bss_end__
080044c8  w    F .text	00000002 BDMA_Channel5_IRQHandler
08008358 g     F .text	00000098 _free_r
080044c8  w    F .text	00000002 TIM3_IRQHandler
080044c8  w    F .text	00000002 RCC_IRQHandler
080044c8  w    F .text	00000002 TIM8_BRK_TIM12_IRQHandler
080044c8  w    F .text	00000002 TIM1_TRG_COM_IRQHandler
08007d48 g     F .text	00000058 __srget_r
08000398 g     F .text	0000027a .hidden __aeabi_dsub
080044c8 g     F .text	00000002 Default_Handler
080044c8  w    F .text	00000002 ECC_IRQHandler
08007098 g     F .text	0000006c ferror
0800069c g     F .text	0000006a .hidden __floatundidf
08007ccc g     F .text	0000007c rand
08008668 g     F .text	00000010 _lseek
080044c8  w    F .text	00000002 CEC_IRQHandler
080044c8  w    F .text	00000002 EXTI15_10_IRQHandler
08003b54 g     F .text	0000000c recorder::Serial::BytesAvailable()
080044c8  w    F .text	00000002 BDMA_Channel0_IRQHandler
080044c8  w    F .text	00000002 ADC_IRQHandler
08003970 g     F .text	00000034 recorder::irq::Enable(IRQn_Type)
08004ca0 g     F .text	00000234 HAL_RCC_ClockConfig
08007e46 g     F .text	00000026 strncpy
080044c8  w    F .text	00000002 DMA1_Stream7_IRQHandler
080044c8  w    F .text	00000002 HRTIM1_TIMA_IRQHandler
08003670 g     F .text	00000014 recorder::Analog::StartTimer()
08005f94 g     F .text	00000188 LL_RCC_GetPLL2ClockFreq
080044c8  w    F .text	00000002 SPI5_IRQHandler
0800392c g     F .text	00000044 recorder::irq::RegisterHandler(IRQn_Type, void (*)())
080044c8  w    F .text	00000002 TIM7_IRQHandler
080044c8  w    F .text	00000002 SDMMC1_IRQHandler
08008054 g     F .text	00000020 _close_r
08000634 g     F .text	00000022 .hidden __aeabi_i2d
38000030  w    O .dma	00000018 recorder::Dac::dma_buffer_
080044c8  w    F .text	00000002 TIM5_IRQHandler
080044c8  w    F .text	00000002 DMA2_Stream7_IRQHandler
080044c8  w    F .text	00000002 TIM15_IRQHandler
080044c8  w    F .text	00000002 PVD_AVD_IRQHandler
080044c8  w    F .text	00000002 I2C3_EV_IRQHandler
08007f68 g     F .text	000000dc __swsetup_r
080044c8  w    F .text	00000002 EXTI9_5_IRQHandler
08007224 g     F .text	0000008c __sfp
080044c8  w    F .text	00000002 RTC_WKUP_IRQHandler
08000708  w    F .text	00000458 recorder::SynthEngine::Init()
080071a8 g     F .text	0000000c __sinit_lock_release
080044c8  w    F .text	00000002 LTDC_IRQHandler
20000424 g     O .bss	00000004 recorder::idle_timeout_
08007dc0 g     F .text	00000022 __sread
080044c8  w    F .text	00000002 SAI3_IRQHandler
080044c8  w    F .text	00000002 ETH_WKUP_IRQHandler
08004594  w    F .text	0000000c HAL_GetTick
080044c8  w    F .text	00000002 SPDIF_RX_IRQHandler
08008340 g     F .text	0000000c __malloc_lock
08006cbc g     F .text	00000120 __ieee754_fmodf
0800611c g     F .text	000001a0 LL_RCC_GetPLL3ClockFreq
08008180 g     F .text	00000078 _fflush_r
080044c8  w    F .text	00000002 SPI2_IRQHandler
08008fa4 g     O .text	00000020 __sf_fake_stdin
0800741e g     F .text	00000002 __retarget_lock_acquire_recursive
080044c8  w    F .text	00000002 OTG_HS_EP1_IN_IRQHandler
0800743e g     F .text	00000010 memset
080044c8  w    F .text	00000002 MemManage_Handler
08001ff8 g     F .text	0000070c main
20000420 g     O .bss	00000004 recorder::tune_button_
080044c8  w    F .text	00000002 DMA1_Stream0_IRQHandler
0800741c g     F .text	00000002 __retarget_lock_init_recursive
08007c70 g     F .text	0000005c srand
08006fac g     F .text	00000074 clearerr
080044c8  w    F .text	00000002 SVC_Handler
08007e3e g     F .text	00000008 __sclose
080044c8  w    F .text	00000002 CRS_IRQHandler
080090b0 g       .init_array	00000000 __init_array_end
08007490 g     F .text	000000e8 _malloc_r
08007e6c g     F .text	00000034 time
080006ac g     F .text	0000005a .hidden __aeabi_l2d
080072d4 g     F .text	0000003a _fwalk
080044c8  w    F .text	00000002 EXTI4_IRQHandler
08003bdc g     F .text	0000003c recorder::Serial::FlushTx(bool)
08004510 g     F .text	00000084 SystemInit
080044c8  w    F .text	00000002 HRTIM1_TIMB_IRQHandler
08009098 g     F .text	00000000 _fini
08007b54 g     F .text	00000030 iprintf
08003710 g     F .text	00000060 recorder::Dac::Stop()
08003698 g     F .text	00000078 recorder::Dac::Start()
080044c8  w    F .text	00000002 FDCAN2_IT1_IRQHandler
08007f44 g     F .text	00000024 _write_r
080045dc g     F .text	0000001c HAL_PWR_EnterSLEEPMode
08003ddc g     F .text	00000004 HAL_InitTick
080044c8  w    F .text	00000002 ETH_IRQHandler
08006f64 g     F .text	0000000c nanf
0800782c g     F .text	000000da _printf_common
20000008 g     O .data	00000004 _impure_ptr
080044c8  w    F .text	00000002 TIM1_UP_IRQHandler
08002b44 g     F .text	0000000c recorder::Adc::DMAHandler()
08008074 g     F .text	0000010c __sflush_r
080044c8  w    F .text	00000002 BDMA_Channel4_IRQHandler
080044c8  w    F .text	00000002 OTG_HS_EP1_OUT_IRQHandler
20010a4c  w    O .bss	00000004 recorder::Adc::instance_
080090a4 g       .ARM.attributes	00000000 __preinit_array_end
08008428 g     F .text	00000114 __srefill_r
0800877c  w    O .text	00000020 recorder::SynthEngine::kDiatonicRatios
080044c8  w    F .text	00000002 WWDG_IRQHandler
080044c8  w    F .text	00000002 SPI6_IRQHandler
20010988 g     O .bss	000000c0 recorder::switches_
080044c8  w    F .text	00000002 I2C4_EV_IRQHandler
080044c8  w    F .text	00000002 MDIOS_IRQHandler
080044c8  w    F .text	00000002 FDCAN2_IT0_IRQHandler
08005b38 g     F .text	00000038 LL_ADC_Init
080044c8  w    F .text	00000002 LPUART1_IRQHandler
080044c8  w    F .text	00000002 FDCAN1_IT0_IRQHandler
080044c8  w    F .text	00000002 TIM2_IRQHandler
08006a08 g     F .text	0000020c sinf
080030e4 g     F .text	0000006c recorder::Adc::Start()
080044c8  w    F .text	00000002 OTG_FS_WKUP_IRQHandler
080044c8  w    F .text	00000002 OTG_HS_IRQHandler
080044c8  w    F .text	00000002 DMA2D_IRQHandler
080044c8  w    F .text	00000002 TIM1_BRK_IRQHandler
08008264 g     F .text	0000004a __swhatbuf_r
20020000 g       *ABS*	00000000 _estack
080044c8  w    F .text	00000002 EXTI1_IRQHandler
080044c8  w    F .text	00000002 SDMMC2_IRQHandler
08005ce8 g     F .text	0000010a LL_GPIO_Init
0800444c g     F .text	00000068 _write
2000006c g       .data	00000000 _edata
080044c8  w    F .text	00000002 OTG_FS_EP1_OUT_IRQHandler
080011c8 g     F .text	00000a62 recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)
20000428 g     O .bss	000102a4 recorder::synth_engine_
080044c8  w    F .text	00000002 BDMA_Channel3_IRQHandler
0800352c g     F .text	00000144 recorder::Analog::Init(std::array<float [3], 1u> const (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))
0800888c  w    O .text	00000104 recorder::Adc::PotFilter::kPotCorrection
080068e0 g     F .text	00000024 .hidden __math_divzerof
080044c8  w    F .text	00000002 UART7_IRQHandler
08005c44 g     F .text	000000a4 LL_DMA_Init
080044c8  w    F .text	00000002 MDIOS_WKUP_IRQHandler
080044c8  w    F .text	00000002 USART2_IRQHandler
08007de2 g     F .text	00000038 __swrite
08004644  w    F .text	0000051c HAL_RCC_OscConfig
080044c8  w    F .text	00000002 DFSDM1_FLT0_IRQHandler
080044c8  w    F .text	00000002 SAI4_IRQHandler
080072b0 g     F .text	00000024 fiprintf
080075cc g     F .text	00000260 _vfiprintf_r
08000000 g     O .isr_vector	00000298 g_pfnVectors
0800730e g     F .text	0000003e _fwalk_reent
080050bc g     F .text	00000a7c HAL_RCCEx_PeriphCLKConfig
08008658 g     F .text	00000010 _kill
08003cb0 g     F .text	0000000c recorder::Serial::InterruptHandler()
080044c8  w    F .text	00000002 I2C2_ER_IRQHandler
08007190 g     F .text	0000000c __sfp_lock_release
08008fc4 g     O .text	00000020 __sf_fake_stdout
08008638 g     F .text	00000010 _gettimeofday
080044c8  w    F .text	00000002 DMA2_Stream1_IRQHandler
08003ce0 g     F .text	0000001c TickHandler
38000000  w    O .dma	00000030 recorder::Adc::dma_buffer_
080043e4 g     F .text	00000068 _read
080090a4 g       .init_array	00000000 __init_array_start
080044c8  w    F .text	00000002 FLASH_IRQHandler
08008694 g     F .text	00000002 _exit
08006924 g     F .text	000000e4 expf
08004214 g     F .text	0000000c recorder::system::SerialFlushTx(bool)
080044c8  w    F .text	00000002 DMA2_Stream4_IRQHandler
080044c8  w    F .text	00000002 BusFault_Handler
080044c8  w    F .text	00000002 USART1_IRQHandler
080082b0 g     F .text	00000080 __smakebuf_r
080002a0 g       .text	00000000 _stext
080068d4 g     F .text	0000000c .hidden __math_oflowf
080002e0 g     F .text	00000010 strlen
080044c8  w    F .text	00000002 OTG_FS_IRQHandler
08007908 g     F .text	0000024c _printf_i
080044c8  w    F .text	00000002 SPI3_IRQHandler
080044c8  w    F .text	00000002 WAKEUP_PIN_IRQHandler
080044c8  w    F .text	00000002 DMA1_Stream4_IRQHandler
20011004 g     O .bss	00000004 __malloc_sbrk_start
080044c8  w    F .text	00000002 OTG_FS_EP1_IN_IRQHandler
080044c8  w    F .text	00000002 I2C1_ER_IRQHandler
080045cc g     F .text	00000010 HAL_DBGMCU_DisableDBGStandbyMode
080044c8  w    F .text	00000002 FMC_IRQHandler
08000658 g     F .text	00000042 .hidden __aeabi_f2d
08008ce0 g     O .text	00000060 .hidden __inv_pio4
080044c8  w    F .text	00000002 FDCAN_CAL_IRQHandler
20011000 g     O .bss	00000004 __malloc_free_list
080044c8  w    F .text	00000002 SWPMI1_IRQHandler
080044c8  w    F .text	00000002 COMP1_IRQHandler
080044c8  w    F .text	00000002 LPTIM1_IRQHandler
08004340 g     F .text	00000010 recorder::system::WakeupWasPlayButton()
08000398 g     F .text	0000027a .hidden __subdf3
080075cc g     F .text	00000260 _vfprintf_r
080090a4 g       .ARM.attributes	00000000 __preinit_array_start
080044c8  w    F .text	00000002 I2C4_ER_IRQHandler
080045f8 g     F .text	0000004c HAL_PWREx_ConfigSupply
080044c8  w    F .text	00000002 DMA2_Stream6_IRQHandler
08003684 g     F .text	00000014 recorder::Dac::DMAHandler()
08005b70 g     F .text	00000060 LL_ADC_REG_Init
080044c8  w    F .text	00000002 SAI1_IRQHandler
080044c8  w    F .text	00000002 DMA1_Stream3_IRQHandler
20010ffd g     O .bss	00000001 __lock___sfp_recursive_mutex
08008608 g     F .text	00000010 _close
0800858c g     F .text	00000010 raise
0800719c g     F .text	0000000c __sinit_lock_acquire



Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	20000400 	.word	0x20000400
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080090a4 	.word	0x080090a4

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	20000404 	.word	0x20000404
 80002dc:	080090a4 	.word	0x080090a4

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <memchr>:
 80002f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002f4:	2a10      	cmp	r2, #16
 80002f6:	db2b      	blt.n	8000350 <memchr+0x60>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	d008      	beq.n	8000310 <memchr+0x20>
 80002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000302:	3a01      	subs	r2, #1
 8000304:	428b      	cmp	r3, r1
 8000306:	d02d      	beq.n	8000364 <memchr+0x74>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	b342      	cbz	r2, 8000360 <memchr+0x70>
 800030e:	d1f6      	bne.n	80002fe <memchr+0xe>
 8000310:	b4f0      	push	{r4, r5, r6, r7}
 8000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800031a:	f022 0407 	bic.w	r4, r2, #7
 800031e:	f07f 0700 	mvns.w	r7, #0
 8000322:	2300      	movs	r3, #0
 8000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000328:	3c08      	subs	r4, #8
 800032a:	ea85 0501 	eor.w	r5, r5, r1
 800032e:	ea86 0601 	eor.w	r6, r6, r1
 8000332:	fa85 f547 	uadd8	r5, r5, r7
 8000336:	faa3 f587 	sel	r5, r3, r7
 800033a:	fa86 f647 	uadd8	r6, r6, r7
 800033e:	faa5 f687 	sel	r6, r5, r7
 8000342:	b98e      	cbnz	r6, 8000368 <memchr+0x78>
 8000344:	d1ee      	bne.n	8000324 <memchr+0x34>
 8000346:	bcf0      	pop	{r4, r5, r6, r7}
 8000348:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800034c:	f002 0207 	and.w	r2, r2, #7
 8000350:	b132      	cbz	r2, 8000360 <memchr+0x70>
 8000352:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000356:	3a01      	subs	r2, #1
 8000358:	ea83 0301 	eor.w	r3, r3, r1
 800035c:	b113      	cbz	r3, 8000364 <memchr+0x74>
 800035e:	d1f8      	bne.n	8000352 <memchr+0x62>
 8000360:	2000      	movs	r0, #0
 8000362:	4770      	bx	lr
 8000364:	3801      	subs	r0, #1
 8000366:	4770      	bx	lr
 8000368:	2d00      	cmp	r5, #0
 800036a:	bf06      	itte	eq
 800036c:	4635      	moveq	r5, r6
 800036e:	3803      	subeq	r0, #3
 8000370:	3807      	subne	r0, #7
 8000372:	f015 0f01 	tst.w	r5, #1
 8000376:	d107      	bne.n	8000388 <memchr+0x98>
 8000378:	3001      	adds	r0, #1
 800037a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800037e:	bf02      	ittt	eq
 8000380:	3001      	addeq	r0, #1
 8000382:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000386:	3001      	addeq	r0, #1
 8000388:	bcf0      	pop	{r4, r5, r6, r7}
 800038a:	3801      	subs	r0, #1
 800038c:	4770      	bx	lr
 800038e:	bf00      	nop

08000390 <__aeabi_drsub>:
 8000390:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000394:	e002      	b.n	800039c <__adddf3>
 8000396:	bf00      	nop

08000398 <__aeabi_dsub>:
 8000398:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800039c <__adddf3>:
 800039c:	b530      	push	{r4, r5, lr}
 800039e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003a6:	ea94 0f05 	teq	r4, r5
 80003aa:	bf08      	it	eq
 80003ac:	ea90 0f02 	teqeq	r0, r2
 80003b0:	bf1f      	itttt	ne
 80003b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003c2:	f000 80e2 	beq.w	800058a <__adddf3+0x1ee>
 80003c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ce:	bfb8      	it	lt
 80003d0:	426d      	neglt	r5, r5
 80003d2:	dd0c      	ble.n	80003ee <__adddf3+0x52>
 80003d4:	442c      	add	r4, r5
 80003d6:	ea80 0202 	eor.w	r2, r0, r2
 80003da:	ea81 0303 	eor.w	r3, r1, r3
 80003de:	ea82 0000 	eor.w	r0, r2, r0
 80003e2:	ea83 0101 	eor.w	r1, r3, r1
 80003e6:	ea80 0202 	eor.w	r2, r0, r2
 80003ea:	ea81 0303 	eor.w	r3, r1, r3
 80003ee:	2d36      	cmp	r5, #54	; 0x36
 80003f0:	bf88      	it	hi
 80003f2:	bd30      	pophi	{r4, r5, pc}
 80003f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000400:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000404:	d002      	beq.n	800040c <__adddf3+0x70>
 8000406:	4240      	negs	r0, r0
 8000408:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800040c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000410:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000414:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000418:	d002      	beq.n	8000420 <__adddf3+0x84>
 800041a:	4252      	negs	r2, r2
 800041c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000420:	ea94 0f05 	teq	r4, r5
 8000424:	f000 80a7 	beq.w	8000576 <__adddf3+0x1da>
 8000428:	f1a4 0401 	sub.w	r4, r4, #1
 800042c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000430:	db0d      	blt.n	800044e <__adddf3+0xb2>
 8000432:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000436:	fa22 f205 	lsr.w	r2, r2, r5
 800043a:	1880      	adds	r0, r0, r2
 800043c:	f141 0100 	adc.w	r1, r1, #0
 8000440:	fa03 f20e 	lsl.w	r2, r3, lr
 8000444:	1880      	adds	r0, r0, r2
 8000446:	fa43 f305 	asr.w	r3, r3, r5
 800044a:	4159      	adcs	r1, r3
 800044c:	e00e      	b.n	800046c <__adddf3+0xd0>
 800044e:	f1a5 0520 	sub.w	r5, r5, #32
 8000452:	f10e 0e20 	add.w	lr, lr, #32
 8000456:	2a01      	cmp	r2, #1
 8000458:	fa03 fc0e 	lsl.w	ip, r3, lr
 800045c:	bf28      	it	cs
 800045e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000462:	fa43 f305 	asr.w	r3, r3, r5
 8000466:	18c0      	adds	r0, r0, r3
 8000468:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800046c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000470:	d507      	bpl.n	8000482 <__adddf3+0xe6>
 8000472:	f04f 0e00 	mov.w	lr, #0
 8000476:	f1dc 0c00 	rsbs	ip, ip, #0
 800047a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800047e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000482:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000486:	d31b      	bcc.n	80004c0 <__adddf3+0x124>
 8000488:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800048c:	d30c      	bcc.n	80004a8 <__adddf3+0x10c>
 800048e:	0849      	lsrs	r1, r1, #1
 8000490:	ea5f 0030 	movs.w	r0, r0, rrx
 8000494:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000498:	f104 0401 	add.w	r4, r4, #1
 800049c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80004a4:	f080 809a 	bcs.w	80005dc <__adddf3+0x240>
 80004a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80004ac:	bf08      	it	eq
 80004ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004b2:	f150 0000 	adcs.w	r0, r0, #0
 80004b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004ba:	ea41 0105 	orr.w	r1, r1, r5
 80004be:	bd30      	pop	{r4, r5, pc}
 80004c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004c4:	4140      	adcs	r0, r0
 80004c6:	eb41 0101 	adc.w	r1, r1, r1
 80004ca:	3c01      	subs	r4, #1
 80004cc:	bf28      	it	cs
 80004ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80004d2:	d2e9      	bcs.n	80004a8 <__adddf3+0x10c>
 80004d4:	f091 0f00 	teq	r1, #0
 80004d8:	bf04      	itt	eq
 80004da:	4601      	moveq	r1, r0
 80004dc:	2000      	moveq	r0, #0
 80004de:	fab1 f381 	clz	r3, r1
 80004e2:	bf08      	it	eq
 80004e4:	3320      	addeq	r3, #32
 80004e6:	f1a3 030b 	sub.w	r3, r3, #11
 80004ea:	f1b3 0220 	subs.w	r2, r3, #32
 80004ee:	da0c      	bge.n	800050a <__adddf3+0x16e>
 80004f0:	320c      	adds	r2, #12
 80004f2:	dd08      	ble.n	8000506 <__adddf3+0x16a>
 80004f4:	f102 0c14 	add.w	ip, r2, #20
 80004f8:	f1c2 020c 	rsb	r2, r2, #12
 80004fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000500:	fa21 f102 	lsr.w	r1, r1, r2
 8000504:	e00c      	b.n	8000520 <__adddf3+0x184>
 8000506:	f102 0214 	add.w	r2, r2, #20
 800050a:	bfd8      	it	le
 800050c:	f1c2 0c20 	rsble	ip, r2, #32
 8000510:	fa01 f102 	lsl.w	r1, r1, r2
 8000514:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000518:	bfdc      	itt	le
 800051a:	ea41 010c 	orrle.w	r1, r1, ip
 800051e:	4090      	lslle	r0, r2
 8000520:	1ae4      	subs	r4, r4, r3
 8000522:	bfa2      	ittt	ge
 8000524:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000528:	4329      	orrge	r1, r5
 800052a:	bd30      	popge	{r4, r5, pc}
 800052c:	ea6f 0404 	mvn.w	r4, r4
 8000530:	3c1f      	subs	r4, #31
 8000532:	da1c      	bge.n	800056e <__adddf3+0x1d2>
 8000534:	340c      	adds	r4, #12
 8000536:	dc0e      	bgt.n	8000556 <__adddf3+0x1ba>
 8000538:	f104 0414 	add.w	r4, r4, #20
 800053c:	f1c4 0220 	rsb	r2, r4, #32
 8000540:	fa20 f004 	lsr.w	r0, r0, r4
 8000544:	fa01 f302 	lsl.w	r3, r1, r2
 8000548:	ea40 0003 	orr.w	r0, r0, r3
 800054c:	fa21 f304 	lsr.w	r3, r1, r4
 8000550:	ea45 0103 	orr.w	r1, r5, r3
 8000554:	bd30      	pop	{r4, r5, pc}
 8000556:	f1c4 040c 	rsb	r4, r4, #12
 800055a:	f1c4 0220 	rsb	r2, r4, #32
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 f304 	lsl.w	r3, r1, r4
 8000566:	ea40 0003 	orr.w	r0, r0, r3
 800056a:	4629      	mov	r1, r5
 800056c:	bd30      	pop	{r4, r5, pc}
 800056e:	fa21 f004 	lsr.w	r0, r1, r4
 8000572:	4629      	mov	r1, r5
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f094 0f00 	teq	r4, #0
 800057a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800057e:	bf06      	itte	eq
 8000580:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000584:	3401      	addeq	r4, #1
 8000586:	3d01      	subne	r5, #1
 8000588:	e74e      	b.n	8000428 <__adddf3+0x8c>
 800058a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800058e:	bf18      	it	ne
 8000590:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000594:	d029      	beq.n	80005ea <__adddf3+0x24e>
 8000596:	ea94 0f05 	teq	r4, r5
 800059a:	bf08      	it	eq
 800059c:	ea90 0f02 	teqeq	r0, r2
 80005a0:	d005      	beq.n	80005ae <__adddf3+0x212>
 80005a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005a6:	bf04      	itt	eq
 80005a8:	4619      	moveq	r1, r3
 80005aa:	4610      	moveq	r0, r2
 80005ac:	bd30      	pop	{r4, r5, pc}
 80005ae:	ea91 0f03 	teq	r1, r3
 80005b2:	bf1e      	ittt	ne
 80005b4:	2100      	movne	r1, #0
 80005b6:	2000      	movne	r0, #0
 80005b8:	bd30      	popne	{r4, r5, pc}
 80005ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005be:	d105      	bne.n	80005cc <__adddf3+0x230>
 80005c0:	0040      	lsls	r0, r0, #1
 80005c2:	4149      	adcs	r1, r1
 80005c4:	bf28      	it	cs
 80005c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80005ca:	bd30      	pop	{r4, r5, pc}
 80005cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80005d0:	bf3c      	itt	cc
 80005d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80005d6:	bd30      	popcc	{r4, r5, pc}
 80005d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80005e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80005e4:	f04f 0000 	mov.w	r0, #0
 80005e8:	bd30      	pop	{r4, r5, pc}
 80005ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ee:	bf1a      	itte	ne
 80005f0:	4619      	movne	r1, r3
 80005f2:	4610      	movne	r0, r2
 80005f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005f8:	bf1c      	itt	ne
 80005fa:	460b      	movne	r3, r1
 80005fc:	4602      	movne	r2, r0
 80005fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000602:	bf06      	itte	eq
 8000604:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000608:	ea91 0f03 	teqeq	r1, r3
 800060c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000610:	bd30      	pop	{r4, r5, pc}
 8000612:	bf00      	nop

08000614 <__aeabi_ui2d>:
 8000614:	f090 0f00 	teq	r0, #0
 8000618:	bf04      	itt	eq
 800061a:	2100      	moveq	r1, #0
 800061c:	4770      	bxeq	lr
 800061e:	b530      	push	{r4, r5, lr}
 8000620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000628:	f04f 0500 	mov.w	r5, #0
 800062c:	f04f 0100 	mov.w	r1, #0
 8000630:	e750      	b.n	80004d4 <__adddf3+0x138>
 8000632:	bf00      	nop

08000634 <__aeabi_i2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000648:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800064c:	bf48      	it	mi
 800064e:	4240      	negmi	r0, r0
 8000650:	f04f 0100 	mov.w	r1, #0
 8000654:	e73e      	b.n	80004d4 <__adddf3+0x138>
 8000656:	bf00      	nop

08000658 <__aeabi_f2d>:
 8000658:	0042      	lsls	r2, r0, #1
 800065a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800065e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000662:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000666:	bf1f      	itttt	ne
 8000668:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800066c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000670:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000674:	4770      	bxne	lr
 8000676:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800067a:	bf08      	it	eq
 800067c:	4770      	bxeq	lr
 800067e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000682:	bf04      	itt	eq
 8000684:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000688:	4770      	bxeq	lr
 800068a:	b530      	push	{r4, r5, lr}
 800068c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000690:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000694:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000698:	e71c      	b.n	80004d4 <__adddf3+0x138>
 800069a:	bf00      	nop

0800069c <__aeabi_ul2d>:
 800069c:	ea50 0201 	orrs.w	r2, r0, r1
 80006a0:	bf08      	it	eq
 80006a2:	4770      	bxeq	lr
 80006a4:	b530      	push	{r4, r5, lr}
 80006a6:	f04f 0500 	mov.w	r5, #0
 80006aa:	e00a      	b.n	80006c2 <__aeabi_l2d+0x16>

080006ac <__aeabi_l2d>:
 80006ac:	ea50 0201 	orrs.w	r2, r0, r1
 80006b0:	bf08      	it	eq
 80006b2:	4770      	bxeq	lr
 80006b4:	b530      	push	{r4, r5, lr}
 80006b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80006ba:	d502      	bpl.n	80006c2 <__aeabi_l2d+0x16>
 80006bc:	4240      	negs	r0, r0
 80006be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ce:	f43f aed8 	beq.w	8000482 <__adddf3+0xe6>
 80006d2:	f04f 0203 	mov.w	r2, #3
 80006d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006da:	bf18      	it	ne
 80006dc:	3203      	addne	r2, #3
 80006de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006e2:	bf18      	it	ne
 80006e4:	3203      	addne	r2, #3
 80006e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80006ea:	f1c2 0320 	rsb	r3, r2, #32
 80006ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80006f2:	fa20 f002 	lsr.w	r0, r0, r2
 80006f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80006fa:	ea40 000e 	orr.w	r0, r0, lr
 80006fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000702:	4414      	add	r4, r2
 8000704:	e6bd      	b.n	8000482 <__adddf3+0xe6>
 8000706:	bf00      	nop

08000708 <recorder::SynthEngine::Init()>:
              freq_wobbliness_(0.0f),
              previous_formant_pot_val_(0.0f) // track the last pot value
        {
        }

        void Init()
 8000708:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800070c:	4604      	mov	r4, r0
        {
            // Seed random generator once at initialization
            std::srand(static_cast<unsigned>(std::time(nullptr)));
 800070e:	2000      	movs	r0, #0

            // Initial parameters
            is_note_on_ = false;
            phase_ = 0.0f;
 8000710:	2500      	movs	r5, #0
    void Init(float threshold_dB, float ratio, float softness,
        float attack_ms, float decay_ms, float hold_ms, float sample_rate)
    {
        pregain_ = std::pow(10.0, -threshold_dB / 20);
        ratio_ = 1 / ratio - 1;
        softness_ = softness;
 8000712:	f04f 577e 	mov.w	r7, #1065353216	; 0x3f800000
            is_note_on_ = false;
 8000716:	4680      	mov	r8, r0
            std::srand(static_cast<unsigned>(std::time(nullptr)));
 8000718:	f007 fba8 	bl	8007e6c <time>
 800071c:	f007 faa8 	bl	8007c70 <srand>
            currentFrequency_ = 130.81f; // Start at C3
 8000720:	4bd5      	ldr	r3, [pc, #852]	; (8000a78 <recorder::SynthEngine::Init()+0x370>)
        pregain_ = std::pow(10.0, -threshold_dB / 20);
 8000722:	f504 3680 	add.w	r6, r4, #65536	; 0x10000
            is_note_on_ = false;
 8000726:	f884 8024 	strb.w	r8, [r4, #36]	; 0x24
            currentFrequency_ = 130.81f; // Start at C3
 800072a:	6063      	str	r3, [r4, #4]

    void Reset(void)
    {
        for (uint32_t i = 0; i < kBufferSize; i++)
        {
            buffer_[i] = 0;
 800072c:	4641      	mov	r1, r8
            fundamentalFreq_ = 130.81f;  // Default fundamental is also C3
 800072e:	60a3      	str	r3, [r4, #8]
            targetFrequencyOffset_ = 0.0f;
            offsetCounter_ = 0;
            previousTargetIndex_ = -1;
 8000730:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
            offsetCounter_ = 0;
 8000734:	f8c4 8014 	str.w	r8, [r4, #20]
 8000738:	f44f 3280 	mov.w	r2, #65536	; 0x10000
            previousTargetIndex_ = -1;
 800073c:	64e3      	str	r3, [r4, #76]	; 0x4c
        t_scaler_ = 0.5 / softness;
 800073e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
            phase_ = 0.0f;
 8000742:	6025      	str	r5, [r4, #0]
 8000744:	f504 7008 	add.w	r0, r4, #544	; 0x220
            targetFrequencyOffset_ = 0.0f;
 8000748:	60e5      	str	r5, [r4, #12]
 800074a:	f8c6 3230 	str.w	r3, [r6, #560]	; 0x230
{
public:
    void Init(float attack_ms, float decay_ms, float hold_ms, float sample_rate)
    {
        attack_rate_ = 1 - std::exp(-1000 / (attack_ms * sample_rate));
        decay_rate_ = 1 - std::exp(-1000 / (decay_ms * sample_rate));
 800074e:	4bcb      	ldr	r3, [pc, #812]	; (8000a7c <recorder::SynthEngine::Init()+0x374>)
        Reset();
    }

    void Reset(void)
    {
        hold_count_ = 0;
 8000750:	f8c6 8240 	str.w	r8, [r6, #576]	; 0x240
        decay_rate_ = 1 - std::exp(-1000 / (decay_ms * sample_rate));
 8000754:	f8c6 324c 	str.w	r3, [r6, #588]	; 0x24c
class OnePoleLowpass
{
public:
    void Init(float cutoff, float sample_rate, float initial_value = 0)
    {
        factor_ = 1 - std::exp(-cutoff / sample_rate);
 8000758:	f8c6 325c 	str.w	r3, [r6, #604]	; 0x25c
        pregain_ = std::pow(10.0, -threshold_dB / 20);
 800075c:	4bc8      	ldr	r3, [pc, #800]	; (8000a80 <recorder::SynthEngine::Init()+0x378>)
        hold_count_ = 0;
 800075e:	f8c6 8254 	str.w	r8, [r6, #596]	; 0x254
 8000762:	f8c6 3224 	str.w	r3, [r6, #548]	; 0x224
        ratio_ = 1 / ratio - 1;
 8000766:	4bc7      	ldr	r3, [pc, #796]	; (8000a84 <recorder::SynthEngine::Init()+0x37c>)
        envelope_ = 0;
 8000768:	f8c6 5244 	str.w	r5, [r6, #580]	; 0x244
 800076c:	f8c6 3228 	str.w	r3, [r6, #552]	; 0x228
        attack_rate_ = 1 - std::exp(-1000 / (attack_ms * sample_rate));
 8000770:	4bc5      	ldr	r3, [pc, #788]	; (8000a88 <recorder::SynthEngine::Init()+0x380>)
        envelope_ = 0;
 8000772:	f8c6 5258 	str.w	r5, [r6, #600]	; 0x258
        attack_rate_ = 1 - std::exp(-1000 / (attack_ms * sample_rate));
 8000776:	f8c6 3234 	str.w	r3, [r6, #564]	; 0x234
        decay_rate_ = 1 - std::exp(-1000 / (decay_ms * sample_rate));
 800077a:	4bc4      	ldr	r3, [pc, #784]	; (8000a8c <recorder::SynthEngine::Init()+0x384>)
        Reset(initial_value);
    }

    void Reset(float initial_value = 0)
    {
        history_ = initial_value;
 800077c:	f8c6 5260 	str.w	r5, [r6, #608]	; 0x260
 8000780:	f8c6 3238 	str.w	r3, [r6, #568]	; 0x238
        hold_samples_ = std::round(hold_ms * sample_rate / 1000);
 8000784:	f44f 63c8 	mov.w	r3, #1600	; 0x640
        softness_ = softness;
 8000788:	f8c6 722c 	str.w	r7, [r6, #556]	; 0x22c
 800078c:	f8c6 323c 	str.w	r3, [r6, #572]	; 0x23c
        attack_rate_ = 1 - std::exp(-1000 / (attack_ms * sample_rate));
 8000790:	4bbf      	ldr	r3, [pc, #764]	; (8000a90 <recorder::SynthEngine::Init()+0x388>)

    void SetCoefficients(const SOSCoefficients* sections)
    {
        for (int n = 0; n < num_sections_; n++)
        {
            sections_[n].b[0] = sections[n].b[0];
 8000792:	f8df 9388 	ldr.w	r9, [pc, #904]	; 8000b1c <recorder::SynthEngine::Init()+0x414>
 8000796:	f8c6 3248 	str.w	r3, [r6, #584]	; 0x248
        hold_samples_ = std::round(hold_ms * sample_rate / 1000);
 800079a:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
 800079e:	f8c6 3250 	str.w	r3, [r6, #592]	; 0x250
 80007a2:	f006 fe4c 	bl	800743e <memset>
            delay_.Init();

            // Set a local sample rate variable
            sample_rate_ = 16000.0f;
 80007a6:	4bbb      	ldr	r3, [pc, #748]	; (8000a94 <recorder::SynthEngine::Init()+0x38c>)
        }

        write_head_ = 0;
 80007a8:	f8c6 8220 	str.w	r8, [r6, #544]	; 0x220
            {
                targetFormantFreqs_[0] = vowelData[currentVoice_][vowel].F1;
                targetFormantFreqs_[1] = vowelData[currentVoice_][vowel].F2;
                targetFormantFreqs_[2] = vowelData[currentVoice_][vowel].F3;

                targetFormantQs_[0] = vowelData[currentVoice_][vowel].Q1;
 80007ac:	eef2 7a04 	vmov.f32	s15, #36	; 0x41200000  10.0
 80007b0:	f8c6 32a0 	str.w	r3, [r6, #672]	; 0x2a0
                targetFormantQs_[1] = vowelData[currentVoice_][vowel].Q2;
 80007b4:	f04f 4c82 	mov.w	ip, #1090519040	; 0x41000000
        compressor_.Reset();
        follower_.Reset();
        delay_time_lpf_.Reset();
        interpolator_history_ = 0;
 80007b8:	f8c6 5264 	str.w	r5, [r6, #612]	; 0x264
class FormantBiquad
{
public:
    void Init(BiquadType type, float sampleRate, float centerFrequency, float Q, float gainDB = 0.0f)
    {
        type_ = type;
 80007bc:	2002      	movs	r0, #2
 80007be:	f8c4 9058 	str.w	r9, [r4, #88]	; 0x58
            sections_[n].b[1] = sections[n].b[1];
            sections_[n].b[2] = sections[n].b[2];
 80007c2:	f8c4 9060 	str.w	r9, [r4, #96]	; 0x60
        num_sections_ = num_sections;
 80007c6:	f04f 0905 	mov.w	r9, #5
            x_[n][0] = 0;
 80007ca:	f8c4 50bc 	str.w	r5, [r4, #188]	; 0xbc
        num_sections_ = num_sections;
 80007ce:	f8c4 9054 	str.w	r9, [r4, #84]	; 0x54
            sections_[n].b[1] = sections[n].b[1];
 80007d2:	f8df 934c 	ldr.w	r9, [pc, #844]	; 8000b20 <recorder::SynthEngine::Init()+0x418>
            x_[n][1] = 0;
 80007d6:	f8c4 50c0 	str.w	r5, [r4, #192]	; 0xc0
            sections_[n].b[1] = sections[n].b[1];
 80007da:	f8c4 905c 	str.w	r9, [r4, #92]	; 0x5c

            sections_[n].a[0] = sections[n].a[0];
 80007de:	f8df 9344 	ldr.w	r9, [pc, #836]	; 8000b24 <recorder::SynthEngine::Init()+0x41c>
            x_[n][2] = 0;
 80007e2:	f8c4 50c4 	str.w	r5, [r4, #196]	; 0xc4
            sections_[n].a[0] = sections[n].a[0];
 80007e6:	f8c4 9064 	str.w	r9, [r4, #100]	; 0x64
            sections_[n].a[1] = sections[n].a[1];
 80007ea:	f8df 933c 	ldr.w	r9, [pc, #828]	; 8000b28 <recorder::SynthEngine::Init()+0x420>
            x_[n][0] = 0;
 80007ee:	f8c4 50c8 	str.w	r5, [r4, #200]	; 0xc8
            sections_[n].a[1] = sections[n].a[1];
 80007f2:	f8c4 9068 	str.w	r9, [r4, #104]	; 0x68
            sections_[n].b[1] = sections[n].b[1];
 80007f6:	f8df 9334 	ldr.w	r9, [pc, #820]	; 8000b2c <recorder::SynthEngine::Init()+0x424>
            x_[n][1] = 0;
 80007fa:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
            sections_[n].b[1] = sections[n].b[1];
 80007fe:	f8c4 9070 	str.w	r9, [r4, #112]	; 0x70
            sections_[n].a[0] = sections[n].a[0];
 8000802:	f8df 932c 	ldr.w	r9, [pc, #812]	; 8000b30 <recorder::SynthEngine::Init()+0x428>
            x_[n][2] = 0;
 8000806:	f8c4 50d0 	str.w	r5, [r4, #208]	; 0xd0
            sections_[n].a[0] = sections[n].a[0];
 800080a:	f8c4 9078 	str.w	r9, [r4, #120]	; 0x78
            sections_[n].a[1] = sections[n].a[1];
 800080e:	f8df 9324 	ldr.w	r9, [pc, #804]	; 8000b34 <recorder::SynthEngine::Init()+0x42c>
            x_[n][0] = 0;
 8000812:	f8c4 50d4 	str.w	r5, [r4, #212]	; 0xd4
            sections_[n].a[1] = sections[n].a[1];
 8000816:	f8c4 907c 	str.w	r9, [r4, #124]	; 0x7c
            sections_[n].b[1] = sections[n].b[1];
 800081a:	f8df 931c 	ldr.w	r9, [pc, #796]	; 8000b38 <recorder::SynthEngine::Init()+0x430>
            x_[n][1] = 0;
 800081e:	f8c4 50d8 	str.w	r5, [r4, #216]	; 0xd8
            sections_[n].b[1] = sections[n].b[1];
 8000822:	f8c4 9084 	str.w	r9, [r4, #132]	; 0x84
            sections_[n].a[0] = sections[n].a[0];
 8000826:	f8df 9314 	ldr.w	r9, [pc, #788]	; 8000b3c <recorder::SynthEngine::Init()+0x434>
            x_[n][2] = 0;
 800082a:	f8c4 50dc 	str.w	r5, [r4, #220]	; 0xdc
            x_[n][0] = 0;
 800082e:	f8c4 50e0 	str.w	r5, [r4, #224]	; 0xe0
            x_[n][1] = 0;
 8000832:	f8c4 50e4 	str.w	r5, [r4, #228]	; 0xe4
            x_[n][2] = 0;
 8000836:	f8c4 50e8 	str.w	r5, [r4, #232]	; 0xe8
            x_[n][0] = 0;
 800083a:	f8c4 50ec 	str.w	r5, [r4, #236]	; 0xec
            x_[n][1] = 0;
 800083e:	f8c4 50f0 	str.w	r5, [r4, #240]	; 0xf0
            x_[n][2] = 0;
 8000842:	f8c4 50f4 	str.w	r5, [r4, #244]	; 0xf4
            sections_[n].b[0] = sections[n].b[0];
 8000846:	66e7      	str	r7, [r4, #108]	; 0x6c
            sections_[n].b[2] = sections[n].b[2];
 8000848:	6767      	str	r7, [r4, #116]	; 0x74
            sections_[n].b[0] = sections[n].b[0];
 800084a:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
            sections_[n].b[2] = sections[n].b[2];
 800084e:	f8c4 7088 	str.w	r7, [r4, #136]	; 0x88
            sections_[n].a[0] = sections[n].a[0];
 8000852:	f8c4 908c 	str.w	r9, [r4, #140]	; 0x8c
            currentVoice_ = VOICE_NEUTRAL;
 8000856:	f8a4 81f8 	strh.w	r8, [r4, #504]	; 0x1f8
            sections_[n].a[1] = sections[n].a[1];
 800085a:	f8df 82e4 	ldr.w	r8, [pc, #740]	; 8000b40 <recorder::SynthEngine::Init()+0x438>
                targetFormantQs_[2] = vowelData[currentVoice_][vowel].Q3;
 800085e:	4a8e      	ldr	r2, [pc, #568]	; (8000a98 <recorder::SynthEngine::Init()+0x390>)
 8000860:	f8c4 8090 	str.w	r8, [r4, #144]	; 0x90
            sections_[n].b[1] = sections[n].b[1];
 8000864:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 8000b44 <recorder::SynthEngine::Init()+0x43c>
                targetFormantFreqs_[2] = vowelData[currentVoice_][vowel].F3;
 8000868:	498c      	ldr	r1, [pc, #560]	; (8000a9c <recorder::SynthEngine::Init()+0x394>)
 800086a:	f8c4 8098 	str.w	r8, [r4, #152]	; 0x98
            sections_[n].a[0] = sections[n].a[0];
 800086e:	f8df 82d8 	ldr.w	r8, [pc, #728]	; 8000b48 <recorder::SynthEngine::Init()+0x440>
                targetFormantFreqs_[0] = vowelData[currentVoice_][vowel].F1;
 8000872:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8000aa0 <recorder::SynthEngine::Init()+0x398>
 8000876:	f8c4 80a0 	str.w	r8, [r4, #160]	; 0xa0
            sections_[n].a[1] = sections[n].a[1];
 800087a:	f8df 82d0 	ldr.w	r8, [pc, #720]	; 8000b4c <recorder::SynthEngine::Init()+0x444>
                targetFormantFreqs_[1] = vowelData[currentVoice_][vowel].F2;
 800087e:	f8df e2d0 	ldr.w	lr, [pc, #720]	; 8000b50 <recorder::SynthEngine::Init()+0x448>
 8000882:	f8c4 80a4 	str.w	r8, [r4, #164]	; 0xa4
            sections_[n].b[1] = sections[n].b[1];
 8000886:	f8df 82cc 	ldr.w	r8, [pc, #716]	; 8000b54 <recorder::SynthEngine::Init()+0x44c>
            // Initialize filters
            aa_filter_.Init();
            aa_filter_.Reset();

            // Example delay parameters
            delay_time_ = 0.1f;
 800088a:	eddf 6a86 	vldr	s13, [pc, #536]	; 8000aa4 <recorder::SynthEngine::Init()+0x39c>
 800088e:	f8c4 80ac 	str.w	r8, [r4, #172]	; 0xac
            sections_[n].a[0] = sections[n].a[0];
 8000892:	f8df 82c4 	ldr.w	r8, [pc, #708]	; 8000b58 <recorder::SynthEngine::Init()+0x450>
            sampleRate_ = sampleRate;
 8000896:	f8c4 3104 	str.w	r3, [r4, #260]	; 0x104
 800089a:	f8c4 80b4 	str.w	r8, [r4, #180]	; 0xb4
            sections_[n].a[1] = sections[n].a[1];
 800089e:	f8df 82bc 	ldr.w	r8, [pc, #700]	; 8000b5c <recorder::SynthEngine::Init()+0x454>
                targetFormantFreqs_[2] = vowelData[currentVoice_][vowel].F3;
 80008a2:	f8c4 11d0 	str.w	r1, [r4, #464]	; 0x1d0
                targetFormantQs_[0] = vowelData[currentVoice_][vowel].Q1;
 80008a6:	edc4 7a78 	vstr	s15, [r4, #480]	; 0x1e0
                targetFormantQs_[2] = vowelData[currentVoice_][vowel].Q3;
 80008aa:	f8c4 21e8 	str.w	r2, [r4, #488]	; 0x1e8
                currentFormantQs_[i] = targetFormantQs_[i];
 80008ae:	edc4 7a75 	vstr	s15, [r4, #468]	; 0x1d4
        sampleRate_ = sampleRate;
        centerFrequency_ = centerFrequency;
        Q_ = Q;
 80008b2:	edc4 7a45 	vstr	s15, [r4, #276]	; 0x114
        sampleRate_ = sampleRate;
 80008b6:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
            sections_[n].b[0] = sections[n].b[0];
 80008ba:	f8c4 7094 	str.w	r7, [r4, #148]	; 0x94
            sections_[n].b[2] = sections[n].b[2];
 80008be:	f8c4 709c 	str.w	r7, [r4, #156]	; 0x9c
            sections_[n].b[0] = sections[n].b[0];
 80008c2:	f8c4 70a8 	str.w	r7, [r4, #168]	; 0xa8
            sections_[n].b[2] = sections[n].b[2];
 80008c6:	f8c4 70b0 	str.w	r7, [r4, #176]	; 0xb0
        x_[num_sections_][0] = 0;
 80008ca:	f8c4 50f8 	str.w	r5, [r4, #248]	; 0xf8
        x_[num_sections_][1] = 0;
 80008ce:	f8c4 50fc 	str.w	r5, [r4, #252]	; 0xfc
        x_[num_sections_][2] = 0;
 80008d2:	f8c4 5100 	str.w	r5, [r4, #256]	; 0x100
 80008d6:	edc4 6a0e 	vstr	s13, [r4, #56]	; 0x38
            delay_feedback_ = 0.1f;
 80008da:	edc4 6a0f 	vstr	s13, [r4, #60]	; 0x3c
            wahPosition_ = 0.0f;
 80008de:	f8c4 51fc 	str.w	r5, [r4, #508]	; 0x1fc
                targetFormantFreqs_[0] = vowelData[currentVoice_][vowel].F1;
 80008e2:	ed84 7a72 	vstr	s14, [r4, #456]	; 0x1c8
                targetFormantFreqs_[1] = vowelData[currentVoice_][vowel].F2;
 80008e6:	f8c4 e1cc 	str.w	lr, [r4, #460]	; 0x1cc
                targetFormantQs_[1] = vowelData[currentVoice_][vowel].Q2;
 80008ea:	f8c4 c1e4 	str.w	ip, [r4, #484]	; 0x1e4
                currentFormantFreqs_[i] = targetFormantFreqs_[i];
 80008ee:	ed84 7a6f 	vstr	s14, [r4, #444]	; 0x1bc
        centerFrequency_ = centerFrequency;
 80008f2:	ed84 7a44 	vstr	s14, [r4, #272]	; 0x110
        type_ = type;
 80008f6:	f884 0108 	strb.w	r0, [r4, #264]	; 0x108
        gain_ = std::pow(10.0f, gainDB / 40.0f); // For peak, lowshelf, highshelf
 80008fa:	f8c4 7118 	str.w	r7, [r4, #280]	; 0x118
            sections_[n].a[1] = sections[n].a[1];
 80008fe:	f8c4 80b8 	str.w	r8, [r4, #184]	; 0xb8
        x1_ = x2_ = y1_ = y2_ = 0.0f;
 8000902:	f8c4 5140 	str.w	r5, [r4, #320]	; 0x140
                currentFormantQs_[i] = targetFormantQs_[i];
 8000906:	f8c4 21dc 	str.w	r2, [r4, #476]	; 0x1dc
        Q_ = Q;
 800090a:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
            case BANDPASS:
            {
                b0_ = alpha;
                b1_ = 0.0f;
                b2_ = -alpha;
                a0_ = 1.0f + alpha;
 800090e:	4a66      	ldr	r2, [pc, #408]	; (8000aa8 <recorder::SynthEngine::Init()+0x3a0>)
        sampleRate_ = sampleRate;
 8000910:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
                a0_ = 1.0f + alpha;
 8000914:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
                a2_ = 1.0f - alpha;
                break;
        }

        // Normalize coefficients
        b0_ /= a0_;
 8000918:	4a64      	ldr	r2, [pc, #400]	; (8000aac <recorder::SynthEngine::Init()+0x3a4>)
        sampleRate_ = sampleRate;
 800091a:	f8c4 3184 	str.w	r3, [r4, #388]	; 0x184
        b0_ /= a0_;
 800091e:	f8c4 2128 	str.w	r2, [r4, #296]	; 0x128
        b1_ /= a0_;
        b2_ /= a0_;
 8000922:	4a63      	ldr	r2, [pc, #396]	; (8000ab0 <recorder::SynthEngine::Init()+0x3a8>)
                currentFormantFreqs_[i] = targetFormantFreqs_[i];
 8000924:	f8c4 11c4 	str.w	r1, [r4, #452]	; 0x1c4
 8000928:	f8c4 2130 	str.w	r2, [r4, #304]	; 0x130
        a1_ /= a0_;
 800092c:	4a61      	ldr	r2, [pc, #388]	; (8000ab4 <recorder::SynthEngine::Init()+0x3ac>)
        centerFrequency_ = centerFrequency;
 800092e:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
        a1_ /= a0_;
 8000932:	f8c4 2120 	str.w	r2, [r4, #288]	; 0x120
        a2_ /= a0_;
 8000936:	4a60      	ldr	r2, [pc, #384]	; (8000ab8 <recorder::SynthEngine::Init()+0x3b0>)
        b2_ /= a0_;
 8000938:	4960      	ldr	r1, [pc, #384]	; (8000abc <recorder::SynthEngine::Init()+0x3b4>)
        a2_ /= a0_;
 800093a:	f8c4 2124 	str.w	r2, [r4, #292]	; 0x124
                a0_ = 1.0f + alpha;
 800093e:	4a60      	ldr	r2, [pc, #384]	; (8000ac0 <recorder::SynthEngine::Init()+0x3b8>)
        x1_ = x2_ = y1_ = y2_ = 0.0f;
 8000940:	f8c4 513c 	str.w	r5, [r4, #316]	; 0x13c
                a0_ = 1.0f + alpha;
 8000944:	f8c4 2158 	str.w	r2, [r4, #344]	; 0x158
        b0_ /= a0_;
 8000948:	4a5e      	ldr	r2, [pc, #376]	; (8000ac4 <recorder::SynthEngine::Init()+0x3bc>)
        x1_ = x2_ = y1_ = y2_ = 0.0f;
 800094a:	f8c4 5138 	str.w	r5, [r4, #312]	; 0x138
        b0_ /= a0_;
 800094e:	f8c4 2164 	str.w	r2, [r4, #356]	; 0x164
        b2_ /= a0_;
 8000952:	4a5d      	ldr	r2, [pc, #372]	; (8000ac8 <recorder::SynthEngine::Init()+0x3c0>)
        x1_ = x2_ = y1_ = y2_ = 0.0f;
 8000954:	f8c4 5134 	str.w	r5, [r4, #308]	; 0x134
        b2_ /= a0_;
 8000958:	f8c4 216c 	str.w	r2, [r4, #364]	; 0x16c
        a1_ /= a0_;
 800095c:	4a5b      	ldr	r2, [pc, #364]	; (8000acc <recorder::SynthEngine::Init()+0x3c4>)
        b1_ /= a0_;
 800095e:	f8c4 512c 	str.w	r5, [r4, #300]	; 0x12c
        a1_ /= a0_;
 8000962:	f8c4 215c 	str.w	r2, [r4, #348]	; 0x15c
        a2_ /= a0_;
 8000966:	4a5a      	ldr	r2, [pc, #360]	; (8000ad0 <recorder::SynthEngine::Init()+0x3c8>)
 8000968:	f8c4 e1c0 	str.w	lr, [r4, #448]	; 0x1c0
 800096c:	f8c4 2160 	str.w	r2, [r4, #352]	; 0x160
            q_mult_ = qMult;
 8000970:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
        centerFrequency_ = centerFrequency;
 8000974:	f8c4 e14c 	str.w	lr, [r4, #332]	; 0x14c
                currentFormantQs_[i] = targetFormantQs_[i];
 8000978:	f8c4 c1d8 	str.w	ip, [r4, #472]	; 0x1d8
        Q_ = Q;
 800097c:	f8c4 c150 	str.w	ip, [r4, #336]	; 0x150
        type_ = type;
 8000980:	f884 0144 	strb.w	r0, [r4, #324]	; 0x144
 8000984:	f884 0180 	strb.w	r0, [r4, #384]	; 0x180
        gain_ = std::pow(10.0f, gainDB / 40.0f); // For peak, lowshelf, highshelf
 8000988:	f8c4 7154 	str.w	r7, [r4, #340]	; 0x154
        x1_ = x2_ = y1_ = y2_ = 0.0f;
 800098c:	f8c4 517c 	str.w	r5, [r4, #380]	; 0x17c
 8000990:	f8c4 5178 	str.w	r5, [r4, #376]	; 0x178
 8000994:	f8c4 5174 	str.w	r5, [r4, #372]	; 0x174
 8000998:	f8c4 5170 	str.w	r5, [r4, #368]	; 0x170
        b1_ /= a0_;
 800099c:	f8c4 5168 	str.w	r5, [r4, #360]	; 0x168
        gain_ = std::pow(10.0f, gainDB / 40.0f); // For peak, lowshelf, highshelf
 80009a0:	f8c4 7190 	str.w	r7, [r4, #400]	; 0x190
        float current_dutycycle;
        int randomizationcounter;
        const int randomizationperiod;
        void UpdateDutyCycle()
        {
            if (duty_cyclerandomization > 0.0f)
 80009a4:	edd4 7a84 	vldr	s15, [r4, #528]	; 0x210
                a0_ = 1.0f + alpha;
 80009a8:	4b4a      	ldr	r3, [pc, #296]	; (8000ad4 <recorder::SynthEngine::Init()+0x3cc>)
 80009aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
        b2_ /= a0_;
 80009ae:	f8c4 11a8 	str.w	r1, [r4, #424]	; 0x1a8
            q_mult_ = qMult;
 80009b2:	f8c4 21f0 	str.w	r2, [r4, #496]	; 0x1f0
            freq_mult_ = freqMult;
 80009b6:	f04f 527d 	mov.w	r2, #1061158912	; 0x3f400000
        a1_ /= a0_;
 80009ba:	4947      	ldr	r1, [pc, #284]	; (8000ad8 <recorder::SynthEngine::Init()+0x3d0>)
                a0_ = 1.0f + alpha;
 80009bc:	f8c4 3194 	str.w	r3, [r4, #404]	; 0x194
 80009c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        b0_ /= a0_;
 80009c4:	4b45      	ldr	r3, [pc, #276]	; (8000adc <recorder::SynthEngine::Init()+0x3d4>)
        a1_ /= a0_;
 80009c6:	f8c4 1198 	str.w	r1, [r4, #408]	; 0x198
 80009ca:	f8c4 21f4 	str.w	r2, [r4, #500]	; 0x1f4
        a2_ /= a0_;
 80009ce:	4944      	ldr	r1, [pc, #272]	; (8000ae0 <recorder::SynthEngine::Init()+0x3d8>)
            freq_mult_ = 1.0f;
            formant_filter_.SetVoice(FormantFilter::VOICE_NEUTRAL);
            formant_filter_.setQMult(4.0f);
            formant_filter_.setFreqMult(0.75f);
            formant_filter_.SetMode(FormantFilter::FILTER_MODE_NORMAL);
            attack_formant_rate_ = 0.001f;
 80009d0:	4a44      	ldr	r2, [pc, #272]	; (8000ae4 <recorder::SynthEngine::Init()+0x3dc>)
        b0_ /= a0_;
 80009d2:	f8c4 31a0 	str.w	r3, [r4, #416]	; 0x1a0
        a2_ /= a0_;
 80009d6:	f8c4 119c 	str.w	r1, [r4, #412]	; 0x19c
            base_dutycycle = std::max(0.0f, std::min(1.0f, duty_cycle));
 80009da:	4b43      	ldr	r3, [pc, #268]	; (8000ae8 <recorder::SynthEngine::Init()+0x3e0>)
            formantRate_ = 0.002f;
 80009dc:	4943      	ldr	r1, [pc, #268]	; (8000aec <recorder::SynthEngine::Init()+0x3e4>)
 80009de:	6222      	str	r2, [r4, #32]
        factor_ = 1 - std::exp(-cutoff / sample_rate);
 80009e0:	4a43      	ldr	r2, [pc, #268]	; (8000af0 <recorder::SynthEngine::Init()+0x3e8>)
        x1_ = x2_ = y1_ = y2_ = 0.0f;
 80009e2:	f8c4 51b8 	str.w	r5, [r4, #440]	; 0x1b8
 80009e6:	f8c4 51b4 	str.w	r5, [r4, #436]	; 0x1b4
 80009ea:	f8c4 51b0 	str.w	r5, [r4, #432]	; 0x1b0
 80009ee:	f8c4 51ac 	str.w	r5, [r4, #428]	; 0x1ac
        b1_ /= a0_;
 80009f2:	f8c4 51a4 	str.w	r5, [r4, #420]	; 0x1a4
            freq_mult_ = 1.0f;
 80009f6:	61e7      	str	r7, [r4, #28]
        history_ = initial_value;
 80009f8:	f8c4 5208 	str.w	r5, [r4, #520]	; 0x208
 80009fc:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
 8000a00:	f8c4 11ec 	str.w	r1, [r4, #492]	; 0x1ec
        factor_ = 1 - std::exp(-cutoff / sample_rate);
 8000a04:	f8c4 2204 	str.w	r2, [r4, #516]	; 0x204
            if (duty_cyclerandomization > 0.0f)
 8000a08:	dd03      	ble.n	8000a12 <recorder::SynthEngine::Init()+0x30a>
            {
                // Generate random value between -1 and 1
                float random_offset = ((static_cast<float>(std::rand()) / RAND_MAX) * 2.0f - 1.0f);
 8000a0a:	f007 f95f 	bl	8007ccc <rand>
                float offset = random_offset * max_offset;
                current_dutycycle = std::max(0.1f, std::min(0.9f, base_dutycycle + offset));
            }
            else
            {
                current_dutycycle = base_dutycycle;
 8000a0e:	f8d4 320c 	ldr.w	r3, [r4, #524]	; 0x20c
 8000a12:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
            duty_cyclerandomization = std::max(0.0f, std::min(1.0f, randomization));
 8000a16:	2200      	movs	r2, #0
            lowpass_filter_.Init(20000.0f, sample_rate_, 0.0f);

            // Set up pulse generator
            pulse_generator_.SetBaseDutyCycle(0.01f);
            duty_gain_ = 3.8f;
            freq_wobbliness_ = 0.03f;
 8000a18:	4b36      	ldr	r3, [pc, #216]	; (8000af4 <recorder::SynthEngine::Init()+0x3ec>)
            duty_gain_ = 3.8f;
 8000a1a:	4837      	ldr	r0, [pc, #220]	; (8000af8 <recorder::SynthEngine::Init()+0x3f0>)
            freq_wobbliness_ = 0.03f;
 8000a1c:	6463      	str	r3, [r4, #68]	; 0x44
            pulse_generator_.SetDutyCycleRandomization(0.0f);

            // ADSR parameters
            adsr_attack_time_ = 0.05f; // seconds
 8000a1e:	4b37      	ldr	r3, [pc, #220]	; (8000afc <recorder::SynthEngine::Init()+0x3f4>)
            duty_gain_ = 3.8f;
 8000a20:	61a0      	str	r0, [r4, #24]
    void Init(float sampleRate)
    {
        sampleRate_   = sampleRate;
        phase_        = 0.0f;
        currentDepth_ = 0.0f;
        buildingUp_   = false;
 8000a22:	2000      	movs	r0, #0
 8000a24:	f8c4 2210 	str.w	r2, [r4, #528]	; 0x210
            adsr_attack_time_ = 0.05f; // seconds
 8000a28:	f8c6 3288 	str.w	r3, [r6, #648]	; 0x288
            adsr_decay_time_ = 0.2f;
 8000a2c:	4b34      	ldr	r3, [pc, #208]	; (8000b00 <recorder::SynthEngine::Init()+0x3f8>)
     * @param depth       Maximum vibrato depth (0.0 -> 0.25 in typical usage).
     * @param buildupTime Time in seconds to ramp from 0 -> depth after `Trigger()`.
     */
    void SetParameters(float rate, float depth, float buildupTime)
    {
        rate_        = rate;
 8000a2e:	4935      	ldr	r1, [pc, #212]	; (8000b04 <recorder::SynthEngine::Init()+0x3fc>)
 8000a30:	f8c6 328c 	str.w	r3, [r6, #652]	; 0x28c
            adsr_sustain_level_ = 0.8f;
 8000a34:	4b34      	ldr	r3, [pc, #208]	; (8000b08 <recorder::SynthEngine::Init()+0x400>)
 8000a36:	f8c6 3290 	str.w	r3, [r6, #656]	; 0x290
            adsr_release_time_ = 0.1f;
 8000a3a:	4b34      	ldr	r3, [pc, #208]	; (8000b0c <recorder::SynthEngine::Init()+0x404>)
 8000a3c:	f8c6 3294 	str.w	r3, [r6, #660]	; 0x294
        }

        // Function to set the formant morphing rate
        void SetFormantRate(float rate)
        {
            formantRate_ = rate;
 8000a40:	4b33      	ldr	r3, [pc, #204]	; (8000b10 <recorder::SynthEngine::Init()+0x408>)
 8000a42:	f8c4 31ec 	str.w	r3, [r4, #492]	; 0x1ec
        depth_        = targetDepth_;
 8000a46:	f8d6 3278 	ldr.w	r3, [r6, #632]	; 0x278
        sampleRate_   = sampleRate;
 8000a4a:	f8d6 42a0 	ldr.w	r4, [r6, #672]	; 0x2a0
        phase_        = 0.0f;
 8000a4e:	f8c6 226c 	str.w	r2, [r6, #620]	; 0x26c
        currentDepth_ = 0.0f;
 8000a52:	f8c6 2280 	str.w	r2, [r6, #640]	; 0x280
        depth_        = targetDepth_;
 8000a56:	f8c6 3274 	str.w	r3, [r6, #628]	; 0x274
        targetDepth_ = depth; // We'll still clamp and smooth this in Process().
 8000a5a:	4a2e      	ldr	r2, [pc, #184]	; (8000b14 <recorder::SynthEngine::Init()+0x40c>)
        buildupTime_ = (buildupTime <= 0.0f) ? 0.01f : buildupTime;
 8000a5c:	4b2e      	ldr	r3, [pc, #184]	; (8000b18 <recorder::SynthEngine::Init()+0x410>)
        sampleRate_   = sampleRate;
 8000a5e:	f8c6 4268 	str.w	r4, [r6, #616]	; 0x268
        buildingUp_   = false;
 8000a62:	f886 0284 	strb.w	r0, [r6, #644]	; 0x284
        rate_        = rate;
 8000a66:	f8c6 1270 	str.w	r1, [r6, #624]	; 0x270
        targetDepth_ = depth; // We'll still clamp and smooth this in Process().
 8000a6a:	f8c6 2278 	str.w	r2, [r6, #632]	; 0x278
        buildupTime_ = (buildupTime <= 0.0f) ? 0.01f : buildupTime;
 8000a6e:	f8c6 327c 	str.w	r3, [r6, #636]	; 0x27c

            // Initialize and set default vibrato parameters
            vibrato_.Init(sample_rate_);
            // Example: vibrato rate = 5 Hz, depth = 0.12, buildup = 1.8 seconds
            vibrato_.SetParameters(6.0f, 0.12f, 1.8f);
        }
 8000a72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000a76:	bf00      	nop
 8000a78:	4302cf5c 	.word	0x4302cf5c
 8000a7c:	3a23c800 	.word	0x3a23c800
 8000a80:	3f642905 	.word	0x3f642905
 8000a84:	bd430c20 	.word	0xbd430c20
 8000a88:	3c4b8680 	.word	0x3c4b8680
 8000a8c:	39831000 	.word	0x39831000
 8000a90:	3bcc2980 	.word	0x3bcc2980
 8000a94:	467a0000 	.word	0x467a0000
 8000a98:	41100000 	.word	0x41100000
 8000a9c:	45188000 	.word	0x45188000
 8000aa0:	44368000 	.word	0x44368000
 8000aa4:	3dcccccd 	.word	0x3dcccccd
 8000aa8:	3f81cf46 	.word	0x3f81cf46
 8000aac:	3c646865 	.word	0x3c646865
 8000ab0:	bc646865 	.word	0xbc646865
 8000ab4:	bff2212d 	.word	0xbff2212d
 8000ab8:	3f78dcbe 	.word	0x3f78dcbe
 8000abc:	bd32148d 	.word	0xbd32148d
 8000ac0:	3f83521b 	.word	0x3f83521b
 8000ac4:	3ccf26ed 	.word	0x3ccf26ed
 8000ac8:	bccf26ed 	.word	0xbccf26ed
 8000acc:	bfe303a7 	.word	0xbfe303a7
 8000ad0:	3f730d90 	.word	0x3f730d90
 8000ad4:	3f85d165 	.word	0x3f85d165
 8000ad8:	bf8ccd30 	.word	0xbf8ccd30
 8000adc:	3d32148d 	.word	0x3d32148d
 8000ae0:	3f69bd6f 	.word	0x3f69bd6f
 8000ae4:	3a83126f 	.word	0x3a83126f
 8000ae8:	3c23d70a 	.word	0x3c23d70a
 8000aec:	3b03126f 	.word	0x3b03126f
 8000af0:	3f36a79f 	.word	0x3f36a79f
 8000af4:	3cf5c28f 	.word	0x3cf5c28f
 8000af8:	40733333 	.word	0x40733333
 8000afc:	3d4ccccd 	.word	0x3d4ccccd
 8000b00:	3e4ccccd 	.word	0x3e4ccccd
 8000b04:	40c00000 	.word	0x40c00000
 8000b08:	3f4ccccd 	.word	0x3f4ccccd
 8000b0c:	3dcccccd 	.word	0x3dcccccd
 8000b10:	38d1b717 	.word	0x38d1b717
 8000b14:	3df5c28f 	.word	0x3df5c28f
 8000b18:	3fe66666 	.word	0x3fe66666
 8000b1c:	3a446737 	.word	0x3a446737
 8000b20:	3a85b218 	.word	0x3a85b218
 8000b24:	bfbc65fb 	.word	0xbfbc65fb
 8000b28:	3f10296d 	.word	0x3f10296d
 8000b2c:	beade39b 	.word	0xbeade39b
 8000b30:	bfb80d8c 	.word	0xbfb80d8c
 8000b34:	3f2d1db0 	.word	0x3f2d1db0
 8000b38:	bf74e042 	.word	0xbf74e042
 8000b3c:	bfb33dc4 	.word	0xbfb33dc4
 8000b40:	3f4f7eb1 	.word	0x3f4f7eb1
 8000b44:	bf954df0 	.word	0xbf954df0
 8000b48:	bfb0aec0 	.word	0xbfb0aec0
 8000b4c:	3f68ba72 	.word	0x3f68ba72
 8000b50:	44884000 	.word	0x44884000
 8000b54:	bf9e3e9d 	.word	0xbf9e3e9d
 8000b58:	bfb140a2 	.word	0xbfb140a2
 8000b5c:	3f793977 	.word	0x3f793977

08000b60 <recorder::SynthEngine::RenderOneSample()>:
            freq_wobbliness_ = mapFloat(formant_pot_val, 0.0f, 1.0f, 0.03f, 0.0f);
            pulse_generator_.SetDutyCycleRandomization(mapFloat(formant_pot_val, 0.0f, 1.0f, 0.00f, 0.08f));
            formant_filter_.SetFormantRate(mapFloat(formant_pot_val, 0.0f, 1.0f, 0.000000001f, 0.008f));
            previous_formant_pot_val_ = formant_pot_val;
        }
        float RenderOneSample()
 8000b60:	b570      	push	{r4, r5, r6, lr}
        {
            // If envelope is idle and the delay line is silent, output zero
            if (adsr_state_ == ADSRState::kIdle && !delay_.audible())
 8000b62:	f500 3580 	add.w	r5, r0, #65536	; 0x10000
        float RenderOneSample()
 8000b66:	4604      	mov	r4, r0
            if (adsr_state_ == ADSRState::kIdle && !delay_.audible())
 8000b68:	f8d5 329c 	ldr.w	r3, [r5, #668]	; 0x29c
        float RenderOneSample()
 8000b6c:	ed2d 8b06 	vpush	{d8-d10}
            if (adsr_state_ == ADSRState::kIdle && !delay_.audible())
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	f040 81b1 	bne.w	8000ed8 <recorder::SynthEngine::RenderOneSample()+0x378>
 8000b76:	eddf 7aef 	vldr	s15, [pc, #956]	; 8000f34 <recorder::SynthEngine::RenderOneSample()+0x3d4>
 8000b7a:	ed95 7a96 	vldr	s14, [r5, #600]	; 0x258
 8000b7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000b82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000b86:	f240 81af 	bls.w	8000ee8 <recorder::SynthEngine::RenderOneSample()+0x388>
            break;

            case ADSRState::kIdle:
            default:
                // Envelope is zero (no note playing).
                adsr_value_ = 0.0f;
 8000b8a:	2300      	movs	r3, #0
                float increment = 1.0f / (adsr_attack_time_ * sample_rate_);
 8000b8c:	edd5 7aa8 	vldr	s15, [r5, #672]	; 0x2a0
                adsr_value_ = 0.0f;
 8000b90:	f8c5 3298 	str.w	r3, [r5, #664]	; 0x298
            float phaseIncrement = currentFrequency_ / sample_rate_;
 8000b94:	edd4 6a01 	vldr	s13, [r4, #4]
            if (phase_ >= 1.0f)
 8000b98:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
            phase_ += phaseIncrement;
 8000b9c:	ed94 8a00 	vldr	s16, [r4]
            float phaseIncrement = currentFrequency_ / sample_rate_;
 8000ba0:	eec6 9aa7 	vdiv.f32	s19, s13, s15
            if (--randomizationcounter <= 0)
 8000ba4:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8000ba8:	3b01      	subs	r3, #1
 8000baa:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
            phase_ += phaseIncrement;
 8000bae:	ee39 8a88 	vadd.f32	s16, s19, s16
            if (phase_ >= 1.0f)
 8000bb2:	eeb4 8ac7 	vcmpe.f32	s16, s14
 8000bb6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                phase_ -= 1.0f;
 8000bba:	bfa8      	it	ge
 8000bbc:	ee38 8a47 	vsubge.f32	s16, s16, s14
 8000bc0:	2b00      	cmp	r3, #0
 8000bc2:	ed84 8a00 	vstr	s16, [r4]
 8000bc6:	f340 8288 	ble.w	80010da <recorder::SynthEngine::RenderOneSample()+0x57a>
            float sample = (phase < current_dutycycle) ? 1.0f : -1.0f;
 8000bca:	ed94 9a85 	vldr	s18, [r4, #532]	; 0x214
 8000bce:	eeb4 8ac9 	vcmpe.f32	s16, s18
 8000bd2:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8000bd6:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8000bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            }
        }
        float PolyBlep(float t, float dt)
        {
            if (dt == 0.0f)
 8000bde:	eef5 9a40 	vcmp.f32	s19, #0.0
            float sample = (phase < current_dutycycle) ? 1.0f : -1.0f;
 8000be2:	bf54      	ite	pl
 8000be4:	eeb0 aa67 	vmovpl.f32	s20, s15
 8000be8:	eeb0 aa68 	vmovmi.f32	s20, s17
            if (dt == 0.0f)
 8000bec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bf0:	d04b      	beq.n	8000c8a <recorder::SynthEngine::RenderOneSample()+0x12a>
                return 0.0f;
            // Normalize t to [0, 1)
            t = fmodf(t, 1.0f);
 8000bf2:	eef0 0a68 	vmov.f32	s1, s17
 8000bf6:	eeb0 0a48 	vmov.f32	s0, s16
 8000bfa:	f006 f80b 	bl	8006c14 <fmodf>
            if (t < dt)
 8000bfe:	eef4 9ac0 	vcmpe.f32	s19, s0
 8000c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c06:	f300 8297 	bgt.w	8001138 <recorder::SynthEngine::RenderOneSample()+0x5d8>
            {
                t /= dt;
                return t + t - t * t - 1.0f;
            }
            else if (t > 1.0f - dt)
 8000c0a:	ee78 7ae9 	vsub.f32	s15, s17, s19
 8000c0e:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c16:	dd0d      	ble.n	8000c34 <recorder::SynthEngine::RenderOneSample()+0xd4>
            {
                t = (t - 1.0f) / dt;
 8000c18:	ee30 0a68 	vsub.f32	s0, s0, s17
                return t * t + t + t + 1.0f;
 8000c1c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
            sample += PolyBlep(phase, phase_increment);
 8000c20:	ee7a 8a28 	vadd.f32	s17, s20, s17
                t = (t - 1.0f) / dt;
 8000c24:	ee80 7a29 	vdiv.f32	s14, s0, s19
                return t * t + t + t + 1.0f;
 8000c28:	ee77 7a27 	vadd.f32	s15, s14, s15
            sample += PolyBlep(phase, phase_increment);
 8000c2c:	eee7 8a27 	vfma.f32	s17, s14, s15
 8000c30:	eeb0 aa68 	vmov.f32	s20, s17
            float t = phase - current_dutycycle;
 8000c34:	ee38 0a49 	vsub.f32	s0, s16, s18
            if (t < 0.0f)
 8000c38:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8000c3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c40:	d503      	bpl.n	8000c4a <recorder::SynthEngine::RenderOneSample()+0xea>
                t += 1.0f;
 8000c42:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8000c46:	ee30 0a27 	vadd.f32	s0, s0, s15
            t = fmodf(t, 1.0f);
 8000c4a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8000c4e:	f005 ffe1 	bl	8006c14 <fmodf>
            if (t < dt)
 8000c52:	eef4 9ac0 	vcmpe.f32	s19, s0
 8000c56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c5a:	f300 8260 	bgt.w	800111e <recorder::SynthEngine::RenderOneSample()+0x5be>
            else if (t > 1.0f - dt)
 8000c5e:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8000c62:	ee37 7ae9 	vsub.f32	s14, s15, s19
 8000c66:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8000c6a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c6e:	f340 8270 	ble.w	8001152 <recorder::SynthEngine::RenderOneSample()+0x5f2>
                t = (t - 1.0f) / dt;
 8000c72:	ee30 0a67 	vsub.f32	s0, s0, s15
                return t * t + t + t + 1.0f;
 8000c76:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
                t = (t - 1.0f) / dt;
 8000c7a:	eec0 6a29 	vdiv.f32	s13, s0, s19
                return t * t + t + t + 1.0f;
 8000c7e:	ee36 7a87 	vadd.f32	s14, s13, s14
 8000c82:	eee6 7a87 	vfma.f32	s15, s13, s14
 8000c86:	eef0 9a67 	vmov.f32	s19, s15
        float y0 = b0_ * input + b1_ * x1_ + b2_ * x2_ - a1_ * y1_ - a2_ * y2_;
 8000c8a:	ed94 6a4e 	vldr	s12, [r4, #312]	; 0x138
 8000c8e:	edd4 7a5d 	vldr	s15, [r4, #372]	; 0x174
 8000c92:	ed94 7a4c 	vldr	s14, [r4, #304]	; 0x130
 8000c96:	edd4 6a5b 	vldr	s13, [r4, #364]	; 0x16c
 8000c9a:	ee27 7a06 	vmul.f32	s14, s14, s12
 8000c9e:	ed94 4a4d 	vldr	s8, [r4, #308]	; 0x134
 8000ca2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000ca6:	edd4 5a5c 	vldr	s11, [r4, #368]	; 0x170
 8000caa:	ed94 6a4b 	vldr	s12, [r4, #300]	; 0x12c
 8000cae:	edd4 7a5a 	vldr	s15, [r4, #360]	; 0x168
 8000cb2:	eea6 7a04 	vfma.f32	s14, s12, s8
 8000cb6:	ed94 5a4f 	vldr	s10, [r4, #316]	; 0x13c
 8000cba:	eee7 6aa5 	vfma.f32	s13, s15, s11
    }

    float Process(float input)
    {
        history_ += factor_ * (input - history_);
 8000cbe:	edd4 4a82 	vldr	s9, [r4, #520]	; 0x208
 8000cc2:	edd4 7a5e 	vldr	s15, [r4, #376]	; 0x178
 8000cc6:	ed94 3a48 	vldr	s6, [r4, #288]	; 0x120
 8000cca:	ee7a 8a64 	vsub.f32	s17, s20, s9
 8000cce:	edd4 3a57 	vldr	s7, [r4, #348]	; 0x15c
 8000cd2:	ed94 1a50 	vldr	s2, [r4, #320]	; 0x140
 8000cd6:	eea3 7a45 	vfms.f32	s14, s6, s10
 8000cda:	edd4 2a5f 	vldr	s5, [r4, #380]	; 0x17c
 8000cde:	eee3 6ae7 	vfms.f32	s13, s7, s15
 8000ce2:	ed94 6a81 	vldr	s12, [r4, #516]	; 0x204
 8000ce6:	ee78 8ae9 	vsub.f32	s17, s17, s19
 8000cea:	edd4 0a49 	vldr	s1, [r4, #292]	; 0x124
 8000cee:	edd4 1a58 	vldr	s3, [r4, #352]	; 0x160
 8000cf2:	ed94 2a4a 	vldr	s4, [r4, #296]	; 0x128
 8000cf6:	eee6 4a28 	vfma.f32	s9, s12, s17
 8000cfa:	ed94 3a59 	vldr	s6, [r4, #356]	; 0x164
 8000cfe:	eea0 7ac1 	vfms.f32	s14, s1, s2
 8000d02:	ed94 0a6c 	vldr	s0, [r4, #432]	; 0x1b0
 8000d06:	eee1 6ae2 	vfms.f32	s13, s3, s5
 8000d0a:	ed94 6a6a 	vldr	s12, [r4, #424]	; 0x1a8
 8000d0e:	edd4 3a6b 	vldr	s7, [r4, #428]	; 0x1ac
 8000d12:	ee26 6a00 	vmul.f32	s12, s12, s0
        x2_ = x1_;
 8000d16:	ed84 4a4e 	vstr	s8, [r4, #312]	; 0x138
        y2_ = y1_;
 8000d1a:	ed84 5a50 	vstr	s10, [r4, #320]	; 0x140
        x2_ = x1_;
 8000d1e:	edc4 5a5d 	vstr	s11, [r4, #372]	; 0x174
        float y0 = b0_ * input + b1_ * x1_ + b2_ * x2_ - a1_ * y1_ - a2_ * y2_;
 8000d22:	eea4 7a82 	vfma.f32	s14, s9, s4
        y2_ = y1_;
 8000d26:	edc4 7a5f 	vstr	s15, [r4, #380]	; 0x17c
        float y0 = b0_ * input + b1_ * x1_ + b2_ * x2_ - a1_ * y1_ - a2_ * y2_;
 8000d2a:	eee4 6a83 	vfma.f32	s13, s9, s6
 8000d2e:	edc4 4a82 	vstr	s9, [r4, #520]	; 0x208
        x1_ = input;
 8000d32:	edc4 4a4d 	vstr	s9, [r4, #308]	; 0x134
 8000d36:	edc4 4a5c 	vstr	s9, [r4, #368]	; 0x170
            float output1 = filters_[0].Process(input);
            float output2 = filters_[1].Process(input);
            float output3 = filters_[2].Process(input);

            // Sum the outputs and apply a gain factor
            float output = (output1 + output2 * 0.4f + output3 * 0.3f) * gainFactor_;
 8000d3a:	ed9f 8a7f 	vldr	s16, [pc, #508]	; 8000f38 <recorder::SynthEngine::RenderOneSample()+0x3d8>
 8000d3e:	eddf 2a7f 	vldr	s5, [pc, #508]	; 8000f3c <recorder::SynthEngine::RenderOneSample()+0x3dc>
        y1_ = y0;
 8000d42:	ed84 7a4f 	vstr	s14, [r4, #316]	; 0x13c
 8000d46:	edc4 6a5e 	vstr	s13, [r4, #376]	; 0x178
        float y0 = b0_ * input + b1_ * x1_ + b2_ * x2_ - a1_ * y1_ - a2_ * y2_;
 8000d4a:	edd4 7a69 	vldr	s15, [r4, #420]	; 0x1a4
 8000d4e:	ed94 4a6d 	vldr	s8, [r4, #436]	; 0x1b4
 8000d52:	eea7 6aa3 	vfma.f32	s12, s15, s7
 8000d56:	ed94 0a66 	vldr	s0, [r4, #408]	; 0x198
 8000d5a:	ed95 5a98 	vldr	s10, [r5, #608]	; 0x260
            sample *= adsr_value_;
 8000d5e:	edd5 7aa6 	vldr	s15, [r5, #664]	; 0x298
 8000d62:	edd4 1a6e 	vldr	s3, [r4, #440]	; 0x1b8
 8000d66:	edd4 0a80 	vldr	s1, [r4, #512]	; 0x200
 8000d6a:	ed94 1a67 	vldr	s2, [r4, #412]	; 0x19c
 8000d6e:	eea0 6a44 	vfms.f32	s12, s0, s8
            sample = delay_.Process(sample, delay_time_, delay_feedback_);
 8000d72:	ed94 3a0e 	vldr	s6, [r4, #56]	; 0x38
            sample *= adsr_value_;
 8000d76:	ee67 7aa0 	vmul.f32	s15, s15, s1
 8000d7a:	ed94 2a68 	vldr	s4, [r4, #416]	; 0x1a0
 8000d7e:	eef0 0a45 	vmov.f32	s1, s10

    float Process(float input, float delay, float feedback)
    {
        delay *= delay;
        delay = delay_time_lpf_.Process(delay);
        float time = kMinDelay + delay * (kMaxDelay - kMinDelay);
 8000d82:	eddf 5a6f 	vldr	s11, [pc, #444]	; 8000f40 <recorder::SynthEngine::RenderOneSample()+0x3e0>
 8000d86:	eed3 0a03 	vfnms.f32	s1, s6, s6
 8000d8a:	ed95 3a97 	vldr	s6, [r5, #604]	; 0x25c
 8000d8e:	eea1 6a61 	vfms.f32	s12, s2, s3
        y2_ = y1_;
 8000d92:	ed84 4a6e 	vstr	s8, [r4, #440]	; 0x1b8
        x2_ = x1_;
 8000d96:	edc4 3a6c 	vstr	s7, [r4, #432]	; 0x1b0
            sample = delay_.Process(sample, delay_time_, delay_feedback_);
 8000d9a:	ed94 4a0f 	vldr	s8, [r4, #60]	; 0x3c
        x1_ = input;
 8000d9e:	edc4 4a6b 	vstr	s9, [r4, #428]	; 0x1ac
 8000da2:	eea3 5a20 	vfma.f32	s10, s6, s1
        float y0 = b0_ * input + b1_ * x1_ + b2_ * x2_ - a1_ * y1_ - a2_ * y2_;
 8000da6:	eea4 6a82 	vfma.f32	s12, s9, s4
 8000daa:	ee65 5a25 	vmul.f32	s11, s10, s11
 8000dae:	ee26 8a08 	vmul.f32	s16, s12, s16
        y1_ = y0;
 8000db2:	ed84 6a6d 	vstr	s12, [r4, #436]	; 0x1b4
 8000db6:	ed85 5a98 	vstr	s10, [r5, #608]	; 0x260
  template<typename _Tp>
    constexpr const _Tp&
    clamp(const _Tp& __val, const _Tp& __lo, const _Tp& __hi)
    {
      __glibcxx_assert(!(__hi < __lo));
      return (__val < __lo) ? __lo : (__hi < __val) ? __hi : __val;
 8000dba:	eef5 5ac0 	vcmpe.f32	s11, #0.0
 8000dbe:	eea6 8aa2 	vfma.f32	s16, s13, s5
 8000dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dc6:	ee37 8a08 	vadd.f32	s16, s14, s16
            sample *= adsr_value_;
 8000dca:	ee27 8a88 	vmul.f32	s16, s15, s16
 8000dce:	f2c0 8181 	blt.w	80010d4 <recorder::SynthEngine::RenderOneSample()+0x574>
 8000dd2:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 8000dd6:	eeb4 5ae4 	vcmpe.f32	s10, s9
 8000dda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000dde:	f340 8138 	ble.w	8001052 <recorder::SynthEngine::RenderOneSample()+0x4f2>
 8000de2:	f44f 537a 	mov.w	r3, #16000	; 0x3e80
    OnePoleLowpass delay_time_lpf_;
    float interpolator_history_;

    uint32_t ReadIndex(uint32_t offset)
    {
        return (write_head_ + kBufferSize - offset) % kBufferSize;
 8000de6:	f8d5 6220 	ldr.w	r6, [r5, #544]	; 0x220
 8000dea:	1af3      	subs	r3, r6, r3
 8000dec:	f3c3 030d 	ubfx	r3, r3, #0, #14
        float output = AllpassInterpolator(buffer_[i_a], buffer_[i_b], frac);
 8000df0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8000df4:	edd3 6a88 	vldr	s13, [r3, #544]	; 0x220
        output = std::clamp<float>(input + output * feedback, -2, 2);
 8000df8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8000dfc:	ed9f 5a51 	vldr	s10, [pc, #324]	; 8000f44 <recorder::SynthEngine::RenderOneSample()+0x3e4>
 8000e00:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
        follower_.Reset();
    }

    float Process(float in)
    {
        float envelope = follower_.Process(in * pregain_);
 8000e04:	edd5 7a89 	vldr	s15, [r5, #548]	; 0x224
 8000e08:	eeb8 6a00 	vmov.f32	s12, #128	; 0xc0000000 -2.0

    float Process(float in)
    {
        in = std::abs(in);

        if (in >= envelope_)
 8000e0c:	ed95 0a91 	vldr	s0, [r5, #580]	; 0x244
 8000e10:	fe84 7a47 	vminnm.f32	s14, s8, s14
 8000e14:	fe87 7a05 	vmaxnm.f32	s14, s14, s10
 8000e18:	eea6 8a87 	vfma.f32	s16, s13, s14
 8000e1c:	edc5 6a99 	vstr	s13, [r5, #612]	; 0x264
 8000e20:	fe88 8a65 	vminnm.f32	s16, s16, s11
 8000e24:	fe88 8a06 	vmaxnm.f32	s16, s16, s12
 8000e28:	ee68 7a27 	vmul.f32	s15, s16, s15
  abs(double __x)
  { return __builtin_fabs(__x); }

  inline _GLIBCXX_CONSTEXPR float
  abs(float __x)
  { return __builtin_fabsf(__x); }
 8000e2c:	eef0 7ae7 	vabs.f32	s15, s15
 8000e30:	eef4 7ac0 	vcmpe.f32	s15, s0
 8000e34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e38:	f2c0 8144 	blt.w	80010c4 <recorder::SynthEngine::RenderOneSample()+0x564>
        {
            envelope_ += attack_rate_ * (in - envelope_);
 8000e3c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8000e40:	ed95 7a8d 	vldr	s14, [r5, #564]	; 0x234
            hold_count_ = 0;
 8000e44:	2300      	movs	r3, #0
            envelope_ += attack_rate_ * (in - envelope_);
 8000e46:	eea7 0a27 	vfma.f32	s0, s14, s15
            hold_count_ = 0;
 8000e4a:	f8c5 3240 	str.w	r3, [r5, #576]	; 0x240
            envelope_ += attack_rate_ * (in - envelope_);
 8000e4e:	ed85 0a91 	vstr	s0, [r5, #580]	; 0x244
  using ::log10;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  log10(float __x)
  { return __builtin_log10f(__x); }
 8000e52:	f005 ff03 	bl	8006c5c <log10f>
        float sense = 20 * std::log10(envelope);
 8000e56:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
        // h11 = t^3 - t^2
        // We multiply h01 by A = ratio * softness to provide the step from 0
        // to A. We multiply h11 by 2A to make the ending slope equal to ratio.
        // Then, the sum of the terms reduces to A*t^2.

        if (db > softness_)
 8000e5a:	edd5 7a8b 	vldr	s15, [r5, #556]	; 0x22c
        float sense = 20 * std::log10(envelope);
 8000e5e:	ee20 0a07 	vmul.f32	s0, s0, s14
        if (db > softness_)
 8000e62:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8000e66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e6a:	f340 80d9 	ble.w	8001020 <recorder::SynthEngine::RenderOneSample()+0x4c0>
        {
            return ratio_ * db;
 8000e6e:	edd5 7a8a 	vldr	s15, [r5, #552]	; 0x228
 8000e72:	ee20 0a27 	vmul.f32	s0, s0, s15
  using ::pow;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  pow(float __x, float __y)
  { return __builtin_powf(__x, __y); }
 8000e76:	eddf 7a34 	vldr	s15, [pc, #208]	; 8000f48 <recorder::SynthEngine::RenderOneSample()+0x3e8>
 8000e7a:	ee20 0a27 	vmul.f32	s0, s0, s15
 8000e7e:	f005 fd51 	bl	8006924 <expf>
        output *= 0.5;
 8000e82:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
        return in * std::pow(10.0, gain / 20);
 8000e86:	ee20 0a08 	vmul.f32	s0, s0, s16
        if (in >= envelope_)
 8000e8a:	edd5 7a96 	vldr	s15, [r5, #600]	; 0x258
        buffer_[write_head_] = compressor_.Process(output);
 8000e8e:	eb04 0386 	add.w	r3, r4, r6, lsl #2
        write_head_ = (write_head_ + 1) % kBufferSize;
 8000e92:	3601      	adds	r6, #1
        output *= 0.5;
 8000e94:	ee28 8a07 	vmul.f32	s16, s16, s14
        write_head_ = (write_head_ + 1) % kBufferSize;
 8000e98:	f3c6 060d 	ubfx	r6, r6, #0, #14
        buffer_[write_head_] = compressor_.Process(output);
 8000e9c:	ed83 0a88 	vstr	s0, [r3, #544]	; 0x220
 8000ea0:	eeb0 7ac8 	vabs.f32	s14, s16
        write_head_ = (write_head_ + 1) % kBufferSize;
 8000ea4:	f8c5 6220 	str.w	r6, [r5, #544]	; 0x220
 8000ea8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000eac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000eb0:	f2c0 80ae 	blt.w	8001010 <recorder::SynthEngine::RenderOneSample()+0x4b0>
            envelope_ += attack_rate_ * (in - envelope_);
 8000eb4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000eb8:	edd5 6a92 	vldr	s13, [r5, #584]	; 0x248
            hold_count_ = 0;
 8000ebc:	2300      	movs	r3, #0
            envelope_ += attack_rate_ * (in - envelope_);
 8000ebe:	eee6 7a87 	vfma.f32	s15, s13, s14
            hold_count_ = 0;
 8000ec2:	f8c5 3254 	str.w	r3, [r5, #596]	; 0x254
            envelope_ += attack_rate_ * (in - envelope_);
 8000ec6:	edc5 7a96 	vstr	s15, [r5, #600]	; 0x258
            sample *= duty_gain_;
 8000eca:	ed94 0a06 	vldr	s0, [r4, #24]
 8000ece:	ee28 0a00 	vmul.f32	s0, s16, s0
        }
 8000ed2:	ecbd 8b06 	vpop	{d8-d10}
 8000ed6:	bd70      	pop	{r4, r5, r6, pc}
            switch (adsr_state_)
 8000ed8:	3b01      	subs	r3, #1
 8000eda:	2b03      	cmp	r3, #3
 8000edc:	f63f ae55 	bhi.w	8000b8a <recorder::SynthEngine::RenderOneSample()+0x2a>
 8000ee0:	e8df f003 	tbb	[pc, r3]
 8000ee4:	52213407 	.word	0x52213407
        }
 8000ee8:	ecbd 8b06 	vpop	{d8-d10}
                return 0.0f;
 8000eec:	ed9f 0a15 	vldr	s0, [pc, #84]	; 8000f44 <recorder::SynthEngine::RenderOneSample()+0x3e4>
        }
 8000ef0:	bd70      	pop	{r4, r5, r6, pc}
                float increment = 1.0f / (adsr_attack_time_ * sample_rate_);
 8000ef2:	edd5 7aa8 	vldr	s15, [r5, #672]	; 0x2a0
 8000ef6:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000efa:	edd5 6aa2 	vldr	s13, [r5, #648]	; 0x288
                adsr_value_ += increment;
 8000efe:	edd5 5aa6 	vldr	s11, [r5, #664]	; 0x298
                float increment = 1.0f / (adsr_attack_time_ * sample_rate_);
 8000f02:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000f06:	ee86 7a26 	vdiv.f32	s14, s12, s13
                adsr_value_ += increment;
 8000f0a:	ee37 7a25 	vadd.f32	s14, s14, s11
                if (adsr_value_ >= 1.0f)
 8000f0e:	eeb4 7ac6 	vcmpe.f32	s14, s12
 8000f12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f16:	f2c0 811f 	blt.w	8001158 <recorder::SynthEngine::RenderOneSample()+0x5f8>
                    adsr_state_ = ADSRState::kDecay;
 8000f1a:	2302      	movs	r3, #2
                    adsr_value_ = 1.0f;
 8000f1c:	ed85 6aa6 	vstr	s12, [r5, #664]	; 0x298
                    adsr_state_ = ADSRState::kDecay;
 8000f20:	f8c5 329c 	str.w	r3, [r5, #668]	; 0x29c
 8000f24:	e636      	b.n	8000b94 <recorder::SynthEngine::RenderOneSample()+0x34>
                adsr_value_ = adsr_sustain_level_;
 8000f26:	f8d5 3290 	ldr.w	r3, [r5, #656]	; 0x290
                float increment = 1.0f / (adsr_attack_time_ * sample_rate_);
 8000f2a:	edd5 7aa8 	vldr	s15, [r5, #672]	; 0x2a0
                adsr_value_ = adsr_sustain_level_;
 8000f2e:	f8c5 3298 	str.w	r3, [r5, #664]	; 0x298
                break;
 8000f32:	e62f      	b.n	8000b94 <recorder::SynthEngine::RenderOneSample()+0x34>
 8000f34:	3a83126f 	.word	0x3a83126f
 8000f38:	3e99999a 	.word	0x3e99999a
 8000f3c:	3ecccccd 	.word	0x3ecccccd
 8000f40:	3f666666 	.word	0x3f666666
 8000f44:	00000000 	.word	0x00000000
 8000f48:	3debc8e3 	.word	0x3debc8e3
                float decrement = (1.0f - adsr_sustain_level_) / (adsr_decay_time_ * sample_rate_);
 8000f4c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8000f50:	edd5 5aa4 	vldr	s11, [r5, #656]	; 0x290
 8000f54:	edd5 7aa8 	vldr	s15, [r5, #672]	; 0x2a0
 8000f58:	edd5 6aa3 	vldr	s13, [r5, #652]	; 0x28c
 8000f5c:	ee36 6a65 	vsub.f32	s12, s12, s11
                adsr_value_ -= decrement;
 8000f60:	ed95 7aa6 	vldr	s14, [r5, #664]	; 0x298
                float decrement = (1.0f - adsr_sustain_level_) / (adsr_decay_time_ * sample_rate_);
 8000f64:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8000f68:	ee86 5a26 	vdiv.f32	s10, s12, s13
                adsr_value_ -= decrement;
 8000f6c:	ee37 7a45 	vsub.f32	s14, s14, s10
                if (adsr_value_ <= adsr_sustain_level_)
 8000f70:	eef4 5ac7 	vcmpe.f32	s11, s14
 8000f74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f78:	f2c0 80ee 	blt.w	8001158 <recorder::SynthEngine::RenderOneSample()+0x5f8>
                    adsr_state_ = ADSRState::kSustain;
 8000f7c:	2303      	movs	r3, #3
                    adsr_value_ = adsr_sustain_level_;
 8000f7e:	edc5 5aa6 	vstr	s11, [r5, #664]	; 0x298
                    adsr_state_ = ADSRState::kSustain;
 8000f82:	f8c5 329c 	str.w	r3, [r5, #668]	; 0x29c
 8000f86:	e605      	b.n	8000b94 <recorder::SynthEngine::RenderOneSample()+0x34>
                float decrement = adsr_sustain_level_ / (adsr_release_time_ * sample_rate_);
 8000f88:	edd5 7aa8 	vldr	s15, [r5, #672]	; 0x2a0
 8000f8c:	edd5 6aa5 	vldr	s13, [r5, #660]	; 0x294
 8000f90:	edd5 5aa4 	vldr	s11, [r5, #656]	; 0x290
 8000f94:	ee67 6aa6 	vmul.f32	s13, s15, s13
                adsr_value_ -= decrement;
 8000f98:	ed95 7aa6 	vldr	s14, [r5, #664]	; 0x298
            if (filterMode_ == FILTER_MODE_NORMAL)
 8000f9c:	f890 31f9 	ldrb.w	r3, [r0, #505]	; 0x1f9
                float decrement = adsr_sustain_level_ / (adsr_release_time_ * sample_rate_);
 8000fa0:	ee85 6aa6 	vdiv.f32	s12, s11, s13
                adsr_value_ -= decrement;
 8000fa4:	ee37 7a46 	vsub.f32	s14, s14, s12
 8000fa8:	ed85 7aa6 	vstr	s14, [r5, #664]	; 0x298
 8000fac:	b9f3      	cbnz	r3, 8000fec <recorder::SynthEngine::RenderOneSample()+0x48c>
                targetFormantFreqs_[0] = vowelData[currentVoice_][vowel].F1;
 8000fae:	f890 21f8 	ldrb.w	r2, [r0, #504]	; 0x1f8
 8000fb2:	4b7d      	ldr	r3, [pc, #500]	; (80011a8 <recorder::SynthEngine::RenderOneSample()+0x648>)
 8000fb4:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8000fb8:	eb03 1302 	add.w	r3, r3, r2, lsl #4
                targetFormantFreqs_[1] = vowelData[currentVoice_][vowel].F2;
 8000fbc:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
                targetFormantFreqs_[0] = vowelData[currentVoice_][vowel].F1;
 8000fc0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
                targetFormantFreqs_[1] = vowelData[currentVoice_][vowel].F2;
 8000fc4:	f8c0 21cc 	str.w	r2, [r0, #460]	; 0x1cc
                targetFormantQs_[0] = vowelData[currentVoice_][vowel].Q1;
 8000fc8:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
                targetFormantFreqs_[0] = vowelData[currentVoice_][vowel].F1;
 8000fcc:	f8c0 11c8 	str.w	r1, [r0, #456]	; 0x1c8
                targetFormantQs_[0] = vowelData[currentVoice_][vowel].Q1;
 8000fd0:	f8c0 21e0 	str.w	r2, [r0, #480]	; 0x1e0
                targetFormantFreqs_[2] = vowelData[currentVoice_][vowel].F3;
 8000fd4:	f8d3 1098 	ldr.w	r1, [r3, #152]	; 0x98
                targetFormantQs_[1] = vowelData[currentVoice_][vowel].Q2;
 8000fd8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
                targetFormantQs_[2] = vowelData[currentVoice_][vowel].Q3;
 8000fdc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
                targetFormantFreqs_[2] = vowelData[currentVoice_][vowel].F3;
 8000fe0:	f8c0 11d0 	str.w	r1, [r0, #464]	; 0x1d0
                targetFormantQs_[1] = vowelData[currentVoice_][vowel].Q2;
 8000fe4:	f8c0 21e4 	str.w	r2, [r0, #484]	; 0x1e4
                targetFormantQs_[2] = vowelData[currentVoice_][vowel].Q3;
 8000fe8:	f8c0 31e8 	str.w	r3, [r0, #488]	; 0x1e8
                if (adsr_value_ <= 0.0f)
 8000fec:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
            formantRate_ = rate;
 8000ff0:	4b6e      	ldr	r3, [pc, #440]	; (80011ac <recorder::SynthEngine::RenderOneSample()+0x64c>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f8c4 31ec 	str.w	r3, [r4, #492]	; 0x1ec
 8000ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ffc:	f63f adca 	bhi.w	8000b94 <recorder::SynthEngine::RenderOneSample()+0x34>
                    adsr_state_ = ADSRState::kIdle;
 8001000:	2300      	movs	r3, #0
                    adsr_value_ = 0.0f;
 8001002:	f8c5 2298 	str.w	r2, [r5, #664]	; 0x298
                    adsr_state_ = ADSRState::kIdle;
 8001006:	f8c5 329c 	str.w	r3, [r5, #668]	; 0x29c
                    is_note_on_ = false;
 800100a:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 800100e:	e5c1      	b.n	8000b94 <recorder::SynthEngine::RenderOneSample()+0x34>
        }
        else if (hold_count_ < hold_samples_)
 8001010:	e9d5 2394 	ldrd	r2, r3, [r5, #592]	; 0x250
 8001014:	4293      	cmp	r3, r2
 8001016:	d270      	bcs.n	80010fa <recorder::SynthEngine::RenderOneSample()+0x59a>
        {
            hold_count_++;
 8001018:	3301      	adds	r3, #1
 800101a:	f8c5 3254 	str.w	r3, [r5, #596]	; 0x254
 800101e:	e754      	b.n	8000eca <recorder::SynthEngine::RenderOneSample()+0x36a>
        }
        else
        {
            float t = std::max<float>(db * t_scaler_ + 0.5, 0);
 8001020:	edd5 6a8c 	vldr	s13, [r5, #560]	; 0x230
    max(const _Tp& __a, const _Tp& __b)
    {
      // concept requirements
      __glibcxx_function_requires(_LessThanComparableConcept<_Tp>)
      //return  __a < __b ? __b : __a;
      if (__a < __b)
 8001024:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8001028:	ee20 0a26 	vmul.f32	s0, s0, s13
 800102c:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8001030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001034:	f100 8093 	bmi.w	800115e <recorder::SynthEngine::RenderOneSample()+0x5fe>
 8001038:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800103c:	ee30 0a07 	vadd.f32	s0, s0, s14
            return ratio_ * softness_ * t * t;
 8001040:	ee20 0a00 	vmul.f32	s0, s0, s0
 8001044:	ed95 7a8a 	vldr	s14, [r5, #552]	; 0x228
 8001048:	ee67 7a87 	vmul.f32	s15, s15, s14
 800104c:	ee27 0a80 	vmul.f32	s0, s15, s0
 8001050:	e711      	b.n	8000e76 <recorder::SynthEngine::RenderOneSample()+0x316>
        float time = kMinDelay + delay * (kMaxDelay - kMinDelay);
 8001052:	eddf 7a57 	vldr	s15, [pc, #348]	; 80011b0 <recorder::SynthEngine::RenderOneSample()+0x650>
        float delay_samples = time * kAudioSampleRate;
 8001056:	ed9f 7a57 	vldr	s14, [pc, #348]	; 80011b4 <recorder::SynthEngine::RenderOneSample()+0x654>
        float time = kMinDelay + delay * (kMaxDelay - kMinDelay);
 800105a:	ee75 7aa7 	vadd.f32	s15, s11, s15
        return (write_head_ + kBufferSize - offset) % kBufferSize;
 800105e:	f8d5 6220 	ldr.w	r6, [r5, #544]	; 0x220
        float delay_samples = time * kAudioSampleRate;
 8001062:	ee67 7a87 	vmul.f32	s15, s15, s14
        uint32_t i_a = ReadIndex(static_cast<uint32_t>(delay_samples));
 8001066:	eebc 6ae7 	vcvt.u32.f32	s12, s15
        uint32_t i_b = ReadIndex(static_cast<uint32_t>(delay_samples + 1));
 800106a:	ee77 6aa4 	vadd.f32	s13, s15, s9
        float frac = delay_samples - static_cast<uint32_t>(delay_samples);
 800106e:	eef8 5a46 	vcvt.f32.u32	s11, s12
        return (write_head_ + kBufferSize - offset) % kBufferSize;
 8001072:	ee16 2a10 	vmov	r2, s12
        uint32_t i_b = ReadIndex(static_cast<uint32_t>(delay_samples + 1));
 8001076:	eebc 7ae6 	vcvt.u32.f32	s14, s13
        return (write_head_ + kBufferSize - offset) % kBufferSize;
 800107a:	1ab2      	subs	r2, r6, r2
        uint32_t i_b = ReadIndex(static_cast<uint32_t>(delay_samples + 1));
 800107c:	ee17 3a10 	vmov	r3, s14
        float frac = delay_samples - static_cast<uint32_t>(delay_samples);
 8001080:	ee37 7ae5 	vsub.f32	s14, s15, s11
        return (write_head_ + kBufferSize - offset) % kBufferSize;
 8001084:	f3c2 020d 	ubfx	r2, r2, #0, #14
 8001088:	1af3      	subs	r3, r6, r3
    }

    float AllpassInterpolator(float a, float b, float t)
    {
        if (t == 0)
 800108a:	eeb5 7a40 	vcmp.f32	s14, #0.0
        float output = AllpassInterpolator(buffer_[i_a], buffer_[i_b], frac);
 800108e:	eb04 0282 	add.w	r2, r4, r2, lsl #2
        return (write_head_ + kBufferSize - offset) % kBufferSize;
 8001092:	f3c3 030d 	ubfx	r3, r3, #0, #14
        float output = AllpassInterpolator(buffer_[i_a], buffer_[i_b], frac);
 8001096:	edd2 6a88 	vldr	s13, [r2, #544]	; 0x220
        if (t == 0)
 800109a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        float output = AllpassInterpolator(buffer_[i_a], buffer_[i_b], frac);
 800109e:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80010a2:	ed93 6a88 	vldr	s12, [r3, #544]	; 0x220
        if (t == 0)
 80010a6:	f43f aea7 	beq.w	8000df8 <recorder::SynthEngine::RenderOneSample()+0x298>
        {
            interpolator_history_ = a;
        }
        else
        {
            interpolator_history_ = (1 - t) * (a - interpolator_history_) + b;
 80010aa:	ee74 4ae7 	vsub.f32	s9, s9, s15
 80010ae:	ed95 7a99 	vldr	s14, [r5, #612]	; 0x264
 80010b2:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80010b6:	ee74 4aa5 	vadd.f32	s9, s9, s11
 80010ba:	eef0 6a46 	vmov.f32	s13, s12
 80010be:	eee4 6a87 	vfma.f32	s13, s9, s14
 80010c2:	e699      	b.n	8000df8 <recorder::SynthEngine::RenderOneSample()+0x298>
        else if (hold_count_ < hold_samples_)
 80010c4:	e9d5 238f 	ldrd	r2, r3, [r5, #572]	; 0x23c
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d21f      	bcs.n	800110c <recorder::SynthEngine::RenderOneSample()+0x5ac>
            hold_count_++;
 80010cc:	3301      	adds	r3, #1
 80010ce:	f8c5 3240 	str.w	r3, [r5, #576]	; 0x240
 80010d2:	e6be      	b.n	8000e52 <recorder::SynthEngine::RenderOneSample()+0x2f2>
 80010d4:	f44f 63c8 	mov.w	r3, #1600	; 0x640
 80010d8:	e685      	b.n	8000de6 <recorder::SynthEngine::RenderOneSample()+0x286>
            if (duty_cyclerandomization > 0.0f)
 80010da:	edd4 7a84 	vldr	s15, [r4, #528]	; 0x210
 80010de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e6:	dc3d      	bgt.n	8001164 <recorder::SynthEngine::RenderOneSample()+0x604>
                current_dutycycle = base_dutycycle;
 80010e8:	ed94 9a83 	vldr	s18, [r4, #524]	; 0x20c
 80010ec:	ed84 9a85 	vstr	s18, [r4, #532]	; 0x214
                randomizationcounter = randomizationperiod;
 80010f0:	f8d4 321c 	ldr.w	r3, [r4, #540]	; 0x21c
 80010f4:	f8c4 3218 	str.w	r3, [r4, #536]	; 0x218
 80010f8:	e569      	b.n	8000bce <recorder::SynthEngine::RenderOneSample()+0x6e>
        }
        else
        {
            envelope_ += decay_rate_ * (in - envelope_);
 80010fa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80010fe:	edd5 6a93 	vldr	s13, [r5, #588]	; 0x24c
 8001102:	eee6 7a87 	vfma.f32	s15, s13, s14
 8001106:	edc5 7a96 	vstr	s15, [r5, #600]	; 0x258
 800110a:	e6de      	b.n	8000eca <recorder::SynthEngine::RenderOneSample()+0x36a>
 800110c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8001110:	ed95 7a8e 	vldr	s14, [r5, #568]	; 0x238
 8001114:	eea7 0a27 	vfma.f32	s0, s14, s15
 8001118:	ed85 0a91 	vstr	s0, [r5, #580]	; 0x244
 800111c:	e699      	b.n	8000e52 <recorder::SynthEngine::RenderOneSample()+0x2f2>
                t /= dt;
 800111e:	ee80 7a29 	vdiv.f32	s14, s0, s19
                return t + t - t * t - 1.0f;
 8001122:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8001126:	eeff 8a00 	vmov.f32	s17, #240	; 0xbf800000 -1.0
 800112a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800112e:	eee7 8a27 	vfma.f32	s17, s14, s15
 8001132:	eef0 9a68 	vmov.f32	s19, s17
 8001136:	e5a8      	b.n	8000c8a <recorder::SynthEngine::RenderOneSample()+0x12a>
                t /= dt;
 8001138:	ee80 7a29 	vdiv.f32	s14, s0, s19
                return t + t - t * t - 1.0f;
 800113c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
            sample += PolyBlep(phase, phase_increment);
 8001140:	ee7a 8a68 	vsub.f32	s17, s20, s17
                return t + t - t * t - 1.0f;
 8001144:	ee77 7ac7 	vsub.f32	s15, s15, s14
            sample += PolyBlep(phase, phase_increment);
 8001148:	eee7 8a27 	vfma.f32	s17, s14, s15
 800114c:	eeb0 aa68 	vmov.f32	s20, s17
                return t + t - t * t - 1.0f;
 8001150:	e570      	b.n	8000c34 <recorder::SynthEngine::RenderOneSample()+0xd4>
            }
            else
            {
                return 0.0f;
 8001152:	eddf 9a19 	vldr	s19, [pc, #100]	; 80011b8 <recorder::SynthEngine::RenderOneSample()+0x658>
 8001156:	e598      	b.n	8000c8a <recorder::SynthEngine::RenderOneSample()+0x12a>
                adsr_value_ -= decrement;
 8001158:	ed85 7aa6 	vstr	s14, [r5, #664]	; 0x298
 800115c:	e51a      	b.n	8000b94 <recorder::SynthEngine::RenderOneSample()+0x34>
 800115e:	ed9f 0a16 	vldr	s0, [pc, #88]	; 80011b8 <recorder::SynthEngine::RenderOneSample()+0x658>
 8001162:	e76f      	b.n	8001044 <recorder::SynthEngine::RenderOneSample()+0x4e4>
                float random_offset = ((static_cast<float>(std::rand()) / RAND_MAX) * 2.0f - 1.0f);
 8001164:	f006 fdb2 	bl	8007ccc <rand>
 8001168:	ee07 0a90 	vmov	s15, r0
 800116c:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8001170:	ed9f 5a12 	vldr	s10, [pc, #72]	; 80011bc <recorder::SynthEngine::RenderOneSample()+0x65c>
 8001174:	eef8 6ae7 	vcvt.f32.s32	s13, s15
                float max_offset = 0.3f * duty_cyclerandomization; // Max 30% variation at full randomization
 8001178:	eddf 5a11 	vldr	s11, [pc, #68]	; 80011c0 <recorder::SynthEngine::RenderOneSample()+0x660>
 800117c:	edd4 7a84 	vldr	s15, [r4, #528]	; 0x210
                current_dutycycle = std::max(0.1f, std::min(0.9f, base_dutycycle + offset));
 8001180:	ed94 0a83 	vldr	s0, [r4, #524]	; 0x20c
                float random_offset = ((static_cast<float>(std::rand()) / RAND_MAX) * 2.0f - 1.0f);
 8001184:	eea6 7a85 	vfma.f32	s14, s13, s10
                current_dutycycle = std::max(0.1f, std::min(0.9f, base_dutycycle + offset));
 8001188:	ed9f 9a09 	vldr	s18, [pc, #36]	; 80011b0 <recorder::SynthEngine::RenderOneSample()+0x650>
                float max_offset = 0.3f * duty_cyclerandomization; // Max 30% variation at full randomization
 800118c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8001190:	ed9f 6a0c 	vldr	s12, [pc, #48]	; 80011c4 <recorder::SynthEngine::RenderOneSample()+0x664>
                current_dutycycle = std::max(0.1f, std::min(0.9f, base_dutycycle + offset));
 8001194:	eea7 0a27 	vfma.f32	s0, s14, s15
 8001198:	fe80 9a09 	vmaxnm.f32	s18, s0, s18
 800119c:	fe89 9a46 	vminnm.f32	s18, s18, s12
 80011a0:	ed84 9a85 	vstr	s18, [r4, #532]	; 0x214
        }
 80011a4:	e7a4      	b.n	80010f0 <recorder::SynthEngine::RenderOneSample()+0x590>
 80011a6:	bf00      	nop
 80011a8:	0800879c 	.word	0x0800879c
 80011ac:	3a83126f 	.word	0x3a83126f
 80011b0:	3dcccccd 	.word	0x3dcccccd
 80011b4:	467a0000 	.word	0x467a0000
 80011b8:	00000000 	.word	0x00000000
 80011bc:	30800000 	.word	0x30800000
 80011c0:	3e99999a 	.word	0x3e99999a
 80011c4:	3f666666 	.word	0x3f666666

080011c8 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)>:
            system::Standby();
        }
    }

    const AudioOutput Process(const AudioInput &audio_in, const PotInput &pot)
    {
 80011c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
        ScopedProfilingPin<PROFILE_PROCESS> profile;
        io_.human.in.pot = pot;
        AudioOutput audio_out = {};
 80011cc:	2300      	movs	r3, #0
        io_.human.in.pot = pot;
 80011ce:	4e14      	ldr	r6, [pc, #80]	; (8001220 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x58>)
 80011d0:	468c      	mov	ip, r1
    {
 80011d2:	468e      	mov	lr, r1
        io_.human.in.pot = pot;
 80011d4:	4634      	mov	r4, r6
      _Tp
      load(memory_order __m = memory_order_seq_cst) const noexcept
      {
	alignas(_Tp) unsigned char __buf[sizeof(_Tp)];
	_Tp* __ptr = reinterpret_cast<_Tp*>(__buf);
	__atomic_load(std::__addressof(_M_i), __ptr, int(__m));
 80011d6:	4f13      	ldr	r7, [pc, #76]	; (8001224 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x5c>)
    {
 80011d8:	ed2d 8b10 	vpush	{d8-d15}
 80011dc:	b08a      	sub	sp, #40	; 0x28
        AudioOutput audio_out = {};
 80011de:	e9cd 3304 	strd	r3, r3, [sp, #16]
 80011e2:	9306      	str	r3, [sp, #24]
 80011e4:	ad04      	add	r5, sp, #16
        io_.human.in.pot = pot;
 80011e6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80011ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80011ec:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 80011f0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80011f4:	783b      	ldrb	r3, [r7, #0]
 80011f6:	f3bf 8f5b 	dmb	ish
        State state = state_.load(std::memory_order_acquire);

        if (state == STATE_SYNTH)
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d014      	beq.n	8001228 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x60>
            float vib = pot[POT_3];
            float formant = pot[POT_2];
            synth_engine_.Process(audio_out[AUDIO_OUT_LINE], button_pressed, pot_value, hold, formant, vib, tune);
        }

        return audio_out;
 80011fe:	ab0a      	add	r3, sp, #40	; 0x28
 8001200:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001204:	e903 0007 	stmdb	r3, {r0, r1, r2}
 8001208:	ed9d 0a07 	vldr	s0, [sp, #28]
 800120c:	eddd 0a08 	vldr	s1, [sp, #32]
 8001210:	ed9d 1a09 	vldr	s2, [sp, #36]	; 0x24
    }
 8001214:	b00a      	add	sp, #40	; 0x28
 8001216:	ecbd 8b10 	vpop	{d8-d15}
 800121a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800121e:	bf00      	nop
 8001220:	200106cc 	.word	0x200106cc
 8001224:	200106f4 	.word	0x200106f4
        return history_ == (1 << kShift);
    }

    bool level(void)
    {
        return history_ & 1;
 8001228:	4af0      	ldr	r2, [pc, #960]	; (80015ec <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x424>)
            if (filterMode_ == FILTER_MODE_WAH)
 800122a:	4cf1      	ldr	r4, [pc, #964]	; (80015f0 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x428>)
 800122c:	4bf1      	ldr	r3, [pc, #964]	; (80015f4 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x42c>)
 800122e:	6817      	ldr	r7, [r2, #0]
 8001230:	f894 a1f9 	ldrb.w	sl, [r4, #505]	; 0x1f9
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f007 0701 	and.w	r7, r7, #1
 800123a:	f1ba 0f01 	cmp.w	sl, #1
            bool hold = io_.human.in.sw[SWITCH_LOOP];
 800123e:	f896 9022 	ldrb.w	r9, [r6, #34]	; 0x22
            float pot_value = pot[POT_1];
 8001242:	edde ba00 	vldr	s23, [lr]
 8001246:	f003 0801 	and.w	r8, r3, #1
            float vib = pot[POT_3];
 800124a:	ed9e ca02 	vldr	s24, [lr, #8]
        return level();
    }

    bool is_low(void)
    {
        return !level();
 800124e:	f087 0701 	eor.w	r7, r7, #1
            float formant = pot[POT_2];
 8001252:	ed9e 9a01 	vldr	s18, [lr, #4]
 8001256:	f000 840a 	beq.w	8001a6e <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x8a6>
                float freqDiff = targetFormantFreqs_[i] - currentFormantFreqs_[i];
 800125a:	ed94 7a6f 	vldr	s14, [r4, #444]	; 0x1bc
        gain_ = std::pow(10.0f, gainDB / 40.0f); // For peak, lowshelf, highshelf
 800125e:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8001262:	ed94 6a72 	vldr	s12, [r4, #456]	; 0x1c8
        float alpha = sin_omega / (2.0f * Q_);
 8001266:	eef6 aa00 	vmov.f32	s21, #96	; 0x3f000000  0.5
                currentFormantFreqs_[i] += freqDiff * formantRate_;
 800126a:	edd4 da7b 	vldr	s27, [r4, #492]	; 0x1ec
                a1_ = -2.0f * cos_omega;
 800126e:	eeb8 ba00 	vmov.f32	s22, #128	; 0xc0000000 -2.0
                float freqDiff = targetFormantFreqs_[i] - currentFormantFreqs_[i];
 8001272:	ee36 6a47 	vsub.f32	s12, s12, s14
                float qDiff = targetFormantQs_[i] - currentFormantQs_[i];
 8001276:	edd4 7a75 	vldr	s15, [r4, #468]	; 0x1d4
 800127a:	edd4 6a78 	vldr	s13, [r4, #480]	; 0x1e0
                    currentFormantFreqs_[i] * freq_mult_,
 800127e:	ed94 da7d 	vldr	s26, [r4, #500]	; 0x1f4
                currentFormantFreqs_[i] += freqDiff * formantRate_;
 8001282:	eea6 7a2d 	vfma.f32	s14, s12, s27
        float omega = 2.0f * M_PI * centerFrequency_ / sampleRate_;
 8001286:	ed9f eadc 	vldr	s28, [pc, #880]	; 80015f8 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x430>
                float qDiff = targetFormantQs_[i] - currentFormantQs_[i];
 800128a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800128e:	edd4 5a43 	vldr	s11, [r4, #268]	; 0x10c
                    currentFormantQs_[i] * q_mult_);
 8001292:	edd4 ca7c 	vldr	s25, [r4, #496]	; 0x1f0
        gain_ = std::pow(10.0f, gainDB / 40.0f); // For peak, lowshelf, highshelf
 8001296:	ed84 8a46 	vstr	s16, [r4, #280]	; 0x118
                currentFormantQs_[i] += qDiff * formantRate_;
 800129a:	eeed 7aa6 	vfma.f32	s15, s27, s13
        b1_ /= a0_;
 800129e:	eddf 9ade 	vldr	s19, [pc, #888]	; 8001618 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x450>
     */
    void SetDepth(float newDepth)
    {
        // Map from [0,1] to [0,0.25]:
        float mapped = newDepth * 0.25f;
        targetDepth_ = mapped;
 80012a2:	4ed6      	ldr	r6, [pc, #856]	; (80015fc <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x434>)
                filters_[i].SetParameters(
 80012a4:	ee6d 6a07 	vmul.f32	s13, s26, s14
                currentFormantFreqs_[i] += freqDiff * formantRate_;
 80012a8:	ed84 7a6f 	vstr	s14, [r4, #444]	; 0x1bc
                currentFormantQs_[i] += qDiff * formantRate_;
 80012ac:	fe89 9a29 	vmaxnm.f32	s18, s18, s19
            wahPosition_ = pos;
 80012b0:	fe89 9a48 	vminnm.f32	s18, s18, s16
        float omega = 2.0f * M_PI * centerFrequency_ / sampleRate_;
 80012b4:	ee26 7a8e 	vmul.f32	s14, s13, s28
        centerFrequency_ = centerFrequency;
 80012b8:	edc4 6a44 	vstr	s13, [r4, #272]	; 0x110
                filters_[i].SetParameters(
 80012bc:	ee2c aaa7 	vmul.f32	s20, s25, s15
                currentFormantQs_[i] += qDiff * formantRate_;
 80012c0:	edc4 7a75 	vstr	s15, [r4, #468]	; 0x1d4
        float omega = 2.0f * M_PI * centerFrequency_ / sampleRate_;
 80012c4:	eec7 ea25 	vdiv.f32	s29, s14, s11
        Q_ = Q;
 80012c8:	ed84 aa45 	vstr	s20, [r4, #276]	; 0x114
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 80012cc:	eeb0 0a6e 	vmov.f32	s0, s29
 80012d0:	f005 fb9a 	bl	8006a08 <sinf>
 80012d4:	eef0 8a40 	vmov.f32	s17, s0
  { return __builtin_cosf(__x); }
 80012d8:	eeb0 0a6e 	vmov.f32	s0, s29
 80012dc:	f005 f9f4 	bl	80066c8 <cosf>
                float freqDiff = targetFormantFreqs_[i] - currentFormantFreqs_[i];
 80012e0:	ed94 7a70 	vldr	s14, [r4, #448]	; 0x1c0
        float alpha = sin_omega / (2.0f * Q_);
 80012e4:	ee68 8aaa 	vmul.f32	s17, s17, s21
 80012e8:	edd4 6a73 	vldr	s13, [r4, #460]	; 0x1cc
                a1_ = -2.0f * cos_omega;
 80012ec:	ee20 6a0b 	vmul.f32	s12, s0, s22
        b1_ /= a0_;
 80012f0:	edc4 9a4b 	vstr	s19, [r4, #300]	; 0x12c
 80012f4:	ee76 6ac7 	vsub.f32	s13, s13, s14
        gain_ = std::pow(10.0f, gainDB / 40.0f); // For peak, lowshelf, highshelf
 80012f8:	ed84 8a55 	vstr	s16, [r4, #340]	; 0x154
        float alpha = sin_omega / (2.0f * Q_);
 80012fc:	eec8 7a8a 	vdiv.f32	s15, s17, s20
                float qDiff = targetFormantQs_[i] - currentFormantQs_[i];
 8001300:	edd4 8a76 	vldr	s17, [r4, #472]	; 0x1d8
                currentFormantFreqs_[i] += freqDiff * formantRate_;
 8001304:	eead 7aa6 	vfma.f32	s14, s27, s13
                float qDiff = targetFormantQs_[i] - currentFormantQs_[i];
 8001308:	edd4 6a79 	vldr	s13, [r4, #484]	; 0x1e4
 800130c:	ee76 6ae8 	vsub.f32	s13, s13, s17
                currentFormantQs_[i] += qDiff * formantRate_;
 8001310:	eeed 8aa6 	vfma.f32	s17, s27, s13
                currentFormantFreqs_[i] += freqDiff * formantRate_;
 8001314:	ed84 7a70 	vstr	s14, [r4, #448]	; 0x1c0
                filters_[i].SetParameters(
 8001318:	ee6d 6a07 	vmul.f32	s13, s26, s14
        centerFrequency_ = centerFrequency;
 800131c:	edc4 6a53 	vstr	s13, [r4, #332]	; 0x14c
        float omega = 2.0f * M_PI * centerFrequency_ / sampleRate_;
 8001320:	ee66 6a8e 	vmul.f32	s13, s13, s28
                a0_ = 1.0f + alpha;
 8001324:	ee77 5a88 	vadd.f32	s11, s15, s16
                currentFormantQs_[i] += qDiff * formantRate_;
 8001328:	edc4 8a76 	vstr	s17, [r4, #472]	; 0x1d8
                filters_[i].SetParameters(
 800132c:	ee6c 8aa8 	vmul.f32	s17, s25, s17
 8001330:	ee88 7a25 	vdiv.f32	s14, s16, s11
 8001334:	edc4 5a47 	vstr	s11, [r4, #284]	; 0x11c
        Q_ = Q;
 8001338:	edc4 8a54 	vstr	s17, [r4, #336]	; 0x150
        a1_ /= a0_;
 800133c:	ee26 6a07 	vmul.f32	s12, s12, s14
        b0_ /= a0_;
 8001340:	ee67 5a27 	vmul.f32	s11, s14, s15
        a1_ /= a0_;
 8001344:	ed84 6a48 	vstr	s12, [r4, #288]	; 0x120
                a2_ = 1.0f - alpha;
 8001348:	ee38 6a67 	vsub.f32	s12, s16, s15
        b2_ /= a0_;
 800134c:	ee67 7ac7 	vnmul.f32	s15, s15, s14
        b0_ /= a0_;
 8001350:	edc4 5a4a 	vstr	s11, [r4, #296]	; 0x128
        a2_ /= a0_;
 8001354:	ee26 6a07 	vmul.f32	s12, s12, s14
        b2_ /= a0_;
 8001358:	edc4 7a4c 	vstr	s15, [r4, #304]	; 0x130
        a2_ /= a0_;
 800135c:	ed84 6a49 	vstr	s12, [r4, #292]	; 0x124
        float omega = 2.0f * M_PI * centerFrequency_ / sampleRate_;
 8001360:	ed94 6a52 	vldr	s12, [r4, #328]	; 0x148
 8001364:	eec6 ea86 	vdiv.f32	s29, s13, s12
  { return __builtin_sinf(__x); }
 8001368:	eeb0 0a6e 	vmov.f32	s0, s29
 800136c:	f005 fb4c 	bl	8006a08 <sinf>
 8001370:	eeb0 aa40 	vmov.f32	s20, s0
  { return __builtin_cosf(__x); }
 8001374:	eeb0 0a6e 	vmov.f32	s0, s29
 8001378:	f005 f9a6 	bl	80066c8 <cosf>
                float freqDiff = targetFormantFreqs_[i] - currentFormantFreqs_[i];
 800137c:	ed94 5a71 	vldr	s10, [r4, #452]	; 0x1c4
        float alpha = sin_omega / (2.0f * Q_);
 8001380:	ee2a aa2a 	vmul.f32	s20, s20, s21
 8001384:	ed94 7a74 	vldr	s14, [r4, #464]	; 0x1d0
                float qDiff = targetFormantQs_[i] - currentFormantQs_[i];
 8001388:	edd4 5a77 	vldr	s11, [r4, #476]	; 0x1dc
                a1_ = -2.0f * cos_omega;
 800138c:	ee20 6a0b 	vmul.f32	s12, s0, s22
                float freqDiff = targetFormantFreqs_[i] - currentFormantFreqs_[i];
 8001390:	ee37 7a45 	vsub.f32	s14, s14, s10
        b1_ /= a0_;
 8001394:	edc4 9a5a 	vstr	s19, [r4, #360]	; 0x168
        float alpha = sin_omega / (2.0f * Q_);
 8001398:	eeca 7a28 	vdiv.f32	s15, s20, s17
        gain_ = std::pow(10.0f, gainDB / 40.0f); // For peak, lowshelf, highshelf
 800139c:	ed84 8a64 	vstr	s16, [r4, #400]	; 0x190
                currentFormantFreqs_[i] += freqDiff * formantRate_;
 80013a0:	eea7 5a2d 	vfma.f32	s10, s14, s27
                float qDiff = targetFormantQs_[i] - currentFormantQs_[i];
 80013a4:	ed94 7a7a 	vldr	s14, [r4, #488]	; 0x1e8
 80013a8:	ee37 7a65 	vsub.f32	s14, s14, s11
                currentFormantQs_[i] += qDiff * formantRate_;
 80013ac:	eeed 5a87 	vfma.f32	s11, s27, s14
                filters_[i].SetParameters(
 80013b0:	ee25 7a0d 	vmul.f32	s14, s10, s26
                currentFormantFreqs_[i] += freqDiff * formantRate_;
 80013b4:	ed84 5a71 	vstr	s10, [r4, #452]	; 0x1c4
        float omega = 2.0f * M_PI * centerFrequency_ / sampleRate_;
 80013b8:	ee67 6a0e 	vmul.f32	s13, s14, s28
        centerFrequency_ = centerFrequency;
 80013bc:	ed84 7a62 	vstr	s14, [r4, #392]	; 0x188
                a0_ = 1.0f + alpha;
 80013c0:	ee37 7a88 	vadd.f32	s14, s15, s16
                currentFormantQs_[i] += qDiff * formantRate_;
 80013c4:	edc4 5a77 	vstr	s11, [r4, #476]	; 0x1dc
                filters_[i].SetParameters(
 80013c8:	ee65 8aac 	vmul.f32	s17, s11, s25
                a2_ = 1.0f - alpha;
 80013cc:	ee38 5a67 	vsub.f32	s10, s16, s15
 80013d0:	eec8 5a07 	vdiv.f32	s11, s16, s14
                a0_ = 1.0f + alpha;
 80013d4:	ed84 7a56 	vstr	s14, [r4, #344]	; 0x158
        Q_ = Q;
 80013d8:	edc4 8a63 	vstr	s17, [r4, #396]	; 0x18c
        a1_ /= a0_;
 80013dc:	ee26 7a25 	vmul.f32	s14, s12, s11
        b0_ /= a0_;
 80013e0:	ee65 4aa7 	vmul.f32	s9, s11, s15
        b2_ /= a0_;
 80013e4:	ee67 7ae5 	vnmul.f32	s15, s15, s11
        a2_ /= a0_;
 80013e8:	ee65 5a25 	vmul.f32	s11, s10, s11
        a1_ /= a0_;
 80013ec:	ed84 7a57 	vstr	s14, [r4, #348]	; 0x15c
        b0_ /= a0_;
 80013f0:	edc4 4a59 	vstr	s9, [r4, #356]	; 0x164
        b2_ /= a0_;
 80013f4:	edc4 7a5b 	vstr	s15, [r4, #364]	; 0x16c
        a2_ /= a0_;
 80013f8:	edc4 5a58 	vstr	s11, [r4, #352]	; 0x160
        float omega = 2.0f * M_PI * centerFrequency_ / sampleRate_;
 80013fc:	edd4 7a61 	vldr	s15, [r4, #388]	; 0x184
 8001400:	eec6 caa7 	vdiv.f32	s25, s13, s15
  { return __builtin_sinf(__x); }
 8001404:	eeb0 0a6c 	vmov.f32	s0, s25
 8001408:	f005 fafe 	bl	8006a08 <sinf>
 800140c:	eeb0 aa40 	vmov.f32	s20, s0
  { return __builtin_cosf(__x); }
 8001410:	eeb0 0a6c 	vmov.f32	s0, s25
 8001414:	f005 f958 	bl	80066c8 <cosf>
        float mapped = newDepth * 0.25f;
 8001418:	eef5 6a00 	vmov.f32	s13, #80	; 0x3e800000  0.250
        float alpha = sin_omega / (2.0f * Q_);
 800141c:	ee2a aa2a 	vmul.f32	s20, s20, s21
            if (freq_select_button && !was_freq_select_button_pressed_)
 8001420:	f894 3049 	ldrb.w	r3, [r4, #73]	; 0x49
                a1_ = -2.0f * cos_omega;
 8001424:	ee20 7a0b 	vmul.f32	s14, s0, s22
        b1_ /= a0_;
 8001428:	edc4 9a69 	vstr	s19, [r4, #420]	; 0x1a4
 800142c:	ee2c ca26 	vmul.f32	s24, s24, s13
            wahPosition_ = pos;
 8001430:	ed84 9a7f 	vstr	s18, [r4, #508]	; 0x1fc
        float alpha = sin_omega / (2.0f * Q_);
 8001434:	eeca 7a28 	vdiv.f32	s15, s20, s17
        targetDepth_ = mapped;
 8001438:	ed86 ca9e 	vstr	s24, [r6, #632]	; 0x278
                a0_ = 1.0f + alpha;
 800143c:	ee77 5a88 	vadd.f32	s11, s15, s16
                a2_ = 1.0f - alpha;
 8001440:	ee38 6a67 	vsub.f32	s12, s16, s15
 8001444:	eec8 6a25 	vdiv.f32	s13, s16, s11
                a0_ = 1.0f + alpha;
 8001448:	edc4 5a65 	vstr	s11, [r4, #404]	; 0x194
        a1_ /= a0_;
 800144c:	ee27 7a26 	vmul.f32	s14, s14, s13
        b0_ /= a0_;
 8001450:	ee67 5aa6 	vmul.f32	s11, s15, s13
        b2_ /= a0_;
 8001454:	ee67 7ae6 	vnmul.f32	s15, s15, s13
        a2_ /= a0_;
 8001458:	ee66 6a26 	vmul.f32	s13, s12, s13
        a1_ /= a0_;
 800145c:	ed84 7a66 	vstr	s14, [r4, #408]	; 0x198
        b0_ /= a0_;
 8001460:	edc4 5a68 	vstr	s11, [r4, #416]	; 0x1a0
        b2_ /= a0_;
 8001464:	edc4 7a6a 	vstr	s15, [r4, #424]	; 0x1a8
        a2_ /= a0_;
 8001468:	edc4 6a67 	vstr	s13, [r4, #412]	; 0x19c
 800146c:	2f00      	cmp	r7, #0
 800146e:	f000 81a1 	beq.w	80017b4 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x5ec>
 8001472:	b123      	cbz	r3, 800147e <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x2b6>
                if (!is_note_on_)
 8001474:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001478:	2b00      	cmp	r3, #0
 800147a:	f040 83d3 	bne.w	8001c24 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa5c>
            adsr_state_ = ADSRState::kAttack;
 800147e:	2301      	movs	r3, #1
            adsr_value_ = 0.0f; // Start from 0
 8001480:	edc6 9aa6 	vstr	s19, [r6, #664]	; 0x298
            adsr_state_ = ADSRState::kAttack;
 8001484:	f8c6 329c 	str.w	r3, [r6, #668]	; 0x29c
            is_note_on_ = true;
 8001488:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
            if (filterMode_ == FILTER_MODE_NORMAL)
 800148c:	f1ba 0f00 	cmp.w	sl, #0
 8001490:	d118      	bne.n	80014c4 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x2fc>
                targetFormantFreqs_[0] = vowelData[currentVoice_][vowel].F1;
 8001492:	f894 31f8 	ldrb.w	r3, [r4, #504]	; 0x1f8
 8001496:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
 800149a:	4b59      	ldr	r3, [pc, #356]	; (8001600 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x438>)
 800149c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 80014a0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80014a2:	f8c4 21c8 	str.w	r2, [r4, #456]	; 0x1c8
                targetFormantFreqs_[1] = vowelData[currentVoice_][vowel].F2;
 80014a6:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80014a8:	f8c4 21cc 	str.w	r2, [r4, #460]	; 0x1cc
                targetFormantFreqs_[2] = vowelData[currentVoice_][vowel].F3;
 80014ac:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 80014ae:	f8c4 21d0 	str.w	r2, [r4, #464]	; 0x1d0
                targetFormantQs_[0] = vowelData[currentVoice_][vowel].Q1;
 80014b2:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 80014b4:	f8c4 21e0 	str.w	r2, [r4, #480]	; 0x1e0
                targetFormantQs_[1] = vowelData[currentVoice_][vowel].Q2;
 80014b8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
                targetFormantQs_[2] = vowelData[currentVoice_][vowel].Q3;
 80014ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
                targetFormantQs_[1] = vowelData[currentVoice_][vowel].Q2;
 80014bc:	f8c4 21e4 	str.w	r2, [r4, #484]	; 0x1e4
                targetFormantQs_[2] = vowelData[currentVoice_][vowel].Q3;
 80014c0:	f8c4 31e8 	str.w	r3, [r4, #488]	; 0x1e8
     *        and begins ramping up to `depth_` with the specified buildup time.
     */
    void Trigger()
    {
        buildingUp_   = true;
        currentDepth_ = 0.0f;
 80014c4:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001618 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x450>
        buildingUp_   = true;
 80014c8:	2301      	movs	r3, #1
        currentDepth_ = 0.0f;
 80014ca:	eef0 7a47 	vmov.f32	s15, s14
 80014ce:	ed86 7aa0 	vstr	s14, [r6, #640]	; 0x280
        buildingUp_   = true;
 80014d2:	f886 3284 	strb.w	r3, [r6, #644]	; 0x284
    {
        //--------------------------------------------------
        // 1) Smooth "depth_" toward "targetDepth_"
        //--------------------------------------------------
        static constexpr float kDepthSmoothing = 0.02f;  // 2% approach each sample
        float dDiff = targetDepth_ - depth_;
 80014d6:	ed96 8a9d 	vldr	s16, [r6, #628]	; 0x274
        depth_ += dDiff * kDepthSmoothing;
 80014da:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8001604 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x43c>
        float dDiff = targetDepth_ - depth_;
 80014de:	ee3c ca48 	vsub.f32	s24, s24, s16
            return formant_freq_mult_;
        }

        float mapFloat(float x, float in_min, float in_max, float out_min, float out_max)
        {
            return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 80014e2:	eddf 6a49 	vldr	s13, [pc, #292]	; 8001608 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x440>
 80014e6:	eddf 8a49 	vldr	s17, [pc, #292]	; 800160c <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x444>

        // Keep "depth_" within [0, 0.25] or whatever your max
        if (depth_ < 0.0f)
 80014ea:	ed9f 6a4b 	vldr	s12, [pc, #300]	; 8001618 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x450>
        depth_ += dDiff * kDepthSmoothing;
 80014ee:	eeac 8a07 	vfma.f32	s16, s24, s14
 80014f2:	eeeb 8aa6 	vfma.f32	s17, s23, s13
        if (depth_ < 0.0f)
 80014f6:	eeb4 8ac6 	vcmpe.f32	s16, s12
                fundamentalFreq_ = mapFloat(pot_value, 0.0f, 1.0f, kMinFundamental, kMaxFundamental);
 80014fa:	edc4 8a02 	vstr	s17, [r4, #8]
 80014fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001502:	f100 8324 	bmi.w	8001b4e <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x986>
            depth_ = 0.0f;
        if (depth_ > 0.25f)
 8001506:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 800150a:	eeb4 8ac7 	vcmpe.f32	s16, s14
 800150e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001512:	f340 8375 	ble.w	8001c00 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa38>
            depth_ = 0.25f;
 8001516:	eeb0 8a47 	vmov.f32	s16, s14
 800151a:	ed86 7a9d 	vstr	s14, [r6, #628]	; 0x274
        //    respecting "buildupTime_"
        //--------------------------------------------------
        // We'll compute a per-sample increment factor based on buildupTime_:
        // If buildupTime_ is X seconds, we want to fully go from 0 to 'depth_'
        // in X * sampleRate_ samples => each sample we move an incremental fraction.
        float alpha = 1.0f / (buildupTime_ * sampleRate_);
 800151e:	edd6 6a9a 	vldr	s13, [r6, #616]	; 0x268
 8001522:	eeb7 4a00 	vmov.f32	s8, #112	; 0x3f800000  1.0
 8001526:	ed96 7a9f 	vldr	s14, [r6, #636]	; 0x27c
        // We clamp alpha to something smaller if we want a minimum speed
        // but let's keep it as is for now.

        // If buildingUp_ is true, we definitely ramp up from currentDepth_ toward depth_.
        // But also if depth_ changes in the middle, we still approach it (up or down).
        float cdDiff = depth_ - currentDepth_;
 800152a:	ee38 6a67 	vsub.f32	s12, s16, s15

        // Move a fraction of that difference
        currentDepth_ += cdDiff * alpha;

        // If we're close enough, or we've gone past, we can consider we've "caught up"
        if (std::fabs(cdDiff) < 0.0001f)
 800152e:	eddf 5a38 	vldr	s11, [pc, #224]	; 8001610 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x448>
        float alpha = 1.0f / (buildupTime_ * sampleRate_);
 8001532:	ee26 7a87 	vmul.f32	s14, s13, s14
  { return __builtin_fabsf(__x); }
 8001536:	eeb0 5ac6 	vabs.f32	s10, s12
 800153a:	eec4 4a07 	vdiv.f32	s9, s8, s14
        if (std::fabs(cdDiff) < 0.0001f)
 800153e:	eeb4 5ae5 	vcmpe.f32	s10, s11
 8001542:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        currentDepth_ += cdDiff * alpha;
 8001546:	eee4 7a86 	vfma.f32	s15, s9, s12
 800154a:	edc6 7aa0 	vstr	s15, [r6, #640]	; 0x280
        if (std::fabs(cdDiff) < 0.0001f)
 800154e:	f100 833c 	bmi.w	8001bca <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa02>
            buildingUp_   = false; // We can consider the buildup complete
        }

        // Finally, clamp currentDepth_ so it never goes beyond depth_ in either direction
        // e.g. if depth_ decreased mid-buildup, we want currentDepth_ to smoothly go down.
        if (currentDepth_ < 0.0f)
 8001552:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001618 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x450>
 8001556:	eef4 7ac7 	vcmpe.f32	s15, s14
 800155a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155e:	f100 82f1 	bmi.w	8001b44 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x97c>
            currentDepth_ = 0.0f;
        if (currentDepth_ > depth_)
 8001562:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8001566:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            currentDepth_ = depth_;
 800156a:	bf54      	ite	pl
 800156c:	eeb0 8a67 	vmovpl.f32	s16, s15
 8001570:	ed86 8aa0 	vstrmi	s16, [r6, #640]	; 0x280

        //--------------------------------------------------
        // 3) Increment the LFO phase
        //--------------------------------------------------
        float phaseIncrement = (2.0f * static_cast<float>(M_PI) * rate_) / sampleRate_;
 8001574:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80015f8 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x430>
 8001578:	edd6 7a9c 	vldr	s15, [r6, #624]	; 0x270
        phase_ += phaseIncrement;
 800157c:	ed96 6a9b 	vldr	s12, [r6, #620]	; 0x26c
        float phaseIncrement = (2.0f * static_cast<float>(M_PI) * rate_) / sampleRate_;
 8001580:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001584:	ee87 0aa6 	vdiv.f32	s0, s15, s13
        phase_ += phaseIncrement;
 8001588:	ee30 0a06 	vadd.f32	s0, s0, s12
        if (phase_ >= 2.0f * static_cast<float>(M_PI))
 800158c:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8001590:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        {
            phase_ -= 2.0f * static_cast<float>(M_PI);
 8001594:	bfa8      	it	ge
 8001596:	ee30 0a47 	vsubge.f32	s0, s0, s14
 800159a:	ed86 0a9b 	vstr	s0, [r6, #620]	; 0x26c
  { return __builtin_sinf(__x); }
 800159e:	f005 fa33 	bl	8006a08 <sinf>
        {
            vib *= 0.05f;  // scale down upward range
        }
*/

        float moddedFreq = inputFreq * (1.0f + vib);
 80015a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
            float diff = targetFrequency - currentFrequency_;
 80015a6:	edd4 7a01 	vldr	s15, [r4, #4]
            currentFrequency_ += diff * freq_rate_;
 80015aa:	edd4 6a10 	vldr	s13, [r4, #64]	; 0x40
 80015ae:	eea0 7a08 	vfma.f32	s14, s0, s16
            float diff = targetFrequency - currentFrequency_;
 80015b2:	eeb0 6a67 	vmov.f32	s12, s15
 80015b6:	ee98 6a87 	vfnms.f32	s12, s17, s14
            currentFrequency_ += diff * freq_rate_;
 80015ba:	eee6 7a26 	vfma.f32	s15, s12, s13
 80015be:	edc4 7a01 	vstr	s15, [r4, #4]
            float sample = RenderOneSample();
 80015c2:	480b      	ldr	r0, [pc, #44]	; (80015f0 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x428>)
 80015c4:	f7ff facc 	bl	8000b60 <recorder::SynthEngine::RenderOneSample()>
        }
    }

    T Process(T in)
    {
        for (int n = 0; n < num_sections_; n++)
 80015c8:	6d62      	ldr	r2, [r4, #84]	; 0x54
            out += sections_[n].b[1] * x_[n][1];
            out += sections_[n].b[2] * x_[n][2];

            // Subtract y state
            out -= sections_[n].a[0] * x_[n+1][0];
            out -= sections_[n].a[1] * x_[n+1][1];
 80015ca:	2101      	movs	r1, #1
            sample *= (kAudioOSFactor * kAudioOutputLevel);
 80015cc:	eddf 7a11 	vldr	s15, [pc, #68]	; 8001614 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x44c>
            out -= sections_[n].a[0] * x_[n+1][0];
 80015d0:	edd4 5a2d 	vldr	s11, [r4, #180]	; 0xb4
            in = out;
        }

        // Shift final section x state
        x_[num_sections_][2] = x_[num_sections_][1];
 80015d4:	eb02 0342 	add.w	r3, r2, r2, lsl #1
            out -= sections_[n].a[1] * x_[n+1][1];
 80015d8:	ed94 6a2e 	vldr	s12, [r4, #184]	; 0xb8
                float filtered = aa_filter_.Process((i == 0) ? sample : 0.0f);
 80015dc:	2901      	cmp	r1, #1
            sample *= (kAudioOSFactor * kAudioOutputLevel);
 80015de:	ee20 0a27 	vmul.f32	s0, s0, s15
            out += sections_[n].b[0] * x_[n][0];
 80015e2:	ed94 3a16 	vldr	s6, [r4, #88]	; 0x58
 80015e6:	eef1 5a65 	vneg.f32	s11, s11
 80015ea:	e017      	b.n	800161c <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x454>
 80015ec:	20000420 	.word	0x20000420
 80015f0:	20000428 	.word	0x20000428
 80015f4:	2000041c 	.word	0x2000041c
 80015f8:	40c90fdb 	.word	0x40c90fdb
 80015fc:	20010428 	.word	0x20010428
 8001600:	0800879c 	.word	0x0800879c
 8001604:	3ca3d70a 	.word	0x3ca3d70a
 8001608:	447d7333 	.word	0x447d7333
 800160c:	4202cccd 	.word	0x4202cccd
 8001610:	38d1b717 	.word	0x38d1b717
 8001614:	40866666 	.word	0x40866666
 8001618:	00000000 	.word	0x00000000
            out += sections_[n].b[1] * x_[n][1];
 800161c:	edd4 3a17 	vldr	s7, [r4, #92]	; 0x5c
 8001620:	eeb1 6a46 	vneg.f32	s12, s12
            out += sections_[n].b[2] * x_[n][2];
 8001624:	ed94 4a18 	vldr	s8, [r4, #96]	; 0x60
            out -= sections_[n].a[0] * x_[n+1][0];
 8001628:	edd4 4a19 	vldr	s9, [r4, #100]	; 0x64
        x_[num_sections_][2] = x_[num_sections_][1];
 800162c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
            out -= sections_[n].a[1] * x_[n+1][1];
 8001630:	ed94 5a1a 	vldr	s10, [r4, #104]	; 0x68
 8001634:	4628      	mov	r0, r5
            out += sections_[n].b[0] * x_[n][0];
 8001636:	edd4 0a1b 	vldr	s1, [r4, #108]	; 0x6c
            out += sections_[n].b[1] * x_[n][1];
 800163a:	ed94 1a1c 	vldr	s2, [r4, #112]	; 0x70
            out += sections_[n].b[2] * x_[n][2];
 800163e:	edd4 1a1d 	vldr	s3, [r4, #116]	; 0x74
            out -= sections_[n].a[0] * x_[n+1][0];
 8001642:	ed94 2a1e 	vldr	s4, [r4, #120]	; 0x78
            out -= sections_[n].a[1] * x_[n+1][1];
 8001646:	edd4 2a1f 	vldr	s5, [r4, #124]	; 0x7c
            out += sections_[n].b[0] * x_[n][0];
 800164a:	ed94 aa20 	vldr	s20, [r4, #128]	; 0x80
            out += sections_[n].b[1] * x_[n][1];
 800164e:	edd4 9a21 	vldr	s19, [r4, #132]	; 0x84
            out += sections_[n].b[2] * x_[n][2];
 8001652:	ed94 9a22 	vldr	s18, [r4, #136]	; 0x88
            out -= sections_[n].a[0] * x_[n+1][0];
 8001656:	edd4 8a23 	vldr	s17, [r4, #140]	; 0x8c
            out -= sections_[n].a[1] * x_[n+1][1];
 800165a:	ed94 8a24 	vldr	s16, [r4, #144]	; 0x90
            out += sections_[n].b[0] * x_[n][0];
 800165e:	ed94 da25 	vldr	s26, [r4, #148]	; 0x94
            out += sections_[n].b[1] * x_[n][1];
 8001662:	edd4 ca26 	vldr	s25, [r4, #152]	; 0x98
            out += sections_[n].b[2] * x_[n][2];
 8001666:	ed94 ca27 	vldr	s24, [r4, #156]	; 0x9c
            out -= sections_[n].a[0] * x_[n+1][0];
 800166a:	edd4 ba28 	vldr	s23, [r4, #160]	; 0xa0
            out -= sections_[n].a[1] * x_[n+1][1];
 800166e:	ed94 ba29 	vldr	s22, [r4, #164]	; 0xa4
            out += sections_[n].b[0] * x_[n][0];
 8001672:	edd4 ea2a 	vldr	s29, [r4, #168]	; 0xa8
            out += sections_[n].b[1] * x_[n][1];
 8001676:	ed94 ea2b 	vldr	s28, [r4, #172]	; 0xac
            out += sections_[n].b[2] * x_[n][2];
 800167a:	edd4 da2c 	vldr	s27, [r4, #176]	; 0xb0
                float filtered = aa_filter_.Process((i == 0) ? sample : 0.0f);
 800167e:	ed5f aa1a 	vldr	s21, [pc, #-104]	; 8001618 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x450>
 8001682:	f000 8091 	beq.w	80017a8 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x5e0>
        for (int n = 0; n < num_sections_; n++)
 8001686:	2a00      	cmp	r2, #0
 8001688:	f340 823e 	ble.w	8001b08 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x940>
 800168c:	eef0 6a6a 	vmov.f32	s13, s21
 8001690:	edd4 7a30 	vldr	s15, [r4, #192]	; 0xc0
 8001694:	2a01      	cmp	r2, #1
 8001696:	ed94 7a2f 	vldr	s14, [r4, #188]	; 0xbc
            x_[n][2] = x_[n][1];
 800169a:	edc4 7a31 	vstr	s15, [r4, #196]	; 0xc4
            out += sections_[n].b[2] * x_[n][2];
 800169e:	ee64 7a27 	vmul.f32	s15, s8, s15
            out -= sections_[n].a[0] * x_[n+1][0];
 80016a2:	ed94 fa32 	vldr	s30, [r4, #200]	; 0xc8
            x_[n][1] = x_[n][0];
 80016a6:	ed84 7a30 	vstr	s14, [r4, #192]	; 0xc0
 80016aa:	eee3 7a87 	vfma.f32	s15, s7, s14
            out -= sections_[n].a[1] * x_[n+1][1];
 80016ae:	ed94 7a33 	vldr	s14, [r4, #204]	; 0xcc
            x_[n][0] = in;
 80016b2:	edc4 6a2f 	vstr	s13, [r4, #188]	; 0xbc
 80016b6:	eeef 7a64 	vfms.f32	s15, s30, s9
 80016ba:	eee7 7a45 	vfms.f32	s15, s14, s10
            out -= sections_[n].a[1] * x_[n+1][1];
 80016be:	eee6 7a83 	vfma.f32	s15, s13, s6
        for (int n = 0; n < num_sections_; n++)
 80016c2:	d05d      	beq.n	8001780 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x5b8>
            x_[n][2] = x_[n][1];
 80016c4:	ed84 7a34 	vstr	s14, [r4, #208]	; 0xd0
            out += sections_[n].b[2] * x_[n][2];
 80016c8:	ee21 7a87 	vmul.f32	s14, s3, s14
            out -= sections_[n].a[0] * x_[n+1][0];
 80016cc:	edd4 6a35 	vldr	s13, [r4, #212]	; 0xd4
        for (int n = 0; n < num_sections_; n++)
 80016d0:	2a02      	cmp	r2, #2
            x_[n][1] = x_[n][0];
 80016d2:	ed84 fa33 	vstr	s30, [r4, #204]	; 0xcc
 80016d6:	eea1 7a0f 	vfma.f32	s14, s2, s30
            out -= sections_[n].a[1] * x_[n+1][1];
 80016da:	ed94 fa36 	vldr	s30, [r4, #216]	; 0xd8
            x_[n][0] = in;
 80016de:	edc4 7a32 	vstr	s15, [r4, #200]	; 0xc8
 80016e2:	eea6 7ac2 	vfms.f32	s14, s13, s4
 80016e6:	eeaf 7a62 	vfms.f32	s14, s30, s5
            out -= sections_[n].a[1] * x_[n+1][1];
 80016ea:	eea0 7aa7 	vfma.f32	s14, s1, s15
 80016ee:	eef0 7a47 	vmov.f32	s15, s14
        for (int n = 0; n < num_sections_; n++)
 80016f2:	d045      	beq.n	8001780 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x5b8>
            x_[n][2] = x_[n][1];
 80016f4:	ed84 fa37 	vstr	s30, [r4, #220]	; 0xdc
            out += sections_[n].b[2] * x_[n][2];
 80016f8:	ee29 fa0f 	vmul.f32	s30, s18, s30
            x_[n][0] = in;
 80016fc:	ed84 7a35 	vstr	s14, [r4, #212]	; 0xd4
        for (int n = 0; n < num_sections_; n++)
 8001700:	2a03      	cmp	r2, #3
            out -= sections_[n].a[0] * x_[n+1][0];
 8001702:	ed94 7a38 	vldr	s14, [r4, #224]	; 0xe0
 8001706:	eea9 faa6 	vfma.f32	s30, s19, s13
            x_[n][1] = x_[n][0];
 800170a:	edc4 6a36 	vstr	s13, [r4, #216]	; 0xd8
            out -= sections_[n].a[1] * x_[n+1][1];
 800170e:	edd4 6a39 	vldr	s13, [r4, #228]	; 0xe4
 8001712:	eea7 fa68 	vfms.f32	s30, s14, s17
 8001716:	eea6 fac8 	vfms.f32	s30, s13, s16
 800171a:	eeaa fa27 	vfma.f32	s30, s20, s15
 800171e:	eef0 7a4f 	vmov.f32	s15, s30
        for (int n = 0; n < num_sections_; n++)
 8001722:	d02d      	beq.n	8001780 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x5b8>
            x_[n][2] = x_[n][1];
 8001724:	edc4 6a3a 	vstr	s13, [r4, #232]	; 0xe8
            out += sections_[n].b[2] * x_[n][2];
 8001728:	ee6c 6a26 	vmul.f32	s13, s24, s13
            x_[n][1] = x_[n][0];
 800172c:	ed84 7a39 	vstr	s14, [r4, #228]	; 0xe4
        for (int n = 0; n < num_sections_; n++)
 8001730:	2a04      	cmp	r2, #4
            x_[n][0] = in;
 8001732:	ed84 fa38 	vstr	s30, [r4, #224]	; 0xe0
 8001736:	eeec 6a87 	vfma.f32	s13, s25, s14
            out -= sections_[n].a[0] * x_[n+1][0];
 800173a:	ed94 7a3b 	vldr	s14, [r4, #236]	; 0xec
            out -= sections_[n].a[1] * x_[n+1][1];
 800173e:	ed94 fa3c 	vldr	s30, [r4, #240]	; 0xf0
 8001742:	eee7 6a6b 	vfms.f32	s13, s14, s23
 8001746:	eeef 6a4b 	vfms.f32	s13, s30, s22
 800174a:	eeed 6a27 	vfma.f32	s13, s26, s15
 800174e:	eef0 7a66 	vmov.f32	s15, s13
        for (int n = 0; n < num_sections_; n++)
 8001752:	d015      	beq.n	8001780 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x5b8>
            x_[n][2] = x_[n][1];
 8001754:	ed84 fa3d 	vstr	s30, [r4, #244]	; 0xf4
            out += sections_[n].b[2] * x_[n][2];
 8001758:	ee2d fa8f 	vmul.f32	s30, s27, s30
            x_[n][1] = x_[n][0];
 800175c:	ed84 7a3c 	vstr	s14, [r4, #240]	; 0xf0
            x_[n][0] = in;
 8001760:	edc4 6a3b 	vstr	s13, [r4, #236]	; 0xec
 8001764:	eeae fa07 	vfma.f32	s30, s28, s14
 8001768:	ed94 7a3e 	vldr	s14, [r4, #248]	; 0xf8
 800176c:	eea5 fa87 	vfma.f32	s30, s11, s14
 8001770:	ed94 7a3f 	vldr	s14, [r4, #252]	; 0xfc
 8001774:	eea6 fa07 	vfma.f32	s30, s12, s14
            out -= sections_[n].a[1] * x_[n+1][1];
 8001778:	eeae faa6 	vfma.f32	s30, s29, s13
 800177c:	eef0 7a4f 	vmov.f32	s15, s30
        x_[num_sections_][2] = x_[num_sections_][1];
 8001780:	f8d3 60c0 	ldr.w	r6, [r3, #192]	; 0xc0
            for (uint32_t i = 0; i < kAudioOSFactor; i++)
 8001784:	2903      	cmp	r1, #3
                block[i] = filtered;
 8001786:	edc0 7a00 	vstr	s15, [r0]
 800178a:	f8c3 60c4 	str.w	r6, [r3, #196]	; 0xc4
        x_[num_sections_][1] = x_[num_sections_][0];
 800178e:	f8d3 60bc 	ldr.w	r6, [r3, #188]	; 0xbc
        x_[num_sections_][0] = in;
 8001792:	edc3 7a2f 	vstr	s15, [r3, #188]	; 0xbc
        x_[num_sections_][1] = x_[num_sections_][0];
 8001796:	f8c3 60c0 	str.w	r6, [r3, #192]	; 0xc0
            for (uint32_t i = 0; i < kAudioOSFactor; i++)
 800179a:	f000 81af 	beq.w	8001afc <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x934>
 800179e:	3101      	adds	r1, #1
 80017a0:	3004      	adds	r0, #4
                float filtered = aa_filter_.Process((i == 0) ? sample : 0.0f);
 80017a2:	2901      	cmp	r1, #1
 80017a4:	f47f af6f 	bne.w	8001686 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x4be>
        for (int n = 0; n < num_sections_; n++)
 80017a8:	2a00      	cmp	r2, #0
 80017aa:	f340 8201 	ble.w	8001bb0 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9e8>
 80017ae:	eef0 6a40 	vmov.f32	s13, s0
 80017b2:	e76d      	b.n	8001690 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x4c8>
            else if (!freq_select_button && was_freq_select_button_pressed_)
 80017b4:	b12b      	cbz	r3, 80017c2 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x5fa>
            if (adsr_state_ != ADSRState::kIdle)
 80017b6:	f8d6 329c 	ldr.w	r3, [r6, #668]	; 0x29c
 80017ba:	b113      	cbz	r3, 80017c2 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x5fa>
                adsr_state_ = ADSRState::kRelease;
 80017bc:	2304      	movs	r3, #4
 80017be:	f8c6 329c 	str.w	r3, [r6, #668]	; 0x29c
                if (button_pressed && !was_button_pressed_)
 80017c2:	f1b8 0f00 	cmp.w	r8, #0
 80017c6:	f000 81a2 	beq.w	8001b0e <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x946>
 80017ca:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	f040 81ae 	bne.w	8001b30 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x968>
                    if (hold)
 80017d4:	f1b9 0f00 	cmp.w	r9, #0
 80017d8:	d008      	beq.n	80017ec <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x624>
                        is_note_on_ = !is_note_on_;
 80017da:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 80017de:	f083 0301 	eor.w	r3, r3, #1
 80017e2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
                        if (is_note_on_)
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	f000 8199 	beq.w	8001b1e <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x956>
            adsr_state_ = ADSRState::kAttack;
 80017ec:	2301      	movs	r3, #1
 80017ee:	f8c6 329c 	str.w	r3, [r6, #668]	; 0x29c
            is_note_on_ = true;
 80017f2:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
            adsr_value_ = 0.0f; // Start from 0
 80017f6:	2300      	movs	r3, #0
 80017f8:	f8c6 3298 	str.w	r3, [r6, #664]	; 0x298
            if (filterMode_ == FILTER_MODE_NORMAL)
 80017fc:	f1ba 0f00 	cmp.w	sl, #0
 8001800:	d118      	bne.n	8001834 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x66c>
                targetFormantFreqs_[0] = vowelData[currentVoice_][vowel].F1;
 8001802:	f894 31f8 	ldrb.w	r3, [r4, #504]	; 0x1f8
 8001806:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
 800180a:	4be0      	ldr	r3, [pc, #896]	; (8001b8c <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9c4>)
 800180c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8001810:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001812:	f8c4 21c8 	str.w	r2, [r4, #456]	; 0x1c8
                targetFormantFreqs_[1] = vowelData[currentVoice_][vowel].F2;
 8001816:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001818:	f8c4 21cc 	str.w	r2, [r4, #460]	; 0x1cc
                targetFormantFreqs_[2] = vowelData[currentVoice_][vowel].F3;
 800181c:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800181e:	f8c4 21d0 	str.w	r2, [r4, #464]	; 0x1d0
                targetFormantQs_[0] = vowelData[currentVoice_][vowel].Q1;
 8001822:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001824:	f8c4 21e0 	str.w	r2, [r4, #480]	; 0x1e0
                targetFormantQs_[1] = vowelData[currentVoice_][vowel].Q2;
 8001828:	6f1a      	ldr	r2, [r3, #112]	; 0x70
                targetFormantQs_[2] = vowelData[currentVoice_][vowel].Q3;
 800182a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
                targetFormantQs_[1] = vowelData[currentVoice_][vowel].Q2;
 800182c:	f8c4 21e4 	str.w	r2, [r4, #484]	; 0x1e4
                targetFormantQs_[2] = vowelData[currentVoice_][vowel].Q3;
 8001830:	f8c4 31e8 	str.w	r3, [r4, #488]	; 0x1e8
        buildingUp_   = true;
 8001834:	2301      	movs	r3, #1
 8001836:	f886 3284 	strb.w	r3, [r6, #644]	; 0x284
        currentDepth_ = 0.0f;
 800183a:	2300      	movs	r3, #0
 800183c:	f8c6 3280 	str.w	r3, [r6, #640]	; 0x280
            if (pot_value < kThresholds[0])
 8001840:	eef4 7a00 	vmov.f32	s15, #64	; 0x3e000000  0.125
 8001844:	eef4 bae7 	vcmpe.f32	s23, s15
 8001848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184c:	f100 81c8 	bmi.w	8001be0 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa18>
            else if (pot_value >= kThresholds[kNumThresholds - 1])
 8001850:	eef6 7a0c 	vmov.f32	s15, #108	; 0x3f600000  0.875
 8001854:	eef4 bae7 	vcmpe.f32	s23, s15
 8001858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185c:	f280 81cb 	bge.w	8001bf6 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa2e>
                if (pot_value < kThresholds[i])
 8001860:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8001864:	eef4 bae7 	vcmpe.f32	s23, s15
 8001868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186c:	f100 81d1 	bmi.w	8001c12 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa4a>
 8001870:	eef5 7a08 	vmov.f32	s15, #88	; 0x3ec00000  0.375
 8001874:	eef4 bae7 	vcmpe.f32	s23, s15
 8001878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187c:	f100 81c6 	bmi.w	8001c0c <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa44>
 8001880:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8001884:	eef4 bae7 	vcmpe.f32	s23, s15
 8001888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800188c:	f100 81c7 	bmi.w	8001c1e <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa56>
 8001890:	eef6 7a04 	vmov.f32	s15, #100	; 0x3f200000  0.625
 8001894:	eef4 bae7 	vcmpe.f32	s23, s15
 8001898:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189c:	f100 81bc 	bmi.w	8001c18 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa50>
 80018a0:	eef6 7a08 	vmov.f32	s15, #104	; 0x3f400000  0.750
            for (int i = 1; i < kNumThresholds; i++)
 80018a4:	eef4 bae7 	vcmpe.f32	s23, s15
 80018a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ac:	bf4c      	ite	mi
 80018ae:	f04f 0905 	movmi.w	r9, #5
 80018b2:	f04f 0906 	movpl.w	r9, #6
            float baseTargetFrequency = fundamentalFreq_ * kDiatonicRatios[targetIndex] * freq_mult_;
 80018b6:	4bb6      	ldr	r3, [pc, #728]	; (8001b90 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9c8>)
 80018b8:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 80018bc:	ed93 8a00 	vldr	s16, [r3]
            if (targetIndex != previousTargetIndex_)
 80018c0:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80018c2:	454b      	cmp	r3, r9
 80018c4:	d03d      	beq.n	8001942 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x77a>
                int randomVoice = std::rand() % 3;
 80018c6:	f006 fa01 	bl	8007ccc <rand>
 80018ca:	4bb2      	ldr	r3, [pc, #712]	; (8001b94 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9cc>)
 80018cc:	fb83 2300 	smull	r2, r3, r3, r0
 80018d0:	eba3 73e0 	sub.w	r3, r3, r0, asr #31
 80018d4:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80018d8:	1ac0      	subs	r0, r0, r3
            if (voice < 0 || voice >= VOICE_COUNT)
 80018da:	f010 00ff 	ands.w	r0, r0, #255	; 0xff
            currentVoice_ = voice;
 80018de:	bf08      	it	eq
 80018e0:	f884 01f8 	strbeq.w	r0, [r4, #504]	; 0x1f8
            int randomIndex = std::rand() % numVowels;
 80018e4:	f006 f9f2 	bl	8007ccc <rand>
            if (filterMode_ == FILTER_MODE_NORMAL)
 80018e8:	f894 31f9 	ldrb.w	r3, [r4, #505]	; 0x1f9
 80018ec:	bb3b      	cbnz	r3, 800193e <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x776>
 80018ee:	4aaa      	ldr	r2, [pc, #680]	; (8001b98 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9d0>)
 80018f0:	fb82 3200 	smull	r3, r2, r2, r0
 80018f4:	17c3      	asrs	r3, r0, #31
 80018f6:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
                targetFormantFreqs_[0] = vowelData[currentVoice_][vowel].F1;
 80018fa:	f894 21f8 	ldrb.w	r2, [r4, #504]	; 0x1f8
 80018fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001902:	ebc2 1202 	rsb	r2, r2, r2, lsl #4
 8001906:	eba0 0343 	sub.w	r3, r0, r3, lsl #1
 800190a:	0112      	lsls	r2, r2, #4
 800190c:	b2db      	uxtb	r3, r3
 800190e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001912:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8001916:	4b9d      	ldr	r3, [pc, #628]	; (8001b8c <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9c4>)
 8001918:	4413      	add	r3, r2
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	f8c4 21c8 	str.w	r2, [r4, #456]	; 0x1c8
                targetFormantFreqs_[1] = vowelData[currentVoice_][vowel].F2;
 8001920:	685a      	ldr	r2, [r3, #4]
 8001922:	f8c4 21cc 	str.w	r2, [r4, #460]	; 0x1cc
                targetFormantFreqs_[2] = vowelData[currentVoice_][vowel].F3;
 8001926:	689a      	ldr	r2, [r3, #8]
 8001928:	f8c4 21d0 	str.w	r2, [r4, #464]	; 0x1d0
                targetFormantQs_[0] = vowelData[currentVoice_][vowel].Q1;
 800192c:	68da      	ldr	r2, [r3, #12]
 800192e:	f8c4 21e0 	str.w	r2, [r4, #480]	; 0x1e0
                targetFormantQs_[1] = vowelData[currentVoice_][vowel].Q2;
 8001932:	691a      	ldr	r2, [r3, #16]
                targetFormantQs_[2] = vowelData[currentVoice_][vowel].Q3;
 8001934:	695b      	ldr	r3, [r3, #20]
                targetFormantQs_[1] = vowelData[currentVoice_][vowel].Q2;
 8001936:	f8c4 21e4 	str.w	r2, [r4, #484]	; 0x1e4
                targetFormantQs_[2] = vowelData[currentVoice_][vowel].Q3;
 800193a:	f8c4 31e8 	str.w	r3, [r4, #488]	; 0x1e8
                previousTargetIndex_ = targetIndex;
 800193e:	f8c4 904c 	str.w	r9, [r4, #76]	; 0x4c
            float baseTargetFrequency = fundamentalFreq_ * kDiatonicRatios[targetIndex] * freq_mult_;
 8001942:	edd4 8a02 	vldr	s17, [r4, #8]
 8001946:	edd4 7a07 	vldr	s15, [r4, #28]
            if (offsetCounter_ <= 0 ||
 800194a:	6963      	ldr	r3, [r4, #20]
            float baseTargetFrequency = fundamentalFreq_ * kDiatonicRatios[targetIndex] * freq_mult_;
 800194c:	ee68 8aa7 	vmul.f32	s17, s17, s15
            if (offsetCounter_ <= 0 ||
 8001950:	2b00      	cmp	r3, #0
            float baseTargetFrequency = fundamentalFreq_ * kDiatonicRatios[targetIndex] * freq_mult_;
 8001952:	ee68 8a88 	vmul.f32	s17, s17, s16
            if (offsetCounter_ <= 0 ||
 8001956:	f340 80ff 	ble.w	8001b58 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x990>
                std::abs(currentFrequency_ - (baseTargetFrequency + targetFrequencyOffset_)) < frequencyMargin_)
 800195a:	ed94 9a01 	vldr	s18, [r4, #4]
 800195e:	edd4 7a03 	vldr	s15, [r4, #12]
            if (offsetCounter_ <= 0 ||
 8001962:	edd4 6a04 	vldr	s13, [r4, #16]
                std::abs(currentFrequency_ - (baseTargetFrequency + targetFrequencyOffset_)) < frequencyMargin_)
 8001966:	ee39 7a67 	vsub.f32	s14, s18, s15
 800196a:	ee37 7a68 	vsub.f32	s14, s14, s17
 800196e:	eeb0 7ac7 	vabs.f32	s14, s14
            if (offsetCounter_ <= 0 ||
 8001972:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8001976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800197a:	f100 80ed 	bmi.w	8001b58 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x990>
            offsetCounter_--;
 800197e:	3b01      	subs	r3, #1
        float dDiff = targetDepth_ - depth_;
 8001980:	ed96 8a9d 	vldr	s16, [r6, #628]	; 0x274
            float targetFrequency = baseTargetFrequency + targetFrequencyOffset_;
 8001984:	ee78 8aa7 	vadd.f32	s17, s17, s15
 8001988:	ed96 7a9e 	vldr	s14, [r6, #632]	; 0x278
        depth_ += dDiff * kDepthSmoothing;
 800198c:	eddf 6a83 	vldr	s13, [pc, #524]	; 8001b9c <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9d4>
        float dDiff = targetDepth_ - depth_;
 8001990:	ee77 7a48 	vsub.f32	s15, s14, s16
        if (depth_ < 0.0f)
 8001994:	ed9f 6a82 	vldr	s12, [pc, #520]	; 8001ba0 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9d8>
            offsetCounter_--;
 8001998:	6163      	str	r3, [r4, #20]
        depth_ += dDiff * kDepthSmoothing;
 800199a:	eea7 8aa6 	vfma.f32	s16, s15, s13
        if (depth_ < 0.0f)
 800199e:	eeb4 8ac6 	vcmpe.f32	s16, s12
 80019a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a6:	f100 8116 	bmi.w	8001bd6 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa0e>
        if (depth_ > 0.25f)
 80019aa:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80019ae:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80019b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019b6:	f340 8126 	ble.w	8001c06 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa3e>
            depth_ = 0.25f;
 80019ba:	eeb0 8a67 	vmov.f32	s16, s15
 80019be:	edc6 7a9d 	vstr	s15, [r6, #628]	; 0x274
        float alpha = 1.0f / (buildupTime_ * sampleRate_);
 80019c2:	edd6 6a9a 	vldr	s13, [r6, #616]	; 0x268
 80019c6:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
 80019ca:	ed96 7a9f 	vldr	s14, [r6, #636]	; 0x27c
        float cdDiff = depth_ - currentDepth_;
 80019ce:	edd6 7aa0 	vldr	s15, [r6, #640]	; 0x280
        float alpha = 1.0f / (buildupTime_ * sampleRate_);
 80019d2:	ee26 7a87 	vmul.f32	s14, s13, s14
        if (std::fabs(cdDiff) < 0.0001f)
 80019d6:	eddf 5a73 	vldr	s11, [pc, #460]	; 8001ba4 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9dc>
        float cdDiff = depth_ - currentDepth_;
 80019da:	ee38 6a67 	vsub.f32	s12, s16, s15
        float alpha = 1.0f / (buildupTime_ * sampleRate_);
 80019de:	ee84 5a87 	vdiv.f32	s10, s9, s14
  { return __builtin_fabsf(__x); }
 80019e2:	eeb0 7ac6 	vabs.f32	s14, s12
        if (std::fabs(cdDiff) < 0.0001f)
 80019e6:	eeb4 7ae5 	vcmpe.f32	s14, s11
 80019ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
        currentDepth_ += cdDiff * alpha;
 80019ee:	eee5 7a06 	vfma.f32	s15, s10, s12
 80019f2:	edc6 7aa0 	vstr	s15, [r6, #640]	; 0x280
        if (std::fabs(cdDiff) < 0.0001f)
 80019f6:	f100 80f8 	bmi.w	8001bea <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xa22>
        if (currentDepth_ < 0.0f)
 80019fa:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8001ba0 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9d8>
 80019fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001a02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a06:	d503      	bpl.n	8001a10 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x848>
            currentDepth_ = 0.0f;
 8001a08:	eef0 7a47 	vmov.f32	s15, s14
 8001a0c:	ed86 7aa0 	vstr	s14, [r6, #640]	; 0x280
        if (currentDepth_ > depth_)
 8001a10:	eef4 7ac8 	vcmpe.f32	s15, s16
 8001a14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            currentDepth_ = depth_;
 8001a18:	bfd4      	ite	le
 8001a1a:	eeb0 8a67 	vmovle.f32	s16, s15
 8001a1e:	ed86 8aa0 	vstrgt	s16, [r6, #640]	; 0x280
        float phaseIncrement = (2.0f * static_cast<float>(M_PI) * rate_) / sampleRate_;
 8001a22:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8001ba8 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9e0>
 8001a26:	edd6 7a9c 	vldr	s15, [r6, #624]	; 0x270
        phase_ += phaseIncrement;
 8001a2a:	ed96 6a9b 	vldr	s12, [r6, #620]	; 0x26c
        float phaseIncrement = (2.0f * static_cast<float>(M_PI) * rate_) / sampleRate_;
 8001a2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001a32:	ee87 0aa6 	vdiv.f32	s0, s15, s13
        phase_ += phaseIncrement;
 8001a36:	ee30 0a06 	vadd.f32	s0, s0, s12
        if (phase_ >= 2.0f * static_cast<float>(M_PI))
 8001a3a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8001a3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
            phase_ -= 2.0f * static_cast<float>(M_PI);
 8001a42:	bfa8      	it	ge
 8001a44:	ee30 0a47 	vsubge.f32	s0, s0, s14
 8001a48:	ed86 0a9b 	vstr	s0, [r6, #620]	; 0x26c
  { return __builtin_sinf(__x); }
 8001a4c:	f004 ffdc 	bl	8006a08 <sinf>
        float moddedFreq = inputFreq * (1.0f + vib);
 8001a50:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
            float diff = targetFrequency - currentFrequency_;
 8001a54:	eef0 6a49 	vmov.f32	s13, s18
            currentFrequency_ += diff * freq_rate_;
 8001a58:	ed94 7a10 	vldr	s14, [r4, #64]	; 0x40
 8001a5c:	eee0 7a08 	vfma.f32	s15, s0, s16
            float diff = targetFrequency - currentFrequency_;
 8001a60:	eed8 6aa7 	vfnms.f32	s13, s17, s15
            currentFrequency_ += diff * freq_rate_;
 8001a64:	eea6 9a87 	vfma.f32	s18, s13, s14
 8001a68:	ed84 9a01 	vstr	s18, [r4, #4]
        }
 8001a6c:	e5a9      	b.n	80015c2 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x3fa>
                const auto &vowelA = vowelData[currentVoice_][VOWEL_A];
 8001a6e:	f894 31f8 	ldrb.w	r3, [r4, #504]	; 0x1f8
                targetFormantFreqs_[0] = vowelA.F1 + wahPosition_ * (vowelOU.F1 - vowelA.F1);
 8001a72:	edd4 7a7f 	vldr	s15, [r4, #508]	; 0x1fc
 8001a76:	ebc3 1203 	rsb	r2, r3, r3, lsl #4
 8001a7a:	4b44      	ldr	r3, [pc, #272]	; (8001b8c <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9c4>)
 8001a7c:	eb03 1302 	add.w	r3, r3, r2, lsl #4
 8001a80:	edd3 4a18 	vldr	s9, [r3, #96]	; 0x60
                targetFormantFreqs_[1] = vowelA.F2 + wahPosition_ * (vowelOU.F2 - vowelA.F2);
 8001a84:	ed93 5a19 	vldr	s10, [r3, #100]	; 0x64
                targetFormantFreqs_[2] = vowelA.F3 + wahPosition_ * (vowelOU.F3 - vowelA.F3);
 8001a88:	edd3 5a1a 	vldr	s11, [r3, #104]	; 0x68
                targetFormantQs_[0] = vowelA.Q1 + wahPosition_ * (vowelOU.Q1 - vowelA.Q1);
 8001a8c:	ed93 6a1b 	vldr	s12, [r3, #108]	; 0x6c
                targetFormantQs_[1] = vowelA.Q2 + wahPosition_ * (vowelOU.Q2 - vowelA.Q2);
 8001a90:	edd3 6a1c 	vldr	s13, [r3, #112]	; 0x70
                targetFormantQs_[2] = vowelA.Q3 + wahPosition_ * (vowelOU.Q3 - vowelA.Q3);
 8001a94:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
                targetFormantFreqs_[0] = vowelA.F1 + wahPosition_ * (vowelOU.F1 - vowelA.F1);
 8001a98:	edd3 1a24 	vldr	s3, [r3, #144]	; 0x90
                targetFormantFreqs_[1] = vowelA.F2 + wahPosition_ * (vowelOU.F2 - vowelA.F2);
 8001a9c:	ed93 2a25 	vldr	s4, [r3, #148]	; 0x94
                targetFormantFreqs_[2] = vowelA.F3 + wahPosition_ * (vowelOU.F3 - vowelA.F3);
 8001aa0:	edd3 2a26 	vldr	s5, [r3, #152]	; 0x98
                targetFormantFreqs_[0] = vowelA.F1 + wahPosition_ * (vowelOU.F1 - vowelA.F1);
 8001aa4:	ee71 1ae4 	vsub.f32	s3, s3, s9
                targetFormantQs_[0] = vowelA.Q1 + wahPosition_ * (vowelOU.Q1 - vowelA.Q1);
 8001aa8:	ed93 3a27 	vldr	s6, [r3, #156]	; 0x9c
                targetFormantFreqs_[1] = vowelA.F2 + wahPosition_ * (vowelOU.F2 - vowelA.F2);
 8001aac:	ee32 2a45 	vsub.f32	s4, s4, s10
                targetFormantQs_[1] = vowelA.Q2 + wahPosition_ * (vowelOU.Q2 - vowelA.Q2);
 8001ab0:	edd3 3a28 	vldr	s7, [r3, #160]	; 0xa0
                targetFormantFreqs_[2] = vowelA.F3 + wahPosition_ * (vowelOU.F3 - vowelA.F3);
 8001ab4:	ee72 2ae5 	vsub.f32	s5, s5, s11
                targetFormantQs_[2] = vowelA.Q3 + wahPosition_ * (vowelOU.Q3 - vowelA.Q3);
 8001ab8:	ed93 4a29 	vldr	s8, [r3, #164]	; 0xa4
                targetFormantQs_[0] = vowelA.Q1 + wahPosition_ * (vowelOU.Q1 - vowelA.Q1);
 8001abc:	ee33 3a46 	vsub.f32	s6, s6, s12
                targetFormantQs_[1] = vowelA.Q2 + wahPosition_ * (vowelOU.Q2 - vowelA.Q2);
 8001ac0:	ee73 3ae6 	vsub.f32	s7, s7, s13
                targetFormantQs_[2] = vowelA.Q3 + wahPosition_ * (vowelOU.Q3 - vowelA.Q3);
 8001ac4:	ee34 4a47 	vsub.f32	s8, s8, s14
                targetFormantFreqs_[0] = vowelA.F1 + wahPosition_ * (vowelOU.F1 - vowelA.F1);
 8001ac8:	eee7 4aa1 	vfma.f32	s9, s15, s3
                targetFormantFreqs_[1] = vowelA.F2 + wahPosition_ * (vowelOU.F2 - vowelA.F2);
 8001acc:	eea7 5a82 	vfma.f32	s10, s15, s4
                targetFormantFreqs_[2] = vowelA.F3 + wahPosition_ * (vowelOU.F3 - vowelA.F3);
 8001ad0:	eee7 5aa2 	vfma.f32	s11, s15, s5
                targetFormantQs_[0] = vowelA.Q1 + wahPosition_ * (vowelOU.Q1 - vowelA.Q1);
 8001ad4:	eea7 6a83 	vfma.f32	s12, s15, s6
                targetFormantQs_[1] = vowelA.Q2 + wahPosition_ * (vowelOU.Q2 - vowelA.Q2);
 8001ad8:	eee7 6aa3 	vfma.f32	s13, s15, s7
                targetFormantQs_[2] = vowelA.Q3 + wahPosition_ * (vowelOU.Q3 - vowelA.Q3);
 8001adc:	eea7 7a84 	vfma.f32	s14, s15, s8
                targetFormantFreqs_[0] = vowelA.F1 + wahPosition_ * (vowelOU.F1 - vowelA.F1);
 8001ae0:	edc4 4a72 	vstr	s9, [r4, #456]	; 0x1c8
                targetFormantFreqs_[1] = vowelA.F2 + wahPosition_ * (vowelOU.F2 - vowelA.F2);
 8001ae4:	ed84 5a73 	vstr	s10, [r4, #460]	; 0x1cc
                targetFormantFreqs_[2] = vowelA.F3 + wahPosition_ * (vowelOU.F3 - vowelA.F3);
 8001ae8:	edc4 5a74 	vstr	s11, [r4, #464]	; 0x1d0
                targetFormantQs_[0] = vowelA.Q1 + wahPosition_ * (vowelOU.Q1 - vowelA.Q1);
 8001aec:	ed84 6a78 	vstr	s12, [r4, #480]	; 0x1e0
                targetFormantQs_[1] = vowelA.Q2 + wahPosition_ * (vowelOU.Q2 - vowelA.Q2);
 8001af0:	edc4 6a79 	vstr	s13, [r4, #484]	; 0x1e4
                targetFormantQs_[2] = vowelA.Q3 + wahPosition_ * (vowelOU.Q3 - vowelA.Q3);
 8001af4:	ed84 7a7a 	vstr	s14, [r4, #488]	; 0x1e8
 8001af8:	f7ff bbaf 	b.w	800125a <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x92>
            was_button_pressed_ = button_pressed;
 8001afc:	f884 8048 	strb.w	r8, [r4, #72]	; 0x48
            was_freq_select_button_pressed_ = freq_select_button;
 8001b00:	f884 7049 	strb.w	r7, [r4, #73]	; 0x49
        }
 8001b04:	f7ff bb7b 	b.w	80011fe <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x36>
                float filtered = aa_filter_.Process((i == 0) ? sample : 0.0f);
 8001b08:	eddf 7a25 	vldr	s15, [pc, #148]	; 8001ba0 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9d8>
 8001b0c:	e638      	b.n	8001780 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x5b8>
                else if (!hold && !button_pressed && was_button_pressed_)
 8001b0e:	f1b9 0f00 	cmp.w	r9, #0
 8001b12:	d111      	bne.n	8001b38 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x970>
 8001b14:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	f43f ad52 	beq.w	80015c2 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x3fa>
            if (adsr_state_ != ADSRState::kIdle)
 8001b1e:	f8d6 329c 	ldr.w	r3, [r6, #668]	; 0x29c
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	f43f ad4d 	beq.w	80015c2 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x3fa>
                adsr_state_ = ADSRState::kRelease;
 8001b28:	2304      	movs	r3, #4
 8001b2a:	f8c6 329c 	str.w	r3, [r6, #668]	; 0x29c
 8001b2e:	e548      	b.n	80015c2 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x3fa>
                if ((hold && is_note_on_) || (!hold && button_pressed))
 8001b30:	f1b9 0f00 	cmp.w	r9, #0
 8001b34:	f43f ae84 	beq.w	8001840 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x678>
 8001b38:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	f47f ae7f 	bne.w	8001840 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x678>
 8001b42:	e53e      	b.n	80015c2 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x3fa>
            currentDepth_ = 0.0f;
 8001b44:	eef0 7a47 	vmov.f32	s15, s14
 8001b48:	ed86 7aa0 	vstr	s14, [r6, #640]	; 0x280
 8001b4c:	e509      	b.n	8001562 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x39a>
            depth_ = 0.0f;
 8001b4e:	eeb0 8a46 	vmov.f32	s16, s12
 8001b52:	ed86 6a9d 	vstr	s12, [r6, #628]	; 0x274
        if (depth_ > 0.25f)
 8001b56:	e4e2      	b.n	800151e <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x356>
                float maxOffset = baseTargetFrequency * freq_wobbliness_;
 8001b58:	edd4 7a11 	vldr	s15, [r4, #68]	; 0x44
 8001b5c:	ee28 8aa7 	vmul.f32	s16, s17, s15
                    ((static_cast<float>(std::rand()) / RAND_MAX) * 2.0f - 1.0f) * maxOffset;
 8001b60:	f006 f8b4 	bl	8007ccc <rand>
 8001b64:	ee07 0a90 	vmov	s15, r0
 8001b68:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001bac <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x9e4>
            float diff = targetFrequency - currentFrequency_;
 8001b6c:	ed94 9a01 	vldr	s18, [r4, #4]
 8001b70:	f240 33e7 	movw	r3, #999	; 0x3e7
                    ((static_cast<float>(std::rand()) / RAND_MAX) * 2.0f - 1.0f) * maxOffset;
 8001b74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b78:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8001b7c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8001b80:	ee68 7a27 	vmul.f32	s15, s16, s15
                targetFrequencyOffset_ =
 8001b84:	edc4 7a03 	vstr	s15, [r4, #12]
                offsetCounter_ = 1000;
 8001b88:	e6fa      	b.n	8001980 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x7b8>
 8001b8a:	bf00      	nop
 8001b8c:	0800879c 	.word	0x0800879c
 8001b90:	0800877c 	.word	0x0800877c
 8001b94:	55555556 	.word	0x55555556
 8001b98:	66666667 	.word	0x66666667
 8001b9c:	3ca3d70a 	.word	0x3ca3d70a
 8001ba0:	00000000 	.word	0x00000000
 8001ba4:	38d1b717 	.word	0x38d1b717
 8001ba8:	40c90fdb 	.word	0x40c90fdb
 8001bac:	30800000 	.word	0x30800000
        x_[num_sections_][2] = x_[num_sections_][1];
 8001bb0:	f8d3 60c0 	ldr.w	r6, [r3, #192]	; 0xc0
                block[i] = filtered;
 8001bb4:	ed80 0a00 	vstr	s0, [r0]
 8001bb8:	f8c3 60c4 	str.w	r6, [r3, #196]	; 0xc4
        x_[num_sections_][1] = x_[num_sections_][0];
 8001bbc:	f8d3 60bc 	ldr.w	r6, [r3, #188]	; 0xbc
        x_[num_sections_][0] = in;
 8001bc0:	ed83 0a2f 	vstr	s0, [r3, #188]	; 0xbc
        x_[num_sections_][1] = x_[num_sections_][0];
 8001bc4:	f8c3 60c0 	str.w	r6, [r3, #192]	; 0xc0
 8001bc8:	e5e9      	b.n	800179e <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x5d6>
            buildingUp_   = false; // We can consider the buildup complete
 8001bca:	2300      	movs	r3, #0
            currentDepth_ = depth_;
 8001bcc:	ed86 8aa0 	vstr	s16, [r6, #640]	; 0x280
            buildingUp_   = false; // We can consider the buildup complete
 8001bd0:	f886 3284 	strb.w	r3, [r6, #644]	; 0x284
        if (currentDepth_ < 0.0f)
 8001bd4:	e4ce      	b.n	8001574 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x3ac>
            depth_ = 0.0f;
 8001bd6:	eeb0 8a46 	vmov.f32	s16, s12
 8001bda:	ed86 6a9d 	vstr	s12, [r6, #628]	; 0x274
        if (depth_ > 0.25f)
 8001bde:	e6f0      	b.n	80019c2 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x7fa>
 8001be0:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
                return 0;
 8001be4:	f04f 0900 	mov.w	r9, #0
 8001be8:	e66a      	b.n	80018c0 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x6f8>
            buildingUp_   = false; // We can consider the buildup complete
 8001bea:	2300      	movs	r3, #0
            currentDepth_ = depth_;
 8001bec:	ed86 8aa0 	vstr	s16, [r6, #640]	; 0x280
            buildingUp_   = false; // We can consider the buildup complete
 8001bf0:	f886 3284 	strb.w	r3, [r6, #644]	; 0x284
        if (currentDepth_ < 0.0f)
 8001bf4:	e715      	b.n	8001a22 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x85a>
 8001bf6:	eeb0 8a00 	vmov.f32	s16, #0	; 0x40000000  2.0
                return kNumNotes - 1;
 8001bfa:	f04f 0907 	mov.w	r9, #7
 8001bfe:	e65f      	b.n	80018c0 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x6f8>
        depth_ += dDiff * kDepthSmoothing;
 8001c00:	ed86 8a9d 	vstr	s16, [r6, #628]	; 0x274
 8001c04:	e48b      	b.n	800151e <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x356>
 8001c06:	ed86 8a9d 	vstr	s16, [r6, #628]	; 0x274
 8001c0a:	e6da      	b.n	80019c2 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x7fa>
            for (int i = 1; i < kNumThresholds; i++)
 8001c0c:	f04f 0902 	mov.w	r9, #2
 8001c10:	e651      	b.n	80018b6 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x6ee>
 8001c12:	f04f 0901 	mov.w	r9, #1
 8001c16:	e64e      	b.n	80018b6 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x6ee>
 8001c18:	f04f 0904 	mov.w	r9, #4
 8001c1c:	e64b      	b.n	80018b6 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x6ee>
 8001c1e:	f04f 0903 	mov.w	r9, #3
 8001c22:	e648      	b.n	80018b6 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x6ee>
        float cdDiff = depth_ - currentDepth_;
 8001c24:	edd6 7aa0 	vldr	s15, [r6, #640]	; 0x280
 8001c28:	e455      	b.n	80014d6 <recorder::Process(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x30e>
 8001c2a:	bf00      	nop

08001c2c <recorder::StateMachine(bool)>:
        invert_ = invert;
    }

    uint32_t Read(void)
    {
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001c2c:	4bbd      	ldr	r3, [pc, #756]	; (8001f24 <recorder::StateMachine(bool)+0x2f8>)
    {
 8001c2e:	b570      	push	{r4, r5, r6, lr}
 8001c30:	e9d3 1500 	ldrd	r1, r5, [r3]

        if (invert_)
 8001c34:	7a1a      	ldrb	r2, [r3, #8]
 8001c36:	4604      	mov	r4, r0
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001c38:	6909      	ldr	r1, [r1, #16]
 8001c3a:	40e9      	lsrs	r1, r5
 8001c3c:	f001 0101 	and.w	r1, r1, #1
        if (invert_)
 8001c40:	b10a      	cbz	r2, 8001c46 <recorder::StateMachine(bool)+0x1a>
        {
            pin ^= 1;
 8001c42:	f081 0101 	eor.w	r1, r1, #1
        state_ = initial_state;
    }

    T Process(T in)
    {
        if (in != history_)
 8001c46:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8001c4a:	428a      	cmp	r2, r1
 8001c4c:	f000 8184 	beq.w	8001f58 <recorder::StateMachine(bool)+0x32c>
        {
            count_ = 0;
 8001c50:	2200      	movs	r2, #0
 8001c52:	665a      	str	r2, [r3, #100]	; 0x64
                state_ = in;
            }
        }

        history_ = in;
        return state_;
 8001c54:	f893 c069 	ldrb.w	ip, [r3, #105]	; 0x69
        history_ = in;
 8001c58:	f883 1068 	strb.w	r1, [r3, #104]	; 0x68
    {
        for (uint32_t i = 0; i < NUM_SWITCHES; i++)
        {
            if (kEnableReverse || i != SWITCH_REVERSE)
            {
                in.sw[i] = db_[i].Process(sw_[i].Read());
 8001c5c:	49b2      	ldr	r1, [pc, #712]	; (8001f28 <recorder::StateMachine(bool)+0x2fc>)
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001c5e:	e9d3 2003 	ldrd	r2, r0, [r3, #12]
 8001c62:	6912      	ldr	r2, [r2, #16]
 8001c64:	f881 c020 	strb.w	ip, [r1, #32]
 8001c68:	40c2      	lsrs	r2, r0
        if (invert_)
 8001c6a:	7d18      	ldrb	r0, [r3, #20]
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001c6c:	f002 0201 	and.w	r2, r2, #1
        if (invert_)
 8001c70:	b108      	cbz	r0, 8001c76 <recorder::StateMachine(bool)+0x4a>
            pin ^= 1;
 8001c72:	f082 0201 	eor.w	r2, r2, #1
        if (in != history_)
 8001c76:	f893 0074 	ldrb.w	r0, [r3, #116]	; 0x74
 8001c7a:	4290      	cmp	r0, r2
 8001c7c:	f000 8143 	beq.w	8001f06 <recorder::StateMachine(bool)+0x2da>
            count_ = 0;
 8001c80:	2000      	movs	r0, #0
 8001c82:	6718      	str	r0, [r3, #112]	; 0x70
        history_ = in;
 8001c84:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74
 8001c88:	f893 2075 	ldrb.w	r2, [r3, #117]	; 0x75
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001c8c:	69d8      	ldr	r0, [r3, #28]
 8001c8e:	f881 2021 	strb.w	r2, [r1, #33]	; 0x21
        return reinterpret_cast<GPIO_TypeDef*>(gpio_base);
 8001c92:	699a      	ldr	r2, [r3, #24]
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001c94:	6912      	ldr	r2, [r2, #16]
 8001c96:	40c2      	lsrs	r2, r0
        if (invert_)
 8001c98:	f893 0020 	ldrb.w	r0, [r3, #32]
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001c9c:	f002 0201 	and.w	r2, r2, #1
        if (invert_)
 8001ca0:	b108      	cbz	r0, 8001ca6 <recorder::StateMachine(bool)+0x7a>
            pin ^= 1;
 8001ca2:	f082 0201 	eor.w	r2, r2, #1
        if (in != history_)
 8001ca6:	f893 0080 	ldrb.w	r0, [r3, #128]	; 0x80
 8001caa:	4290      	cmp	r0, r2
 8001cac:	f000 811c 	beq.w	8001ee8 <recorder::StateMachine(bool)+0x2bc>
            count_ = 0;
 8001cb0:	2000      	movs	r0, #0
 8001cb2:	67d8      	str	r0, [r3, #124]	; 0x7c
        history_ = in;
 8001cb4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80
 8001cb8:	f893 2081 	ldrb.w	r2, [r3, #129]	; 0x81
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001cbc:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001cbe:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
        return reinterpret_cast<GPIO_TypeDef*>(gpio_base);
 8001cc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001cc4:	6912      	ldr	r2, [r2, #16]
 8001cc6:	40c2      	lsrs	r2, r0
        if (invert_)
 8001cc8:	f893 002c 	ldrb.w	r0, [r3, #44]	; 0x2c
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001ccc:	f002 0201 	and.w	r2, r2, #1
        if (invert_)
 8001cd0:	b108      	cbz	r0, 8001cd6 <recorder::StateMachine(bool)+0xaa>
            pin ^= 1;
 8001cd2:	f082 0201 	eor.w	r2, r2, #1
        if (in != history_)
 8001cd6:	f893 008c 	ldrb.w	r0, [r3, #140]	; 0x8c
 8001cda:	4290      	cmp	r0, r2
 8001cdc:	f000 80f2 	beq.w	8001ec4 <recorder::StateMachine(bool)+0x298>
            count_ = 0;
 8001ce0:	2000      	movs	r0, #0
 8001ce2:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
        history_ = in;
 8001ce6:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
        return reinterpret_cast<GPIO_TypeDef*>(gpio_base);
 8001cea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001cec:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001cee:	6912      	ldr	r2, [r2, #16]
        return state_;
 8001cf0:	f893 e08d 	ldrb.w	lr, [r3, #141]	; 0x8d
 8001cf4:	40c2      	lsrs	r2, r0
        if (invert_)
 8001cf6:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 8001cfa:	f881 e023 	strb.w	lr, [r1, #35]	; 0x23
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001cfe:	f002 0201 	and.w	r2, r2, #1
        if (invert_)
 8001d02:	b108      	cbz	r0, 8001d08 <recorder::StateMachine(bool)+0xdc>
            pin ^= 1;
 8001d04:	f082 0201 	eor.w	r2, r2, #1
        if (in != history_)
 8001d08:	f893 0098 	ldrb.w	r0, [r3, #152]	; 0x98
 8001d0c:	4290      	cmp	r0, r2
 8001d0e:	f000 80c7 	beq.w	8001ea0 <recorder::StateMachine(bool)+0x274>
            count_ = 0;
 8001d12:	2000      	movs	r0, #0
 8001d14:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
        history_ = in;
 8001d18:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
        return reinterpret_cast<GPIO_TypeDef*>(gpio_base);
 8001d1c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001d1e:	6c18      	ldr	r0, [r3, #64]	; 0x40
 8001d20:	6912      	ldr	r2, [r2, #16]
 8001d22:	40c2      	lsrs	r2, r0
 8001d24:	f893 0099 	ldrb.w	r0, [r3, #153]	; 0x99
 8001d28:	f881 0024 	strb.w	r0, [r1, #36]	; 0x24
 8001d2c:	f002 0201 	and.w	r2, r2, #1
        if (invert_)
 8001d30:	f893 0044 	ldrb.w	r0, [r3, #68]	; 0x44
 8001d34:	b108      	cbz	r0, 8001d3a <recorder::StateMachine(bool)+0x10e>
            pin ^= 1;
 8001d36:	f082 0201 	eor.w	r2, r2, #1
        if (in != history_)
 8001d3a:	f893 00a4 	ldrb.w	r0, [r3, #164]	; 0xa4
 8001d3e:	4290      	cmp	r0, r2
 8001d40:	f000 809c 	beq.w	8001e7c <recorder::StateMachine(bool)+0x250>
            count_ = 0;
 8001d44:	2000      	movs	r0, #0
 8001d46:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
        history_ = in;
 8001d4a:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
        return reinterpret_cast<GPIO_TypeDef*>(gpio_base);
 8001d4e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
        uint32_t pin = (gpio_struct(gpio_base_)->IDR >> pin_number_) & 1;
 8001d50:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8001d52:	6912      	ldr	r2, [r2, #16]
 8001d54:	40c2      	lsrs	r2, r0
 8001d56:	f893 00a5 	ldrb.w	r0, [r3, #165]	; 0xa5
 8001d5a:	f881 0025 	strb.w	r0, [r1, #37]	; 0x25
 8001d5e:	f002 0201 	and.w	r2, r2, #1
        if (invert_)
 8001d62:	f893 0050 	ldrb.w	r0, [r3, #80]	; 0x50
 8001d66:	b108      	cbz	r0, 8001d6c <recorder::StateMachine(bool)+0x140>
            pin ^= 1;
 8001d68:	f082 0201 	eor.w	r2, r2, #1
        if (in != history_)
 8001d6c:	f893 00b0 	ldrb.w	r0, [r3, #176]	; 0xb0
 8001d70:	4290      	cmp	r0, r2
 8001d72:	d073      	beq.n	8001e5c <recorder::StateMachine(bool)+0x230>
            count_ = 0;
 8001d74:	2000      	movs	r0, #0
 8001d76:	f8c3 00ac 	str.w	r0, [r3, #172]	; 0xac
        history_ = in;
 8001d7a:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
            }
        }

        for (uint32_t i = 0; i < NUM_DETECTS; i++)
        {
            in.detect[i] = kEnableLineIn &&
 8001d7e:	2000      	movs	r0, #0
                in.sw[i] = db_[i].Process(sw_[i].Read());
 8001d80:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
        history_ = (history_ << kShift) | level;
 8001d84:	4a69      	ldr	r2, [pc, #420]	; (8001f2c <recorder::StateMachine(bool)+0x300>)
 8001d86:	f881 3026 	strb.w	r3, [r1, #38]	; 0x26
 8001d8a:	6813      	ldr	r3, [r2, #0]
            in.detect[i] = kEnableLineIn &&
 8001d8c:	f881 0027 	strb.w	r0, [r1, #39]	; 0x27
 8001d90:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
 8001d94:	4966      	ldr	r1, [pc, #408]	; (8001f30 <recorder::StateMachine(bool)+0x304>)
 8001d96:	4d67      	ldr	r5, [pc, #412]	; (8001f34 <recorder::StateMachine(bool)+0x308>)
 8001d98:	6013      	str	r3, [r2, #0]
 8001d9a:	680a      	ldr	r2, [r1, #0]
 8001d9c:	ea4e 4202 	orr.w	r2, lr, r2, lsl #16
 8001da0:	600a      	str	r2, [r1, #0]
 8001da2:	782a      	ldrb	r2, [r5, #0]
        if (state == STATE_IDLE)
 8001da4:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 8001da8:	bba2      	cbnz	r2, 8001e14 <recorder::StateMachine(bool)+0x1e8>
            if (play_button_.is_high())
 8001daa:	07db      	lsls	r3, r3, #31
 8001dac:	d543      	bpl.n	8001e36 <recorder::StateMachine(bool)+0x20a>
        return state_ == STATE_STOPPED;
    }

    void Start(bool enable_amplifier)
    {
        if (state_ == STATE_STOPPED)
 8001dae:	4e62      	ldr	r6, [pc, #392]	; (8001f38 <recorder::StateMachine(bool)+0x30c>)
 8001db0:	f896 3160 	ldrb.w	r3, [r6, #352]	; 0x160
 8001db4:	b9bb      	cbnz	r3, 8001de6 <recorder::StateMachine(bool)+0x1ba>
        gpio_struct(gpio_base)->BSRR = kPinMask;
 8001db6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001dba:	4a60      	ldr	r2, [pc, #384]	; (8001f3c <recorder::StateMachine(bool)+0x310>)
        {
            state_ = STATE_STARTING;
            fade_position_ = 0;
 8001dbc:	2300      	movs	r3, #0
            cue_stop_ = false;

            boost_enable_.Set();
            amp_enable_.Write(enable_amplifier);

            dac_.Start();
 8001dbe:	f506 70aa 	add.w	r0, r6, #340	; 0x154
 8001dc2:	6191      	str	r1, [r2, #24]
 8001dc4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
            fade_position_ = 0;
 8001dc8:	f8c6 315c 	str.w	r3, [r6, #348]	; 0x15c
            state_ = STATE_STARTING;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	f8a6 3160 	strh.w	r3, [r6, #352]	; 0x160
 8001dd2:	4b5b      	ldr	r3, [pc, #364]	; (8001f40 <recorder::StateMachine(bool)+0x314>)
 8001dd4:	619a      	str	r2, [r3, #24]
            dac_.Start();
 8001dd6:	f001 fc5f 	bl	8003698 <recorder::Dac::Start()>
            adc_.Start();
 8001dda:	1d30      	adds	r0, r6, #4
 8001ddc:	f001 f982 	bl	80030e4 <recorder::Adc::Start()>
            StartTimer();
 8001de0:	4630      	mov	r0, r6
 8001de2:	f001 fc45 	bl	8003670 <recorder::Analog::StartTimer()>
        printf("State: ");
 8001de6:	4857      	ldr	r0, [pc, #348]	; (8001f44 <recorder::StateMachine(bool)+0x318>)
 8001de8:	f005 feb4 	bl	8007b54 <iprintf>
      { __atomic_store(std::__addressof(_M_i), std::__addressof(__i), int(__m)); }
 8001dec:	2301      	movs	r3, #1
 8001dee:	f3bf 8f5b 	dmb	ish
 8001df2:	702b      	strb	r3, [r5, #0]
 8001df4:	f3bf 8f5b 	dmb	ish
            if (standby)
 8001df8:	b15c      	cbz	r4, 8001e12 <recorder::StateMachine(bool)+0x1e6>
        printf("State: ");
 8001dfa:	4852      	ldr	r0, [pc, #328]	; (8001f44 <recorder::StateMachine(bool)+0x318>)
 8001dfc:	f005 feaa 	bl	8007b54 <iprintf>
            printf("STANDBY\n");
 8001e00:	4851      	ldr	r0, [pc, #324]	; (8001f48 <recorder::StateMachine(bool)+0x31c>)
 8001e02:	f005 ff2d 	bl	8007c60 <puts>
 8001e06:	230a      	movs	r3, #10
 8001e08:	f3bf 8f5b 	dmb	ish
 8001e0c:	702b      	strb	r3, [r5, #0]
 8001e0e:	f3bf 8f5b 	dmb	ish
    }
 8001e12:	bd70      	pop	{r4, r5, r6, pc}
        else if (state == STATE_SYNTH)
 8001e14:	2901      	cmp	r1, #1
 8001e16:	f000 80ae 	beq.w	8001f76 <recorder::StateMachine(bool)+0x34a>
        else if (state == STATE_STANDBY)
 8001e1a:	290a      	cmp	r1, #10
 8001e1c:	d1f9      	bne.n	8001e12 <recorder::StateMachine(bool)+0x1e6>
            system::SerialFlushTx();
 8001e1e:	f002 f9f9 	bl	8004214 <recorder::system::SerialFlushTx(bool)>
        }
    }

    void Stop(void)
    {
        if (state_ == STATE_RUNNING && !kADCAlwaysOn)
 8001e22:	4b45      	ldr	r3, [pc, #276]	; (8001f38 <recorder::StateMachine(bool)+0x30c>)
 8001e24:	f893 2160 	ldrb.w	r2, [r3, #352]	; 0x160
 8001e28:	2a02      	cmp	r2, #2
 8001e2a:	f000 80b5 	beq.w	8001f98 <recorder::StateMachine(bool)+0x36c>
    }
 8001e2e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
            system::Standby();
 8001e32:	f002 b9f5 	b.w	8004220 <recorder::system::Standby()>
                     ++idle_timeout_ > kIdleStandbyTime * 1000)
 8001e36:	4a45      	ldr	r2, [pc, #276]	; (8001f4c <recorder::StateMachine(bool)+0x320>)
            else if (kEnableIdleStandby &&
 8001e38:	eddf 7a45 	vldr	s15, [pc, #276]	; 8001f50 <recorder::StateMachine(bool)+0x324>
                     ++idle_timeout_ > kIdleStandbyTime * 1000)
 8001e3c:	6813      	ldr	r3, [r2, #0]
 8001e3e:	3301      	adds	r3, #1
 8001e40:	ee07 3a10 	vmov	s14, r3
            else if (kEnableIdleStandby &&
 8001e44:	6013      	str	r3, [r2, #0]
                     ++idle_timeout_ > kIdleStandbyTime * 1000)
 8001e46:	eeb8 7a47 	vcvt.f32.u32	s14, s14
            else if (kEnableIdleStandby &&
 8001e4a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001e52:	ddd1      	ble.n	8001df8 <recorder::StateMachine(bool)+0x1cc>
                printf("Idle timeout expired\n");
 8001e54:	483f      	ldr	r0, [pc, #252]	; (8001f54 <recorder::StateMachine(bool)+0x328>)
 8001e56:	f005 ff03 	bl	8007c60 <puts>
            if (standby)
 8001e5a:	e7ce      	b.n	8001dfa <recorder::StateMachine(bool)+0x1ce>
        else if (in != state_)
 8001e5c:	f893 00b1 	ldrb.w	r0, [r3, #177]	; 0xb1
 8001e60:	4290      	cmp	r0, r2
 8001e62:	d08a      	beq.n	8001d7a <recorder::StateMachine(bool)+0x14e>
            if (++count_ == duration_)
 8001e64:	f8d3 00ac 	ldr.w	r0, [r3, #172]	; 0xac
 8001e68:	f8d3 50a8 	ldr.w	r5, [r3, #168]	; 0xa8
 8001e6c:	3001      	adds	r0, #1
 8001e6e:	42a8      	cmp	r0, r5
 8001e70:	f8c3 00ac 	str.w	r0, [r3, #172]	; 0xac
                state_ = in;
 8001e74:	bf08      	it	eq
 8001e76:	f883 20b1 	strbeq.w	r2, [r3, #177]	; 0xb1
 8001e7a:	e77e      	b.n	8001d7a <recorder::StateMachine(bool)+0x14e>
        else if (in != state_)
 8001e7c:	f893 00a5 	ldrb.w	r0, [r3, #165]	; 0xa5
 8001e80:	4290      	cmp	r0, r2
 8001e82:	f43f af62 	beq.w	8001d4a <recorder::StateMachine(bool)+0x11e>
            if (++count_ == duration_)
 8001e86:	f8d3 00a0 	ldr.w	r0, [r3, #160]	; 0xa0
 8001e8a:	f8d3 509c 	ldr.w	r5, [r3, #156]	; 0x9c
 8001e8e:	3001      	adds	r0, #1
 8001e90:	42a8      	cmp	r0, r5
 8001e92:	f8c3 00a0 	str.w	r0, [r3, #160]	; 0xa0
 8001e96:	f47f af58 	bne.w	8001d4a <recorder::StateMachine(bool)+0x11e>
                state_ = in;
 8001e9a:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
 8001e9e:	e754      	b.n	8001d4a <recorder::StateMachine(bool)+0x11e>
        else if (in != state_)
 8001ea0:	f893 0099 	ldrb.w	r0, [r3, #153]	; 0x99
 8001ea4:	4290      	cmp	r0, r2
 8001ea6:	f43f af37 	beq.w	8001d18 <recorder::StateMachine(bool)+0xec>
            if (++count_ == duration_)
 8001eaa:	f8d3 0094 	ldr.w	r0, [r3, #148]	; 0x94
 8001eae:	f8d3 5090 	ldr.w	r5, [r3, #144]	; 0x90
 8001eb2:	3001      	adds	r0, #1
 8001eb4:	42a8      	cmp	r0, r5
 8001eb6:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
 8001eba:	f47f af2d 	bne.w	8001d18 <recorder::StateMachine(bool)+0xec>
                state_ = in;
 8001ebe:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8001ec2:	e729      	b.n	8001d18 <recorder::StateMachine(bool)+0xec>
        else if (in != state_)
 8001ec4:	f893 008d 	ldrb.w	r0, [r3, #141]	; 0x8d
 8001ec8:	4290      	cmp	r0, r2
 8001eca:	f43f af0c 	beq.w	8001ce6 <recorder::StateMachine(bool)+0xba>
            if (++count_ == duration_)
 8001ece:	f8d3 0088 	ldr.w	r0, [r3, #136]	; 0x88
 8001ed2:	f8d3 5084 	ldr.w	r5, [r3, #132]	; 0x84
 8001ed6:	3001      	adds	r0, #1
 8001ed8:	42a8      	cmp	r0, r5
 8001eda:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
 8001ede:	f47f af02 	bne.w	8001ce6 <recorder::StateMachine(bool)+0xba>
                state_ = in;
 8001ee2:	f883 208d 	strb.w	r2, [r3, #141]	; 0x8d
 8001ee6:	e6fe      	b.n	8001ce6 <recorder::StateMachine(bool)+0xba>
        else if (in != state_)
 8001ee8:	f893 0081 	ldrb.w	r0, [r3, #129]	; 0x81
 8001eec:	4290      	cmp	r0, r2
 8001eee:	f43f aee1 	beq.w	8001cb4 <recorder::StateMachine(bool)+0x88>
            if (++count_ == duration_)
 8001ef2:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 8001ef4:	6f9d      	ldr	r5, [r3, #120]	; 0x78
 8001ef6:	3001      	adds	r0, #1
 8001ef8:	42a8      	cmp	r0, r5
 8001efa:	67d8      	str	r0, [r3, #124]	; 0x7c
 8001efc:	f47f aeda 	bne.w	8001cb4 <recorder::StateMachine(bool)+0x88>
                state_ = in;
 8001f00:	f883 2081 	strb.w	r2, [r3, #129]	; 0x81
 8001f04:	e6d6      	b.n	8001cb4 <recorder::StateMachine(bool)+0x88>
        else if (in != state_)
 8001f06:	f893 0075 	ldrb.w	r0, [r3, #117]	; 0x75
 8001f0a:	4290      	cmp	r0, r2
 8001f0c:	f43f aeba 	beq.w	8001c84 <recorder::StateMachine(bool)+0x58>
            if (++count_ == duration_)
 8001f10:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8001f12:	6edd      	ldr	r5, [r3, #108]	; 0x6c
 8001f14:	3001      	adds	r0, #1
 8001f16:	4285      	cmp	r5, r0
 8001f18:	6718      	str	r0, [r3, #112]	; 0x70
 8001f1a:	f47f aeb3 	bne.w	8001c84 <recorder::StateMachine(bool)+0x58>
                state_ = in;
 8001f1e:	f883 2075 	strb.w	r2, [r3, #117]	; 0x75
 8001f22:	e6af      	b.n	8001c84 <recorder::StateMachine(bool)+0x58>
 8001f24:	20010988 	.word	0x20010988
 8001f28:	200106cc 	.word	0x200106cc
 8001f2c:	2000041c 	.word	0x2000041c
 8001f30:	20000420 	.word	0x20000420
 8001f34:	200106f4 	.word	0x200106f4
 8001f38:	200106f8 	.word	0x200106f8
 8001f3c:	58021800 	.word	0x58021800
 8001f40:	58020400 	.word	0x58020400
 8001f44:	080086d0 	.word	0x080086d0
 8001f48:	08008724 	.word	0x08008724
 8001f4c:	20000424 	.word	0x20000424
 8001f50:	476a6000 	.word	0x476a6000
 8001f54:	0800872c 	.word	0x0800872c
        else if (in != state_)
 8001f58:	f893 2069 	ldrb.w	r2, [r3, #105]	; 0x69
 8001f5c:	428a      	cmp	r2, r1
 8001f5e:	f43f ae79 	beq.w	8001c54 <recorder::StateMachine(bool)+0x28>
            if (++count_ == duration_)
 8001f62:	e9d3 0218 	ldrd	r0, r2, [r3, #96]	; 0x60
 8001f66:	3201      	adds	r2, #1
 8001f68:	4290      	cmp	r0, r2
 8001f6a:	665a      	str	r2, [r3, #100]	; 0x64
 8001f6c:	f47f ae72 	bne.w	8001c54 <recorder::StateMachine(bool)+0x28>
                state_ = in;
 8001f70:	f883 1069 	strb.w	r1, [r3, #105]	; 0x69
 8001f74:	e66e      	b.n	8001c54 <recorder::StateMachine(bool)+0x28>
            if (adsr_state_ == ADSRState::kIdle && !delay_.audible())
 8001f76:	4b19      	ldr	r3, [pc, #100]	; (8001fdc <recorder::StateMachine(bool)+0x3b0>)
 8001f78:	f8d3 229c 	ldr.w	r2, [r3, #668]	; 0x29c
 8001f7c:	b942      	cbnz	r2, 8001f90 <recorder::StateMachine(bool)+0x364>
 8001f7e:	eddf 7a18 	vldr	s15, [pc, #96]	; 8001fe0 <recorder::StateMachine(bool)+0x3b4>
 8001f82:	ed93 7a96 	vldr	s14, [r3, #600]	; 0x258
 8001f86:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f8e:	d907      	bls.n	8001fa0 <recorder::StateMachine(bool)+0x374>
                synthReleaseCounter = 0;
 8001f90:	4b14      	ldr	r3, [pc, #80]	; (8001fe4 <recorder::StateMachine(bool)+0x3b8>)
 8001f92:	2200      	movs	r2, #0
 8001f94:	601a      	str	r2, [r3, #0]
    }
 8001f96:	bd70      	pop	{r4, r5, r6, pc}
        {
            cue_stop_ = true;
 8001f98:	2201      	movs	r2, #1
 8001f9a:	f883 2161 	strb.w	r2, [r3, #353]	; 0x161
 8001f9e:	e746      	b.n	8001e2e <recorder::StateMachine(bool)+0x202>
                if (++synthReleaseCounter >= 50) // 10 seconds @ ~1ms per loop
 8001fa0:	4c10      	ldr	r4, [pc, #64]	; (8001fe4 <recorder::StateMachine(bool)+0x3b8>)
 8001fa2:	6823      	ldr	r3, [r4, #0]
 8001fa4:	3301      	adds	r3, #1
 8001fa6:	2b31      	cmp	r3, #49	; 0x31
 8001fa8:	6023      	str	r3, [r4, #0]
 8001faa:	f67f af32 	bls.w	8001e12 <recorder::StateMachine(bool)+0x1e6>
        if (state_ == STATE_RUNNING && !kADCAlwaysOn)
 8001fae:	4b0e      	ldr	r3, [pc, #56]	; (8001fe8 <recorder::StateMachine(bool)+0x3bc>)
        printf("State: ");
 8001fb0:	480e      	ldr	r0, [pc, #56]	; (8001fec <recorder::StateMachine(bool)+0x3c0>)
 8001fb2:	f893 2160 	ldrb.w	r2, [r3, #352]	; 0x160
 8001fb6:	2a02      	cmp	r2, #2
            cue_stop_ = true;
 8001fb8:	bf08      	it	eq
 8001fba:	f883 1161 	strbeq.w	r1, [r3, #353]	; 0x161
 8001fbe:	f005 fdc9 	bl	8007b54 <iprintf>
            printf("IDLE\n");
 8001fc2:	480b      	ldr	r0, [pc, #44]	; (8001ff0 <recorder::StateMachine(bool)+0x3c4>)
 8001fc4:	f005 fe4c 	bl	8007c60 <puts>
            idle_timeout_ = 0;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	4a0a      	ldr	r2, [pc, #40]	; (8001ff4 <recorder::StateMachine(bool)+0x3c8>)
 8001fcc:	6013      	str	r3, [r2, #0]
 8001fce:	f3bf 8f5b 	dmb	ish
 8001fd2:	702b      	strb	r3, [r5, #0]
 8001fd4:	f3bf 8f5b 	dmb	ish
                    synthReleaseCounter = 0; // reset the counter
 8001fd8:	6023      	str	r3, [r4, #0]
    }
 8001fda:	bd70      	pop	{r4, r5, r6, pc}
 8001fdc:	20010428 	.word	0x20010428
 8001fe0:	3a83126f 	.word	0x3a83126f
 8001fe4:	20010a48 	.word	0x20010a48
 8001fe8:	200106f8 	.word	0x200106f8
 8001fec:	080086d0 	.word	0x080086d0
 8001ff0:	080086d8 	.word	0x080086d8
 8001ff4:	20000424 	.word	0x20000424

08001ff8 <main>:

    extern "C" int main(void)
    {
 8001ff8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

        system::Init();
        ProfilingPin<PROFILE_MAIN>::Set();

        analog_.Init(Process);
 8001ffc:	4fb7      	ldr	r7, [pc, #732]	; (80022dc <main+0x2e4>)
    {
 8001ffe:	b08b      	sub	sp, #44	; 0x2c
        system::Init();
 8002000:	f001 fef6 	bl	8003df0 <recorder::system::Init()>
        analog_.Init(Process);
 8002004:	49b6      	ldr	r1, [pc, #728]	; (80022e0 <main+0x2e8>)
 8002006:	4638      	mov	r0, r7
        gpio_base_ = gpio_base;
 8002008:	4cb6      	ldr	r4, [pc, #728]	; (80022e4 <main+0x2ec>)
 800200a:	f001 fa8f 	bl	800352c <recorder::Analog::Init(std::array<float [3], 1u> const (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))>
            case GPIOA_BASE: __HAL_RCC_GPIOA_CLK_ENABLE(); return;
 800200e:	4bb6      	ldr	r3, [pc, #728]	; (80022e8 <main+0x2f0>)
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002010:	49b6      	ldr	r1, [pc, #728]	; (80022ec <main+0x2f4>)
        pin_number_ = pin_number;
 8002012:	2500      	movs	r5, #0
            case GPIOA_BASE: __HAL_RCC_GPIOA_CLK_ENABLE(); return;
 8002014:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
        invert_ = invert;
 8002018:	2601      	movs	r6, #1
        gpio_base_ = gpio_base;
 800201a:	60e1      	str	r1, [r4, #12]
        pin_number_ = pin_number;
 800201c:	f04f 0c02 	mov.w	ip, #2
            case GPIOA_BASE: __HAL_RCC_GPIOA_CLK_ENABLE(); return;
 8002020:	f042 0201 	orr.w	r2, r2, #1
        duration_ = duration;
 8002024:	f04f 080a 	mov.w	r8, #10
 8002028:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800202c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002030:	f002 0201 	and.w	r2, r2, #1
 8002034:	9203      	str	r2, [sp, #12]
 8002036:	9a03      	ldr	r2, [sp, #12]
 8002038:	68ca      	ldr	r2, [r1, #12]
 800203a:	f022 0203 	bic.w	r2, r2, #3
 800203e:	f042 0201 	orr.w	r2, r2, #1
 8002042:	60ca      	str	r2, [r1, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8002044:	680a      	ldr	r2, [r1, #0]
 8002046:	f022 0203 	bic.w	r2, r2, #3
 800204a:	600a      	str	r2, [r1, #0]
        pin_number_ = pin_number;
 800204c:	6125      	str	r5, [r4, #16]
            case GPIOA_BASE: __HAL_RCC_GPIOA_CLK_ENABLE(); return;
 800204e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002052:	f042 0201 	orr.w	r2, r2, #1
 8002056:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 800205a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 800205e:	f002 0201 	and.w	r2, r2, #1
 8002062:	9204      	str	r2, [sp, #16]
 8002064:	9a04      	ldr	r2, [sp, #16]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002066:	68ca      	ldr	r2, [r1, #12]
 8002068:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 800206c:	f042 0210 	orr.w	r2, r2, #16
 8002070:	60ca      	str	r2, [r1, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8002072:	680a      	ldr	r2, [r1, #0]
 8002074:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8002078:	600a      	str	r2, [r1, #0]
        gpio_base_ = gpio_base;
 800207a:	6021      	str	r1, [r4, #0]
            case GPIOD_BASE: __HAL_RCC_GPIOD_CLK_ENABLE(); return;
 800207c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8002080:	f042 0208 	orr.w	r2, r2, #8
 8002084:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8002088:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
        invert_ = invert;
 800208c:	7526      	strb	r6, [r4, #20]
            case GPIOD_BASE: __HAL_RCC_GPIOD_CLK_ENABLE(); return;
 800208e:	f002 0208 	and.w	r2, r2, #8
        invert_ = invert;
 8002092:	7226      	strb	r6, [r4, #8]
            case GPIOD_BASE: __HAL_RCC_GPIOD_CLK_ENABLE(); return;
 8002094:	9205      	str	r2, [sp, #20]
 8002096:	9a05      	ldr	r2, [sp, #20]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002098:	4a95      	ldr	r2, [pc, #596]	; (80022f0 <main+0x2f8>)
 800209a:	68d0      	ldr	r0, [r2, #12]
 800209c:	f420 0040 	bic.w	r0, r0, #12582912	; 0xc00000
 80020a0:	f440 0080 	orr.w	r0, r0, #4194304	; 0x400000
 80020a4:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80020a6:	6810      	ldr	r0, [r2, #0]
        pin_number_ = pin_number;
 80020a8:	f8c4 c004 	str.w	ip, [r4, #4]
 80020ac:	f04f 0c0b 	mov.w	ip, #11
 80020b0:	f420 0040 	bic.w	r0, r0, #12582912	; 0xc00000
 80020b4:	6010      	str	r0, [r2, #0]
        gpio_base_ = gpio_base;
 80020b6:	61a2      	str	r2, [r4, #24]
 80020b8:	63e1      	str	r1, [r4, #60]	; 0x3c
        pin_number_ = pin_number;
 80020ba:	6426      	str	r6, [r4, #64]	; 0x40
            case GPIOC_BASE: __HAL_RCC_GPIOC_CLK_ENABLE(); return;
 80020bc:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
        invert_ = invert;
 80020c0:	f884 6020 	strb.w	r6, [r4, #32]
            case GPIOC_BASE: __HAL_RCC_GPIOC_CLK_ENABLE(); return;
 80020c4:	f042 0204 	orr.w	r2, r2, #4
        invert_ = invert;
 80020c8:	f884 602c 	strb.w	r6, [r4, #44]	; 0x2c
 80020cc:	f884 6044 	strb.w	r6, [r4, #68]	; 0x44
            case GPIOC_BASE: __HAL_RCC_GPIOC_CLK_ENABLE(); return;
 80020d0:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 80020d4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80020d8:	f002 0204 	and.w	r2, r2, #4
 80020dc:	9206      	str	r2, [sp, #24]
 80020de:	9a06      	ldr	r2, [sp, #24]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80020e0:	4a84      	ldr	r2, [pc, #528]	; (80022f4 <main+0x2fc>)
        gpio_base_ = gpio_base;
 80020e2:	6262      	str	r2, [r4, #36]	; 0x24
 80020e4:	68d0      	ldr	r0, [r2, #12]
 80020e6:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80020ea:	f440 7080 	orr.w	r0, r0, #256	; 0x100
 80020ee:	60d0      	str	r0, [r2, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80020f0:	6810      	ldr	r0, [r2, #0]
 80020f2:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 80020f6:	6010      	str	r0, [r2, #0]
            case GPIOA_BASE: __HAL_RCC_GPIOA_CLK_ENABLE(); return;
 80020f8:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 80020fc:	4330      	orrs	r0, r6
 80020fe:	f8c3 00e0 	str.w	r0, [r3, #224]	; 0xe0
 8002102:	f8d3 00e0 	ldr.w	r0, [r3, #224]	; 0xe0
 8002106:	4030      	ands	r0, r6
 8002108:	9007      	str	r0, [sp, #28]
 800210a:	9807      	ldr	r0, [sp, #28]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 800210c:	68c8      	ldr	r0, [r1, #12]
 800210e:	f020 000c 	bic.w	r0, r0, #12
 8002112:	f040 0004 	orr.w	r0, r0, #4
 8002116:	60c8      	str	r0, [r1, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8002118:	6808      	ldr	r0, [r1, #0]
 800211a:	f020 000c 	bic.w	r0, r0, #12
 800211e:	6008      	str	r0, [r1, #0]
        pin_number_ = pin_number;
 8002120:	2004      	movs	r0, #4
            case GPIOC_BASE: __HAL_RCC_GPIOC_CLK_ENABLE(); return;
 8002122:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8002126:	f041 0104 	orr.w	r1, r1, #4
 800212a:	f8c3 10e0 	str.w	r1, [r3, #224]	; 0xe0
 800212e:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
        pin_number_ = pin_number;
 8002132:	f8c4 c01c 	str.w	ip, [r4, #28]
            case GPIOC_BASE: __HAL_RCC_GPIOC_CLK_ENABLE(); return;
 8002136:	f001 0104 	and.w	r1, r1, #4
        pin_number_ = pin_number;
 800213a:	62a0      	str	r0, [r4, #40]	; 0x28
            case GPIOC_BASE: __HAL_RCC_GPIOC_CLK_ENABLE(); return;
 800213c:	9108      	str	r1, [sp, #32]
 800213e:	9908      	ldr	r1, [sp, #32]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002140:	68d1      	ldr	r1, [r2, #12]
        gpio_base_ = gpio_base;
 8002142:	6562      	str	r2, [r4, #84]	; 0x54
 8002144:	f421 0140 	bic.w	r1, r1, #12582912	; 0xc00000
 8002148:	64a2      	str	r2, [r4, #72]	; 0x48
        pin_number_ = pin_number;
 800214a:	f8c4 c058 	str.w	ip, [r4, #88]	; 0x58
 800214e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002152:	64e0      	str	r0, [r4, #76]	; 0x4c
        invert_ = invert;
 8002154:	f884 605c 	strb.w	r6, [r4, #92]	; 0x5c
 8002158:	60d1      	str	r1, [r2, #12]
        count_ = 0;
 800215a:	6725      	str	r5, [r4, #112]	; 0x70
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800215c:	6811      	ldr	r1, [r2, #0]
 800215e:	f884 5050 	strb.w	r5, [r4, #80]	; 0x50
 8002162:	f421 0140 	bic.w	r1, r1, #12582912	; 0xc00000
        history_ = initial_state;
 8002166:	f8a4 5074 	strh.w	r5, [r4, #116]	; 0x74
 800216a:	6011      	str	r1, [r2, #0]
            case GPIOC_BASE: __HAL_RCC_GPIOC_CLK_ENABLE(); return;
 800216c:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 8002170:	4301      	orrs	r1, r0
 8002172:	f8c3 10e0 	str.w	r1, [r3, #224]	; 0xe0
 8002176:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800217a:	4003      	ands	r3, r0
 800217c:	9309      	str	r3, [sp, #36]	; 0x24
 800217e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8002180:	68d3      	ldr	r3, [r2, #12]
 8002182:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002186:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800218a:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 800218c:	6813      	ldr	r3, [r2, #0]
 800218e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002192:	6013      	str	r3, [r2, #0]
        duration_ = duration;
 8002194:	f8c4 806c 	str.w	r8, [r4, #108]	; 0x6c
        db_[SWITCH_PLAY].Init(kButtonDebounceDuration_ms,
 8002198:	f002 f8d2 	bl	8004340 <recorder::system::WakeupWasPlayButton()>
        history_ = initial_state;
 800219c:	462b      	mov	r3, r5
        history_ = initial_state ? ((1 << kShift) | 1) : 0;
 800219e:	4a56      	ldr	r2, [pc, #344]	; (80022f8 <main+0x300>)
 80021a0:	f360 0307 	bfi	r3, r0, #0, #8
 80021a4:	f8a4 5080 	strh.w	r5, [r4, #128]	; 0x80
 80021a8:	f8a4 50a4 	strh.w	r5, [r4, #164]	; 0xa4
 80021ac:	f360 230f 	bfi	r3, r0, #8, #8
 80021b0:	f8a4 508c 	strh.w	r5, [r4, #140]	; 0x8c
        duration_ = duration;
 80021b4:	f8c4 80a8 	str.w	r8, [r4, #168]	; 0xa8
        history_ = initial_state;
 80021b8:	f8a4 3068 	strh.w	r3, [r4, #104]	; 0x68
 80021bc:	4b4f      	ldr	r3, [pc, #316]	; (80022fc <main+0x304>)
        duration_ = duration;
 80021be:	f8c4 80b4 	str.w	r8, [r4, #180]	; 0xb4
 80021c2:	601d      	str	r5, [r3, #0]
        if (state_ == STATE_STOPPED)
 80021c4:	f897 3160 	ldrb.w	r3, [r7, #352]	; 0x160
        count_ = 0;
 80021c8:	f8c4 50ac 	str.w	r5, [r4, #172]	; 0xac
        history_ = initial_state;
 80021cc:	f8a4 50b0 	strh.w	r5, [r4, #176]	; 0xb0
        count_ = 0;
 80021d0:	f8c4 50b8 	str.w	r5, [r4, #184]	; 0xb8
        history_ = initial_state;
 80021d4:	f8a4 50bc 	strh.w	r5, [r4, #188]	; 0xbc
 80021d8:	6015      	str	r5, [r2, #0]
        count_ = 0;
 80021da:	e9c4 8518 	strd	r8, r5, [r4, #96]	; 0x60
 80021de:	e9c4 851e 	strd	r8, r5, [r4, #120]	; 0x78
 80021e2:	e9c4 8527 	strd	r8, r5, [r4, #156]	; 0x9c
 80021e6:	e9c4 8521 	strd	r8, r5, [r4, #132]	; 0x84
 80021ea:	b9b3      	cbnz	r3, 800221a <main+0x222>
        gpio_struct(gpio_base)->BSRR = kPinMask;
 80021ec:	4944      	ldr	r1, [pc, #272]	; (8002300 <main+0x308>)
 80021ee:	f44f 7000 	mov.w	r0, #512	; 0x200
            fade_position_ = 0;
 80021f2:	2200      	movs	r2, #0
 80021f4:	4b43      	ldr	r3, [pc, #268]	; (8002304 <main+0x30c>)
 80021f6:	6188      	str	r0, [r1, #24]
            dac_.Start();
 80021f8:	f507 70aa 	add.w	r0, r7, #340	; 0x154
            fade_position_ = 0;
 80021fc:	f8c7 215c 	str.w	r2, [r7, #348]	; 0x15c
 8002200:	f44f 5280 	mov.w	r2, #4096	; 0x1000
            state_ = STATE_STARTING;
 8002204:	f8a7 6160 	strh.w	r6, [r7, #352]	; 0x160
 8002208:	619a      	str	r2, [r3, #24]
            dac_.Start();
 800220a:	f001 fa45 	bl	8003698 <recorder::Dac::Start()>
            adc_.Start();
 800220e:	1d38      	adds	r0, r7, #4
 8002210:	f000 ff68 	bl	80030e4 <recorder::Adc::Start()>
            StartTimer();
 8002214:	4638      	mov	r0, r7
 8002216:	f001 fa2b 	bl	8003670 <recorder::Analog::StartTimer()>
class Monitor
{
public:
    void Init(void)
    {
        length_ = 0;
 800221a:	2500      	movs	r5, #0
 800221c:	4c3a      	ldr	r4, [pc, #232]	; (8002308 <main+0x310>)
        play_button_.Init();
        tune_button_.Init();
        analog_.StartPlayback();
        //   recording_.Init();
        //  playback_.Init();
        synth_engine_.Init();
 800221e:	483b      	ldr	r0, [pc, #236]	; (800230c <main+0x314>)
 8002220:	f7fe fa72 	bl	8000708 <recorder::SynthEngine::Init()>
    bool sw[NUM_SWITCHES];
    bool detect[NUM_DETECTS];

    void Init(void)
    {
        *this = {};
 8002224:	2228      	movs	r2, #40	; 0x28
 8002226:	4629      	mov	r1, r5
 8002228:	4839      	ldr	r0, [pc, #228]	; (8002310 <main+0x318>)
 800222a:	f005 f908 	bl	800743e <memset>
 800222e:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
        io_.Init();
        monitor_.Init();
        system::ReloadWatchdog();
 8002232:	f001 fdd5 	bl	8003de0 <recorder::system::ReloadWatchdog()>
        printf("State: ");
 8002236:	4837      	ldr	r0, [pc, #220]	; (8002314 <main+0x31c>)
 8002238:	f005 fc8c 	bl	8007b54 <iprintf>
      store(_Tp __i, memory_order __m = memory_order_seq_cst) noexcept
 800223c:	4e34      	ldr	r6, [pc, #208]	; (8002310 <main+0x318>)
        //  playback_.Reset();
        //  sample_memory_.Init();
        // ledPin.Init(GPIOPin::SPEED_LOW, GPIOPin::TYPE_PUSHPULL, GPIOPin::PULL_NONE);
        Transition(STATE_SYNTH);

        bool expire_watchdog = false;
 800223e:	9500      	str	r5, [sp, #0]
      { __atomic_store(std::__addressof(_M_i), std::__addressof(__i), int(__m)); }
 8002240:	2201      	movs	r2, #1
 8002242:	4b35      	ldr	r3, [pc, #212]	; (8002318 <main+0x320>)
 8002244:	f204 1529 	addw	r5, r4, #297	; 0x129
 8002248:	f3bf 8f5b 	dmb	ish
 800224c:	701a      	strb	r2, [r3, #0]
 800224e:	f3bf 8f5b 	dmb	ish
            analog_.Start(false);
        }

        for (;;)
        {
            printf("test");
 8002252:	4832      	ldr	r0, [pc, #200]	; (800231c <main+0x324>)
 8002254:	f005 fc7e 	bl	8007b54 <iprintf>
    }

    const Message& Receive(void)
    {
        char* result =
            std::fgets(line_ + length_, sizeof(line_) - length_, stdin);
 8002258:	4b31      	ldr	r3, [pc, #196]	; (8002320 <main+0x328>)
      | __memory_order_modifier(__m & __memory_order_modifier_mask));
  }

  _GLIBCXX_ALWAYS_INLINE void
  atomic_thread_fence(memory_order __m) noexcept
  { __atomic_thread_fence(int(__m)); }
 800225a:	f3bf 8f5b 	dmb	ish
 800225e:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f1c0 0180 	rsb	r1, r0, #128	; 0x80
 8002268:	4420      	add	r0, r4
 800226a:	685a      	ldr	r2, [r3, #4]
 800226c:	f002 f874 	bl	8004358 <fgets>

        if (result != nullptr)
 8002270:	b1c0      	cbz	r0, 80022a4 <main+0x2ac>
        {
            length_ = std::strlen(line_);
 8002272:	4825      	ldr	r0, [pc, #148]	; (8002308 <main+0x310>)
 8002274:	f7fe f834 	bl	80002e0 <strlen>
 8002278:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
        }

        if (length_ == 0 || line_[length_ - 1] != '\n')
 800227c:	b118      	cbz	r0, 8002286 <main+0x28e>
 800227e:	1e43      	subs	r3, r0, #1
 8002280:	5ce2      	ldrb	r2, [r4, r3]
 8002282:	2a0a      	cmp	r2, #10
 8002284:	d011      	beq.n	80022aa <main+0x2b2>
        {
            message_.payload.type = Message::TYPE_NONE;
 8002286:	2300      	movs	r3, #0
            ProfilingPin<PROFILE_MAIN_LOOP>::Set();
            std::atomic_thread_fence(std::memory_order_acq_rel);

            bool standby = false;
 8002288:	461f      	mov	r7, r3
 800228a:	f884 3086 	strb.w	r3, [r4, #134]	; 0x86
                printf("Erasing save data... ");
                // sample_memory_.Erase();
                printf("done\n");
            }

            if (!expire_watchdog)
 800228e:	9b00      	ldr	r3, [sp, #0]
 8002290:	b90b      	cbnz	r3, 8002296 <main+0x29e>
            {
                system::ReloadWatchdog();
 8002292:	f001 fda5 	bl	8003de0 <recorder::system::ReloadWatchdog()>
            }

            StateMachine(standby);
 8002296:	4638      	mov	r0, r7
 8002298:	f7ff fcc8 	bl	8001c2c <recorder::StateMachine(bool)>
            ProfilingPin<PROFILE_MAIN_LOOP>::Clear();

            system::Delay_ms(1);
 800229c:	2001      	movs	r0, #1
 800229e:	f001 ffa3 	bl	80041e8 <recorder::system::Delay_ms(unsigned long)>
        }
 80022a2:	e7d6      	b.n	8002252 <main+0x25a>
        if (length_ == 0 || line_[length_ - 1] != '\n')
 80022a4:	f8d4 0080 	ldr.w	r0, [r4, #128]	; 0x80
 80022a8:	e7e8      	b.n	800227c <main+0x284>
        }
        else
        {
            if (line_[0] == '\xff' && length_ > 1)
 80022aa:	f894 c000 	ldrb.w	ip, [r4]
 80022ae:	2801      	cmp	r0, #1
 80022b0:	f1ac 07ff 	sub.w	r7, ip, #255	; 0xff
 80022b4:	fab7 f787 	clz	r7, r7
 80022b8:	ea4f 1757 	mov.w	r7, r7, lsr #5
 80022bc:	bf08      	it	eq
 80022be:	2700      	moveq	r7, #0
 80022c0:	bb87      	cbnz	r7, 8002324 <main+0x32c>
            }
            else
            {
                message_.payload.type = Message::TYPE_TEXT;
                line_[length_ - 1] = '\0';
                std::strncpy(message_.payload.text, line_,
 80022c2:	4911      	ldr	r1, [pc, #68]	; (8002308 <main+0x310>)
                message_.payload.type = Message::TYPE_TEXT;
 80022c4:	2001      	movs	r0, #1
                std::strncpy(message_.payload.text, line_,
 80022c6:	2280      	movs	r2, #128	; 0x80
                line_[length_ - 1] = '\0';
 80022c8:	54e7      	strb	r7, [r4, r3]
                message_.payload.type = Message::TYPE_TEXT;
 80022ca:	f884 0086 	strb.w	r0, [r4, #134]	; 0x86
                std::strncpy(message_.payload.text, line_,
 80022ce:	f101 0087 	add.w	r0, r1, #135	; 0x87
 80022d2:	f005 fdb8 	bl	8007e46 <strncpy>
                    sizeof(message_.payload.text));
            }

            length_ = 0;
 80022d6:	f8c4 7080 	str.w	r7, [r4, #128]	; 0x80
            else if (message.type == Message::TYPE_RESET)
 80022da:	e7d8      	b.n	800228e <main+0x296>
 80022dc:	200106f8 	.word	0x200106f8
 80022e0:	080011c9 	.word	0x080011c9
 80022e4:	20010988 	.word	0x20010988
 80022e8:	58024400 	.word	0x58024400
 80022ec:	58020000 	.word	0x58020000
 80022f0:	58020c00 	.word	0x58020c00
 80022f4:	58020800 	.word	0x58020800
 80022f8:	2000041c 	.word	0x2000041c
 80022fc:	20000420 	.word	0x20000420
 8002300:	58021800 	.word	0x58021800
 8002304:	58020400 	.word	0x58020400
 8002308:	2001085c 	.word	0x2001085c
 800230c:	20000428 	.word	0x20000428
 8002310:	200106cc 	.word	0x200106cc
 8002314:	080086d0 	.word	0x080086d0
 8002318:	200106f4 	.word	0x200106f4
 800231c:	08008744 	.word	0x08008744
 8002320:	20000008 	.word	0x20000008
                line_[length_ - 1] = '\0';
 8002324:	f04f 0800 	mov.w	r8, #0
}

inline size_t Decode(void* data, size_t size, const char* str)
{
    auto bytes = reinterpret_cast<uint8_t*>(data);
    size_t length = std::strlen(str);
 8002328:	48bd      	ldr	r0, [pc, #756]	; (8002620 <main+0x628>)
 800232a:	f804 8003 	strb.w	r8, [r4, r3]
 800232e:	f7fd ffd7 	bl	80002e0 <strlen>
    size_t num_bytes = 0;

    while (length)
 8002332:	2800      	cmp	r0, #0
 8002334:	d051      	beq.n	80023da <main+0x3e2>
    size_t num_bytes = 0;
 8002336:	4642      	mov	r2, r8
        uint32_t word = 0;

        for (size_t i = 0; i < 5; i++)
        {
            word *= 85;
            word += group[i];
 8002338:	f04f 0b55 	mov.w	fp, #85	; 0x55
    while (length)
 800233c:	f8df 82e0 	ldr.w	r8, [pc, #736]	; 8002620 <main+0x628>
        size_t padding = (length >= 5) ? 0 : (-length % 5) * 4 / 5;
 8002340:	2804      	cmp	r0, #4
 8002342:	f200 8181 	bhi.w	8002648 <main+0x650>
            group[i] = length ? *str - 33 : 84;
 8002346:	f898 e000 	ldrb.w	lr, [r8]
        size_t padding = (length >= 5) ? 0 : (-length % 5) * 4 / 5;
 800234a:	4241      	negs	r1, r0
            group[i] = length ? *str - 33 : 84;
 800234c:	2801      	cmp	r0, #1
 800234e:	f1ae 0e21 	sub.w	lr, lr, #33	; 0x21
 8002352:	fa5f f38e 	uxtb.w	r3, lr
 8002356:	9301      	str	r3, [sp, #4]
        size_t padding = (length >= 5) ? 0 : (-length % 5) * 4 / 5;
 8002358:	4bb2      	ldr	r3, [pc, #712]	; (8002624 <main+0x62c>)
 800235a:	fba3 ce01 	umull	ip, lr, r3, r1
 800235e:	f02e 0c03 	bic.w	ip, lr, #3
 8002362:	eb0c 0c9e 	add.w	ip, ip, lr, lsr #2
 8002366:	eba1 010c 	sub.w	r1, r1, ip
 800236a:	ea4f 0181 	mov.w	r1, r1, lsl #2
 800236e:	fba3 3101 	umull	r3, r1, r3, r1
 8002372:	ea4f 0191 	mov.w	r1, r1, lsr #2
        }

        for (size_t i = 0; i < 4 - padding; i++)
 8002376:	f1c1 0104 	rsb	r1, r1, #4
            group[i] = length ? *str - 33 : 84;
 800237a:	f040 816d 	bne.w	8002658 <main+0x660>
                str++;
 800237e:	f04f 0a54 	mov.w	sl, #84	; 0x54
 8002382:	f108 0801 	add.w	r8, r8, #1
 8002386:	2000      	movs	r0, #0
 8002388:	46d6      	mov	lr, sl
 800238a:	46d4      	mov	ip, sl
 800238c:	46d1      	mov	r9, sl
            word += group[i];
 800238e:	9b01      	ldr	r3, [sp, #4]
 8002390:	fb1b ee03 	smlabb	lr, fp, r3, lr
            word *= 85;
 8002394:	eb0e 0e8e 	add.w	lr, lr, lr, lsl #2
 8002398:	eb0e 130e 	add.w	r3, lr, lr, lsl #4
            word += group[i];
 800239c:	4453      	add	r3, sl
            word *= 85;
 800239e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80023a2:	eb03 1303 	add.w	r3, r3, r3, lsl #4
            word += group[i];
 80023a6:	444b      	add	r3, r9
            word *= 85;
 80023a8:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 80023ac:	eb03 1303 	add.w	r3, r3, r3, lsl #4
            word += group[i];
 80023b0:	4463      	add	r3, ip
        for (size_t i = 0; i < 4 - padding; i++)
 80023b2:	f04f 0c00 	mov.w	ip, #0
        {
            if (num_bytes < size)
 80023b6:	2a82      	cmp	r2, #130	; 0x82
            {
                bytes[num_bytes] = word >> 24;
 80023b8:	ea4f 6913 	mov.w	r9, r3, lsr #24
 80023bc:	eb04 0e02 	add.w	lr, r4, r2
        for (size_t i = 0; i < 4 - padding; i++)
 80023c0:	f10c 0c01 	add.w	ip, ip, #1
                num_bytes++;
                word <<= 8;
 80023c4:	ea4f 2303 	mov.w	r3, r3, lsl #8
            if (num_bytes < size)
 80023c8:	d805      	bhi.n	80023d6 <main+0x3de>
        for (size_t i = 0; i < 4 - padding; i++)
 80023ca:	4561      	cmp	r1, ip
                num_bytes++;
 80023cc:	f102 0201 	add.w	r2, r2, #1
                bytes[num_bytes] = word >> 24;
 80023d0:	f88e 9084 	strb.w	r9, [lr, #132]	; 0x84
        for (size_t i = 0; i < 4 - padding; i++)
 80023d4:	d8ef      	bhi.n	80023b6 <main+0x3be>
    while (length)
 80023d6:	2800      	cmp	r0, #0
 80023d8:	d1b2      	bne.n	8002340 <main+0x348>
        checksum = 0;
    }

    bool Verify(void)
    {
        if (size > sizeof(T))
 80023da:	f894 3084 	ldrb.w	r3, [r4, #132]	; 0x84
 80023de:	2b81      	cmp	r3, #129	; 0x81
 80023e0:	d820      	bhi.n	8002424 <main+0x42c>
 80023e2:	f8df c25c 	ldr.w	ip, [pc, #604]	; 8002640 <main+0x648>
 80023e6:	2200      	movs	r2, #0
        auto bytes = reinterpret_cast<uint8_t*>(&payload);
        uint8_t sum = 0;

        for (uint32_t i = 0; i < sizeof(T); i++)
        {
            sum += bytes[i];
 80023e8:	f85c 3b04 	ldr.w	r3, [ip], #4
 80023ec:	f003 317f 	and.w	r1, r3, #2139062143	; 0x7f7f7f7f
 80023f0:	4053      	eors	r3, r2
 80023f2:	f002 327f 	and.w	r2, r2, #2139062143	; 0x7f7f7f7f
 80023f6:	f003 3380 	and.w	r3, r3, #2155905152	; 0x80808080
 80023fa:	440a      	add	r2, r1
 80023fc:	405a      	eors	r2, r3
        for (uint32_t i = 0; i < sizeof(T); i++)
 80023fe:	4b8a      	ldr	r3, [pc, #552]	; (8002628 <main+0x630>)
 8002400:	459c      	cmp	ip, r3
 8002402:	d1f1      	bne.n	80023e8 <main+0x3f0>
            sum += bytes[i];
 8002404:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8002408:	f894 0106 	ldrb.w	r0, [r4, #262]	; 0x106
 800240c:	f3c2 4107 	ubfx	r1, r2, #16, #8
 8002410:	4413      	add	r3, r2
 8002412:	4403      	add	r3, r0
 8002414:	440b      	add	r3, r1
                if (message_.Verify())
 8002416:	f894 1085 	ldrb.w	r1, [r4, #133]	; 0x85
 800241a:	eb03 6312 	add.w	r3, r3, r2, lsr #24
 800241e:	b2db      	uxtb	r3, r3
 8002420:	4299      	cmp	r1, r3
 8002422:	d006      	beq.n	8002432 <main+0x43a>
                    message_.payload.type = Message::TYPE_NONE;
 8002424:	2300      	movs	r3, #0
            bool standby = false;
 8002426:	461f      	mov	r7, r3
 8002428:	f884 3086 	strb.w	r3, [r4, #134]	; 0x86
            length_ = 0;
 800242c:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
            else if (message.type == Message::TYPE_ERASE)
 8002430:	e72d      	b.n	800228e <main+0x296>

    Packet<State> state_;

    void Ack(void)
    {
        printf("\xff" "ack\n");
 8002432:	487e      	ldr	r0, [pc, #504]	; (800262c <main+0x634>)
            length_ = 0;
 8002434:	f04f 0800 	mov.w	r8, #0
        printf("\xff" "ack\n");
 8002438:	f005 fc12 	bl	8007c60 <puts>
            auto message = monitor_.Receive();
 800243c:	f894 2086 	ldrb.w	r2, [r4, #134]	; 0x86
            length_ = 0;
 8002440:	f8c4 8080 	str.w	r8, [r4, #128]	; 0x80
            if (message.type == Message::TYPE_QUERY)
 8002444:	2a71      	cmp	r2, #113	; 0x71
 8002446:	d008      	beq.n	800245a <main+0x462>
            else if (message.type == Message::TYPE_STANDBY)
 8002448:	2a73      	cmp	r2, #115	; 0x73
 800244a:	f43f af20 	beq.w	800228e <main+0x296>
            else if (message.type == Message::TYPE_WATCHDOG)
 800244e:	2a77      	cmp	r2, #119	; 0x77
 8002450:	f040 8124 	bne.w	800269c <main+0x6a4>
                expire_watchdog = true;
 8002454:	9700      	str	r7, [sp, #0]
            bool standby = false;
 8002456:	4647      	mov	r7, r8
 8002458:	e71d      	b.n	8002296 <main+0x29e>
        for (uint32_t i = 0; i < NUM_POTS; i++)
        {
            state.pot[i] = human.pot[i];
        }

        state.play = human.sw[SWITCH_PLAY];
 800245a:	f896 0021 	ldrb.w	r0, [r6, #33]	; 0x21
        return sum == checksum;
    }

    void Sign(void)
    {
        size = sizeof(T);
 800245e:	f04f 0c21 	mov.w	ip, #33	; 0x21
 8002462:	f896 2020 	ldrb.w	r2, [r6, #32]
 8002466:	f896 3022 	ldrb.w	r3, [r6, #34]	; 0x22
 800246a:	ea42 0240 	orr.w	r2, r2, r0, lsl #1
 800246e:	f896 1026 	ldrb.w	r1, [r6, #38]	; 0x26
            state.pot[i] = human.pot[i];
 8002472:	6830      	ldr	r0, [r6, #0]
        state.play = human.sw[SWITCH_PLAY];
 8002474:	ea42 0283 	orr.w	r2, r2, r3, lsl #2
 8002478:	f896 7027 	ldrb.w	r7, [r6, #39]	; 0x27
            state.pot[i] = human.pot[i];
 800247c:	f8c4 0109 	str.w	r0, [r4, #265]	; 0x109
 8002480:	4643      	mov	r3, r8
        state.play = human.sw[SWITCH_PLAY];
 8002482:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
            state.pot[i] = human.pot[i];
 8002486:	6870      	ldr	r0, [r6, #4]
        state.play = human.sw[SWITCH_PLAY];
 8002488:	f894 1129 	ldrb.w	r1, [r4, #297]	; 0x129
 800248c:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
            state.pot[i] = human.pot[i];
 8002490:	f8c4 010d 	str.w	r0, [r4, #269]	; 0x10d
        state.play = human.sw[SWITCH_PLAY];
 8002494:	f021 011f 	bic.w	r1, r1, #31
            state.pot[i] = human.pot[i];
 8002498:	68f0      	ldr	r0, [r6, #12]
        state.play = human.sw[SWITCH_PLAY];
 800249a:	f002 021f 	and.w	r2, r2, #31
            state.pot[i] = human.pot[i];
 800249e:	68b7      	ldr	r7, [r6, #8]
 80024a0:	f8c4 0115 	str.w	r0, [r4, #277]	; 0x115
        state.play = human.sw[SWITCH_PLAY];
 80024a4:	430a      	orrs	r2, r1
            state.pot[i] = human.pot[i];
 80024a6:	6930      	ldr	r0, [r6, #16]
 80024a8:	f8c4 7111 	str.w	r7, [r4, #273]	; 0x111
        state.play = human.sw[SWITCH_PLAY];
 80024ac:	f884 2129 	strb.w	r2, [r4, #297]	; 0x129
            state.pot[i] = human.pot[i];
 80024b0:	6977      	ldr	r7, [r6, #20]
 80024b2:	69f2      	ldr	r2, [r6, #28]
 80024b4:	f8c4 0119 	str.w	r0, [r4, #281]	; 0x119
      typedef _Tp _Type[_Nm];
      typedef __is_swappable<_Tp> _Is_swappable;
      typedef __is_nothrow_swappable<_Tp> _Is_nothrow_swappable;

      static constexpr _Tp&
      _S_ref(const _Type& __t, std::size_t __n) noexcept
 80024b8:	495d      	ldr	r1, [pc, #372]	; (8002630 <main+0x638>)
 80024ba:	69b0      	ldr	r0, [r6, #24]
 80024bc:	f8a4 c107 	strh.w	ip, [r4, #263]	; 0x107
 80024c0:	f8c4 711d 	str.w	r7, [r4, #285]	; 0x11d
 80024c4:	f8c4 0121 	str.w	r0, [r4, #289]	; 0x121
 80024c8:	f8c4 2125 	str.w	r2, [r4, #293]	; 0x125
        auto bytes = reinterpret_cast<uint8_t*>(&(payload));
        checksum = 0;

        for (uint32_t i = 0; i < sizeof(T); i++)
        {
            checksum += bytes[i];
 80024cc:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80024d0:	4413      	add	r3, r2
        for (uint32_t i = 0; i < sizeof(T); i++)
 80024d2:	42a9      	cmp	r1, r5
            checksum += bytes[i];
 80024d4:	b2db      	uxtb	r3, r3
 80024d6:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
        for (uint32_t i = 0; i < sizeof(T); i++)
 80024da:	d1f7      	bne.n	80024cc <main+0x4d4>
 80024dc:	f04f 0c23 	mov.w	ip, #35	; 0x23
    size_t num_chars = 0;
 80024e0:	f04f 0800 	mov.w	r8, #0
 80024e4:	2321      	movs	r3, #33	; 0x21
    auto bytes = reinterpret_cast<const uint8_t*>(data);
 80024e6:	4853      	ldr	r0, [pc, #332]	; (8002634 <main+0x63c>)
            group[4 - i] = (word % 85);
 80024e8:	4662      	mov	r2, ip
        size_t padding = (data_size >= 4) ? 0 : (-data_size % 4) * 5 / 4;
 80024ea:	46c1      	mov	r9, r8
            group[4 - i] = (word % 85);
 80024ec:	f8df a154 	ldr.w	sl, [pc, #340]	; 8002644 <main+0x64c>
            if (data_size)
 80024f0:	2a01      	cmp	r2, #1
 80024f2:	d07e      	beq.n	80025f2 <main+0x5fa>
                word |= *bytes++;
 80024f4:	8803      	ldrh	r3, [r0, #0]
            if (data_size)
 80024f6:	2a02      	cmp	r2, #2
 80024f8:	ba5b      	rev16	r3, r3
 80024fa:	b29b      	uxth	r3, r3
            word <<= 8;
 80024fc:	ea4f 2303 	mov.w	r3, r3, lsl #8
            if (data_size)
 8002500:	f000 80df 	beq.w	80026c2 <main+0x6ca>
 8002504:	2a03      	cmp	r2, #3
                word |= *bytes++;
 8002506:	7881      	ldrb	r1, [r0, #2]
            if (data_size)
 8002508:	f000 80f4 	beq.w	80026f4 <main+0x6fc>
                word |= *bytes++;
 800250c:	f850 3b04 	ldr.w	r3, [r0], #4
                data_size--;
 8002510:	3a04      	subs	r2, #4
 8002512:	ba1b      	rev	r3, r3
            group[4 - i] = (word % 85);
 8002514:	fbaa 1c03 	umull	r1, ip, sl, r3
            if (num_chars < buf_size - 1)
 8002518:	f1b8 0f7e 	cmp.w	r8, #126	; 0x7e
        for (size_t i = 0; i < 5 - padding; i++)
 800251c:	f1c9 0905 	rsb	r9, r9, #5
            group[4 - i] = (word % 85);
 8002520:	ea4f 1c9c 	mov.w	ip, ip, lsr #6
 8002524:	fbaa 170c 	umull	r1, r7, sl, ip
 8002528:	eb0c 018c 	add.w	r1, ip, ip, lsl #2
 800252c:	ea4f 1797 	mov.w	r7, r7, lsr #6
 8002530:	eb01 1101 	add.w	r1, r1, r1, lsl #4
 8002534:	eba3 0301 	sub.w	r3, r3, r1
 8002538:	fbaa e107 	umull	lr, r1, sl, r7
 800253c:	eb07 0e87 	add.w	lr, r7, r7, lsl #2
 8002540:	ea4f 1191 	mov.w	r1, r1, lsr #6
 8002544:	eb0e 1e0e 	add.w	lr, lr, lr, lsl #4
 8002548:	b2db      	uxtb	r3, r3
 800254a:	ebac 0c0e 	sub.w	ip, ip, lr
 800254e:	fbaa be01 	umull	fp, lr, sl, r1
 8002552:	eb01 0b81 	add.w	fp, r1, r1, lsl #2
 8002556:	ea4f 1e9e 	mov.w	lr, lr, lsr #6
 800255a:	eb0b 1b0b 	add.w	fp, fp, fp, lsl #4
 800255e:	fa5f fc8c 	uxtb.w	ip, ip
 8002562:	eba7 070b 	sub.w	r7, r7, fp
 8002566:	eb0e 0b8e 	add.w	fp, lr, lr, lsl #2
 800256a:	fa5f fe8e 	uxtb.w	lr, lr
 800256e:	eb0b 1b0b 	add.w	fp, fp, fp, lsl #4
 8002572:	b2ff      	uxtb	r7, r7
 8002574:	eba1 010b 	sub.w	r1, r1, fp
 8002578:	b2c9      	uxtb	r1, r1
            if (num_chars < buf_size - 1)
 800257a:	d843      	bhi.n	8002604 <main+0x60c>
                buf[num_chars] = group[i] + 33;
 800257c:	f10e 0e21 	add.w	lr, lr, #33	; 0x21
 8002580:	f804 e008 	strb.w	lr, [r4, r8]
                num_chars++;
 8002584:	f108 0e01 	add.w	lr, r8, #1
            if (num_chars < buf_size - 1)
 8002588:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 800258c:	d836      	bhi.n	80025fc <main+0x604>
                buf[num_chars] = group[i] + 33;
 800258e:	3121      	adds	r1, #33	; 0x21
        for (size_t i = 0; i < 5 - padding; i++)
 8002590:	f1b9 0f02 	cmp.w	r9, #2
                buf[num_chars] = group[i] + 33;
 8002594:	f804 100e 	strb.w	r1, [r4, lr]
                num_chars++;
 8002598:	f108 0e02 	add.w	lr, r8, #2
        for (size_t i = 0; i < 5 - padding; i++)
 800259c:	d01e      	beq.n	80025dc <main+0x5e4>
            if (num_chars < buf_size - 1)
 800259e:	f1be 0f7f 	cmp.w	lr, #127	; 0x7f
 80025a2:	d01b      	beq.n	80025dc <main+0x5e4>
                buf[num_chars] = group[i] + 33;
 80025a4:	3721      	adds	r7, #33	; 0x21
        for (size_t i = 0; i < 5 - padding; i++)
 80025a6:	f1b9 0f03 	cmp.w	r9, #3
                buf[num_chars] = group[i] + 33;
 80025aa:	f804 700e 	strb.w	r7, [r4, lr]
                num_chars++;
 80025ae:	f108 0e03 	add.w	lr, r8, #3
        for (size_t i = 0; i < 5 - padding; i++)
 80025b2:	d013      	beq.n	80025dc <main+0x5e4>
            if (num_chars < buf_size - 1)
 80025b4:	f1be 0f7f 	cmp.w	lr, #127	; 0x7f
 80025b8:	d010      	beq.n	80025dc <main+0x5e4>
                buf[num_chars] = group[i] + 33;
 80025ba:	f10c 0c21 	add.w	ip, ip, #33	; 0x21
        for (size_t i = 0; i < 5 - padding; i++)
 80025be:	f1b9 0f05 	cmp.w	r9, #5
                buf[num_chars] = group[i] + 33;
 80025c2:	f804 c00e 	strb.w	ip, [r4, lr]
                num_chars++;
 80025c6:	f108 0e04 	add.w	lr, r8, #4
        for (size_t i = 0; i < 5 - padding; i++)
 80025ca:	d107      	bne.n	80025dc <main+0x5e4>
            if (num_chars < buf_size - 1)
 80025cc:	f1be 0f7f 	cmp.w	lr, #127	; 0x7f
 80025d0:	d004      	beq.n	80025dc <main+0x5e4>
                buf[num_chars] = group[i] + 33;
 80025d2:	3321      	adds	r3, #33	; 0x21
 80025d4:	f804 300e 	strb.w	r3, [r4, lr]
                num_chars++;
 80025d8:	f108 0e05 	add.w	lr, r8, #5
    while (data_size)
 80025dc:	b1aa      	cbz	r2, 800260a <main+0x612>
        size_t padding = (data_size >= 4) ? 0 : (-data_size % 4) * 5 / 4;
 80025de:	2a03      	cmp	r2, #3
 80025e0:	d81b      	bhi.n	800261a <main+0x622>
 80025e2:	f1c2 0900 	rsb	r9, r2, #0
 80025e6:	f009 0903 	and.w	r9, r9, #3
            if (data_size)
 80025ea:	2a01      	cmp	r2, #1
                word |= *bytes++;
 80025ec:	46f0      	mov	r8, lr
 80025ee:	7803      	ldrb	r3, [r0, #0]
            if (data_size)
 80025f0:	d180      	bne.n	80024f4 <main+0x4fc>
                word |= *bytes++;
 80025f2:	3001      	adds	r0, #1
            word <<= 8;
 80025f4:	041b      	lsls	r3, r3, #16
 80025f6:	021b      	lsls	r3, r3, #8
 80025f8:	2200      	movs	r2, #0
 80025fa:	e78b      	b.n	8002514 <main+0x51c>
        for (size_t i = 0; i < 5 - padding; i++)
 80025fc:	f1b9 0f02 	cmp.w	r9, #2
 8002600:	d0ec      	beq.n	80025dc <main+0x5e4>
 8002602:	46f0      	mov	r8, lr
 8002604:	46c6      	mov	lr, r8
    while (data_size)
 8002606:	2a00      	cmp	r2, #0
 8002608:	d1e9      	bne.n	80025de <main+0x5e6>
        printf("\xff%s\n", line_);
 800260a:	490b      	ldr	r1, [pc, #44]	; (8002638 <main+0x640>)
 800260c:	4617      	mov	r7, r2
    buf[num_chars] = '\0';
 800260e:	f804 200e 	strb.w	r2, [r4, lr]
 8002612:	480a      	ldr	r0, [pc, #40]	; (800263c <main+0x644>)
 8002614:	f005 fa9e 	bl	8007b54 <iprintf>
    }
 8002618:	e639      	b.n	800228e <main+0x296>
        size_t padding = (data_size >= 4) ? 0 : (-data_size % 4) * 5 / 4;
 800261a:	f04f 0900 	mov.w	r9, #0
 800261e:	e7e4      	b.n	80025ea <main+0x5f2>
 8002620:	2001085d 	.word	0x2001085d
 8002624:	cccccccd 	.word	0xcccccccd
 8002628:	20010962 	.word	0x20010962
 800262c:	0800874c 	.word	0x0800874c
 8002630:	20010964 	.word	0x20010964
 8002634:	20010963 	.word	0x20010963
 8002638:	2001085c 	.word	0x2001085c
 800263c:	08008754 	.word	0x08008754
 8002640:	200108e2 	.word	0x200108e2
 8002644:	c0c0c0c1 	.word	0xc0c0c0c1
            group[i] = length ? *str - 33 : 84;
 8002648:	f898 e000 	ldrb.w	lr, [r8]
 800264c:	2104      	movs	r1, #4
 800264e:	f1ae 0e21 	sub.w	lr, lr, #33	; 0x21
 8002652:	fa5f f38e 	uxtb.w	r3, lr
 8002656:	9301      	str	r3, [sp, #4]
 8002658:	f898 e001 	ldrb.w	lr, [r8, #1]
 800265c:	2802      	cmp	r0, #2
 800265e:	f1ae 0e21 	sub.w	lr, lr, #33	; 0x21
 8002662:	fa5f fe8e 	uxtb.w	lr, lr
 8002666:	d03d      	beq.n	80026e4 <main+0x6ec>
 8002668:	f898 a002 	ldrb.w	sl, [r8, #2]
 800266c:	2803      	cmp	r0, #3
 800266e:	f1aa 0a21 	sub.w	sl, sl, #33	; 0x21
 8002672:	fa5f fa8a 	uxtb.w	sl, sl
 8002676:	d02e      	beq.n	80026d6 <main+0x6de>
 8002678:	f898 9003 	ldrb.w	r9, [r8, #3]
 800267c:	2804      	cmp	r0, #4
 800267e:	f1a9 0921 	sub.w	r9, r9, #33	; 0x21
 8002682:	fa5f f989 	uxtb.w	r9, r9
 8002686:	d020      	beq.n	80026ca <main+0x6d2>
 8002688:	f898 c004 	ldrb.w	ip, [r8, #4]
                length--;
 800268c:	3805      	subs	r0, #5
                str++;
 800268e:	f108 0805 	add.w	r8, r8, #5
            group[i] = length ? *str - 33 : 84;
 8002692:	f1ac 0c21 	sub.w	ip, ip, #33	; 0x21
            word += group[i];
 8002696:	fa5f fc8c 	uxtb.w	ip, ip
 800269a:	e678      	b.n	800238e <main+0x396>
            else if (message.type == Message::TYPE_RESET)
 800269c:	2a72      	cmp	r2, #114	; 0x72
 800269e:	d106      	bne.n	80026ae <main+0x6b6>
                system::SerialFlushTx();
 80026a0:	4640      	mov	r0, r8
            bool standby = false;
 80026a2:	4647      	mov	r7, r8
                system::SerialFlushTx();
 80026a4:	f001 fdb6 	bl	8004214 <recorder::system::SerialFlushTx(bool)>
                system::Reset();
 80026a8:	f001 fe52 	bl	8004350 <recorder::system::Reset()>
 80026ac:	e5ef      	b.n	800228e <main+0x296>
            else if (message.type == Message::TYPE_ERASE)
 80026ae:	2a65      	cmp	r2, #101	; 0x65
 80026b0:	d109      	bne.n	80026c6 <main+0x6ce>
                printf("Erasing save data... ");
 80026b2:	4812      	ldr	r0, [pc, #72]	; (80026fc <main+0x704>)
            bool standby = false;
 80026b4:	4647      	mov	r7, r8
                printf("Erasing save data... ");
 80026b6:	f005 fa4d 	bl	8007b54 <iprintf>
                printf("done\n");
 80026ba:	4811      	ldr	r0, [pc, #68]	; (8002700 <main+0x708>)
 80026bc:	f005 fad0 	bl	8007c60 <puts>
 80026c0:	e5e5      	b.n	800228e <main+0x296>
                word |= *bytes++;
 80026c2:	3002      	adds	r0, #2
            word <<= 8;
 80026c4:	e797      	b.n	80025f6 <main+0x5fe>
            bool standby = false;
 80026c6:	4647      	mov	r7, r8
 80026c8:	e5e1      	b.n	800228e <main+0x296>
                str++;
 80026ca:	f108 0804 	add.w	r8, r8, #4
            word += group[i];
 80026ce:	f04f 0c54 	mov.w	ip, #84	; 0x54
 80026d2:	2000      	movs	r0, #0
 80026d4:	e65b      	b.n	800238e <main+0x396>
 80026d6:	f04f 0c54 	mov.w	ip, #84	; 0x54
                str++;
 80026da:	f108 0803 	add.w	r8, r8, #3
            word += group[i];
 80026de:	2000      	movs	r0, #0
 80026e0:	46e1      	mov	r9, ip
 80026e2:	e654      	b.n	800238e <main+0x396>
 80026e4:	f04f 0a54 	mov.w	sl, #84	; 0x54
                str++;
 80026e8:	f108 0802 	add.w	r8, r8, #2
            word += group[i];
 80026ec:	2000      	movs	r0, #0
 80026ee:	46d4      	mov	ip, sl
 80026f0:	46d1      	mov	r9, sl
 80026f2:	e64c      	b.n	800238e <main+0x396>
                word |= *bytes++;
 80026f4:	430b      	orrs	r3, r1
 80026f6:	3003      	adds	r0, #3
 80026f8:	e77d      	b.n	80025f6 <main+0x5fe>
 80026fa:	bf00      	nop
 80026fc:	0800875c 	.word	0x0800875c
 8002700:	08008774 	.word	0x08008774

08002704 <_GLOBAL__sub_I__ZN8recorder13FormantFilter9vowelDataE>:
    }

} // namespace recorder
 8002704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
              previous_formant_pot_val_(0.0f) // track the last pot value
 8002706:	4c24      	ldr	r4, [pc, #144]	; (8002798 <_GLOBAL__sub_I__ZN8recorder13FormantFilter9vowelDataE+0x94>)
                           randomizationperiod(5) // Change random variation every 2 samples
 8002708:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800270c:	2600      	movs	r6, #0
 800270e:	2500      	movs	r5, #0
 8002710:	f8c4 320c 	str.w	r3, [r4, #524]	; 0x20c
    class FormantFilter
 8002714:	f04f 577e 	mov.w	r7, #1065353216	; 0x3f800000
 8002718:	f8c4 3214 	str.w	r3, [r4, #532]	; 0x214
 800271c:	2305      	movs	r3, #5
 800271e:	6166      	str	r6, [r4, #20]
            std::srand(static_cast<unsigned>(std::time(0)));
 8002720:	4630      	mov	r0, r6
 8002722:	f8a4 6048 	strh.w	r6, [r4, #72]	; 0x48
 8002726:	6025      	str	r5, [r4, #0]
 8002728:	60e5      	str	r5, [r4, #12]
 800272a:	6465      	str	r5, [r4, #68]	; 0x44
 800272c:	f884 604a 	strb.w	r6, [r4, #74]	; 0x4a
 8002730:	6525      	str	r5, [r4, #80]	; 0x50
 8002732:	f8c4 71f0 	str.w	r7, [r4, #496]	; 0x1f0
 8002736:	f8c4 71f4 	str.w	r7, [r4, #500]	; 0x1f4
                           randomizationperiod(5) // Change random variation every 2 samples
 800273a:	f8c4 5210 	str.w	r5, [r4, #528]	; 0x210
 800273e:	e9c4 6386 	strd	r6, r3, [r4, #536]	; 0x218
 8002742:	4b16      	ldr	r3, [pc, #88]	; (800279c <_GLOBAL__sub_I__ZN8recorder13FormantFilter9vowelDataE+0x98>)
 8002744:	6063      	str	r3, [r4, #4]
 8002746:	60a3      	str	r3, [r4, #8]
 8002748:	4b15      	ldr	r3, [pc, #84]	; (80027a0 <_GLOBAL__sub_I__ZN8recorder13FormantFilter9vowelDataE+0x9c>)
 800274a:	6123      	str	r3, [r4, #16]
 800274c:	4b15      	ldr	r3, [pc, #84]	; (80027a4 <_GLOBAL__sub_I__ZN8recorder13FormantFilter9vowelDataE+0xa0>)
 800274e:	6423      	str	r3, [r4, #64]	; 0x40
 8002750:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002754:	64e3      	str	r3, [r4, #76]	; 0x4c
 8002756:	4b14      	ldr	r3, [pc, #80]	; (80027a8 <_GLOBAL__sub_I__ZN8recorder13FormantFilter9vowelDataE+0xa4>)
 8002758:	f8c4 3200 	str.w	r3, [r4, #512]	; 0x200
          buildingUp_(false)
 800275c:	f504 3480 	add.w	r4, r4, #65536	; 0x10000
            std::srand(static_cast<unsigned>(std::time(0)));
 8002760:	f005 fb84 	bl	8007e6c <time>
 8002764:	f005 fa84 	bl	8007c70 <srand>
 8002768:	4b10      	ldr	r3, [pc, #64]	; (80027ac <_GLOBAL__sub_I__ZN8recorder13FormantFilter9vowelDataE+0xa8>)
 800276a:	4a11      	ldr	r2, [pc, #68]	; (80027b0 <_GLOBAL__sub_I__ZN8recorder13FormantFilter9vowelDataE+0xac>)
 800276c:	f8c4 3274 	str.w	r3, [r4, #628]	; 0x274
 8002770:	f8c4 3278 	str.w	r3, [r4, #632]	; 0x278
 8002774:	4b0f      	ldr	r3, [pc, #60]	; (80027b4 <_GLOBAL__sub_I__ZN8recorder13FormantFilter9vowelDataE+0xb0>)
 8002776:	f8c4 727c 	str.w	r7, [r4, #636]	; 0x27c
 800277a:	f8c4 526c 	str.w	r5, [r4, #620]	; 0x26c
 800277e:	f8c4 5280 	str.w	r5, [r4, #640]	; 0x280
 8002782:	f884 6284 	strb.w	r6, [r4, #644]	; 0x284
 8002786:	f8c4 5298 	str.w	r5, [r4, #664]	; 0x298
 800278a:	f8c4 629c 	str.w	r6, [r4, #668]	; 0x29c
 800278e:	f8c4 2270 	str.w	r2, [r4, #624]	; 0x270
 8002792:	f8c4 3268 	str.w	r3, [r4, #616]	; 0x268
 8002796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002798:	20000428 	.word	0x20000428
 800279c:	4302cf5c 	.word	0x4302cf5c
 80027a0:	3d4ccccd 	.word	0x3d4ccccd
 80027a4:	3a83126f 	.word	0x3a83126f
 80027a8:	3fd9999a 	.word	0x3fd9999a
 80027ac:	3ca3d70a 	.word	0x3ca3d70a
 80027b0:	40a00000 	.word	0x40a00000
 80027b4:	467a0000 	.word	0x467a0000

080027b8 <recorder::Adc::DMAService()>:
    LL_DMA_DisableIT_TC(DMA1, LL_DMA_STREAM_1);
    LL_DMA_DisableIT_HT(DMA1, LL_DMA_STREAM_1);
}

void Adc::DMAService(void)
{
 80027b8:	b570      	push	{r4, r5, r6, lr}
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC1(DMA_TypeDef *DMAx)
{
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF1);
 80027ba:	49d4      	ldr	r1, [pc, #848]	; (8002b0c <recorder::Adc::DMAService()+0x354>)
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF1);
 80027bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF1);
 80027c0:	f44f 6400 	mov.w	r4, #2048	; 0x800
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80027c4:	4ad2      	ldr	r2, [pc, #840]	; (8002b10 <recorder::Adc::DMAService()+0x358>)
 80027c6:	b08e      	sub	sp, #56	; 0x38
 80027c8:	608c      	str	r4, [r1, #8]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF1);
 80027ca:	608b      	str	r3, [r1, #8]
 80027cc:	4603      	mov	r3, r0
 80027ce:	6891      	ldr	r1, [r2, #8]
 80027d0:	0749      	lsls	r1, r1, #29
 80027d2:	f100 808a 	bmi.w	80028ea <recorder::Adc::DMAService()+0x132>
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData16(ADC_TypeDef *ADCx)
{
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 80027d6:	6c10      	ldr	r0, [r2, #64]	; 0x40
  MODIFY_REG(ADCx->CR,
 80027d8:	49ce      	ldr	r1, [pc, #824]	; (8002b14 <recorder::Adc::DMAService()+0x35c>)
 80027da:	6894      	ldr	r4, [r2, #8]
 80027dc:	4021      	ands	r1, r4
 80027de:	f041 0104 	orr.w	r1, r1, #4
 80027e2:	6091      	str	r1, [r2, #8]
    {
        float pot = LL_ADC_REG_ReadConversionData16(ADC1);
        LL_ADC_REG_StartConversion(ADC1);
        ProfilingPin<PROFILE_POT_SAMPLING>::Set();

        if (kEnableReverse && current_pot_ == POT_7)
 80027e4:	f8d3 2148 	ldr.w	r2, [r3, #328]	; 0x148
 80027e8:	2a06      	cmp	r2, #6
 80027ea:	f000 8177 	beq.w	8002adc <recorder::Adc::DMAService()+0x324>
        float pot = LL_ADC_REG_ReadConversionData16(ADC1);
 80027ee:	b280      	uxth	r0, r0
        }

        void Sample(float sample)
        {
            // Expand range a little bit to compensate for resistive losses
            sample = hyst_.Process(0.5 + 1.0025f * (sample - 0.5f));
 80027f0:	eefe 6a00 	vmov.f32	s13, #224	; 0xbf000000 -0.5
 80027f4:	eddf 5ac8 	vldr	s11, [pc, #800]	; 8002b18 <recorder::Adc::DMAService()+0x360>
 80027f8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80027fc:	ee07 0a90 	vmov	s15, r0
 8002800:	ed9f 6ac6 	vldr	s12, [pc, #792]	; 8002b1c <recorder::Adc::DMAService()+0x364>
 8002804:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002808:	eee7 6aa5 	vfma.f32	s13, s15, s11
 800280c:	eea6 7a86 	vfma.f32	s14, s13, s12
        {
            pot = 0;
        }

        pot_filter_[current_pot_].Sample(pot / 0xFFFF);
 8002810:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 8002814:	0090      	lsls	r0, r2, #2
 8002816:	00c9      	lsls	r1, r1, #3
 8002818:	f101 0408 	add.w	r4, r1, #8
        in_range_inv_ = 1 / (out_range_ - 2 * threshold_);
    }

    float Process(float input)
    {
        float delta = input - position_;
 800281c:	4419      	add	r1, r3
 800281e:	edd1 7a08 	vldr	s15, [r1, #32]
 8002822:	441c      	add	r4, r3

        if (delta >= threshold_)
 8002824:	edd1 6a07 	vldr	s13, [r1, #28]
        float delta = input - position_;
 8002828:	ee37 6a67 	vsub.f32	s12, s14, s15
        if (delta >= threshold_)
 800282c:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8002830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002834:	f2c0 8145 	blt.w	8002ac2 <recorder::Adc::DMAService()+0x30a>
        {
            position_ = input - threshold_;
 8002838:	ee77 7a66 	vsub.f32	s15, s14, s13
 800283c:	edc1 7a08 	vstr	s15, [r1, #32]
            position_ = input + threshold_;
        }

        // Rescale to full range
        float x = position_;
        x = out_min_ + out_range_ * (x - in_min_) * in_range_inv_;
 8002840:	4410      	add	r0, r2
 8002842:	3201      	adds	r2, #1
 8002844:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 8002848:	eb02 0582 	add.w	r5, r2, r2, lsl #2
 800284c:	ed90 6a0a 	vldr	s12, [r0, #40]	; 0x28
 8002850:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8002854:	edd0 6a05 	vldr	s13, [r0, #20]
 8002858:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800285c:	ed90 7a09 	vldr	s14, [r0, #36]	; 0x24
 8002860:	ed95 6a01 	vldr	s12, [r5, #4]
 8002864:	ee27 7a06 	vmul.f32	s14, s14, s12
 8002868:	eeb0 6a66 	vmov.f32	s12, s13
 800286c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8002870:	eef4 6ac6 	vcmpe.f32	s13, s12
 8002874:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002878:	d80a      	bhi.n	8002890 <recorder::Adc::DMAService()+0xd8>
 800287a:	edd1 7a06 	vldr	s15, [r1, #24]
 800287e:	eeb4 6ae7 	vcmpe.f32	s12, s15
 8002882:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002886:	bfd4      	ite	le
 8002888:	eef0 6a46 	vmovle.f32	s13, s12
        return std::clamp(x, out_min_, out_max_);
 800288c:	edd0 6a06 	vldrgt	s13, [r0, #24]
        }

        float Position(float sample)
        {
            // Correct for error caused by ADC input impedance
            sample = std::clamp(sample * 64, 0.f, 64.f);
 8002890:	eddf 7aa3 	vldr	s15, [pc, #652]	; 8002b20 <recorder::Adc::DMAService()+0x368>
 8002894:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002898:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800289c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a0:	f2c0 810c 	blt.w	8002abc <recorder::Adc::DMAService()+0x304>
 80028a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80028a8:	eef4 6ac7 	vcmpe.f32	s13, s14
 80028ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028b0:	f340 80f5 	ble.w	8002a9e <recorder::Adc::DMAService()+0x2e6>
        increment_ = 0;
    }

    void Sample(float sample)
    {
        increment_ = (sample - history_) * step_;
 80028b4:	edd4 7a00 	vldr	s15, [r4]
 80028b8:	ed94 6a01 	vldr	s12, [r4, #4]
 80028bc:	ee77 7a67 	vsub.f32	s15, s14, s15

        if (std::fabs(increment_) <= std::numeric_limits<float>::epsilon())
 80028c0:	eddf 6a98 	vldr	s13, [pc, #608]	; 8002b24 <recorder::Adc::DMAService()+0x36c>
        increment_ = (sample - history_) * step_;
 80028c4:	ee67 7a86 	vmul.f32	s15, s15, s12
  { return __builtin_fabsf(__x); }
 80028c8:	eeb0 6ae7 	vabs.f32	s12, s15
 80028cc:	edc4 7a02 	vstr	s15, [r4, #8]
        if (std::fabs(increment_) <= std::numeric_limits<float>::epsilon())
 80028d0:	eeb4 6ae6 	vcmpe.f32	s12, s13
 80028d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028d8:	d803      	bhi.n	80028e2 <recorder::Adc::DMAService()+0x12a>
        {
            history_ = sample;
            increment_ = 0.f;
 80028da:	2100      	movs	r1, #0
            history_ = sample;
 80028dc:	ed84 7a00 	vstr	s14, [r4]
            increment_ = 0.f;
 80028e0:	60a1      	str	r1, [r4, #8]
        current_pot_ = (current_pot_ + 1) % NUM_POTS;
 80028e2:	f002 0207 	and.w	r2, r2, #7
 80028e6:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
        }
    }

    float Next(void)
    {
        history_ += increment_;
 80028ea:	ed93 0a02 	vldr	s0, [r3, #8]
 80028ee:	edd3 0a0c 	vldr	s1, [r3, #48]	; 0x30
 80028f2:	ed93 1a16 	vldr	s2, [r3, #88]	; 0x58
 80028f6:	edd3 1a20 	vldr	s3, [r3, #128]	; 0x80
 80028fa:	ed93 2a2a 	vldr	s4, [r3, #168]	; 0xa8
 80028fe:	edd3 2a34 	vldr	s5, [r3, #208]	; 0xd0
 8002902:	ed93 3a3e 	vldr	s6, [r3, #248]	; 0xf8
 8002906:	edd3 7a48 	vldr	s15, [r3, #288]	; 0x120
 800290a:	ed93 4a04 	vldr	s8, [r3, #16]
 800290e:	edd3 4a0e 	vldr	s9, [r3, #56]	; 0x38
 8002912:	ed93 5a18 	vldr	s10, [r3, #96]	; 0x60
 8002916:	ee34 4a00 	vadd.f32	s8, s8, s0
 800291a:	edd3 5a22 	vldr	s11, [r3, #136]	; 0x88
 800291e:	ee74 4aa0 	vadd.f32	s9, s9, s1
 8002922:	ed93 6a2c 	vldr	s12, [r3, #176]	; 0xb0
 8002926:	ee35 5a01 	vadd.f32	s10, s10, s2
 800292a:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 800292e:	ee75 5aa1 	vadd.f32	s11, s11, s3
 8002932:	ed93 7a40 	vldr	s14, [r3, #256]	; 0x100
 8002936:	ee36 6a02 	vadd.f32	s12, s12, s4
 800293a:	edd3 3a4a 	vldr	s7, [r3, #296]	; 0x128
 800293e:	ee76 6aa2 	vadd.f32	s13, s13, s5
 8002942:	ee37 7a03 	vadd.f32	s14, s14, s6

        for (uint32_t idx = 0; idx < kAudioOSFactor; idx++)
        {
            for (uint32_t ch = 0; ch < NUM_AUDIO_INS; ch++)
            {
                float sample = dma_buffer_[read_index_];
 8002946:	4e78      	ldr	r6, [pc, #480]	; (8002b28 <recorder::Adc::DMAService()+0x370>)
 8002948:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800294c:	ed83 6a2a 	vstr	s12, [r3, #168]	; 0xa8
 8002950:	edc3 6a34 	vstr	s13, [r3, #208]	; 0xd0
 8002954:	ed83 7a3e 	vstr	s14, [r3, #248]	; 0xf8
 8002958:	edc3 7a48 	vstr	s15, [r3, #288]	; 0x120
 800295c:	ed83 4a02 	vstr	s8, [r3, #8]
            pot[i] = pot_filter_[i].Next();
 8002960:	ed8d 4a06 	vstr	s8, [sp, #24]
 8002964:	edc3 4a0c 	vstr	s9, [r3, #48]	; 0x30
 8002968:	edcd 4a07 	vstr	s9, [sp, #28]
 800296c:	ed83 5a16 	vstr	s10, [r3, #88]	; 0x58
 8002970:	ed8d 5a08 	vstr	s10, [sp, #32]
 8002974:	edc3 5a20 	vstr	s11, [r3, #128]	; 0x80
 8002978:	edcd 5a09 	vstr	s11, [sp, #36]	; 0x24
 800297c:	ed8d 6a0a 	vstr	s12, [sp, #40]	; 0x28
 8002980:	edcd 6a0b 	vstr	s13, [sp, #44]	; 0x2c
 8002984:	ed8d 7a0c 	vstr	s14, [sp, #48]	; 0x30
 8002988:	edcd 7a0d 	vstr	s15, [sp, #52]	; 0x34
                read_index_ = (read_index_ + 1) % kDMABufferSize;
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 800298c:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8002990:	f8d3 214c 	ldr.w	r2, [r3, #332]	; 0x14c
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002994:	4c65      	ldr	r4, [pc, #404]	; (8002b2c <recorder::Adc::DMAService()+0x374>)
 8002996:	1c51      	adds	r1, r2, #1
                float sample = dma_buffer_[read_index_];
 8002998:	eb06 0282 	add.w	r2, r6, r2, lsl #2
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 800299c:	eeb0 6a67 	vmov.f32	s12, s15
 80029a0:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8002b30 <recorder::Adc::DMAService()+0x378>
                float sample = dma_buffer_[read_index_];
 80029a4:	edd2 6a00 	vldr	s13, [r2]
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 80029a8:	fba4 0201 	umull	r0, r2, r4, r1
            }
        }

        callback_(audio, pot);
 80029ac:	681d      	ldr	r5, [r3, #0]
 80029ae:	4668      	mov	r0, sp
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 80029b0:	08d2      	lsrs	r2, r2, #3
                float sample = dma_buffer_[read_index_];
 80029b2:	eef8 6a66 	vcvt.f32.u32	s13, s13
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 80029b6:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 80029ba:	eea6 6a87 	vfma.f32	s12, s13, s14
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 80029be:	eba1 0282 	sub.w	r2, r1, r2, lsl #2
        callback_(audio, pot);
 80029c2:	a906      	add	r1, sp, #24
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 80029c4:	f102 0c01 	add.w	ip, r2, #1
                float sample = dma_buffer_[read_index_];
 80029c8:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80029cc:	edd2 6a00 	vldr	s13, [r2]
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 80029d0:	fba4 e20c 	umull	lr, r2, r4, ip
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 80029d4:	ed8d 6a00 	vstr	s12, [sp]
 80029d8:	eeb0 6a67 	vmov.f32	s12, s15
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 80029dc:	08d2      	lsrs	r2, r2, #3
                float sample = dma_buffer_[read_index_];
 80029de:	eef8 6a66 	vcvt.f32.u32	s13, s13
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 80029e2:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 80029e6:	eea6 6a87 	vfma.f32	s12, s13, s14
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 80029ea:	ebac 0282 	sub.w	r2, ip, r2, lsl #2
 80029ee:	f102 0c01 	add.w	ip, r2, #1
                float sample = dma_buffer_[read_index_];
 80029f2:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80029f6:	edd2 6a00 	vldr	s13, [r2]
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 80029fa:	fba4 e20c 	umull	lr, r2, r4, ip
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 80029fe:	ed8d 6a03 	vstr	s12, [sp, #12]
 8002a02:	eeb0 6a67 	vmov.f32	s12, s15
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a06:	08d2      	lsrs	r2, r2, #3
                float sample = dma_buffer_[read_index_];
 8002a08:	eef8 6a66 	vcvt.f32.u32	s13, s13
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a0c:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 8002a10:	eea6 6a87 	vfma.f32	s12, s13, s14
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a14:	ebac 0282 	sub.w	r2, ip, r2, lsl #2
 8002a18:	f102 0c01 	add.w	ip, r2, #1
                float sample = dma_buffer_[read_index_];
 8002a1c:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8002a20:	edd2 6a00 	vldr	s13, [r2]
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a24:	fba4 e20c 	umull	lr, r2, r4, ip
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 8002a28:	ed8d 6a01 	vstr	s12, [sp, #4]
 8002a2c:	eeb0 6a67 	vmov.f32	s12, s15
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a30:	08d2      	lsrs	r2, r2, #3
                float sample = dma_buffer_[read_index_];
 8002a32:	eef8 6a66 	vcvt.f32.u32	s13, s13
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a36:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 8002a3a:	eea6 6a87 	vfma.f32	s12, s13, s14
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a3e:	ebac 0282 	sub.w	r2, ip, r2, lsl #2
 8002a42:	f102 0c01 	add.w	ip, r2, #1
                float sample = dma_buffer_[read_index_];
 8002a46:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8002a4a:	edd2 6a00 	vldr	s13, [r2]
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a4e:	fba4 e20c 	umull	lr, r2, r4, ip
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 8002a52:	ed8d 6a04 	vstr	s12, [sp, #16]
 8002a56:	eeb0 6a67 	vmov.f32	s12, s15
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a5a:	08d2      	lsrs	r2, r2, #3
                float sample = dma_buffer_[read_index_];
 8002a5c:	eef8 6a66 	vcvt.f32.u32	s13, s13
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a60:	eb02 0242 	add.w	r2, r2, r2, lsl #1
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 8002a64:	eea6 6a87 	vfma.f32	s12, s13, s14
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a68:	ebac 0282 	sub.w	r2, ip, r2, lsl #2
                float sample = dma_buffer_[read_index_];
 8002a6c:	eb06 0682 	add.w	r6, r6, r2, lsl #2
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a70:	3201      	adds	r2, #1
                float sample = dma_buffer_[read_index_];
 8002a72:	edd6 6a00 	vldr	s13, [r6]
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a76:	fba4 6402 	umull	r6, r4, r4, r2
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 8002a7a:	ed8d 6a02 	vstr	s12, [sp, #8]
                float sample = dma_buffer_[read_index_];
 8002a7e:	eef8 6a66 	vcvt.f32.u32	s13, s13
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a82:	08e4      	lsrs	r4, r4, #3
 8002a84:	eb04 0444 	add.w	r4, r4, r4, lsl #1
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 8002a88:	eee6 7a87 	vfma.f32	s15, s13, s14
                read_index_ = (read_index_ + 1) % kDMABufferSize;
 8002a8c:	eba2 0284 	sub.w	r2, r2, r4, lsl #2
 8002a90:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c
                audio[ch][idx] = (sample / 0xFFFF) * 2 - 1;
 8002a94:	edcd 7a05 	vstr	s15, [sp, #20]
        callback_(audio, pot);
 8002a98:	47a8      	blx	r5
    }

    PerformCallback();
}
 8002a9a:	b00e      	add	sp, #56	; 0x38
 8002a9c:	bd70      	pop	{r4, r5, r6, pc}
            uint32_t index = std::clamp<int32_t>(sample + 0.5f, 0, 63);
 8002a9e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002aa2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002aa6:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8002aaa:	ee17 1a10 	vmov	r1, s14
 8002aae:	2900      	cmp	r1, #0
 8002ab0:	da17      	bge.n	8002ae2 <recorder::Adc::DMAService()+0x32a>
            return a + (b - a) * frac;
 8002ab2:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8002b34 <recorder::Adc::DMAService()+0x37c>
 8002ab6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002aba:	e6fb      	b.n	80028b4 <recorder::Adc::DMAService()+0xfc>
 8002abc:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8002b38 <recorder::Adc::DMAService()+0x380>
 8002ac0:	e6f8      	b.n	80028b4 <recorder::Adc::DMAService()+0xfc>
        else if (delta <= -threshold_)
 8002ac2:	eef1 5a66 	vneg.f32	s11, s13
 8002ac6:	eeb4 6ae5 	vcmpe.f32	s12, s11
 8002aca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ace:	f63f aeb7 	bhi.w	8002840 <recorder::Adc::DMAService()+0x88>
            position_ = input + threshold_;
 8002ad2:	ee76 7a87 	vadd.f32	s15, s13, s14
 8002ad6:	edc1 7a08 	vstr	s15, [r1, #32]
 8002ada:	e6b1      	b.n	8002840 <recorder::Adc::DMAService()+0x88>
 8002adc:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8002b3c <recorder::Adc::DMAService()+0x384>
 8002ae0:	e696      	b.n	8002810 <recorder::Adc::DMAService()+0x58>
 8002ae2:	293f      	cmp	r1, #63	; 0x3f
            float a = kPotCorrection[index];
 8002ae4:	4816      	ldr	r0, [pc, #88]	; (8002b40 <recorder::Adc::DMAService()+0x388>)
 8002ae6:	bfa8      	it	ge
 8002ae8:	213f      	movge	r1, #63	; 0x3f
            float frac = sample - index;
 8002aea:	ee07 1a10 	vmov	s14, r1
            float a = kPotCorrection[index];
 8002aee:	eb00 0581 	add.w	r5, r0, r1, lsl #2
            float frac = sample - index;
 8002af2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
            return a + (b - a) * frac;
 8002af6:	edd5 6a01 	vldr	s13, [r5, #4]
            float frac = sample - index;
 8002afa:	ee77 7ac7 	vsub.f32	s15, s15, s14
            float a = kPotCorrection[index];
 8002afe:	ed95 7a00 	vldr	s14, [r5]
            return a + (b - a) * frac;
 8002b02:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8002b06:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8002b0a:	e6d3      	b.n	80028b4 <recorder::Adc::DMAService()+0xfc>
 8002b0c:	40020000 	.word	0x40020000
 8002b10:	40022000 	.word	0x40022000
 8002b14:	7fffffc0 	.word	0x7fffffc0
 8002b18:	37800080 	.word	0x37800080
 8002b1c:	3f8051ec 	.word	0x3f8051ec
 8002b20:	42800000 	.word	0x42800000
 8002b24:	34000000 	.word	0x34000000
 8002b28:	38000000 	.word	0x38000000
 8002b2c:	aaaaaaab 	.word	0xaaaaaaab
 8002b30:	38000080 	.word	0x38000080
 8002b34:	3c805439 	.word	0x3c805439
 8002b38:	00000000 	.word	0x00000000
 8002b3c:	baa3d800 	.word	0xbaa3d800
 8002b40:	0800888c 	.word	0x0800888c

08002b44 <recorder::Adc::DMAHandler()>:

void Adc::DMAHandler(void)
{
    instance_->DMAService();
 8002b44:	4b01      	ldr	r3, [pc, #4]	; (8002b4c <recorder::Adc::DMAHandler()+0x8>)
 8002b46:	6818      	ldr	r0, [r3, #0]
 8002b48:	f7ff be36 	b.w	80027b8 <recorder::Adc::DMAService()>
 8002b4c:	20010a4c 	.word	0x20010a4c

08002b50 <recorder::Adc::InitAudioSequence()>:
    while (LL_ADC_IsCalibrationOnGoing(adc));
    system::Delay_ms(1);
}

void Adc::InitAudioSequence(void)
{
 8002b50:	b530      	push	{r4, r5, lr}
    auto adc = ADC2;
    auto trigger = LL_ADC_REG_TRIG_EXT_TIM15_TRGO;

    LL_ADC_REG_InitTypeDef reg_init =
 8002b52:	2300      	movs	r3, #0
{
 8002b54:	b087      	sub	sp, #28
        .ContinuousMode     = LL_ADC_REG_CONV_SINGLE,
        .DataTransferMode   = LL_ADC_REG_DMA_TRANSFER_UNLIMITED,
        .Overrun            = LL_ADC_REG_OVR_DATA_OVERWRITTEN,
    };

    LL_ADC_REG_Init(adc, &reg_init);
 8002b56:	4c2c      	ldr	r4, [pc, #176]	; (8002c08 <recorder::Adc::InitAudioSequence()+0xb8>)
    };
 8002b58:	f44f 62b8 	mov.w	r2, #1472	; 0x5c0
    LL_ADC_REG_Init(adc, &reg_init);
 8002b5c:	4669      	mov	r1, sp
 8002b5e:	4620      	mov	r0, r4
    LL_ADC_REG_InitTypeDef reg_init =
 8002b60:	ed9f 7b27 	vldr	d7, [pc, #156]	; 8002c00 <recorder::Adc::InitAudioSequence()+0xb0>
 8002b64:	e9cd 3302 	strd	r3, r3, [sp, #8]
    };
 8002b68:	2301      	movs	r3, #1
    LL_ADC_REG_InitTypeDef reg_init =
 8002b6a:	ed8d 7b04 	vstr	d7, [sp, #16]
    };
 8002b6e:	e9cd 2300 	strd	r2, r3, [sp]
    LL_ADC_REG_Init(adc, &reg_init);
 8002b72:	f002 fffd 	bl	8005b70 <LL_ADC_REG_Init>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b76:	4b25      	ldr	r3, [pc, #148]	; (8002c0c <recorder::Adc::InitAudioSequence()+0xbc>)
 8002b78:	fa93 f3a3 	rbit	r3, r3

    for (uint32_t i = 0; i < NUM_AUDIO_INS; i++)
    {
        uint32_t channel = kAudioChannels[i];
        uint32_t sampling_time = LL_ADC_SAMPLINGTIME_64CYCLES_5;
        adc->PCSEL |= (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(channel));
 8002b7c:	2201      	movs	r2, #1
 8002b7e:	fab3 f383 	clz	r3, r3
 8002b82:	69e1      	ldr	r1, [r4, #28]
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
  MODIFY_REG(*preg,
 8002b88:	4821      	ldr	r0, [pc, #132]	; (8002c10 <recorder::Adc::InitAudioSequence()+0xc0>)
 8002b8a:	430b      	orrs	r3, r1
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002b8c:	4921      	ldr	r1, [pc, #132]	; (8002c14 <recorder::Adc::InitAudioSequence()+0xc4>)
 8002b8e:	61e3      	str	r3, [r4, #28]
  MODIFY_REG(*preg,
 8002b90:	f8d0 3130 	ldr.w	r3, [r0, #304]	; 0x130
 8002b94:	f423 63f8 	bic.w	r3, r3, #1984	; 0x7c0
 8002b98:	f443 7370 	orr.w	r3, r3, #960	; 0x3c0
 8002b9c:	f8c0 3130 	str.w	r3, [r0, #304]	; 0x130
  MODIFY_REG(*preg,
 8002ba0:	684b      	ldr	r3, [r1, #4]
 8002ba2:	f423 3360 	bic.w	r3, r3, #229376	; 0x38000
 8002ba6:	f443 3320 	orr.w	r3, r3, #163840	; 0x28000
 8002baa:	604b      	str	r3, [r1, #4]
 8002bac:	4b1a      	ldr	r3, [pc, #104]	; (8002c18 <recorder::Adc::InitAudioSequence()+0xc8>)
 8002bae:	fa93 f3a3 	rbit	r3, r3
 8002bb2:	fab3 f383 	clz	r3, r3
 8002bb6:	69e5      	ldr	r5, [r4, #28]
 8002bb8:	409a      	lsls	r2, r3
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8002bba:	4b18      	ldr	r3, [pc, #96]	; (8002c1c <recorder::Adc::InitAudioSequence()+0xcc>)
 8002bbc:	432a      	orrs	r2, r5
 8002bbe:	61e2      	str	r2, [r4, #28]
  MODIFY_REG(*preg,
 8002bc0:	f8d0 2130 	ldr.w	r2, [r0, #304]	; 0x130
 8002bc4:	f422 32f8 	bic.w	r2, r2, #126976	; 0x1f000
 8002bc8:	f442 4230 	orr.w	r2, r2, #45056	; 0xb000
 8002bcc:	f8c0 2130 	str.w	r2, [r0, #304]	; 0x130
  MODIFY_REG(*preg,
 8002bd0:	684a      	ldr	r2, [r1, #4]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | (((Ratio - 1UL) << ADC_CFGR2_OVSR_Pos))));
 8002bd2:	4813      	ldr	r0, [pc, #76]	; (8002c20 <recorder::Adc::InitAudioSequence()+0xd0>)
  MODIFY_REG(*preg,
 8002bd4:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8002bd8:	f042 0228 	orr.w	r2, r2, #40	; 0x28
 8002bdc:	604a      	str	r2, [r1, #4]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8002bde:	6922      	ldr	r2, [r4, #16]
 8002be0:	4013      	ands	r3, r2
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | (((Ratio - 1UL) << ADC_CFGR2_OVSR_Pos))));
 8002be2:	4a10      	ldr	r2, [pc, #64]	; (8002c24 <recorder::Adc::InitAudioSequence()+0xd4>)
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8002be4:	f043 0303 	orr.w	r3, r3, #3
 8002be8:	6123      	str	r3, [r4, #16]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TROVS, OverSamplingDiscont);
 8002bea:	6923      	ldr	r3, [r4, #16]
 8002bec:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002bf0:	6123      	str	r3, [r4, #16]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | (((Ratio - 1UL) << ADC_CFGR2_OVSR_Pos))));
 8002bf2:	6923      	ldr	r3, [r4, #16]
 8002bf4:	4018      	ands	r0, r3
 8002bf6:	4302      	orrs	r2, r0
 8002bf8:	6122      	str	r2, [r4, #16]
    }

    LL_ADC_SetOverSamplingScope(adc, LL_ADC_OVS_GRP_INJ_REG_RESUMED);
    LL_ADC_SetOverSamplingDiscont(adc, LL_ADC_OVS_REG_CONT);
    LL_ADC_ConfigOverSamplingRatioShift(adc, 2, LL_ADC_OVS_SHIFT_RIGHT_1);
}
 8002bfa:	b007      	add	sp, #28
 8002bfc:	bd30      	pop	{r4, r5, pc}
 8002bfe:	bf00      	nop
 8002c00:	00000003 	.word	0x00000003
 8002c04:	00001000 	.word	0x00001000
 8002c08:	40022100 	.word	0x40022100
 8002c0c:	3ef08000 	.word	0x3ef08000
 8002c10:	40022000 	.word	0x40022000
 8002c14:	40022114 	.word	0x40022114
 8002c18:	2e300800 	.word	0x2e300800
 8002c1c:	fffffbfc 	.word	0xfffffbfc
 8002c20:	fc00fe1f 	.word	0xfc00fe1f
 8002c24:	00010020 	.word	0x00010020

08002c28 <recorder::Adc::InitPotSequence()>:

void Adc::InitPotSequence(void)
{
 8002c28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    auto adc = ADC1;
    auto trigger = LL_ADC_REG_TRIG_SOFTWARE;

    LL_ADC_REG_InitTypeDef reg_init =
 8002c2c:	f44f 3080 	mov.w	r0, #65536	; 0x10000
{
 8002c30:	b087      	sub	sp, #28
    LL_ADC_REG_InitTypeDef reg_init =
 8002c32:	f04f 0807 	mov.w	r8, #7
 8002c36:	2300      	movs	r3, #0
 8002c38:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002c3c:	4c35      	ldr	r4, [pc, #212]	; (8002d14 <recorder::Adc::InitPotSequence()+0xec>)
        .ContinuousMode     = LL_ADC_REG_CONV_SINGLE,
        .DataTransferMode   = LL_ADC_REG_DR_TRANSFER,
        .Overrun            = LL_ADC_REG_OVR_DATA_OVERWRITTEN,
    };

    LL_ADC_REG_Init(adc, &reg_init);
 8002c3e:	4669      	mov	r1, sp
    LL_ADC_REG_InitTypeDef reg_init =
 8002c40:	9300      	str	r3, [sp, #0]
 8002c42:	9205      	str	r2, [sp, #20]
    LL_ADC_REG_Init(adc, &reg_init);
 8002c44:	f104 0a1c 	add.w	sl, r4, #28
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002c48:	4f33      	ldr	r7, [pc, #204]	; (8002d18 <recorder::Adc::InitPotSequence()+0xf0>)

    for (uint32_t i = 0; i < NUM_POTS; i++)
    {
        uint32_t channel = kPotChannels[i];
        uint32_t sampling_time = LL_ADC_SAMPLINGTIME_64CYCLES_5;
        adc->PCSEL |= (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(channel));
 8002c4a:	f04f 0901 	mov.w	r9, #1
 8002c4e:	4e33      	ldr	r6, [pc, #204]	; (8002d1c <recorder::Adc::InitPotSequence()+0xf4>)
 8002c50:	4d33      	ldr	r5, [pc, #204]	; (8002d20 <recorder::Adc::InitPotSequence()+0xf8>)
    LL_ADC_REG_InitTypeDef reg_init =
 8002c52:	e9cd 8001 	strd	r8, r0, [sp, #4]
    LL_ADC_REG_Init(adc, &reg_init);
 8002c56:	4832      	ldr	r0, [pc, #200]	; (8002d20 <recorder::Adc::InitPotSequence()+0xf8>)
    LL_ADC_REG_InitTypeDef reg_init =
 8002c58:	e9cd 3303 	strd	r3, r3, [sp, #12]
    LL_ADC_REG_Init(adc, &reg_init);
 8002c5c:	f002 ff88 	bl	8005b70 <LL_ADC_REG_Init>
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002c60:	f8df c0d0 	ldr.w	ip, [pc, #208]	; 8002d34 <recorder::Adc::InitPotSequence()+0x10c>
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002c64:	4b2f      	ldr	r3, [pc, #188]	; (8002d24 <recorder::Adc::InitPotSequence()+0xfc>)
  MODIFY_REG(*preg,
 8002c66:	f04f 0e1f 	mov.w	lr, #31
 8002c6a:	e030      	b.n	8002cce <recorder::Adc::InitPotSequence()+0xa6>
        adc->PCSEL |= (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(channel));
 8002c6c:	fa09 f100 	lsl.w	r1, r9, r0
 8002c70:	69ea      	ldr	r2, [r5, #28]
    for (uint32_t i = 0; i < NUM_POTS; i++)
 8002c72:	45a2      	cmp	sl, r4
        adc->PCSEL |= (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(channel));
 8002c74:	ea42 0201 	orr.w	r2, r2, r1
 8002c78:	61ea      	str	r2, [r5, #28]
        LL_ADC_REG_SetSequencerRanks(adc, kADCRegRank[i], channel);
 8002c7a:	f856 2f04 	ldr.w	r2, [r6, #4]!
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002c7e:	ea4f 1192 	mov.w	r1, r2, lsr #6
  MODIFY_REG(*preg,
 8002c82:	f002 021f 	and.w	r2, r2, #31
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002c86:	f001 010c 	and.w	r1, r1, #12
  MODIFY_REG(*preg,
 8002c8a:	fa00 f002 	lsl.w	r0, r0, r2
 8002c8e:	fa0e f202 	lsl.w	r2, lr, r2
 8002c92:	f851 b007 	ldr.w	fp, [r1, r7]
 8002c96:	ea2b 0202 	bic.w	r2, fp, r2
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002c9a:	ea4f 5bd3 	mov.w	fp, r3, lsr #23
  MODIFY_REG(*preg,
 8002c9e:	f3c3 5304 	ubfx	r3, r3, #20, #5
  MODIFY_REG(*preg,
 8002ca2:	ea42 0200 	orr.w	r2, r2, r0
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002ca6:	f00b 0b04 	and.w	fp, fp, #4
  MODIFY_REG(*preg,
 8002caa:	f04f 0005 	mov.w	r0, #5
  MODIFY_REG(*preg,
 8002cae:	51ca      	str	r2, [r1, r7]
  MODIFY_REG(*preg,
 8002cb0:	fa08 f103 	lsl.w	r1, r8, r3
 8002cb4:	f85b 200c 	ldr.w	r2, [fp, ip]
 8002cb8:	fa00 f303 	lsl.w	r3, r0, r3
 8002cbc:	ea22 0201 	bic.w	r2, r2, r1
 8002cc0:	ea43 0302 	orr.w	r3, r3, r2
 8002cc4:	f84b 300c 	str.w	r3, [fp, ip]
    for (uint32_t i = 0; i < NUM_POTS; i++)
 8002cc8:	d010      	beq.n	8002cec <recorder::Adc::InitPotSequence()+0xc4>
        uint32_t channel = kPotChannels[i];
 8002cca:	f854 3b04 	ldr.w	r3, [r4], #4
        adc->PCSEL |= (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(channel));
 8002cce:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8002cd2:	f3c3 6084 	ubfx	r0, r3, #26, #5
 8002cd6:	2a00      	cmp	r2, #0
 8002cd8:	d0c8      	beq.n	8002c6c <recorder::Adc::InitPotSequence()+0x44>
 8002cda:	fa93 f2a3 	rbit	r2, r3
 8002cde:	fab2 f282 	clz	r2, r2
 8002ce2:	f3c3 6084 	ubfx	r0, r3, #26, #5
 8002ce6:	fa09 f102 	lsl.w	r1, r9, r2
 8002cea:	e7c1      	b.n	8002c70 <recorder::Adc::InitPotSequence()+0x48>
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8002cec:	6928      	ldr	r0, [r5, #16]
 8002cee:	4b0e      	ldr	r3, [pc, #56]	; (8002d28 <recorder::Adc::InitPotSequence()+0x100>)
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | (((Ratio - 1UL) << ADC_CFGR2_OVSR_Pos))));
 8002cf0:	490e      	ldr	r1, [pc, #56]	; (8002d2c <recorder::Adc::InitPotSequence()+0x104>)
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8002cf2:	4003      	ands	r3, r0
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | (((Ratio - 1UL) << ADC_CFGR2_OVSR_Pos))));
 8002cf4:	4a0e      	ldr	r2, [pc, #56]	; (8002d30 <recorder::Adc::InitPotSequence()+0x108>)
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8002cf6:	f043 0303 	orr.w	r3, r3, #3
 8002cfa:	612b      	str	r3, [r5, #16]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_TROVS, OverSamplingDiscont);
 8002cfc:	692b      	ldr	r3, [r5, #16]
 8002cfe:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8002d02:	612b      	str	r3, [r5, #16]
  MODIFY_REG(ADCx->CFGR2, (ADC_CFGR2_OVSS | ADC_CFGR2_OVSR), (Shift | (((Ratio - 1UL) << ADC_CFGR2_OVSR_Pos))));
 8002d04:	692b      	ldr	r3, [r5, #16]
 8002d06:	4019      	ands	r1, r3
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	612a      	str	r2, [r5, #16]
    }

    LL_ADC_SetOverSamplingScope(adc, LL_ADC_OVS_GRP_INJ_REG_RESUMED);
    LL_ADC_SetOverSamplingDiscont(adc, LL_ADC_OVS_REG_CONT);
    LL_ADC_ConfigOverSamplingRatioShift(adc, 16, LL_ADC_OVS_SHIFT_RIGHT_4);
}
 8002d0c:	b007      	add	sp, #28
 8002d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002d12:	bf00      	nop
 8002d14:	080089d4 	.word	0x080089d4
 8002d18:	40022030 	.word	0x40022030
 8002d1c:	0800898c 	.word	0x0800898c
 8002d20:	40022000 	.word	0x40022000
 8002d24:	0c900008 	.word	0x0c900008
 8002d28:	fffffbfc 	.word	0xfffffbfc
 8002d2c:	fc00fe1f 	.word	0xfc00fe1f
 8002d30:	000f0080 	.word	0x000f0080
 8002d34:	40022014 	.word	0x40022014

08002d38 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))>:
// PUBLIC //////////////////////////////////////////////////////////////////////
////////////////////////////////////////////////////////////////////////////////

void Adc::Init(Callback callback)
{
    instance_ = this;
 8002d38:	4ac1      	ldr	r2, [pc, #772]	; (8003040 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x308>)
        history_ = 0;
 8002d3a:	2300      	movs	r3, #0
        out_max_ = max;
 8002d3c:	f04f 5c7e 	mov.w	ip, #1065353216	; 0x3f800000
{
 8002d40:	b570      	push	{r4, r5, r6, lr}
        step_ = 1.f / period;
 8002d42:	f04f 5e78 	mov.w	lr, #1040187392	; 0x3e000000
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d46:	4dbf      	ldr	r5, [pc, #764]	; (8003044 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x30c>)
    instance_ = this;
 8002d48:	6010      	str	r0, [r2, #0]
    callback_ = callback;
    started_ = false;
 8002d4a:	2600      	movs	r6, #0
        threshold_ = threshold;
 8002d4c:	4abe      	ldr	r2, [pc, #760]	; (8003048 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x310>)
{
 8002d4e:	b094      	sub	sp, #80	; 0x50
    callback_ = callback;
 8002d50:	6001      	str	r1, [r0, #0]
{
 8002d52:	4604      	mov	r4, r0
        in_range_inv_ = 1 / (out_range_ - 2 * threshold_);
 8002d54:	49bd      	ldr	r1, [pc, #756]	; (800304c <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x314>)
 8002d56:	f8c0 e00c 	str.w	lr, [r0, #12]
        out_max_ = max;
 8002d5a:	f8c0 c018 	str.w	ip, [r0, #24]
        out_range_ = out_max_ - out_min_;
 8002d5e:	f8c0 c024 	str.w	ip, [r0, #36]	; 0x24
 8002d62:	f8c0 e034 	str.w	lr, [r0, #52]	; 0x34
        out_max_ = max;
 8002d66:	f8c0 c040 	str.w	ip, [r0, #64]	; 0x40
        out_range_ = out_max_ - out_min_;
 8002d6a:	f8c0 c04c 	str.w	ip, [r0, #76]	; 0x4c
 8002d6e:	f8c0 e05c 	str.w	lr, [r0, #92]	; 0x5c
        out_max_ = max;
 8002d72:	f8c0 c068 	str.w	ip, [r0, #104]	; 0x68
        out_range_ = out_max_ - out_min_;
 8002d76:	f8c0 c074 	str.w	ip, [r0, #116]	; 0x74
        threshold_ = threshold;
 8002d7a:	61c2      	str	r2, [r0, #28]
        in_min_ = out_min_ + threshold_;
 8002d7c:	6282      	str	r2, [r0, #40]	; 0x28
        threshold_ = threshold;
 8002d7e:	6442      	str	r2, [r0, #68]	; 0x44
        in_min_ = out_min_ + threshold_;
 8002d80:	6502      	str	r2, [r0, #80]	; 0x50
        threshold_ = threshold;
 8002d82:	66c2      	str	r2, [r0, #108]	; 0x6c
        in_min_ = out_min_ + threshold_;
 8002d84:	6782      	str	r2, [r0, #120]	; 0x78
        in_range_inv_ = 1 / (out_range_ - 2 * threshold_);
 8002d86:	62c1      	str	r1, [r0, #44]	; 0x2c
        history_ = 0;
 8002d88:	6083      	str	r3, [r0, #8]
        increment_ = 0;
 8002d8a:	6103      	str	r3, [r0, #16]
        out_min_ = min;
 8002d8c:	6143      	str	r3, [r0, #20]
        position_ = initial_value;
 8002d8e:	6203      	str	r3, [r0, #32]
        history_ = 0;
 8002d90:	6303      	str	r3, [r0, #48]	; 0x30
        increment_ = 0;
 8002d92:	6383      	str	r3, [r0, #56]	; 0x38
        out_min_ = min;
 8002d94:	63c3      	str	r3, [r0, #60]	; 0x3c
        position_ = initial_value;
 8002d96:	6483      	str	r3, [r0, #72]	; 0x48
        history_ = 0;
 8002d98:	6583      	str	r3, [r0, #88]	; 0x58
        increment_ = 0;
 8002d9a:	6603      	str	r3, [r0, #96]	; 0x60
        out_min_ = min;
 8002d9c:	6643      	str	r3, [r0, #100]	; 0x64
        position_ = initial_value;
 8002d9e:	6703      	str	r3, [r0, #112]	; 0x70
    started_ = false;
 8002da0:	7106      	strb	r6, [r0, #4]
        in_range_inv_ = 1 / (out_range_ - 2 * threshold_);
 8002da2:	6541      	str	r1, [r0, #84]	; 0x54
        step_ = 1.f / period;
 8002da4:	f8c0 e084 	str.w	lr, [r0, #132]	; 0x84
        out_max_ = max;
 8002da8:	f8c0 c090 	str.w	ip, [r0, #144]	; 0x90
        out_range_ = out_max_ - out_min_;
 8002dac:	f8c0 c09c 	str.w	ip, [r0, #156]	; 0x9c
 8002db0:	f8c0 e0ac 	str.w	lr, [r0, #172]	; 0xac
        out_max_ = max;
 8002db4:	f8c0 c0b8 	str.w	ip, [r0, #184]	; 0xb8
        out_range_ = out_max_ - out_min_;
 8002db8:	f8c0 c0c4 	str.w	ip, [r0, #196]	; 0xc4
 8002dbc:	f8c0 e0d4 	str.w	lr, [r0, #212]	; 0xd4
        out_max_ = max;
 8002dc0:	f8c0 c0e0 	str.w	ip, [r0, #224]	; 0xe0
        out_range_ = out_max_ - out_min_;
 8002dc4:	f8c0 c0ec 	str.w	ip, [r0, #236]	; 0xec
 8002dc8:	f8c0 e0fc 	str.w	lr, [r0, #252]	; 0xfc
        in_range_inv_ = 1 / (out_range_ - 2 * threshold_);
 8002dcc:	67c1      	str	r1, [r0, #124]	; 0x7c
        threshold_ = threshold;
 8002dce:	f8c0 2094 	str.w	r2, [r0, #148]	; 0x94
        in_min_ = out_min_ + threshold_;
 8002dd2:	f8c0 20a0 	str.w	r2, [r0, #160]	; 0xa0
        in_range_inv_ = 1 / (out_range_ - 2 * threshold_);
 8002dd6:	f8c0 10a4 	str.w	r1, [r0, #164]	; 0xa4
        threshold_ = threshold;
 8002dda:	f8c0 20bc 	str.w	r2, [r0, #188]	; 0xbc
        in_min_ = out_min_ + threshold_;
 8002dde:	f8c0 20c8 	str.w	r2, [r0, #200]	; 0xc8
        in_range_inv_ = 1 / (out_range_ - 2 * threshold_);
 8002de2:	f8c0 10cc 	str.w	r1, [r0, #204]	; 0xcc
        threshold_ = threshold;
 8002de6:	f8c0 20e4 	str.w	r2, [r0, #228]	; 0xe4
        in_min_ = out_min_ + threshold_;
 8002dea:	f8c0 20f0 	str.w	r2, [r0, #240]	; 0xf0
        in_range_inv_ = 1 / (out_range_ - 2 * threshold_);
 8002dee:	f8c0 10f4 	str.w	r1, [r0, #244]	; 0xf4
        history_ = 0;
 8002df2:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
        increment_ = 0;
 8002df6:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
        out_min_ = min;
 8002dfa:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
        position_ = initial_value;
 8002dfe:	f8c0 3098 	str.w	r3, [r0, #152]	; 0x98
        history_ = 0;
 8002e02:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
        increment_ = 0;
 8002e06:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
        out_min_ = min;
 8002e0a:	f8c0 30b4 	str.w	r3, [r0, #180]	; 0xb4
        position_ = initial_value;
 8002e0e:	f8c0 30c0 	str.w	r3, [r0, #192]	; 0xc0
        history_ = 0;
 8002e12:	f8c0 30d0 	str.w	r3, [r0, #208]	; 0xd0
        increment_ = 0;
 8002e16:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
        out_min_ = min;
 8002e1a:	f8c0 30dc 	str.w	r3, [r0, #220]	; 0xdc
        position_ = initial_value;
 8002e1e:	f8c0 30e8 	str.w	r3, [r0, #232]	; 0xe8
        history_ = 0;
 8002e22:	f8c0 30f8 	str.w	r3, [r0, #248]	; 0xf8
        increment_ = 0;
 8002e26:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
        out_min_ = min;
 8002e2a:	f8c0 3104 	str.w	r3, [r0, #260]	; 0x104
        position_ = initial_value;
 8002e2e:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
        history_ = 0;
 8002e32:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
        increment_ = 0;
 8002e36:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
        out_min_ = min;
 8002e3a:	f8c0 312c 	str.w	r3, [r0, #300]	; 0x12c
        position_ = initial_value;
 8002e3e:	f8c0 3138 	str.w	r3, [r0, #312]	; 0x138
        step_ = 1.f / period;
 8002e42:	f8c0 e124 	str.w	lr, [r0, #292]	; 0x124
        out_max_ = max;
 8002e46:	f8c0 c108 	str.w	ip, [r0, #264]	; 0x108
        out_range_ = out_max_ - out_min_;
 8002e4a:	f8c0 c114 	str.w	ip, [r0, #276]	; 0x114
        out_max_ = max;
 8002e4e:	f8c0 c130 	str.w	ip, [r0, #304]	; 0x130
        out_range_ = out_max_ - out_min_;
 8002e52:	f8c0 c13c 	str.w	ip, [r0, #316]	; 0x13c
        threshold_ = threshold;
 8002e56:	f8c0 210c 	str.w	r2, [r0, #268]	; 0x10c
        in_min_ = out_min_ + threshold_;
 8002e5a:	f8c0 2118 	str.w	r2, [r0, #280]	; 0x118
        in_range_inv_ = 1 / (out_range_ - 2 * threshold_);
 8002e5e:	f8c0 111c 	str.w	r1, [r0, #284]	; 0x11c
 8002e62:	f8c0 1144 	str.w	r1, [r0, #324]	; 0x144
        threshold_ = threshold;
 8002e66:	f8c0 2134 	str.w	r2, [r0, #308]	; 0x134
}

void Adc::Reset(void)
{
    read_index_ = 0;
    current_pot_ = 0;
 8002e6a:	e9c0 6652 	strd	r6, r6, [r0, #328]	; 0x148
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e6e:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
        in_min_ = out_min_ + threshold_;
 8002e72:	f8c0 2140 	str.w	r2, [r0, #320]	; 0x140
    LL_GPIO_StructInit(&gpio_init);
 8002e76:	a804      	add	r0, sp, #16
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e78:	f043 0301 	orr.w	r3, r3, #1
 8002e7c:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8002e80:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002e84:	f003 0301 	and.w	r3, r3, #1
 8002e88:	9301      	str	r3, [sp, #4]
 8002e8a:	9b01      	ldr	r3, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e8c:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002e90:	f043 0304 	orr.w	r3, r3, #4
 8002e94:	f8c5 30e0 	str.w	r3, [r5, #224]	; 0xe0
 8002e98:	f8d5 30e0 	ldr.w	r3, [r5, #224]	; 0xe0
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	9302      	str	r3, [sp, #8]
 8002ea2:	9b02      	ldr	r3, [sp, #8]
    LL_GPIO_StructInit(&gpio_init);
 8002ea4:	f002 ffa6 	bl	8005df4 <LL_GPIO_StructInit>
    gpio_init.Pin = LL_GPIO_PIN_1 | LL_GPIO_PIN_3 | LL_GPIO_PIN_6 |
 8002ea8:	22ca      	movs	r2, #202	; 0xca
 8002eaa:	2303      	movs	r3, #3
    LL_GPIO_Init(GPIOA, &gpio_init);
 8002eac:	a904      	add	r1, sp, #16
 8002eae:	4868      	ldr	r0, [pc, #416]	; (8003050 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x318>)
    gpio_init.Pull = LL_GPIO_PULL_NO;
 8002eb0:	9608      	str	r6, [sp, #32]
    gpio_init.Pin = LL_GPIO_PIN_1 | LL_GPIO_PIN_3 | LL_GPIO_PIN_6 |
 8002eb2:	e9cd 2304 	strd	r2, r3, [sp, #16]
    LL_GPIO_Init(GPIOA, &gpio_init);
 8002eb6:	f002 ff17 	bl	8005ce8 <LL_GPIO_Init>
    gpio_init.Pin = LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2 |
 8002eba:	231f      	movs	r3, #31
    LL_GPIO_Init(GPIOC, &gpio_init);
 8002ebc:	a904      	add	r1, sp, #16
 8002ebe:	4865      	ldr	r0, [pc, #404]	; (8003054 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x31c>)
    gpio_init.Pin = LL_GPIO_PIN_0 | LL_GPIO_PIN_1 | LL_GPIO_PIN_2 |
 8002ec0:	9304      	str	r3, [sp, #16]
    LL_GPIO_Init(GPIOC, &gpio_init);
 8002ec2:	f002 ff11 	bl	8005ce8 <LL_GPIO_Init>
  *         performance is the same on the full voltage range
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_EnableAnalogBooster(void)
{
 SET_BIT(SYSCFG->PMCR, SYSCFG_PMCR_BOOSTEN) ;
 8002ec6:	4a64      	ldr	r2, [pc, #400]	; (8003058 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x320>)
  MODIFY_REG(ADCx->CR,
 8002ec8:	4964      	ldr	r1, [pc, #400]	; (800305c <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x324>)
 8002eca:	6853      	ldr	r3, [r2, #4]
 8002ecc:	4864      	ldr	r0, [pc, #400]	; (8003060 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x328>)
 8002ece:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ed2:	6053      	str	r3, [r2, #4]
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002ed4:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002ed8:	4a62      	ldr	r2, [pc, #392]	; (8003064 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x32c>)
 8002eda:	f043 0320 	orr.w	r3, r3, #32
 8002ede:	f8c5 30d8 	str.w	r3, [r5, #216]	; 0xd8
 8002ee2:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
  if((DBGMCU->IDCODE & 0x30000000UL) == 0x10000000UL) /* Cut 1.x */
 8002ee6:	4d60      	ldr	r5, [pc, #384]	; (8003068 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x330>)
 8002ee8:	f003 0320 	and.w	r3, r3, #32
 8002eec:	9300      	str	r3, [sp, #0]
 8002eee:	9b00      	ldr	r3, [sp, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8002ef0:	6893      	ldr	r3, [r2, #8]
 8002ef2:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8002ef6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002efa:	6093      	str	r3, [r2, #8]
  MODIFY_REG(ADCx->CR,
 8002efc:	688a      	ldr	r2, [r1, #8]
 8002efe:	4002      	ands	r2, r0
 8002f00:	f042 0202 	orr.w	r2, r2, #2
 8002f04:	608a      	str	r2, [r1, #8]
 8002f06:	4a59      	ldr	r2, [pc, #356]	; (800306c <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x334>)
 8002f08:	6893      	ldr	r3, [r2, #8]
 8002f0a:	4003      	ands	r3, r0
    system::Delay_ms(1);
 8002f0c:	2001      	movs	r0, #1
 8002f0e:	f043 0302 	orr.w	r3, r3, #2
 8002f12:	6093      	str	r3, [r2, #8]
  if((DBGMCU->IDCODE & 0x30000000UL) == 0x10000000UL) /* Cut 1.x */
 8002f14:	682b      	ldr	r3, [r5, #0]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f16:	4d51      	ldr	r5, [pc, #324]	; (800305c <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x324>)
  if((DBGMCU->IDCODE & 0x30000000UL) == 0x10000000UL) /* Cut 1.x */
 8002f18:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f1c:	4a54      	ldr	r2, [pc, #336]	; (8003070 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x338>)
  if((DBGMCU->IDCODE & 0x30000000UL) == 0x10000000UL) /* Cut 1.x */
 8002f1e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
    MODIFY_REG(ADCx->CR, ADC_CR_BOOST_0, (BoostMode >> 2UL));
 8002f22:	688b      	ldr	r3, [r1, #8]
 8002f24:	bf0c      	ite	eq
 8002f26:	f443 73e0 	orreq.w	r3, r3, #448	; 0x1c0
    MODIFY_REG(ADCx->CR, ADC_CR_BOOST, (BoostMode & ADC_CR_BOOST));
 8002f2a:	f443 7340 	orrne.w	r3, r3, #768	; 0x300
 8002f2e:	608b      	str	r3, [r1, #8]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f30:	68a9      	ldr	r1, [r5, #8]
  MODIFY_REG(ADCx->CR,
 8002f32:	4b50      	ldr	r3, [pc, #320]	; (8003074 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x33c>)
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f34:	400a      	ands	r2, r1
 8002f36:	60aa      	str	r2, [r5, #8]
  MODIFY_REG(ADCx->CR,
 8002f38:	68aa      	ldr	r2, [r5, #8]
 8002f3a:	4013      	ands	r3, r2
 8002f3c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f40:	60ab      	str	r3, [r5, #8]
 8002f42:	f001 f951 	bl	80041e8 <recorder::system::Delay_ms(unsigned long)>
    LL_ADC_InitTypeDef adc_init =
 8002f46:	2200      	movs	r2, #0
 8002f48:	2300      	movs	r3, #0
    LL_ADC_Init(adc, &adc_init);
 8002f4a:	a904      	add	r1, sp, #16
 8002f4c:	4628      	mov	r0, r5
    LL_ADC_InitTypeDef adc_init =
 8002f4e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002f52:	2300      	movs	r3, #0
 8002f54:	9306      	str	r3, [sp, #24]
    LL_ADC_Init(adc, &adc_init);
 8002f56:	f002 fdef 	bl	8005b38 <LL_ADC_Init>
  MODIFY_REG(ADCx->CR,
 8002f5a:	68ab      	ldr	r3, [r5, #8]
 8002f5c:	4a46      	ldr	r2, [pc, #280]	; (8003078 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x340>)
 8002f5e:	401a      	ands	r2, r3
 8002f60:	4b46      	ldr	r3, [pc, #280]	; (800307c <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x344>)
 8002f62:	4313      	orrs	r3, r2
 8002f64:	60ab      	str	r3, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002f66:	68ab      	ldr	r3, [r5, #8]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	dbfc      	blt.n	8002f66 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x22e>
    system::Delay_ms(1);
 8002f6c:	2001      	movs	r0, #1
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f6e:	4d3f      	ldr	r5, [pc, #252]	; (800306c <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x334>)
 8002f70:	f001 f93a 	bl	80041e8 <recorder::system::Delay_ms(unsigned long)>
  if((DBGMCU->IDCODE & 0x30000000UL) == 0x10000000UL) /* Cut 1.x */
 8002f74:	4b3c      	ldr	r3, [pc, #240]	; (8003068 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x330>)
    MODIFY_REG(ADCx->CR, ADC_CR_BOOST_0, (BoostMode >> 2UL));
 8002f76:	4a3d      	ldr	r2, [pc, #244]	; (800306c <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x334>)
    system::Delay_ms(1);
 8002f78:	2001      	movs	r0, #1
  if((DBGMCU->IDCODE & 0x30000000UL) == 0x10000000UL) /* Cut 1.x */
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f80:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
    MODIFY_REG(ADCx->CR, ADC_CR_BOOST_0, (BoostMode >> 2UL));
 8002f84:	6893      	ldr	r3, [r2, #8]
 8002f86:	bf0c      	ite	eq
 8002f88:	f443 73e0 	orreq.w	r3, r3, #448	; 0x1c0
    MODIFY_REG(ADCx->CR, ADC_CR_BOOST, (BoostMode & ADC_CR_BOOST));
 8002f8c:	f443 7340 	orrne.w	r3, r3, #768	; 0x300
 8002f90:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f92:	4a37      	ldr	r2, [pc, #220]	; (8003070 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x338>)
 8002f94:	68a9      	ldr	r1, [r5, #8]
  MODIFY_REG(ADCx->CR,
 8002f96:	4b37      	ldr	r3, [pc, #220]	; (8003074 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x33c>)
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002f98:	400a      	ands	r2, r1
 8002f9a:	60aa      	str	r2, [r5, #8]
  MODIFY_REG(ADCx->CR,
 8002f9c:	68aa      	ldr	r2, [r5, #8]
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002fa4:	60ab      	str	r3, [r5, #8]
 8002fa6:	f001 f91f 	bl	80041e8 <recorder::system::Delay_ms(unsigned long)>
    LL_ADC_InitTypeDef adc_init =
 8002faa:	2200      	movs	r2, #0
 8002fac:	2300      	movs	r3, #0
    LL_ADC_Init(adc, &adc_init);
 8002fae:	a904      	add	r1, sp, #16
 8002fb0:	4628      	mov	r0, r5
    LL_ADC_InitTypeDef adc_init =
 8002fb2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	9306      	str	r3, [sp, #24]
    LL_ADC_Init(adc, &adc_init);
 8002fba:	f002 fdbd 	bl	8005b38 <LL_ADC_Init>
  MODIFY_REG(ADCx->CR,
 8002fbe:	68ab      	ldr	r3, [r5, #8]
 8002fc0:	4a2d      	ldr	r2, [pc, #180]	; (8003078 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x340>)
 8002fc2:	401a      	ands	r2, r3
 8002fc4:	4b2d      	ldr	r3, [pc, #180]	; (800307c <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x344>)
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	60ab      	str	r3, [r5, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002fca:	68ab      	ldr	r3, [r5, #8]
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	dbfc      	blt.n	8002fca <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x292>
    system::Delay_ms(1);
 8002fd0:	2001      	movs	r0, #1
 8002fd2:	f001 f909 	bl	80041e8 <recorder::system::Delay_ms(unsigned long)>
    InitAudioSequence();
 8002fd6:	4620      	mov	r0, r4
 8002fd8:	f7ff fdba 	bl	8002b50 <recorder::Adc::InitAudioSequence()>
    InitPotSequence();
 8002fdc:	4620      	mov	r0, r4
 8002fde:	f7ff fe23 	bl	8002c28 <recorder::Adc::InitPotSequence()>
  MODIFY_REG(ADCx->CR,
 8002fe2:	4a1e      	ldr	r2, [pc, #120]	; (800305c <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x324>)
 8002fe4:	481e      	ldr	r0, [pc, #120]	; (8003060 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x328>)
 8002fe6:	6891      	ldr	r1, [r2, #8]
 8002fe8:	4001      	ands	r1, r0
 8002fea:	f041 0101 	orr.w	r1, r1, #1
 8002fee:	6091      	str	r1, [r2, #8]
 8002ff0:	68ab      	ldr	r3, [r5, #8]
 8002ff2:	4003      	ands	r3, r0
 8002ff4:	f043 0301 	orr.w	r3, r3, #1
 8002ff8:	60ab      	str	r3, [r5, #8]
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 8002ffa:	6813      	ldr	r3, [r2, #0]
    while (!LL_ADC_IsActiveFlag_ADRDY(ADC1));
 8002ffc:	07d9      	lsls	r1, r3, #31
 8002ffe:	d5fc      	bpl.n	8002ffa <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x2c2>
 8003000:	4a1a      	ldr	r2, [pc, #104]	; (800306c <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x334>)
 8003002:	6813      	ldr	r3, [r2, #0]
    while (!LL_ADC_IsActiveFlag_ADRDY(ADC2));
 8003004:	07db      	lsls	r3, r3, #31
 8003006:	d5fc      	bpl.n	8003002 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x2ca>
    LL_DMA_InitTypeDef dma_init =
 8003008:	2234      	movs	r2, #52	; 0x34
 800300a:	2100      	movs	r1, #0
 800300c:	a806      	add	r0, sp, #24
 800300e:	250c      	movs	r5, #12
 8003010:	f004 fa15 	bl	800743e <memset>
 8003014:	f44f 7080 	mov.w	r0, #256	; 0x100
 8003018:	f44f 6180 	mov.w	r1, #1024	; 0x400
    __HAL_RCC_DMA1_CLK_ENABLE();
 800301c:	4b09      	ldr	r3, [pc, #36]	; (8003044 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x30c>)
    LL_DMA_InitTypeDef dma_init =
 800301e:	9007      	str	r0, [sp, #28]
 8003020:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003024:	9109      	str	r1, [sp, #36]	; 0x24
 8003026:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800302a:	950c      	str	r5, [sp, #48]	; 0x30
    LL_DMA_Init(DMA1, LL_DMA_STREAM_1, &dma_init);
 800302c:	aa04      	add	r2, sp, #16
 800302e:	4c14      	ldr	r4, [pc, #80]	; (8003080 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x348>)
    LL_DMA_InitTypeDef dma_init =
 8003030:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003034:	200a      	movs	r0, #10
 8003036:	f44f 3100 	mov.w	r1, #131072	; 0x20000
 800303a:	e9cd 010d 	strd	r0, r1, [sp, #52]	; 0x34
 800303e:	e021      	b.n	8003084 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x34c>
 8003040:	20010a4c 	.word	0x20010a4c
 8003044:	58024400 	.word	0x58024400
 8003048:	3a83126f 	.word	0x3a83126f
 800304c:	3f8041ab 	.word	0x3f8041ab
 8003050:	58020000 	.word	0x58020000
 8003054:	58020800 	.word	0x58020800
 8003058:	58000400 	.word	0x58000400
 800305c:	40022000 	.word	0x40022000
 8003060:	7fffffc0 	.word	0x7fffffc0
 8003064:	40022300 	.word	0x40022300
 8003068:	5c001000 	.word	0x5c001000
 800306c:	40022100 	.word	0x40022100
 8003070:	5fffffc0 	.word	0x5fffffc0
 8003074:	6fffffc0 	.word	0x6fffffc0
 8003078:	3ffeffc0 	.word	0x3ffeffc0
 800307c:	80010000 	.word	0x80010000
 8003080:	40020000 	.word	0x40020000
    };
 8003084:	4814      	ldr	r0, [pc, #80]	; (80030d8 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x3a0>)
 8003086:	4915      	ldr	r1, [pc, #84]	; (80030dc <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x3a4>)
 8003088:	e9cd 0104 	strd	r0, r1, [sp, #16]
    __HAL_RCC_DMA1_CLK_ENABLE();
 800308c:	f8d3 10d8 	ldr.w	r1, [r3, #216]	; 0xd8
    LL_DMA_Init(DMA1, LL_DMA_STREAM_1, &dma_init);
 8003090:	4620      	mov	r0, r4
    __HAL_RCC_DMA1_CLK_ENABLE();
 8003092:	f041 0101 	orr.w	r1, r1, #1
 8003096:	f8c3 10d8 	str.w	r1, [r3, #216]	; 0xd8
    LL_DMA_Init(DMA1, LL_DMA_STREAM_1, &dma_init);
 800309a:	2101      	movs	r1, #1
    __HAL_RCC_DMA1_CLK_ENABLE();
 800309c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80030a0:	f003 0301 	and.w	r3, r3, #1
 80030a4:	9303      	str	r3, [sp, #12]
 80030a6:	9b03      	ldr	r3, [sp, #12]
    LL_DMA_Init(DMA1, LL_DMA_STREAM_1, &dma_init);
 80030a8:	f002 fdcc 	bl	8005c44 <LL_DMA_Init>
  */
__STATIC_INLINE void LL_DMA_DisableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
  register uint32_t dma_base_addr = (uint32_t)DMAx;

  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE);
 80030ac:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    irq::RegisterHandler(DMA1_Stream1_IRQn, DMAHandler);
 80030ae:	4628      	mov	r0, r5
 80030b0:	490b      	ldr	r1, [pc, #44]	; (80030e0 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x3a8>)
 80030b2:	f023 0310 	bic.w	r3, r3, #16
 80030b6:	62a3      	str	r3, [r4, #40]	; 0x28
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_HTIE);
 80030b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80030ba:	f023 0308 	bic.w	r3, r3, #8
 80030be:	62a3      	str	r3, [r4, #40]	; 0x28
 80030c0:	f000 fc34 	bl	800392c <recorder::irq::RegisterHandler(IRQn_Type, void (*)())>
    irq::SetPriority(DMA1_Stream1_IRQn, kADCIRQPriority);
 80030c4:	4628      	mov	r0, r5
 80030c6:	2101      	movs	r1, #1
 80030c8:	f000 fc6c 	bl	80039a4 <recorder::irq::SetPriority(IRQn_Type, unsigned long)>
    irq::Enable(DMA1_Stream1_IRQn);
 80030cc:	4628      	mov	r0, r5
}
 80030ce:	b014      	add	sp, #80	; 0x50
 80030d0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    irq::Enable(DMA1_Stream1_IRQn);
 80030d4:	f000 bc4c 	b.w	8003970 <recorder::irq::Enable(IRQn_Type)>
 80030d8:	40022140 	.word	0x40022140
 80030dc:	38000000 	.word	0x38000000
 80030e0:	08002b45 	.word	0x08002b45

080030e4 <recorder::Adc::Start()>:
    }
}

void Adc::Start(void)
{
    if (!started_)
 80030e4:	7903      	ldrb	r3, [r0, #4]
 80030e6:	bb53      	cbnz	r3, 800313e <recorder::Adc::Start()+0x5a>
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF1);
 80030e8:	4b15      	ldr	r3, [pc, #84]	; (8003140 <recorder::Adc::Start()+0x5c>)
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF1);
 80030ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80030ee:	4915      	ldr	r1, [pc, #84]	; (8003144 <recorder::Adc::Start()+0x60>)
{
 80030f0:	b430      	push	{r4, r5}
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF1);
 80030f2:	f44f 6400 	mov.w	r4, #2048	; 0x800
 80030f6:	609c      	str	r4, [r3, #8]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF1);
 80030f8:	609a      	str	r2, [r3, #8]
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE);
 80030fa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80030fc:	f042 0210 	orr.w	r2, r2, #16
 8003100:	629a      	str	r2, [r3, #40]	; 0x28
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_HTIE);
 8003102:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003104:	f042 0208 	orr.w	r2, r2, #8
 8003108:	629a      	str	r2, [r3, #40]	; 0x28
 800310a:	688b      	ldr	r3, [r1, #8]
 800310c:	075b      	lsls	r3, r3, #29
 800310e:	d4fc      	bmi.n	800310a <recorder::Adc::Start()+0x26>
  MODIFY_REG(ADCx->CR,
 8003110:	688a      	ldr	r2, [r1, #8]
 8003112:	4d0d      	ldr	r5, [pc, #52]	; (8003148 <recorder::Adc::Start()+0x64>)
 8003114:	4c0d      	ldr	r4, [pc, #52]	; (800314c <recorder::Adc::Start()+0x68>)
 8003116:	402a      	ands	r2, r5
 8003118:	f042 0204 	orr.w	r2, r2, #4
 800311c:	608a      	str	r2, [r1, #8]
        LL_ADC_REG_StartConversion(ADC2);

        DMA1->LIFCR = 0x7D << (8 * LL_DMA_STREAM_1);
        LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_1);

        started_ = true;
 800311e:	2101      	movs	r1, #1
 8003120:	68a3      	ldr	r3, [r4, #8]
        DMA1->LIFCR = 0x7D << (8 * LL_DMA_STREAM_1);
 8003122:	4a07      	ldr	r2, [pc, #28]	; (8003140 <recorder::Adc::Start()+0x5c>)
 8003124:	402b      	ands	r3, r5
 8003126:	f043 0304 	orr.w	r3, r3, #4
 800312a:	60a3      	str	r3, [r4, #8]
 800312c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
 8003130:	6093      	str	r3, [r2, #8]
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN);
 8003132:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8003134:	430b      	orrs	r3, r1
    }
}
 8003136:	bc30      	pop	{r4, r5}
 8003138:	6293      	str	r3, [r2, #40]	; 0x28
        started_ = true;
 800313a:	7101      	strb	r1, [r0, #4]
}
 800313c:	4770      	bx	lr
 800313e:	4770      	bx	lr
 8003140:	40020000 	.word	0x40020000
 8003144:	40022000 	.word	0x40022000
 8003148:	7fffffc0 	.word	0x7fffffc0
 800314c:	40022100 	.word	0x40022100

08003150 <recorder::Adc::Stop()>:

void Adc::Stop(void)
{
    if (started_)
 8003150:	7903      	ldrb	r3, [r0, #4]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d04c      	beq.n	80031f0 <recorder::Adc::Stop()+0xa0>
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN);
 8003156:	4a27      	ldr	r2, [pc, #156]	; (80031f4 <recorder::Adc::Stop()+0xa4>)
 8003158:	6a93      	ldr	r3, [r2, #40]	; 0x28
 800315a:	f023 0301 	bic.w	r3, r3, #1
{
 800315e:	b430      	push	{r4, r5}
 8003160:	6293      	str	r3, [r2, #40]	; 0x28
  return ((READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN) == (DMA_SxCR_EN)) ? 1UL : 0UL);
 8003162:	6a93      	ldr	r3, [r2, #40]	; 0x28
    {
        LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_1);
        while (LL_DMA_IsEnabledStream(DMA1, LL_DMA_STREAM_1));
 8003164:	07d9      	lsls	r1, r3, #31
 8003166:	d4fc      	bmi.n	8003162 <recorder::Adc::Stop()+0x12>
  MODIFY_REG(ADCx->CR,
 8003168:	4923      	ldr	r1, [pc, #140]	; (80031f8 <recorder::Adc::Stop()+0xa8>)
 800316a:	4d24      	ldr	r5, [pc, #144]	; (80031fc <recorder::Adc::Stop()+0xac>)
 800316c:	688a      	ldr	r2, [r1, #8]
 800316e:	4c24      	ldr	r4, [pc, #144]	; (8003200 <recorder::Adc::Stop()+0xb0>)
 8003170:	402a      	ands	r2, r5
 8003172:	f042 0210 	orr.w	r2, r2, #16
 8003176:	608a      	str	r2, [r1, #8]
 8003178:	68a3      	ldr	r3, [r4, #8]
 800317a:	402b      	ands	r3, r5
 800317c:	f043 0310 	orr.w	r3, r3, #16
 8003180:	60a3      	str	r3, [r4, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003182:	688b      	ldr	r3, [r1, #8]
 8003184:	075b      	lsls	r3, r3, #29
 8003186:	d4fc      	bmi.n	8003182 <recorder::Adc::Stop()+0x32>
 8003188:	491d      	ldr	r1, [pc, #116]	; (8003200 <recorder::Adc::Stop()+0xb0>)
 800318a:	688a      	ldr	r2, [r1, #8]
 800318c:	f012 0204 	ands.w	r2, r2, #4
 8003190:	d1fb      	bne.n	800318a <recorder::Adc::Stop()+0x3a>
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE);
 8003192:	4918      	ldr	r1, [pc, #96]	; (80031f4 <recorder::Adc::Stop()+0xa4>)
        history_ = 0;
 8003194:	2300      	movs	r3, #0
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF1);
 8003196:	f44f 6500 	mov.w	r5, #2048	; 0x800
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE);
 800319a:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 800319c:	f024 0410 	bic.w	r4, r4, #16
 80031a0:	628c      	str	r4, [r1, #40]	; 0x28
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_HTIE);
 80031a2:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 80031a4:	f024 0408 	bic.w	r4, r4, #8
 80031a8:	628c      	str	r4, [r1, #40]	; 0x28
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF1);
 80031aa:	f44f 6480 	mov.w	r4, #1024	; 0x400
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF1);
 80031ae:	608d      	str	r5, [r1, #8]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF1);
 80031b0:	608c      	str	r4, [r1, #8]
 80031b2:	6083      	str	r3, [r0, #8]
        increment_ = 0;
 80031b4:	6103      	str	r3, [r0, #16]
        history_ = 0;
 80031b6:	6303      	str	r3, [r0, #48]	; 0x30
        increment_ = 0;
 80031b8:	6383      	str	r3, [r0, #56]	; 0x38
        history_ = 0;
 80031ba:	6583      	str	r3, [r0, #88]	; 0x58
        increment_ = 0;
 80031bc:	6603      	str	r3, [r0, #96]	; 0x60
        history_ = 0;
 80031be:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
        increment_ = 0;
 80031c2:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
        history_ = 0;
 80031c6:	f8c0 30a8 	str.w	r3, [r0, #168]	; 0xa8
        increment_ = 0;
 80031ca:	f8c0 30b0 	str.w	r3, [r0, #176]	; 0xb0
        history_ = 0;
 80031ce:	f8c0 30d0 	str.w	r3, [r0, #208]	; 0xd0
        increment_ = 0;
 80031d2:	f8c0 30d8 	str.w	r3, [r0, #216]	; 0xd8
        history_ = 0;
 80031d6:	f8c0 30f8 	str.w	r3, [r0, #248]	; 0xf8
        increment_ = 0;
 80031da:	f8c0 3100 	str.w	r3, [r0, #256]	; 0x100
        history_ = 0;
 80031de:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
        increment_ = 0;
 80031e2:	f8c0 3128 	str.w	r3, [r0, #296]	; 0x128
        LL_DMA_DisableIT_HT(DMA1, LL_DMA_STREAM_1);
        LL_DMA_ClearFlag_TC1(DMA1);
        LL_DMA_ClearFlag_HT1(DMA1);

        Reset();
        started_ = false;
 80031e6:	7102      	strb	r2, [r0, #4]
    }
}
 80031e8:	bc30      	pop	{r4, r5}
    current_pot_ = 0;
 80031ea:	e9c0 2252 	strd	r2, r2, [r0, #328]	; 0x148
}
 80031ee:	4770      	bx	lr
 80031f0:	4770      	bx	lr
 80031f2:	bf00      	nop
 80031f4:	40020000 	.word	0x40020000
 80031f8:	40022000 	.word	0x40022000
 80031fc:	7fffffc0 	.word	0x7fffffc0
 8003200:	40022100 	.word	0x40022100

08003204 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)>:
    static void TimerHandler(void);

    static inline
    void AdcCallback(const AudioInput& in, const PotInput& pot)
    {
        instance_->Service(in, pot);
 8003204:	4bbb      	ldr	r3, [pc, #748]	; (80034f4 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x2f0>)
    void AdcCallback(const AudioInput& in, const PotInput& pot)
 8003206:	b530      	push	{r4, r5, lr}
        instance_->Service(in, pot);
 8003208:	681c      	ldr	r4, [r3, #0]

    void Service(const AudioInput& in, const PotInput& pot)
    {
        AudioOutput out;

        if (state_ == STATE_STARTING)
 800320a:	f894 3160 	ldrb.w	r3, [r4, #352]	; 0x160
 800320e:	2b01      	cmp	r3, #1
    void AdcCallback(const AudioInput& in, const PotInput& pot)
 8003210:	ed2d 8b08 	vpush	{d8-d11}
 8003214:	b085      	sub	sp, #20
        if (state_ == STATE_STARTING)
 8003216:	f000 80a8 	beq.w	800336a <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x166>
            if (fade_position_ >= 1)
            {
                state_ = STATE_RUNNING;
            }
        }
        else if (state_ == STATE_RUNNING)
 800321a:	2b02      	cmp	r3, #2
 800321c:	f000 8085 	beq.w	800332a <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x126>
                // Disable the amplifier at the start of the soft-off curve
                // instead of the end, otherwise the speaker will pop.
                amp_enable_.Clear();
            }
        }
        else if (state_ == STATE_STOPPING)
 8003220:	2b03      	cmp	r3, #3
 8003222:	f000 80ff 	beq.w	8003424 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x220>
    void Process(const AudioOutput& audio)
    {
        for (uint32_t i = 0; i < kAudioOSFactor; i++)
        {
            float sample = audio[AUDIO_OUT_LINE][i];
            sample = std::clamp<float>(0.5 * (sample + 1), 0, 1);
 8003226:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
            float sample = audio[AUDIO_OUT_LINE][i];
 800322a:	ed9d 6a01 	vldr	s12, [sp, #4]
            sample = std::clamp<float>(0.5 * (sample + 1), 0, 1);
 800322e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8003232:	f8d4 5154 	ldr.w	r5, [r4, #340]	; 0x154
 8003236:	ee36 7a26 	vadd.f32	s14, s12, s13
 800323a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800323e:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8003242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003246:	f2c0 808e 	blt.w	8003366 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x162>
 800324a:	eeb4 6ae6 	vcmpe.f32	s12, s13
 800324e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003252:	f300 80e4 	bgt.w	800341e <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x21a>
            uint32_t code = 0.5 + 0xFFF * sample;
 8003256:	eddf 6aa8 	vldr	s13, [pc, #672]	; 80034f8 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x2f4>
 800325a:	eee7 7a26 	vfma.f32	s15, s14, s13
 800325e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003262:	ee17 2a90 	vmov	r2, s15
            sample = std::clamp<float>(0.5 * (sample + 1), 0, 1);
 8003266:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
            float sample = audio[AUDIO_OUT_LINE][i];
 800326a:	ed9d 6a02 	vldr	s12, [sp, #8]
            sample = std::clamp<float>(0.5 * (sample + 1), 0, 1);
 800326e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
            dma_buffer_[write_index_] = code;
            write_index_ = (write_index_ + 1) % kDMABufferSize;
 8003272:	1c69      	adds	r1, r5, #1
 8003274:	4ba1      	ldr	r3, [pc, #644]	; (80034fc <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x2f8>)
            sample = std::clamp<float>(0.5 * (sample + 1), 0, 1);
 8003276:	ee36 7a26 	vadd.f32	s14, s12, s13
            dma_buffer_[write_index_] = code;
 800327a:	48a1      	ldr	r0, [pc, #644]	; (8003500 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x2fc>)
 800327c:	f840 2025 	str.w	r2, [r0, r5, lsl #2]
            sample = std::clamp<float>(0.5 * (sample + 1), 0, 1);
 8003280:	ee27 7a27 	vmul.f32	s14, s14, s15
            write_index_ = (write_index_ + 1) % kDMABufferSize;
 8003284:	fba3 2301 	umull	r2, r3, r3, r1
 8003288:	089b      	lsrs	r3, r3, #2
 800328a:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 800328e:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8003292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003296:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
 800329a:	db62      	blt.n	8003362 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x15e>
 800329c:	eeb4 6ae6 	vcmpe.f32	s12, s13
 80032a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a4:	f300 80b8 	bgt.w	8003418 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x214>
            uint32_t code = 0.5 + 0xFFF * sample;
 80032a8:	eddf 6a93 	vldr	s13, [pc, #588]	; 80034f8 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x2f4>
 80032ac:	eee7 7a26 	vfma.f32	s15, s14, s13
 80032b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80032b4:	ee17 2a90 	vmov	r2, s15
            sample = std::clamp<float>(0.5 * (sample + 1), 0, 1);
 80032b8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
            float sample = audio[AUDIO_OUT_LINE][i];
 80032bc:	ed9d 6a03 	vldr	s12, [sp, #12]
            sample = std::clamp<float>(0.5 * (sample + 1), 0, 1);
 80032c0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
            write_index_ = (write_index_ + 1) % kDMABufferSize;
 80032c4:	1c59      	adds	r1, r3, #1
            dma_buffer_[write_index_] = code;
 80032c6:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
            sample = std::clamp<float>(0.5 * (sample + 1), 0, 1);
 80032ca:	ee36 7a26 	vadd.f32	s14, s12, s13
            write_index_ = (write_index_ + 1) % kDMABufferSize;
 80032ce:	4b8b      	ldr	r3, [pc, #556]	; (80034fc <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x2f8>)
 80032d0:	fba3 2301 	umull	r2, r3, r3, r1
            sample = std::clamp<float>(0.5 * (sample + 1), 0, 1);
 80032d4:	ee27 7a27 	vmul.f32	s14, s14, s15
            write_index_ = (write_index_ + 1) % kDMABufferSize;
 80032d8:	089b      	lsrs	r3, r3, #2
 80032da:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 80032de:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80032e2:	eba1 0343 	sub.w	r3, r1, r3, lsl #1
 80032e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032ea:	db38      	blt.n	800335e <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x15a>
 80032ec:	eeb4 6ae6 	vcmpe.f32	s12, s13
 80032f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f4:	f300 808d 	bgt.w	8003412 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x20e>
            uint32_t code = 0.5 + 0xFFF * sample;
 80032f8:	eddf 6a7f 	vldr	s13, [pc, #508]	; 80034f8 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x2f4>
 80032fc:	eee7 7a26 	vfma.f32	s15, s14, s13
 8003300:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003304:	ee17 1a90 	vmov	r1, s15
            write_index_ = (write_index_ + 1) % kDMABufferSize;
 8003308:	1c5a      	adds	r2, r3, #1
            dma_buffer_[write_index_] = code;
 800330a:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
            write_index_ = (write_index_ + 1) % kDMABufferSize;
 800330e:	4b7b      	ldr	r3, [pc, #492]	; (80034fc <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x2f8>)
 8003310:	fba3 1302 	umull	r1, r3, r3, r2
 8003314:	089b      	lsrs	r3, r3, #2
 8003316:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800331a:	eba2 0343 	sub.w	r3, r2, r3, lsl #1
 800331e:	f8c4 3154 	str.w	r3, [r4, #340]	; 0x154
    }
 8003322:	b005      	add	sp, #20
 8003324:	ecbd 8b08 	vpop	{d8-d11}
 8003328:	bd30      	pop	{r4, r5, pc}
            out = callback_(in, pot);
 800332a:	4b76      	ldr	r3, [pc, #472]	; (8003504 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x300>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	4798      	blx	r3
            if (cue_stop_)
 8003330:	f894 3161 	ldrb.w	r3, [r4, #353]	; 0x161
            out = callback_(in, pot);
 8003334:	ed8d 0a01 	vstr	s0, [sp, #4]
 8003338:	edcd 0a02 	vstr	s1, [sp, #8]
 800333c:	ed8d 1a03 	vstr	s2, [sp, #12]
            if (cue_stop_)
 8003340:	2b00      	cmp	r3, #0
 8003342:	f43f af70 	beq.w	8003226 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x22>
                fade_position_ = 1;
 8003346:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
                state_ = STATE_STOPPING;
 800334a:	2003      	movs	r0, #3
        gpio_struct(gpio_base)->BSRR = kPinMask << 16;
 800334c:	4b6e      	ldr	r3, [pc, #440]	; (8003508 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x304>)
 800334e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003352:	f884 0160 	strb.w	r0, [r4, #352]	; 0x160
                fade_position_ = 1;
 8003356:	f8c4 115c 	str.w	r1, [r4, #348]	; 0x15c
 800335a:	619a      	str	r2, [r3, #24]
    }
 800335c:	e763      	b.n	8003226 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x22>
 800335e:	2100      	movs	r1, #0
 8003360:	e7d2      	b.n	8003308 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x104>
 8003362:	2200      	movs	r2, #0
 8003364:	e7a8      	b.n	80032b8 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xb4>
 8003366:	2200      	movs	r2, #0
 8003368:	e77d      	b.n	8003266 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x62>
 800336a:	ed94 9a57 	vldr	s18, [r4, #348]	; 0x15c
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 800336e:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
                fade_position_ += 1 / kFadeDuration;
 8003372:	ed9f 0a66 	vldr	s0, [pc, #408]	; 800350c <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x308>
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 8003376:	eeff 8a00 	vmov.f32	s17, #240	; 0xbf800000 -1.0
 800337a:	ed9f ba65 	vldr	s22, [pc, #404]	; 8003510 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x30c>
 800337e:	eeb6 aa00 	vmov.f32	s20, #96	; 0x3f000000  0.5
                fade_position_ += 1 / kFadeDuration;
 8003382:	ee39 0a00 	vadd.f32	s0, s18, s0
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 8003386:	eddf aa63 	vldr	s21, [pc, #396]	; 8003514 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x310>
                fade_position_ += 1 / kFadeDuration;
 800338a:	eddf 9a63 	vldr	s19, [pc, #396]	; 8003518 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x314>
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 800338e:	fe80 0a48 	vminnm.f32	s0, s0, s16
 8003392:	fe80 0a0b 	vmaxnm.f32	s0, s0, s22
  { return __builtin_cosf(__x); }
 8003396:	ee20 0a2a 	vmul.f32	s0, s0, s21
 800339a:	f003 f995 	bl	80066c8 <cosf>
 800339e:	eeb0 7a68 	vmov.f32	s14, s17
 80033a2:	ee38 0a40 	vsub.f32	s0, s16, s0
                fade_position_ += 1 / kFadeDuration;
 80033a6:	eddf 7a5d 	vldr	s15, [pc, #372]	; 800351c <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x318>
 80033aa:	ee79 9a29 	vadd.f32	s19, s18, s19
 80033ae:	ee79 7a27 	vadd.f32	s15, s18, s15
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 80033b2:	eea0 7a0a 	vfma.f32	s14, s0, s20
 80033b6:	fec7 7ac8 	vminnm.f32	s15, s15, s16
 80033ba:	fec7 7a8b 	vmaxnm.f32	s15, s15, s22
 80033be:	ee27 0aaa 	vmul.f32	s0, s15, s21
                    out[ch][i] = FadeCurve(fade_position_);
 80033c2:	ed8d 7a01 	vstr	s14, [sp, #4]
 80033c6:	f003 f97f 	bl	80066c8 <cosf>
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 80033ca:	eef0 7a68 	vmov.f32	s15, s17
 80033ce:	ee38 0a40 	vsub.f32	s0, s16, s0
 80033d2:	eee0 7a0a 	vfma.f32	s15, s0, s20
 80033d6:	fe89 0ac8 	vminnm.f32	s0, s19, s16
 80033da:	fe80 0a0b 	vmaxnm.f32	s0, s0, s22
 80033de:	ee20 0a2a 	vmul.f32	s0, s0, s21
                    out[ch][i] = FadeCurve(fade_position_);
 80033e2:	edcd 7a02 	vstr	s15, [sp, #8]
 80033e6:	f003 f96f 	bl	80066c8 <cosf>
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 80033ea:	ee38 0a40 	vsub.f32	s0, s16, s0
            if (fade_position_ >= 1)
 80033ee:	eddf 7a4c 	vldr	s15, [pc, #304]	; 8003520 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x31c>
 80033f2:	edc4 9a57 	vstr	s19, [r4, #348]	; 0x15c
 80033f6:	eeb4 9ae7 	vcmpe.f32	s18, s15
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 80033fa:	eee0 8a0a 	vfma.f32	s17, s0, s20
            if (fade_position_ >= 1)
 80033fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                    out[ch][i] = FadeCurve(fade_position_);
 8003402:	edcd 8a03 	vstr	s17, [sp, #12]
            if (fade_position_ >= 1)
 8003406:	f6ff af0e 	blt.w	8003226 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x22>
                state_ = STATE_RUNNING;
 800340a:	2302      	movs	r3, #2
 800340c:	f884 3160 	strb.w	r3, [r4, #352]	; 0x160
 8003410:	e709      	b.n	8003226 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x22>
 8003412:	f640 71ff 	movw	r1, #4095	; 0xfff
 8003416:	e777      	b.n	8003308 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x104>
 8003418:	f640 72ff 	movw	r2, #4095	; 0xfff
 800341c:	e74c      	b.n	80032b8 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0xb4>
 800341e:	f640 72ff 	movw	r2, #4095	; 0xfff
 8003422:	e720      	b.n	8003266 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x62>
 8003424:	ed94 9a57 	vldr	s18, [r4, #348]	; 0x15c
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 8003428:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
        {
            for (uint32_t i = 0; i < kAudioOSFactor; i++)
            {
                fade_position_ -= 1 / kFadeDuration;
 800342c:	ed9f 0a37 	vldr	s0, [pc, #220]	; 800350c <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x308>
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 8003430:	eeff 8a00 	vmov.f32	s17, #240	; 0xbf800000 -1.0
 8003434:	eddf aa36 	vldr	s21, [pc, #216]	; 8003510 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x30c>
 8003438:	eef6 9a00 	vmov.f32	s19, #96	; 0x3f000000  0.5
                fade_position_ -= 1 / kFadeDuration;
 800343c:	ee39 0a40 	vsub.f32	s0, s18, s0
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 8003440:	ed9f aa34 	vldr	s20, [pc, #208]	; 8003514 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x310>
                fade_position_ -= 1 / kFadeDuration;
 8003444:	ed9f ba34 	vldr	s22, [pc, #208]	; 8003518 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x314>
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 8003448:	fe80 0a48 	vminnm.f32	s0, s0, s16
 800344c:	fe80 0a2a 	vmaxnm.f32	s0, s0, s21
 8003450:	ee20 0a0a 	vmul.f32	s0, s0, s20
 8003454:	f003 f938 	bl	80066c8 <cosf>
 8003458:	eeb0 7a68 	vmov.f32	s14, s17
 800345c:	ee38 0a40 	vsub.f32	s0, s16, s0
                fade_position_ -= 1 / kFadeDuration;
 8003460:	eddf 7a2e 	vldr	s15, [pc, #184]	; 800351c <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x318>
 8003464:	ee79 ba4b 	vsub.f32	s23, s18, s22
 8003468:	ee79 7a67 	vsub.f32	s15, s18, s15
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 800346c:	eea0 7a29 	vfma.f32	s14, s0, s19
 8003470:	fec7 7ac8 	vminnm.f32	s15, s15, s16
 8003474:	fec7 7aaa 	vmaxnm.f32	s15, s15, s21
 8003478:	ee27 0a8a 	vmul.f32	s0, s15, s20

                for (uint32_t ch = 0; ch < NUM_AUDIO_OUTS; ch++)
                {
                    out[ch][i] = FadeCurve(fade_position_);
 800347c:	ed8d 7a01 	vstr	s14, [sp, #4]
 8003480:	f003 f922 	bl	80066c8 <cosf>
 8003484:	eef0 7a40 	vmov.f32	s15, s0
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 8003488:	fe8b 0ac8 	vminnm.f32	s0, s23, s16
 800348c:	eeb0 7a68 	vmov.f32	s14, s17
 8003490:	fe80 0a2a 	vmaxnm.f32	s0, s0, s21
 8003494:	ee20 0a0a 	vmul.f32	s0, s0, s20
 8003498:	ee78 7a67 	vsub.f32	s15, s16, s15
 800349c:	eea7 7aa9 	vfma.f32	s14, s15, s19
                    out[ch][i] = FadeCurve(fade_position_);
 80034a0:	ed8d 7a02 	vstr	s14, [sp, #8]
 80034a4:	f003 f910 	bl	80066c8 <cosf>
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 80034a8:	ee38 0a40 	vsub.f32	s0, s16, s0
 80034ac:	edc4 ba57 	vstr	s23, [r4, #348]	; 0x15c
                }
            }

            if (fade_position_ <= 0)
 80034b0:	eeb4 9acb 	vcmpe.f32	s18, s22
        return 0.5 * (1 - std::cos(kPi * tau)) - 1;
 80034b4:	eee0 8a29 	vfma.f32	s17, s0, s19
            if (fade_position_ <= 0)
 80034b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
                    out[ch][i] = FadeCurve(fade_position_);
 80034bc:	edcd 8a03 	vstr	s17, [sp, #12]
            if (fade_position_ <= 0)
 80034c0:	f63f aeb1 	bhi.w	8003226 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x22>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableCounter(TIM_TypeDef *TIMx)
{
  CLEAR_BIT(TIMx->CR1, TIM_CR1_CEN);
 80034c4:	4a17      	ldr	r2, [pc, #92]	; (8003524 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x320>)
            {
                state_ = STATE_STOPPED;
 80034c6:	2100      	movs	r1, #0
                StopTimer();
                adc_.Stop();
 80034c8:	1d20      	adds	r0, r4, #4
 80034ca:	6813      	ldr	r3, [r2, #0]
                state_ = STATE_STOPPED;
 80034cc:	f884 1160 	strb.w	r1, [r4, #352]	; 0x160
 80034d0:	f023 0301 	bic.w	r3, r3, #1
 80034d4:	6013      	str	r3, [r2, #0]
                adc_.Stop();
 80034d6:	f7ff fe3b 	bl	8003150 <recorder::Adc::Stop()>
                dac_.Stop();
 80034da:	f504 70aa 	add.w	r0, r4, #340	; 0x154
 80034de:	f000 f917 	bl	8003710 <recorder::Dac::Stop()>
        gpio_struct(gpio_base)->BSRR = kPinMask << 16;
 80034e2:	4909      	ldr	r1, [pc, #36]	; (8003508 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x304>)
 80034e4:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80034e8:	4b0f      	ldr	r3, [pc, #60]	; (8003528 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x324>)
 80034ea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80034ee:	6188      	str	r0, [r1, #24]
 80034f0:	619a      	str	r2, [r3, #24]
    }
 80034f2:	e698      	b.n	8003226 <recorder::Analog::AdcCallback(std::array<float [3], 2u> const&, std::array<float, 8u> const&)+0x22>
 80034f4:	20010a54 	.word	0x20010a54
 80034f8:	457ff000 	.word	0x457ff000
 80034fc:	aaaaaaab 	.word	0xaaaaaaab
 8003500:	38000030 	.word	0x38000030
 8003504:	20010a50 	.word	0x20010a50
 8003508:	58020400 	.word	0x58020400
 800350c:	39da740e 	.word	0x39da740e
 8003510:	00000000 	.word	0x00000000
 8003514:	40490fdb 	.word	0x40490fdb
 8003518:	3aa3d70a 	.word	0x3aa3d70a
 800351c:	3a5a740e 	.word	0x3a5a740e
 8003520:	3f7fae14 	.word	0x3f7fae14
 8003524:	40014000 	.word	0x40014000
 8003528:	58021800 	.word	0x58021800

0800352c <recorder::Analog::Init(std::array<float [3], 1u> const (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))>:

namespace recorder
{

void Analog::Init(Callback callback)
{
 800352c:	b570      	push	{r4, r5, r6, lr}
    instance_ = this;
 800352e:	4a49      	ldr	r2, [pc, #292]	; (8003654 <recorder::Analog::Init(std::array<float [3], 1u> const (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x128>)
{
 8003530:	b08a      	sub	sp, #40	; 0x28
            case GPIOB_BASE: __HAL_RCC_GPIOB_CLK_ENABLE(); return;
 8003532:	4c49      	ldr	r4, [pc, #292]	; (8003658 <recorder::Analog::Init(std::array<float [3], 1u> const (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x12c>)
 8003534:	4605      	mov	r5, r0
    instance_ = this;
 8003536:	6010      	str	r0, [r2, #0]
    adc_enable_.Init();
    adc_enable_.Set();
    boost_enable_.Init();
    amp_enable_.Init();

    adc_.Init(AdcCallback);
 8003538:	3004      	adds	r0, #4
 800353a:	f8d4 20e0 	ldr.w	r2, [r4, #224]	; 0xe0

void Analog::InitTimer(void)
{
    float period = system::kSystemClock / kAudioOSRate;

    LL_TIM_InitTypeDef timer_init =
 800353e:	2600      	movs	r6, #0
    callback_ = callback;
 8003540:	4b46      	ldr	r3, [pc, #280]	; (800365c <recorder::Analog::Init(std::array<float [3], 1u> const (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x130>)
 8003542:	f042 0202 	orr.w	r2, r2, #2
 8003546:	6019      	str	r1, [r3, #0]
        gpio_struct(gpio_base)->BSRR = kPinMask;
 8003548:	2102      	movs	r1, #2
            case GPIOB_BASE: __HAL_RCC_GPIOB_CLK_ENABLE(); return;
 800354a:	f8c4 20e0 	str.w	r2, [r4, #224]	; 0xe0
 800354e:	f8d4 20e0 	ldr.w	r2, [r4, #224]	; 0xe0
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003552:	4b43      	ldr	r3, [pc, #268]	; (8003660 <recorder::Analog::Init(std::array<float [3], 1u> const (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x134>)
 8003554:	f002 0202 	and.w	r2, r2, #2
 8003558:	9204      	str	r2, [sp, #16]
 800355a:	9a04      	ldr	r2, [sp, #16]
 800355c:	689a      	ldr	r2, [r3, #8]
 800355e:	f022 020c 	bic.w	r2, r2, #12
 8003562:	609a      	str	r2, [r3, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8003564:	68da      	ldr	r2, [r3, #12]
 8003566:	f022 020c 	bic.w	r2, r2, #12
 800356a:	60da      	str	r2, [r3, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800356c:	685a      	ldr	r2, [r3, #4]
 800356e:	f022 0202 	bic.w	r2, r2, #2
 8003572:	605a      	str	r2, [r3, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8003574:	681a      	ldr	r2, [r3, #0]
 8003576:	f022 020c 	bic.w	r2, r2, #12
 800357a:	f042 0204 	orr.w	r2, r2, #4
 800357e:	601a      	str	r2, [r3, #0]
        gpio_struct(gpio_base)->BSRR = kPinMask;
 8003580:	6199      	str	r1, [r3, #24]
            case GPIOG_BASE: __HAL_RCC_GPIOG_CLK_ENABLE(); return;
 8003582:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003586:	4a37      	ldr	r2, [pc, #220]	; (8003664 <recorder::Analog::Init(std::array<float [3], 1u> const (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x138>)
 8003588:	f041 0140 	orr.w	r1, r1, #64	; 0x40
 800358c:	f8c4 10e0 	str.w	r1, [r4, #224]	; 0xe0
 8003590:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
 8003594:	f001 0140 	and.w	r1, r1, #64	; 0x40
 8003598:	9103      	str	r1, [sp, #12]
 800359a:	9903      	ldr	r1, [sp, #12]
 800359c:	6891      	ldr	r1, [r2, #8]
 800359e:	f421 2140 	bic.w	r1, r1, #786432	; 0xc0000
 80035a2:	6091      	str	r1, [r2, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80035a4:	68d1      	ldr	r1, [r2, #12]
 80035a6:	f421 2140 	bic.w	r1, r1, #786432	; 0xc0000
 80035aa:	60d1      	str	r1, [r2, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80035ac:	6851      	ldr	r1, [r2, #4]
 80035ae:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 80035b2:	6051      	str	r1, [r2, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80035b4:	6811      	ldr	r1, [r2, #0]
 80035b6:	f421 2140 	bic.w	r1, r1, #786432	; 0xc0000
 80035ba:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 80035be:	6011      	str	r1, [r2, #0]
            case GPIOB_BASE: __HAL_RCC_GPIOB_CLK_ENABLE(); return;
 80035c0:	f8d4 20e0 	ldr.w	r2, [r4, #224]	; 0xe0
    adc_.Init(AdcCallback);
 80035c4:	4928      	ldr	r1, [pc, #160]	; (8003668 <recorder::Analog::Init(std::array<float [3], 1u> const (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x13c>)
 80035c6:	f042 0202 	orr.w	r2, r2, #2
 80035ca:	f8c4 20e0 	str.w	r2, [r4, #224]	; 0xe0
 80035ce:	f8d4 20e0 	ldr.w	r2, [r4, #224]	; 0xe0
 80035d2:	f002 0202 	and.w	r2, r2, #2
 80035d6:	9202      	str	r2, [sp, #8]
 80035d8:	9a02      	ldr	r2, [sp, #8]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 80035da:	689a      	ldr	r2, [r3, #8]
 80035dc:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80035e0:	609a      	str	r2, [r3, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80035e2:	68da      	ldr	r2, [r3, #12]
 80035e4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80035e8:	60da      	str	r2, [r3, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 80035ea:	685a      	ldr	r2, [r3, #4]
 80035ec:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80035f0:	605a      	str	r2, [r3, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80035f8:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80035fc:	601a      	str	r2, [r3, #0]
 80035fe:	f7ff fb9b 	bl	8002d38 <recorder::Adc::Init(void (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))>
    dac_.Init();
 8003602:	f505 70aa 	add.w	r0, r5, #340	; 0x154
 8003606:	f000 f909 	bl	800381c <recorder::Dac::Init()>
        .Prescaler         = 0,
        .CounterMode       = LL_TIM_COUNTERMODE_UP,
        .Autoreload        = static_cast<uint32_t>(period + 0.5) - 1,
        .ClockDivision     = LL_TIM_CLOCKDIVISION_DIV1,
        .RepetitionCounter = 0,
    };
 800360a:	f240 5334 	movw	r3, #1332	; 0x534
    LL_TIM_InitTypeDef timer_init =
 800360e:	9609      	str	r6, [sp, #36]	; 0x24

    __HAL_RCC_TIM15_CLK_ENABLE();
    LL_TIM_Init(TIM15, &timer_init);
 8003610:	a905      	add	r1, sp, #20
    LL_TIM_InitTypeDef timer_init =
 8003612:	e9cd 6605 	strd	r6, r6, [sp, #20]
 8003616:	e9cd 3607 	strd	r3, r6, [sp, #28]
    __HAL_RCC_TIM15_CLK_ENABLE();
 800361a:	f8d4 30f0 	ldr.w	r3, [r4, #240]	; 0xf0
 800361e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003622:	f8c4 30f0 	str.w	r3, [r4, #240]	; 0xf0
 8003626:	f8d4 30f0 	ldr.w	r3, [r4, #240]	; 0xf0
    LL_TIM_Init(TIM15, &timer_init);
 800362a:	4c10      	ldr	r4, [pc, #64]	; (800366c <recorder::Analog::Init(std::array<float [3], 1u> const (*)(std::array<float [3], 2u> const&, std::array<float, 8u> const&))+0x140>)
    __HAL_RCC_TIM15_CLK_ENABLE();
 800362c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
    LL_TIM_Init(TIM15, &timer_init);
 8003630:	4620      	mov	r0, r4
    __HAL_RCC_TIM15_CLK_ENABLE();
 8003632:	9301      	str	r3, [sp, #4]
 8003634:	9b01      	ldr	r3, [sp, #4]
    LL_TIM_Init(TIM15, &timer_init);
 8003636:	f002 ff35 	bl	80064a4 <LL_TIM_Init>
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 800363a:	6863      	ldr	r3, [r4, #4]
    fade_position_ = 0;
 800363c:	2200      	movs	r2, #0
 800363e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003642:	f043 0320 	orr.w	r3, r3, #32
 8003646:	6063      	str	r3, [r4, #4]
 8003648:	f8c5 215c 	str.w	r2, [r5, #348]	; 0x15c
    state_ = STATE_STOPPED;
 800364c:	f8a5 6160 	strh.w	r6, [r5, #352]	; 0x160
}
 8003650:	b00a      	add	sp, #40	; 0x28
 8003652:	bd70      	pop	{r4, r5, r6, pc}
 8003654:	20010a54 	.word	0x20010a54
 8003658:	58024400 	.word	0x58024400
 800365c:	20010a50 	.word	0x20010a50
 8003660:	58020400 	.word	0x58020400
 8003664:	58021800 	.word	0x58021800
 8003668:	08003205 	.word	0x08003205
 800366c:	40014000 	.word	0x40014000

08003670 <recorder::Analog::StartTimer()>:
  WRITE_REG(TIMx->CNT, Counter);
 8003670:	4b03      	ldr	r3, [pc, #12]	; (8003680 <recorder::Analog::StartTimer()+0x10>)
 8003672:	2200      	movs	r2, #0
 8003674:	625a      	str	r2, [r3, #36]	; 0x24
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8003676:	681a      	ldr	r2, [r3, #0]
 8003678:	f042 0201 	orr.w	r2, r2, #1
 800367c:	601a      	str	r2, [r3, #0]
        LL_TIM_EnableIT_UPDATE(TIM15);
    }

    LL_TIM_SetCounter(TIM15, 0);
    LL_TIM_EnableCounter(TIM15);
}
 800367e:	4770      	bx	lr
 8003680:	40014000 	.word	0x40014000

08003684 <recorder::Dac::DMAHandler()>:
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF0);
 8003684:	4b03      	ldr	r3, [pc, #12]	; (8003694 <recorder::Dac::DMAHandler()+0x10>)
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF0);
 8003686:	2210      	movs	r2, #16
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF0);
 8003688:	2120      	movs	r1, #32
 800368a:	6099      	str	r1, [r3, #8]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF0);
 800368c:	609a      	str	r2, [r3, #8]
  return ((READ_BIT(DMAx->LISR, DMA_LISR_TCIF0) == (DMA_LISR_TCIF0)) ? 1UL : 0UL);
 800368e:	681a      	ldr	r2, [r3, #0]
  return ((READ_BIT(DMAx->LISR, DMA_LISR_HTIF0) == (DMA_LISR_HTIF0)) ? 1UL : 0UL);
 8003690:	681b      	ldr	r3, [r3, #0]
    ScopedProfilingPin<PROFILE_DAC_DMA_SERVICE> profile;
    LL_DMA_ClearFlag_TC0(DMA1);
    LL_DMA_ClearFlag_HT0(DMA1);
    LL_DMA_IsActiveFlag_TC0(DMA1);
    LL_DMA_IsActiveFlag_HT0(DMA1);
}
 8003692:	4770      	bx	lr
 8003694:	40020000 	.word	0x40020000

08003698 <recorder::Dac::Start()>:
    if (!started_)
 8003698:	7903      	ldrb	r3, [r0, #4]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d12e      	bne.n	80036fc <recorder::Dac::Start()+0x64>
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF0);
 800369e:	4b18      	ldr	r3, [pc, #96]	; (8003700 <recorder::Dac::Start()+0x68>)
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF0);
 80036a0:	2110      	movs	r1, #16
  *         @arg @ref LL_DAC_CHANNEL_2
  * @retval None
  */
__STATIC_INLINE void LL_DAC_Enable(DAC_TypeDef *DACx, uint32_t DAC_Channel)
{
  SET_BIT(DACx->CR,
 80036a2:	4a18      	ldr	r2, [pc, #96]	; (8003704 <recorder::Dac::Start()+0x6c>)
{
 80036a4:	b430      	push	{r4, r5}
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF0);
 80036a6:	2420      	movs	r4, #32
 80036a8:	609c      	str	r4, [r3, #8]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF0);
 80036aa:	6099      	str	r1, [r3, #8]
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE);
 80036ac:	6919      	ldr	r1, [r3, #16]
  * @param  Data Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_DAC_ConvertData12RightAligned(DAC_TypeDef *DACx, uint32_t DAC_Channel, uint32_t Data)
{
  register __IO uint32_t *preg = __DAC_PTR_REG_OFFSET(DACx->DHR12R1, (DAC_Channel >> DAC_REG_DHR12RX_REGOFFSET_BITOFFSET_POS) & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0);
 80036ae:	4c16      	ldr	r4, [pc, #88]	; (8003708 <recorder::Dac::Start()+0x70>)
 80036b0:	f041 0110 	orr.w	r1, r1, #16
 80036b4:	6119      	str	r1, [r3, #16]
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_HTIE);
 80036b6:	6919      	ldr	r1, [r3, #16]
 80036b8:	f041 0108 	orr.w	r1, r1, #8
 80036bc:	6119      	str	r1, [r3, #16]
  SET_BIT(DACx->CR,
 80036be:	6811      	ldr	r1, [r2, #0]
 80036c0:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 80036c4:	6011      	str	r1, [r2, #0]
  MODIFY_REG(DACx->CR,
 80036c6:	6811      	ldr	r1, [r2, #0]
 80036c8:	f421 1170 	bic.w	r1, r1, #3932160	; 0x3c0000
 80036cc:	6011      	str	r1, [r2, #0]

  MODIFY_REG(*preg,
 80036ce:	490f      	ldr	r1, [pc, #60]	; (800370c <recorder::Dac::Start()+0x74>)
 80036d0:	68e5      	ldr	r5, [r4, #12]
 80036d2:	4029      	ands	r1, r5
 80036d4:	60e1      	str	r1, [r4, #12]
        DMA1->LIFCR = 0x7D << (8 * LL_DMA_STREAM_0);
 80036d6:	247d      	movs	r4, #125	; 0x7d
  SET_BIT(DACx->SWTRIGR,
 80036d8:	6851      	ldr	r1, [r2, #4]
 80036da:	f041 0102 	orr.w	r1, r1, #2
 80036de:	6051      	str	r1, [r2, #4]
  MODIFY_REG(DACx->CR,
 80036e0:	6811      	ldr	r1, [r2, #0]
 80036e2:	f421 1170 	bic.w	r1, r1, #3932160	; 0x3c0000
 80036e6:	f441 1100 	orr.w	r1, r1, #2097152	; 0x200000
 80036ea:	6011      	str	r1, [r2, #0]
        started_ = true;
 80036ec:	2101      	movs	r1, #1
        DMA1->LIFCR = 0x7D << (8 * LL_DMA_STREAM_0);
 80036ee:	609c      	str	r4, [r3, #8]
  SET_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN);
 80036f0:	691a      	ldr	r2, [r3, #16]
 80036f2:	430a      	orrs	r2, r1
}
 80036f4:	bc30      	pop	{r4, r5}
 80036f6:	611a      	str	r2, [r3, #16]
        started_ = true;
 80036f8:	7101      	strb	r1, [r0, #4]
}
 80036fa:	4770      	bx	lr
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	40020000 	.word	0x40020000
 8003704:	40007400 	.word	0x40007400
 8003708:	40007408 	.word	0x40007408
 800370c:	fffff000 	.word	0xfffff000

08003710 <recorder::Dac::Stop()>:
    if (started_)
 8003710:	7903      	ldrb	r3, [r0, #4]
 8003712:	b32b      	cbz	r3, 8003760 <recorder::Dac::Stop()+0x50>
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN);
 8003714:	4a13      	ldr	r2, [pc, #76]	; (8003764 <recorder::Dac::Stop()+0x54>)
 8003716:	6913      	ldr	r3, [r2, #16]
 8003718:	f023 0301 	bic.w	r3, r3, #1
{
 800371c:	b430      	push	{r4, r5}
 800371e:	6113      	str	r3, [r2, #16]
  return ((READ_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_EN) == (DMA_SxCR_EN)) ? 1UL : 0UL);
 8003720:	6913      	ldr	r3, [r2, #16]
        while (LL_DMA_IsEnabledStream(DMA1, LL_DMA_STREAM_0));
 8003722:	f013 0301 	ands.w	r3, r3, #1
 8003726:	d1fb      	bne.n	8003720 <recorder::Dac::Stop()+0x10>
  CLEAR_BIT(DACx->CR,
 8003728:	4c0f      	ldr	r4, [pc, #60]	; (8003768 <recorder::Dac::Stop()+0x58>)
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF0);
 800372a:	2520      	movs	r5, #32
 800372c:	6821      	ldr	r1, [r4, #0]
 800372e:	f421 3180 	bic.w	r1, r1, #65536	; 0x10000
 8003732:	6021      	str	r1, [r4, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE);
 8003734:	6914      	ldr	r4, [r2, #16]
        dma_buffer_[i] = 0;
 8003736:	490d      	ldr	r1, [pc, #52]	; (800376c <recorder::Dac::Stop()+0x5c>)
 8003738:	f024 0410 	bic.w	r4, r4, #16
 800373c:	6114      	str	r4, [r2, #16]
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_HTIE);
 800373e:	6914      	ldr	r4, [r2, #16]
 8003740:	f024 0408 	bic.w	r4, r4, #8
 8003744:	6114      	str	r4, [r2, #16]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF0);
 8003746:	2410      	movs	r4, #16
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CTCIF0);
 8003748:	6095      	str	r5, [r2, #8]
  WRITE_REG(DMAx->LIFCR, DMA_LIFCR_CHTIF0);
 800374a:	6094      	str	r4, [r2, #8]
    write_index_ = (kAudioOSFactor * 2) % kDMABufferSize;
 800374c:	6003      	str	r3, [r0, #0]
        dma_buffer_[i] = 0;
 800374e:	614b      	str	r3, [r1, #20]
 8003750:	600b      	str	r3, [r1, #0]
 8003752:	e9c1 3301 	strd	r3, r3, [r1, #4]
 8003756:	e9c1 3303 	strd	r3, r3, [r1, #12]
}
 800375a:	bc30      	pop	{r4, r5}
        started_ = false;
 800375c:	7103      	strb	r3, [r0, #4]
}
 800375e:	4770      	bx	lr
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	40020000 	.word	0x40020000
 8003768:	40007400 	.word	0x40007400
 800376c:	38000030 	.word	0x38000030

08003770 <recorder::Dac::InitDMA()>:
{
 8003770:	b510      	push	{r4, lr}
 8003772:	b092      	sub	sp, #72	; 0x48
    LL_DMA_InitTypeDef dma_init =
 8003774:	222c      	movs	r2, #44	; 0x2c
 8003776:	2100      	movs	r1, #0
    LL_DMA_Init(DMA1, LL_DMA_STREAM_0, &dma_init);
 8003778:	4c23      	ldr	r4, [pc, #140]	; (8003808 <recorder::Dac::InitDMA()+0x98>)
    LL_DMA_InitTypeDef dma_init =
 800377a:	a806      	add	r0, sp, #24
 800377c:	f003 fe5f 	bl	800743e <memset>
 8003780:	4a22      	ldr	r2, [pc, #136]	; (800380c <recorder::Dac::InitDMA()+0x9c>)
 8003782:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8003786:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800378a:	9203      	str	r2, [sp, #12]
 800378c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
    __HAL_RCC_DMA1_CLK_ENABLE();
 8003790:	4b1f      	ldr	r3, [pc, #124]	; (8003810 <recorder::Dac::InitDMA()+0xa0>)
    LL_DMA_InitTypeDef dma_init =
 8003792:	e9cd 0207 	strd	r0, r2, [sp, #28]
 8003796:	2206      	movs	r2, #6
 8003798:	2044      	movs	r0, #68	; 0x44
 800379a:	ed9f 7b19 	vldr	d7, [pc, #100]	; 8003800 <recorder::Dac::InitDMA()+0x90>
 800379e:	e9cd 1209 	strd	r1, r2, [sp, #36]	; 0x24
 80037a2:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  return ((uint32_t)(__DAC_PTR_REG_OFFSET((DACx)->DHR12R1, ((DAC_Channel >> (Register & 0x1FUL)) & DAC_REG_DHR_REGOFFSET_MASK_POSBIT0))));
 80037a6:	491b      	ldr	r1, [pc, #108]	; (8003814 <recorder::Dac::InitDMA()+0xa4>)
 80037a8:	ed8d 7b04 	vstr	d7, [sp, #16]
 80037ac:	e9cd 020b 	strd	r0, r2, [sp, #44]	; 0x2c
    };
 80037b0:	9102      	str	r1, [sp, #8]
    LL_DMA_Init(DMA1, LL_DMA_STREAM_0, &dma_init);
 80037b2:	aa02      	add	r2, sp, #8
    __HAL_RCC_DMA1_CLK_ENABLE();
 80037b4:	f8d3 00d8 	ldr.w	r0, [r3, #216]	; 0xd8
    LL_DMA_Init(DMA1, LL_DMA_STREAM_0, &dma_init);
 80037b8:	2100      	movs	r1, #0
    __HAL_RCC_DMA1_CLK_ENABLE();
 80037ba:	f040 0001 	orr.w	r0, r0, #1
 80037be:	f8c3 00d8 	str.w	r0, [r3, #216]	; 0xd8
    LL_DMA_Init(DMA1, LL_DMA_STREAM_0, &dma_init);
 80037c2:	4620      	mov	r0, r4
    __HAL_RCC_DMA1_CLK_ENABLE();
 80037c4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80037c8:	f003 0301 	and.w	r3, r3, #1
 80037cc:	9301      	str	r3, [sp, #4]
 80037ce:	9b01      	ldr	r3, [sp, #4]
    LL_DMA_Init(DMA1, LL_DMA_STREAM_0, &dma_init);
 80037d0:	f002 fa38 	bl	8005c44 <LL_DMA_Init>
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_TCIE);
 80037d4:	6923      	ldr	r3, [r4, #16]
    irq::RegisterHandler(DMA1_Stream0_IRQn, DMAHandler);
 80037d6:	200b      	movs	r0, #11
 80037d8:	490f      	ldr	r1, [pc, #60]	; (8003818 <recorder::Dac::InitDMA()+0xa8>)
 80037da:	f023 0310 	bic.w	r3, r3, #16
 80037de:	6123      	str	r3, [r4, #16]
  CLEAR_BIT(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_HTIE);
 80037e0:	6923      	ldr	r3, [r4, #16]
 80037e2:	f023 0308 	bic.w	r3, r3, #8
 80037e6:	6123      	str	r3, [r4, #16]
 80037e8:	f000 f8a0 	bl	800392c <recorder::irq::RegisterHandler(IRQn_Type, void (*)())>
    irq::SetPriority(DMA1_Stream0_IRQn, kProfileIRQPriority);
 80037ec:	2100      	movs	r1, #0
 80037ee:	200b      	movs	r0, #11
 80037f0:	f000 f8d8 	bl	80039a4 <recorder::irq::SetPriority(IRQn_Type, unsigned long)>
    irq::Enable(DMA1_Stream0_IRQn);
 80037f4:	200b      	movs	r0, #11
 80037f6:	f000 f8bb 	bl	8003970 <recorder::irq::Enable(IRQn_Type)>
}
 80037fa:	b012      	add	sp, #72	; 0x48
 80037fc:	bd10      	pop	{r4, pc}
 80037fe:	bf00      	nop
 8003800:	00000040 	.word	0x00000040
 8003804:	00000100 	.word	0x00000100
 8003808:	40020000 	.word	0x40020000
 800380c:	38000030 	.word	0x38000030
 8003810:	58024400 	.word	0x58024400
 8003814:	40007414 	.word	0x40007414
 8003818:	08003685 	.word	0x08003685

0800381c <recorder::Dac::Init()>:
{
 800381c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
        dma_buffer_[i] = 0;
 8003820:	4b26      	ldr	r3, [pc, #152]	; (80038bc <recorder::Dac::Init()+0xa0>)
    started_ = false;
 8003822:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003824:	4e26      	ldr	r6, [pc, #152]	; (80038c0 <recorder::Dac::Init()+0xa4>)
{
 8003826:	b088      	sub	sp, #32
    write_index_ = (kAudioOSFactor * 2) % kDMABufferSize;
 8003828:	6004      	str	r4, [r0, #0]
{
 800382a:	4680      	mov	r8, r0
        dma_buffer_[i] = 0;
 800382c:	601c      	str	r4, [r3, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800382e:	f8d6 20e0 	ldr.w	r2, [r6, #224]	; 0xe0
    started_ = false;
 8003832:	7104      	strb	r4, [r0, #4]
    LL_GPIO_StructInit(&gpio_init);
 8003834:	a802      	add	r0, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003836:	f042 0201 	orr.w	r2, r2, #1
        dma_buffer_[i] = 0;
 800383a:	615c      	str	r4, [r3, #20]
    LL_DAC_InitTypeDef dac_init =
 800383c:	4d21      	ldr	r5, [pc, #132]	; (80038c4 <recorder::Dac::Init()+0xa8>)
    LL_DAC_Init(DAC1, LL_DAC_CHANNEL_2, &dac_init);
 800383e:	4f22      	ldr	r7, [pc, #136]	; (80038c8 <recorder::Dac::Init()+0xac>)
        dma_buffer_[i] = 0;
 8003840:	e9c3 4401 	strd	r4, r4, [r3, #4]
 8003844:	e9c3 4403 	strd	r4, r4, [r3, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003848:	f8c6 20e0 	str.w	r2, [r6, #224]	; 0xe0
 800384c:	f8d6 30e0 	ldr.w	r3, [r6, #224]	; 0xe0
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	9301      	str	r3, [sp, #4]
 8003856:	9b01      	ldr	r3, [sp, #4]
    LL_GPIO_StructInit(&gpio_init);
 8003858:	f002 facc 	bl	8005df4 <LL_GPIO_StructInit>
    gpio_init.Pin = LL_GPIO_PIN_5;
 800385c:	2220      	movs	r2, #32
 800385e:	2303      	movs	r3, #3
    LL_GPIO_Init(GPIOA, &gpio_init);
 8003860:	a902      	add	r1, sp, #8
 8003862:	481a      	ldr	r0, [pc, #104]	; (80038cc <recorder::Dac::Init()+0xb0>)
    gpio_init.Pull = LL_GPIO_PULL_NO;
 8003864:	9406      	str	r4, [sp, #24]
    LL_DAC_InitTypeDef dac_init =
 8003866:	ac02      	add	r4, sp, #8
    gpio_init.Pin = LL_GPIO_PIN_5;
 8003868:	e9cd 2302 	strd	r2, r3, [sp, #8]
    LL_GPIO_Init(GPIOA, &gpio_init);
 800386c:	f002 fa3c 	bl	8005ce8 <LL_GPIO_Init>
    LL_DAC_InitTypeDef dac_init =
 8003870:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003872:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003874:	e895 0003 	ldmia.w	r5, {r0, r1}
    LL_DAC_Init(DAC1, LL_DAC_CHANNEL_2, &dac_init);
 8003878:	aa02      	add	r2, sp, #8
    LL_DAC_InitTypeDef dac_init =
 800387a:	e884 0003 	stmia.w	r4, {r0, r1}
    __HAL_RCC_DAC12_CLK_ENABLE();
 800387e:	f8d6 30e8 	ldr.w	r3, [r6, #232]	; 0xe8
    LL_DAC_Init(DAC1, LL_DAC_CHANNEL_2, &dac_init);
 8003882:	4638      	mov	r0, r7
 8003884:	4912      	ldr	r1, [pc, #72]	; (80038d0 <recorder::Dac::Init()+0xb4>)
    __HAL_RCC_DAC12_CLK_ENABLE();
 8003886:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800388a:	f8c6 30e8 	str.w	r3, [r6, #232]	; 0xe8
 800388e:	f8d6 30e8 	ldr.w	r3, [r6, #232]	; 0xe8
 8003892:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003896:	9300      	str	r3, [sp, #0]
 8003898:	9b00      	ldr	r3, [sp, #0]
    LL_DAC_Init(DAC1, LL_DAC_CHANNEL_2, &dac_init);
 800389a:	f002 f999 	bl	8005bd0 <LL_DAC_Init>
  SET_BIT(DACx->CR,
 800389e:	683b      	ldr	r3, [r7, #0]
    InitDMA();
 80038a0:	4640      	mov	r0, r8
 80038a2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038a6:	603b      	str	r3, [r7, #0]
  SET_BIT(DACx->CR,
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038ae:	603b      	str	r3, [r7, #0]
}
 80038b0:	b008      	add	sp, #32
 80038b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    InitDMA();
 80038b6:	f7ff bf5b 	b.w	8003770 <recorder::Dac::InitDMA()>
 80038ba:	bf00      	nop
 80038bc:	38000030 	.word	0x38000030
 80038c0:	58024400 	.word	0x58024400
 80038c4:	08008698 	.word	0x08008698
 80038c8:	40007400 	.word	0x40007400
 80038cc:	58020000 	.word	0x58020000
 80038d0:	35400072 	.word	0x35400072

080038d4 <recorder::irq::Init()>:
static Vector RAMVectorTable[kNumVectors]
    __attribute__ ((aligned(kAlignment)));

void Init(void)
{
    auto src = reinterpret_cast<const irq::Vector*>(SCB->VTOR);
 80038d4:	4b12      	ldr	r3, [pc, #72]	; (8003920 <recorder::irq::Init()+0x4c>)
 80038d6:	689a      	ldr	r2, [r3, #8]

    for (uint32_t i = 0; i < kNumVectors; i++)
 80038d8:	0753      	lsls	r3, r2, #29
 80038da:	f102 0104 	add.w	r1, r2, #4
{
 80038de:	b510      	push	{r4, lr}
 80038e0:	4c10      	ldr	r4, [pc, #64]	; (8003924 <recorder::irq::Init()+0x50>)
 80038e2:	d111      	bne.n	8003908 <recorder::irq::Init()+0x34>
 80038e4:	428c      	cmp	r4, r1
 80038e6:	d00f      	beq.n	8003908 <recorder::irq::Init()+0x34>
    auto src = reinterpret_cast<const irq::Vector*>(SCB->VTOR);
 80038e8:	4623      	mov	r3, r4
 80038ea:	f504 7e26 	add.w	lr, r4, #664	; 0x298
    {
        RAMVectorTable[i] = src[i];
 80038ee:	eba2 0c04 	sub.w	ip, r2, r4
 80038f2:	eb03 020c 	add.w	r2, r3, ip
 80038f6:	e9d2 0100 	ldrd	r0, r1, [r2]
 80038fa:	e8e3 0102 	strd	r0, r1, [r3], #8
    for (uint32_t i = 0; i < kNumVectors; i++)
 80038fe:	4573      	cmp	r3, lr
 8003900:	d1f7      	bne.n	80038f2 <recorder::irq::Init()+0x1e>
    }

    SCB->VTOR = reinterpret_cast<uint32_t>(RAMVectorTable);
 8003902:	4b07      	ldr	r3, [pc, #28]	; (8003920 <recorder::irq::Init()+0x4c>)
 8003904:	609c      	str	r4, [r3, #8]
}
 8003906:	bd10      	pop	{r4, pc}
 8003908:	4b07      	ldr	r3, [pc, #28]	; (8003928 <recorder::irq::Init()+0x54>)
        RAMVectorTable[i] = src[i];
 800390a:	1b09      	subs	r1, r1, r4
 800390c:	f503 7026 	add.w	r0, r3, #664	; 0x298
 8003910:	58ca      	ldr	r2, [r1, r3]
 8003912:	f843 2f04 	str.w	r2, [r3, #4]!
    for (uint32_t i = 0; i < kNumVectors; i++)
 8003916:	4283      	cmp	r3, r0
 8003918:	d1fa      	bne.n	8003910 <recorder::irq::Init()+0x3c>
    SCB->VTOR = reinterpret_cast<uint32_t>(RAMVectorTable);
 800391a:	4b01      	ldr	r3, [pc, #4]	; (8003920 <recorder::irq::Init()+0x4c>)
 800391c:	609c      	str	r4, [r3, #8]
}
 800391e:	bd10      	pop	{r4, pc}
 8003920:	e000ed00 	.word	0xe000ed00
 8003924:	20010c00 	.word	0x20010c00
 8003928:	20010bfc 	.word	0x20010bfc

0800392c <recorder::irq::RegisterHandler(IRQn_Type, void (*)())>:

void RegisterHandler(IRQn_Type irqn, Vector handler)
{
    assert(irqn >= NonMaskableInt_IRQn);
 800392c:	f110 0f0e 	cmn.w	r0, #14
{
 8003930:	b508      	push	{r3, lr}
    assert(irqn >= NonMaskableInt_IRQn);
 8003932:	db06      	blt.n	8003942 <recorder::irq::RegisterHandler(IRQn_Type, void (*)())+0x16>

    uint32_t exception_num = irqn + 16;
 8003934:	3010      	adds	r0, #16
    assert(exception_num < kNumVectors);
 8003936:	28a5      	cmp	r0, #165	; 0xa5
 8003938:	dc09      	bgt.n	800394e <recorder::irq::RegisterHandler(IRQn_Type, void (*)())+0x22>

    RAMVectorTable[exception_num] = handler;
 800393a:	4b08      	ldr	r3, [pc, #32]	; (800395c <recorder::irq::RegisterHandler(IRQn_Type, void (*)())+0x30>)
 800393c:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
}
 8003940:	bd08      	pop	{r3, pc}
    assert(irqn >= NonMaskableInt_IRQn);
 8003942:	4b07      	ldr	r3, [pc, #28]	; (8003960 <recorder::irq::RegisterHandler(IRQn_Type, void (*)())+0x34>)
 8003944:	211c      	movs	r1, #28
 8003946:	4a07      	ldr	r2, [pc, #28]	; (8003964 <recorder::irq::RegisterHandler(IRQn_Type, void (*)())+0x38>)
 8003948:	4807      	ldr	r0, [pc, #28]	; (8003968 <recorder::irq::RegisterHandler(IRQn_Type, void (*)())+0x3c>)
 800394a:	f003 fb11 	bl	8006f70 <__assert_func>
    assert(exception_num < kNumVectors);
 800394e:	4b07      	ldr	r3, [pc, #28]	; (800396c <recorder::irq::RegisterHandler(IRQn_Type, void (*)())+0x40>)
 8003950:	211f      	movs	r1, #31
 8003952:	4a04      	ldr	r2, [pc, #16]	; (8003964 <recorder::irq::RegisterHandler(IRQn_Type, void (*)())+0x38>)
 8003954:	4804      	ldr	r0, [pc, #16]	; (8003968 <recorder::irq::RegisterHandler(IRQn_Type, void (*)())+0x3c>)
 8003956:	f003 fb0b 	bl	8006f70 <__assert_func>
 800395a:	bf00      	nop
 800395c:	20010c00 	.word	0x20010c00
 8003960:	080089f0 	.word	0x080089f0
 8003964:	08008a0c 	.word	0x08008a0c
 8003968:	08008a54 	.word	0x08008a54
 800396c:	08008a64 	.word	0x08008a64

08003970 <recorder::irq::Enable(IRQn_Type)>:

void Enable(IRQn_Type irqn)
{
    assert(irqn >= 0);
 8003970:	2800      	cmp	r0, #0
{
 8003972:	b508      	push	{r3, lr}
    assert(irqn >= 0);
 8003974:	db08      	blt.n	8003988 <recorder::irq::Enable(IRQn_Type)+0x18>
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8003976:	f000 011f 	and.w	r1, r0, #31
 800397a:	2301      	movs	r3, #1
 800397c:	0940      	lsrs	r0, r0, #5
 800397e:	4a05      	ldr	r2, [pc, #20]	; (8003994 <recorder::irq::Enable(IRQn_Type)+0x24>)
 8003980:	408b      	lsls	r3, r1
 8003982:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC_EnableIRQ(irqn);
}
 8003986:	bd08      	pop	{r3, pc}
    assert(irqn >= 0);
 8003988:	4b03      	ldr	r3, [pc, #12]	; (8003998 <recorder::irq::Enable(IRQn_Type)+0x28>)
 800398a:	2126      	movs	r1, #38	; 0x26
 800398c:	4a03      	ldr	r2, [pc, #12]	; (800399c <recorder::irq::Enable(IRQn_Type)+0x2c>)
 800398e:	4804      	ldr	r0, [pc, #16]	; (80039a0 <recorder::irq::Enable(IRQn_Type)+0x30>)
 8003990:	f003 faee 	bl	8006f70 <__assert_func>
 8003994:	e000e100 	.word	0xe000e100
 8003998:	08008a80 	.word	0x08008a80
 800399c:	08008a8c 	.word	0x08008a8c
 80039a0:	08008a54 	.word	0x08008a54

080039a4 <recorder::irq::SetPriority(IRQn_Type, unsigned long)>:
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039a4:	4b14      	ldr	r3, [pc, #80]	; (80039f8 <recorder::irq::SetPriority(IRQn_Type, unsigned long)+0x54>)
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	f3c3 2302 	ubfx	r3, r3, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039ac:	f1c3 0c07 	rsb	ip, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039b0:	1d1a      	adds	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80039b2:	f1bc 0f04 	cmp.w	ip, #4
 80039b6:	bf28      	it	cs
 80039b8:	f04f 0c04 	movcs.w	ip, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039bc:	2a06      	cmp	r2, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039be:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80039c2:	bf8c      	ite	hi
 80039c4:	3b03      	subhi	r3, #3
 80039c6:	2300      	movls	r3, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039c8:	fa02 f20c 	lsl.w	r2, r2, ip
  if ((int32_t)(IRQn) >= 0)
 80039cc:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80039ce:	ea21 0102 	bic.w	r1, r1, r2
 80039d2:	fa01 f103 	lsl.w	r1, r1, r3
  if ((int32_t)(IRQn) >= 0)
 80039d6:	db06      	blt.n	80039e6 <recorder::irq::SetPriority(IRQn_Type, unsigned long)+0x42>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039d8:	0109      	lsls	r1, r1, #4
 80039da:	4b08      	ldr	r3, [pc, #32]	; (80039fc <recorder::irq::SetPriority(IRQn_Type, unsigned long)+0x58>)
 80039dc:	b2c9      	uxtb	r1, r1
 80039de:	4403      	add	r3, r0
 80039e0:	f883 1300 	strb.w	r1, [r3, #768]	; 0x300
 80039e4:	4770      	bx	lr
    SCB->SHPR[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80039e6:	f000 000f 	and.w	r0, r0, #15
 80039ea:	0109      	lsls	r1, r1, #4
 80039ec:	4b04      	ldr	r3, [pc, #16]	; (8003a00 <recorder::irq::SetPriority(IRQn_Type, unsigned long)+0x5c>)
 80039ee:	b2c9      	uxtb	r1, r1
 80039f0:	4403      	add	r3, r0
 80039f2:	7619      	strb	r1, [r3, #24]
void SetPriority(IRQn_Type irqn, uint32_t priority)
{
    uint32_t group = NVIC_GetPriorityGrouping();
    priority = NVIC_EncodePriority(group, priority, 0);
    NVIC_SetPriority(irqn, priority);
}
 80039f4:	4770      	bx	lr
 80039f6:	bf00      	nop
 80039f8:	e000ed00 	.word	0xe000ed00
 80039fc:	e000e100 	.word	0xe000e100
 8003a00:	e000ecfc 	.word	0xe000ecfc

08003a04 <recorder::Serial::Init(unsigned long)>:

void Serial::Init(uint32_t baud)
{
    instance_ = this;

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a04:	4b4e      	ldr	r3, [pc, #312]	; (8003b40 <recorder::Serial::Init(unsigned long)+0x13c>)
    instance_ = this;
 8003a06:	4a4f      	ldr	r2, [pc, #316]	; (8003b44 <recorder::Serial::Init(unsigned long)+0x140>)
{
 8003a08:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    instance_ = this;
 8003a0c:	6010      	str	r0, [r2, #0]
{
 8003a0e:	b08b      	sub	sp, #44	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a10:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
    __HAL_RCC_USART1_CLK_ENABLE();

    uint32_t pins = LL_GPIO_PIN_6 | LL_GPIO_PIN_7;
 8003a14:	26c0      	movs	r6, #192	; 0xc0
{
 8003a16:	460d      	mov	r5, r1

    while (pins != 0)
    {
        uint32_t pin = 1 << POSITION_VAL(pins);
 8003a18:	2701      	movs	r7, #1
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003a1a:	f042 0202 	orr.w	r2, r2, #2
 8003a1e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
 8003a22:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003a26:	f002 0202 	and.w	r2, r2, #2
 8003a2a:	9200      	str	r2, [sp, #0]
 8003a2c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a2e:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 8003a32:	f042 0210 	orr.w	r2, r2, #16
 8003a36:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
 8003a3a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8003a3e:	f003 0310 	and.w	r3, r3, #16
 8003a42:	9301      	str	r3, [sp, #4]
 8003a44:	9b01      	ldr	r3, [sp, #4]
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8003a46:	4b40      	ldr	r3, [pc, #256]	; (8003b48 <recorder::Serial::Init(unsigned long)+0x144>)
 8003a48:	e01f      	b.n	8003a8a <recorder::Serial::Init(unsigned long)+0x86>
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8003a4a:	6a1a      	ldr	r2, [r3, #32]
 8003a4c:	ebc8 1408 	rsb	r4, r8, r8, lsl #4
 8003a50:	ebc8 08c8 	rsb	r8, r8, r8, lsl #3
 8003a54:	ea22 0204 	bic.w	r2, r2, r4
 8003a58:	ea42 0208 	orr.w	r2, r2, r8
 8003a5c:	621a      	str	r2, [r3, #32]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8003a5e:	681c      	ldr	r4, [r3, #0]
 8003a60:	eb0e 0c4e 	add.w	ip, lr, lr, lsl #1
 8003a64:	ea24 040c 	bic.w	r4, r4, ip
 8003a68:	ea44 044e 	orr.w	r4, r4, lr, lsl #1
 8003a6c:	601c      	str	r4, [r3, #0]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003a6e:	689a      	ldr	r2, [r3, #8]
 8003a70:	ea22 020c 	bic.w	r2, r2, ip
 8003a74:	609a      	str	r2, [r3, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8003a76:	68da      	ldr	r2, [r3, #12]
 8003a78:	ea22 020c 	bic.w	r2, r2, ip
 8003a7c:	ea42 020e 	orr.w	r2, r2, lr
 8003a80:	60da      	str	r2, [r3, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003a82:	685a      	ldr	r2, [r3, #4]
 8003a84:	4011      	ands	r1, r2
 8003a86:	6059      	str	r1, [r3, #4]
    while (pins != 0)
 8003a88:	b33e      	cbz	r6, 8003ada <recorder::Serial::Init(unsigned long)+0xd6>
 8003a8a:	fa96 fca6 	rbit	ip, r6
        uint32_t pin = 1 << POSITION_VAL(pins);
 8003a8e:	fabc fc8c 	clz	ip, ip
 8003a92:	fa07 f40c 	lsl.w	r4, r7, ip
        CLEAR_BIT(pins, pin);
 8003a96:	43e1      	mvns	r1, r4
 8003a98:	ea26 0604 	bic.w	r6, r6, r4
 8003a9c:	fa94 f9a4 	rbit	r9, r4
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8003aa0:	fa04 fe0c 	lsl.w	lr, r4, ip
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8003aa4:	0a22      	lsrs	r2, r4, #8

        // Set alternate function first to avoid spurious events
        if (POSITION_VAL(pin) < 8)
 8003aa6:	fab9 f989 	clz	r9, r9
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8003aaa:	fa0e f80c 	lsl.w	r8, lr, ip
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8003aae:	fb02 f202 	mul.w	r2, r2, r2
 8003ab2:	f1b9 0f07 	cmp.w	r9, #7
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8003ab6:	fa08 f80c 	lsl.w	r8, r8, ip
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8003aba:	fb02 f202 	mul.w	r2, r2, r2
 8003abe:	ddc4      	ble.n	8003a4a <recorder::Serial::Init(unsigned long)+0x46>
 8003ac0:	f8d3 8024 	ldr.w	r8, [r3, #36]	; 0x24
 8003ac4:	ebc2 1902 	rsb	r9, r2, r2, lsl #4
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8003ac8:	fa04 fe0c 	lsl.w	lr, r4, ip
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8003acc:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8003ad0:	ea28 0409 	bic.w	r4, r8, r9
 8003ad4:	4322      	orrs	r2, r4
 8003ad6:	625a      	str	r2, [r3, #36]	; 0x24
             (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * Alternate));
}
 8003ad8:	e7c1      	b.n	8003a5e <recorder::Serial::Init(unsigned long)+0x5a>
        .TransferDirection   = LL_USART_DIRECTION_TX_RX,
        .HardwareFlowControl = LL_USART_HWCONTROL_NONE,
        .OverSampling        = LL_USART_OVERSAMPLING_16,
    };

    LL_USART_Init(USART1, &uart_init);
 8003ada:	4c1c      	ldr	r4, [pc, #112]	; (8003b4c <recorder::Serial::Init(unsigned long)+0x148>)
    LL_USART_InitTypeDef uart_init =
 8003adc:	2220      	movs	r2, #32
	memory_order __b = __m & __memory_order_mask;
	__glibcxx_assert(__b != memory_order_acquire);
	__glibcxx_assert(__b != memory_order_acq_rel);
	__glibcxx_assert(__b != memory_order_consume);

	__atomic_store_n(&_M_i, __i, int(__m));
 8003ade:	6006      	str	r6, [r0, #0]
 8003ae0:	4631      	mov	r1, r6
 8003ae2:	6046      	str	r6, [r0, #4]
 8003ae4:	6486      	str	r6, [r0, #72]	; 0x48
 8003ae6:	64c6      	str	r6, [r0, #76]	; 0x4c
 8003ae8:	a802      	add	r0, sp, #8
 8003aea:	f003 fca8 	bl	800743e <memset>
 8003aee:	230c      	movs	r3, #12
    LL_USART_Init(USART1, &uart_init);
 8003af0:	a902      	add	r1, sp, #8
 8003af2:	4620      	mov	r0, r4
    LL_USART_InitTypeDef uart_init =
 8003af4:	9307      	str	r3, [sp, #28]
    };
 8003af6:	9503      	str	r5, [sp, #12]
    LL_USART_Init(USART1, &uart_init);
 8003af8:	f002 fd58 	bl	80065ac <LL_USART_Init>
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableOverrunDetect(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->CR3, USART_CR3_OVRDIS);
 8003afc:	68a3      	ldr	r3, [r4, #8]

    LL_USART_RequestRxDataFlush(USART1);
    LL_USART_EnableIT_RXNE(USART1);
    LL_USART_DisableIT_TXE(USART1);

    irq::RegisterHandler(USART1_IRQn, InterruptHandler);
 8003afe:	2025      	movs	r0, #37	; 0x25
 8003b00:	4913      	ldr	r1, [pc, #76]	; (8003b50 <recorder::Serial::Init(unsigned long)+0x14c>)
 8003b02:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003b06:	60a3      	str	r3, [r4, #8]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8003b08:	6823      	ldr	r3, [r4, #0]
 8003b0a:	f043 0301 	orr.w	r3, r3, #1
 8003b0e:	6023      	str	r3, [r4, #0]
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_RequestRxDataFlush(USART_TypeDef *USARTx)
{
  SET_BIT(USARTx->RQR, (uint16_t)USART_RQR_RXFRQ);
 8003b10:	69a3      	ldr	r3, [r4, #24]
 8003b12:	f043 0308 	orr.w	r3, r3, #8
 8003b16:	61a3      	str	r3, [r4, #24]
  SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8003b18:	6823      	ldr	r3, [r4, #0]
 8003b1a:	f043 0320 	orr.w	r3, r3, #32
 8003b1e:	6023      	str	r3, [r4, #0]
  CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003b20:	6823      	ldr	r3, [r4, #0]
 8003b22:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003b26:	6023      	str	r3, [r4, #0]
 8003b28:	f7ff ff00 	bl	800392c <recorder::irq::RegisterHandler(IRQn_Type, void (*)())>
    irq::SetPriority(USART1_IRQn, kSerialIRQPriority);
 8003b2c:	210b      	movs	r1, #11
 8003b2e:	2025      	movs	r0, #37	; 0x25
 8003b30:	f7ff ff38 	bl	80039a4 <recorder::irq::SetPriority(IRQn_Type, unsigned long)>
    irq::Enable(USART1_IRQn);
 8003b34:	2025      	movs	r0, #37	; 0x25
 8003b36:	f7ff ff1b 	bl	8003970 <recorder::irq::Enable(IRQn_Type)>
}
 8003b3a:	b00b      	add	sp, #44	; 0x2c
 8003b3c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8003b40:	58024400 	.word	0x58024400
 8003b44:	20010e98 	.word	0x20010e98
 8003b48:	58020400 	.word	0x58020400
 8003b4c:	40011000 	.word	0x40011000
 8003b50:	08003cb1 	.word	0x08003cb1

08003b54 <recorder::Serial::BytesAvailable()>:
      {
	memory_order __b = __m & __memory_order_mask;
	__glibcxx_assert(__b != memory_order_release);
	__glibcxx_assert(__b != memory_order_acq_rel);

	return __atomic_load_n(&_M_i, int(__m));
 8003b54:	6803      	ldr	r3, [r0, #0]
 8003b56:	6840      	ldr	r0, [r0, #4]
 8003b58:	f3bf 8f5b 	dmb	ish

uint32_t Serial::BytesAvailable(void)
{
    return rx_fifo_.available();
}
 8003b5c:	1ac0      	subs	r0, r0, r3
 8003b5e:	4770      	bx	lr

08003b60 <recorder::Serial::GetByteBlocking()>:

uint8_t Serial::GetByteBlocking(void)
{
 8003b60:	4602      	mov	r2, r0
 8003b62:	3004      	adds	r0, #4
 8003b64:	6813      	ldr	r3, [r2, #0]
 8003b66:	6801      	ldr	r1, [r0, #0]
 8003b68:	f3bf 8f5b 	dmb	ish
    bool Pop(T& item)
    {
        uint32_t head = head_.load(std::memory_order_relaxed);
        uint32_t tail = tail_.load(std::memory_order_acquire);

        if (tail - head < 1)
 8003b6c:	428b      	cmp	r3, r1
 8003b6e:	d0f9      	beq.n	8003b64 <recorder::Serial::GetByteBlocking()+0x4>
        {
            return false;
        }

        item = data_[head % size];
 8003b70:	f003 013f 	and.w	r1, r3, #63	; 0x3f
        head_.store(head + 1, std::memory_order_release);
 8003b74:	3301      	adds	r3, #1
        item = data_[head % size];
 8003b76:	4411      	add	r1, r2
 8003b78:	7a08      	ldrb	r0, [r1, #8]
	__atomic_store_n(&_M_i, __i, int(__m));
 8003b7a:	f3bf 8f5b 	dmb	ish
 8003b7e:	6013      	str	r3, [r2, #0]
    uint8_t byte = 0;
    while (!rx_fifo_.Pop(byte));
    return byte;
}
 8003b80:	4770      	bx	lr
 8003b82:	bf00      	nop

08003b84 <recorder::Serial::Write(unsigned char, bool)>:

uint32_t Serial::Write(uint8_t byte, bool blocking)
{
 8003b84:	4684      	mov	ip, r0

uint32_t Serial::Write(const uint8_t* buffer, uint32_t length, bool blocking)
{
    uint32_t i = 0;

    while (i < length && (!tx_fifo_.full() || blocking))
 8003b86:	3048      	adds	r0, #72	; 0x48
{
 8003b88:	b510      	push	{r4, lr}
	return __atomic_load_n(&_M_i, int(__m));
 8003b8a:	f8dc 304c 	ldr.w	r3, [ip, #76]	; 0x4c
 8003b8e:	f10c 0e4c 	add.w	lr, ip, #76	; 0x4c
 8003b92:	f8dc 4048 	ldr.w	r4, [ip, #72]	; 0x48
 8003b96:	f3bf 8f5b 	dmb	ish
        return tail - head >= size;
 8003b9a:	1b1b      	subs	r3, r3, r4
    while (i < length && (!tx_fifo_.full() || blocking))
 8003b9c:	2bff      	cmp	r3, #255	; 0xff
 8003b9e:	d900      	bls.n	8003ba2 <recorder::Serial::Write(unsigned char, bool)+0x1e>
 8003ba0:	b1ba      	cbz	r2, 8003bd2 <recorder::Serial::Write(unsigned char, bool)+0x4e>
 8003ba2:	f8de 3000 	ldr.w	r3, [lr]
 8003ba6:	6802      	ldr	r2, [r0, #0]
 8003ba8:	f3bf 8f5b 	dmb	ish
        if (tail - head > size - length)
 8003bac:	1a9a      	subs	r2, r3, r2
 8003bae:	2aff      	cmp	r2, #255	; 0xff
 8003bb0:	d8f7      	bhi.n	8003ba2 <recorder::Serial::Write(unsigned char, bool)+0x1e>
            data_[(tail + i) % size] = buffer[i];
 8003bb2:	fa5c f283 	uxtab	r2, ip, r3
 8003bb6:	2001      	movs	r0, #1
        tail_.store(tail + length, std::memory_order_release);
 8003bb8:	3301      	adds	r3, #1
            data_[(tail + i) % size] = buffer[i];
 8003bba:	f882 1050 	strb.w	r1, [r2, #80]	; 0x50
	__atomic_store_n(&_M_i, __i, int(__m));
 8003bbe:	f3bf 8f5b 	dmb	ish
 8003bc2:	f8cc 304c 	str.w	r3, [ip, #76]	; 0x4c
  SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003bc6:	4a04      	ldr	r2, [pc, #16]	; (8003bd8 <recorder::Serial::Write(unsigned char, bool)+0x54>)
 8003bc8:	6813      	ldr	r3, [r2, #0]
 8003bca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bce:	6013      	str	r3, [r2, #0]
}
 8003bd0:	bd10      	pop	{r4, pc}
 8003bd2:	4610      	mov	r0, r2
 8003bd4:	e7f7      	b.n	8003bc6 <recorder::Serial::Write(unsigned char, bool)+0x42>
 8003bd6:	bf00      	nop
 8003bd8:	40011000 	.word	0x40011000

08003bdc <recorder::Serial::FlushTx(bool)>:
    return i;
}

void Serial::FlushTx(bool discard)
{
    if (discard)
 8003bdc:	b989      	cbnz	r1, 8003c02 <recorder::Serial::FlushTx(bool)+0x26>
 8003bde:	f100 0148 	add.w	r1, r0, #72	; 0x48
 8003be2:	304c      	adds	r0, #76	; 0x4c
	return __atomic_load_n(&_M_i, int(__m));
 8003be4:	680a      	ldr	r2, [r1, #0]
 8003be6:	6803      	ldr	r3, [r0, #0]
 8003be8:	f3bf 8f5b 	dmb	ish
        LL_USART_DisableIT_TXE(USART1);
        tx_fifo_.Init();
    }
    else
    {
        while (tx_fifo_.available());
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d1f9      	bne.n	8003be4 <recorder::Serial::FlushTx(bool)+0x8>
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8003bf0:	4a08      	ldr	r2, [pc, #32]	; (8003c14 <recorder::Serial::FlushTx(bool)+0x38>)
 8003bf2:	69d3      	ldr	r3, [r2, #28]
 8003bf4:	0619      	lsls	r1, r3, #24
 8003bf6:	d5fc      	bpl.n	8003bf2 <recorder::Serial::FlushTx(bool)+0x16>
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8003bf8:	4a06      	ldr	r2, [pc, #24]	; (8003c14 <recorder::Serial::FlushTx(bool)+0x38>)
 8003bfa:	69d3      	ldr	r3, [r2, #28]
 8003bfc:	065b      	lsls	r3, r3, #25
 8003bfe:	d5fc      	bpl.n	8003bfa <recorder::Serial::FlushTx(bool)+0x1e>
        while (!LL_USART_IsActiveFlag_TXE(USART1));
        while (!LL_USART_IsActiveFlag_TC(USART1));
    }
}
 8003c00:	4770      	bx	lr
  CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003c02:	4904      	ldr	r1, [pc, #16]	; (8003c14 <recorder::Serial::FlushTx(bool)+0x38>)
	__atomic_store_n(&_M_i, __i, int(__m));
 8003c04:	2200      	movs	r2, #0
 8003c06:	680b      	ldr	r3, [r1, #0]
 8003c08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003c0c:	600b      	str	r3, [r1, #0]
 8003c0e:	6482      	str	r2, [r0, #72]	; 0x48
 8003c10:	64c2      	str	r2, [r0, #76]	; 0x4c
    }
 8003c12:	4770      	bx	lr
 8003c14:	40011000 	.word	0x40011000

08003c18 <recorder::Serial::InterruptService()>:
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8003c18:	4b24      	ldr	r3, [pc, #144]	; (8003cac <recorder::Serial::InterruptService()+0x94>)
 8003c1a:	69da      	ldr	r2, [r3, #28]
 8003c1c:	0692      	lsls	r2, r2, #26
 8003c1e:	d516      	bpl.n	8003c4e <recorder::Serial::InterruptService()+0x36>
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR));
 8003c20:	6a59      	ldr	r1, [r3, #36]	; 0x24
	return __atomic_load_n(&_M_i, int(__m));
 8003c22:	6843      	ldr	r3, [r0, #4]
 8003c24:	6802      	ldr	r2, [r0, #0]
 8003c26:	f3bf 8f5b 	dmb	ish
        return tail - head >= size;
 8003c2a:	1a9b      	subs	r3, r3, r2
    if (LL_USART_IsActiveFlag_RXNE(USART1))
    {
        ScopedProfilingPin<PROFILE_SERIAL_RX> profile;
        uint8_t byte = LL_USART_ReceiveData8(USART1);

        if (rx_fifo_.full())
 8003c2c:	2b3f      	cmp	r3, #63	; 0x3f
 8003c2e:	d82c      	bhi.n	8003c8a <recorder::Serial::InterruptService()+0x72>
 8003c30:	6843      	ldr	r3, [r0, #4]
 8003c32:	6802      	ldr	r2, [r0, #0]
 8003c34:	f3bf 8f5b 	dmb	ish
        if (tail - head > size - length)
 8003c38:	1a9a      	subs	r2, r3, r2
 8003c3a:	2a3f      	cmp	r2, #63	; 0x3f
 8003c3c:	d807      	bhi.n	8003c4e <recorder::Serial::InterruptService()+0x36>
            data_[(tail + i) % size] = buffer[i];
 8003c3e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
        tail_.store(tail + length, std::memory_order_release);
 8003c42:	3301      	adds	r3, #1
            data_[(tail + i) % size] = buffer[i];
 8003c44:	4402      	add	r2, r0
 8003c46:	7211      	strb	r1, [r2, #8]
	__atomic_store_n(&_M_i, __i, int(__m));
 8003c48:	f3bf 8f5b 	dmb	ish
 8003c4c:	6043      	str	r3, [r0, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 8003c4e:	4b17      	ldr	r3, [pc, #92]	; (8003cac <recorder::Serial::InterruptService()+0x94>)
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	0611      	lsls	r1, r2, #24
 8003c54:	d518      	bpl.n	8003c88 <recorder::Serial::InterruptService()+0x70>
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8003c56:	69da      	ldr	r2, [r3, #28]
 8003c58:	0612      	lsls	r2, r2, #24
 8003c5a:	d515      	bpl.n	8003c88 <recorder::Serial::InterruptService()+0x70>
	return __atomic_load_n(&_M_i, int(__m));
 8003c5c:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8003c5e:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8003c60:	f3bf 8f5b 	dmb	ish
        if (tail - head < 1)
 8003c64:	428a      	cmp	r2, r1
 8003c66:	d01b      	beq.n	8003ca0 <recorder::Serial::InterruptService()+0x88>
        item = data_[head % size];
 8003c68:	fa50 f282 	uxtab	r2, r0, r2
  USARTx->TDR = Value;
 8003c6c:	f892 2050 	ldrb.w	r2, [r2, #80]	; 0x50
 8003c70:	629a      	str	r2, [r3, #40]	; 0x28
 8003c72:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8003c74:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
 8003c76:	f3bf 8f5b 	dmb	ish
        if (tail - head < 1)
 8003c7a:	4293      	cmp	r3, r2
 8003c7c:	d004      	beq.n	8003c88 <recorder::Serial::InterruptService()+0x70>
        head_.store(head + 1, std::memory_order_release);
 8003c7e:	3301      	adds	r3, #1
	__atomic_store_n(&_M_i, __i, int(__m));
 8003c80:	f3bf 8f5b 	dmb	ish
 8003c84:	6483      	str	r3, [r0, #72]	; 0x48
        else
        {
            LL_USART_DisableIT_TXE(USART1);
        }
    }
}
 8003c86:	4770      	bx	lr
 8003c88:	4770      	bx	lr
	return __atomic_load_n(&_M_i, int(__m));
 8003c8a:	6803      	ldr	r3, [r0, #0]
 8003c8c:	6842      	ldr	r2, [r0, #4]
 8003c8e:	f3bf 8f5b 	dmb	ish
        if (tail - head < 1)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d0cc      	beq.n	8003c30 <recorder::Serial::InterruptService()+0x18>
        head_.store(head + 1, std::memory_order_release);
 8003c96:	3301      	adds	r3, #1
	__atomic_store_n(&_M_i, __i, int(__m));
 8003c98:	f3bf 8f5b 	dmb	ish
 8003c9c:	6003      	str	r3, [r0, #0]
        return true;
 8003c9e:	e7c7      	b.n	8003c30 <recorder::Serial::InterruptService()+0x18>
  CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8003ca0:	681a      	ldr	r2, [r3, #0]
 8003ca2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003ca6:	601a      	str	r2, [r3, #0]
}
 8003ca8:	4770      	bx	lr
 8003caa:	bf00      	nop
 8003cac:	40011000 	.word	0x40011000

08003cb0 <recorder::Serial::InterruptHandler()>:

void Serial::InterruptHandler(void)
{
    ScopedProfilingPin<PROFILE_SERIAL_IRQ> profile;
    instance_->InterruptService();
 8003cb0:	4b01      	ldr	r3, [pc, #4]	; (8003cb8 <recorder::Serial::InterruptHandler()+0x8>)
 8003cb2:	6818      	ldr	r0, [r3, #0]
 8003cb4:	f7ff bfb0 	b.w	8003c18 <recorder::Serial::InterruptService()>
 8003cb8:	20010e98 	.word	0x20010e98

08003cbc <NVIC_SystemReset>:
  __ASM volatile ("dsb 0xF":::"memory");
 8003cbc:	f3bf 8f4f 	dsb	sy
__STATIC_INLINE void NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003cc0:	4905      	ldr	r1, [pc, #20]	; (8003cd8 <NVIC_SystemReset+0x1c>)
 8003cc2:	4b06      	ldr	r3, [pc, #24]	; (8003cdc <NVIC_SystemReset+0x20>)
 8003cc4:	68ca      	ldr	r2, [r1, #12]
 8003cc6:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8003cca:	4313      	orrs	r3, r2
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003ccc:	60cb      	str	r3, [r1, #12]
 8003cce:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8003cd2:	bf00      	nop
  for(;;)                                                           /* wait until reset */
 8003cd4:	e7fd      	b.n	8003cd2 <NVIC_SystemReset+0x16>
 8003cd6:	bf00      	nop
 8003cd8:	e000ed00 	.word	0xe000ed00
 8003cdc:	05fa0004 	.word	0x05fa0004

08003ce0 <TickHandler>:
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003ce0:	4b04      	ldr	r3, [pc, #16]	; (8003cf4 <TickHandler+0x14>)
 8003ce2:	f06f 0101 	mvn.w	r1, #1
	return __atomic_load_n(&_M_i, int(__m));
 8003ce6:	4a04      	ldr	r2, [pc, #16]	; (8003cf8 <TickHandler+0x18>)
 8003ce8:	6119      	str	r1, [r3, #16]
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003cea:	691b      	ldr	r3, [r3, #16]
 8003cec:	6813      	ldr	r3, [r2, #0]
{
    ScopedProfilingPin<PROFILE_TICK> profile;
    LL_TIM_ClearFlag_UPDATE(TIM7);
    LL_TIM_IsActiveFlag_UPDATE(TIM7);
    uint32_t ticks = ticks_.load(std::memory_order_relaxed);
    ticks_.store(ticks + 1, std::memory_order_relaxed);
 8003cee:	3301      	adds	r3, #1
	__atomic_store_n(&_M_i, __i, int(__m));
 8003cf0:	6013      	str	r3, [r2, #0]
}
 8003cf2:	4770      	bx	lr
 8003cf4:	40001400 	.word	0x40001400
 8003cf8:	20010ea0 	.word	0x20010ea0

08003cfc <recorder::system::ConfigureClocks()>:
{
 8003cfc:	b510      	push	{r4, lr}
    HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003cfe:	2002      	movs	r0, #2
{
 8003d00:	b0cc      	sub	sp, #304	; 0x130
    HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8003d02:	f000 fc79 	bl	80045f8 <HAL_PWREx_ConfigSupply>
    __HAL_PWR_VOLTAGESCALING_CONFIG(power_scaling);
 8003d06:	4b30      	ldr	r3, [pc, #192]	; (8003dc8 <recorder::system::ConfigureClocks()+0xcc>)
 8003d08:	2100      	movs	r1, #0
 8003d0a:	4a30      	ldr	r2, [pc, #192]	; (8003dcc <recorder::system::ConfigureClocks()+0xd0>)
 8003d0c:	9101      	str	r1, [sp, #4]
 8003d0e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003d10:	f021 0101 	bic.w	r1, r1, #1
 8003d14:	62d9      	str	r1, [r3, #44]	; 0x2c
 8003d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d18:	f003 0301 	and.w	r3, r3, #1
 8003d1c:	9301      	str	r3, [sp, #4]
 8003d1e:	6993      	ldr	r3, [r2, #24]
 8003d20:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003d24:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003d28:	6193      	str	r3, [r2, #24]
 8003d2a:	6993      	ldr	r3, [r2, #24]
 8003d2c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003d30:	9301      	str	r3, [sp, #4]
 8003d32:	9b01      	ldr	r3, [sp, #4]
    while (!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY));
 8003d34:	6993      	ldr	r3, [r2, #24]
 8003d36:	049b      	lsls	r3, r3, #18
 8003d38:	d5fc      	bpl.n	8003d34 <recorder::system::ConfigureClocks()+0x38>
    RCC_OscInitTypeDef osc_init = {};
 8003d3a:	2248      	movs	r2, #72	; 0x48
 8003d3c:	2100      	movs	r1, #0
 8003d3e:	a80b      	add	r0, sp, #44	; 0x2c
 8003d40:	f003 fb7d 	bl	800743e <memset>
    osc_init.HSIState = RCC_HSI_DIV1;
 8003d44:	2301      	movs	r3, #1
    osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d46:	2202      	movs	r2, #2
    osc_init.HSIState = RCC_HSI_DIV1;
 8003d48:	930d      	str	r3, [sp, #52]	; 0x34
    osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003d4a:	920a      	str	r2, [sp, #40]	; 0x28
    if (HAL_GetREVID() <= REV_ID_Y)
 8003d4c:	f000 fc28 	bl	80045a0 <HAL_GetREVID>
 8003d50:	f241 0303 	movw	r3, #4099	; 0x1003
 8003d54:	4298      	cmp	r0, r3
            READ_BIT(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRIM_Msk)
 8003d56:	4b1e      	ldr	r3, [pc, #120]	; (8003dd0 <recorder::system::ConfigureClocks()+0xd4>)
    if (HAL_RCC_OscConfig(&osc_init) != HAL_OK)
 8003d58:	a80a      	add	r0, sp, #40	; 0x28
            READ_BIT(RCC->HSICFGR, HAL_RCC_REV_Y_HSITRIM_Msk)
 8003d5a:	685b      	ldr	r3, [r3, #4]
                >> HAL_RCC_REV_Y_HSITRIM_Pos;
 8003d5c:	bf94      	ite	ls
 8003d5e:	f3c3 3305 	ubfxls	r3, r3, #12, #6
                >> RCC_HSICFGR_HSITRIM_Pos;
 8003d62:	f3c3 6306 	ubfxhi	r3, r3, #24, #7
 8003d66:	930e      	str	r3, [sp, #56]	; 0x38
    if (HAL_RCC_OscConfig(&osc_init) != HAL_OK)
 8003d68:	f000 fc6c 	bl	8004644 <HAL_RCC_OscConfig>
 8003d6c:	b100      	cbz	r0, 8003d70 <recorder::system::ConfigureClocks()+0x74>
        while (1);
 8003d6e:	e7fe      	b.n	8003d6e <recorder::system::ConfigureClocks()+0x72>
    clk_init.ClockType =
 8003d70:	233f      	movs	r3, #63	; 0x3f
    RCC_ClkInitTypeDef clk_init = {};
 8003d72:	9009      	str	r0, [sp, #36]	; 0x24
    if (HAL_RCC_ClockConfig(&clk_init, flash_latency) != HAL_OK)
 8003d74:	2101      	movs	r1, #1
    clk_init.ClockType =
 8003d76:	9302      	str	r3, [sp, #8]
    RCC_ClkInitTypeDef clk_init = {};
 8003d78:	e9cd 0003 	strd	r0, r0, [sp, #12]
 8003d7c:	e9cd 0005 	strd	r0, r0, [sp, #20]
 8003d80:	e9cd 0007 	strd	r0, r0, [sp, #28]
    if (HAL_RCC_ClockConfig(&clk_init, flash_latency) != HAL_OK)
 8003d84:	a802      	add	r0, sp, #8
 8003d86:	f000 ff8b 	bl	8004ca0 <HAL_RCC_ClockConfig>
 8003d8a:	b100      	cbz	r0, 8003d8e <recorder::system::ConfigureClocks()+0x92>
        while (1);
 8003d8c:	e7fe      	b.n	8003d8c <recorder::system::ConfigureClocks()+0x90>
    RCC_PeriphCLKInitTypeDef periph_clk_init = {};
 8003d8e:	4601      	mov	r1, r0
 8003d90:	22b8      	movs	r2, #184	; 0xb8
 8003d92:	a81e      	add	r0, sp, #120	; 0x78
    periph_clk_init.PLL3 =
 8003d94:	4c0f      	ldr	r4, [pc, #60]	; (8003dd4 <recorder::system::ConfigureClocks()+0xd8>)
    RCC_PeriphCLKInitTypeDef periph_clk_init = {};
 8003d96:	f003 fb52 	bl	800743e <memset>
        = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_QSPI;
 8003d9a:	490f      	ldr	r1, [pc, #60]	; (8003dd8 <recorder::system::ConfigureClocks()+0xdc>)
    periph_clk_init.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL3;
 8003d9c:	2210      	movs	r2, #16
    periph_clk_init.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8003d9e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
    periph_clk_init.PLL3 =
 8003da2:	f10d 0c98 	add.w	ip, sp, #152	; 0x98
        = RCC_PERIPHCLK_USART1 | RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_QSPI;
 8003da6:	911d      	str	r1, [sp, #116]	; 0x74
    periph_clk_init.Usart16ClockSelection = RCC_USART16CLKSOURCE_PLL3;
 8003da8:	923b      	str	r2, [sp, #236]	; 0xec
    periph_clk_init.AdcClockSelection = RCC_ADCCLKSOURCE_CLKP;
 8003daa:	9345      	str	r3, [sp, #276]	; 0x114
    periph_clk_init.PLL3 =
 8003dac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003dae:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8003db2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003db6:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
    if (HAL_RCCEx_PeriphCLKConfig(&periph_clk_init) != HAL_OK)
 8003dba:	a81d      	add	r0, sp, #116	; 0x74
 8003dbc:	f001 f97e 	bl	80050bc <HAL_RCCEx_PeriphCLKConfig>
 8003dc0:	b908      	cbnz	r0, 8003dc6 <recorder::system::ConfigureClocks()+0xca>
}
 8003dc2:	b04c      	add	sp, #304	; 0x130
 8003dc4:	bd10      	pop	{r4, pc}
        while (1);
 8003dc6:	e7fe      	b.n	8003dc6 <recorder::system::ConfigureClocks()+0xca>
 8003dc8:	58000400 	.word	0x58000400
 8003dcc:	58024800 	.word	0x58024800
 8003dd0:	58024400 	.word	0x58024400
 8003dd4:	080086b0 	.word	0x080086b0
 8003dd8:	02080001 	.word	0x02080001

08003ddc <HAL_InitTick>:
HAL_StatusTypeDef HAL_InitTick(uint32_t)
{
    // This is called from HAL_RCC_ClockConfig() but we don't want to use
    // SysTick, so override it and do nothing.
    return HAL_OK;
}
 8003ddc:	2000      	movs	r0, #0
 8003dde:	4770      	bx	lr

08003de0 <recorder::system::ReloadWatchdog()>:
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_ReloadCounter(IWDG_TypeDef *IWDGx)
{
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_RELOAD);
 8003de0:	4b02      	ldr	r3, [pc, #8]	; (8003dec <recorder::system::ReloadWatchdog()+0xc>)
 8003de2:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8003de6:	601a      	str	r2, [r3, #0]

void ReloadWatchdog(void)
{
    ScopedProfilingPin<PROFILE_WATCHDOG> profile;
    LL_IWDG_ReloadCounter(IWDG1);
}
 8003de8:	4770      	bx	lr
 8003dea:	bf00      	nop
 8003dec:	58004800 	.word	0x58004800

08003df0 <recorder::system::Init()>:

void Init(void)
{
 8003df0:	b570      	push	{r4, r5, r6, lr}
 8003df2:	b08c      	sub	sp, #48	; 0x30
  __ASM volatile ("cpsid i" : : : "memory");
 8003df4:	b672      	cpsid	i
    SCB->CPACR |= ((3UL << 10*2) | (3UL << 11*2));
 8003df6:	4cb6      	ldr	r4, [pc, #728]	; (80040d0 <recorder::system::Init()+0x2e0>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003df8:	f64f 00ff 	movw	r0, #63743	; 0xf8ff
    FPU->FPCCR |= FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk;
 8003dfc:	4bb5      	ldr	r3, [pc, #724]	; (80040d4 <recorder::system::Init()+0x2e4>)
    SCB->CPACR |= ((3UL << 10*2) | (3UL << 11*2));
 8003dfe:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88
  reg_value  =  (reg_value                                   |
 8003e02:	4ab5      	ldr	r2, [pc, #724]	; (80040d8 <recorder::system::Init()+0x2e8>)
 8003e04:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    __disable_irq();

    InitFPU();

    NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
    SystemCoreClock = kSystemClock;
 8003e08:	4db4      	ldr	r5, [pc, #720]	; (80040dc <recorder::system::Init()+0x2ec>)
    SCB->CPACR |= ((3UL << 10*2) | (3UL << 11*2));
 8003e0a:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
    FPU->FPCCR |= FPU_FPCCR_ASPEN_Msk | FPU_FPCCR_LSPEN_Msk;
 8003e0e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8003e10:	f041 4140 	orr.w	r1, r1, #3221225472	; 0xc0000000
 8003e14:	6359      	str	r1, [r3, #52]	; 0x34
    FPU->FPDSCR |= FPU_FPDSCR_FZ_Msk;
 8003e16:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003e18:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
 8003e1c:	63d9      	str	r1, [r3, #60]	; 0x3c
    FPU->FPDSCR |= FPU_FPDSCR_AHP_Msk;
 8003e1e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003e20:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 8003e24:	63d9      	str	r1, [r3, #60]	; 0x3c
    FPU->FPDSCR &= ~FPU_FPDSCR_RMode_Msk;
 8003e26:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003e28:	f421 0140 	bic.w	r1, r1, #12582912	; 0xc00000
 8003e2c:	63d9      	str	r1, [r3, #60]	; 0x3c
    FPU->FPDSCR |= (2 << FPU_FPDSCR_RMode_Pos);
 8003e2e:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8003e30:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8003e34:	63d9      	str	r1, [r3, #60]	; 0x3c
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003e36:	68e3      	ldr	r3, [r4, #12]
    SystemCoreClock = kSystemClock;
 8003e38:	49a9      	ldr	r1, [pc, #676]	; (80040e0 <recorder::system::Init()+0x2f0>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003e3a:	4003      	ands	r3, r0
  reg_value  =  (reg_value                                   |
 8003e3c:	431a      	orrs	r2, r3
    SystemD2Clock = kSystemClock;
 8003e3e:	4ba9      	ldr	r3, [pc, #676]	; (80040e4 <recorder::system::Init()+0x2f4>)
  SCB->AIRCR =  reg_value;
 8003e40:	60e2      	str	r2, [r4, #12]
    SystemCoreClock = kSystemClock;
 8003e42:	6029      	str	r1, [r5, #0]
    SystemD2Clock = kSystemClock;
 8003e44:	6019      	str	r1, [r3, #0]

    ConfigureClocks();
 8003e46:	f7ff ff59 	bl	8003cfc <recorder::system::ConfigureClocks()>
  __ASM volatile ("dsb 0xF":::"memory");
 8003e4a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003e4e:	f3bf 8f6f 	isb	sy
__STATIC_INLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8003e52:	2600      	movs	r6, #0
 8003e54:	f8c4 6250 	str.w	r6, [r4, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8003e58:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003e5c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8003e60:	6963      	ldr	r3, [r4, #20]
 8003e62:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e66:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8003e68:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003e6c:	f3bf 8f6f 	isb	sy
 8003e70:	4c9d      	ldr	r4, [pc, #628]	; (80040e8 <recorder::system::Init()+0x2f8>)
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003e72:	4b9e      	ldr	r3, [pc, #632]	; (80040ec <recorder::system::Init()+0x2fc>)
 8003e74:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
 8003e78:	4a9d      	ldr	r2, [pc, #628]	; (80040f0 <recorder::system::Init()+0x300>)
 8003e7a:	f041 0102 	orr.w	r1, r1, #2
    LL_TIM_Init(TIM7, &timer_init);
 8003e7e:	4d9d      	ldr	r5, [pc, #628]	; (80040f4 <recorder::system::Init()+0x304>)
 8003e80:	f8c4 10e0 	str.w	r1, [r4, #224]	; 0xe0
 8003e84:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
 8003e88:	f001 0102 	and.w	r1, r1, #2
 8003e8c:	9106      	str	r1, [sp, #24]
 8003e8e:	9906      	ldr	r1, [sp, #24]
 8003e90:	6899      	ldr	r1, [r3, #8]
 8003e92:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8003e96:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003e9a:	6099      	str	r1, [r3, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8003e9c:	68d9      	ldr	r1, [r3, #12]
 8003e9e:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8003ea2:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003ea4:	6859      	ldr	r1, [r3, #4]
 8003ea6:	f421 4180 	bic.w	r1, r1, #16384	; 0x4000
 8003eaa:	6059      	str	r1, [r3, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8003eac:	6819      	ldr	r1, [r3, #0]
 8003eae:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8003eb2:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8003eb6:	6019      	str	r1, [r3, #0]
 8003eb8:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
 8003ebc:	f041 0102 	orr.w	r1, r1, #2
 8003ec0:	f8c4 10e0 	str.w	r1, [r4, #224]	; 0xe0
 8003ec4:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
 8003ec8:	f001 0102 	and.w	r1, r1, #2
 8003ecc:	9105      	str	r1, [sp, #20]
 8003ece:	9905      	ldr	r1, [sp, #20]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003ed0:	6899      	ldr	r1, [r3, #8]
 8003ed2:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 8003ed6:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003eda:	6099      	str	r1, [r3, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8003edc:	68d9      	ldr	r1, [r3, #12]
 8003ede:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 8003ee2:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003ee4:	6859      	ldr	r1, [r3, #4]
 8003ee6:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8003eea:	6059      	str	r1, [r3, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8003eec:	6819      	ldr	r1, [r3, #0]
 8003eee:	f021 4140 	bic.w	r1, r1, #3221225472	; 0xc0000000
 8003ef2:	f041 4180 	orr.w	r1, r1, #1073741824	; 0x40000000
 8003ef6:	6019      	str	r1, [r3, #0]
 8003ef8:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
 8003efc:	f041 0102 	orr.w	r1, r1, #2
 8003f00:	f8c4 10e0 	str.w	r1, [r4, #224]	; 0xe0
 8003f04:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
 8003f08:	f001 0102 	and.w	r1, r1, #2
 8003f0c:	9104      	str	r1, [sp, #16]
 8003f0e:	9904      	ldr	r1, [sp, #16]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003f10:	6899      	ldr	r1, [r3, #8]
 8003f12:	f421 2140 	bic.w	r1, r1, #786432	; 0xc0000
 8003f16:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8003f1a:	6099      	str	r1, [r3, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8003f1c:	68d9      	ldr	r1, [r3, #12]
 8003f1e:	f421 2140 	bic.w	r1, r1, #786432	; 0xc0000
 8003f22:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003f24:	6859      	ldr	r1, [r3, #4]
 8003f26:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8003f2a:	6059      	str	r1, [r3, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8003f2c:	6819      	ldr	r1, [r3, #0]
 8003f2e:	f421 2140 	bic.w	r1, r1, #786432	; 0xc0000
 8003f32:	f441 2180 	orr.w	r1, r1, #262144	; 0x40000
 8003f36:	6019      	str	r1, [r3, #0]
 8003f38:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
 8003f3c:	f041 0102 	orr.w	r1, r1, #2
 8003f40:	f8c4 10e0 	str.w	r1, [r4, #224]	; 0xe0
 8003f44:	f8d4 10e0 	ldr.w	r1, [r4, #224]	; 0xe0
 8003f48:	f001 0102 	and.w	r1, r1, #2
 8003f4c:	9103      	str	r1, [sp, #12]
 8003f4e:	9903      	ldr	r1, [sp, #12]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003f50:	6899      	ldr	r1, [r3, #8]
 8003f52:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8003f56:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8003f5a:	6099      	str	r1, [r3, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8003f5c:	68d9      	ldr	r1, [r3, #12]
 8003f5e:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8003f62:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003f64:	6859      	ldr	r1, [r3, #4]
 8003f66:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8003f6a:	6059      	str	r1, [r3, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8003f6c:	6819      	ldr	r1, [r3, #0]
 8003f6e:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8003f72:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
 8003f76:	6019      	str	r1, [r3, #0]
            case GPIOG_BASE: __HAL_RCC_GPIOG_CLK_ENABLE(); return;
 8003f78:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8003f7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f80:	f8c4 30e0 	str.w	r3, [r4, #224]	; 0xe0
 8003f84:	f8d4 30e0 	ldr.w	r3, [r4, #224]	; 0xe0
 8003f88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f8c:	9302      	str	r3, [sp, #8]
 8003f8e:	9b02      	ldr	r3, [sp, #8]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8003f90:	6893      	ldr	r3, [r2, #8]
 8003f92:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003f96:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f9a:	6093      	str	r3, [r2, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8003f9c:	68d3      	ldr	r3, [r2, #12]
 8003f9e:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003fa2:	60d3      	str	r3, [r2, #12]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003fa4:	6853      	ldr	r3, [r2, #4]
 8003fa6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003faa:	6053      	str	r3, [r2, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8003fac:	6813      	ldr	r3, [r2, #0]
 8003fae:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8003fb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003fb6:	6013      	str	r3, [r2, #0]
    // Leave DCache disabled or else DMA won't work
    SCB_EnableICache();

    profiling::Init();
    ScopedProfilingPin<PROFILE_SYSTEM_INIT> profile;
    irq::Init();
 8003fb8:	f7ff fc8c 	bl	80038d4 <recorder::irq::Init()>
    serial_.Init(115200);
 8003fbc:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8003fc0:	484d      	ldr	r0, [pc, #308]	; (80040f8 <recorder::system::Init()+0x308>)
 8003fc2:	f7ff fd1f 	bl	8003a04 <recorder::Serial::Init(unsigned long)>
 8003fc6:	4b4d      	ldr	r3, [pc, #308]	; (80040fc <recorder::system::Init()+0x30c>)
    LL_TIM_Init(TIM7, &timer_init);
 8003fc8:	a907      	add	r1, sp, #28
 8003fca:	4628      	mov	r0, r5
 8003fcc:	601e      	str	r6, [r3, #0]
    LL_TIM_InitTypeDef timer_init =
 8003fce:	2310      	movs	r3, #16
 8003fd0:	9607      	str	r6, [sp, #28]
 8003fd2:	9308      	str	r3, [sp, #32]
    };
 8003fd4:	f641 03ff 	movw	r3, #6399	; 0x18ff
    LL_TIM_InitTypeDef timer_init =
 8003fd8:	e9cd 660a 	strd	r6, r6, [sp, #40]	; 0x28
    };
 8003fdc:	9309      	str	r3, [sp, #36]	; 0x24
    __HAL_RCC_TIM7_CLK_ENABLE();
 8003fde:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8003fe2:	f043 0320 	orr.w	r3, r3, #32
 8003fe6:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
 8003fea:	f8d4 30e8 	ldr.w	r3, [r4, #232]	; 0xe8
 8003fee:	f003 0320 	and.w	r3, r3, #32
 8003ff2:	9301      	str	r3, [sp, #4]
 8003ff4:	9b01      	ldr	r3, [sp, #4]
    LL_TIM_Init(TIM7, &timer_init);
 8003ff6:	f002 fa55 	bl	80064a4 <LL_TIM_Init>
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 8003ffa:	68eb      	ldr	r3, [r5, #12]
    irq::RegisterHandler(TIM7_IRQn, TickHandler);
 8003ffc:	2037      	movs	r0, #55	; 0x37
 8003ffe:	4940      	ldr	r1, [pc, #256]	; (8004100 <recorder::system::Init()+0x310>)
 8004000:	f043 0301 	orr.w	r3, r3, #1
 8004004:	60eb      	str	r3, [r5, #12]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 8004006:	682b      	ldr	r3, [r5, #0]
 8004008:	f043 0301 	orr.w	r3, r3, #1
 800400c:	602b      	str	r3, [r5, #0]
 800400e:	f7ff fc8d 	bl	800392c <recorder::irq::RegisterHandler(IRQn_Type, void (*)())>
    irq::SetPriority(TIM7_IRQn, kTickIRQPriority);
 8004012:	210a      	movs	r1, #10
 8004014:	2037      	movs	r0, #55	; 0x37
 8004016:	f7ff fcc5 	bl	80039a4 <recorder::irq::SetPriority(IRQn_Type, unsigned long)>
    irq::Enable(TIM7_IRQn);
 800401a:	2037      	movs	r0, #55	; 0x37
 800401c:	f7ff fca8 	bl	8003970 <recorder::irq::Enable(IRQn_Type)>
    if ((FLASH->OPTSR_CUR & mask) != value)
 8004020:	4a38      	ldr	r2, [pc, #224]	; (8004104 <recorder::system::Init()+0x314>)
 8004022:	4b39      	ldr	r3, [pc, #228]	; (8004108 <recorder::system::Init()+0x318>)
 8004024:	69d1      	ldr	r1, [r2, #28]
 8004026:	400b      	ands	r3, r1
 8004028:	2b10      	cmp	r3, #16
 800402a:	d010      	beq.n	800404e <recorder::system::Init()+0x25e>
        FLASH->OPTKEYR = FLASH_OPT_KEY2;
 800402c:	4937      	ldr	r1, [pc, #220]	; (800410c <recorder::system::Init()+0x31c>)
        FLASH->OPTKEYR = FLASH_OPT_KEY1;
 800402e:	4838      	ldr	r0, [pc, #224]	; (8004110 <recorder::system::Init()+0x320>)
        MODIFY_REG(FLASH->OPTSR_PRG, mask, value);
 8004030:	4b38      	ldr	r3, [pc, #224]	; (8004114 <recorder::system::Init()+0x324>)
        FLASH->OPTKEYR = FLASH_OPT_KEY1;
 8004032:	6090      	str	r0, [r2, #8]
        FLASH->OPTKEYR = FLASH_OPT_KEY2;
 8004034:	6091      	str	r1, [r2, #8]
        MODIFY_REG(FLASH->OPTSR_PRG, mask, value);
 8004036:	6a11      	ldr	r1, [r2, #32]
 8004038:	400b      	ands	r3, r1
 800403a:	f043 0310 	orr.w	r3, r3, #16
 800403e:	6213      	str	r3, [r2, #32]
        FLASH->OPTCR |= FLASH_OPTCR_OPTSTART;
 8004040:	6993      	ldr	r3, [r2, #24]
 8004042:	f043 0302 	orr.w	r3, r3, #2
 8004046:	6193      	str	r3, [r2, #24]
        while (FLASH->OPTSR_CUR & FLASH_OPTSR_OPT_BUSY);
 8004048:	69d3      	ldr	r3, [r2, #28]
 800404a:	07d8      	lsls	r0, r3, #31
 800404c:	d4fc      	bmi.n	8004048 <recorder::system::Init()+0x258>
    __HAL_DBGMCU_FREEZE_IWDG1();
 800404e:	4932      	ldr	r1, [pc, #200]	; (8004118 <recorder::system::Init()+0x328>)
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_ENABLE);
 8004050:	f64c 44cc 	movw	r4, #52428	; 0xcccc
 8004054:	4b31      	ldr	r3, [pc, #196]	; (800411c <recorder::system::Init()+0x32c>)
  * @param  IWDGx IWDG Instance
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_EnableWriteAccess(IWDG_TypeDef *IWDGx)
{
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
 8004056:	f245 5055 	movw	r0, #21845	; 0x5555
 800405a:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 800405c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004060:	654a      	str	r2, [r1, #84]	; 0x54
  *         @arg @ref LL_IWDG_PRESCALER_256
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetPrescaler(IWDG_TypeDef *IWDGx, uint32_t Prescaler)
{
  WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler);
 8004062:	2103      	movs	r1, #3
  * @param  Counter Value between Min_Data=0 and Max_Data=0x0FFF
  * @retval None
  */
__STATIC_INLINE void LL_IWDG_SetReloadCounter(IWDG_TypeDef *IWDGx, uint32_t Counter)
{
  WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter);
 8004064:	2264      	movs	r2, #100	; 0x64
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_ENABLE);
 8004066:	601c      	str	r4, [r3, #0]
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_WR_ACCESS_ENABLE);
 8004068:	6018      	str	r0, [r3, #0]
  WRITE_REG(IWDGx->PR, IWDG_PR_PR & Prescaler);
 800406a:	6059      	str	r1, [r3, #4]
  WRITE_REG(IWDGx->RLR, IWDG_RLR_RL & Counter);
 800406c:	609a      	str	r2, [r3, #8]
  * @param  IWDGx IWDG Instance
  * @retval State of bits (1 or 0).
  */
__STATIC_INLINE uint32_t LL_IWDG_IsReady(IWDG_TypeDef *IWDGx)
{
  return ((READ_BIT(IWDGx->SR, IWDG_SR_PVU | IWDG_SR_RVU | IWDG_SR_WVU) == 0U) ? 1UL : 0UL);
 800406e:	68da      	ldr	r2, [r3, #12]
 8004070:	0751      	lsls	r1, r2, #29
 8004072:	d1fc      	bne.n	800406e <recorder::system::Init()+0x27e>
  WRITE_REG(IWDGx->KR, LL_IWDG_KEY_RELOAD);
 8004074:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8004078:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800407a:	b662      	cpsie	i
    InitTimer(kSystemClock / 10000);

    InitWatchdog(100);
    __enable_irq();

    uint32_t reset_flags = RCC->RSR;
 800407c:	4b1a      	ldr	r3, [pc, #104]	; (80040e8 <recorder::system::Init()+0x2f8>)
    LL_RCC_ClearResetFlags();
    printf("Reset source was ");
 800407e:	4828      	ldr	r0, [pc, #160]	; (8004120 <recorder::system::Init()+0x330>)
    uint32_t reset_flags = RCC->RSR;
 8004080:	f8d3 40d0 	ldr.w	r4, [r3, #208]	; 0xd0
  * @rmtoll RSR          RMVF          LL_RCC_ClearResetFlags
  * @retval None
  */
__STATIC_INLINE void LL_RCC_ClearResetFlags(void)
{
  SET_BIT(RCC->RSR, RCC_RSR_RMVF);
 8004084:	f8d3 20d0 	ldr.w	r2, [r3, #208]	; 0xd0
 8004088:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800408c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
    printf("Reset source was ");
 8004090:	f003 fd60 	bl	8007b54 <iprintf>

    switch (reset_flags >> 16)
 8004094:	0c23      	lsrs	r3, r4, #16
 8004096:	2bfe      	cmp	r3, #254	; 0xfe
 8004098:	f000 808b 	beq.w	80041b2 <recorder::system::Init()+0x3c2>
 800409c:	d94e      	bls.n	800413c <recorder::system::Init()+0x34c>
 800409e:	f241 0246 	movw	r2, #4166	; 0x1046
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d070      	beq.n	8004188 <recorder::system::Init()+0x398>
 80040a6:	d952      	bls.n	800414e <recorder::system::Init()+0x35e>
 80040a8:	f244 0246 	movw	r2, #16454	; 0x4046
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d17b      	bne.n	80041a8 <recorder::system::Init()+0x3b8>
        case 0x0146: printf("SFT\n");   break;
        case 0x0006: printf("CPU\n");   break;
        case 0x1046: printf("WWDG1\n"); break;
        case 0x0446: printf("IWDG1\n"); break;
        case 0x001E: printf("WAKE\n");  break;
        case 0x4046: printf("LPWR\n");  break;
 80040b0:	481c      	ldr	r0, [pc, #112]	; (8004124 <recorder::system::Init()+0x334>)
 80040b2:	f003 fdd5 	bl	8007c60 <puts>
        default: printf("unknown: 0x%08lX\n", reset_flags);
    }

    wakeup_flags_ = PWR->WKUPFR;
 80040b6:	4b1c      	ldr	r3, [pc, #112]	; (8004128 <recorder::system::Init()+0x338>)
 80040b8:	4c1c      	ldr	r4, [pc, #112]	; (800412c <recorder::system::Init()+0x33c>)
 80040ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24

    if (wakeup_flags_ & PWR_WKUPFR_WKUPF1)
 80040bc:	07da      	lsls	r2, r3, #31
    wakeup_flags_ = PWR->WKUPFR;
 80040be:	6023      	str	r3, [r4, #0]
    if (wakeup_flags_ & PWR_WKUPFR_WKUPF1)
 80040c0:	d458      	bmi.n	8004174 <recorder::system::Init()+0x384>
    {
        printf("Wakeup event was record button\n");
    }

    if (wakeup_flags_ & PWR_WKUPFR_WKUPF2)
 80040c2:	079b      	lsls	r3, r3, #30
 80040c4:	d45c      	bmi.n	8004180 <recorder::system::Init()+0x390>
 80040c6:	4a08      	ldr	r2, [pc, #32]	; (80040e8 <recorder::system::Init()+0x2f8>)
 80040c8:	f8d2 30d0 	ldr.w	r3, [r2, #208]	; 0xd0
 80040cc:	e030      	b.n	8004130 <recorder::system::Init()+0x340>
 80040ce:	bf00      	nop
 80040d0:	e000ed00 	.word	0xe000ed00
 80040d4:	e000ef00 	.word	0xe000ef00
 80040d8:	05fa0300 	.word	0x05fa0300
 80040dc:	20000000 	.word	0x20000000
 80040e0:	03d09000 	.word	0x03d09000
 80040e4:	20000004 	.word	0x20000004
 80040e8:	58024400 	.word	0x58024400
 80040ec:	58020400 	.word	0x58020400
 80040f0:	58021800 	.word	0x58021800
 80040f4:	40001400 	.word	0x40001400
 80040f8:	20010ea4 	.word	0x20010ea4
 80040fc:	20010ea0 	.word	0x20010ea0
 8004100:	08003ce1 	.word	0x08003ce1
 8004104:	52002000 	.word	0x52002000
 8004108:	00060010 	.word	0x00060010
 800410c:	4c5d6e7f 	.word	0x4c5d6e7f
 8004110:	08192a3b 	.word	0x08192a3b
 8004114:	fff9ffef 	.word	0xfff9ffef
 8004118:	5c001000 	.word	0x5c001000
 800411c:	58004800 	.word	0x58004800
 8004120:	08008ab4 	.word	0x08008ab4
 8004124:	08008af8 	.word	0x08008af8
 8004128:	58024800 	.word	0x58024800
 800412c:	20010e9c 	.word	0x20010e9c
 8004130:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004134:	f8c2 30d0 	str.w	r3, [r2, #208]	; 0xd0
    {
        printf("Wakeup event was play button\n");
    }

    LL_RCC_ClearResetFlags();
}
 8004138:	b00c      	add	sp, #48	; 0x30
 800413a:	bd70      	pop	{r4, r5, r6, pc}
    switch (reset_flags >> 16)
 800413c:	2b46      	cmp	r3, #70	; 0x46
 800413e:	d02f      	beq.n	80041a0 <recorder::system::Init()+0x3b0>
 8004140:	d910      	bls.n	8004164 <recorder::system::Init()+0x374>
 8004142:	2b66      	cmp	r3, #102	; 0x66
 8004144:	d130      	bne.n	80041a8 <recorder::system::Init()+0x3b8>
        case 0x0066: printf("BOR\n");   break;
 8004146:	481d      	ldr	r0, [pc, #116]	; (80041bc <recorder::system::Init()+0x3cc>)
 8004148:	f003 fd8a 	bl	8007c60 <puts>
 800414c:	e7b3      	b.n	80040b6 <recorder::system::Init()+0x2c6>
    switch (reset_flags >> 16)
 800414e:	f5b3 7fa3 	cmp.w	r3, #326	; 0x146
 8004152:	d01d      	beq.n	8004190 <recorder::system::Init()+0x3a0>
 8004154:	f240 4246 	movw	r2, #1094	; 0x446
 8004158:	4293      	cmp	r3, r2
 800415a:	d125      	bne.n	80041a8 <recorder::system::Init()+0x3b8>
        case 0x0446: printf("IWDG1\n"); break;
 800415c:	4818      	ldr	r0, [pc, #96]	; (80041c0 <recorder::system::Init()+0x3d0>)
 800415e:	f003 fd7f 	bl	8007c60 <puts>
 8004162:	e7a8      	b.n	80040b6 <recorder::system::Init()+0x2c6>
    switch (reset_flags >> 16)
 8004164:	2b06      	cmp	r3, #6
 8004166:	d017      	beq.n	8004198 <recorder::system::Init()+0x3a8>
 8004168:	2b1e      	cmp	r3, #30
 800416a:	d11d      	bne.n	80041a8 <recorder::system::Init()+0x3b8>
        case 0x001E: printf("WAKE\n");  break;
 800416c:	4815      	ldr	r0, [pc, #84]	; (80041c4 <recorder::system::Init()+0x3d4>)
 800416e:	f003 fd77 	bl	8007c60 <puts>
 8004172:	e7a0      	b.n	80040b6 <recorder::system::Init()+0x2c6>
        printf("Wakeup event was record button\n");
 8004174:	4814      	ldr	r0, [pc, #80]	; (80041c8 <recorder::system::Init()+0x3d8>)
 8004176:	f003 fd73 	bl	8007c60 <puts>
    if (wakeup_flags_ & PWR_WKUPFR_WKUPF2)
 800417a:	6823      	ldr	r3, [r4, #0]
 800417c:	079b      	lsls	r3, r3, #30
 800417e:	d5a2      	bpl.n	80040c6 <recorder::system::Init()+0x2d6>
        printf("Wakeup event was play button\n");
 8004180:	4812      	ldr	r0, [pc, #72]	; (80041cc <recorder::system::Init()+0x3dc>)
 8004182:	f003 fd6d 	bl	8007c60 <puts>
 8004186:	e79e      	b.n	80040c6 <recorder::system::Init()+0x2d6>
        case 0x1046: printf("WWDG1\n"); break;
 8004188:	4811      	ldr	r0, [pc, #68]	; (80041d0 <recorder::system::Init()+0x3e0>)
 800418a:	f003 fd69 	bl	8007c60 <puts>
 800418e:	e792      	b.n	80040b6 <recorder::system::Init()+0x2c6>
        case 0x0146: printf("SFT\n");   break;
 8004190:	4810      	ldr	r0, [pc, #64]	; (80041d4 <recorder::system::Init()+0x3e4>)
 8004192:	f003 fd65 	bl	8007c60 <puts>
 8004196:	e78e      	b.n	80040b6 <recorder::system::Init()+0x2c6>
        case 0x0006: printf("CPU\n");   break;
 8004198:	480f      	ldr	r0, [pc, #60]	; (80041d8 <recorder::system::Init()+0x3e8>)
 800419a:	f003 fd61 	bl	8007c60 <puts>
 800419e:	e78a      	b.n	80040b6 <recorder::system::Init()+0x2c6>
        case 0x0046: printf("NRST\n");  break;
 80041a0:	480e      	ldr	r0, [pc, #56]	; (80041dc <recorder::system::Init()+0x3ec>)
 80041a2:	f003 fd5d 	bl	8007c60 <puts>
 80041a6:	e786      	b.n	80040b6 <recorder::system::Init()+0x2c6>
        default: printf("unknown: 0x%08lX\n", reset_flags);
 80041a8:	4621      	mov	r1, r4
 80041aa:	480d      	ldr	r0, [pc, #52]	; (80041e0 <recorder::system::Init()+0x3f0>)
 80041ac:	f003 fcd2 	bl	8007b54 <iprintf>
 80041b0:	e781      	b.n	80040b6 <recorder::system::Init()+0x2c6>
        case 0x00FE: printf("POR\n");   break;
 80041b2:	480c      	ldr	r0, [pc, #48]	; (80041e4 <recorder::system::Init()+0x3f4>)
 80041b4:	f003 fd54 	bl	8007c60 <puts>
 80041b8:	e77d      	b.n	80040b6 <recorder::system::Init()+0x2c6>
 80041ba:	bf00      	nop
 80041bc:	08008ad4 	.word	0x08008ad4
 80041c0:	08008ae8 	.word	0x08008ae8
 80041c4:	08008af0 	.word	0x08008af0
 80041c8:	08008b14 	.word	0x08008b14
 80041cc:	08008b34 	.word	0x08008b34
 80041d0:	08008ae0 	.word	0x08008ae0
 80041d4:	08008ad8 	.word	0x08008ad8
 80041d8:	08008adc 	.word	0x08008adc
 80041dc:	08008acc 	.word	0x08008acc
 80041e0:	08008b00 	.word	0x08008b00
 80041e4:	08008ac8 	.word	0x08008ac8

080041e8 <recorder::system::Delay_ms(unsigned long)>:
{
    return (ticks_.load(std::memory_order_acquire) - start) & 0xFFFFFFFF;
}

void Delay_ms(uint32_t ms)
{
 80041e8:	b570      	push	{r4, r5, r6, lr}
    uint32_t start = ticks_.load(std::memory_order_acquire);

    while (TickDelta(start) < ms * 10)
 80041ea:	eb00 0080 	add.w	r0, r0, r0, lsl #2
	return __atomic_load_n(&_M_i, int(__m));
 80041ee:	4d08      	ldr	r5, [pc, #32]	; (8004210 <recorder::system::Delay_ms(unsigned long)+0x28>)
 80041f0:	0044      	lsls	r4, r0, #1
 80041f2:	682e      	ldr	r6, [r5, #0]
 80041f4:	f3bf 8f5b 	dmb	ish
 80041f8:	e001      	b.n	80041fe <recorder::system::Delay_ms(unsigned long)+0x16>
    return wakeup_flags_ & PWR_WKUPFR_WKUPF2;
}

void Sleep(void)
{
    HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80041fa:	f000 f9ef 	bl	80045dc <HAL_PWR_EnterSLEEPMode>
 80041fe:	682b      	ldr	r3, [r5, #0]
 8004200:	2101      	movs	r1, #1
 8004202:	2000      	movs	r0, #0
 8004204:	f3bf 8f5b 	dmb	ish
    return (ticks_.load(std::memory_order_acquire) - start) & 0xFFFFFFFF;
 8004208:	1b9b      	subs	r3, r3, r6
    while (TickDelta(start) < ms * 10)
 800420a:	429c      	cmp	r4, r3
 800420c:	d8f5      	bhi.n	80041fa <recorder::system::Delay_ms(unsigned long)+0x12>
}
 800420e:	bd70      	pop	{r4, r5, r6, pc}
 8004210:	20010ea0 	.word	0x20010ea0

08004214 <recorder::system::SerialFlushTx(bool)>:
{
 8004214:	4601      	mov	r1, r0
    serial_.FlushTx(discard);
 8004216:	4801      	ldr	r0, [pc, #4]	; (800421c <recorder::system::SerialFlushTx(bool)+0x8>)
 8004218:	f7ff bce0 	b.w	8003bdc <recorder::Serial::FlushTx(bool)>
 800421c:	20010ea4 	.word	0x20010ea4

08004220 <recorder::system::Standby()>:
{
 8004220:	b538      	push	{r3, r4, r5, lr}
  __ASM volatile ("cpsid f" : : : "memory");
 8004222:	b671      	cpsid	f
        NVIC->ICER[i] = 0xFFFFFFFF;
 8004224:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004228:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
  * @rmtoll CPUCR     RUN_D3       LL_PWR_CPU_DisableD3RunInLowPowerMode\n
  * @retval None
  */
__STATIC_INLINE void LL_PWR_CPU_DisableD3RunInLowPowerMode(void)
{
  CLEAR_BIT(PWR->CPUCR, PWR_CPUCR_RUN_D3);
 800422c:	4c41      	ldr	r4, [pc, #260]	; (8004334 <recorder::system::Standby()+0x114>)
 800422e:	4a42      	ldr	r2, [pc, #264]	; (8004338 <recorder::system::Standby()+0x118>)
 8004230:	f8c2 5080 	str.w	r5, [r2, #128]	; 0x80
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8004234:	f8c2 5180 	str.w	r5, [r2, #384]	; 0x180
        NVIC->ICER[i] = 0xFFFFFFFF;
 8004238:	f8c3 5184 	str.w	r5, [r3, #388]	; 0x184
        NVIC->ICPR[i] = 0xFFFFFFFF;
 800423c:	f8c3 5284 	str.w	r5, [r3, #644]	; 0x284
        NVIC->ICER[i] = 0xFFFFFFFF;
 8004240:	f8c3 5188 	str.w	r5, [r3, #392]	; 0x188
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8004244:	f8c3 5288 	str.w	r5, [r3, #648]	; 0x288
        NVIC->ICER[i] = 0xFFFFFFFF;
 8004248:	f8c3 518c 	str.w	r5, [r3, #396]	; 0x18c
        NVIC->ICPR[i] = 0xFFFFFFFF;
 800424c:	f8c3 528c 	str.w	r5, [r3, #652]	; 0x28c
        NVIC->ICER[i] = 0xFFFFFFFF;
 8004250:	f8c3 5190 	str.w	r5, [r3, #400]	; 0x190
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8004254:	f8c3 5290 	str.w	r5, [r3, #656]	; 0x290
        NVIC->ICER[i] = 0xFFFFFFFF;
 8004258:	f8c3 5194 	str.w	r5, [r3, #404]	; 0x194
        NVIC->ICPR[i] = 0xFFFFFFFF;
 800425c:	f8c3 5294 	str.w	r5, [r3, #660]	; 0x294
        NVIC->ICER[i] = 0xFFFFFFFF;
 8004260:	f8c3 5198 	str.w	r5, [r3, #408]	; 0x198
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8004264:	f8c3 5298 	str.w	r5, [r3, #664]	; 0x298
        NVIC->ICER[i] = 0xFFFFFFFF;
 8004268:	f8c3 519c 	str.w	r5, [r3, #412]	; 0x19c
        NVIC->ICPR[i] = 0xFFFFFFFF;
 800426c:	f8c3 529c 	str.w	r5, [r3, #668]	; 0x29c
 8004270:	6923      	ldr	r3, [r4, #16]
 8004272:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004276:	6123      	str	r3, [r4, #16]
    HAL_DisableDBGSleepMode();
 8004278:	f000 f998 	bl	80045ac <HAL_DBGMCU_DisableDBGSleepMode>
    HAL_DisableDBGStopMode();
 800427c:	f000 f99e 	bl	80045bc <HAL_DBGMCU_DisableDBGStopMode>
    HAL_DisableDBGStandbyMode();
 8004280:	f000 f9a4 	bl	80045cc <HAL_DBGMCU_DisableDBGStandbyMode>
  *         @arg @ref LL_PWR_WAKEUP_PIN6
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetWakeUpPinPolarityLow(uint32_t WakeUpPin)
{
  SET_BIT(PWR->WKUPEPR, (WakeUpPin << PWR_WKUPEPR_WKUPP1_Pos));
 8004284:	6aa3      	ldr	r3, [r4, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004286:	2201      	movs	r2, #1
 8004288:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800428c:	62a3      	str	r3, [r4, #40]	; 0x28
  *         @arg @ref LL_PWR_WAKEUP_PIN6
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetWakeUpPinPullUp(uint32_t WakeUpPin)
{
  MODIFY_REG(PWR->WKUPEPR, \
 800428e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8004290:	fa92 f1a2 	rbit	r1, r2
 8004294:	fab1 f181 	clz	r1, r1
 8004298:	fa92 f3a2 	rbit	r3, r2
 800429c:	fab3 f383 	clz	r3, r3
 80042a0:	4091      	lsls	r1, r2
 80042a2:	f44f 3c40 	mov.w	ip, #196608	; 0x30000
 80042a6:	3308      	adds	r3, #8
 80042a8:	f001 011e 	and.w	r1, r1, #30
 80042ac:	4093      	lsls	r3, r2
 80042ae:	fa0c f101 	lsl.w	r1, ip, r1
 80042b2:	f003 031e 	and.w	r3, r3, #30
 80042b6:	ea20 0101 	bic.w	r1, r0, r1
 80042ba:	fa02 f303 	lsl.w	r3, r2, r3
 80042be:	430b      	orrs	r3, r1
 80042c0:	62a3      	str	r3, [r4, #40]	; 0x28
  SET_BIT(PWR->WKUPEPR, WakeUpPin);
 80042c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80042c4:	4313      	orrs	r3, r2
 80042c6:	62a3      	str	r3, [r4, #40]	; 0x28
  SET_BIT(PWR->WKUPEPR, (WakeUpPin << PWR_WKUPEPR_WKUPP1_Pos));
 80042c8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80042ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80042ce:	62a3      	str	r3, [r4, #40]	; 0x28
 80042d0:	2302      	movs	r3, #2
  MODIFY_REG(PWR->WKUPEPR, \
 80042d2:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80042d4:	fa93 f1a3 	rbit	r1, r3
 80042d8:	fab1 f181 	clz	r1, r1
 80042dc:	fa93 f3a3 	rbit	r3, r3
 80042e0:	fab3 f383 	clz	r3, r3
 80042e4:	4091      	lsls	r1, r2
 80042e6:	3308      	adds	r3, #8
 80042e8:	f001 011e 	and.w	r1, r1, #30
 80042ec:	4093      	lsls	r3, r2
 80042ee:	fa0c f101 	lsl.w	r1, ip, r1
 80042f2:	f003 031e 	and.w	r3, r3, #30
 80042f6:	ea20 0101 	bic.w	r1, r0, r1
 80042fa:	fa02 f303 	lsl.w	r3, r2, r3
    SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 80042fe:	4a0f      	ldr	r2, [pc, #60]	; (800433c <recorder::system::Standby()+0x11c>)
 8004300:	430b      	orrs	r3, r1
 8004302:	62a3      	str	r3, [r4, #40]	; 0x28
  SET_BIT(PWR->WKUPEPR, WakeUpPin);
 8004304:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004306:	f043 0302 	orr.w	r3, r3, #2
 800430a:	62a3      	str	r3, [r4, #40]	; 0x28
    PWR->WKUPCR = 0xFFFFFFFF;
 800430c:	6225      	str	r5, [r4, #32]
  MODIFY_REG(PWR->CPUCR, PWR_CPUCR_PDDS_D1, PDMode);
 800430e:	6923      	ldr	r3, [r4, #16]
 8004310:	f043 0301 	orr.w	r3, r3, #1
 8004314:	6123      	str	r3, [r4, #16]
  MODIFY_REG(PWR->CPUCR, PWR_CPUCR_PDDS_D2, PDMode);
 8004316:	6923      	ldr	r3, [r4, #16]
 8004318:	f043 0302 	orr.w	r3, r3, #2
 800431c:	6123      	str	r3, [r4, #16]
  MODIFY_REG(PWR->CPUCR, PWR_CPUCR_PDDS_D3 , PDMode);
 800431e:	6923      	ldr	r3, [r4, #16]
 8004320:	f043 0304 	orr.w	r3, r3, #4
 8004324:	6123      	str	r3, [r4, #16]
    SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 8004326:	6913      	ldr	r3, [r2, #16]
 8004328:	f043 0304 	orr.w	r3, r3, #4
 800432c:	6113      	str	r3, [r2, #16]
    __WFI();
 800432e:	bf30      	wfi
}

void Reset(void)
{
    NVIC_SystemReset();
 8004330:	f7ff fcc4 	bl	8003cbc <NVIC_SystemReset>
 8004334:	58024800 	.word	0x58024800
 8004338:	e000e100 	.word	0xe000e100
 800433c:	e000ed00 	.word	0xe000ed00

08004340 <recorder::system::WakeupWasPlayButton()>:
    return wakeup_flags_ & PWR_WKUPFR_WKUPF2;
 8004340:	4b02      	ldr	r3, [pc, #8]	; (800434c <recorder::system::WakeupWasPlayButton()+0xc>)
 8004342:	6818      	ldr	r0, [r3, #0]
}
 8004344:	f3c0 0040 	ubfx	r0, r0, #1, #1
 8004348:	4770      	bx	lr
 800434a:	bf00      	nop
 800434c:	20010e9c 	.word	0x20010e9c

08004350 <recorder::system::Reset()>:
{
 8004350:	b508      	push	{r3, lr}
    NVIC_SystemReset();
 8004352:	f7ff fcb3 	bl	8003cbc <NVIC_SystemReset>
 8004356:	bf00      	nop

08004358 <fgets>:
}

extern "C"
char* fgets(char* str, int count, std::FILE* stream)
{
 8004358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    if (count < 2)
 800435c:	2901      	cmp	r1, #1
{
 800435e:	b083      	sub	sp, #12
 8004360:	9001      	str	r0, [sp, #4]
    if (count < 2)
 8004362:	dd33      	ble.n	80043cc <fgets+0x74>
 8004364:	4616      	mov	r6, r2
        return nullptr;
    }

    int i;

    for (i = 0; i < count - 1; i++)
 8004366:	f101 39ff 	add.w	r9, r1, #4294967295	; 0xffffffff
 800436a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800436e:	f04f 0a00 	mov.w	sl, #0
    {
        char byte = std::getc(stream);
 8004372:	4630      	mov	r0, r6
 8004374:	f002 ffea 	bl	800734c <getc>
 8004378:	4605      	mov	r5, r0
        bool error = std::ferror(stream);
 800437a:	4630      	mov	r0, r6
 800437c:	f002 fe8c 	bl	8007098 <ferror>
 8004380:	4607      	mov	r7, r0
        bool eof = std::feof(stream);
 8004382:	4630      	mov	r0, r6
        char byte = std::getc(stream);
 8004384:	b2ed      	uxtb	r5, r5
        bool eof = std::feof(stream);
 8004386:	f002 fe51 	bl	800702c <feof>
 800438a:	4604      	mov	r4, r0
        std::clearerr(stream);
 800438c:	4630      	mov	r0, r6
        bool eof = std::feof(stream);
 800438e:	f1b4 0b00 	subs.w	fp, r4, #0
 8004392:	bf18      	it	ne
 8004394:	f04f 0b01 	movne.w	fp, #1
        std::clearerr(stream);
 8004398:	f002 fe08 	bl	8006fac <clearerr>

        if (error || (eof && i == 0))
 800439c:	b9b7      	cbnz	r7, 80043cc <fgets+0x74>
 800439e:	f1ba 0f00 	cmp.w	sl, #0
 80043a2:	d102      	bne.n	80043aa <fgets+0x52>
 80043a4:	f1bb 0f00 	cmp.w	fp, #0
 80043a8:	d110      	bne.n	80043cc <fgets+0x74>
        {
            return nullptr;
        }
        else if (eof)
 80043aa:	b99c      	cbnz	r4, 80043d4 <fgets+0x7c>
        }
        else
        {
            str[i] = byte;

            if (byte == '\n')
 80043ac:	2d0a      	cmp	r5, #10
            str[i] = byte;
 80043ae:	f808 5f01 	strb.w	r5, [r8, #1]!
            if (byte == '\n')
 80043b2:	d003      	beq.n	80043bc <fgets+0x64>
    for (i = 0; i < count - 1; i++)
 80043b4:	f10a 0a01 	add.w	sl, sl, #1
 80043b8:	45ca      	cmp	sl, r9
 80043ba:	d1da      	bne.n	8004372 <fgets+0x1a>
                break;
            }
        }
    }

    str[i + 1] = '\0';
 80043bc:	9801      	ldr	r0, [sp, #4]
 80043be:	2200      	movs	r2, #0
 80043c0:	eb00 030a 	add.w	r3, r0, sl
 80043c4:	705a      	strb	r2, [r3, #1]
    return str;
}
 80043c6:	b003      	add	sp, #12
 80043c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return nullptr;
 80043cc:	2000      	movs	r0, #0
}
 80043ce:	b003      	add	sp, #12
 80043d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
            return str;
 80043d4:	9b01      	ldr	r3, [sp, #4]
            str[i] = '\0';
 80043d6:	2200      	movs	r2, #0
            return str;
 80043d8:	4618      	mov	r0, r3
            str[i] = '\0';
 80043da:	f803 200a 	strb.w	r2, [r3, sl]
}
 80043de:	b003      	add	sp, #12
 80043e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080043e4 <_read>:

extern "C"
int _read(int file, char* ptr, int len)
{
 80043e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    static bool prev_was_cr = false;

    if (file == STDIN_FILENO)
 80043e8:	bb18      	cbnz	r0, 8004432 <_read+0x4e>
    {
        int i = 0;

        while (i < len && serial_.BytesAvailable())
 80043ea:	2a00      	cmp	r2, #0
 80043ec:	4604      	mov	r4, r0
 80043ee:	4616      	mov	r6, r2
 80043f0:	dd1c      	ble.n	800442c <_read+0x48>
 80043f2:	4688      	mov	r8, r1
 80043f4:	4d13      	ldr	r5, [pc, #76]	; (8004444 <_read+0x60>)
 80043f6:	4f14      	ldr	r7, [pc, #80]	; (8004448 <_read+0x64>)
 80043f8:	e009      	b.n	800440e <_read+0x2a>
            if (is_cr)
            {
                ch = '\n';
            }

            if (!(is_lf && prev_was_cr))
 80043fa:	280a      	cmp	r0, #10
 80043fc:	d101      	bne.n	8004402 <_read+0x1e>
 80043fe:	783a      	ldrb	r2, [r7, #0]
 8004400:	b912      	cbnz	r2, 8004408 <_read+0x24>
            {
                ptr[i++] = ch;
 8004402:	f808 0004 	strb.w	r0, [r8, r4]
 8004406:	3401      	adds	r4, #1
        while (i < len && serial_.BytesAvailable())
 8004408:	42b4      	cmp	r4, r6
            }

            prev_was_cr = is_cr;
 800440a:	703b      	strb	r3, [r7, #0]
        while (i < len && serial_.BytesAvailable())
 800440c:	da0e      	bge.n	800442c <_read+0x48>
 800440e:	4628      	mov	r0, r5
 8004410:	f7ff fba0 	bl	8003b54 <recorder::Serial::BytesAvailable()>
 8004414:	4603      	mov	r3, r0
            char ch = serial_.GetByteBlocking();
 8004416:	4628      	mov	r0, r5
        while (i < len && serial_.BytesAvailable())
 8004418:	b143      	cbz	r3, 800442c <_read+0x48>
            char ch = serial_.GetByteBlocking();
 800441a:	f7ff fba1 	bl	8003b60 <recorder::Serial::GetByteBlocking()>
            bool is_cr = (ch == '\r');
 800441e:	280d      	cmp	r0, #13
 8004420:	bf0c      	ite	eq
 8004422:	2301      	moveq	r3, #1
 8004424:	2300      	movne	r3, #0
            if (is_cr)
 8004426:	d1e8      	bne.n	80043fa <_read+0x16>
                ch = '\n';
 8004428:	200a      	movs	r0, #10
 800442a:	e7ea      	b.n	8004402 <_read+0x1e>
 800442c:	4620      	mov	r0, r4
        return i;
    }

    errno = ENOENT;
    return -1;
}
 800442e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    errno = ENOENT;
 8004432:	f002 fdf5 	bl	8007020 <__errno>
 8004436:	2202      	movs	r2, #2
 8004438:	4603      	mov	r3, r0
    return -1;
 800443a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    errno = ENOENT;
 800443e:	601a      	str	r2, [r3, #0]
    return -1;
 8004440:	e7f5      	b.n	800442e <_read+0x4a>
 8004442:	bf00      	nop
 8004444:	20010ea4 	.word	0x20010ea4
 8004448:	20010ff4 	.word	0x20010ff4

0800444c <_write>:
extern "C"
int _write(int file, char* ptr, int len)
{
    static char prev = '\0';

    if (file == STDOUT_FILENO || file == STDERR_FILENO)
 800444c:	1e43      	subs	r3, r0, #1
 800444e:	2b01      	cmp	r3, #1
{
 8004450:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if (file == STDOUT_FILENO || file == STDERR_FILENO)
 8004454:	d822      	bhi.n	800449c <_write+0x50>
    {
        for (int i = 0; i < len; i++)
 8004456:	2a00      	cmp	r2, #0
 8004458:	4690      	mov	r8, r2
 800445a:	dd1c      	ble.n	8004496 <_write+0x4a>
 800445c:	1e4c      	subs	r4, r1, #1
 800445e:	4e13      	ldr	r6, [pc, #76]	; (80044ac <_write+0x60>)
        {
            if (ptr[i] == '\n' && prev != '\r')
            {
                serial_.Write('\r', true);
 8004460:	4d13      	ldr	r5, [pc, #76]	; (80044b0 <_write+0x64>)
 8004462:	18a7      	adds	r7, r4, r2
 8004464:	e008      	b.n	8004478 <_write+0x2c>
            }

            serial_.Write(ptr[i], true);
 8004466:	4619      	mov	r1, r3
 8004468:	2201      	movs	r2, #1
 800446a:	4628      	mov	r0, r5
 800446c:	f7ff fb8a 	bl	8003b84 <recorder::Serial::Write(unsigned char, bool)>
            prev = ptr[i];
 8004470:	7823      	ldrb	r3, [r4, #0]
        for (int i = 0; i < len; i++)
 8004472:	42bc      	cmp	r4, r7
            prev = ptr[i];
 8004474:	7033      	strb	r3, [r6, #0]
        for (int i = 0; i < len; i++)
 8004476:	d00e      	beq.n	8004496 <_write+0x4a>
            if (ptr[i] == '\n' && prev != '\r')
 8004478:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800447c:	2b0a      	cmp	r3, #10
 800447e:	d1f2      	bne.n	8004466 <_write+0x1a>
 8004480:	f896 c000 	ldrb.w	ip, [r6]
                serial_.Write('\r', true);
 8004484:	210d      	movs	r1, #13
 8004486:	2201      	movs	r2, #1
 8004488:	4628      	mov	r0, r5
            if (ptr[i] == '\n' && prev != '\r')
 800448a:	458c      	cmp	ip, r1
 800448c:	d0eb      	beq.n	8004466 <_write+0x1a>
                serial_.Write('\r', true);
 800448e:	f7ff fb79 	bl	8003b84 <recorder::Serial::Write(unsigned char, bool)>
            serial_.Write(ptr[i], true);
 8004492:	7823      	ldrb	r3, [r4, #0]
 8004494:	e7e7      	b.n	8004466 <_write+0x1a>

        return len;
    }

    errno = ENOENT;
    return -1;
 8004496:	4640      	mov	r0, r8
}
 8004498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    errno = ENOENT;
 800449c:	f002 fdc0 	bl	8007020 <__errno>
 80044a0:	2202      	movs	r2, #2
 80044a2:	4603      	mov	r3, r0
    return -1;
 80044a4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
    errno = ENOENT;
 80044a8:	601a      	str	r2, [r3, #0]
    return -1;
 80044aa:	e7f5      	b.n	8004498 <_write+0x4c>
 80044ac:	20010ff5 	.word	0x20010ff5
 80044b0:	20010ea4 	.word	0x20010ea4

080044b4 <_GLOBAL__sub_I_TickHandler>:
      __atomic_base() noexcept = default;
 80044b4:	4b03      	ldr	r3, [pc, #12]	; (80044c4 <_GLOBAL__sub_I_TickHandler+0x10>)
 80044b6:	2200      	movs	r2, #0
 80044b8:	e9c3 2200 	strd	r2, r2, [r3]
 80044bc:	e9c3 2212 	strd	r2, r2, [r3, #72]	; 0x48

}
 80044c0:	4770      	bx	lr
 80044c2:	bf00      	nop
 80044c4:	20010ea4 	.word	0x20010ea4

080044c8 <Default_Handler>:
void __attribute__((naked, noreturn)) Default_Handler()
{
	//If you get stuck here, your code is missing a handler for some interrupt.
	//Define a 'DEBUG_DEFAULT_INTERRUPT_HANDLERS' macro via VisualGDB Project Properties and rebuild your project.
	//This will pinpoint a specific missing vector.
	for (;;) ;
 80044c8:	e7fe      	b.n	80044c8 <Default_Handler>
 80044ca:	bf00      	nop

080044cc <Reset_Handler>:
	for (pSource = &_sidata, pDest = &_sdata; pDest != &_edata; pSource++, pDest++)
 80044cc:	480b      	ldr	r0, [pc, #44]	; (80044fc <Reset_Handler+0x30>)
 80044ce:	4a0c      	ldr	r2, [pc, #48]	; (8004500 <Reset_Handler+0x34>)
 80044d0:	4290      	cmp	r0, r2
 80044d2:	d003      	beq.n	80044dc <Reset_Handler+0x10>
		*pDest = *pSource;
 80044d4:	1a12      	subs	r2, r2, r0
 80044d6:	490b      	ldr	r1, [pc, #44]	; (8004504 <Reset_Handler+0x38>)
 80044d8:	f002 ffa3 	bl	8007422 <memcpy>
	for (pDest = &_sbss; pDest != &_ebss; pDest++)
 80044dc:	480a      	ldr	r0, [pc, #40]	; (8004508 <Reset_Handler+0x3c>)
 80044de:	4a0b      	ldr	r2, [pc, #44]	; (800450c <Reset_Handler+0x40>)
 80044e0:	4290      	cmp	r0, r2
 80044e2:	d003      	beq.n	80044ec <Reset_Handler+0x20>
		*pDest = 0;
 80044e4:	1a12      	subs	r2, r2, r0
 80044e6:	2100      	movs	r1, #0
 80044e8:	f002 ffa9 	bl	800743e <memset>
	SystemInit();
 80044ec:	f000 f810 	bl	8004510 <SystemInit>
	__libc_init_array();
 80044f0:	f002 ff70 	bl	80073d4 <__libc_init_array>
	(void)main();
 80044f4:	f7fd fd80 	bl	8001ff8 <main>
	for (;;) ;
 80044f8:	e7fe      	b.n	80044f8 <Reset_Handler+0x2c>
 80044fa:	bf00      	nop
 80044fc:	20000000 	.word	0x20000000
 8004500:	2000006c 	.word	0x2000006c
 8004504:	080090b4 	.word	0x080090b4
 8004508:	20000400 	.word	0x20000400
 800450c:	20011010 	.word	0x20011010

08004510 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004510:	b410      	push	{r4}
    __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

/* FPU settings ------------------------------------------------------------*/
#if(__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10 * 2))
 8004512:	4c1a      	ldr	r4, [pc, #104]	; (800457c <SystemInit+0x6c>)
    /* Reset the RCC clock configuration to the default reset state ------------*/
    /* Set HSION bit */
    RCC->CR |= RCC_CR_HSION;

    /* Reset CFGR register */
    RCC->CFGR = 0x00000000;
 8004514:	2200      	movs	r2, #0
    RCC->CR |= RCC_CR_HSION;
 8004516:	4b1a      	ldr	r3, [pc, #104]	; (8004580 <SystemInit+0x70>)
    SCB->CPACR |= ((3UL << (10 * 2))
 8004518:	f8d4 1088 	ldr.w	r1, [r4, #136]	; 0x88

    /* Reset HSEON, CSSON , CSION,RC48ON, CSIKERON PLL1ON, PLL2ON and PLL3ON bits */
    RCC->CR &= 0xEAF6ED7FU;
 800451c:	4819      	ldr	r0, [pc, #100]	; (8004584 <SystemInit+0x74>)
    SCB->CPACR |= ((3UL << (10 * 2))
 800451e:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004522:	f8c4 1088 	str.w	r1, [r4, #136]	; 0x88
    RCC->CR |= RCC_CR_HSION;
 8004526:	6819      	ldr	r1, [r3, #0]
          | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif /* VECT_TAB_SRAM */

#else
    /* dual core CM7 or single core line */
    if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004528:	4c17      	ldr	r4, [pc, #92]	; (8004588 <SystemInit+0x78>)
    RCC->CR |= RCC_CR_HSION;
 800452a:	f041 0101 	orr.w	r1, r1, #1
 800452e:	6019      	str	r1, [r3, #0]
    RCC->CFGR = 0x00000000;
 8004530:	611a      	str	r2, [r3, #16]
    RCC->CR &= 0xEAF6ED7FU;
 8004532:	6819      	ldr	r1, [r3, #0]
 8004534:	4008      	ands	r0, r1
    if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8004536:	4915      	ldr	r1, [pc, #84]	; (800458c <SystemInit+0x7c>)
    RCC->CR &= 0xEAF6ED7FU;
 8004538:	6018      	str	r0, [r3, #0]
    RCC->D1CFGR = 0x00000000;
 800453a:	619a      	str	r2, [r3, #24]
    RCC->D2CFGR = 0x00000000;
 800453c:	61da      	str	r2, [r3, #28]
    RCC->D3CFGR = 0x00000000;
 800453e:	621a      	str	r2, [r3, #32]
    RCC->PLLCKSELR = 0x00000000;
 8004540:	629a      	str	r2, [r3, #40]	; 0x28
    RCC->PLLCFGR = 0x00000000;
 8004542:	62da      	str	r2, [r3, #44]	; 0x2c
    RCC->PLL1DIVR = 0x00000000;
 8004544:	631a      	str	r2, [r3, #48]	; 0x30
    RCC->PLL1FRACR = 0x00000000;
 8004546:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL2DIVR = 0x00000000;
 8004548:	639a      	str	r2, [r3, #56]	; 0x38
    RCC->PLL2FRACR = 0x00000000;
 800454a:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL3DIVR = 0x00000000;
 800454c:	641a      	str	r2, [r3, #64]	; 0x40
    RCC->PLL3FRACR = 0x00000000;
 800454e:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->CR &= 0xFFFBFFFFU;
 8004550:	6818      	ldr	r0, [r3, #0]
 8004552:	f420 2080 	bic.w	r0, r0, #262144	; 0x40000
 8004556:	6018      	str	r0, [r3, #0]
    RCC->CIER = 0x00000000;
 8004558:	661a      	str	r2, [r3, #96]	; 0x60
    if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800455a:	6823      	ldr	r3, [r4, #0]
 800455c:	4019      	ands	r1, r3
 800455e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
 8004562:	d203      	bcs.n	800456c <SystemInit+0x5c>
    {
        /* if stm32h7 revY*/
        /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
        *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8004564:	4b0a      	ldr	r3, [pc, #40]	; (8004590 <SystemInit+0x80>)
 8004566:	2201      	movs	r2, #1
 8004568:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
    SCB->VTOR
        = D1_AXISRAM_BASE
          | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM */
#else
    SCB->VTOR
        = FLASH_BANK1_BASE
 800456c:	4b03      	ldr	r3, [pc, #12]	; (800457c <SystemInit+0x6c>)
 800456e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
          | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif

#endif /*DUAL_CORE && CORE_CM4*/
}
 8004572:	f85d 4b04 	ldr.w	r4, [sp], #4
        = FLASH_BANK1_BASE
 8004576:	609a      	str	r2, [r3, #8]
}
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	e000ed00 	.word	0xe000ed00
 8004580:	58024400 	.word	0x58024400
 8004584:	eaf6ed7f 	.word	0xeaf6ed7f
 8004588:	5c001000 	.word	0x5c001000
 800458c:	ffff0000 	.word	0xffff0000
 8004590:	51008000 	.word	0x51008000

08004594 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004594:	4b01      	ldr	r3, [pc, #4]	; (800459c <HAL_GetTick+0x8>)
 8004596:	6818      	ldr	r0, [r3, #0]
}
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	20010ff8 	.word	0x20010ff8

080045a0 <HAL_GetREVID>:
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
   return((DBGMCU->IDCODE) >> 16);
 80045a0:	4b01      	ldr	r3, [pc, #4]	; (80045a8 <HAL_GetREVID+0x8>)
 80045a2:	6818      	ldr	r0, [r3, #0]
}
 80045a4:	0c00      	lsrs	r0, r0, #16
 80045a6:	4770      	bx	lr
 80045a8:	5c001000 	.word	0x5c001000

080045ac <HAL_DBGMCU_DisableDBGSleepMode>:
  * @brief  Disable the Debug Module during Domain1 SLEEP mode
  * @retval None
  */
void HAL_DisableDBGSleepMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEPD1);
 80045ac:	4a02      	ldr	r2, [pc, #8]	; (80045b8 <HAL_DBGMCU_DisableDBGSleepMode+0xc>)
 80045ae:	6853      	ldr	r3, [r2, #4]
 80045b0:	f023 0301 	bic.w	r3, r3, #1
 80045b4:	6053      	str	r3, [r2, #4]
}
 80045b6:	4770      	bx	lr
 80045b8:	5c001000 	.word	0x5c001000

080045bc <HAL_DBGMCU_DisableDBGStopMode>:
  * @brief  Disable the Debug Module during Domain1 STOP mode
  * @retval None
  */
void HAL_DisableDBGStopMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOPD1);
 80045bc:	4a02      	ldr	r2, [pc, #8]	; (80045c8 <HAL_DBGMCU_DisableDBGStopMode+0xc>)
 80045be:	6853      	ldr	r3, [r2, #4]
 80045c0:	f023 0302 	bic.w	r3, r3, #2
 80045c4:	6053      	str	r3, [r2, #4]
}
 80045c6:	4770      	bx	lr
 80045c8:	5c001000 	.word	0x5c001000

080045cc <HAL_DBGMCU_DisableDBGStandbyMode>:
  * @brief  Disable the Debug Module during Domain1 STANDBY mode
  * @retval None
  */
void HAL_DisableDBGStandbyMode(void)
{
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBYD1);
 80045cc:	4a02      	ldr	r2, [pc, #8]	; (80045d8 <HAL_DBGMCU_DisableDBGStandbyMode+0xc>)
 80045ce:	6853      	ldr	r3, [r2, #4]
 80045d0:	f023 0304 	bic.w	r3, r3, #4
 80045d4:	6053      	str	r3, [r2, #4]
}
 80045d6:	4770      	bx	lr
 80045d8:	5c001000 	.word	0x5c001000

080045dc <HAL_PWR_EnterSLEEPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80045dc:	4a05      	ldr	r2, [pc, #20]	; (80045f4 <HAL_PWR_EnterSLEEPMode+0x18>)

  /* Select SLEEP mode entry */
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80045de:	2901      	cmp	r1, #1
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80045e0:	6913      	ldr	r3, [r2, #16]
 80045e2:	f023 0304 	bic.w	r3, r3, #4
 80045e6:	6113      	str	r3, [r2, #16]
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80045e8:	d001      	beq.n	80045ee <HAL_PWR_EnterSLEEPMode+0x12>
    __WFI();
  }
  else
  {
    /* Request Wait For Event */
    __WFE();
 80045ea:	bf20      	wfe
  }
}
 80045ec:	4770      	bx	lr
    __WFI();
 80045ee:	bf30      	wfi
 80045f0:	4770      	bx	lr
 80045f2:	bf00      	nop
 80045f4:	e000ed00 	.word	0xe000ed00

080045f8 <HAL_PWREx_ConfigSupply>:
  *            @arg PWR_EXTERNAL_SOURCE_SUPPLY          The LDO regulator is Bypassed.
  *                                                     The Vcore Power Domains are supplied from external source.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80045f8:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  if(!__HAL_PWR_GET_FLAG(PWR_FLAG_SCUEN))
 80045fa:	4b11      	ldr	r3, [pc, #68]	; (8004640 <HAL_PWREx_ConfigSupply+0x48>)
 80045fc:	68da      	ldr	r2, [r3, #12]
 80045fe:	0752      	lsls	r2, r2, #29
 8004600:	d404      	bmi.n	800460c <HAL_PWREx_ConfigSupply+0x14>
  {
    if((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004602:	68db      	ldr	r3, [r3, #12]
 8004604:	f003 0307 	and.w	r3, r3, #7
 8004608:	4283      	cmp	r3, r0
 800460a:	d114      	bne.n	8004636 <HAL_PWREx_ConfigSupply+0x3e>
      return HAL_ERROR;
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800460c:	4c0c      	ldr	r4, [pc, #48]	; (8004640 <HAL_PWREx_ConfigSupply+0x48>)
 800460e:	68e3      	ldr	r3, [r4, #12]
 8004610:	f023 0307 	bic.w	r3, r3, #7
 8004614:	4318      	orrs	r0, r3
 8004616:	60e0      	str	r0, [r4, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004618:	f7ff ffbc 	bl	8004594 <HAL_GetTick>
 800461c:	4605      	mov	r5, r0

  /* Wait till voltage level flag is set */
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 800461e:	e005      	b.n	800462c <HAL_PWREx_ConfigSupply+0x34>
  {
    if((HAL_GetTick() - tickstart ) > PWR_FLAG_SETTING_DELAY_US)
 8004620:	f7ff ffb8 	bl	8004594 <HAL_GetTick>
 8004624:	1b40      	subs	r0, r0, r5
 8004626:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 800462a:	d806      	bhi.n	800463a <HAL_PWREx_ConfigSupply+0x42>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ACTVOSRDY))
 800462c:	6863      	ldr	r3, [r4, #4]
 800462e:	049b      	lsls	r3, r3, #18
 8004630:	d5f6      	bpl.n	8004620 <HAL_PWREx_ConfigSupply+0x28>
    {
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
 8004632:	2000      	movs	r0, #0
}
 8004634:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_ERROR;
 8004636:	2001      	movs	r0, #1
}
 8004638:	bd38      	pop	{r3, r4, r5, pc}
      return HAL_TIMEOUT;
 800463a:	2003      	movs	r0, #3
}
 800463c:	bd38      	pop	{r3, r4, r5, pc}
 800463e:	bf00      	nop
 8004640:	58024800 	.word	0x58024800

08004644 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

    /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004644:	2800      	cmp	r0, #0
 8004646:	f000 81de 	beq.w	8004a06 <HAL_RCC_OscConfig+0x3c2>
{
 800464a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800464c:	6803      	ldr	r3, [r0, #0]
 800464e:	4604      	mov	r4, r0
 8004650:	07d8      	lsls	r0, r3, #31
 8004652:	d530      	bpl.n	80046b6 <HAL_RCC_OscConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004654:	499f      	ldr	r1, [pc, #636]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
 8004656:	690a      	ldr	r2, [r1, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8004658:	6a89      	ldr	r1, [r1, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800465a:	f002 0238 	and.w	r2, r2, #56	; 0x38
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800465e:	2a10      	cmp	r2, #16
 8004660:	f000 8100 	beq.w	8004864 <HAL_RCC_OscConfig+0x220>
 8004664:	2a18      	cmp	r2, #24
 8004666:	f000 80f8 	beq.w	800485a <HAL_RCC_OscConfig+0x216>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800466a:	6863      	ldr	r3, [r4, #4]
 800466c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004670:	f000 8120 	beq.w	80048b4 <HAL_RCC_OscConfig+0x270>
 8004674:	2b00      	cmp	r3, #0
 8004676:	f000 815e 	beq.w	8004936 <HAL_RCC_OscConfig+0x2f2>
 800467a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800467e:	4b95      	ldr	r3, [pc, #596]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
 8004680:	681a      	ldr	r2, [r3, #0]
 8004682:	f000 822f 	beq.w	8004ae4 <HAL_RCC_OscConfig+0x4a0>
 8004686:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800468a:	601a      	str	r2, [r3, #0]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004692:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004694:	f7ff ff7e 	bl	8004594 <HAL_GetTick>

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004698:	4e8e      	ldr	r6, [pc, #568]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
        {
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800469a:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800469e:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046a0:	e005      	b.n	80046ae <HAL_RCC_OscConfig+0x6a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046a2:	f7ff ff77 	bl	8004594 <HAL_GetTick>
 80046a6:	1b40      	subs	r0, r0, r5
 80046a8:	42b8      	cmp	r0, r7
 80046aa:	f200 8142 	bhi.w	8004932 <HAL_RCC_OscConfig+0x2ee>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80046ae:	6833      	ldr	r3, [r6, #0]
 80046b0:	039a      	lsls	r2, r3, #14
 80046b2:	d5f6      	bpl.n	80046a2 <HAL_RCC_OscConfig+0x5e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046b4:	6823      	ldr	r3, [r4, #0]
 80046b6:	079d      	lsls	r5, r3, #30
 80046b8:	f100 8085 	bmi.w	80047c6 <HAL_RCC_OscConfig+0x182>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80046bc:	06d9      	lsls	r1, r3, #27
 80046be:	d52f      	bpl.n	8004720 <HAL_RCC_OscConfig+0xdc>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046c0:	4a84      	ldr	r2, [pc, #528]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
 80046c2:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80046c4:	6a92      	ldr	r2, [r2, #40]	; 0x28
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80046c6:	f003 0338 	and.w	r3, r3, #56	; 0x38
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80046ca:	2b08      	cmp	r3, #8
 80046cc:	f000 80da 	beq.w	8004884 <HAL_RCC_OscConfig+0x240>
 80046d0:	2b18      	cmp	r3, #24
 80046d2:	f000 80d2 	beq.w	800487a <HAL_RCC_OscConfig+0x236>
      }
    }
    else
    {
      /* Check the CSI State */
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80046d6:	69e3      	ldr	r3, [r4, #28]
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80046d8:	4d7e      	ldr	r5, [pc, #504]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
      if((RCC_OscInitStruct->CSIState)!= RCC_CSI_OFF)
 80046da:	2b00      	cmp	r3, #0
 80046dc:	f000 8165 	beq.w	80049aa <HAL_RCC_OscConfig+0x366>
        __HAL_RCC_CSI_ENABLE();
 80046e0:	682b      	ldr	r3, [r5, #0]
 80046e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046e6:	602b      	str	r3, [r5, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046e8:	f7ff ff54 	bl	8004594 <HAL_GetTick>
 80046ec:	4606      	mov	r6, r0

        /* Wait till CSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80046ee:	e005      	b.n	80046fc <HAL_RCC_OscConfig+0xb8>
        {
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80046f0:	f7ff ff50 	bl	8004594 <HAL_GetTick>
 80046f4:	1b80      	subs	r0, r0, r6
 80046f6:	2802      	cmp	r0, #2
 80046f8:	f200 811b 	bhi.w	8004932 <HAL_RCC_OscConfig+0x2ee>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80046fc:	682b      	ldr	r3, [r5, #0]
 80046fe:	05db      	lsls	r3, r3, #23
 8004700:	d5f6      	bpl.n	80046f0 <HAL_RCC_OscConfig+0xac>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004702:	f7ff ff4d 	bl	80045a0 <HAL_GetREVID>
 8004706:	f241 0303 	movw	r3, #4099	; 0x1003
 800470a:	4298      	cmp	r0, r3
 800470c:	f200 820b 	bhi.w	8004b26 <HAL_RCC_OscConfig+0x4e2>
 8004710:	686b      	ldr	r3, [r5, #4]
 8004712:	6a22      	ldr	r2, [r4, #32]
 8004714:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8004718:	ea43 6382 	orr.w	r3, r3, r2, lsl #26
 800471c:	606b      	str	r3, [r5, #4]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800471e:	6823      	ldr	r3, [r4, #0]
 8004720:	071d      	lsls	r5, r3, #28
 8004722:	d516      	bpl.n	8004752 <HAL_RCC_OscConfig+0x10e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004724:	6963      	ldr	r3, [r4, #20]
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004726:	4d6b      	ldr	r5, [pc, #428]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004728:	2b00      	cmp	r3, #0
 800472a:	f000 811c 	beq.w	8004966 <HAL_RCC_OscConfig+0x322>
      __HAL_RCC_LSI_ENABLE();
 800472e:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004730:	f043 0301 	orr.w	r3, r3, #1
 8004734:	676b      	str	r3, [r5, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004736:	f7ff ff2d 	bl	8004594 <HAL_GetTick>
 800473a:	4606      	mov	r6, r0

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800473c:	e005      	b.n	800474a <HAL_RCC_OscConfig+0x106>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800473e:	f7ff ff29 	bl	8004594 <HAL_GetTick>
 8004742:	1b80      	subs	r0, r0, r6
 8004744:	2802      	cmp	r0, #2
 8004746:	f200 80f4 	bhi.w	8004932 <HAL_RCC_OscConfig+0x2ee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800474a:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 800474c:	0798      	lsls	r0, r3, #30
 800474e:	d5f6      	bpl.n	800473e <HAL_RCC_OscConfig+0xfa>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004750:	6823      	ldr	r3, [r4, #0]
 8004752:	069a      	lsls	r2, r3, #26
 8004754:	d516      	bpl.n	8004784 <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 8004756:	69a3      	ldr	r3, [r4, #24]
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004758:	4d5e      	ldr	r5, [pc, #376]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
    if((RCC_OscInitStruct->HSI48State)!= RCC_HSI48_OFF)
 800475a:	2b00      	cmp	r3, #0
 800475c:	f000 8114 	beq.w	8004988 <HAL_RCC_OscConfig+0x344>
      __HAL_RCC_HSI48_ENABLE();
 8004760:	682b      	ldr	r3, [r5, #0]
 8004762:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004766:	602b      	str	r3, [r5, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8004768:	f7ff ff14 	bl	8004594 <HAL_GetTick>
 800476c:	4606      	mov	r6, r0

      /* Wait till HSI48 is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800476e:	e005      	b.n	800477c <HAL_RCC_OscConfig+0x138>
      {
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004770:	f7ff ff10 	bl	8004594 <HAL_GetTick>
 8004774:	1b80      	subs	r0, r0, r6
 8004776:	2802      	cmp	r0, #2
 8004778:	f200 80db 	bhi.w	8004932 <HAL_RCC_OscConfig+0x2ee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800477c:	682b      	ldr	r3, [r5, #0]
 800477e:	049f      	lsls	r7, r3, #18
 8004780:	d5f6      	bpl.n	8004770 <HAL_RCC_OscConfig+0x12c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004782:	6823      	ldr	r3, [r4, #0]
 8004784:	0759      	lsls	r1, r3, #29
 8004786:	f100 809b 	bmi.w	80048c0 <HAL_RCC_OscConfig+0x27c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800478a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800478c:	b1cb      	cbz	r3, 80047c2 <HAL_RCC_OscConfig+0x17e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 800478e:	4d51      	ldr	r5, [pc, #324]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
 8004790:	692a      	ldr	r2, [r5, #16]
 8004792:	f002 0238 	and.w	r2, r2, #56	; 0x38
 8004796:	2a18      	cmp	r2, #24
 8004798:	d06d      	beq.n	8004876 <HAL_RCC_OscConfig+0x232>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800479a:	2b02      	cmp	r3, #2
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800479c:	682b      	ldr	r3, [r5, #0]
 800479e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80047a2:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047a4:	f000 8139 	beq.w	8004a1a <HAL_RCC_OscConfig+0x3d6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80047a8:	f7ff fef4 	bl	8004594 <HAL_GetTick>
 80047ac:	4604      	mov	r4, r0

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80047ae:	e005      	b.n	80047bc <HAL_RCC_OscConfig+0x178>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047b0:	f7ff fef0 	bl	8004594 <HAL_GetTick>
 80047b4:	1b00      	subs	r0, r0, r4
 80047b6:	2802      	cmp	r0, #2
 80047b8:	f200 80bb 	bhi.w	8004932 <HAL_RCC_OscConfig+0x2ee>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80047bc:	682b      	ldr	r3, [r5, #0]
 80047be:	019b      	lsls	r3, r3, #6
 80047c0:	d4f6      	bmi.n	80047b0 <HAL_RCC_OscConfig+0x16c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 80047c2:	2000      	movs	r0, #0
}
 80047c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80047c6:	4a43      	ldr	r2, [pc, #268]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
 80047c8:	6913      	ldr	r3, [r2, #16]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80047ca:	6a92      	ldr	r2, [r2, #40]	; 0x28
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80047cc:	f013 0338 	ands.w	r3, r3, #56	; 0x38
 80047d0:	d129      	bne.n	8004826 <HAL_RCC_OscConfig+0x1e2>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80047d2:	4b40      	ldr	r3, [pc, #256]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
 80047d4:	68e2      	ldr	r2, [r4, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	0759      	lsls	r1, r3, #29
 80047da:	d501      	bpl.n	80047e0 <HAL_RCC_OscConfig+0x19c>
 80047dc:	2a00      	cmp	r2, #0
 80047de:	d04a      	beq.n	8004876 <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80047e0:	4d3c      	ldr	r5, [pc, #240]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
 80047e2:	682b      	ldr	r3, [r5, #0]
 80047e4:	f023 0319 	bic.w	r3, r3, #25
 80047e8:	4313      	orrs	r3, r2
 80047ea:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80047ec:	f7ff fed2 	bl	8004594 <HAL_GetTick>
 80047f0:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80047f2:	e005      	b.n	8004800 <HAL_RCC_OscConfig+0x1bc>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80047f4:	f7ff fece 	bl	8004594 <HAL_GetTick>
 80047f8:	1b80      	subs	r0, r0, r6
 80047fa:	2802      	cmp	r0, #2
 80047fc:	f200 8099 	bhi.w	8004932 <HAL_RCC_OscConfig+0x2ee>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004800:	682b      	ldr	r3, [r5, #0]
 8004802:	075b      	lsls	r3, r3, #29
 8004804:	d5f6      	bpl.n	80047f4 <HAL_RCC_OscConfig+0x1b0>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004806:	f7ff fecb 	bl	80045a0 <HAL_GetREVID>
 800480a:	f241 0303 	movw	r3, #4099	; 0x1003
 800480e:	6922      	ldr	r2, [r4, #16]
 8004810:	4298      	cmp	r0, r3
 8004812:	686b      	ldr	r3, [r5, #4]
 8004814:	f200 80f0 	bhi.w	80049f8 <HAL_RCC_OscConfig+0x3b4>
 8004818:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 800481c:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004820:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004822:	6823      	ldr	r3, [r4, #0]
 8004824:	e74a      	b.n	80046bc <HAL_RCC_OscConfig+0x78>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8004826:	2b18      	cmp	r3, #24
 8004828:	f000 80e2 	beq.w	80049f0 <HAL_RCC_OscConfig+0x3ac>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800482c:	4d29      	ldr	r5, [pc, #164]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800482e:	68e2      	ldr	r2, [r4, #12]
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004830:	682b      	ldr	r3, [r5, #0]
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004832:	2a00      	cmp	r2, #0
 8004834:	f000 80cb 	beq.w	80049ce <HAL_RCC_OscConfig+0x38a>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8004838:	f023 0319 	bic.w	r3, r3, #25
 800483c:	4313      	orrs	r3, r2
 800483e:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004840:	f7ff fea8 	bl	8004594 <HAL_GetTick>
 8004844:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004846:	e004      	b.n	8004852 <HAL_RCC_OscConfig+0x20e>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004848:	f7ff fea4 	bl	8004594 <HAL_GetTick>
 800484c:	1b80      	subs	r0, r0, r6
 800484e:	2802      	cmp	r0, #2
 8004850:	d86f      	bhi.n	8004932 <HAL_RCC_OscConfig+0x2ee>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004852:	682b      	ldr	r3, [r5, #0]
 8004854:	075f      	lsls	r7, r3, #29
 8004856:	d5f7      	bpl.n	8004848 <HAL_RCC_OscConfig+0x204>
 8004858:	e7d5      	b.n	8004806 <HAL_RCC_OscConfig+0x1c2>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800485a:	f001 0103 	and.w	r1, r1, #3
 800485e:	2902      	cmp	r1, #2
 8004860:	f47f af03 	bne.w	800466a <HAL_RCC_OscConfig+0x26>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004864:	4a1b      	ldr	r2, [pc, #108]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
 8004866:	6812      	ldr	r2, [r2, #0]
 8004868:	0391      	lsls	r1, r2, #14
 800486a:	f57f af24 	bpl.w	80046b6 <HAL_RCC_OscConfig+0x72>
 800486e:	6862      	ldr	r2, [r4, #4]
 8004870:	2a00      	cmp	r2, #0
 8004872:	f47f af20 	bne.w	80046b6 <HAL_RCC_OscConfig+0x72>
      return HAL_ERROR;
 8004876:	2001      	movs	r0, #1
}
 8004878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800487a:	f002 0203 	and.w	r2, r2, #3
 800487e:	2a01      	cmp	r2, #1
 8004880:	f47f af29 	bne.w	80046d6 <HAL_RCC_OscConfig+0x92>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8004884:	4b13      	ldr	r3, [pc, #76]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	05da      	lsls	r2, r3, #23
 800488a:	d502      	bpl.n	8004892 <HAL_RCC_OscConfig+0x24e>
 800488c:	69e3      	ldr	r3, [r4, #28]
 800488e:	2b80      	cmp	r3, #128	; 0x80
 8004890:	d1f1      	bne.n	8004876 <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004892:	f7ff fe85 	bl	80045a0 <HAL_GetREVID>
 8004896:	f241 0303 	movw	r3, #4099	; 0x1003
 800489a:	4a0e      	ldr	r2, [pc, #56]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
 800489c:	4298      	cmp	r0, r3
 800489e:	6a21      	ldr	r1, [r4, #32]
 80048a0:	f200 80b3 	bhi.w	8004a0a <HAL_RCC_OscConfig+0x3c6>
 80048a4:	6853      	ldr	r3, [r2, #4]
 80048a6:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 80048aa:	ea43 6381 	orr.w	r3, r3, r1, lsl #26
 80048ae:	6053      	str	r3, [r2, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80048b0:	6823      	ldr	r3, [r4, #0]
 80048b2:	e735      	b.n	8004720 <HAL_RCC_OscConfig+0xdc>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80048b4:	4a07      	ldr	r2, [pc, #28]	; (80048d4 <HAL_RCC_OscConfig+0x290>)
 80048b6:	6813      	ldr	r3, [r2, #0]
 80048b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80048bc:	6013      	str	r3, [r2, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80048be:	e6e9      	b.n	8004694 <HAL_RCC_OscConfig+0x50>
    PWR->CR1 |= PWR_CR1_DBP;
 80048c0:	4d05      	ldr	r5, [pc, #20]	; (80048d8 <HAL_RCC_OscConfig+0x294>)
 80048c2:	682b      	ldr	r3, [r5, #0]
 80048c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048c8:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 80048ca:	f7ff fe63 	bl	8004594 <HAL_GetTick>
 80048ce:	4606      	mov	r6, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048d0:	e009      	b.n	80048e6 <HAL_RCC_OscConfig+0x2a2>
 80048d2:	bf00      	nop
 80048d4:	58024400 	.word	0x58024400
 80048d8:	58024800 	.word	0x58024800
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80048dc:	f7ff fe5a 	bl	8004594 <HAL_GetTick>
 80048e0:	1b80      	subs	r0, r0, r6
 80048e2:	2864      	cmp	r0, #100	; 0x64
 80048e4:	d825      	bhi.n	8004932 <HAL_RCC_OscConfig+0x2ee>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80048e6:	682b      	ldr	r3, [r5, #0]
 80048e8:	05da      	lsls	r2, r3, #23
 80048ea:	d5f7      	bpl.n	80048dc <HAL_RCC_OscConfig+0x298>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048ec:	68a3      	ldr	r3, [r4, #8]
 80048ee:	2b01      	cmp	r3, #1
 80048f0:	f000 8122 	beq.w	8004b38 <HAL_RCC_OscConfig+0x4f4>
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	f000 80fd 	beq.w	8004af4 <HAL_RCC_OscConfig+0x4b0>
 80048fa:	2b05      	cmp	r3, #5
 80048fc:	4b95      	ldr	r3, [pc, #596]	; (8004b54 <HAL_RCC_OscConfig+0x510>)
 80048fe:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004900:	f000 8120 	beq.w	8004b44 <HAL_RCC_OscConfig+0x500>
 8004904:	f022 0201 	bic.w	r2, r2, #1
 8004908:	671a      	str	r2, [r3, #112]	; 0x70
 800490a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800490c:	f022 0204 	bic.w	r2, r2, #4
 8004910:	671a      	str	r2, [r3, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004912:	f7ff fe3f 	bl	8004594 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004916:	4e8f      	ldr	r6, [pc, #572]	; (8004b54 <HAL_RCC_OscConfig+0x510>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004918:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800491c:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800491e:	e004      	b.n	800492a <HAL_RCC_OscConfig+0x2e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004920:	f7ff fe38 	bl	8004594 <HAL_GetTick>
 8004924:	1b40      	subs	r0, r0, r5
 8004926:	42b8      	cmp	r0, r7
 8004928:	d803      	bhi.n	8004932 <HAL_RCC_OscConfig+0x2ee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800492a:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800492c:	079b      	lsls	r3, r3, #30
 800492e:	d5f7      	bpl.n	8004920 <HAL_RCC_OscConfig+0x2dc>
 8004930:	e72b      	b.n	800478a <HAL_RCC_OscConfig+0x146>
            return HAL_TIMEOUT;
 8004932:	2003      	movs	r0, #3
}
 8004934:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004936:	4d87      	ldr	r5, [pc, #540]	; (8004b54 <HAL_RCC_OscConfig+0x510>)
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004938:	f241 3788 	movw	r7, #5000	; 0x1388
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800493c:	682b      	ldr	r3, [r5, #0]
 800493e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004942:	602b      	str	r3, [r5, #0]
 8004944:	682b      	ldr	r3, [r5, #0]
 8004946:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800494a:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800494c:	f7ff fe22 	bl	8004594 <HAL_GetTick>
 8004950:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8004952:	e004      	b.n	800495e <HAL_RCC_OscConfig+0x31a>
          if((uint32_t) (HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004954:	f7ff fe1e 	bl	8004594 <HAL_GetTick>
 8004958:	1b80      	subs	r0, r0, r6
 800495a:	42b8      	cmp	r0, r7
 800495c:	d8e9      	bhi.n	8004932 <HAL_RCC_OscConfig+0x2ee>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800495e:	682b      	ldr	r3, [r5, #0]
 8004960:	039b      	lsls	r3, r3, #14
 8004962:	d4f7      	bmi.n	8004954 <HAL_RCC_OscConfig+0x310>
 8004964:	e6a6      	b.n	80046b4 <HAL_RCC_OscConfig+0x70>
      __HAL_RCC_LSI_DISABLE();
 8004966:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004968:	f023 0301 	bic.w	r3, r3, #1
 800496c:	676b      	str	r3, [r5, #116]	; 0x74
      tickstart = HAL_GetTick();
 800496e:	f7ff fe11 	bl	8004594 <HAL_GetTick>
 8004972:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004974:	e004      	b.n	8004980 <HAL_RCC_OscConfig+0x33c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004976:	f7ff fe0d 	bl	8004594 <HAL_GetTick>
 800497a:	1b80      	subs	r0, r0, r6
 800497c:	2802      	cmp	r0, #2
 800497e:	d8d8      	bhi.n	8004932 <HAL_RCC_OscConfig+0x2ee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8004980:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8004982:	0799      	lsls	r1, r3, #30
 8004984:	d4f7      	bmi.n	8004976 <HAL_RCC_OscConfig+0x332>
 8004986:	e6e3      	b.n	8004750 <HAL_RCC_OscConfig+0x10c>
      __HAL_RCC_HSI48_DISABLE();
 8004988:	682b      	ldr	r3, [r5, #0]
 800498a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800498e:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8004990:	f7ff fe00 	bl	8004594 <HAL_GetTick>
 8004994:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8004996:	e004      	b.n	80049a2 <HAL_RCC_OscConfig+0x35e>
        if((HAL_GetTick() - tickstart ) > HSI48_TIMEOUT_VALUE)
 8004998:	f7ff fdfc 	bl	8004594 <HAL_GetTick>
 800499c:	1b80      	subs	r0, r0, r6
 800499e:	2802      	cmp	r0, #2
 80049a0:	d8c7      	bhi.n	8004932 <HAL_RCC_OscConfig+0x2ee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80049a2:	682b      	ldr	r3, [r5, #0]
 80049a4:	0498      	lsls	r0, r3, #18
 80049a6:	d4f7      	bmi.n	8004998 <HAL_RCC_OscConfig+0x354>
 80049a8:	e6eb      	b.n	8004782 <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_CSI_DISABLE();
 80049aa:	682b      	ldr	r3, [r5, #0]
 80049ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80049b0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80049b2:	f7ff fdef 	bl	8004594 <HAL_GetTick>
 80049b6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80049b8:	e004      	b.n	80049c4 <HAL_RCC_OscConfig+0x380>
          if((HAL_GetTick() - tickstart ) > CSI_TIMEOUT_VALUE)
 80049ba:	f7ff fdeb 	bl	8004594 <HAL_GetTick>
 80049be:	1b80      	subs	r0, r0, r6
 80049c0:	2802      	cmp	r0, #2
 80049c2:	d8b6      	bhi.n	8004932 <HAL_RCC_OscConfig+0x2ee>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80049c4:	682b      	ldr	r3, [r5, #0]
 80049c6:	05df      	lsls	r7, r3, #23
 80049c8:	d4f7      	bmi.n	80049ba <HAL_RCC_OscConfig+0x376>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80049ca:	6823      	ldr	r3, [r4, #0]
 80049cc:	e6a8      	b.n	8004720 <HAL_RCC_OscConfig+0xdc>
        __HAL_RCC_HSI_DISABLE();
 80049ce:	f023 0301 	bic.w	r3, r3, #1
 80049d2:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80049d4:	f7ff fdde 	bl	8004594 <HAL_GetTick>
 80049d8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80049da:	e004      	b.n	80049e6 <HAL_RCC_OscConfig+0x3a2>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80049dc:	f7ff fdda 	bl	8004594 <HAL_GetTick>
 80049e0:	1b80      	subs	r0, r0, r6
 80049e2:	2802      	cmp	r0, #2
 80049e4:	d8a5      	bhi.n	8004932 <HAL_RCC_OscConfig+0x2ee>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80049e6:	682b      	ldr	r3, [r5, #0]
 80049e8:	0758      	lsls	r0, r3, #29
 80049ea:	d4f7      	bmi.n	80049dc <HAL_RCC_OscConfig+0x398>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80049ec:	6823      	ldr	r3, [r4, #0]
 80049ee:	e665      	b.n	80046bc <HAL_RCC_OscConfig+0x78>
    if((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80049f0:	0790      	lsls	r0, r2, #30
 80049f2:	f47f af1b 	bne.w	800482c <HAL_RCC_OscConfig+0x1e8>
 80049f6:	e6ec      	b.n	80047d2 <HAL_RCC_OscConfig+0x18e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049f8:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80049fc:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004a00:	606b      	str	r3, [r5, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8004a02:	6823      	ldr	r3, [r4, #0]
 8004a04:	e65a      	b.n	80046bc <HAL_RCC_OscConfig+0x78>
    return HAL_ERROR;
 8004a06:	2001      	movs	r0, #1
}
 8004a08:	4770      	bx	lr
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004a0a:	68d3      	ldr	r3, [r2, #12]
 8004a0c:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8004a10:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8004a14:	60d3      	str	r3, [r2, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a16:	6823      	ldr	r3, [r4, #0]
 8004a18:	e682      	b.n	8004720 <HAL_RCC_OscConfig+0xdc>
        tickstart = HAL_GetTick();
 8004a1a:	f7ff fdbb 	bl	8004594 <HAL_GetTick>
 8004a1e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a20:	e004      	b.n	8004a2c <HAL_RCC_OscConfig+0x3e8>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a22:	f7ff fdb7 	bl	8004594 <HAL_GetTick>
 8004a26:	1b80      	subs	r0, r0, r6
 8004a28:	2802      	cmp	r0, #2
 8004a2a:	d882      	bhi.n	8004932 <HAL_RCC_OscConfig+0x2ee>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8004a2c:	682b      	ldr	r3, [r5, #0]
 8004a2e:	0199      	lsls	r1, r3, #6
 8004a30:	d4f7      	bmi.n	8004a22 <HAL_RCC_OscConfig+0x3de>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a32:	6aa9      	ldr	r1, [r5, #40]	; 0x28
 8004a34:	4b48      	ldr	r3, [pc, #288]	; (8004b58 <HAL_RCC_OscConfig+0x514>)
 8004a36:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8004a38:	400b      	ands	r3, r1
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004a3a:	4948      	ldr	r1, [pc, #288]	; (8004b5c <HAL_RCC_OscConfig+0x518>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004a3c:	4e45      	ldr	r6, [pc, #276]	; (8004b54 <HAL_RCC_OscConfig+0x510>)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004a42:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8004a46:	62ab      	str	r3, [r5, #40]	; 0x28
 8004a48:	e9d4 320d 	ldrd	r3, r2, [r4, #52]	; 0x34
 8004a4c:	3b01      	subs	r3, #1
 8004a4e:	3a01      	subs	r2, #1
 8004a50:	025b      	lsls	r3, r3, #9
 8004a52:	0412      	lsls	r2, r2, #16
 8004a54:	b29b      	uxth	r3, r3
 8004a56:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004a5e:	3a01      	subs	r2, #1
 8004a60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004a64:	4313      	orrs	r3, r2
 8004a66:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8004a68:	3a01      	subs	r2, #1
 8004a6a:	0612      	lsls	r2, r2, #24
 8004a6c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8004a70:	4313      	orrs	r3, r2
 8004a72:	632b      	str	r3, [r5, #48]	; 0x30
         __HAL_RCC_PLLFRACN_DISABLE();
 8004a74:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004a76:	f023 0301 	bic.w	r3, r3, #1
 8004a7a:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8004a7c:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8004a7e:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8004a80:	4011      	ands	r1, r2
 8004a82:	ea41 01c3 	orr.w	r1, r1, r3, lsl #3
 8004a86:	6369      	str	r1, [r5, #52]	; 0x34
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8004a88:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004a8a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004a8c:	f023 030c 	bic.w	r3, r3, #12
 8004a90:	4313      	orrs	r3, r2
 8004a92:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8004a94:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004a96:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004a98:	f023 0302 	bic.w	r3, r3, #2
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004aa0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004aa2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004aa6:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004aa8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004aaa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004aae:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8004ab0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004ab2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004ab6:	62eb      	str	r3, [r5, #44]	; 0x2c
         __HAL_RCC_PLLFRACN_ENABLE();
 8004ab8:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8004aba:	f043 0301 	orr.w	r3, r3, #1
 8004abe:	62eb      	str	r3, [r5, #44]	; 0x2c
        __HAL_RCC_PLL_ENABLE();
 8004ac0:	682b      	ldr	r3, [r5, #0]
 8004ac2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004ac6:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8004ac8:	f7ff fd64 	bl	8004594 <HAL_GetTick>
 8004acc:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ace:	e005      	b.n	8004adc <HAL_RCC_OscConfig+0x498>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004ad0:	f7ff fd60 	bl	8004594 <HAL_GetTick>
 8004ad4:	1b00      	subs	r0, r0, r4
 8004ad6:	2802      	cmp	r0, #2
 8004ad8:	f63f af2b 	bhi.w	8004932 <HAL_RCC_OscConfig+0x2ee>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004adc:	6833      	ldr	r3, [r6, #0]
 8004ade:	019a      	lsls	r2, r3, #6
 8004ae0:	d5f6      	bpl.n	8004ad0 <HAL_RCC_OscConfig+0x48c>
 8004ae2:	e66e      	b.n	80047c2 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004ae4:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8004ae8:	601a      	str	r2, [r3, #0]
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8004af0:	601a      	str	r2, [r3, #0]
 8004af2:	e5cf      	b.n	8004694 <HAL_RCC_OscConfig+0x50>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004af4:	4d17      	ldr	r5, [pc, #92]	; (8004b54 <HAL_RCC_OscConfig+0x510>)
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004af6:	f241 3788 	movw	r7, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004afa:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004afc:	f023 0301 	bic.w	r3, r3, #1
 8004b00:	672b      	str	r3, [r5, #112]	; 0x70
 8004b02:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004b04:	f023 0304 	bic.w	r3, r3, #4
 8004b08:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8004b0a:	f7ff fd43 	bl	8004594 <HAL_GetTick>
 8004b0e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004b10:	e005      	b.n	8004b1e <HAL_RCC_OscConfig+0x4da>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004b12:	f7ff fd3f 	bl	8004594 <HAL_GetTick>
 8004b16:	1b80      	subs	r0, r0, r6
 8004b18:	42b8      	cmp	r0, r7
 8004b1a:	f63f af0a 	bhi.w	8004932 <HAL_RCC_OscConfig+0x2ee>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8004b1e:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8004b20:	0798      	lsls	r0, r3, #30
 8004b22:	d4f6      	bmi.n	8004b12 <HAL_RCC_OscConfig+0x4ce>
 8004b24:	e631      	b.n	800478a <HAL_RCC_OscConfig+0x146>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8004b26:	68eb      	ldr	r3, [r5, #12]
 8004b28:	6a22      	ldr	r2, [r4, #32]
 8004b2a:	f023 537c 	bic.w	r3, r3, #1056964608	; 0x3f000000
 8004b2e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8004b32:	60eb      	str	r3, [r5, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004b34:	6823      	ldr	r3, [r4, #0]
 8004b36:	e5f3      	b.n	8004720 <HAL_RCC_OscConfig+0xdc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b38:	4a06      	ldr	r2, [pc, #24]	; (8004b54 <HAL_RCC_OscConfig+0x510>)
 8004b3a:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8004b3c:	f043 0301 	orr.w	r3, r3, #1
 8004b40:	6713      	str	r3, [r2, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004b42:	e6e6      	b.n	8004912 <HAL_RCC_OscConfig+0x2ce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b44:	f042 0204 	orr.w	r2, r2, #4
 8004b48:	671a      	str	r2, [r3, #112]	; 0x70
 8004b4a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004b4c:	f042 0201 	orr.w	r2, r2, #1
 8004b50:	671a      	str	r2, [r3, #112]	; 0x70
 8004b52:	e6de      	b.n	8004912 <HAL_RCC_OscConfig+0x2ce>
 8004b54:	58024400 	.word	0x58024400
 8004b58:	fffffc0c 	.word	0xfffffc0c
 8004b5c:	ffff0007 	.word	0xffff0007

08004b60 <HAL_RCC_GetSysClockFreq>:
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b60:	4a47      	ldr	r2, [pc, #284]	; (8004c80 <HAL_RCC_GetSysClockFreq+0x120>)
 8004b62:	6913      	ldr	r3, [r2, #16]
 8004b64:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004b68:	2b10      	cmp	r3, #16
 8004b6a:	d004      	beq.n	8004b76 <HAL_RCC_GetSysClockFreq+0x16>
 8004b6c:	2b18      	cmp	r3, #24
 8004b6e:	d00d      	beq.n	8004b8c <HAL_RCC_GetSysClockFreq+0x2c>
 8004b70:	b11b      	cbz	r3, 8004b7a <HAL_RCC_GetSysClockFreq+0x1a>
      }

    break;

  case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
    sysclockfreq = CSI_VALUE;
 8004b72:	4844      	ldr	r0, [pc, #272]	; (8004c84 <HAL_RCC_GetSysClockFreq+0x124>)
 8004b74:	4770      	bx	lr
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004b76:	4844      	ldr	r0, [pc, #272]	; (8004c88 <HAL_RCC_GetSysClockFreq+0x128>)
 8004b78:	4770      	bx	lr
   if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004b7a:	6813      	ldr	r3, [r2, #0]
 8004b7c:	0699      	lsls	r1, r3, #26
 8004b7e:	d54a      	bpl.n	8004c16 <HAL_RCC_GetSysClockFreq+0xb6>
        sysclockfreq = (uint32_t) (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004b80:	6813      	ldr	r3, [r2, #0]
 8004b82:	4842      	ldr	r0, [pc, #264]	; (8004c8c <HAL_RCC_GetSysClockFreq+0x12c>)
 8004b84:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8004b88:	40d8      	lsrs	r0, r3
 8004b8a:	4770      	bx	lr
  case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004b8c:	6a93      	ldr	r3, [r2, #40]	; 0x28
{
 8004b8e:	b430      	push	{r4, r5}
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004b90:	6a94      	ldr	r4, [r2, #40]	; 0x28
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004b92:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));

    if (pllm != 0U)
 8004b94:	f414 7f7c 	tst.w	r4, #1008	; 0x3f0
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004b98:	6b51      	ldr	r1, [r2, #52]	; 0x34
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1)>> 4)  ;
 8004b9a:	f3c4 1005 	ubfx	r0, r4, #4, #6
    if (pllm != 0U)
 8004b9e:	d038      	beq.n	8004c12 <HAL_RCC_GetSysClockFreq+0xb2>
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004ba0:	f3c1 01cc 	ubfx	r1, r1, #3, #13
    pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN)>>RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004ba4:	f005 0501 	and.w	r5, r5, #1
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004ba8:	f003 0303 	and.w	r3, r3, #3
    fracn1 = (float_t)(uint32_t)(pllfracen* ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1)>> 3));
 8004bac:	fb05 f101 	mul.w	r1, r5, r1
 8004bb0:	2b01      	cmp	r3, #1
 8004bb2:	ee07 1a90 	vmov	s15, r1
 8004bb6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
    {
      switch (pllsource)
 8004bba:	d002      	beq.n	8004bc2 <HAL_RCC_GetSysClockFreq+0x62>
 8004bbc:	2b02      	cmp	r3, #2
 8004bbe:	d02c      	beq.n	8004c1a <HAL_RCC_GetSysClockFreq+0xba>
 8004bc0:	b393      	cbz	r3, 8004c28 <HAL_RCC_GetSysClockFreq+0xc8>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
        break;

      default:
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004bc2:	ee07 0a90 	vmov	s15, r0
 8004bc6:	eddf 6a32 	vldr	s13, [pc, #200]	; 8004c90 <HAL_RCC_GetSysClockFreq+0x130>
 8004bca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bce:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8004bd0:	ee86 6aa7 	vdiv.f32	s12, s13, s15
 8004bd4:	eddf 5a2f 	vldr	s11, [pc, #188]	; 8004c94 <HAL_RCC_GetSysClockFreq+0x134>
 8004bd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bdc:	ee06 3a90 	vmov	s13, r3
 8004be0:	eeb7 5a00 	vmov.f32	s10, #112	; 0x3f800000  1.0
 8004be4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8004be8:	ee76 6a85 	vadd.f32	s13, s13, s10
 8004bec:	eee7 6a25 	vfma.f32	s13, s14, s11
 8004bf0:	ee66 6a26 	vmul.f32	s13, s12, s13
        break;
      }
      pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >>9) + 1U ) ;
 8004bf4:	4b22      	ldr	r3, [pc, #136]	; (8004c80 <HAL_RCC_GetSysClockFreq+0x120>)
 8004bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bf8:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8004bfc:	3301      	adds	r3, #1
      sysclockfreq =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
 8004bfe:	ee07 3a90 	vmov	s15, r3
 8004c02:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004c06:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004c0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004c0e:	ee17 0a90 	vmov	r0, s15
    sysclockfreq = CSI_VALUE;
    break;
  }

  return sysclockfreq;
}
 8004c12:	bc30      	pop	{r4, r5}
 8004c14:	4770      	bx	lr
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004c16:	481d      	ldr	r0, [pc, #116]	; (8004c8c <HAL_RCC_GetSysClockFreq+0x12c>)
}
 8004c18:	4770      	bx	lr
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c1a:	ee07 0a90 	vmov	s15, r0
 8004c1e:	eddf 6a1e 	vldr	s13, [pc, #120]	; 8004c98 <HAL_RCC_GetSysClockFreq+0x138>
 8004c22:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c26:	e7d2      	b.n	8004bce <HAL_RCC_GetSysClockFreq+0x6e>
       if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004c28:	6813      	ldr	r3, [r2, #0]
 8004c2a:	069b      	lsls	r3, r3, #26
 8004c2c:	d520      	bpl.n	8004c70 <HAL_RCC_GetSysClockFreq+0x110>
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004c2e:	6814      	ldr	r4, [r2, #0]
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c30:	ee07 0a90 	vmov	s15, r0
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004c34:	4915      	ldr	r1, [pc, #84]	; (8004c8c <HAL_RCC_GetSysClockFreq+0x12c>)
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c36:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8004c3a:	6b13      	ldr	r3, [r2, #48]	; 0x30
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004c3c:	f3c4 04c1 	ubfx	r4, r4, #3, #2
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c44:	ed9f 5a13 	vldr	s10, [pc, #76]	; 8004c94 <HAL_RCC_GetSysClockFreq+0x134>
 8004c48:	f3c3 0308 	ubfx	r3, r3, #0, #9
          hsivalue= (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER()>> 3));
 8004c4c:	40e1      	lsrs	r1, r4
          pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c4e:	ee06 3a90 	vmov	s13, r3
 8004c52:	ee05 1a90 	vmov	s11, r1
 8004c56:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8004c5a:	eef8 5ae5 	vcvt.f32.s32	s11, s11
 8004c5e:	ee76 6a86 	vadd.f32	s13, s13, s12
 8004c62:	ee85 6aa7 	vdiv.f32	s12, s11, s15
 8004c66:	eee7 6a05 	vfma.f32	s13, s14, s10
 8004c6a:	ee66 6a26 	vmul.f32	s13, s12, s13
 8004c6e:	e7c1      	b.n	8004bf4 <HAL_RCC_GetSysClockFreq+0x94>
          pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1/(float_t)0x2000) +(float_t)1 );
 8004c70:	ee07 0a90 	vmov	s15, r0
 8004c74:	eddf 6a09 	vldr	s13, [pc, #36]	; 8004c9c <HAL_RCC_GetSysClockFreq+0x13c>
 8004c78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004c7c:	e7a7      	b.n	8004bce <HAL_RCC_GetSysClockFreq+0x6e>
 8004c7e:	bf00      	nop
 8004c80:	58024400 	.word	0x58024400
 8004c84:	003d0900 	.word	0x003d0900
 8004c88:	00f42400 	.word	0x00f42400
 8004c8c:	03d09000 	.word	0x03d09000
 8004c90:	4a742400 	.word	0x4a742400
 8004c94:	39000000 	.word	0x39000000
 8004c98:	4b742400 	.word	0x4b742400
 8004c9c:	4c742400 	.word	0x4c742400

08004ca0 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8004ca0:	2800      	cmp	r0, #0
 8004ca2:	f000 8102 	beq.w	8004eaa <HAL_RCC_ClockConfig+0x20a>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ca6:	4a87      	ldr	r2, [pc, #540]	; (8004ec4 <HAL_RCC_ClockConfig+0x224>)
 8004ca8:	6813      	ldr	r3, [r2, #0]
 8004caa:	f003 030f 	and.w	r3, r3, #15
 8004cae:	428b      	cmp	r3, r1
{
 8004cb0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004cb4:	4604      	mov	r4, r0
 8004cb6:	460d      	mov	r5, r1
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004cb8:	d20c      	bcs.n	8004cd4 <HAL_RCC_ClockConfig+0x34>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004cba:	6813      	ldr	r3, [r2, #0]
 8004cbc:	f023 030f 	bic.w	r3, r3, #15
 8004cc0:	430b      	orrs	r3, r1
 8004cc2:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004cc4:	6813      	ldr	r3, [r2, #0]
 8004cc6:	f003 030f 	and.w	r3, r3, #15
 8004cca:	428b      	cmp	r3, r1
 8004ccc:	d002      	beq.n	8004cd4 <HAL_RCC_ClockConfig+0x34>
    return HAL_ERROR;
 8004cce:	2001      	movs	r0, #1
}
 8004cd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004cd4:	6823      	ldr	r3, [r4, #0]
 8004cd6:	075f      	lsls	r7, r3, #29
 8004cd8:	d50b      	bpl.n	8004cf2 <HAL_RCC_ClockConfig+0x52>
    if((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004cda:	497b      	ldr	r1, [pc, #492]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004cdc:	6920      	ldr	r0, [r4, #16]
 8004cde:	698a      	ldr	r2, [r1, #24]
 8004ce0:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004ce4:	4290      	cmp	r0, r2
 8004ce6:	d904      	bls.n	8004cf2 <HAL_RCC_ClockConfig+0x52>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004ce8:	698a      	ldr	r2, [r1, #24]
 8004cea:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004cee:	4302      	orrs	r2, r0
 8004cf0:	618a      	str	r2, [r1, #24]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004cf2:	071e      	lsls	r6, r3, #28
 8004cf4:	d50b      	bpl.n	8004d0e <HAL_RCC_ClockConfig+0x6e>
    if((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004cf6:	4974      	ldr	r1, [pc, #464]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004cf8:	6960      	ldr	r0, [r4, #20]
 8004cfa:	69ca      	ldr	r2, [r1, #28]
 8004cfc:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004d00:	4290      	cmp	r0, r2
 8004d02:	d904      	bls.n	8004d0e <HAL_RCC_ClockConfig+0x6e>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004d04:	69ca      	ldr	r2, [r1, #28]
 8004d06:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004d0a:	4302      	orrs	r2, r0
 8004d0c:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d0e:	06d8      	lsls	r0, r3, #27
 8004d10:	d50b      	bpl.n	8004d2a <HAL_RCC_ClockConfig+0x8a>
    if((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004d12:	496d      	ldr	r1, [pc, #436]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004d14:	69a0      	ldr	r0, [r4, #24]
 8004d16:	69ca      	ldr	r2, [r1, #28]
 8004d18:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004d1c:	4290      	cmp	r0, r2
 8004d1e:	d904      	bls.n	8004d2a <HAL_RCC_ClockConfig+0x8a>
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004d20:	69ca      	ldr	r2, [r1, #28]
 8004d22:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004d26:	4302      	orrs	r2, r0
 8004d28:	61ca      	str	r2, [r1, #28]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004d2a:	0699      	lsls	r1, r3, #26
 8004d2c:	d50b      	bpl.n	8004d46 <HAL_RCC_ClockConfig+0xa6>
    if((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004d2e:	4966      	ldr	r1, [pc, #408]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004d30:	69e0      	ldr	r0, [r4, #28]
 8004d32:	6a0a      	ldr	r2, [r1, #32]
 8004d34:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004d38:	4290      	cmp	r0, r2
 8004d3a:	d904      	bls.n	8004d46 <HAL_RCC_ClockConfig+0xa6>
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004d3c:	6a0a      	ldr	r2, [r1, #32]
 8004d3e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004d42:	4302      	orrs	r2, r0
 8004d44:	620a      	str	r2, [r1, #32]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d46:	079a      	lsls	r2, r3, #30
 8004d48:	f140 80a1 	bpl.w	8004e8e <HAL_RCC_ClockConfig+0x1ee>
    if((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004d4c:	485e      	ldr	r0, [pc, #376]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004d4e:	68e1      	ldr	r1, [r4, #12]
 8004d50:	6982      	ldr	r2, [r0, #24]
 8004d52:	f002 020f 	and.w	r2, r2, #15
 8004d56:	4291      	cmp	r1, r2
 8004d58:	d904      	bls.n	8004d64 <HAL_RCC_ClockConfig+0xc4>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d5a:	6982      	ldr	r2, [r0, #24]
 8004d5c:	f022 020f 	bic.w	r2, r2, #15
 8004d60:	430a      	orrs	r2, r1
 8004d62:	6182      	str	r2, [r0, #24]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004d64:	07d8      	lsls	r0, r3, #31
 8004d66:	d530      	bpl.n	8004dca <HAL_RCC_ClockConfig+0x12a>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8004d68:	4a57      	ldr	r2, [pc, #348]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004d6a:	68a1      	ldr	r1, [r4, #8]
 8004d6c:	6993      	ldr	r3, [r2, #24]
 8004d6e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004d72:	430b      	orrs	r3, r1
 8004d74:	6193      	str	r3, [r2, #24]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d76:	6861      	ldr	r1, [r4, #4]
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004d78:	6813      	ldr	r3, [r2, #0]
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004d7a:	2902      	cmp	r1, #2
 8004d7c:	f000 8097 	beq.w	8004eae <HAL_RCC_ClockConfig+0x20e>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004d80:	2903      	cmp	r1, #3
 8004d82:	f000 808e 	beq.w	8004ea2 <HAL_RCC_ClockConfig+0x202>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8004d86:	2901      	cmp	r1, #1
 8004d88:	f000 8097 	beq.w	8004eba <HAL_RCC_ClockConfig+0x21a>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8004d8c:	0758      	lsls	r0, r3, #29
 8004d8e:	d59e      	bpl.n	8004cce <HAL_RCC_ClockConfig+0x2e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d90:	4e4d      	ldr	r6, [pc, #308]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d92:	f241 3888 	movw	r8, #5000	; 0x1388
      MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004d96:	6933      	ldr	r3, [r6, #16]
 8004d98:	f023 0307 	bic.w	r3, r3, #7
 8004d9c:	430b      	orrs	r3, r1
 8004d9e:	6133      	str	r3, [r6, #16]
      tickstart = HAL_GetTick();
 8004da0:	f7ff fbf8 	bl	8004594 <HAL_GetTick>
 8004da4:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004da6:	e005      	b.n	8004db4 <HAL_RCC_ClockConfig+0x114>
          if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004da8:	f7ff fbf4 	bl	8004594 <HAL_GetTick>
 8004dac:	1bc0      	subs	r0, r0, r7
 8004dae:	4540      	cmp	r0, r8
 8004db0:	f200 8081 	bhi.w	8004eb6 <HAL_RCC_ClockConfig+0x216>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() !=  (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004db4:	6933      	ldr	r3, [r6, #16]
 8004db6:	6862      	ldr	r2, [r4, #4]
 8004db8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004dbc:	ebb3 0fc2 	cmp.w	r3, r2, lsl #3
 8004dc0:	d1f2      	bne.n	8004da8 <HAL_RCC_ClockConfig+0x108>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004dc2:	6823      	ldr	r3, [r4, #0]
 8004dc4:	0799      	lsls	r1, r3, #30
 8004dc6:	d506      	bpl.n	8004dd6 <HAL_RCC_ClockConfig+0x136>
    if((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8004dc8:	68e1      	ldr	r1, [r4, #12]
 8004dca:	483f      	ldr	r0, [pc, #252]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004dcc:	6982      	ldr	r2, [r0, #24]
 8004dce:	f002 020f 	and.w	r2, r2, #15
 8004dd2:	428a      	cmp	r2, r1
 8004dd4:	d85f      	bhi.n	8004e96 <HAL_RCC_ClockConfig+0x1f6>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004dd6:	493b      	ldr	r1, [pc, #236]	; (8004ec4 <HAL_RCC_ClockConfig+0x224>)
 8004dd8:	680a      	ldr	r2, [r1, #0]
 8004dda:	f002 020f 	and.w	r2, r2, #15
 8004dde:	42aa      	cmp	r2, r5
 8004de0:	d90a      	bls.n	8004df8 <HAL_RCC_ClockConfig+0x158>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004de2:	680a      	ldr	r2, [r1, #0]
 8004de4:	f022 020f 	bic.w	r2, r2, #15
 8004de8:	432a      	orrs	r2, r5
 8004dea:	600a      	str	r2, [r1, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dec:	680a      	ldr	r2, [r1, #0]
 8004dee:	f002 020f 	and.w	r2, r2, #15
 8004df2:	42aa      	cmp	r2, r5
 8004df4:	f47f af6b 	bne.w	8004cce <HAL_RCC_ClockConfig+0x2e>
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8004df8:	075a      	lsls	r2, r3, #29
 8004dfa:	d50b      	bpl.n	8004e14 <HAL_RCC_ClockConfig+0x174>
   if((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8004dfc:	4932      	ldr	r1, [pc, #200]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004dfe:	6920      	ldr	r0, [r4, #16]
 8004e00:	698a      	ldr	r2, [r1, #24]
 8004e02:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004e06:	4290      	cmp	r0, r2
 8004e08:	d204      	bcs.n	8004e14 <HAL_RCC_ClockConfig+0x174>
     MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8004e0a:	698a      	ldr	r2, [r1, #24]
 8004e0c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004e10:	4302      	orrs	r2, r0
 8004e12:	618a      	str	r2, [r1, #24]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e14:	071f      	lsls	r7, r3, #28
 8004e16:	d50b      	bpl.n	8004e30 <HAL_RCC_ClockConfig+0x190>
   if((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8004e18:	492b      	ldr	r1, [pc, #172]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004e1a:	6960      	ldr	r0, [r4, #20]
 8004e1c:	69ca      	ldr	r2, [r1, #28]
 8004e1e:	f002 0270 	and.w	r2, r2, #112	; 0x70
 8004e22:	4290      	cmp	r0, r2
 8004e24:	d204      	bcs.n	8004e30 <HAL_RCC_ClockConfig+0x190>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8004e26:	69ca      	ldr	r2, [r1, #28]
 8004e28:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004e2c:	4302      	orrs	r2, r0
 8004e2e:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e30:	06de      	lsls	r6, r3, #27
 8004e32:	d50b      	bpl.n	8004e4c <HAL_RCC_ClockConfig+0x1ac>
   if((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8004e34:	4924      	ldr	r1, [pc, #144]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004e36:	69a0      	ldr	r0, [r4, #24]
 8004e38:	69ca      	ldr	r2, [r1, #28]
 8004e3a:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
 8004e3e:	4290      	cmp	r0, r2
 8004e40:	d204      	bcs.n	8004e4c <HAL_RCC_ClockConfig+0x1ac>
     MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8004e42:	69ca      	ldr	r2, [r1, #28]
 8004e44:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004e48:	4302      	orrs	r2, r0
 8004e4a:	61ca      	str	r2, [r1, #28]
 if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8004e4c:	069d      	lsls	r5, r3, #26
 8004e4e:	d50b      	bpl.n	8004e68 <HAL_RCC_ClockConfig+0x1c8>
   if((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8004e50:	4a1d      	ldr	r2, [pc, #116]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004e52:	69e1      	ldr	r1, [r4, #28]
 8004e54:	6a13      	ldr	r3, [r2, #32]
 8004e56:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8004e5a:	4299      	cmp	r1, r3
 8004e5c:	d204      	bcs.n	8004e68 <HAL_RCC_ClockConfig+0x1c8>
     MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider) );
 8004e5e:	6a13      	ldr	r3, [r2, #32]
 8004e60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e64:	430b      	orrs	r3, r1
 8004e66:	6213      	str	r3, [r2, #32]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004e68:	f7ff fe7a 	bl	8004b60 <HAL_RCC_GetSysClockFreq>
 8004e6c:	4a16      	ldr	r2, [pc, #88]	; (8004ec8 <HAL_RCC_ClockConfig+0x228>)
 8004e6e:	4603      	mov	r3, r0
 8004e70:	4816      	ldr	r0, [pc, #88]	; (8004ecc <HAL_RCC_ClockConfig+0x22c>)
 8004e72:	6992      	ldr	r2, [r2, #24]
 8004e74:	4916      	ldr	r1, [pc, #88]	; (8004ed0 <HAL_RCC_ClockConfig+0x230>)
 8004e76:	f3c2 2203 	ubfx	r2, r2, #8, #4
 8004e7a:	5c82      	ldrb	r2, [r0, r2]
  halstatus = HAL_InitTick (TICK_INT_PRIORITY);
 8004e7c:	200e      	movs	r0, #14
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004e7e:	f002 021f 	and.w	r2, r2, #31
 8004e82:	40d3      	lsrs	r3, r2
}
 8004e84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8004e88:	600b      	str	r3, [r1, #0]
  halstatus = HAL_InitTick (TICK_INT_PRIORITY);
 8004e8a:	f7fe bfa7 	b.w	8003ddc <HAL_InitTick>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e8e:	07da      	lsls	r2, r3, #31
 8004e90:	f53f af6a 	bmi.w	8004d68 <HAL_RCC_ClockConfig+0xc8>
 8004e94:	e79f      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x136>
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e96:	6982      	ldr	r2, [r0, #24]
 8004e98:	f022 020f 	bic.w	r2, r2, #15
 8004e9c:	4311      	orrs	r1, r2
 8004e9e:	6181      	str	r1, [r0, #24]
 8004ea0:	e799      	b.n	8004dd6 <HAL_RCC_ClockConfig+0x136>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8004ea2:	019f      	lsls	r7, r3, #6
 8004ea4:	f53f af74 	bmi.w	8004d90 <HAL_RCC_ClockConfig+0xf0>
 8004ea8:	e711      	b.n	8004cce <HAL_RCC_ClockConfig+0x2e>
    return HAL_ERROR;
 8004eaa:	2001      	movs	r0, #1
}
 8004eac:	4770      	bx	lr
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8004eae:	039b      	lsls	r3, r3, #14
 8004eb0:	f53f af6e 	bmi.w	8004d90 <HAL_RCC_ClockConfig+0xf0>
 8004eb4:	e70b      	b.n	8004cce <HAL_RCC_ClockConfig+0x2e>
            return HAL_TIMEOUT;
 8004eb6:	2003      	movs	r0, #3
 8004eb8:	e70a      	b.n	8004cd0 <HAL_RCC_ClockConfig+0x30>
        if(__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8004eba:	05de      	lsls	r6, r3, #23
 8004ebc:	f53f af68 	bmi.w	8004d90 <HAL_RCC_ClockConfig+0xf0>
 8004ec0:	e705      	b.n	8004cce <HAL_RCC_ClockConfig+0x2e>
 8004ec2:	bf00      	nop
 8004ec4:	52002000 	.word	0x52002000
 8004ec8:	58024400 	.word	0x58024400
 8004ecc:	08008b54 	.word	0x08008b54
 8004ed0:	20000000 	.word	0x20000000

08004ed4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004ed4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004ed6:	4c3a      	ldr	r4, [pc, #232]	; (8004fc0 <RCCEx_PLL2_Config+0xec>)
 8004ed8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004eda:	f003 0303 	and.w	r3, r3, #3
 8004ede:	2b03      	cmp	r3, #3
 8004ee0:	d067      	beq.n	8004fb2 <RCCEx_PLL2_Config+0xde>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004ee2:	6823      	ldr	r3, [r4, #0]
 8004ee4:	4606      	mov	r6, r0
 8004ee6:	460f      	mov	r7, r1
 8004ee8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8004eec:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004eee:	f7ff fb51 	bl	8004594 <HAL_GetTick>
 8004ef2:	4605      	mov	r5, r0

    /* Wait till PLL is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004ef4:	e004      	b.n	8004f00 <RCCEx_PLL2_Config+0x2c>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004ef6:	f7ff fb4d 	bl	8004594 <HAL_GetTick>
 8004efa:	1b43      	subs	r3, r0, r5
 8004efc:	2b02      	cmp	r3, #2
 8004efe:	d856      	bhi.n	8004fae <RCCEx_PLL2_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f00:	6823      	ldr	r3, [r4, #0]
 8004f02:	011a      	lsls	r2, r3, #4
 8004f04:	d4f7      	bmi.n	8004ef6 <RCCEx_PLL2_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004f06:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004f08:	6832      	ldr	r2, [r6, #0]
 8004f0a:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8004f0e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
 8004f12:	62a3      	str	r3, [r4, #40]	; 0x28
 8004f14:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 8004f18:	3b01      	subs	r3, #1
 8004f1a:	3a01      	subs	r2, #1
 8004f1c:	025b      	lsls	r3, r3, #9
 8004f1e:	0412      	lsls	r2, r2, #16
 8004f20:	b29b      	uxth	r3, r3
 8004f22:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 8004f26:	4313      	orrs	r3, r2
 8004f28:	6872      	ldr	r2, [r6, #4]
 8004f2a:	3a01      	subs	r2, #1
 8004f2c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004f30:	4313      	orrs	r3, r2
 8004f32:	6932      	ldr	r2, [r6, #16]
 8004f34:	3a01      	subs	r2, #1
 8004f36:	0612      	lsls	r2, r2, #24
 8004f38:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8004f3c:	4313      	orrs	r3, r2
 8004f3e:	63a3      	str	r3, [r4, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004f40:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004f42:	6972      	ldr	r2, [r6, #20]
 8004f44:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004f4c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004f4e:	69b3      	ldr	r3, [r6, #24]
 8004f50:	f022 0220 	bic.w	r2, r2, #32
 8004f54:	431a      	orrs	r2, r3

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004f56:	4b1b      	ldr	r3, [pc, #108]	; (8004fc4 <RCCEx_PLL2_Config+0xf0>)
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004f58:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004f5a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004f5c:	f022 0210 	bic.w	r2, r2, #16
 8004f60:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004f62:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8004f64:	69f2      	ldr	r2, [r6, #28]
 8004f66:	400b      	ands	r3, r1
 8004f68:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8004f6c:	63e3      	str	r3, [r4, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004f6e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8004f70:	f043 0310 	orr.w	r3, r3, #16
 8004f74:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004f76:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 8004f78:	b1ef      	cbz	r7, 8004fb6 <RCCEx_PLL2_Config+0xe2>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 8004f7a:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004f7c:	bf0c      	ite	eq
 8004f7e:	f443 1380 	orreq.w	r3, r3, #1048576	; 0x100000
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004f82:	f443 1300 	orrne.w	r3, r3, #2097152	; 0x200000
 8004f86:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004f88:	4c0d      	ldr	r4, [pc, #52]	; (8004fc0 <RCCEx_PLL2_Config+0xec>)
 8004f8a:	6823      	ldr	r3, [r4, #0]
 8004f8c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004f90:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f92:	f7ff faff 	bl	8004594 <HAL_GetTick>
 8004f96:	4605      	mov	r5, r0

    /* Wait till PLL2 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004f98:	e004      	b.n	8004fa4 <RCCEx_PLL2_Config+0xd0>
    {
      if( (HAL_GetTick() - tickstart ) > PLL2_TIMEOUT_VALUE)
 8004f9a:	f7ff fafb 	bl	8004594 <HAL_GetTick>
 8004f9e:	1b40      	subs	r0, r0, r5
 8004fa0:	2802      	cmp	r0, #2
 8004fa2:	d804      	bhi.n	8004fae <RCCEx_PLL2_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004fa4:	6823      	ldr	r3, [r4, #0]
 8004fa6:	011b      	lsls	r3, r3, #4
 8004fa8:	d5f7      	bpl.n	8004f9a <RCCEx_PLL2_Config+0xc6>
    }

  }


  return status;
 8004faa:	2000      	movs	r0, #0
}
 8004fac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8004fae:	2003      	movs	r0, #3
}
 8004fb0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8004fb2:	2001      	movs	r0, #1
}
 8004fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004fb6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8004fba:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004fbc:	e7e4      	b.n	8004f88 <RCCEx_PLL2_Config+0xb4>
 8004fbe:	bf00      	nop
 8004fc0:	58024400 	.word	0x58024400
 8004fc4:	ffff0007 	.word	0xffff0007

08004fc8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004fca:	4c3a      	ldr	r4, [pc, #232]	; (80050b4 <RCCEx_PLL3_Config+0xec>)
 8004fcc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004fce:	f003 0303 	and.w	r3, r3, #3
 8004fd2:	2b03      	cmp	r3, #3
 8004fd4:	d067      	beq.n	80050a6 <RCCEx_PLL3_Config+0xde>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004fd6:	6823      	ldr	r3, [r4, #0]
 8004fd8:	4606      	mov	r6, r0
 8004fda:	460f      	mov	r7, r1
 8004fdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004fe0:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fe2:	f7ff fad7 	bl	8004594 <HAL_GetTick>
 8004fe6:	4605      	mov	r5, r0
    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004fe8:	e004      	b.n	8004ff4 <RCCEx_PLL3_Config+0x2c>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 8004fea:	f7ff fad3 	bl	8004594 <HAL_GetTick>
 8004fee:	1b43      	subs	r3, r0, r5
 8004ff0:	2b02      	cmp	r3, #2
 8004ff2:	d856      	bhi.n	80050a2 <RCCEx_PLL3_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004ff4:	6823      	ldr	r3, [r4, #0]
 8004ff6:	009a      	lsls	r2, r3, #2
 8004ff8:	d4f7      	bmi.n	8004fea <RCCEx_PLL3_Config+0x22>
        return HAL_TIMEOUT;
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004ffa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8004ffc:	6832      	ldr	r2, [r6, #0]
 8004ffe:	f023 737c 	bic.w	r3, r3, #66060288	; 0x3f00000
 8005002:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
 8005006:	62a3      	str	r3, [r4, #40]	; 0x28
 8005008:	e9d6 3202 	ldrd	r3, r2, [r6, #8]
 800500c:	3b01      	subs	r3, #1
 800500e:	3a01      	subs	r2, #1
 8005010:	025b      	lsls	r3, r3, #9
 8005012:	0412      	lsls	r2, r2, #16
 8005014:	b29b      	uxth	r3, r3
 8005016:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
 800501a:	4313      	orrs	r3, r2
 800501c:	6872      	ldr	r2, [r6, #4]
 800501e:	3a01      	subs	r2, #1
 8005020:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005024:	4313      	orrs	r3, r2
 8005026:	6932      	ldr	r2, [r6, #16]
 8005028:	3a01      	subs	r2, #1
 800502a:	0612      	lsls	r2, r2, #24
 800502c:	f002 42fe 	and.w	r2, r2, #2130706432	; 0x7f000000
 8005030:	4313      	orrs	r3, r2
 8005032:	6423      	str	r3, [r4, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005034:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005036:	6972      	ldr	r2, [r6, #20]
 8005038:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800503c:	4313      	orrs	r3, r2
 800503e:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005040:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005042:	69b3      	ldr	r3, [r6, #24]
 8005044:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8005048:	431a      	orrs	r2, r3

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800504a:	4b1b      	ldr	r3, [pc, #108]	; (80050b8 <RCCEx_PLL3_Config+0xf0>)
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800504c:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_DISABLE();
 800504e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005050:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005054:	62e2      	str	r2, [r4, #44]	; 0x2c
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005056:	6c61      	ldr	r1, [r4, #68]	; 0x44
 8005058:	69f2      	ldr	r2, [r6, #28]
 800505a:	400b      	ands	r3, r1
 800505c:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005060:	6463      	str	r3, [r4, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005062:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8005064:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005068:	62e3      	str	r3, [r4, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if(Divider == DIVIDER_P_UPDATE)
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800506a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    if(Divider == DIVIDER_P_UPDATE)
 800506c:	b1ef      	cbz	r7, 80050aa <RCCEx_PLL3_Config+0xe2>
    }
    else if(Divider == DIVIDER_Q_UPDATE)
 800506e:	2f01      	cmp	r7, #1
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005070:	bf0c      	ite	eq
 8005072:	f443 0300 	orreq.w	r3, r3, #8388608	; 0x800000
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005076:	f043 7380 	orrne.w	r3, r3, #16777216	; 0x1000000
 800507a:	62e3      	str	r3, [r4, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800507c:	4c0d      	ldr	r4, [pc, #52]	; (80050b4 <RCCEx_PLL3_Config+0xec>)
 800507e:	6823      	ldr	r3, [r4, #0]
 8005080:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005084:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005086:	f7ff fa85 	bl	8004594 <HAL_GetTick>
 800508a:	4605      	mov	r5, r0

    /* Wait till PLL3 is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800508c:	e004      	b.n	8005098 <RCCEx_PLL3_Config+0xd0>
    {
      if( (HAL_GetTick() - tickstart ) > PLL3_TIMEOUT_VALUE)
 800508e:	f7ff fa81 	bl	8004594 <HAL_GetTick>
 8005092:	1b40      	subs	r0, r0, r5
 8005094:	2802      	cmp	r0, #2
 8005096:	d804      	bhi.n	80050a2 <RCCEx_PLL3_Config+0xda>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005098:	6823      	ldr	r3, [r4, #0]
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	d5f7      	bpl.n	800508e <RCCEx_PLL3_Config+0xc6>
    }

  }


  return status;
 800509e:	2000      	movs	r0, #0
}
 80050a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 80050a2:	2003      	movs	r0, #3
}
 80050a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80050a6:	2001      	movs	r0, #1
}
 80050a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80050aa:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80050ae:	62e3      	str	r3, [r4, #44]	; 0x2c
 80050b0:	e7e4      	b.n	800507c <RCCEx_PLL3_Config+0xb4>
 80050b2:	bf00      	nop
 80050b4:	58024400 	.word	0x58024400
 80050b8:	ffff0007 	.word	0xffff0007

080050bc <HAL_RCCEx_PeriphCLKConfig>:
{
 80050bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80050c0:	6803      	ldr	r3, [r0, #0]
{
 80050c2:	4604      	mov	r4, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80050c4:	f013 6600 	ands.w	r6, r3, #134217728	; 0x8000000
 80050c8:	d022      	beq.n	8005110 <HAL_RCCEx_PeriphCLKConfig+0x54>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80050ca:	6e42      	ldr	r2, [r0, #100]	; 0x64
 80050cc:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80050d0:	f000 84ce 	beq.w	8005a70 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
 80050d4:	d811      	bhi.n	80050fa <HAL_RCCEx_PeriphCLKConfig+0x3e>
 80050d6:	2a00      	cmp	r2, #0
 80050d8:	f000 84f8 	beq.w	8005acc <HAL_RCCEx_PeriphCLKConfig+0xa10>
 80050dc:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80050e0:	f040 84f1 	bne.w	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80050e4:	2102      	movs	r1, #2
 80050e6:	3004      	adds	r0, #4
 80050e8:	f7ff fef4 	bl	8004ed4 <RCCEx_PLL2_Config>
 80050ec:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 80050ee:	2e00      	cmp	r6, #0
 80050f0:	f040 8486 	bne.w	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x944>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80050f4:	6e62      	ldr	r2, [r4, #100]	; 0x64
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80050f6:	6823      	ldr	r3, [r4, #0]
 80050f8:	e003      	b.n	8005102 <HAL_RCCEx_PeriphCLKConfig+0x46>
    switch(PeriphClkInit->SpdifrxClockSelection)
 80050fa:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 80050fe:	f040 84e2 	bne.w	8005ac6 <HAL_RCCEx_PeriphCLKConfig+0xa0a>
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005102:	48a8      	ldr	r0, [pc, #672]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8005104:	2600      	movs	r6, #0
 8005106:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8005108:	f421 1140 	bic.w	r1, r1, #3145728	; 0x300000
 800510c:	430a      	orrs	r2, r1
 800510e:	6502      	str	r2, [r0, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005110:	05dd      	lsls	r5, r3, #23
 8005112:	d50a      	bpl.n	800512a <HAL_RCCEx_PeriphCLKConfig+0x6e>
    switch(PeriphClkInit->Sai1ClockSelection)
 8005114:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005116:	2a04      	cmp	r2, #4
 8005118:	d806      	bhi.n	8005128 <HAL_RCCEx_PeriphCLKConfig+0x6c>
 800511a:	e8df f012 	tbh	[pc, r2, lsl #1]
 800511e:	04a2      	.short	0x04a2
 8005120:	049a0493 	.word	0x049a0493
 8005124:	02df02df 	.word	0x02df02df
 8005128:	2601      	movs	r6, #1
 800512a:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800512c:	0598      	lsls	r0, r3, #22
 800512e:	d51b      	bpl.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0xac>
    switch(PeriphClkInit->Sai23ClockSelection)
 8005130:	6da2      	ldr	r2, [r4, #88]	; 0x58
 8005132:	2a80      	cmp	r2, #128	; 0x80
 8005134:	f000 845b 	beq.w	80059ee <HAL_RCCEx_PeriphCLKConfig+0x932>
 8005138:	f200 80ec 	bhi.w	8005314 <HAL_RCCEx_PeriphCLKConfig+0x258>
 800513c:	2a00      	cmp	r2, #0
 800513e:	f000 838b 	beq.w	8005858 <HAL_RCCEx_PeriphCLKConfig+0x79c>
 8005142:	2a40      	cmp	r2, #64	; 0x40
 8005144:	f040 80ed 	bne.w	8005322 <HAL_RCCEx_PeriphCLKConfig+0x266>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005148:	2100      	movs	r1, #0
 800514a:	1d20      	adds	r0, r4, #4
 800514c:	f7ff fec2 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005150:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005152:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005154:	2d00      	cmp	r5, #0
 8005156:	f040 8367 	bne.w	8005828 <HAL_RCCEx_PeriphCLKConfig+0x76c>
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800515a:	4992      	ldr	r1, [pc, #584]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800515c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800515e:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005160:	f422 72e0 	bic.w	r2, r2, #448	; 0x1c0
 8005164:	4302      	orrs	r2, r0
 8005166:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8005168:	0559      	lsls	r1, r3, #21
 800516a:	d51f      	bpl.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0xf0>
    switch(PeriphClkInit->Sai4AClockSelection)
 800516c:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 8005170:	f5b2 0f80 	cmp.w	r2, #4194304	; 0x400000
 8005174:	f000 8447 	beq.w	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x94a>
 8005178:	f200 80d6 	bhi.w	8005328 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 800517c:	2a00      	cmp	r2, #0
 800517e:	f000 8371 	beq.w	8005864 <HAL_RCCEx_PeriphCLKConfig+0x7a8>
 8005182:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 8005186:	f040 80d7 	bne.w	8005338 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800518a:	2100      	movs	r1, #0
 800518c:	1d20      	adds	r0, r4, #4
 800518e:	f7ff fea1 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005192:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005194:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005196:	2d00      	cmp	r5, #0
 8005198:	f040 8344 	bne.w	8005824 <HAL_RCCEx_PeriphCLKConfig+0x768>
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 800519c:	4981      	ldr	r1, [pc, #516]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800519e:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 80051a2:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80051a4:	f422 0260 	bic.w	r2, r2, #14680064	; 0xe00000
 80051a8:	4302      	orrs	r2, r0
 80051aa:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80051ac:	051a      	lsls	r2, r3, #20
 80051ae:	d51f      	bpl.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x134>
    switch(PeriphClkInit->Sai4BClockSelection)
 80051b0:	f8d4 20a8 	ldr.w	r2, [r4, #168]	; 0xa8
 80051b4:	f1b2 7f00 	cmp.w	r2, #33554432	; 0x2000000
 80051b8:	f000 842e 	beq.w	8005a18 <HAL_RCCEx_PeriphCLKConfig+0x95c>
 80051bc:	f200 80bf 	bhi.w	800533e <HAL_RCCEx_PeriphCLKConfig+0x282>
 80051c0:	2a00      	cmp	r2, #0
 80051c2:	f000 8355 	beq.w	8005870 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
 80051c6:	f1b2 7f80 	cmp.w	r2, #16777216	; 0x1000000
 80051ca:	f040 80c0 	bne.w	800534e <HAL_RCCEx_PeriphCLKConfig+0x292>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80051ce:	2100      	movs	r1, #0
 80051d0:	1d20      	adds	r0, r4, #4
 80051d2:	f7ff fe7f 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80051d6:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80051d8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80051da:	2d00      	cmp	r5, #0
 80051dc:	f040 832a 	bne.w	8005834 <HAL_RCCEx_PeriphCLKConfig+0x778>
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80051e0:	4970      	ldr	r1, [pc, #448]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80051e2:	f8d4 00a8 	ldr.w	r0, [r4, #168]	; 0xa8
 80051e6:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80051e8:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 80051ec:	4302      	orrs	r2, r0
 80051ee:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80051f0:	019f      	lsls	r7, r3, #6
 80051f2:	d518      	bpl.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    switch(PeriphClkInit->QspiClockSelection)
 80051f4:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 80051f6:	2a20      	cmp	r2, #32
 80051f8:	f000 83da 	beq.w	80059b0 <HAL_RCCEx_PeriphCLKConfig+0x8f4>
 80051fc:	f200 80aa 	bhi.w	8005354 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8005200:	b13a      	cbz	r2, 8005212 <HAL_RCCEx_PeriphCLKConfig+0x156>
 8005202:	2a10      	cmp	r2, #16
 8005204:	f040 80a9 	bne.w	800535a <HAL_RCCEx_PeriphCLKConfig+0x29e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005208:	4966      	ldr	r1, [pc, #408]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800520a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800520c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005210:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005212:	2d00      	cmp	r5, #0
 8005214:	f040 8359 	bne.w	80058ca <HAL_RCCEx_PeriphCLKConfig+0x80e>
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005218:	4962      	ldr	r1, [pc, #392]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800521a:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 800521c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800521e:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8005222:	4302      	orrs	r2, r0
 8005224:	64ca      	str	r2, [r1, #76]	; 0x4c
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8005226:	04d8      	lsls	r0, r3, #19
 8005228:	d51d      	bpl.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch(PeriphClkInit->Spi123ClockSelection)
 800522a:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 800522c:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005230:	f000 83fb 	beq.w	8005a2a <HAL_RCCEx_PeriphCLKConfig+0x96e>
 8005234:	f200 8094 	bhi.w	8005360 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
 8005238:	2a00      	cmp	r2, #0
 800523a:	f000 831f 	beq.w	800587c <HAL_RCCEx_PeriphCLKConfig+0x7c0>
 800523e:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8005242:	f040 8095 	bne.w	8005370 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005246:	2100      	movs	r1, #0
 8005248:	1d20      	adds	r0, r4, #4
 800524a:	f7ff fe43 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800524e:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005250:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005252:	2d00      	cmp	r5, #0
 8005254:	f040 82ec 	bne.w	8005830 <HAL_RCCEx_PeriphCLKConfig+0x774>
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8005258:	4952      	ldr	r1, [pc, #328]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 800525a:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800525c:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800525e:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8005262:	4302      	orrs	r2, r0
 8005264:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005266:	0499      	lsls	r1, r3, #18
 8005268:	d51a      	bpl.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->Spi45ClockSelection)
 800526a:	6e22      	ldr	r2, [r4, #96]	; 0x60
 800526c:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
 8005270:	f000 8374 	beq.w	800595c <HAL_RCCEx_PeriphCLKConfig+0x8a0>
 8005274:	d87f      	bhi.n	8005376 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
 8005276:	b14a      	cbz	r2, 800528c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8005278:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800527c:	f040 8083 	bne.w	8005386 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005280:	2101      	movs	r1, #1
 8005282:	1d20      	adds	r0, r4, #4
 8005284:	f7ff fe26 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005288:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 800528a:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800528c:	2d00      	cmp	r5, #0
 800528e:	f040 831e 	bne.w	80058ce <HAL_RCCEx_PeriphCLKConfig+0x812>
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005292:	4944      	ldr	r1, [pc, #272]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8005294:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8005296:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005298:	f422 22e0 	bic.w	r2, r2, #458752	; 0x70000
 800529c:	4302      	orrs	r2, r0
 800529e:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80052a0:	045a      	lsls	r2, r3, #17
 80052a2:	d51b      	bpl.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x220>
    switch(PeriphClkInit->Spi6ClockSelection)
 80052a4:	f8d4 20ac 	ldr.w	r2, [r4, #172]	; 0xac
 80052a8:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80052ac:	f000 8360 	beq.w	8005970 <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 80052b0:	d86c      	bhi.n	800538c <HAL_RCCEx_PeriphCLKConfig+0x2d0>
 80052b2:	b142      	cbz	r2, 80052c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80052b4:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80052b8:	d170      	bne.n	800539c <HAL_RCCEx_PeriphCLKConfig+0x2e0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80052ba:	2101      	movs	r1, #1
 80052bc:	1d20      	adds	r0, r4, #4
 80052be:	f7ff fe09 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80052c2:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80052c4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80052c6:	2d00      	cmp	r5, #0
 80052c8:	f040 8303 	bne.w	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x816>
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80052cc:	4935      	ldr	r1, [pc, #212]	; (80053a4 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 80052ce:	f8d4 00ac 	ldr.w	r0, [r4, #172]	; 0xac
 80052d2:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80052d4:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 80052d8:	4302      	orrs	r2, r0
 80052da:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80052dc:	041f      	lsls	r7, r3, #16
 80052de:	d50d      	bpl.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x240>
    switch(PeriphClkInit->FdcanClockSelection)
 80052e0:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 80052e2:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80052e6:	f000 8331 	beq.w	800594c <HAL_RCCEx_PeriphCLKConfig+0x890>
 80052ea:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 80052ee:	f000 8201 	beq.w	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x638>
 80052f2:	2a00      	cmp	r2, #0
 80052f4:	f000 8204 	beq.w	8005700 <HAL_RCCEx_PeriphCLKConfig+0x644>
 80052f8:	2601      	movs	r6, #1
 80052fa:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80052fc:	01d8      	lsls	r0, r3, #7
 80052fe:	d55d      	bpl.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->FmcClockSelection)
 8005300:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005302:	2a03      	cmp	r2, #3
 8005304:	f200 840a 	bhi.w	8005b1c <HAL_RCCEx_PeriphCLKConfig+0xa60>
 8005308:	e8df f012 	tbh	[pc, r2, lsl #1]
 800530c:	03170054 	.word	0x03170054
 8005310:	0054004e 	.word	0x0054004e
    switch(PeriphClkInit->Sai23ClockSelection)
 8005314:	2ac0      	cmp	r2, #192	; 0xc0
 8005316:	f43f af1d 	beq.w	8005154 <HAL_RCCEx_PeriphCLKConfig+0x98>
 800531a:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 800531e:	f43f af19 	beq.w	8005154 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8005322:	2601      	movs	r6, #1
 8005324:	4635      	mov	r5, r6
 8005326:	e71f      	b.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0xac>
    switch(PeriphClkInit->Sai4AClockSelection)
 8005328:	f5b2 0fc0 	cmp.w	r2, #6291456	; 0x600000
 800532c:	f43f af33 	beq.w	8005196 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8005330:	f5b2 0f00 	cmp.w	r2, #8388608	; 0x800000
 8005334:	f43f af2f 	beq.w	8005196 <HAL_RCCEx_PeriphCLKConfig+0xda>
 8005338:	2601      	movs	r6, #1
 800533a:	4635      	mov	r5, r6
 800533c:	e736      	b.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0xf0>
    switch(PeriphClkInit->Sai4BClockSelection)
 800533e:	f1b2 7f40 	cmp.w	r2, #50331648	; 0x3000000
 8005342:	f43f af4a 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x11e>
 8005346:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 800534a:	f43f af46 	beq.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x11e>
 800534e:	2601      	movs	r6, #1
 8005350:	4635      	mov	r5, r6
 8005352:	e74d      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x134>
    switch(PeriphClkInit->QspiClockSelection)
 8005354:	2a30      	cmp	r2, #48	; 0x30
 8005356:	f43f af5c 	beq.w	8005212 <HAL_RCCEx_PeriphCLKConfig+0x156>
 800535a:	2601      	movs	r6, #1
 800535c:	4635      	mov	r5, r6
 800535e:	e762      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x16a>
    switch(PeriphClkInit->Spi123ClockSelection)
 8005360:	f5b2 5f40 	cmp.w	r2, #12288	; 0x3000
 8005364:	f43f af75 	beq.w	8005252 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005368:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 800536c:	f43f af71 	beq.w	8005252 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005370:	2601      	movs	r6, #1
 8005372:	4635      	mov	r5, r6
 8005374:	e777      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    switch(PeriphClkInit->Spi45ClockSelection)
 8005376:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 800537a:	f5b1 2f80 	cmp.w	r1, #262144	; 0x40000
 800537e:	d085      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8005380:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8005384:	d082      	beq.n	800528c <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8005386:	2601      	movs	r6, #1
 8005388:	4635      	mov	r5, r6
 800538a:	e789      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
    switch(PeriphClkInit->Spi6ClockSelection)
 800538c:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 8005390:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8005394:	d097      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005396:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 800539a:	d094      	beq.n	80052c6 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800539c:	2601      	movs	r6, #1
 800539e:	4635      	mov	r5, r6
 80053a0:	e79c      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x220>
 80053a2:	bf00      	nop
 80053a4:	58024400 	.word	0x58024400
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80053a8:	2102      	movs	r1, #2
 80053aa:	1d20      	adds	r0, r4, #4
 80053ac:	f7ff fd92 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053b0:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80053b2:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80053b4:	2d00      	cmp	r5, #0
 80053b6:	f000 826b 	beq.w	8005890 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
 80053ba:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80053bc:	0259      	lsls	r1, r3, #9
 80053be:	f100 81f0 	bmi.w	80057a2 <HAL_RCCEx_PeriphCLKConfig+0x6e6>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80053c2:	07df      	lsls	r7, r3, #31
 80053c4:	d52f      	bpl.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    switch(PeriphClkInit->Usart16ClockSelection)
 80053c6:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80053c8:	2a28      	cmp	r2, #40	; 0x28
 80053ca:	d82a      	bhi.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x366>
 80053cc:	e8df f012 	tbh	[pc, r2, lsl #1]
 80053d0:	002901d3 	.word	0x002901d3
 80053d4:	00290029 	.word	0x00290029
 80053d8:	00290029 	.word	0x00290029
 80053dc:	00290029 	.word	0x00290029
 80053e0:	0029036d 	.word	0x0029036d
 80053e4:	00290029 	.word	0x00290029
 80053e8:	00290029 	.word	0x00290029
 80053ec:	00290029 	.word	0x00290029
 80053f0:	002901cc 	.word	0x002901cc
 80053f4:	00290029 	.word	0x00290029
 80053f8:	00290029 	.word	0x00290029
 80053fc:	00290029 	.word	0x00290029
 8005400:	002901d3 	.word	0x002901d3
 8005404:	00290029 	.word	0x00290029
 8005408:	00290029 	.word	0x00290029
 800540c:	00290029 	.word	0x00290029
 8005410:	002901d3 	.word	0x002901d3
 8005414:	00290029 	.word	0x00290029
 8005418:	00290029 	.word	0x00290029
 800541c:	00290029 	.word	0x00290029
 8005420:	01d3      	.short	0x01d3
 8005422:	2601      	movs	r6, #1
 8005424:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005426:	0798      	lsls	r0, r3, #30
 8005428:	d516      	bpl.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x39c>
    switch(PeriphClkInit->Usart234578ClockSelection)
 800542a:	6f62      	ldr	r2, [r4, #116]	; 0x74
 800542c:	2a05      	cmp	r2, #5
 800542e:	f200 8378 	bhi.w	8005b22 <HAL_RCCEx_PeriphCLKConfig+0xa66>
 8005432:	e8df f012 	tbh	[pc, r2, lsl #1]
 8005436:	000d      	.short	0x000d
 8005438:	00060330 	.word	0x00060330
 800543c:	000d000d 	.word	0x000d000d
 8005440:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005442:	2101      	movs	r1, #1
 8005444:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005448:	f7ff fdbe 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800544c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800544e:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005450:	2d00      	cmp	r5, #0
 8005452:	f000 8225 	beq.w	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
 8005456:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005458:	0759      	lsls	r1, r3, #29
 800545a:	d517      	bpl.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 800545c:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8005460:	2a05      	cmp	r2, #5
 8005462:	f200 8361 	bhi.w	8005b28 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 8005466:	e8df f012 	tbh	[pc, r2, lsl #1]
 800546a:	000d      	.short	0x000d
 800546c:	0006030c 	.word	0x0006030c
 8005470:	000d000d 	.word	0x000d000d
 8005474:	000d      	.short	0x000d
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005476:	2101      	movs	r1, #1
 8005478:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800547c:	f7ff fda4 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005480:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005482:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005484:	2d00      	cmp	r5, #0
 8005486:	f000 8213 	beq.w	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
 800548a:	462e      	mov	r6, r5
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800548c:	069a      	lsls	r2, r3, #26
 800548e:	d51d      	bpl.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x410>
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005490:	f8d4 208c 	ldr.w	r2, [r4, #140]	; 0x8c
 8005494:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8005498:	f000 8245 	beq.w	8005926 <HAL_RCCEx_PeriphCLKConfig+0x86a>
 800549c:	f200 80dc 	bhi.w	8005658 <HAL_RCCEx_PeriphCLKConfig+0x59c>
 80054a0:	b14a      	cbz	r2, 80054b6 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 80054a2:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
 80054a6:	f040 80e1 	bne.w	800566c <HAL_RCCEx_PeriphCLKConfig+0x5b0>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80054aa:	2100      	movs	r1, #0
 80054ac:	1d20      	adds	r0, r4, #4
 80054ae:	f7ff fd11 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80054b2:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80054b4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80054b6:	2d00      	cmp	r5, #0
 80054b8:	f040 8205 	bne.w	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80054bc:	49a9      	ldr	r1, [pc, #676]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 80054be:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 80054c2:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80054c4:	f022 42e0 	bic.w	r2, r2, #1879048192	; 0x70000000
 80054c8:	4302      	orrs	r2, r0
 80054ca:	654a      	str	r2, [r1, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80054cc:	065f      	lsls	r7, r3, #25
 80054ce:	d51d      	bpl.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x450>
    switch(PeriphClkInit->Lptim2ClockSelection)
 80054d0:	f8d4 2098 	ldr.w	r2, [r4, #152]	; 0x98
 80054d4:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 80054d8:	f000 8254 	beq.w	8005984 <HAL_RCCEx_PeriphCLKConfig+0x8c8>
 80054dc:	f200 80c9 	bhi.w	8005672 <HAL_RCCEx_PeriphCLKConfig+0x5b6>
 80054e0:	b14a      	cbz	r2, 80054f6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 80054e2:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80054e6:	f040 80ce 	bne.w	8005686 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80054ea:	2100      	movs	r1, #0
 80054ec:	1d20      	adds	r0, r4, #4
 80054ee:	f7ff fcf1 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80054f2:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 80054f4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80054f6:	2d00      	cmp	r5, #0
 80054f8:	f040 81c8 	bne.w	800588c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80054fc:	4999      	ldr	r1, [pc, #612]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 80054fe:	f8d4 0098 	ldr.w	r0, [r4, #152]	; 0x98
 8005502:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8005504:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8005508:	4302      	orrs	r2, r0
 800550a:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 800550c:	0618      	lsls	r0, r3, #24
 800550e:	d51d      	bpl.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x490>
    switch(PeriphClkInit->Lptim345ClockSelection)
 8005510:	f8d4 209c 	ldr.w	r2, [r4, #156]	; 0x9c
 8005514:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8005518:	f000 823f 	beq.w	800599a <HAL_RCCEx_PeriphCLKConfig+0x8de>
 800551c:	f200 80b6 	bhi.w	800568c <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8005520:	b14a      	cbz	r2, 8005536 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8005522:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005526:	f040 80bb 	bne.w	80056a0 <HAL_RCCEx_PeriphCLKConfig+0x5e4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 800552a:	2100      	movs	r1, #0
 800552c:	1d20      	adds	r0, r4, #4
 800552e:	f7ff fcd1 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005532:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005534:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005536:	2d00      	cmp	r5, #0
 8005538:	f040 81a6 	bne.w	8005888 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800553c:	4989      	ldr	r1, [pc, #548]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 800553e:	f8d4 009c 	ldr.w	r0, [r4, #156]	; 0x9c
 8005542:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8005544:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8005548:	4302      	orrs	r2, r0
 800554a:	658a      	str	r2, [r1, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 800554c:	0719      	lsls	r1, r3, #28
 800554e:	d50b      	bpl.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
    if ((PeriphClkInit->I2c123ClockSelection )== RCC_I2C123CLKSOURCE_PLL3 )
 8005550:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8005554:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8005558:	f000 823e 	beq.w	80059d8 <HAL_RCCEx_PeriphCLKConfig+0x91c>
      __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 800555c:	4881      	ldr	r0, [pc, #516]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 800555e:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8005560:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8005564:	430a      	orrs	r2, r1
 8005566:	6542      	str	r2, [r0, #84]	; 0x54
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005568:	06da      	lsls	r2, r3, #27
 800556a:	d50b      	bpl.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3 )
 800556c:	f8d4 1094 	ldr.w	r1, [r4, #148]	; 0x94
 8005570:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8005574:	f000 8225 	beq.w	80059c2 <HAL_RCCEx_PeriphCLKConfig+0x906>
      __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005578:	487a      	ldr	r0, [pc, #488]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 800557a:	6d82      	ldr	r2, [r0, #88]	; 0x58
 800557c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005580:	430a      	orrs	r2, r1
 8005582:	6582      	str	r2, [r0, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005584:	031f      	lsls	r7, r3, #12
 8005586:	d50e      	bpl.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
    switch(PeriphClkInit->AdcClockSelection)
 8005588:	f8d4 10a0 	ldr.w	r1, [r4, #160]	; 0xa0
 800558c:	f5b1 3f80 	cmp.w	r1, #65536	; 0x10000
 8005590:	f000 80d4 	beq.w	800573c <HAL_RCCEx_PeriphCLKConfig+0x680>
 8005594:	f5b1 3f00 	cmp.w	r1, #131072	; 0x20000
 8005598:	f000 80d7 	beq.w	800574a <HAL_RCCEx_PeriphCLKConfig+0x68e>
 800559c:	2900      	cmp	r1, #0
 800559e:	f000 81ba 	beq.w	8005916 <HAL_RCCEx_PeriphCLKConfig+0x85a>
 80055a2:	2601      	movs	r6, #1
 80055a4:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80055a6:	0358      	lsls	r0, r3, #13
 80055a8:	d50f      	bpl.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x50e>
    switch(PeriphClkInit->UsbClockSelection)
 80055aa:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 80055ae:	f5b2 1f00 	cmp.w	r2, #2097152	; 0x200000
 80055b2:	f000 80b0 	beq.w	8005716 <HAL_RCCEx_PeriphCLKConfig+0x65a>
 80055b6:	f5b2 1f40 	cmp.w	r2, #3145728	; 0x300000
 80055ba:	f000 80b3 	beq.w	8005724 <HAL_RCCEx_PeriphCLKConfig+0x668>
 80055be:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 80055c2:	f000 81a0 	beq.w	8005906 <HAL_RCCEx_PeriphCLKConfig+0x84a>
 80055c6:	2601      	movs	r6, #1
 80055c8:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80055ca:	03d9      	lsls	r1, r3, #15
 80055cc:	d509      	bpl.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x526>
    switch(PeriphClkInit->SdmmcClockSelection)
 80055ce:	6ce2      	ldr	r2, [r4, #76]	; 0x4c
 80055d0:	2a00      	cmp	r2, #0
 80055d2:	f000 8186 	beq.w	80058e2 <HAL_RCCEx_PeriphCLKConfig+0x826>
 80055d6:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80055da:	f000 812d 	beq.w	8005838 <HAL_RCCEx_PeriphCLKConfig+0x77c>
 80055de:	2601      	movs	r6, #1
 80055e0:	4635      	mov	r5, r6
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80055e2:	009a      	lsls	r2, r3, #2
 80055e4:	f100 80d2 	bmi.w	800578c <HAL_RCCEx_PeriphCLKConfig+0x6d0>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80055e8:	039f      	lsls	r7, r3, #14
 80055ea:	d45c      	bmi.n	80056a6 <HAL_RCCEx_PeriphCLKConfig+0x5ea>
    return HAL_OK;
 80055ec:	1e30      	subs	r0, r6, #0
 80055ee:	bf18      	it	ne
 80055f0:	2001      	movne	r0, #1
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80055f2:	02de      	lsls	r6, r3, #11
 80055f4:	d506      	bpl.n	8005604 <HAL_RCCEx_PeriphCLKConfig+0x548>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80055f6:	495b      	ldr	r1, [pc, #364]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 80055f8:	6f25      	ldr	r5, [r4, #112]	; 0x70
 80055fa:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80055fc:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8005600:	432a      	orrs	r2, r5
 8005602:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8005604:	00dd      	lsls	r5, r3, #3
 8005606:	d507      	bpl.n	8005618 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8005608:	4956      	ldr	r1, [pc, #344]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 800560a:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 800560e:	690a      	ldr	r2, [r1, #16]
 8005610:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005614:	432a      	orrs	r2, r5
 8005616:	610a      	str	r2, [r1, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005618:	0299      	lsls	r1, r3, #10
 800561a:	d506      	bpl.n	800562a <HAL_RCCEx_PeriphCLKConfig+0x56e>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800561c:	4951      	ldr	r1, [pc, #324]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 800561e:	6ea5      	ldr	r5, [r4, #104]	; 0x68
 8005620:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 8005622:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8005626:	432a      	orrs	r2, r5
 8005628:	650a      	str	r2, [r1, #80]	; 0x50
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800562a:	005a      	lsls	r2, r3, #1
 800562c:	d509      	bpl.n	8005642 <HAL_RCCEx_PeriphCLKConfig+0x586>
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800562e:	4a4d      	ldr	r2, [pc, #308]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 8005630:	6911      	ldr	r1, [r2, #16]
 8005632:	f421 4100 	bic.w	r1, r1, #32768	; 0x8000
 8005636:	6111      	str	r1, [r2, #16]
 8005638:	6911      	ldr	r1, [r2, #16]
 800563a:	f8d4 50b8 	ldr.w	r5, [r4, #184]	; 0xb8
 800563e:	4329      	orrs	r1, r5
 8005640:	6111      	str	r1, [r2, #16]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005642:	2b00      	cmp	r3, #0
 8005644:	da06      	bge.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x598>
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005646:	4a47      	ldr	r2, [pc, #284]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 8005648:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800564a:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
 800564c:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8005650:	430b      	orrs	r3, r1
 8005652:	64d3      	str	r3, [r2, #76]	; 0x4c
}
 8005654:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    switch(PeriphClkInit->Lptim1ClockSelection)
 8005658:	f022 5180 	bic.w	r1, r2, #268435456	; 0x10000000
 800565c:	f1b1 4f80 	cmp.w	r1, #1073741824	; 0x40000000
 8005660:	f43f af29 	beq.w	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 8005664:	f1b2 5f40 	cmp.w	r2, #805306368	; 0x30000000
 8005668:	f43f af25 	beq.w	80054b6 <HAL_RCCEx_PeriphCLKConfig+0x3fa>
 800566c:	2601      	movs	r6, #1
 800566e:	4635      	mov	r5, r6
 8005670:	e72c      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x410>
    switch(PeriphClkInit->Lptim2ClockSelection)
 8005672:	f422 6180 	bic.w	r1, r2, #1024	; 0x400
 8005676:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800567a:	f43f af3c 	beq.w	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 800567e:	f5b2 6f40 	cmp.w	r2, #3072	; 0xc00
 8005682:	f43f af38 	beq.w	80054f6 <HAL_RCCEx_PeriphCLKConfig+0x43a>
 8005686:	2601      	movs	r6, #1
 8005688:	4635      	mov	r5, r6
 800568a:	e73f      	b.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x450>
    switch(PeriphClkInit->Lptim345ClockSelection)
 800568c:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 8005690:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8005694:	f43f af4f 	beq.w	8005536 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 8005698:	f5b2 4fc0 	cmp.w	r2, #24576	; 0x6000
 800569c:	f43f af4b 	beq.w	8005536 <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80056a0:	2601      	movs	r6, #1
 80056a2:	4635      	mov	r5, r6
 80056a4:	e752      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x490>
    switch(PeriphClkInit->RngClockSelection)
 80056a6:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 80056a8:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 80056ac:	f000 8122 	beq.w	80058f4 <HAL_RCCEx_PeriphCLKConfig+0x838>
 80056b0:	d906      	bls.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x604>
 80056b2:	f422 7180 	bic.w	r1, r2, #256	; 0x100
 80056b6:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 80056ba:	d003      	beq.n	80056c4 <HAL_RCCEx_PeriphCLKConfig+0x608>
 80056bc:	2001      	movs	r0, #1
 80056be:	e798      	b.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x536>
 80056c0:	2a00      	cmp	r2, #0
 80056c2:	d1fb      	bne.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x600>
    if(ret == HAL_OK)
 80056c4:	2d00      	cmp	r5, #0
 80056c6:	d1f9      	bne.n	80056bc <HAL_RCCEx_PeriphCLKConfig+0x600>
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056c8:	4d26      	ldr	r5, [pc, #152]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
    return HAL_OK;
 80056ca:	1e30      	subs	r0, r6, #0
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056cc:	6d69      	ldr	r1, [r5, #84]	; 0x54
    return HAL_OK;
 80056ce:	bf18      	it	ne
 80056d0:	2001      	movne	r0, #1
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80056d2:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80056d6:	430a      	orrs	r2, r1
 80056d8:	656a      	str	r2, [r5, #84]	; 0x54
 80056da:	e78a      	b.n	80055f2 <HAL_RCCEx_PeriphCLKConfig+0x536>
    switch(PeriphClkInit->Sai1ClockSelection)
 80056dc:	4635      	mov	r5, r6
    if(ret == HAL_OK)
 80056de:	2d00      	cmp	r5, #0
 80056e0:	f040 80a4 	bne.w	800582c <HAL_RCCEx_PeriphCLKConfig+0x770>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80056e4:	491f      	ldr	r1, [pc, #124]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 80056e6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80056e8:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 80056ea:	f022 0207 	bic.w	r2, r2, #7
 80056ee:	4302      	orrs	r2, r0
 80056f0:	650a      	str	r2, [r1, #80]	; 0x50
 80056f2:	e51b      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x70>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80056f4:	2101      	movs	r1, #1
 80056f6:	1d20      	adds	r0, r4, #4
 80056f8:	f7ff fbec 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80056fc:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 80056fe:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005700:	2d00      	cmp	r5, #0
 8005702:	f040 80de 	bne.w	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x806>
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005706:	4917      	ldr	r1, [pc, #92]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 8005708:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 800570a:	6d0a      	ldr	r2, [r1, #80]	; 0x50
 800570c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8005710:	4302      	orrs	r2, r0
 8005712:	650a      	str	r2, [r1, #80]	; 0x50
 8005714:	e5f2      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x240>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005716:	2101      	movs	r1, #1
 8005718:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800571c:	f7ff fc54 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005720:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005722:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005724:	2d00      	cmp	r5, #0
 8005726:	f040 80da 	bne.w	80058de <HAL_RCCEx_PeriphCLKConfig+0x822>
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800572a:	490e      	ldr	r1, [pc, #56]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 800572c:	f8d4 0084 	ldr.w	r0, [r4, #132]	; 0x84
 8005730:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005732:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8005736:	4302      	orrs	r2, r0
 8005738:	654a      	str	r2, [r1, #84]	; 0x54
 800573a:	e746      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x50e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800573c:	2102      	movs	r1, #2
 800573e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005742:	f7ff fc41 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8005746:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005748:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 800574a:	2d00      	cmp	r5, #0
 800574c:	f040 80c5 	bne.w	80058da <HAL_RCCEx_PeriphCLKConfig+0x81e>
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005750:	4904      	ldr	r1, [pc, #16]	; (8005764 <HAL_RCCEx_PeriphCLKConfig+0x6a8>)
 8005752:	f8d4 00a0 	ldr.w	r0, [r4, #160]	; 0xa0
 8005756:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 8005758:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 800575c:	4302      	orrs	r2, r0
 800575e:	658a      	str	r2, [r1, #88]	; 0x58
 8005760:	e721      	b.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 8005762:	bf00      	nop
 8005764:	58024400 	.word	0x58024400
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005768:	2101      	movs	r1, #1
 800576a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800576e:	f7ff fc2b 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005772:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005774:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 8005776:	2d00      	cmp	r5, #0
 8005778:	f040 80ad 	bne.w	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800577c:	49af      	ldr	r1, [pc, #700]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 800577e:	6fa0      	ldr	r0, [r4, #120]	; 0x78
 8005780:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 8005782:	f022 0238 	bic.w	r2, r2, #56	; 0x38
 8005786:	4302      	orrs	r2, r0
 8005788:	654a      	str	r2, [r1, #84]	; 0x54
 800578a:	e64c      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x36a>
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 800578c:	2102      	movs	r1, #2
 800578e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005792:	f7ff fc19 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8005796:	6823      	ldr	r3, [r4, #0]
    if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!=HAL_OK)
 8005798:	2800      	cmp	r0, #0
 800579a:	f43f af25 	beq.w	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
      status=HAL_ERROR;
 800579e:	2601      	movs	r6, #1
 80057a0:	e722      	b.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x52c>
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80057a2:	4fa7      	ldr	r7, [pc, #668]	; (8005a40 <HAL_RCCEx_PeriphCLKConfig+0x984>)
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057aa:	603b      	str	r3, [r7, #0]
    tickstart = HAL_GetTick();
 80057ac:	f7fe fef2 	bl	8004594 <HAL_GetTick>
 80057b0:	4680      	mov	r8, r0
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057b2:	e006      	b.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0x706>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057b4:	f7fe feee 	bl	8004594 <HAL_GetTick>
 80057b8:	eba0 0008 	sub.w	r0, r0, r8
 80057bc:	2864      	cmp	r0, #100	; 0x64
 80057be:	f200 817e 	bhi.w	8005abe <HAL_RCCEx_PeriphCLKConfig+0xa02>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	05da      	lsls	r2, r3, #23
 80057c6:	d5f5      	bpl.n	80057b4 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
    if(ret == HAL_OK)
 80057c8:	2d00      	cmp	r5, #0
 80057ca:	f040 81a4 	bne.w	8005b16 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
      if((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80057ce:	4a9b      	ldr	r2, [pc, #620]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 80057d0:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 80057d4:	6f11      	ldr	r1, [r2, #112]	; 0x70
 80057d6:	4059      	eors	r1, r3
 80057d8:	f411 7f40 	tst.w	r1, #768	; 0x300
 80057dc:	d00b      	beq.n	80057f6 <HAL_RCCEx_PeriphCLKConfig+0x73a>
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057de:	6f11      	ldr	r1, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_FORCE();
 80057e0:	6f10      	ldr	r0, [r2, #112]	; 0x70
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80057e2:	f421 7140 	bic.w	r1, r1, #768	; 0x300
        __HAL_RCC_BACKUPRESET_FORCE();
 80057e6:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 80057ea:	6710      	str	r0, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057ec:	6f10      	ldr	r0, [r2, #112]	; 0x70
 80057ee:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80057f2:	6710      	str	r0, [r2, #112]	; 0x70
        RCC->BDCR = tmpreg;
 80057f4:	6711      	str	r1, [r2, #112]	; 0x70
      if(PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80057f6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80057fa:	f000 816e 	beq.w	8005ada <HAL_RCCEx_PeriphCLKConfig+0xa1e>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057fe:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8005802:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8005806:	f000 817c 	beq.w	8005b02 <HAL_RCCEx_PeriphCLKConfig+0xa46>
 800580a:	498c      	ldr	r1, [pc, #560]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 800580c:	690a      	ldr	r2, [r1, #16]
 800580e:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 8005812:	610a      	str	r2, [r1, #16]
 8005814:	4a89      	ldr	r2, [pc, #548]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 8005816:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800581a:	6f11      	ldr	r1, [r2, #112]	; 0x70
 800581c:	430b      	orrs	r3, r1
 800581e:	6713      	str	r3, [r2, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005820:	6823      	ldr	r3, [r4, #0]
 8005822:	e5ce      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x306>
 8005824:	462e      	mov	r6, r5
 8005826:	e4c1      	b.n	80051ac <HAL_RCCEx_PeriphCLKConfig+0xf0>
 8005828:	462e      	mov	r6, r5
 800582a:	e49d      	b.n	8005168 <HAL_RCCEx_PeriphCLKConfig+0xac>
 800582c:	462e      	mov	r6, r5
 800582e:	e47d      	b.n	800512c <HAL_RCCEx_PeriphCLKConfig+0x70>
 8005830:	462e      	mov	r6, r5
 8005832:	e518      	b.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005834:	462e      	mov	r6, r5
 8005836:	e4db      	b.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x134>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 8005838:	2102      	movs	r1, #2
 800583a:	1d20      	adds	r0, r4, #4
 800583c:	f7ff fb4a 	bl	8004ed4 <RCCEx_PLL2_Config>
 8005840:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005842:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005844:	2d00      	cmp	r5, #0
 8005846:	d153      	bne.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x834>
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8005848:	497c      	ldr	r1, [pc, #496]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 800584a:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 800584c:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 800584e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8005852:	4302      	orrs	r2, r0
 8005854:	64ca      	str	r2, [r1, #76]	; 0x4c
 8005856:	e6c4      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005858:	4978      	ldr	r1, [pc, #480]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 800585a:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800585c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005860:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005862:	e477      	b.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x98>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005864:	4975      	ldr	r1, [pc, #468]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 8005866:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005868:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800586c:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800586e:	e492      	b.n	8005196 <HAL_RCCEx_PeriphCLKConfig+0xda>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005870:	4972      	ldr	r1, [pc, #456]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 8005872:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005874:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005878:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 800587a:	e4ae      	b.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x11e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800587c:	496f      	ldr	r1, [pc, #444]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 800587e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005880:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005884:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005886:	e4e4      	b.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005888:	462e      	mov	r6, r5
 800588a:	e65f      	b.n	800554c <HAL_RCCEx_PeriphCLKConfig+0x490>
 800588c:	462e      	mov	r6, r5
 800588e:	e63d      	b.n	800550c <HAL_RCCEx_PeriphCLKConfig+0x450>
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8005890:	496a      	ldr	r1, [pc, #424]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 8005892:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8005894:	6cca      	ldr	r2, [r1, #76]	; 0x4c
 8005896:	f022 0203 	bic.w	r2, r2, #3
 800589a:	4302      	orrs	r2, r0
 800589c:	64ca      	str	r2, [r1, #76]	; 0x4c
 800589e:	e58d      	b.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x300>
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80058a0:	4966      	ldr	r1, [pc, #408]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 80058a2:	6f60      	ldr	r0, [r4, #116]	; 0x74
 80058a4:	6d4a      	ldr	r2, [r1, #84]	; 0x54
 80058a6:	f022 0207 	bic.w	r2, r2, #7
 80058aa:	4302      	orrs	r2, r0
 80058ac:	654a      	str	r2, [r1, #84]	; 0x54
 80058ae:	e5d3      	b.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x39c>
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058b0:	4962      	ldr	r1, [pc, #392]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 80058b2:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 80058b6:	6d8a      	ldr	r2, [r1, #88]	; 0x58
 80058b8:	f022 0207 	bic.w	r2, r2, #7
 80058bc:	4302      	orrs	r2, r0
 80058be:	658a      	str	r2, [r1, #88]	; 0x58
 80058c0:	e5e4      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80058c2:	462e      	mov	r6, r5
 80058c4:	e51a      	b.n	80052fc <HAL_RCCEx_PeriphCLKConfig+0x240>
 80058c6:	462e      	mov	r6, r5
 80058c8:	e600      	b.n	80054cc <HAL_RCCEx_PeriphCLKConfig+0x410>
 80058ca:	462e      	mov	r6, r5
 80058cc:	e4ab      	b.n	8005226 <HAL_RCCEx_PeriphCLKConfig+0x16a>
 80058ce:	462e      	mov	r6, r5
 80058d0:	e4e6      	b.n	80052a0 <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 80058d2:	462e      	mov	r6, r5
 80058d4:	e502      	b.n	80052dc <HAL_RCCEx_PeriphCLKConfig+0x220>
 80058d6:	462e      	mov	r6, r5
 80058d8:	e5a5      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x36a>
 80058da:	462e      	mov	r6, r5
 80058dc:	e663      	b.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0x4ea>
 80058de:	462e      	mov	r6, r5
 80058e0:	e673      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0x50e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058e2:	4956      	ldr	r1, [pc, #344]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 80058e4:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 80058e6:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80058ea:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 80058ec:	2d00      	cmp	r5, #0
 80058ee:	d0ab      	beq.n	8005848 <HAL_RCCEx_PeriphCLKConfig+0x78c>
 80058f0:	462e      	mov	r6, r5
 80058f2:	e676      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x526>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80058f4:	4851      	ldr	r0, [pc, #324]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 80058f6:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80058f8:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 80058fc:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 80058fe:	2d00      	cmp	r5, #0
 8005900:	f47f aedc 	bne.w	80056bc <HAL_RCCEx_PeriphCLKConfig+0x600>
 8005904:	e6e0      	b.n	80056c8 <HAL_RCCEx_PeriphCLKConfig+0x60c>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005906:	494d      	ldr	r1, [pc, #308]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 8005908:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800590a:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800590e:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005910:	2d00      	cmp	r5, #0
 8005912:	d1e4      	bne.n	80058de <HAL_RCCEx_PeriphCLKConfig+0x822>
 8005914:	e709      	b.n	800572a <HAL_RCCEx_PeriphCLKConfig+0x66e>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005916:	1d20      	adds	r0, r4, #4
 8005918:	f7ff fadc 	bl	8004ed4 <RCCEx_PLL2_Config>
 800591c:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800591e:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005920:	2d00      	cmp	r5, #0
 8005922:	d1da      	bne.n	80058da <HAL_RCCEx_PeriphCLKConfig+0x81e>
 8005924:	e714      	b.n	8005750 <HAL_RCCEx_PeriphCLKConfig+0x694>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005926:	2102      	movs	r1, #2
 8005928:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800592c:	f7ff fb4c 	bl	8004fc8 <RCCEx_PLL3_Config>
 8005930:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8005932:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005934:	2d00      	cmp	r5, #0
 8005936:	d1c6      	bne.n	80058c6 <HAL_RCCEx_PeriphCLKConfig+0x80a>
 8005938:	e5c0      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x400>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800593a:	4940      	ldr	r1, [pc, #256]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 800593c:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 800593e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005942:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005944:	2d00      	cmp	r5, #0
 8005946:	f47f ad38 	bne.w	80053ba <HAL_RCCEx_PeriphCLKConfig+0x2fe>
 800594a:	e7a1      	b.n	8005890 <HAL_RCCEx_PeriphCLKConfig+0x7d4>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800594c:	493b      	ldr	r1, [pc, #236]	; (8005a3c <HAL_RCCEx_PeriphCLKConfig+0x980>)
 800594e:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005950:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005954:	62ca      	str	r2, [r1, #44]	; 0x2c
    if(ret == HAL_OK)
 8005956:	2d00      	cmp	r5, #0
 8005958:	d1b3      	bne.n	80058c2 <HAL_RCCEx_PeriphCLKConfig+0x806>
 800595a:	e6d4      	b.n	8005706 <HAL_RCCEx_PeriphCLKConfig+0x64a>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 800595c:	2101      	movs	r1, #1
 800595e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005962:	f7ff fb31 	bl	8004fc8 <RCCEx_PLL3_Config>
 8005966:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005968:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800596a:	2d00      	cmp	r5, #0
 800596c:	d1af      	bne.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x812>
 800596e:	e490      	b.n	8005292 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_Q_UPDATE);
 8005970:	2101      	movs	r1, #1
 8005972:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005976:	f7ff fb27 	bl	8004fc8 <RCCEx_PLL3_Config>
 800597a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800597c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 800597e:	2d00      	cmp	r5, #0
 8005980:	d1a7      	bne.n	80058d2 <HAL_RCCEx_PeriphCLKConfig+0x816>
 8005982:	e4a3      	b.n	80052cc <HAL_RCCEx_PeriphCLKConfig+0x210>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005984:	2102      	movs	r1, #2
 8005986:	f104 0024 	add.w	r0, r4, #36	; 0x24
 800598a:	f7ff fb1d 	bl	8004fc8 <RCCEx_PLL3_Config>
 800598e:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8005990:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005992:	2d00      	cmp	r5, #0
 8005994:	f47f af7a 	bne.w	800588c <HAL_RCCEx_PeriphCLKConfig+0x7d0>
 8005998:	e5b0      	b.n	80054fc <HAL_RCCEx_PeriphCLKConfig+0x440>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 800599a:	2102      	movs	r1, #2
 800599c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80059a0:	f7ff fb12 	bl	8004fc8 <RCCEx_PLL3_Config>
 80059a4:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80059a6:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80059a8:	2d00      	cmp	r5, #0
 80059aa:	f47f af6d 	bne.w	8005888 <HAL_RCCEx_PeriphCLKConfig+0x7cc>
 80059ae:	e5c5      	b.n	800553c <HAL_RCCEx_PeriphCLKConfig+0x480>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_R_UPDATE);
 80059b0:	2102      	movs	r1, #2
 80059b2:	1d20      	adds	r0, r4, #4
 80059b4:	f7ff fa8e 	bl	8004ed4 <RCCEx_PLL2_Config>
 80059b8:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80059ba:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 80059bc:	2d00      	cmp	r5, #0
 80059be:	d184      	bne.n	80058ca <HAL_RCCEx_PeriphCLKConfig+0x80e>
 80059c0:	e42a      	b.n	8005218 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80059c2:	2102      	movs	r1, #2
 80059c4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80059c8:	f7ff fafe 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059cc:	6823      	ldr	r3, [r4, #0]
      if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80059ce:	2800      	cmp	r0, #0
 80059d0:	f43f add8 	beq.w	8005584 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
        status = HAL_ERROR;
 80059d4:	2601      	movs	r6, #1
 80059d6:	e5d5      	b.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x4c8>
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80059d8:	2102      	movs	r1, #2
 80059da:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80059de:	f7ff faf3 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80059e2:	6823      	ldr	r3, [r4, #0]
        if(RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE)!= HAL_OK)
 80059e4:	2800      	cmp	r0, #0
 80059e6:	f43f adbf 	beq.w	8005568 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
          status = HAL_ERROR;
 80059ea:	2601      	movs	r6, #1
 80059ec:	e5bc      	b.n	8005568 <HAL_RCCEx_PeriphCLKConfig+0x4ac>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80059ee:	2100      	movs	r1, #0
 80059f0:	f104 0024 	add.w	r0, r4, #36	; 0x24
 80059f4:	f7ff fae8 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80059f8:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 80059fa:	4605      	mov	r5, r0
      break;
 80059fc:	f7ff bbaa 	b.w	8005154 <HAL_RCCEx_PeriphCLKConfig+0x98>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005a00:	6823      	ldr	r3, [r4, #0]
 8005a02:	f7ff bb85 	b.w	8005110 <HAL_RCCEx_PeriphCLKConfig+0x54>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005a06:	2100      	movs	r1, #0
 8005a08:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005a0c:	f7ff fadc 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8005a10:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005a12:	4605      	mov	r5, r0
      break;
 8005a14:	f7ff bbbf 	b.w	8005196 <HAL_RCCEx_PeriphCLKConfig+0xda>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a18:	2100      	movs	r1, #0
 8005a1a:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005a1e:	f7ff fad3 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005a22:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8005a24:	4605      	mov	r5, r0
      break;
 8005a26:	f7ff bbd8 	b.w	80051da <HAL_RCCEx_PeriphCLKConfig+0x11e>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005a2a:	2100      	movs	r1, #0
 8005a2c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005a30:	f7ff faca 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8005a34:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005a36:	4605      	mov	r5, r0
      break;
 8005a38:	e40b      	b.n	8005252 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005a3a:	bf00      	nop
 8005a3c:	58024400 	.word	0x58024400
 8005a40:	58024800 	.word	0x58024800
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005a44:	2100      	movs	r1, #0
 8005a46:	1d20      	adds	r0, r4, #4
 8005a48:	f7ff fa44 	bl	8004ed4 <RCCEx_PLL2_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005a4c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_P_UPDATE);
 8005a4e:	4605      	mov	r5, r0
      break;
 8005a50:	e645      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x622>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005a52:	2100      	movs	r1, #0
 8005a54:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8005a58:	f7ff fab6 	bl	8004fc8 <RCCEx_PLL3_Config>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8005a5c:	6823      	ldr	r3, [r4, #0]
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_P_UPDATE);
 8005a5e:	4605      	mov	r5, r0
      break;
 8005a60:	e63d      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x622>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a62:	4933      	ldr	r1, [pc, #204]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0xa74>)
      break;
 8005a64:	4635      	mov	r5, r6
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005a66:	6aca      	ldr	r2, [r1, #44]	; 0x2c
 8005a68:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8005a6c:	62ca      	str	r2, [r1, #44]	; 0x2c
      break;
 8005a6e:	e636      	b.n	80056de <HAL_RCCEx_PeriphCLKConfig+0x622>
      ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3),DIVIDER_R_UPDATE);
 8005a70:	2102      	movs	r1, #2
 8005a72:	3024      	adds	r0, #36	; 0x24
 8005a74:	f7ff faa8 	bl	8004fc8 <RCCEx_PLL3_Config>
 8005a78:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8005a7a:	2e00      	cmp	r6, #0
 8005a7c:	f43f ab3a 	beq.w	80050f4 <HAL_RCCEx_PeriphCLKConfig+0x38>
 8005a80:	e7be      	b.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x944>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005a82:	2101      	movs	r1, #1
 8005a84:	1d20      	adds	r0, r4, #4
 8005a86:	f7ff fa25 	bl	8004ed4 <RCCEx_PLL2_Config>
 8005a8a:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005a8c:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005a8e:	2d00      	cmp	r5, #0
 8005a90:	f47f acfb 	bne.w	800548a <HAL_RCCEx_PeriphCLKConfig+0x3ce>
 8005a94:	e70c      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0x7f4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005a96:	2101      	movs	r1, #1
 8005a98:	1d20      	adds	r0, r4, #4
 8005a9a:	f7ff fa1b 	bl	8004ed4 <RCCEx_PLL2_Config>
 8005a9e:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005aa0:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005aa2:	2d00      	cmp	r5, #0
 8005aa4:	f47f acd7 	bne.w	8005456 <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8005aa8:	e6fa      	b.n	80058a0 <HAL_RCCEx_PeriphCLKConfig+0x7e4>
      ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2),DIVIDER_Q_UPDATE);
 8005aaa:	2101      	movs	r1, #1
 8005aac:	1d20      	adds	r0, r4, #4
 8005aae:	f7ff fa11 	bl	8004ed4 <RCCEx_PLL2_Config>
 8005ab2:	4605      	mov	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005ab4:	6823      	ldr	r3, [r4, #0]
    if(ret == HAL_OK)
 8005ab6:	2d00      	cmp	r5, #0
 8005ab8:	f47f af0d 	bne.w	80058d6 <HAL_RCCEx_PeriphCLKConfig+0x81a>
 8005abc:	e65e      	b.n	800577c <HAL_RCCEx_PeriphCLKConfig+0x6c0>
            ret = HAL_TIMEOUT;
 8005abe:	2603      	movs	r6, #3
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005ac0:	6823      	ldr	r3, [r4, #0]
            ret = HAL_TIMEOUT;
 8005ac2:	4635      	mov	r5, r6
 8005ac4:	e47d      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->SpdifrxClockSelection)
 8005ac6:	2601      	movs	r6, #1
 8005ac8:	f7ff bb22 	b.w	8005110 <HAL_RCCEx_PeriphCLKConfig+0x54>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005acc:	4818      	ldr	r0, [pc, #96]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0xa74>)
 8005ace:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 8005ad0:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8005ad4:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(ret == HAL_OK)
 8005ad6:	f7ff bb14 	b.w	8005102 <HAL_RCCEx_PeriphCLKConfig+0x46>
        tickstart = HAL_GetTick();
 8005ada:	f7fe fd5b 	bl	8004594 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ade:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8005b30 <HAL_RCCEx_PeriphCLKConfig+0xa74>
        tickstart = HAL_GetTick();
 8005ae2:	4607      	mov	r7, r0
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ae4:	f241 3988 	movw	r9, #5000	; 0x1388
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005ae8:	e004      	b.n	8005af4 <HAL_RCCEx_PeriphCLKConfig+0xa38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005aea:	f7fe fd53 	bl	8004594 <HAL_GetTick>
 8005aee:	1bc0      	subs	r0, r0, r7
 8005af0:	4548      	cmp	r0, r9
 8005af2:	d8e4      	bhi.n	8005abe <HAL_RCCEx_PeriphCLKConfig+0xa02>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005af4:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 8005af8:	079b      	lsls	r3, r3, #30
 8005afa:	d5f6      	bpl.n	8005aea <HAL_RCCEx_PeriphCLKConfig+0xa2e>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005afc:	f8d4 30b0 	ldr.w	r3, [r4, #176]	; 0xb0
 8005b00:	e67d      	b.n	80057fe <HAL_RCCEx_PeriphCLKConfig+0x742>
 8005b02:	480b      	ldr	r0, [pc, #44]	; (8005b30 <HAL_RCCEx_PeriphCLKConfig+0xa74>)
 8005b04:	4a0b      	ldr	r2, [pc, #44]	; (8005b34 <HAL_RCCEx_PeriphCLKConfig+0xa78>)
 8005b06:	6901      	ldr	r1, [r0, #16]
 8005b08:	ea02 1213 	and.w	r2, r2, r3, lsr #4
 8005b0c:	f421 517c 	bic.w	r1, r1, #16128	; 0x3f00
 8005b10:	430a      	orrs	r2, r1
 8005b12:	6102      	str	r2, [r0, #16]
 8005b14:	e67e      	b.n	8005814 <HAL_RCCEx_PeriphCLKConfig+0x758>
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8005b16:	6823      	ldr	r3, [r4, #0]
 8005b18:	462e      	mov	r6, r5
 8005b1a:	e452      	b.n	80053c2 <HAL_RCCEx_PeriphCLKConfig+0x306>
    switch(PeriphClkInit->FmcClockSelection)
 8005b1c:	2601      	movs	r6, #1
 8005b1e:	4635      	mov	r5, r6
 8005b20:	e44c      	b.n	80053bc <HAL_RCCEx_PeriphCLKConfig+0x300>
    switch(PeriphClkInit->Usart234578ClockSelection)
 8005b22:	2601      	movs	r6, #1
 8005b24:	4635      	mov	r5, r6
 8005b26:	e497      	b.n	8005458 <HAL_RCCEx_PeriphCLKConfig+0x39c>
    switch(PeriphClkInit->Lpuart1ClockSelection)
 8005b28:	2601      	movs	r6, #1
 8005b2a:	4635      	mov	r5, r6
 8005b2c:	e4ae      	b.n	800548c <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 8005b2e:	bf00      	nop
 8005b30:	58024400 	.word	0x58024400
 8005b34:	00ffffcf 	.word	0x00ffffcf

08005b38 <LL_ADC_Init>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005b38:	6882      	ldr	r2, [r0, #8]
  assert_param(IS_LL_ADC_LEFT_BIT_SHIFT(ADC_InitStruct->LeftBitShift));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 8005b3a:	07d3      	lsls	r3, r2, #31
 8005b3c:	d413      	bmi.n	8005b66 <LL_ADC_Init+0x2e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 8005b3e:	68c2      	ldr	r2, [r0, #12]
 8005b40:	4603      	mov	r3, r0
 8005b42:	6808      	ldr	r0, [r1, #0]
{
 8005b44:	b430      	push	{r4, r5}
              ,
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->LowPowerMode
              );
    
    MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LSHIFT, ADC_InitStruct->LeftBitShift);
 8005b46:	e9d1 5401 	ldrd	r5, r4, [r1, #4]
    MODIFY_REG(ADCx->CFGR,
 8005b4a:	ea40 0104 	orr.w	r1, r0, r4
 8005b4e:	4c07      	ldr	r4, [pc, #28]	; (8005b6c <LL_ADC_Init+0x34>)
  ErrorStatus status = SUCCESS;
 8005b50:	2001      	movs	r0, #1
    MODIFY_REG(ADCx->CFGR,
 8005b52:	4014      	ands	r4, r2
 8005b54:	4321      	orrs	r1, r4
 8005b56:	60d9      	str	r1, [r3, #12]
    MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LSHIFT, ADC_InitStruct->LeftBitShift);
 8005b58:	691a      	ldr	r2, [r3, #16]
 8005b5a:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 8005b5e:	432a      	orrs	r2, r5
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
  }
  return status;
}
 8005b60:	bc30      	pop	{r4, r5}
    MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LSHIFT, ADC_InitStruct->LeftBitShift);
 8005b62:	611a      	str	r2, [r3, #16]
}
 8005b64:	4770      	bx	lr
    status = ERROR;
 8005b66:	2000      	movs	r0, #0
}
 8005b68:	4770      	bx	lr
 8005b6a:	bf00      	nop
 8005b6c:	ffffbfe3 	.word	0xffffbfe3

08005b70 <LL_ADC_REG_Init>:
 8005b70:	6882      	ldr	r2, [r0, #8]
  assert_param(IS_LL_ADC_REG_DATA_TRANSFER_MODE(ADC_REG_InitStruct->DataTransferMode));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 8005b72:	07d3      	lsls	r3, r2, #31
 8005b74:	d418      	bmi.n	8005ba8 <LL_ADC_REG_Init+0x38>
 8005b76:	4603      	mov	r3, r0
{
 8005b78:	b430      	push	{r4, r5}
  if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8005b7a:	684c      	ldr	r4, [r1, #4]
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 serie, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8005b7c:	b9b4      	cbnz	r4, 8005bac <LL_ADC_REG_Init+0x3c>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 8005b7e:	68c2      	ldr	r2, [r0, #12]
 8005b80:	4812      	ldr	r0, [pc, #72]	; (8005bcc <LL_ADC_REG_Init+0x5c>)
 8005b82:	4010      	ands	r0, r2
 8005b84:	680a      	ldr	r2, [r1, #0]
 8005b86:	4310      	orrs	r0, r2
 8005b88:	68ca      	ldr	r2, [r1, #12]
 8005b8a:	4310      	orrs	r0, r2
 8005b8c:	e9d1 5204 	ldrd	r5, r2, [r1, #16]
 8005b90:	ea40 0105 	orr.w	r1, r0, r5
 8005b94:	4311      	orrs	r1, r2
 8005b96:	60d9      	str	r1, [r3, #12]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8005b98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  ErrorStatus status = SUCCESS;
 8005b9a:	2001      	movs	r0, #1
 8005b9c:	f022 020f 	bic.w	r2, r2, #15
 8005ba0:	4322      	orrs	r2, r4
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
  }
  return status;
}
 8005ba2:	bc30      	pop	{r4, r5}
 8005ba4:	631a      	str	r2, [r3, #48]	; 0x30
 8005ba6:	4770      	bx	lr
    status = ERROR;
 8005ba8:	2000      	movs	r0, #0
}
 8005baa:	4770      	bx	lr
      MODIFY_REG(ADCx->CFGR,
 8005bac:	68c0      	ldr	r0, [r0, #12]
 8005bae:	4a07      	ldr	r2, [pc, #28]	; (8005bcc <LL_ADC_REG_Init+0x5c>)
 8005bb0:	4002      	ands	r2, r0
 8005bb2:	6808      	ldr	r0, [r1, #0]
 8005bb4:	4302      	orrs	r2, r0
 8005bb6:	6888      	ldr	r0, [r1, #8]
 8005bb8:	4302      	orrs	r2, r0
 8005bba:	68c8      	ldr	r0, [r1, #12]
 8005bbc:	4302      	orrs	r2, r0
 8005bbe:	e9d1 0104 	ldrd	r0, r1, [r1, #16]
 8005bc2:	4302      	orrs	r2, r0
 8005bc4:	430a      	orrs	r2, r1
 8005bc6:	60da      	str	r2, [r3, #12]
 8005bc8:	e7e6      	b.n	8005b98 <LL_ADC_REG_Init+0x28>
 8005bca:	bf00      	nop
 8005bcc:	fff0c01c 	.word	0xfff0c01c

08005bd0 <LL_DAC_Init>:
  return ((READ_BIT(DACx->CR,
 8005bd0:	f04f 0c01 	mov.w	ip, #1
 8005bd4:	f001 0110 	and.w	r1, r1, #16
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DAC registers are initialized
  *          - ERROR: DAC registers are not initialized
  */
ErrorStatus LL_DAC_Init(DAC_TypeDef *DACx, uint32_t DAC_Channel, LL_DAC_InitTypeDef *DAC_InitStruct)
{
 8005bd8:	4603      	mov	r3, r0
 8005bda:	6800      	ldr	r0, [r0, #0]
 8005bdc:	fa0c fc01 	lsl.w	ip, ip, r1
           == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL);
 8005be0:	ea3c 0000 	bics.w	r0, ip, r0
 8005be4:	d02b      	beq.n	8005c3e <LL_DAC_Init+0x6e>
  assert_param(IS_LL_DAC_TRIGGER_SOURCE(DAC_InitStruct->TriggerSource));
  assert_param(IS_LL_DAC_OUTPUT_BUFFER(DAC_InitStruct->OutputBuffer));
  assert_param(IS_LL_DAC_OUTPUT_CONNECTION(DAC_InitStruct->OutputConnection));
  assert_param(IS_LL_DAC_OUTPUT_MODE(DAC_InitStruct->OutputMode));
  assert_param(IS_LL_DAC_WAVE_AUTO_GENER_MODE(DAC_InitStruct->WaveAutoGeneration));
  if (DAC_InitStruct->WaveAutoGeneration != LL_DAC_WAVE_AUTO_GENERATION_NONE)
 8005be6:	6850      	ldr	r0, [r2, #4]
{
 8005be8:	b470      	push	{r4, r5, r6}
    /*  - TriggerSource                                                       */
    /*  - WaveAutoGeneration                                                  */
    /*  - OutputBuffer                                                        */
    /*  - OutputConnection                                                    */
    /*  - OutputMode                                                          */
    if (DAC_InitStruct->WaveAutoGeneration != LL_DAC_WAVE_AUTO_GENERATION_NONE)
 8005bea:	b9d0      	cbnz	r0, 8005c22 <LL_DAC_Init+0x52>
                 ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                );
    }
    else
    {
      MODIFY_REG(DACx->CR,
 8005bec:	24fc      	movs	r4, #252	; 0xfc
 8005bee:	6818      	ldr	r0, [r3, #0]
 8005bf0:	408c      	lsls	r4, r1
 8005bf2:	ea20 0004 	bic.w	r0, r0, r4
 8005bf6:	6814      	ldr	r4, [r2, #0]
 8005bf8:	408c      	lsls	r4, r1
 8005bfa:	4320      	orrs	r0, r4
 8005bfc:	6018      	str	r0, [r3, #0]
                  | LL_DAC_WAVE_AUTO_GENERATION_NONE
                 ) << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)
                );
    }
    
    MODIFY_REG(DACx->MCR,
 8005bfe:	6955      	ldr	r5, [r2, #20]
 8005c00:	6bdc      	ldr	r4, [r3, #60]	; 0x3c
 8005c02:	e9d2 0603 	ldrd	r0, r6, [r2, #12]
 8005c06:	ea40 0206 	orr.w	r2, r0, r6
 8005c0a:	2007      	movs	r0, #7
 8005c0c:	432a      	orrs	r2, r5
 8005c0e:	4088      	lsls	r0, r1
 8005c10:	fa02 f101 	lsl.w	r1, r2, r1
 8005c14:	ea24 0200 	bic.w	r2, r4, r0
  ErrorStatus status = SUCCESS;
 8005c18:	2001      	movs	r0, #1
    MODIFY_REG(DACx->MCR,
 8005c1a:	4311      	orrs	r1, r2
  {
    /* Initialization error: DAC instance is not disabled.                    */
    status = ERROR;
  }
  return status;
}
 8005c1c:	bc70      	pop	{r4, r5, r6}
    MODIFY_REG(DACx->MCR,
 8005c1e:	63d9      	str	r1, [r3, #60]	; 0x3c
}
 8005c20:	4770      	bx	lr
      MODIFY_REG(DACx->CR,
 8005c22:	6815      	ldr	r5, [r2, #0]
 8005c24:	681c      	ldr	r4, [r3, #0]
 8005c26:	4328      	orrs	r0, r5
 8005c28:	6895      	ldr	r5, [r2, #8]
 8005c2a:	4328      	orrs	r0, r5
 8005c2c:	f640 75fc 	movw	r5, #4092	; 0xffc
 8005c30:	408d      	lsls	r5, r1
 8005c32:	4088      	lsls	r0, r1
 8005c34:	ea24 0405 	bic.w	r4, r4, r5
 8005c38:	4320      	orrs	r0, r4
 8005c3a:	6018      	str	r0, [r3, #0]
 8005c3c:	e7df      	b.n	8005bfe <LL_DAC_Init+0x2e>
    status = ERROR;
 8005c3e:	2000      	movs	r0, #0
}
 8005c40:	4770      	bx	lr
 8005c42:	bf00      	nop

08005c44 <LL_DMA_Init>:
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR,
 8005c44:	4b23      	ldr	r3, [pc, #140]	; (8005cd4 <LL_DMA_Init+0x90>)
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: DMA registers are initialized
  *          - ERROR: Not applicable
  */
uint32_t LL_DMA_Init(DMA_TypeDef *DMAx, uint32_t Stream, LL_DMA_InitTypeDef *DMA_InitStruct)
{
 8005c46:	b4f0      	push	{r4, r5, r6, r7}
 8005c48:	5c5c      	ldrb	r4, [r3, r1]
  assert_param(IS_LL_DMA_REQUEST(DMA_InitStruct->PeriphRequest));
  assert_param(IS_LL_DMA_PRIORITY(DMA_InitStruct->Priority));
  assert_param(IS_LL_DMA_FIFO_MODE_STATE(DMA_InitStruct->FIFOMode));
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if (DMA_InitStruct->FIFOMode != LL_DMA_FIFOMODE_DISABLE)
 8005c4a:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
 8005c4c:	5907      	ldr	r7, [r0, r4]
   * - MemoryOrM2MDstIncMode:  DMA_SxCR_MINC bit
   * - PeriphOrM2MSrcDataSize: DMA_SxCR_PSIZE[1:0] bits
   * - MemoryOrM2MDstDataSize: DMA_SxCR_MSIZE[1:0] bits
   * - Priority:               DMA_SxCR_PL[1:0] bits
   */
  LL_DMA_ConfigTransfer(DMAx, Stream, DMA_InitStruct->Direction | \
 8005c4e:	e9d2 3602 	ldrd	r3, r6, [r2, #8]
 8005c52:	4333      	orrs	r3, r6
                        DMA_InitStruct->Mode                    | \
 8005c54:	6916      	ldr	r6, [r2, #16]
 8005c56:	4333      	orrs	r3, r6
                        DMA_InitStruct->PeriphOrM2MSrcIncMode   | \
 8005c58:	6956      	ldr	r6, [r2, #20]
 8005c5a:	4333      	orrs	r3, r6
                        DMA_InitStruct->MemoryOrM2MDstIncMode   | \
 8005c5c:	6996      	ldr	r6, [r2, #24]
 8005c5e:	4333      	orrs	r3, r6
                        DMA_InitStruct->PeriphOrM2MSrcDataSize  | \
 8005c60:	69d6      	ldr	r6, [r2, #28]
 8005c62:	4333      	orrs	r3, r6
  LL_DMA_ConfigTransfer(DMAx, Stream, DMA_InitStruct->Direction | \
 8005c64:	6a96      	ldr	r6, [r2, #40]	; 0x28
 8005c66:	4333      	orrs	r3, r6
 8005c68:	4e1b      	ldr	r6, [pc, #108]	; (8005cd8 <LL_DMA_Init+0x94>)
 8005c6a:	403e      	ands	r6, r7
 8005c6c:	4333      	orrs	r3, r6
 8005c6e:	5103      	str	r3, [r0, r4]
 8005c70:	1903      	adds	r3, r0, r4
                        DMA_InitStruct->MemoryOrM2MDstDataSize  | \
                        DMA_InitStruct->Priority
                       );

  if (DMA_InitStruct->FIFOMode != LL_DMA_FIFOMODE_DISABLE)
 8005c72:	b195      	cbz	r5, 8005c9a <LL_DMA_Init+0x56>
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_FTH | DMA_SxFCR_DMDIS, FifoMode | FifoThreshold);
 8005c74:	695e      	ldr	r6, [r3, #20]
 8005c76:	6b17      	ldr	r7, [r2, #48]	; 0x30
 8005c78:	f026 0607 	bic.w	r6, r6, #7
 8005c7c:	433d      	orrs	r5, r7
 8005c7e:	4335      	orrs	r5, r6
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MBURST, Mburst);
 8005c80:	6b56      	ldr	r6, [r2, #52]	; 0x34
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->FCR, DMA_SxFCR_FTH | DMA_SxFCR_DMDIS, FifoMode | FifoThreshold);
 8005c82:	615d      	str	r5, [r3, #20]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MBURST, Mburst);
 8005c84:	5905      	ldr	r5, [r0, r4]
 8005c86:	f025 75c0 	bic.w	r5, r5, #25165824	; 0x1800000
 8005c8a:	4335      	orrs	r5, r6
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PBURST, Pburst);
 8005c8c:	6b96      	ldr	r6, [r2, #56]	; 0x38
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_MBURST, Mburst);
 8005c8e:	5105      	str	r5, [r0, r4]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->CR, DMA_SxCR_PBURST, Pburst);
 8005c90:	5905      	ldr	r5, [r0, r4]
 8005c92:	f425 05c0 	bic.w	r5, r5, #6291456	; 0x600000
 8005c96:	4335      	orrs	r5, r6
 8005c98:	5105      	str	r5, [r0, r4]

  /*-------------------------- DMAx SxM0AR Configuration --------------------------
   * Configure the memory or destination base address with parameter :
   * - MemoryOrM2MDstAddress:     DMA_SxM0AR_M0A[31:0] bits
   */
  LL_DMA_SetMemoryAddress(DMAx, Stream, DMA_InitStruct->MemoryOrM2MDstAddress);
 8005c9a:	6854      	ldr	r4, [r2, #4]
  WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->M0AR, MemoryAddress);
 8005c9c:	60dc      	str	r4, [r3, #12]

  /*-------------------------- DMAx SxPAR Configuration ---------------------------
   * Configure the peripheral or source base address with parameter :
   * - PeriphOrM2MSrcAddress:     DMA_SxPAR_PA[31:0] bits
   */
  LL_DMA_SetPeriphAddress(DMAx, Stream, DMA_InitStruct->PeriphOrM2MSrcAddress);
 8005c9e:	6814      	ldr	r4, [r2, #0]
  WRITE_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->PAR, PeriphAddress);
 8005ca0:	609c      	str	r4, [r3, #8]
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->NDTR, DMA_SxNDT, NbData);
 8005ca2:	4c0e      	ldr	r4, [pc, #56]	; (8005cdc <LL_DMA_Init+0x98>)
 8005ca4:	685d      	ldr	r5, [r3, #4]
 8005ca6:	402c      	ands	r4, r5
 8005ca8:	6a15      	ldr	r5, [r2, #32]
 8005caa:	432c      	orrs	r4, r5

  /*--------------------------- DMA SxCR_CHSEL Configuration ----------------------
   * Configure the peripheral base address with parameter :
   * - PeriphRequest:             DMA_SxCR_CHSEL[3:0] bits
   */
  LL_DMA_SetPeriphRequest(DMAx, Stream, DMA_InitStruct->PeriphRequest);
 8005cac:	6a55      	ldr	r5, [r2, #36]	; 0x24
  MODIFY_REG(((DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Stream)) + (uint32_t)(DMAMUX_CCR_SIZE * LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(DMAx))))->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8005cae:	4a0c      	ldr	r2, [pc, #48]	; (8005ce0 <LL_DMA_Init+0x9c>)
  MODIFY_REG(((DMA_Stream_TypeDef *)(dma_base_addr + LL_DMA_STR_OFFSET_TAB[Stream]))->NDTR, DMA_SxNDT, NbData);
 8005cb0:	605c      	str	r4, [r3, #4]
  MODIFY_REG(((DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + (DMAMUX_CCR_SIZE * (Stream)) + (uint32_t)(DMAMUX_CCR_SIZE * LL_DMA_INSTANCE_TO_DMAMUX_CHANNEL(DMAx))))->CCR, DMAMUX_CxCR_DMAREQ_ID, Request);
 8005cb2:	4b0c      	ldr	r3, [pc, #48]	; (8005ce4 <LL_DMA_Init+0xa0>)
 8005cb4:	4290      	cmp	r0, r2

  return (uint32_t)SUCCESS;
}
 8005cb6:	f04f 0001 	mov.w	r0, #1
 8005cba:	440b      	add	r3, r1
 8005cbc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8005cc0:	bf18      	it	ne
 8005cc2:	3320      	addne	r3, #32
 8005cc4:	681a      	ldr	r2, [r3, #0]
 8005cc6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005cca:	432a      	orrs	r2, r5
 8005ccc:	bcf0      	pop	{r4, r5, r6, r7}
 8005cce:	601a      	str	r2, [r3, #0]
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	08008b64 	.word	0x08008b64
 8005cd8:	fffc801f 	.word	0xfffc801f
 8005cdc:	ffff0000 	.word	0xffff0000
 8005ce0:	40020000 	.word	0x40020000
 8005ce4:	10008200 	.word	0x10008200

08005ce8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8005ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005cec:	680c      	ldr	r4, [r1, #0]
{
 8005cee:	b083      	sub	sp, #12
 8005cf0:	fa94 fca4 	rbit	ip, r4
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8005cf4:	fabc fc8c 	clz	ip, ip

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005cf8:	fa34 f30c 	lsrs.w	r3, r4, ip
 8005cfc:	d075      	beq.n	8005dea <LL_GPIO_Init+0x102>
      }
    }
    pinpos++;
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005cfe:	684f      	ldr	r7, [r1, #4]
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8005d00:	2601      	movs	r6, #1
  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005d02:	f107 3bff 	add.w	fp, r7, #4294967295	; 0xffffffff
 8005d06:	e00d      	b.n	8005d24 <LL_GPIO_Init+0x3c>
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8005d08:	68c3      	ldr	r3, [r0, #12]
 8005d0a:	ea08 0803 	and.w	r8, r8, r3
 8005d0e:	690b      	ldr	r3, [r1, #16]
 8005d10:	fb02 f303 	mul.w	r3, r2, r3
 8005d14:	ea43 0308 	orr.w	r3, r3, r8
 8005d18:	60c3      	str	r3, [r0, #12]
    pinpos++;
 8005d1a:	f10c 0c01 	add.w	ip, ip, #1
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005d1e:	fa34 f30c 	lsrs.w	r3, r4, ip
 8005d22:	d048      	beq.n	8005db6 <LL_GPIO_Init+0xce>
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8005d24:	fa06 f30c 	lsl.w	r3, r6, ip
    if (currentpin != 0x00000000U)
 8005d28:	4023      	ands	r3, r4
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8005d2a:	fb03 f203 	mul.w	r2, r3, r3
 8005d2e:	d0f4      	beq.n	8005d1a <LL_GPIO_Init+0x32>
 8005d30:	6805      	ldr	r5, [r0, #0]
 8005d32:	eb02 0842 	add.w	r8, r2, r2, lsl #1
 8005d36:	fb07 f902 	mul.w	r9, r7, r2
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005d3a:	f1bb 0f01 	cmp.w	fp, #1
 8005d3e:	ea25 0e08 	bic.w	lr, r5, r8
 8005d42:	ea6f 0808 	mvn.w	r8, r8
 8005d46:	ea4e 0509 	orr.w	r5, lr, r9
 8005d4a:	6005      	str	r5, [r0, #0]
 8005d4c:	d8dc      	bhi.n	8005d08 <LL_GPIO_Init+0x20>
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8005d4e:	0a1d      	lsrs	r5, r3, #8
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8005d50:	f8d0 9008 	ldr.w	r9, [r0, #8]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8005d54:	fb02 fe02 	mul.w	lr, r2, r2
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8005d58:	2f02      	cmp	r7, #2
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8005d5a:	fb05 f505 	mul.w	r5, r5, r5
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8005d5e:	ea08 0909 	and.w	r9, r8, r9
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8005d62:	fb05 f505 	mul.w	r5, r5, r5
 8005d66:	9500      	str	r5, [sp, #0]
 8005d68:	ebc5 1505 	rsb	r5, r5, r5, lsl #4
 8005d6c:	9501      	str	r5, [sp, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8005d6e:	688d      	ldr	r5, [r1, #8]
 8005d70:	fb05 fa02 	mul.w	sl, r5, r2
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8005d74:	690d      	ldr	r5, [r1, #16]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8005d76:	ea4a 0909 	orr.w	r9, sl, r9
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8005d7a:	fb05 f202 	mul.w	r2, r5, r2
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8005d7e:	f8c0 9008 	str.w	r9, [r0, #8]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8005d82:	f8d0 900c 	ldr.w	r9, [r0, #12]
 8005d86:	ea08 0809 	and.w	r8, r8, r9
 8005d8a:	ea42 0208 	orr.w	r2, r2, r8
 8005d8e:	60c2      	str	r2, [r0, #12]
 8005d90:	d1c3      	bne.n	8005d1a <LL_GPIO_Init+0x32>
        if (currentpin < LL_GPIO_PIN_8)
 8005d92:	2bff      	cmp	r3, #255	; 0xff
 8005d94:	d81e      	bhi.n	8005dd4 <LL_GPIO_Init+0xec>
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8005d96:	694b      	ldr	r3, [r1, #20]
    pinpos++;
 8005d98:	f10c 0c01 	add.w	ip, ip, #1
 8005d9c:	6a02      	ldr	r2, [r0, #32]
 8005d9e:	fb03 f30e 	mul.w	r3, r3, lr
 8005da2:	ebce 1e0e 	rsb	lr, lr, lr, lsl #4
 8005da6:	ea22 0e0e 	bic.w	lr, r2, lr
 8005daa:	ea4e 0303 	orr.w	r3, lr, r3
 8005dae:	6203      	str	r3, [r0, #32]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8005db0:	fa34 f30c 	lsrs.w	r3, r4, ip
 8005db4:	d1b6      	bne.n	8005d24 <LL_GPIO_Init+0x3c>
  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005db6:	f1bb 0f01 	cmp.w	fp, #1
 8005dba:	d807      	bhi.n	8005dcc <LL_GPIO_Init+0xe4>
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8005dbc:	6843      	ldr	r3, [r0, #4]
 8005dbe:	68ca      	ldr	r2, [r1, #12]
 8005dc0:	ea23 0304 	bic.w	r3, r3, r4
 8005dc4:	fb02 f404 	mul.w	r4, r2, r4
 8005dc8:	431c      	orrs	r4, r3
 8005dca:	6044      	str	r4, [r0, #4]
    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);

  }
  return (SUCCESS);
}
 8005dcc:	2001      	movs	r0, #1
 8005dce:	b003      	add	sp, #12
 8005dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8005dd4:	6a42      	ldr	r2, [r0, #36]	; 0x24
 8005dd6:	9b01      	ldr	r3, [sp, #4]
 8005dd8:	9d00      	ldr	r5, [sp, #0]
 8005dda:	ea22 0203 	bic.w	r2, r2, r3
 8005dde:	694b      	ldr	r3, [r1, #20]
 8005de0:	fb05 f303 	mul.w	r3, r5, r3
 8005de4:	4313      	orrs	r3, r2
 8005de6:	6243      	str	r3, [r0, #36]	; 0x24
}
 8005de8:	e797      	b.n	8005d1a <LL_GPIO_Init+0x32>
  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8005dea:	684b      	ldr	r3, [r1, #4]
 8005dec:	f103 3bff 	add.w	fp, r3, #4294967295	; 0xffffffff
 8005df0:	e7e1      	b.n	8005db6 <LL_GPIO_Init+0xce>
 8005df2:	bf00      	nop

08005df4 <LL_GPIO_StructInit>:
void LL_GPIO_StructInit(LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
  /* Reset GPIO init structure parameters values */
  GPIO_InitStruct->Pin        = LL_GPIO_PIN_ALL;
  GPIO_InitStruct->Mode       = LL_GPIO_MODE_ANALOG;
  GPIO_InitStruct->Speed      = LL_GPIO_SPEED_FREQ_LOW;
 8005df4:	2300      	movs	r3, #0
  GPIO_InitStruct->Mode       = LL_GPIO_MODE_ANALOG;
 8005df6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8005dfa:	2203      	movs	r2, #3
  GPIO_InitStruct->OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005dfc:	e9c0 3302 	strd	r3, r3, [r0, #8]
  GPIO_InitStruct->Mode       = LL_GPIO_MODE_ANALOG;
 8005e00:	e9c0 1200 	strd	r1, r2, [r0]
  GPIO_InitStruct->Pull       = LL_GPIO_PULL_NO;
  GPIO_InitStruct->Alternate  = LL_GPIO_AF_0;
 8005e04:	e9c0 3304 	strd	r3, r3, [r0, #16]
}
 8005e08:	4770      	bx	lr
 8005e0a:	bf00      	nop

08005e0c <LL_RCC_GetPLL1ClockFreq>:
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 8005e0c:	495c      	ldr	r1, [pc, #368]	; (8005f80 <LL_RCC_GetPLL1ClockFreq+0x174>)
 8005e0e:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8005e10:	f003 0303 	and.w	r3, r3, #3
  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();

  switch (pllsource)
 8005e14:	2b01      	cmp	r3, #1
{
 8005e16:	b430      	push	{r4, r5}
  switch (pllsource)
 8005e18:	f000 80aa 	beq.w	8005f70 <LL_RCC_GetPLL1ClockFreq+0x164>
 8005e1c:	2b02      	cmp	r3, #2
 8005e1e:	f000 80a0 	beq.w	8005f62 <LL_RCC_GetPLL1ClockFreq+0x156>
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	f000 8092 	beq.w	8005f4c <LL_RCC_GetPLL1ClockFreq+0x140>
 8005e28:	2200      	movs	r2, #0
    default:
      /* PLL clock disabled */
      break;
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 8005e2a:	2300      	movs	r3, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 8005e2c:	4d54      	ldr	r5, [pc, #336]	; (8005f80 <LL_RCC_GetPLL1ClockFreq+0x174>)
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8005e2e:	e9c0 3300 	strd	r3, r3, [r0]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8005e32:	6083      	str	r3, [r0, #8]
 8005e34:	6aa9      	ldr	r1, [r5, #40]	; 0x28
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 8005e36:	6b2c      	ldr	r4, [r5, #48]	; 0x30
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN)?1UL:0UL);
 8005e38:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 8005e3a:	f3c1 1105 	ubfx	r1, r1, #4, #6

  m = LL_RCC_PLL1_GetM();
  n = LL_RCC_PLL1_GetN();
  if (LL_RCC_PLL1FRACN_IsEnabled() != 0U)
 8005e3e:	f013 0301 	ands.w	r3, r3, #1
 8005e42:	d002      	beq.n	8005e4a <LL_RCC_GetPLL1ClockFreq+0x3e>
  return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >>  RCC_PLL1FRACR_FRACN1_Pos);
 8005e44:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8005e46:	f3c3 03cc 	ubfx	r3, r3, #3, #13
  {
    fracn = LL_RCC_PLL1_GetFRACN();
  }

  if (m != 0U)
 8005e4a:	2900      	cmp	r1, #0
 8005e4c:	d07c      	beq.n	8005f48 <LL_RCC_GetPLL1ClockFreq+0x13c>
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 8005e4e:	f3c4 0408 	ubfx	r4, r4, #0, #9
 8005e52:	3401      	adds	r4, #1
 8005e54:	ee07 4a10 	vmov	s14, r4
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN)?1UL:0UL);
 8005e58:	4c49      	ldr	r4, [pc, #292]	; (8005f80 <LL_RCC_GetPLL1ClockFreq+0x174>)
 8005e5a:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005e5c:	03ed      	lsls	r5, r5, #15
 8005e5e:	d523      	bpl.n	8005ea8 <LL_RCC_GetPLL1ClockFreq+0x9c>
  */
uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR)
{
  float_t freq;

  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8005e60:	ee07 3a90 	vmov	s15, r3
 8005e64:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >>  RCC_PLL1DIVR_P1_Pos) + 1UL);
 8005e68:	6b24      	ldr	r4, [r4, #48]	; 0x30
 8005e6a:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8005e6e:	ee07 2a90 	vmov	s15, r2
 8005e72:	ed9f 5a44 	vldr	s10, [pc, #272]	; 8005f84 <LL_RCC_GetPLL1ClockFreq+0x178>
 8005e76:	f3c4 2446 	ubfx	r4, r4, #9, #7
 8005e7a:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8005e7e:	ee07 1a90 	vmov	s15, r1
 8005e82:	eea4 6a85 	vfma.f32	s12, s9, s10
 8005e86:	3401      	adds	r4, #1
 8005e88:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005e8c:	eec5 6aa7 	vdiv.f32	s13, s11, s15

  freq = freq/(float_t)PQR;
 8005e90:	ee07 4a90 	vmov	s15, r4
 8005e94:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8005e98:	ee26 6a86 	vmul.f32	s12, s13, s12
  freq = freq/(float_t)PQR;
 8005e9c:	eec6 6a27 	vdiv.f32	s13, s12, s15

  return (uint32_t)freq;
 8005ea0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005ea4:	edc0 6a00 	vstr	s13, [r0]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN)?1UL:0UL);
 8005ea8:	4c35      	ldr	r4, [pc, #212]	; (8005f80 <LL_RCC_GetPLL1ClockFreq+0x174>)
 8005eaa:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005eac:	03ad      	lsls	r5, r5, #14
 8005eae:	d523      	bpl.n	8005ef8 <LL_RCC_GetPLL1ClockFreq+0xec>
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8005eb0:	ee07 3a90 	vmov	s15, r3
 8005eb4:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >>  RCC_PLL1DIVR_Q1_Pos) + 1UL);
 8005eb8:	6b24      	ldr	r4, [r4, #48]	; 0x30
 8005eba:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8005ebe:	ee07 2a90 	vmov	s15, r2
 8005ec2:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8005f84 <LL_RCC_GetPLL1ClockFreq+0x178>
 8005ec6:	f3c4 4406 	ubfx	r4, r4, #16, #7
 8005eca:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8005ece:	ee07 1a90 	vmov	s15, r1
 8005ed2:	eea4 6a85 	vfma.f32	s12, s9, s10
 8005ed6:	3401      	adds	r4, #1
 8005ed8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005edc:	eec5 6aa7 	vdiv.f32	s13, s11, s15
  freq = freq/(float_t)PQR;
 8005ee0:	ee07 4a90 	vmov	s15, r4
 8005ee4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8005ee8:	ee26 6a86 	vmul.f32	s12, s13, s12
  freq = freq/(float_t)PQR;
 8005eec:	eec6 6a27 	vdiv.f32	s13, s12, s15
  return (uint32_t)freq;
 8005ef0:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005ef4:	edc0 6a01 	vstr	s13, [r0, #4]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN)?1UL:0UL);
 8005ef8:	4c21      	ldr	r4, [pc, #132]	; (8005f80 <LL_RCC_GetPLL1ClockFreq+0x174>)
 8005efa:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005efc:	036d      	lsls	r5, r5, #13
 8005efe:	d523      	bpl.n	8005f48 <LL_RCC_GetPLL1ClockFreq+0x13c>
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8005f00:	ee07 2a90 	vmov	s15, r2
 8005f04:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005f08:	ed9f 5a1e 	vldr	s10, [pc, #120]	; 8005f84 <LL_RCC_GetPLL1ClockFreq+0x178>
 8005f0c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8005f10:	ee07 1a90 	vmov	s15, r1
 8005f14:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 8005f18:	ee07 3a90 	vmov	s15, r3
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >>  RCC_PLL1DIVR_R1_Pos) + 1UL);
 8005f1c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005f1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005f22:	eec6 5a86 	vdiv.f32	s11, s13, s12
 8005f26:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	eea7 7a85 	vfma.f32	s14, s15, s10
  freq = freq/(float_t)PQR;
 8005f30:	ee07 3a90 	vmov	s15, r3
 8005f34:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8005f38:	ee25 7a87 	vmul.f32	s14, s11, s14
  freq = freq/(float_t)PQR;
 8005f3c:	eec7 6a27 	vdiv.f32	s13, s14, s15
  return (uint32_t)freq;
 8005f40:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8005f44:	edc0 6a02 	vstr	s13, [r0, #8]
}
 8005f48:	bc30      	pop	{r4, r5}
 8005f4a:	4770      	bx	lr
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY))?1UL:0UL);
 8005f4c:	680a      	ldr	r2, [r1, #0]
 8005f4e:	f012 0204 	ands.w	r2, r2, #4
 8005f52:	f43f af6a 	beq.w	8005e2a <LL_RCC_GetPLL1ClockFreq+0x1e>
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8005f56:	680b      	ldr	r3, [r1, #0]
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 8005f58:	4a0b      	ldr	r2, [pc, #44]	; (8005f88 <LL_RCC_GetPLL1ClockFreq+0x17c>)
 8005f5a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8005f5e:	40da      	lsrs	r2, r3
 8005f60:	e763      	b.n	8005e2a <LL_RCC_GetPLL1ClockFreq+0x1e>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY))?1UL:0UL);
 8005f62:	680a      	ldr	r2, [r1, #0]
        pllinputfreq = HSE_VALUE;
 8005f64:	4b09      	ldr	r3, [pc, #36]	; (8005f8c <LL_RCC_GetPLL1ClockFreq+0x180>)
 8005f66:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
 8005f6a:	bf18      	it	ne
 8005f6c:	461a      	movne	r2, r3
 8005f6e:	e75c      	b.n	8005e2a <LL_RCC_GetPLL1ClockFreq+0x1e>
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY))?1UL:0UL);
 8005f70:	680a      	ldr	r2, [r1, #0]
        pllinputfreq = CSI_VALUE;
 8005f72:	4b07      	ldr	r3, [pc, #28]	; (8005f90 <LL_RCC_GetPLL1ClockFreq+0x184>)
 8005f74:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8005f78:	bf18      	it	ne
 8005f7a:	461a      	movne	r2, r3
 8005f7c:	e755      	b.n	8005e2a <LL_RCC_GetPLL1ClockFreq+0x1e>
 8005f7e:	bf00      	nop
 8005f80:	58024400 	.word	0x58024400
 8005f84:	39000000 	.word	0x39000000
 8005f88:	03d09000 	.word	0x03d09000
 8005f8c:	00f42400 	.word	0x00f42400
 8005f90:	003d0900 	.word	0x003d0900

08005f94 <LL_RCC_GetPLL2ClockFreq>:
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 8005f94:	495c      	ldr	r1, [pc, #368]	; (8006108 <LL_RCC_GetPLL2ClockFreq+0x174>)
 8005f96:	6a8b      	ldr	r3, [r1, #40]	; 0x28
 8005f98:	f003 0303 	and.w	r3, r3, #3
  switch (pllsource)
 8005f9c:	2b01      	cmp	r3, #1
{
 8005f9e:	b430      	push	{r4, r5}
  switch (pllsource)
 8005fa0:	f000 80aa 	beq.w	80060f8 <LL_RCC_GetPLL2ClockFreq+0x164>
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	f000 80a0 	beq.w	80060ea <LL_RCC_GetPLL2ClockFreq+0x156>
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	f000 8092 	beq.w	80060d4 <LL_RCC_GetPLL2ClockFreq+0x140>
 8005fb0:	2200      	movs	r2, #0
  PLL_Clocks->PLL_P_Frequency = 0U;
 8005fb2:	2300      	movs	r3, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 8005fb4:	4d54      	ldr	r5, [pc, #336]	; (8006108 <LL_RCC_GetPLL2ClockFreq+0x174>)
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8005fb6:	e9c0 3300 	strd	r3, r3, [r0]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8005fba:	6083      	str	r3, [r0, #8]
 8005fbc:	6aa9      	ldr	r1, [r5, #40]	; 0x28
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 8005fbe:	6bac      	ldr	r4, [r5, #56]	; 0x38
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN)?1UL:0UL);
 8005fc0:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 8005fc2:	f3c1 3105 	ubfx	r1, r1, #12, #6
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN)?1UL:0UL);
 8005fc6:	f013 0310 	ands.w	r3, r3, #16
 8005fca:	d002      	beq.n	8005fd2 <LL_RCC_GetPLL2ClockFreq+0x3e>
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >>  RCC_PLL2FRACR_FRACN2_Pos);
 8005fcc:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 8005fce:	f3c3 03cc 	ubfx	r3, r3, #3, #13
  if (m != 0U)
 8005fd2:	2900      	cmp	r1, #0
 8005fd4:	d07c      	beq.n	80060d0 <LL_RCC_GetPLL2ClockFreq+0x13c>
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 8005fd6:	f3c4 0408 	ubfx	r4, r4, #0, #9
 8005fda:	3401      	adds	r4, #1
 8005fdc:	ee07 4a10 	vmov	s14, r4
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN)?1UL:0UL);
 8005fe0:	4c49      	ldr	r4, [pc, #292]	; (8006108 <LL_RCC_GetPLL2ClockFreq+0x174>)
 8005fe2:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8005fe4:	032d      	lsls	r5, r5, #12
 8005fe6:	d523      	bpl.n	8006030 <LL_RCC_GetPLL2ClockFreq+0x9c>
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8005fe8:	ee07 3a90 	vmov	s15, r3
 8005fec:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >>  RCC_PLL2DIVR_P2_Pos) + 1UL);
 8005ff0:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8005ff2:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8005ff6:	ee07 2a90 	vmov	s15, r2
 8005ffa:	ed9f 5a44 	vldr	s10, [pc, #272]	; 800610c <LL_RCC_GetPLL2ClockFreq+0x178>
 8005ffe:	f3c4 2446 	ubfx	r4, r4, #9, #7
 8006002:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8006006:	ee07 1a90 	vmov	s15, r1
 800600a:	eea4 6a85 	vfma.f32	s12, s9, s10
 800600e:	3401      	adds	r4, #1
 8006010:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006014:	eec5 6aa7 	vdiv.f32	s13, s11, s15
  freq = freq/(float_t)PQR;
 8006018:	ee07 4a90 	vmov	s15, r4
 800601c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8006020:	ee26 6a86 	vmul.f32	s12, s13, s12
  freq = freq/(float_t)PQR;
 8006024:	eec6 6a27 	vdiv.f32	s13, s12, s15
  return (uint32_t)freq;
 8006028:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800602c:	edc0 6a00 	vstr	s13, [r0]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN)?1UL:0UL);
 8006030:	4c35      	ldr	r4, [pc, #212]	; (8006108 <LL_RCC_GetPLL2ClockFreq+0x174>)
 8006032:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8006034:	02ed      	lsls	r5, r5, #11
 8006036:	d523      	bpl.n	8006080 <LL_RCC_GetPLL2ClockFreq+0xec>
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8006038:	ee07 3a90 	vmov	s15, r3
 800603c:	eeb8 6ac7 	vcvt.f32.s32	s12, s14
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >>  RCC_PLL2DIVR_Q2_Pos) + 1UL);
 8006040:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8006042:	eef8 4ae7 	vcvt.f32.s32	s9, s15
 8006046:	ee07 2a90 	vmov	s15, r2
 800604a:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800610c <LL_RCC_GetPLL2ClockFreq+0x178>
 800604e:	f3c4 4406 	ubfx	r4, r4, #16, #7
 8006052:	eef8 5ae7 	vcvt.f32.s32	s11, s15
 8006056:	ee07 1a90 	vmov	s15, r1
 800605a:	eea4 6a85 	vfma.f32	s12, s9, s10
 800605e:	3401      	adds	r4, #1
 8006060:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006064:	eec5 6aa7 	vdiv.f32	s13, s11, s15
  freq = freq/(float_t)PQR;
 8006068:	ee07 4a90 	vmov	s15, r4
 800606c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8006070:	ee26 6a86 	vmul.f32	s12, s13, s12
  freq = freq/(float_t)PQR;
 8006074:	eec6 6a27 	vdiv.f32	s13, s12, s15
  return (uint32_t)freq;
 8006078:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 800607c:	edc0 6a01 	vstr	s13, [r0, #4]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN)?1UL:0UL);
 8006080:	4c21      	ldr	r4, [pc, #132]	; (8006108 <LL_RCC_GetPLL2ClockFreq+0x174>)
 8006082:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8006084:	02ad      	lsls	r5, r5, #10
 8006086:	d523      	bpl.n	80060d0 <LL_RCC_GetPLL2ClockFreq+0x13c>
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 8006088:	ee07 2a90 	vmov	s15, r2
 800608c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8006090:	ed9f 5a1e 	vldr	s10, [pc, #120]	; 800610c <LL_RCC_GetPLL2ClockFreq+0x178>
 8006094:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8006098:	ee07 1a90 	vmov	s15, r1
 800609c:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80060a0:	ee07 3a90 	vmov	s15, r3
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >>  RCC_PLL2DIVR_R2_Pos) + 1UL);
 80060a4:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80060a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80060aa:	eec6 5a86 	vdiv.f32	s11, s13, s12
 80060ae:	f3c3 6306 	ubfx	r3, r3, #24, #7
 80060b2:	3301      	adds	r3, #1
 80060b4:	eea7 7a85 	vfma.f32	s14, s15, s10
  freq = freq/(float_t)PQR;
 80060b8:	ee07 3a90 	vmov	s15, r3
 80060bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 80060c0:	ee25 7a87 	vmul.f32	s14, s11, s14
  freq = freq/(float_t)PQR;
 80060c4:	eec7 6a27 	vdiv.f32	s13, s14, s15
  return (uint32_t)freq;
 80060c8:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 80060cc:	edc0 6a02 	vstr	s13, [r0, #8]
}
 80060d0:	bc30      	pop	{r4, r5}
 80060d2:	4770      	bx	lr
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY))?1UL:0UL);
 80060d4:	680a      	ldr	r2, [r1, #0]
 80060d6:	f012 0204 	ands.w	r2, r2, #4
 80060da:	f43f af6a 	beq.w	8005fb2 <LL_RCC_GetPLL2ClockFreq+0x1e>
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 80060de:	680b      	ldr	r3, [r1, #0]
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 80060e0:	4a0b      	ldr	r2, [pc, #44]	; (8006110 <LL_RCC_GetPLL2ClockFreq+0x17c>)
 80060e2:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80060e6:	40da      	lsrs	r2, r3
 80060e8:	e763      	b.n	8005fb2 <LL_RCC_GetPLL2ClockFreq+0x1e>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY))?1UL:0UL);
 80060ea:	680a      	ldr	r2, [r1, #0]
        pllinputfreq = HSE_VALUE;
 80060ec:	4b09      	ldr	r3, [pc, #36]	; (8006114 <LL_RCC_GetPLL2ClockFreq+0x180>)
 80060ee:	f412 3200 	ands.w	r2, r2, #131072	; 0x20000
 80060f2:	bf18      	it	ne
 80060f4:	461a      	movne	r2, r3
 80060f6:	e75c      	b.n	8005fb2 <LL_RCC_GetPLL2ClockFreq+0x1e>
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY))?1UL:0UL);
 80060f8:	680a      	ldr	r2, [r1, #0]
        pllinputfreq = CSI_VALUE;
 80060fa:	4b07      	ldr	r3, [pc, #28]	; (8006118 <LL_RCC_GetPLL2ClockFreq+0x184>)
 80060fc:	f412 7280 	ands.w	r2, r2, #256	; 0x100
 8006100:	bf18      	it	ne
 8006102:	461a      	movne	r2, r3
 8006104:	e755      	b.n	8005fb2 <LL_RCC_GetPLL2ClockFreq+0x1e>
 8006106:	bf00      	nop
 8006108:	58024400 	.word	0x58024400
 800610c:	39000000 	.word	0x39000000
 8006110:	03d09000 	.word	0x03d09000
 8006114:	00f42400 	.word	0x00f42400
 8006118:	003d0900 	.word	0x003d0900

0800611c <LL_RCC_GetPLL3ClockFreq>:
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 800611c:	4a62      	ldr	r2, [pc, #392]	; (80062a8 <LL_RCC_GetPLL3ClockFreq+0x18c>)
 800611e:	6a93      	ldr	r3, [r2, #40]	; 0x28
 8006120:	f003 0303 	and.w	r3, r3, #3
  switch (pllsource)
 8006124:	2b01      	cmp	r3, #1
{
 8006126:	b410      	push	{r4}
  switch (pllsource)
 8006128:	f000 80a5 	beq.w	8006276 <LL_RCC_GetPLL3ClockFreq+0x15a>
 800612c:	2b02      	cmp	r3, #2
 800612e:	f000 809b 	beq.w	8006268 <LL_RCC_GetPLL3ClockFreq+0x14c>
 8006132:	2b00      	cmp	r3, #0
 8006134:	f000 808c 	beq.w	8006250 <LL_RCC_GetPLL3ClockFreq+0x134>
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 8006138:	4c5b      	ldr	r4, [pc, #364]	; (80062a8 <LL_RCC_GetPLL3ClockFreq+0x18c>)
  PLL_Clocks->PLL_P_Frequency = 0U;
 800613a:	2300      	movs	r3, #0
  PLL_Clocks->PLL_Q_Frequency = 0U;
 800613c:	e9c0 3300 	strd	r3, r3, [r0]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8006140:	6083      	str	r3, [r0, #8]
 8006142:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 8006144:	6c21      	ldr	r1, [r4, #64]	; 0x40
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN)?1UL:0UL);
 8006146:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 8006148:	f3c2 5205 	ubfx	r2, r2, #20, #6
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN)?1UL:0UL);
 800614c:	05e4      	lsls	r4, r4, #23
 800614e:	d57c      	bpl.n	800624a <LL_RCC_GetPLL3ClockFreq+0x12e>
 8006150:	ee06 3a90 	vmov	s13, r3
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >>  RCC_PLL3FRACR_FRACN3_Pos);
 8006154:	4c54      	ldr	r4, [pc, #336]	; (80062a8 <LL_RCC_GetPLL3ClockFreq+0x18c>)
 8006156:	6c64      	ldr	r4, [r4, #68]	; 0x44
 8006158:	f3c4 04cc 	ubfx	r4, r4, #3, #13
 800615c:	ee07 4a10 	vmov	s14, r4
  if ((m != 0U) && (pllinputfreq != 0U))
 8006160:	2a00      	cmp	r2, #0
 8006162:	d072      	beq.n	800624a <LL_RCC_GetPLL3ClockFreq+0x12e>
 8006164:	2b00      	cmp	r3, #0
 8006166:	d070      	beq.n	800624a <LL_RCC_GetPLL3ClockFreq+0x12e>
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN)?1UL:0UL);
 8006168:	4b4f      	ldr	r3, [pc, #316]	; (80062a8 <LL_RCC_GetPLL3ClockFreq+0x18c>)
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 800616a:	f3c1 0108 	ubfx	r1, r1, #0, #9
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN)?1UL:0UL);
 800616e:	6adc      	ldr	r4, [r3, #44]	; 0x2c
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 8006170:	3101      	adds	r1, #1
 8006172:	ee07 1a90 	vmov	s15, r1
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN)?1UL:0UL);
 8006176:	0261      	lsls	r1, r4, #9
 8006178:	d51f      	bpl.n	80061ba <LL_RCC_GetPLL3ClockFreq+0x9e>
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 800617a:	ee06 2a10 	vmov	s12, r2
 800617e:	eef8 4ae6 	vcvt.f32.s32	s9, s13
 8006182:	eef8 3ac7 	vcvt.f32.s32	s7, s14
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >>  RCC_PLL3DIVR_P3_Pos) + 1UL);
 8006186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006188:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 800618c:	ed9f 4a47 	vldr	s8, [pc, #284]	; 80062ac <LL_RCC_GetPLL3ClockFreq+0x190>
 8006190:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
 8006194:	f3c3 2346 	ubfx	r3, r3, #9, #7
 8006198:	eec4 5a86 	vdiv.f32	s11, s9, s12
 800619c:	3301      	adds	r3, #1
  freq = freq/(float_t)PQR;
 800619e:	ee06 3a10 	vmov	s12, r3
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 80061a2:	eea3 5a84 	vfma.f32	s10, s7, s8
  freq = freq/(float_t)PQR;
 80061a6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 80061aa:	ee25 5a85 	vmul.f32	s10, s11, s10
  freq = freq/(float_t)PQR;
 80061ae:	eec5 5a06 	vdiv.f32	s11, s10, s12
  return (uint32_t)freq;
 80061b2:	eefc 5ae5 	vcvt.u32.f32	s11, s11
 80061b6:	edc0 5a00 	vstr	s11, [r0]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN)?1UL:0UL);
 80061ba:	4b3b      	ldr	r3, [pc, #236]	; (80062a8 <LL_RCC_GetPLL3ClockFreq+0x18c>)
 80061bc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80061be:	020c      	lsls	r4, r1, #8
 80061c0:	d51f      	bpl.n	8006202 <LL_RCC_GetPLL3ClockFreq+0xe6>
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 80061c2:	ee06 2a10 	vmov	s12, r2
 80061c6:	eef8 4ae6 	vcvt.f32.s32	s9, s13
 80061ca:	eef8 3ac7 	vcvt.f32.s32	s7, s14
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >>  RCC_PLL3DIVR_Q3_Pos) + 1UL);
 80061ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061d0:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
 80061d4:	ed9f 4a35 	vldr	s8, [pc, #212]	; 80062ac <LL_RCC_GetPLL3ClockFreq+0x190>
 80061d8:	eeb8 5ae7 	vcvt.f32.s32	s10, s15
 80061dc:	f3c3 4306 	ubfx	r3, r3, #16, #7
 80061e0:	eec4 5a86 	vdiv.f32	s11, s9, s12
 80061e4:	3301      	adds	r3, #1
  freq = freq/(float_t)PQR;
 80061e6:	ee06 3a10 	vmov	s12, r3
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 80061ea:	eea3 5a84 	vfma.f32	s10, s7, s8
  freq = freq/(float_t)PQR;
 80061ee:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 80061f2:	ee25 5a85 	vmul.f32	s10, s11, s10
  freq = freq/(float_t)PQR;
 80061f6:	eec5 5a06 	vdiv.f32	s11, s10, s12
  return (uint32_t)freq;
 80061fa:	eefc 5ae5 	vcvt.u32.f32	s11, s11
 80061fe:	edc0 5a01 	vstr	s11, [r0, #4]
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN)?1UL:0UL);
 8006202:	4b29      	ldr	r3, [pc, #164]	; (80062a8 <LL_RCC_GetPLL3ClockFreq+0x18c>)
 8006204:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006206:	01c9      	lsls	r1, r1, #7
 8006208:	d51f      	bpl.n	800624a <LL_RCC_GetPLL3ClockFreq+0x12e>
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 800620a:	ee06 2a10 	vmov	s12, r2
 800620e:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8006212:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >>  RCC_PLL3DIVR_R3_Pos) + 1UL);
 8006216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006218:	eeb8 5ac6 	vcvt.f32.s32	s10, s12
 800621c:	eddf 5a23 	vldr	s11, [pc, #140]	; 80062ac <LL_RCC_GetPLL3ClockFreq+0x190>
 8006220:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006224:	f3c3 6306 	ubfx	r3, r3, #24, #7
 8006228:	ee86 6a85 	vdiv.f32	s12, s13, s10
 800622c:	3301      	adds	r3, #1
 800622e:	eee7 7a25 	vfma.f32	s15, s14, s11
  freq = freq/(float_t)PQR;
 8006232:	ee07 3a10 	vmov	s14, r3
 8006236:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN/(float_t)0x2000));
 800623a:	ee66 7a27 	vmul.f32	s15, s12, s15
  freq = freq/(float_t)PQR;
 800623e:	eec7 6a87 	vdiv.f32	s13, s15, s14
  return (uint32_t)freq;
 8006242:	eefc 6ae6 	vcvt.u32.f32	s13, s13
 8006246:	edc0 6a02 	vstr	s13, [r0, #8]
}
 800624a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800624e:	4770      	bx	lr
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY))?1UL:0UL);
 8006250:	6813      	ldr	r3, [r2, #0]
 8006252:	0759      	lsls	r1, r3, #29
 8006254:	f57f af70 	bpl.w	8006138 <LL_RCC_GetPLL3ClockFreq+0x1c>
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8006258:	6812      	ldr	r2, [r2, #0]
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 800625a:	4b15      	ldr	r3, [pc, #84]	; (80062b0 <LL_RCC_GetPLL3ClockFreq+0x194>)
 800625c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8006260:	40d3      	lsrs	r3, r2
 8006262:	ee06 3a90 	vmov	s13, r3
 8006266:	e00c      	b.n	8006282 <LL_RCC_GetPLL3ClockFreq+0x166>
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY))?1UL:0UL);
 8006268:	6813      	ldr	r3, [r2, #0]
 800626a:	039c      	lsls	r4, r3, #14
 800626c:	f57f af64 	bpl.w	8006138 <LL_RCC_GetPLL3ClockFreq+0x1c>
        pllinputfreq = HSE_VALUE;
 8006270:	eddf 6a10 	vldr	s13, [pc, #64]	; 80062b4 <LL_RCC_GetPLL3ClockFreq+0x198>
 8006274:	e005      	b.n	8006282 <LL_RCC_GetPLL3ClockFreq+0x166>
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY))?1UL:0UL);
 8006276:	6813      	ldr	r3, [r2, #0]
 8006278:	05db      	lsls	r3, r3, #23
 800627a:	f57f af5d 	bpl.w	8006138 <LL_RCC_GetPLL3ClockFreq+0x1c>
        pllinputfreq = CSI_VALUE;
 800627e:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80062b8 <LL_RCC_GetPLL3ClockFreq+0x19c>
  PLL_Clocks->PLL_P_Frequency = 0U;
 8006282:	2200      	movs	r2, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 8006284:	4b08      	ldr	r3, [pc, #32]	; (80062a8 <LL_RCC_GetPLL3ClockFreq+0x18c>)
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8006286:	e9c0 2200 	strd	r2, r2, [r0]
  PLL_Clocks->PLL_R_Frequency = 0U;
 800628a:	6082      	str	r2, [r0, #8]
 800628c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 800628e:	6c19      	ldr	r1, [r3, #64]	; 0x40
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN)?1UL:0UL);
 8006290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 8006292:	f3c2 5205 	ubfx	r2, r2, #20, #6
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN)?1UL:0UL);
 8006296:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800629a:	ee07 3a10 	vmov	s14, r3
 800629e:	f04f 0301 	mov.w	r3, #1
 80062a2:	f43f af5d 	beq.w	8006160 <LL_RCC_GetPLL3ClockFreq+0x44>
 80062a6:	e755      	b.n	8006154 <LL_RCC_GetPLL3ClockFreq+0x38>
 80062a8:	58024400 	.word	0x58024400
 80062ac:	39000000 	.word	0x39000000
 80062b0:	03d09000 	.word	0x03d09000
 80062b4:	00f42400 	.word	0x00f42400
 80062b8:	003d0900 	.word	0x003d0900

080062bc <LL_RCC_GetUSARTClockFreq>:
  return (uint32_t) (Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << CONFIG_SHIFT) );
 80062bc:	4a6e      	ldr	r2, [pc, #440]	; (8006478 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80062be:	f3c0 2104 	ubfx	r1, r0, #8, #5
 80062c2:	0e03      	lsrs	r3, r0, #24
 80062c4:	fa52 f280 	uxtab	r2, r2, r0
 80062c8:	408b      	lsls	r3, r1
 80062ca:	f8d2 244c 	ldr.w	r2, [r2, #1100]	; 0x44c
 80062ce:	4013      	ands	r3, r2
 80062d0:	40cb      	lsrs	r3, r1
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80062d2:	b510      	push	{r4, lr}
 80062d4:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80062d8:	4c68      	ldr	r4, [pc, #416]	; (800647c <LL_RCC_GetUSARTClockFreq+0x1c0>)
{
 80062da:	b084      	sub	sp, #16
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80062dc:	42a0      	cmp	r0, r4
 80062de:	d00c      	beq.n	80062fa <LL_RCC_GetUSARTClockFreq+0x3e>
 80062e0:	d83d      	bhi.n	800635e <LL_RCC_GetUSARTClockFreq+0xa2>
 80062e2:	4b67      	ldr	r3, [pc, #412]	; (8006480 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 80062e4:	4298      	cmp	r0, r3
 80062e6:	f000 8086 	beq.w	80063f6 <LL_RCC_GetUSARTClockFreq+0x13a>
 80062ea:	d91f      	bls.n	800632c <LL_RCC_GetUSARTClockFreq+0x70>
 80062ec:	4b65      	ldr	r3, [pc, #404]	; (8006484 <LL_RCC_GetUSARTClockFreq+0x1c8>)
 80062ee:	4298      	cmp	r0, r3
 80062f0:	d012      	beq.n	8006318 <LL_RCC_GetUSARTClockFreq+0x5c>
 80062f2:	f503 437d 	add.w	r3, r3, #64768	; 0xfd00
 80062f6:	4298      	cmp	r0, r3
 80062f8:	d10a      	bne.n	8006310 <LL_RCC_GetUSARTClockFreq+0x54>
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY))?1UL:0UL);
 80062fa:	4b63      	ldr	r3, [pc, #396]	; (8006488 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 80062fc:	6818      	ldr	r0, [r3, #0]
 80062fe:	f010 5000 	ands.w	r0, r0, #536870912	; 0x20000000
 8006302:	d003      	beq.n	800630c <LL_RCC_GetUSARTClockFreq+0x50>

    case LL_RCC_USART16_CLKSOURCE_PLL3Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL3Q:
      if (LL_RCC_PLL3_IsReady() != 0U)
      {
        LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 8006304:	a801      	add	r0, sp, #4
 8006306:	f7ff ff09 	bl	800611c <LL_RCC_GetPLL3ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 800630a:	9802      	ldr	r0, [sp, #8]
      /* Kernel clock disabled */
      break;
  }

  return usart_frequency;
}
 800630c:	b004      	add	sp, #16
 800630e:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006310:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 8006314:	4298      	cmp	r0, r3
 8006316:	d156      	bne.n	80063c6 <LL_RCC_GetUSARTClockFreq+0x10a>
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY))?1UL:0UL);
 8006318:	4b5b      	ldr	r3, [pc, #364]	; (8006488 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 800631a:	6818      	ldr	r0, [r3, #0]
 800631c:	f010 6000 	ands.w	r0, r0, #134217728	; 0x8000000
 8006320:	d0f4      	beq.n	800630c <LL_RCC_GetUSARTClockFreq+0x50>
        LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8006322:	a801      	add	r0, sp, #4
 8006324:	f7ff fe36 	bl	8005f94 <LL_RCC_GetPLL2ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8006328:	9802      	ldr	r0, [sp, #8]
 800632a:	e7ef      	b.n	800630c <LL_RCC_GetUSARTClockFreq+0x50>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800632c:	f5a3 7340 	sub.w	r3, r3, #768	; 0x300
 8006330:	4298      	cmp	r0, r3
 8006332:	d148      	bne.n	80063c6 <LL_RCC_GetUSARTClockFreq+0x10a>
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8006334:	4b54      	ldr	r3, [pc, #336]	; (8006488 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8006336:	691b      	ldr	r3, [r3, #16]
 8006338:	f003 0338 	and.w	r3, r3, #56	; 0x38
{
  uint32_t frequency = 0U;
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800633c:	2b18      	cmp	r3, #24
 800633e:	d845      	bhi.n	80063cc <LL_RCC_GetUSARTClockFreq+0x110>
 8006340:	e8df f003 	tbb	[pc, r3]
 8006344:	44444488 	.word	0x44444488
 8006348:	44444444 	.word	0x44444444
 800634c:	44444498 	.word	0x44444498
 8006350:	44444444 	.word	0x44444444
 8006354:	4444448f 	.word	0x4444448f
 8006358:	44444444 	.word	0x44444444
 800635c:	91          	.byte	0x91
 800635d:	00          	.byte	0x00
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800635e:	4b4b      	ldr	r3, [pc, #300]	; (800648c <LL_RCC_GetUSARTClockFreq+0x1d0>)
 8006360:	4298      	cmp	r0, r3
 8006362:	d018      	beq.n	8006396 <LL_RCC_GetUSARTClockFreq+0xda>
 8006364:	d90f      	bls.n	8006386 <LL_RCC_GetUSARTClockFreq+0xca>
 8006366:	4b4a      	ldr	r3, [pc, #296]	; (8006490 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 8006368:	4298      	cmp	r0, r3
 800636a:	d003      	beq.n	8006374 <LL_RCC_GetUSARTClockFreq+0xb8>
 800636c:	f503 7340 	add.w	r3, r3, #768	; 0x300
 8006370:	4298      	cmp	r0, r3
 8006372:	d128      	bne.n	80063c6 <LL_RCC_GetUSARTClockFreq+0x10a>
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY))?1UL:0UL);
 8006374:	4b44      	ldr	r3, [pc, #272]	; (8006488 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8006376:	6f18      	ldr	r0, [r3, #112]	; 0x70
        usart_frequency = LSE_VALUE;
 8006378:	f010 0002 	ands.w	r0, r0, #2
 800637c:	bf18      	it	ne
 800637e:	f44f 4000 	movne.w	r0, #32768	; 0x8000
}
 8006382:	b004      	add	sp, #16
 8006384:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8006386:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 800638a:	4298      	cmp	r0, r3
 800638c:	d010      	beq.n	80063b0 <LL_RCC_GetUSARTClockFreq+0xf4>
 800638e:	f503 437d 	add.w	r3, r3, #64768	; 0xfd00
 8006392:	4298      	cmp	r0, r3
 8006394:	d108      	bne.n	80063a8 <LL_RCC_GetUSARTClockFreq+0xec>
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY))?1UL:0UL);
 8006396:	4a3c      	ldr	r2, [pc, #240]	; (8006488 <LL_RCC_GetUSARTClockFreq+0x1cc>)
        usart_frequency = CSI_VALUE;
 8006398:	4b3e      	ldr	r3, [pc, #248]	; (8006494 <LL_RCC_GetUSARTClockFreq+0x1d8>)
 800639a:	6810      	ldr	r0, [r2, #0]
 800639c:	f410 7080 	ands.w	r0, r0, #256	; 0x100
 80063a0:	bf18      	it	ne
 80063a2:	4618      	movne	r0, r3
}
 80063a4:	b004      	add	sp, #16
 80063a6:	bd10      	pop	{r4, pc}
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80063a8:	f5a3 3380 	sub.w	r3, r3, #65536	; 0x10000
 80063ac:	4298      	cmp	r0, r3
 80063ae:	d10a      	bne.n	80063c6 <LL_RCC_GetUSARTClockFreq+0x10a>
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY))?1UL:0UL);
 80063b0:	4b35      	ldr	r3, [pc, #212]	; (8006488 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 80063b2:	6818      	ldr	r0, [r3, #0]
 80063b4:	f010 0004 	ands.w	r0, r0, #4
 80063b8:	d0a8      	beq.n	800630c <LL_RCC_GetUSARTClockFreq+0x50>
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 80063ba:	681b      	ldr	r3, [r3, #0]
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 80063bc:	4836      	ldr	r0, [pc, #216]	; (8006498 <LL_RCC_GetUSARTClockFreq+0x1dc>)
 80063be:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 80063c2:	40d8      	lsrs	r0, r3
 80063c4:	e7a2      	b.n	800630c <LL_RCC_GetUSARTClockFreq+0x50>
  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80063c6:	2000      	movs	r0, #0
}
 80063c8:	b004      	add	sp, #16
 80063ca:	bd10      	pop	{r4, pc}
  uint32_t frequency = 0U;
 80063cc:	2300      	movs	r3, #0
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 80063ce:	4a2e      	ldr	r2, [pc, #184]	; (8006488 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 80063d0:	6990      	ldr	r0, [r2, #24]
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 80063d2:	6994      	ldr	r4, [r2, #24]
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1));
 80063d4:	69d2      	ldr	r2, [r2, #28]
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(),LL_RCC_GetSysPrescaler())));
 80063d6:	f3c0 2003 	ubfx	r0, r0, #8, #4
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 80063da:	f004 040f 	and.w	r4, r4, #15
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80063de:	f3c2 1202 	ubfx	r2, r2, #4, #3
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(),LL_RCC_GetSysPrescaler())));
 80063e2:	492e      	ldr	r1, [pc, #184]	; (800649c <LL_RCC_GetUSARTClockFreq+0x1e0>)
 80063e4:	5c08      	ldrb	r0, [r1, r0]
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80063e6:	5d0c      	ldrb	r4, [r1, r4]
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(),LL_RCC_GetSysPrescaler())));
 80063e8:	fa23 f000 	lsr.w	r0, r3, r0
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80063ec:	5c8a      	ldrb	r2, [r1, r2]
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80063ee:	40e0      	lsrs	r0, r4
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80063f0:	40d0      	lsrs	r0, r2
}
 80063f2:	b004      	add	sp, #16
 80063f4:	bd10      	pop	{r4, pc}
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80063f6:	4b24      	ldr	r3, [pc, #144]	; (8006488 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	f003 0338 	and.w	r3, r3, #56	; 0x38
  switch (LL_RCC_GetSysClkSource())
 80063fe:	2b18      	cmp	r3, #24
 8006400:	d80e      	bhi.n	8006420 <LL_RCC_GetUSARTClockFreq+0x164>
 8006402:	e8df f003 	tbb	[pc, r3]
 8006406:	0d20      	.short	0x0d20
 8006408:	0d0d0d0d 	.word	0x0d0d0d0d
 800640c:	0d350d0d 	.word	0x0d350d0d
 8006410:	0d0d0d0d 	.word	0x0d0d0d0d
 8006414:	0d1e0d0d 	.word	0x0d1e0d0d
 8006418:	0d0d0d0d 	.word	0x0d0d0d0d
 800641c:	0d0d      	.short	0x0d0d
 800641e:	19          	.byte	0x19
 800641f:	00          	.byte	0x00
  uint32_t frequency = 0U;
 8006420:	2300      	movs	r3, #0
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 8006422:	4a19      	ldr	r2, [pc, #100]	; (8006488 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8006424:	6990      	ldr	r0, [r2, #24]
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 8006426:	6994      	ldr	r4, [r2, #24]
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2));
 8006428:	69d2      	ldr	r2, [r2, #28]
      usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(),LL_RCC_GetSysPrescaler())));
 800642a:	f3c0 2003 	ubfx	r0, r0, #8, #4
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 800642e:	f004 040f 	and.w	r4, r4, #15
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8006432:	f3c2 2202 	ubfx	r2, r2, #8, #3
 8006436:	e7d4      	b.n	80063e2 <LL_RCC_GetUSARTClockFreq+0x126>
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 8006438:	a801      	add	r0, sp, #4
 800643a:	f7ff fce7 	bl	8005e0c <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 800643e:	9b01      	ldr	r3, [sp, #4]
      break;
 8006440:	e7ef      	b.n	8006422 <LL_RCC_GetUSARTClockFreq+0x166>
      frequency = HSE_VALUE;
 8006442:	4b17      	ldr	r3, [pc, #92]	; (80064a0 <LL_RCC_GetUSARTClockFreq+0x1e4>)
      break;
 8006444:	e7ed      	b.n	8006422 <LL_RCC_GetUSARTClockFreq+0x166>
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8006446:	4a10      	ldr	r2, [pc, #64]	; (8006488 <LL_RCC_GetUSARTClockFreq+0x1cc>)
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 8006448:	4b13      	ldr	r3, [pc, #76]	; (8006498 <LL_RCC_GetUSARTClockFreq+0x1dc>)
 800644a:	6812      	ldr	r2, [r2, #0]
 800644c:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8006450:	40d3      	lsrs	r3, r2
  return frequency;
 8006452:	e7e6      	b.n	8006422 <LL_RCC_GetUSARTClockFreq+0x166>
 8006454:	4a0c      	ldr	r2, [pc, #48]	; (8006488 <LL_RCC_GetUSARTClockFreq+0x1cc>)
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider()>> RCC_CR_HSIDIV_Pos);
 8006456:	4b10      	ldr	r3, [pc, #64]	; (8006498 <LL_RCC_GetUSARTClockFreq+0x1dc>)
 8006458:	6812      	ldr	r2, [r2, #0]
 800645a:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 800645e:	40d3      	lsrs	r3, r2
  return frequency;
 8006460:	e7b5      	b.n	80063ce <LL_RCC_GetUSARTClockFreq+0x112>
      frequency = HSE_VALUE;
 8006462:	4b0f      	ldr	r3, [pc, #60]	; (80064a0 <LL_RCC_GetUSARTClockFreq+0x1e4>)
      break;
 8006464:	e7b3      	b.n	80063ce <LL_RCC_GetUSARTClockFreq+0x112>
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 8006466:	a801      	add	r0, sp, #4
 8006468:	f7ff fcd0 	bl	8005e0c <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 800646c:	9b01      	ldr	r3, [sp, #4]
      break;
 800646e:	e7ae      	b.n	80063ce <LL_RCC_GetUSARTClockFreq+0x112>
  switch (LL_RCC_GetSysClkSource())
 8006470:	4b08      	ldr	r3, [pc, #32]	; (8006494 <LL_RCC_GetUSARTClockFreq+0x1d8>)
 8006472:	e7d6      	b.n	8006422 <LL_RCC_GetUSARTClockFreq+0x166>
 8006474:	4b07      	ldr	r3, [pc, #28]	; (8006494 <LL_RCC_GetUSARTClockFreq+0x1d8>)
 8006476:	e7aa      	b.n	80063ce <LL_RCC_GetUSARTClockFreq+0x112>
 8006478:	58024000 	.word	0x58024000
 800647c:	07020308 	.word	0x07020308
 8006480:	07000308 	.word	0x07000308
 8006484:	07010308 	.word	0x07010308
 8006488:	58024400 	.word	0x58024400
 800648c:	07040308 	.word	0x07040308
 8006490:	07050008 	.word	0x07050008
 8006494:	003d0900 	.word	0x003d0900
 8006498:	03d09000 	.word	0x03d09000
 800649c:	08008b6c 	.word	0x08008b6c
 80064a0:	00f42400 	.word	0x00f42400

080064a4 <LL_TIM_Init>:
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064a4:	4a3b      	ldr	r2, [pc, #236]	; (8006594 <LL_TIM_Init+0xf0>)
 80064a6:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 80064aa:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064ac:	eba0 0202 	sub.w	r2, r0, r2
 80064b0:	fab2 f282 	clz	r2, r2
{
 80064b4:	b430      	push	{r4, r5}
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80064b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
 80064ba:	d01f      	beq.n	80064fc <LL_TIM_Init+0x58>
 80064bc:	b9f2      	cbnz	r2, 80064fc <LL_TIM_Init+0x58>
 80064be:	4c36      	ldr	r4, [pc, #216]	; (8006598 <LL_TIM_Init+0xf4>)
 80064c0:	42a0      	cmp	r0, r4
 80064c2:	d042      	beq.n	800654a <LL_TIM_Init+0xa6>
 80064c4:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80064c8:	42a0      	cmp	r0, r4
 80064ca:	d03e      	beq.n	800654a <LL_TIM_Init+0xa6>
 80064cc:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80064d0:	42a0      	cmp	r0, r4
 80064d2:	d044      	beq.n	800655e <LL_TIM_Init+0xba>
 80064d4:	f504 4478 	add.w	r4, r4, #63488	; 0xf800
 80064d8:	42a0      	cmp	r0, r4
 80064da:	d040      	beq.n	800655e <LL_TIM_Init+0xba>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064dc:	4c2f      	ldr	r4, [pc, #188]	; (800659c <LL_TIM_Init+0xf8>)
 80064de:	4a30      	ldr	r2, [pc, #192]	; (80065a0 <LL_TIM_Init+0xfc>)
 80064e0:	4290      	cmp	r0, r2
 80064e2:	bf18      	it	ne
 80064e4:	42a0      	cmpne	r0, r4
 80064e6:	d04a      	beq.n	800657e <LL_TIM_Init+0xda>
 80064e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80064ec:	4290      	cmp	r0, r2
 80064ee:	d046      	beq.n	800657e <LL_TIM_Init+0xda>

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 80064f0:	688c      	ldr	r4, [r1, #8]

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 80064f2:	880a      	ldrh	r2, [r1, #0]
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 80064f4:	6003      	str	r3, [r0, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 80064f6:	62c4      	str	r4, [r0, #44]	; 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 80064f8:	6282      	str	r2, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80064fa:	e01f      	b.n	800653c <LL_TIM_Init+0x98>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 80064fc:	684c      	ldr	r4, [r1, #4]
 80064fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006502:	4323      	orrs	r3, r4
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006504:	4c27      	ldr	r4, [pc, #156]	; (80065a4 <LL_TIM_Init+0x100>)
 8006506:	1b04      	subs	r4, r0, r4
 8006508:	fab4 f484 	clz	r4, r4
 800650c:	0964      	lsrs	r4, r4, #5
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800650e:	68cd      	ldr	r5, [r1, #12]
 8006510:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006514:	432b      	orrs	r3, r5
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006516:	6003      	str	r3, [r0, #0]
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8006518:	688b      	ldr	r3, [r1, #8]
  WRITE_REG(TIMx->ARR, AutoReload);
 800651a:	62c3      	str	r3, [r0, #44]	; 0x2c
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800651c:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 800651e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006520:	b952      	cbnz	r2, 8006538 <LL_TIM_Init+0x94>
 8006522:	b94c      	cbnz	r4, 8006538 <LL_TIM_Init+0x94>
 8006524:	4a1d      	ldr	r2, [pc, #116]	; (800659c <LL_TIM_Init+0xf8>)
 8006526:	4b1e      	ldr	r3, [pc, #120]	; (80065a0 <LL_TIM_Init+0xfc>)
 8006528:	4298      	cmp	r0, r3
 800652a:	bf18      	it	ne
 800652c:	4290      	cmpne	r0, r2
 800652e:	d003      	beq.n	8006538 <LL_TIM_Init+0x94>
 8006530:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006534:	4298      	cmp	r0, r3
 8006536:	d101      	bne.n	800653c <LL_TIM_Init+0x98>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8006538:	7c0b      	ldrb	r3, [r1, #16]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 800653a:	6303      	str	r3, [r0, #48]	; 0x30
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 800653c:	6943      	ldr	r3, [r0, #20]
 800653e:	f043 0301 	orr.w	r3, r3, #1
  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);

  return SUCCESS;
}
 8006542:	bc30      	pop	{r4, r5}
 8006544:	6143      	str	r3, [r0, #20]
 8006546:	2001      	movs	r0, #1
 8006548:	4770      	bx	lr
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800654a:	4c16      	ldr	r4, [pc, #88]	; (80065a4 <LL_TIM_Init+0x100>)
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800654c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006550:	684d      	ldr	r5, [r1, #4]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006552:	1b04      	subs	r4, r0, r4
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006554:	432b      	orrs	r3, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006556:	fab4 f484 	clz	r4, r4
 800655a:	0964      	lsrs	r4, r4, #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800655c:	e7d7      	b.n	800650e <LL_TIM_Init+0x6a>
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 800655e:	684d      	ldr	r5, [r1, #4]
 8006560:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006564:	4c0f      	ldr	r4, [pc, #60]	; (80065a4 <LL_TIM_Init+0x100>)
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8006566:	432b      	orrs	r3, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006568:	4d0f      	ldr	r5, [pc, #60]	; (80065a8 <LL_TIM_Init+0x104>)
 800656a:	1b04      	subs	r4, r0, r4
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800656c:	42a8      	cmp	r0, r5
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800656e:	fab4 f484 	clz	r4, r4
 8006572:	ea4f 1454 	mov.w	r4, r4, lsr #5
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006576:	d0ca      	beq.n	800650e <LL_TIM_Init+0x6a>
 8006578:	2c00      	cmp	r4, #0
 800657a:	d1c8      	bne.n	800650e <LL_TIM_Init+0x6a>
 800657c:	e7ae      	b.n	80064dc <LL_TIM_Init+0x38>
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 800657e:	68cc      	ldr	r4, [r1, #12]
 8006580:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8006584:	688a      	ldr	r2, [r1, #8]
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8006586:	4323      	orrs	r3, r4
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8006588:	6003      	str	r3, [r0, #0]
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 800658a:	880b      	ldrh	r3, [r1, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 800658c:	62c2      	str	r2, [r0, #44]	; 0x2c
  WRITE_REG(TIMx->PSC, Prescaler);
 800658e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006590:	e7c8      	b.n	8006524 <LL_TIM_Init+0x80>
 8006592:	bf00      	nop
 8006594:	40010000 	.word	0x40010000
 8006598:	40000400 	.word	0x40000400
 800659c:	40014000 	.word	0x40014000
 80065a0:	40014400 	.word	0x40014400
 80065a4:	40010400 	.word	0x40010400
 80065a8:	40000c00 	.word	0x40000c00

080065ac <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80065ac:	b538      	push	{r3, r4, r5, lr}
 80065ae:	4604      	mov	r4, r0
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80065b0:	6800      	ldr	r0, [r0, #0]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80065b2:	f010 0001 	ands.w	r0, r0, #1
 80065b6:	d13d      	bne.n	8006634 <LL_USART_Init+0x88>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80065b8:	690a      	ldr	r2, [r1, #16]
 80065ba:	460d      	mov	r5, r1
 80065bc:	688b      	ldr	r3, [r1, #8]
 80065be:	6821      	ldr	r1, [r4, #0]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	696a      	ldr	r2, [r5, #20]
 80065c4:	4313      	orrs	r3, r2
 80065c6:	69ea      	ldr	r2, [r5, #28]
 80065c8:	4313      	orrs	r3, r2
 80065ca:	4a37      	ldr	r2, [pc, #220]	; (80066a8 <LL_USART_Init+0xfc>)
 80065cc:	400a      	ands	r2, r1
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80065ce:	68e9      	ldr	r1, [r5, #12]
 80065d0:	4313      	orrs	r3, r2
 80065d2:	6023      	str	r3, [r4, #0]
 80065d4:	6862      	ldr	r2, [r4, #4]
 80065d6:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 80065da:	430a      	orrs	r2, r1
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80065dc:	69a9      	ldr	r1, [r5, #24]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80065de:	6062      	str	r2, [r4, #4]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80065e0:	68a3      	ldr	r3, [r4, #8]
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80065e2:	4a32      	ldr	r2, [pc, #200]	; (80066ac <LL_USART_Init+0x100>)
 80065e4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065e8:	4294      	cmp	r4, r2
 80065ea:	ea43 0301 	orr.w	r3, r3, r1
 80065ee:	60a3      	str	r3, [r4, #8]
 80065f0:	d043      	beq.n	800667a <LL_USART_Init+0xce>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
    }
    else if (USARTx == USART2)
 80065f2:	4b2f      	ldr	r3, [pc, #188]	; (80066b0 <LL_USART_Init+0x104>)
 80065f4:	429c      	cmp	r4, r3
 80065f6:	d01f      	beq.n	8006638 <LL_USART_Init+0x8c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
    }
    else if (USARTx == USART3)
 80065f8:	4b2e      	ldr	r3, [pc, #184]	; (80066b4 <LL_USART_Init+0x108>)
 80065fa:	429c      	cmp	r4, r3
 80065fc:	d01c      	beq.n	8006638 <LL_USART_Init+0x8c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
    }
    else if (USARTx == UART4)
 80065fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006602:	429c      	cmp	r4, r3
 8006604:	d018      	beq.n	8006638 <LL_USART_Init+0x8c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
    }
    else if (USARTx == UART5)
 8006606:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800660a:	429c      	cmp	r4, r3
 800660c:	d014      	beq.n	8006638 <LL_USART_Init+0x8c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
    }
    else if (USARTx == USART6)
 800660e:	f503 4344 	add.w	r3, r3, #50176	; 0xc400
 8006612:	429c      	cmp	r4, r3
 8006614:	d031      	beq.n	800667a <LL_USART_Init+0xce>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
    }
    else if (USARTx == UART7)
 8006616:	f5a3 431c 	sub.w	r3, r3, #39936	; 0x9c00
 800661a:	429c      	cmp	r4, r3
 800661c:	d00c      	beq.n	8006638 <LL_USART_Init+0x8c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
    }
    else if (USARTx == UART8)
 800661e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006622:	429c      	cmp	r4, r3
 8006624:	d008      	beq.n	8006638 <LL_USART_Init+0x8c>
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8006626:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006628:	8829      	ldrh	r1, [r5, #0]
 800662a:	f023 030f 	bic.w	r3, r3, #15
 800662e:	430b      	orrs	r3, r1
 8006630:	62e3      	str	r3, [r4, #44]	; 0x2c
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
}
 8006632:	bd38      	pop	{r3, r4, r5, pc}
  ErrorStatus status = ERROR;
 8006634:	2000      	movs	r0, #0
}
 8006636:	bd38      	pop	{r3, r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 8006638:	481f      	ldr	r0, [pc, #124]	; (80066b8 <LL_USART_Init+0x10c>)
 800663a:	f7ff fe3f 	bl	80062bc <LL_RCC_GetUSARTClockFreq>
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800663e:	b1a0      	cbz	r0, 800666a <LL_USART_Init+0xbe>
        && (USART_InitStruct->BaudRate != 0U))
 8006640:	686b      	ldr	r3, [r5, #4]
 8006642:	b193      	cbz	r3, 800666a <LL_USART_Init+0xbe>
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006644:	69ea      	ldr	r2, [r5, #28]
      LL_USART_SetBaudRate(USARTx,
 8006646:	6829      	ldr	r1, [r5, #0]
 8006648:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint16_t)PrescalerValue, BaudRate));
 800664c:	4a1b      	ldr	r2, [pc, #108]	; (80066bc <LL_USART_Init+0x110>)
 800664e:	b289      	uxth	r1, r1
 8006650:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8006654:	d017      	beq.n	8006686 <LL_USART_Init+0xda>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint16_t)PrescalerValue, BaudRate));
 8006656:	fbb0 f2f2 	udiv	r2, r0, r2
 800665a:	eb02 0253 	add.w	r2, r2, r3, lsr #1
      status = SUCCESS;
 800665e:	2001      	movs	r0, #1
 8006660:	fbb2 f2f3 	udiv	r2, r2, r3
 8006664:	b292      	uxth	r2, r2
 8006666:	60e2      	str	r2, [r4, #12]
 8006668:	e001      	b.n	800666e <LL_USART_Init+0xc2>
 800666a:	8829      	ldrh	r1, [r5, #0]
  ErrorStatus status = ERROR;
 800666c:	2000      	movs	r0, #0
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 800666e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8006670:	f023 030f 	bic.w	r3, r3, #15
 8006674:	430b      	orrs	r3, r1
 8006676:	62e3      	str	r3, [r4, #44]	; 0x2c
}
 8006678:	bd38      	pop	{r3, r4, r5, pc}
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 800667a:	4811      	ldr	r0, [pc, #68]	; (80066c0 <LL_USART_Init+0x114>)
 800667c:	f7ff fe1e 	bl	80062bc <LL_RCC_GetUSARTClockFreq>
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8006680:	2800      	cmp	r0, #0
 8006682:	d1dd      	bne.n	8006640 <LL_USART_Init+0x94>
 8006684:	e7f1      	b.n	800666a <LL_USART_Init+0xbe>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint16_t)PrescalerValue, BaudRate));
 8006686:	fbb0 f0f2 	udiv	r0, r0, r2
 800668a:	085a      	lsrs	r2, r3, #1
    brrtemp = usartdiv & 0xFFF0U;
 800668c:	f64f 75f0 	movw	r5, #65520	; 0xfff0
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint16_t)PrescalerValue, BaudRate));
 8006690:	eb02 0040 	add.w	r0, r2, r0, lsl #1
 8006694:	fbb0 f2f3 	udiv	r2, r0, r3
    brrtemp = usartdiv & 0xFFF0U;
 8006698:	ea02 0005 	and.w	r0, r2, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800669c:	f3c2 0342 	ubfx	r3, r2, #1, #3
 80066a0:	4303      	orrs	r3, r0
      status = SUCCESS;
 80066a2:	2001      	movs	r0, #1
    USARTx->BRR = brrtemp;
 80066a4:	60e3      	str	r3, [r4, #12]
 80066a6:	e7e2      	b.n	800666e <LL_USART_Init+0xc2>
 80066a8:	efff69f3 	.word	0xefff69f3
 80066ac:	40011000 	.word	0x40011000
 80066b0:	40004400 	.word	0x40004400
 80066b4:	40004800 	.word	0x40004800
 80066b8:	07000008 	.word	0x07000008
 80066bc:	08008b7c 	.word	0x08008b7c
 80066c0:	07000308 	.word	0x07000308
 80066c4:	00000000 	.word	0x00000000

080066c8 <cosf>:
 80066c8:	b538      	push	{r3, r4, r5, lr}
 80066ca:	ee10 4a10 	vmov	r4, s0
 80066ce:	f3c4 530a 	ubfx	r3, r4, #20, #11
 80066d2:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 80066d6:	eeb7 7ac0 	vcvt.f64.f32	d7, s0
 80066da:	d21e      	bcs.n	800671a <cosf+0x52>
 80066dc:	ee27 7b07 	vmul.f64	d7, d7, d7
 80066e0:	f5b3 7f66 	cmp.w	r3, #920	; 0x398
 80066e4:	d36f      	bcc.n	80067c6 <cosf+0xfe>
 80066e6:	ee27 1b07 	vmul.f64	d1, d7, d7
 80066ea:	4b63      	ldr	r3, [pc, #396]	; (8006878 <cosf+0x1b0>)
 80066ec:	ed93 2b14 	vldr	d2, [r3, #80]	; 0x50
 80066f0:	ed93 5b12 	vldr	d5, [r3, #72]	; 0x48
 80066f4:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 80066f8:	eea7 5b02 	vfma.f64	d5, d7, d2
 80066fc:	ed93 0b0c 	vldr	d0, [r3, #48]	; 0x30
 8006700:	ed93 4b10 	vldr	d4, [r3, #64]	; 0x40
 8006704:	eea7 0b03 	vfma.f64	d0, d7, d3
 8006708:	ee27 7b01 	vmul.f64	d7, d7, d1
 800670c:	eea1 0b04 	vfma.f64	d0, d1, d4
 8006710:	eea5 0b07 	vfma.f64	d0, d5, d7
 8006714:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8006718:	bd38      	pop	{r3, r4, r5, pc}
 800671a:	f240 422e 	movw	r2, #1070	; 0x42e
 800671e:	4293      	cmp	r3, r2
 8006720:	d854      	bhi.n	80067cc <cosf+0x104>
 8006722:	4955      	ldr	r1, [pc, #340]	; (8006878 <cosf+0x1b0>)
 8006724:	ed91 6b08 	vldr	d6, [r1, #32]
 8006728:	ee27 6b06 	vmul.f64	d6, d7, d6
 800672c:	eefd 6bc6 	vcvt.s32.f64	s13, d6
 8006730:	ed91 5b0a 	vldr	d5, [r1, #40]	; 0x28
 8006734:	ee16 3a90 	vmov	r3, s13
 8006738:	f503 0300 	add.w	r3, r3, #8388608	; 0x800000
 800673c:	161b      	asrs	r3, r3, #24
 800673e:	f013 0f02 	tst.w	r3, #2
 8006742:	ee06 3a90 	vmov	s13, r3
 8006746:	f101 0270 	add.w	r2, r1, #112	; 0x70
 800674a:	bf08      	it	eq
 800674c:	460a      	moveq	r2, r1
 800674e:	07d8      	lsls	r0, r3, #31
 8006750:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8006754:	eea6 7b45 	vfms.f64	d7, d6, d5
 8006758:	ee27 6b07 	vmul.f64	d6, d7, d7
 800675c:	d51a      	bpl.n	8006794 <cosf+0xcc>
 800675e:	f003 0303 	and.w	r3, r3, #3
 8006762:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8006766:	ed93 2b00 	vldr	d2, [r3]
 800676a:	ed92 4b1a 	vldr	d4, [r2, #104]	; 0x68
 800676e:	ed92 5b18 	vldr	d5, [r2, #96]	; 0x60
 8006772:	ed92 3b16 	vldr	d3, [r2, #88]	; 0x58
 8006776:	eea6 5b04 	vfma.f64	d5, d6, d4
 800677a:	ee27 7b02 	vmul.f64	d7, d7, d2
 800677e:	ee27 4b06 	vmul.f64	d4, d7, d6
 8006782:	ee26 6b04 	vmul.f64	d6, d6, d4
 8006786:	eea4 7b03 	vfma.f64	d7, d4, d3
 800678a:	eea5 7b06 	vfma.f64	d7, d5, d6
 800678e:	eeb7 0bc7 	vcvt.f32.f64	s0, d7
 8006792:	bd38      	pop	{r3, r4, r5, pc}
 8006794:	ed92 2b14 	vldr	d2, [r2, #80]	; 0x50
 8006798:	ed92 7b12 	vldr	d7, [r2, #72]	; 0x48
 800679c:	ed92 3b0e 	vldr	d3, [r2, #56]	; 0x38
 80067a0:	ed92 0b0c 	vldr	d0, [r2, #48]	; 0x30
 80067a4:	ed92 4b10 	vldr	d4, [r2, #64]	; 0x40
 80067a8:	ee26 5b06 	vmul.f64	d5, d6, d6
 80067ac:	eea6 7b02 	vfma.f64	d7, d6, d2
 80067b0:	eea6 0b03 	vfma.f64	d0, d6, d3
 80067b4:	ee26 6b05 	vmul.f64	d6, d6, d5
 80067b8:	eea5 0b04 	vfma.f64	d0, d5, d4
 80067bc:	eea7 0b06 	vfma.f64	d0, d7, d6
 80067c0:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80067c4:	bd38      	pop	{r3, r4, r5, pc}
 80067c6:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80067ca:	bd38      	pop	{r3, r4, r5, pc}
 80067cc:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 80067d0:	d23d      	bcs.n	800684e <cosf+0x186>
 80067d2:	4b2a      	ldr	r3, [pc, #168]	; (800687c <cosf+0x1b4>)
 80067d4:	f3c4 6283 	ubfx	r2, r4, #26, #4
 80067d8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
 80067dc:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80067e0:	690d      	ldr	r5, [r1, #16]
 80067e2:	f3c4 0316 	ubfx	r3, r4, #0, #23
 80067e6:	f3c4 50c2 	ubfx	r0, r4, #23, #3
 80067ea:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80067ee:	4083      	lsls	r3, r0
 80067f0:	6a08      	ldr	r0, [r1, #32]
 80067f2:	fb03 f202 	mul.w	r2, r3, r2
 80067f6:	fba3 1000 	umull	r1, r0, r3, r0
 80067fa:	fbe3 0205 	umlal	r0, r2, r3, r5
 80067fe:	f102 5100 	add.w	r1, r2, #536870912	; 0x20000000
 8006802:	0f8d      	lsrs	r5, r1, #30
 8006804:	f001 4140 	and.w	r1, r1, #3221225472	; 0xc0000000
 8006808:	1a51      	subs	r1, r2, r1
 800680a:	f7f9 ff4f 	bl	80006ac <__aeabi_l2d>
 800680e:	4b1c      	ldr	r3, [pc, #112]	; (8006880 <cosf+0x1b8>)
 8006810:	ed9f 7b17 	vldr	d7, [pc, #92]	; 8006870 <cosf+0x1a8>
 8006814:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8006818:	ec41 0b16 	vmov	d6, r0, r1
 800681c:	f014 0f02 	tst.w	r4, #2
 8006820:	f1a3 0270 	sub.w	r2, r3, #112	; 0x70
 8006824:	bf08      	it	eq
 8006826:	4613      	moveq	r3, r2
 8006828:	07e9      	lsls	r1, r5, #31
 800682a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800682e:	ee27 6b07 	vmul.f64	d6, d7, d7
 8006832:	d510      	bpl.n	8006856 <cosf+0x18e>
 8006834:	f004 0403 	and.w	r4, r4, #3
 8006838:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 800683c:	ed94 2b00 	vldr	d2, [r4]
 8006840:	ed93 4b1a 	vldr	d4, [r3, #104]	; 0x68
 8006844:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 8006848:	ed93 3b16 	vldr	d3, [r3, #88]	; 0x58
 800684c:	e793      	b.n	8006776 <cosf+0xae>
 800684e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006852:	f000 b857 	b.w	8006904 <__math_invalidf>
 8006856:	ed93 2b14 	vldr	d2, [r3, #80]	; 0x50
 800685a:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
 800685e:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 8006862:	ed93 0b0c 	vldr	d0, [r3, #48]	; 0x30
 8006866:	ed93 4b10 	vldr	d4, [r3, #64]	; 0x40
 800686a:	e79d      	b.n	80067a8 <cosf+0xe0>
 800686c:	f3af 8000 	nop.w
 8006870:	54442d18 	.word	0x54442d18
 8006874:	3c1921fb 	.word	0x3c1921fb
 8006878:	08008d40 	.word	0x08008d40
 800687c:	08008ce0 	.word	0x08008ce0
 8006880:	08008db0 	.word	0x08008db0

08006884 <with_errnof>:
 8006884:	b510      	push	{r4, lr}
 8006886:	b082      	sub	sp, #8
 8006888:	ed8d 0a01 	vstr	s0, [sp, #4]
 800688c:	4604      	mov	r4, r0
 800688e:	f000 fbc7 	bl	8007020 <__errno>
 8006892:	ed9d 0a01 	vldr	s0, [sp, #4]
 8006896:	6004      	str	r4, [r0, #0]
 8006898:	b002      	add	sp, #8
 800689a:	bd10      	pop	{r4, pc}

0800689c <xflowf>:
 800689c:	b130      	cbz	r0, 80068ac <xflowf+0x10>
 800689e:	eef1 7a40 	vneg.f32	s15, s0
 80068a2:	ee27 0a80 	vmul.f32	s0, s15, s0
 80068a6:	2022      	movs	r0, #34	; 0x22
 80068a8:	f7ff bfec 	b.w	8006884 <with_errnof>
 80068ac:	eef0 7a40 	vmov.f32	s15, s0
 80068b0:	ee27 0a80 	vmul.f32	s0, s15, s0
 80068b4:	2022      	movs	r0, #34	; 0x22
 80068b6:	f7ff bfe5 	b.w	8006884 <with_errnof>
 80068ba:	bf00      	nop

080068bc <__math_uflowf>:
 80068bc:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80068c4 <__math_uflowf+0x8>
 80068c0:	f7ff bfec 	b.w	800689c <xflowf>
 80068c4:	10000000 	.word	0x10000000

080068c8 <__math_may_uflowf>:
 80068c8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80068d0 <__math_may_uflowf+0x8>
 80068cc:	f7ff bfe6 	b.w	800689c <xflowf>
 80068d0:	1a200000 	.word	0x1a200000

080068d4 <__math_oflowf>:
 80068d4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80068dc <__math_oflowf+0x8>
 80068d8:	f7ff bfe0 	b.w	800689c <xflowf>
 80068dc:	70000000 	.word	0x70000000

080068e0 <__math_divzerof>:
 80068e0:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8006900 <__math_divzerof+0x20>
 80068e4:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 80068e8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80068ec:	2800      	cmp	r0, #0
 80068ee:	f04f 0022 	mov.w	r0, #34	; 0x22
 80068f2:	fe47 7a27 	vseleq.f32	s15, s14, s15
 80068f6:	ee87 0a80 	vdiv.f32	s0, s15, s0
 80068fa:	f7ff bfc3 	b.w	8006884 <with_errnof>
 80068fe:	bf00      	nop
 8006900:	00000000 	.word	0x00000000

08006904 <__math_invalidf>:
 8006904:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006908:	eeb4 0a40 	vcmp.f32	s0, s0
 800690c:	ee87 7aa7 	vdiv.f32	s14, s15, s15
 8006910:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006914:	eeb0 0a47 	vmov.f32	s0, s14
 8006918:	d602      	bvs.n	8006920 <__math_invalidf+0x1c>
 800691a:	2021      	movs	r0, #33	; 0x21
 800691c:	f7ff bfb2 	b.w	8006884 <with_errnof>
 8006920:	4770      	bx	lr
 8006922:	bf00      	nop

08006924 <expf>:
 8006924:	ee10 3a10 	vmov	r3, s0
 8006928:	f240 412a 	movw	r1, #1066	; 0x42a
 800692c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8006930:	428a      	cmp	r2, r1
 8006932:	eeb7 3ac0 	vcvt.f64.f32	d3, s0
 8006936:	d832      	bhi.n	800699e <expf+0x7a>
 8006938:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 800693c:	4b2d      	ldr	r3, [pc, #180]	; (80069f4 <expf+0xd0>)
 800693e:	ed93 2b4a 	vldr	d2, [r3, #296]	; 0x128
 8006942:	ed93 1b48 	vldr	d1, [r3, #288]	; 0x120
 8006946:	eeb0 7b41 	vmov.f64	d7, d1
 800694a:	eea2 7b03 	vfma.f64	d7, d2, d3
 800694e:	ee17 0a10 	vmov	r0, s14
 8006952:	ee37 7b41 	vsub.f64	d7, d7, d1
 8006956:	f000 021f 	and.w	r2, r0, #31
 800695a:	eb03 01c2 	add.w	r1, r3, r2, lsl #3
 800695e:	b430      	push	{r4, r5}
 8006960:	ee92 7b03 	vfnms.f64	d7, d2, d3
 8006964:	ed93 4b4c 	vldr	d4, [r3, #304]	; 0x130
 8006968:	f853 4032 	ldr.w	r4, [r3, r2, lsl #3]
 800696c:	684d      	ldr	r5, [r1, #4]
 800696e:	ed93 6b4e 	vldr	d6, [r3, #312]	; 0x138
 8006972:	ed93 5b50 	vldr	d5, [r3, #320]	; 0x140
 8006976:	eea4 6b07 	vfma.f64	d6, d4, d7
 800697a:	ee27 4b07 	vmul.f64	d4, d7, d7
 800697e:	2100      	movs	r1, #0
 8006980:	190a      	adds	r2, r1, r4
 8006982:	eb05 33c0 	add.w	r3, r5, r0, lsl #15
 8006986:	eea5 0b07 	vfma.f64	d0, d5, d7
 800698a:	ec43 2b17 	vmov	d7, r2, r3
 800698e:	eea6 0b04 	vfma.f64	d0, d6, d4
 8006992:	bc30      	pop	{r4, r5}
 8006994:	ee20 0b07 	vmul.f64	d0, d0, d7
 8006998:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 800699c:	4770      	bx	lr
 800699e:	f513 0f00 	cmn.w	r3, #8388608	; 0x800000
 80069a2:	d020      	beq.n	80069e6 <expf+0xc2>
 80069a4:	f5b2 6fff 	cmp.w	r2, #2040	; 0x7f8
 80069a8:	d21a      	bcs.n	80069e0 <expf+0xbc>
 80069aa:	eddf 7a13 	vldr	s15, [pc, #76]	; 80069f8 <expf+0xd4>
 80069ae:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80069b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069b6:	dc10      	bgt.n	80069da <expf+0xb6>
 80069b8:	eddf 7a10 	vldr	s15, [pc, #64]	; 80069fc <expf+0xd8>
 80069bc:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80069c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069c4:	d412      	bmi.n	80069ec <expf+0xc8>
 80069c6:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8006a00 <expf+0xdc>
 80069ca:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80069ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069d2:	d5b1      	bpl.n	8006938 <expf+0x14>
 80069d4:	2000      	movs	r0, #0
 80069d6:	f7ff bf77 	b.w	80068c8 <__math_may_uflowf>
 80069da:	2000      	movs	r0, #0
 80069dc:	f7ff bf7a 	b.w	80068d4 <__math_oflowf>
 80069e0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80069e4:	4770      	bx	lr
 80069e6:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8006a04 <expf+0xe0>
 80069ea:	4770      	bx	lr
 80069ec:	2000      	movs	r0, #0
 80069ee:	f7ff bf65 	b.w	80068bc <__math_uflowf>
 80069f2:	bf00      	nop
 80069f4:	08008b98 	.word	0x08008b98
 80069f8:	42b17217 	.word	0x42b17217
 80069fc:	c2cff1b4 	.word	0xc2cff1b4
 8006a00:	c2ce8ecf 	.word	0xc2ce8ecf
 8006a04:	00000000 	.word	0x00000000

08006a08 <sinf>:
 8006a08:	b530      	push	{r4, r5, lr}
 8006a0a:	ee10 4a10 	vmov	r4, s0
 8006a0e:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8006a12:	f5b3 7f7d 	cmp.w	r3, #1012	; 0x3f4
 8006a16:	eeb7 6ac0 	vcvt.f64.f32	d6, s0
 8006a1a:	b083      	sub	sp, #12
 8006a1c:	d21b      	bcs.n	8006a56 <sinf+0x4e>
 8006a1e:	ee26 5b06 	vmul.f64	d5, d6, d6
 8006a22:	f5b3 7f66 	cmp.w	r3, #920	; 0x398
 8006a26:	d370      	bcc.n	8006b0a <sinf+0x102>
 8006a28:	ee26 2b05 	vmul.f64	d2, d6, d5
 8006a2c:	ee25 1b02 	vmul.f64	d1, d5, d2
 8006a30:	4b75      	ldr	r3, [pc, #468]	; (8006c08 <sinf+0x200>)
 8006a32:	ed93 3b1a 	vldr	d3, [r3, #104]	; 0x68
 8006a36:	ed93 7b18 	vldr	d7, [r3, #96]	; 0x60
 8006a3a:	ed93 4b16 	vldr	d4, [r3, #88]	; 0x58
 8006a3e:	eea5 7b03 	vfma.f64	d7, d5, d3
 8006a42:	eea2 6b04 	vfma.f64	d6, d2, d4
 8006a46:	eeb0 0b46 	vmov.f64	d0, d6
 8006a4a:	eea7 0b01 	vfma.f64	d0, d7, d1
 8006a4e:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8006a52:	b003      	add	sp, #12
 8006a54:	bd30      	pop	{r4, r5, pc}
 8006a56:	f240 422e 	movw	r2, #1070	; 0x42e
 8006a5a:	4293      	cmp	r3, r2
 8006a5c:	d860      	bhi.n	8006b20 <sinf+0x118>
 8006a5e:	496a      	ldr	r1, [pc, #424]	; (8006c08 <sinf+0x200>)
 8006a60:	ed91 7b08 	vldr	d7, [r1, #32]
 8006a64:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006a68:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8006a6c:	ed91 5b0a 	vldr	d5, [r1, #40]	; 0x28
 8006a70:	ee17 3a90 	vmov	r3, s15
 8006a74:	f503 0300 	add.w	r3, r3, #8388608	; 0x800000
 8006a78:	161b      	asrs	r3, r3, #24
 8006a7a:	f013 0f02 	tst.w	r3, #2
 8006a7e:	ee07 3a90 	vmov	s15, r3
 8006a82:	f101 0270 	add.w	r2, r1, #112	; 0x70
 8006a86:	bf08      	it	eq
 8006a88:	460a      	moveq	r2, r1
 8006a8a:	07d8      	lsls	r0, r3, #31
 8006a8c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8006a90:	eea7 6b45 	vfms.f64	d6, d7, d5
 8006a94:	eeb0 0b46 	vmov.f64	d0, d6
 8006a98:	ee26 7b06 	vmul.f64	d7, d6, d6
 8006a9c:	d41b      	bmi.n	8006ad6 <sinf+0xce>
 8006a9e:	f003 0303 	and.w	r3, r3, #3
 8006aa2:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
 8006aa6:	ed92 5b1a 	vldr	d5, [r2, #104]	; 0x68
 8006aaa:	ed93 3b00 	vldr	d3, [r3]
 8006aae:	ed92 6b18 	vldr	d6, [r2, #96]	; 0x60
 8006ab2:	ee20 0b03 	vmul.f64	d0, d0, d3
 8006ab6:	ed92 4b16 	vldr	d4, [r2, #88]	; 0x58
 8006aba:	eea7 6b05 	vfma.f64	d6, d7, d5
 8006abe:	ee20 5b07 	vmul.f64	d5, d0, d7
 8006ac2:	ee27 7b05 	vmul.f64	d7, d7, d5
 8006ac6:	eea5 0b04 	vfma.f64	d0, d5, d4
 8006aca:	eea6 0b07 	vfma.f64	d0, d6, d7
 8006ace:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8006ad2:	b003      	add	sp, #12
 8006ad4:	bd30      	pop	{r4, r5, pc}
 8006ad6:	ed92 2b14 	vldr	d2, [r2, #80]	; 0x50
 8006ada:	ee27 5b07 	vmul.f64	d5, d7, d7
 8006ade:	ed92 6b12 	vldr	d6, [r2, #72]	; 0x48
 8006ae2:	ed92 3b0e 	vldr	d3, [r2, #56]	; 0x38
 8006ae6:	eea7 6b02 	vfma.f64	d6, d7, d2
 8006aea:	ed92 0b0c 	vldr	d0, [r2, #48]	; 0x30
 8006aee:	ed92 4b10 	vldr	d4, [r2, #64]	; 0x40
 8006af2:	eea7 0b03 	vfma.f64	d0, d7, d3
 8006af6:	ee27 7b05 	vmul.f64	d7, d7, d5
 8006afa:	eea5 0b04 	vfma.f64	d0, d5, d4
 8006afe:	eea6 0b07 	vfma.f64	d0, d6, d7
 8006b02:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8006b06:	b003      	add	sp, #12
 8006b08:	bd30      	pop	{r4, r5, pc}
 8006b0a:	0d22      	lsrs	r2, r4, #20
 8006b0c:	f412 6fff 	tst.w	r2, #2040	; 0x7f8
 8006b10:	d1df      	bne.n	8006ad2 <sinf+0xca>
 8006b12:	eeb7 5bc5 	vcvt.f32.f64	s10, d5
 8006b16:	ee00 4a10 	vmov	s0, r4
 8006b1a:	ed8d 5a01 	vstr	s10, [sp, #4]
 8006b1e:	e7d8      	b.n	8006ad2 <sinf+0xca>
 8006b20:	f5b3 6fff 	cmp.w	r3, #2040	; 0x7f8
 8006b24:	d24b      	bcs.n	8006bbe <sinf+0x1b6>
 8006b26:	4b39      	ldr	r3, [pc, #228]	; (8006c0c <sinf+0x204>)
 8006b28:	f3c4 6283 	ubfx	r2, r4, #26, #4
 8006b2c:	eb03 0182 	add.w	r1, r3, r2, lsl #2
 8006b30:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006b34:	690d      	ldr	r5, [r1, #16]
 8006b36:	f3c4 0316 	ubfx	r3, r4, #0, #23
 8006b3a:	f3c4 50c2 	ubfx	r0, r4, #23, #3
 8006b3e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006b42:	4083      	lsls	r3, r0
 8006b44:	6a08      	ldr	r0, [r1, #32]
 8006b46:	fb03 f202 	mul.w	r2, r3, r2
 8006b4a:	fba3 1000 	umull	r1, r0, r3, r0
 8006b4e:	fbe3 0205 	umlal	r0, r2, r3, r5
 8006b52:	f102 5100 	add.w	r1, r2, #536870912	; 0x20000000
 8006b56:	0f8d      	lsrs	r5, r1, #30
 8006b58:	f001 4140 	and.w	r1, r1, #3221225472	; 0xc0000000
 8006b5c:	1a51      	subs	r1, r2, r1
 8006b5e:	f7f9 fda5 	bl	80006ac <__aeabi_l2d>
 8006b62:	4b2b      	ldr	r3, [pc, #172]	; (8006c10 <sinf+0x208>)
 8006b64:	ed9f 7b26 	vldr	d7, [pc, #152]	; 8006c00 <sinf+0x1f8>
 8006b68:	eb05 74d4 	add.w	r4, r5, r4, lsr #31
 8006b6c:	ec41 0b16 	vmov	d6, r0, r1
 8006b70:	f014 0f02 	tst.w	r4, #2
 8006b74:	f1a3 0270 	sub.w	r2, r3, #112	; 0x70
 8006b78:	bf08      	it	eq
 8006b7a:	4613      	moveq	r3, r2
 8006b7c:	07e9      	lsls	r1, r5, #31
 8006b7e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8006b82:	ee27 6b07 	vmul.f64	d6, d7, d7
 8006b86:	d41f      	bmi.n	8006bc8 <sinf+0x1c0>
 8006b88:	f004 0403 	and.w	r4, r4, #3
 8006b8c:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 8006b90:	ed93 4b1a 	vldr	d4, [r3, #104]	; 0x68
 8006b94:	ed94 2b00 	vldr	d2, [r4]
 8006b98:	ed93 5b18 	vldr	d5, [r3, #96]	; 0x60
 8006b9c:	ee27 7b02 	vmul.f64	d7, d7, d2
 8006ba0:	ed93 3b16 	vldr	d3, [r3, #88]	; 0x58
 8006ba4:	eea6 5b04 	vfma.f64	d5, d6, d4
 8006ba8:	ee27 4b06 	vmul.f64	d4, d7, d6
 8006bac:	ee26 6b04 	vmul.f64	d6, d6, d4
 8006bb0:	eea4 7b03 	vfma.f64	d7, d4, d3
 8006bb4:	eea5 7b06 	vfma.f64	d7, d5, d6
 8006bb8:	eeb7 0bc7 	vcvt.f32.f64	s0, d7
 8006bbc:	e789      	b.n	8006ad2 <sinf+0xca>
 8006bbe:	b003      	add	sp, #12
 8006bc0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006bc4:	f7ff be9e 	b.w	8006904 <__math_invalidf>
 8006bc8:	ed93 2b14 	vldr	d2, [r3, #80]	; 0x50
 8006bcc:	ee26 5b06 	vmul.f64	d5, d6, d6
 8006bd0:	ed93 7b12 	vldr	d7, [r3, #72]	; 0x48
 8006bd4:	ed93 3b0e 	vldr	d3, [r3, #56]	; 0x38
 8006bd8:	eea6 7b02 	vfma.f64	d7, d6, d2
 8006bdc:	ed93 0b0c 	vldr	d0, [r3, #48]	; 0x30
 8006be0:	ed93 4b10 	vldr	d4, [r3, #64]	; 0x40
 8006be4:	eea6 0b03 	vfma.f64	d0, d6, d3
 8006be8:	ee26 6b05 	vmul.f64	d6, d6, d5
 8006bec:	eea5 0b04 	vfma.f64	d0, d5, d4
 8006bf0:	eea7 0b06 	vfma.f64	d0, d7, d6
 8006bf4:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8006bf8:	e76b      	b.n	8006ad2 <sinf+0xca>
 8006bfa:	bf00      	nop
 8006bfc:	f3af 8000 	nop.w
 8006c00:	54442d18 	.word	0x54442d18
 8006c04:	3c1921fb 	.word	0x3c1921fb
 8006c08:	08008d40 	.word	0x08008d40
 8006c0c:	08008ce0 	.word	0x08008ce0
 8006c10:	08008db0 	.word	0x08008db0

08006c14 <fmodf>:
 8006c14:	b508      	push	{r3, lr}
 8006c16:	ed2d 8b02 	vpush	{d8}
 8006c1a:	eef0 8a40 	vmov.f32	s17, s0
 8006c1e:	eeb0 8a60 	vmov.f32	s16, s1
 8006c22:	f000 f84b 	bl	8006cbc <__ieee754_fmodf>
 8006c26:	eef4 8a48 	vcmp.f32	s17, s16
 8006c2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c2e:	d606      	bvs.n	8006c3e <fmodf+0x2a>
 8006c30:	eddf 8a09 	vldr	s17, [pc, #36]	; 8006c58 <fmodf+0x44>
 8006c34:	eeb4 8a68 	vcmp.f32	s16, s17
 8006c38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c3c:	d002      	beq.n	8006c44 <fmodf+0x30>
 8006c3e:	ecbd 8b02 	vpop	{d8}
 8006c42:	bd08      	pop	{r3, pc}
 8006c44:	f000 f9ec 	bl	8007020 <__errno>
 8006c48:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8006c4c:	ecbd 8b02 	vpop	{d8}
 8006c50:	2321      	movs	r3, #33	; 0x21
 8006c52:	6003      	str	r3, [r0, #0]
 8006c54:	bd08      	pop	{r3, pc}
 8006c56:	bf00      	nop
 8006c58:	00000000 	.word	0x00000000

08006c5c <log10f>:
 8006c5c:	b508      	push	{r3, lr}
 8006c5e:	ed2d 8b02 	vpush	{d8}
 8006c62:	eeb0 8a40 	vmov.f32	s16, s0
 8006c66:	f000 f8b9 	bl	8006ddc <__ieee754_log10f>
 8006c6a:	eeb4 8a48 	vcmp.f32	s16, s16
 8006c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c72:	d60f      	bvs.n	8006c94 <log10f+0x38>
 8006c74:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006c78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c7c:	d80a      	bhi.n	8006c94 <log10f+0x38>
 8006c7e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8006c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006c86:	d108      	bne.n	8006c9a <log10f+0x3e>
 8006c88:	f000 f9ca 	bl	8007020 <__errno>
 8006c8c:	2322      	movs	r3, #34	; 0x22
 8006c8e:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8006cb4 <log10f+0x58>
 8006c92:	6003      	str	r3, [r0, #0]
 8006c94:	ecbd 8b02 	vpop	{d8}
 8006c98:	bd08      	pop	{r3, pc}
 8006c9a:	f000 f9c1 	bl	8007020 <__errno>
 8006c9e:	ecbd 8b02 	vpop	{d8}
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	2221      	movs	r2, #33	; 0x21
 8006ca6:	601a      	str	r2, [r3, #0]
 8006ca8:	4803      	ldr	r0, [pc, #12]	; (8006cb8 <log10f+0x5c>)
 8006caa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8006cae:	f000 b959 	b.w	8006f64 <nanf>
 8006cb2:	bf00      	nop
 8006cb4:	ff800000 	.word	0xff800000
 8006cb8:	08008758 	.word	0x08008758

08006cbc <__ieee754_fmodf>:
 8006cbc:	b530      	push	{r4, r5, lr}
 8006cbe:	b083      	sub	sp, #12
 8006cc0:	edcd 0a01 	vstr	s1, [sp, #4]
 8006cc4:	9d01      	ldr	r5, [sp, #4]
 8006cc6:	f035 4000 	bics.w	r0, r5, #2147483648	; 0x80000000
 8006cca:	d041      	beq.n	8006d50 <__ieee754_fmodf+0x94>
 8006ccc:	ee10 ea10 	vmov	lr, s0
 8006cd0:	f02e 4300 	bic.w	r3, lr, #2147483648	; 0x80000000
 8006cd4:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006cd8:	da3a      	bge.n	8006d50 <__ieee754_fmodf+0x94>
 8006cda:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8006cde:	dc37      	bgt.n	8006d50 <__ieee754_fmodf+0x94>
 8006ce0:	4283      	cmp	r3, r0
 8006ce2:	db3b      	blt.n	8006d5c <__ieee754_fmodf+0xa0>
 8006ce4:	f00e 4400 	and.w	r4, lr, #2147483648	; 0x80000000
 8006ce8:	d03a      	beq.n	8006d60 <__ieee754_fmodf+0xa4>
 8006cea:	f01e 4fff 	tst.w	lr, #2139095040	; 0x7f800000
 8006cee:	d156      	bne.n	8006d9e <__ieee754_fmodf+0xe2>
 8006cf0:	0219      	lsls	r1, r3, #8
 8006cf2:	2900      	cmp	r1, #0
 8006cf4:	f06f 027d 	mvn.w	r2, #125	; 0x7d
 8006cf8:	dd04      	ble.n	8006d04 <__ieee754_fmodf+0x48>
 8006cfa:	0049      	lsls	r1, r1, #1
 8006cfc:	2900      	cmp	r1, #0
 8006cfe:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 8006d02:	dcfa      	bgt.n	8006cfa <__ieee754_fmodf+0x3e>
 8006d04:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8006d08:	d157      	bne.n	8006dba <__ieee754_fmodf+0xfe>
 8006d0a:	0201      	lsls	r1, r0, #8
 8006d0c:	f06f 0c7d 	mvn.w	ip, #125	; 0x7d
 8006d10:	d403      	bmi.n	8006d1a <__ieee754_fmodf+0x5e>
 8006d12:	0049      	lsls	r1, r1, #1
 8006d14:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8006d18:	d5fb      	bpl.n	8006d12 <__ieee754_fmodf+0x56>
 8006d1a:	f112 0f7e 	cmn.w	r2, #126	; 0x7e
 8006d1e:	db47      	blt.n	8006db0 <__ieee754_fmodf+0xf4>
 8006d20:	f3ce 0316 	ubfx	r3, lr, #0, #23
 8006d24:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006d28:	f11c 0f7e 	cmn.w	ip, #126	; 0x7e
 8006d2c:	db3a      	blt.n	8006da4 <__ieee754_fmodf+0xe8>
 8006d2e:	f3c5 0016 	ubfx	r0, r5, #0, #23
 8006d32:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006d36:	ebb2 020c 	subs.w	r2, r2, ip
 8006d3a:	d104      	bne.n	8006d46 <__ieee754_fmodf+0x8a>
 8006d3c:	e017      	b.n	8006d6e <__ieee754_fmodf+0xb2>
 8006d3e:	d00f      	beq.n	8006d60 <__ieee754_fmodf+0xa4>
 8006d40:	004b      	lsls	r3, r1, #1
 8006d42:	3a01      	subs	r2, #1
 8006d44:	d013      	beq.n	8006d6e <__ieee754_fmodf+0xb2>
 8006d46:	1a19      	subs	r1, r3, r0
 8006d48:	2900      	cmp	r1, #0
 8006d4a:	daf8      	bge.n	8006d3e <__ieee754_fmodf+0x82>
 8006d4c:	005b      	lsls	r3, r3, #1
 8006d4e:	e7f8      	b.n	8006d42 <__ieee754_fmodf+0x86>
 8006d50:	eddd 7a01 	vldr	s15, [sp, #4]
 8006d54:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006d58:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006d5c:	b003      	add	sp, #12
 8006d5e:	bd30      	pop	{r4, r5, pc}
 8006d60:	4b1d      	ldr	r3, [pc, #116]	; (8006dd8 <__ieee754_fmodf+0x11c>)
 8006d62:	eb03 7354 	add.w	r3, r3, r4, lsr #29
 8006d66:	ed93 0a00 	vldr	s0, [r3]
 8006d6a:	b003      	add	sp, #12
 8006d6c:	bd30      	pop	{r4, r5, pc}
 8006d6e:	1a18      	subs	r0, r3, r0
 8006d70:	bf58      	it	pl
 8006d72:	4603      	movpl	r3, r0
 8006d74:	b91b      	cbnz	r3, 8006d7e <__ieee754_fmodf+0xc2>
 8006d76:	e7f3      	b.n	8006d60 <__ieee754_fmodf+0xa4>
 8006d78:	005b      	lsls	r3, r3, #1
 8006d7a:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 8006d7e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006d82:	dbf9      	blt.n	8006d78 <__ieee754_fmodf+0xbc>
 8006d84:	f11c 0f7e 	cmn.w	ip, #126	; 0x7e
 8006d88:	db1c      	blt.n	8006dc4 <__ieee754_fmodf+0x108>
 8006d8a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8006d8e:	f10c 0c7f 	add.w	ip, ip, #127	; 0x7f
 8006d92:	4323      	orrs	r3, r4
 8006d94:	ea43 53cc 	orr.w	r3, r3, ip, lsl #23
 8006d98:	ee00 3a10 	vmov	s0, r3
 8006d9c:	e7de      	b.n	8006d5c <__ieee754_fmodf+0xa0>
 8006d9e:	15da      	asrs	r2, r3, #23
 8006da0:	3a7f      	subs	r2, #127	; 0x7f
 8006da2:	e7af      	b.n	8006d04 <__ieee754_fmodf+0x48>
 8006da4:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8006da8:	eba1 010c 	sub.w	r1, r1, ip
 8006dac:	4088      	lsls	r0, r1
 8006dae:	e7c2      	b.n	8006d36 <__ieee754_fmodf+0x7a>
 8006db0:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8006db4:	1a89      	subs	r1, r1, r2
 8006db6:	408b      	lsls	r3, r1
 8006db8:	e7b6      	b.n	8006d28 <__ieee754_fmodf+0x6c>
 8006dba:	ea4f 5ce0 	mov.w	ip, r0, asr #23
 8006dbe:	f1ac 0c7f 	sub.w	ip, ip, #127	; 0x7f
 8006dc2:	e7aa      	b.n	8006d1a <__ieee754_fmodf+0x5e>
 8006dc4:	f06f 027d 	mvn.w	r2, #125	; 0x7d
 8006dc8:	eba2 0c0c 	sub.w	ip, r2, ip
 8006dcc:	fa43 f30c 	asr.w	r3, r3, ip
 8006dd0:	4323      	orrs	r3, r4
 8006dd2:	ee00 3a10 	vmov	s0, r3
 8006dd6:	e7c1      	b.n	8006d5c <__ieee754_fmodf+0xa0>
 8006dd8:	08008e20 	.word	0x08008e20

08006ddc <__ieee754_log10f>:
 8006ddc:	b508      	push	{r3, lr}
 8006dde:	ee10 3a10 	vmov	r3, s0
 8006de2:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8006de6:	ed2d 8b02 	vpush	{d8}
 8006dea:	d02b      	beq.n	8006e44 <__ieee754_log10f+0x68>
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	db32      	blt.n	8006e56 <__ieee754_log10f+0x7a>
 8006df0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006df4:	da41      	bge.n	8006e7a <__ieee754_log10f+0x9e>
 8006df6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006dfa:	db35      	blt.n	8006e68 <__ieee754_log10f+0x8c>
 8006dfc:	2100      	movs	r1, #0
 8006dfe:	15da      	asrs	r2, r3, #23
 8006e00:	3a7f      	subs	r2, #127	; 0x7f
 8006e02:	440a      	add	r2, r1
 8006e04:	0fd1      	lsrs	r1, r2, #31
 8006e06:	f1c1 017f 	rsb	r1, r1, #127	; 0x7f
 8006e0a:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 8006e0e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006e12:	ee07 2a90 	vmov	s15, r2
 8006e16:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 8006e1a:	ee00 3a10 	vmov	s0, r3
 8006e1e:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8006e22:	f000 f83b 	bl	8006e9c <logf>
 8006e26:	eddf 7a17 	vldr	s15, [pc, #92]	; 8006e84 <__ieee754_log10f+0xa8>
 8006e2a:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8006e88 <__ieee754_log10f+0xac>
 8006e2e:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006e32:	eddf 7a16 	vldr	s15, [pc, #88]	; 8006e8c <__ieee754_log10f+0xb0>
 8006e36:	eea8 0a07 	vfma.f32	s0, s16, s14
 8006e3a:	eea8 0a27 	vfma.f32	s0, s16, s15
 8006e3e:	ecbd 8b02 	vpop	{d8}
 8006e42:	bd08      	pop	{r3, pc}
 8006e44:	ecbd 8b02 	vpop	{d8}
 8006e48:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8006e90 <__ieee754_log10f+0xb4>
 8006e4c:	eddf 7a11 	vldr	s15, [pc, #68]	; 8006e94 <__ieee754_log10f+0xb8>
 8006e50:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8006e54:	bd08      	pop	{r3, pc}
 8006e56:	ecbd 8b02 	vpop	{d8}
 8006e5a:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006e5e:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8006e94 <__ieee754_log10f+0xb8>
 8006e62:	ee87 0a87 	vdiv.f32	s0, s15, s14
 8006e66:	bd08      	pop	{r3, pc}
 8006e68:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8006e98 <__ieee754_log10f+0xbc>
 8006e6c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006e70:	f06f 0118 	mvn.w	r1, #24
 8006e74:	ee17 3a90 	vmov	r3, s15
 8006e78:	e7c1      	b.n	8006dfe <__ieee754_log10f+0x22>
 8006e7a:	ecbd 8b02 	vpop	{d8}
 8006e7e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006e82:	bd08      	pop	{r3, pc}
 8006e84:	3ede5bd9 	.word	0x3ede5bd9
 8006e88:	355427db 	.word	0x355427db
 8006e8c:	3e9a2080 	.word	0x3e9a2080
 8006e90:	cc000000 	.word	0xcc000000
 8006e94:	00000000 	.word	0x00000000
 8006e98:	4c000000 	.word	0x4c000000

08006e9c <logf>:
 8006e9c:	ee10 3a10 	vmov	r3, s0
 8006ea0:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8006ea4:	ee10 1a10 	vmov	r1, s0
 8006ea8:	d038      	beq.n	8006f1c <logf+0x80>
 8006eaa:	f5a3 0200 	sub.w	r2, r3, #8388608	; 0x800000
 8006eae:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8006eb2:	d236      	bcs.n	8006f22 <logf+0x86>
 8006eb4:	eebf 0b00 	vmov.f64	d0, #240	; 0xbf800000 -1.0
 8006eb8:	f101 4240 	add.w	r2, r1, #3221225472	; 0xc0000000
 8006ebc:	4b26      	ldr	r3, [pc, #152]	; (8006f58 <logf+0xbc>)
 8006ebe:	f502 024d 	add.w	r2, r2, #13434880	; 0xcd0000
 8006ec2:	f3c2 40c3 	ubfx	r0, r2, #19, #4
 8006ec6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 8006eca:	ed93 4b40 	vldr	d4, [r3, #256]	; 0x100
 8006ece:	ed93 5b44 	vldr	d5, [r3, #272]	; 0x110
 8006ed2:	ed93 7b46 	vldr	d7, [r3, #280]	; 0x118
 8006ed6:	ed93 6b42 	vldr	d6, [r3, #264]	; 0x108
 8006eda:	0dd3      	lsrs	r3, r2, #23
 8006edc:	05db      	lsls	r3, r3, #23
 8006ede:	ed90 2b00 	vldr	d2, [r0]
 8006ee2:	1acb      	subs	r3, r1, r3
 8006ee4:	ee03 3a90 	vmov	s7, r3
 8006ee8:	ed90 1b02 	vldr	d1, [r0, #8]
 8006eec:	15d2      	asrs	r2, r2, #23
 8006eee:	eeb7 3ae3 	vcvt.f64.f32	d3, s7
 8006ef2:	eea2 0b03 	vfma.f64	d0, d2, d3
 8006ef6:	ee03 2a90 	vmov	s7, r2
 8006efa:	ee20 2b00 	vmul.f64	d2, d0, d0
 8006efe:	eea5 7b00 	vfma.f64	d7, d5, d0
 8006f02:	eeb8 3be3 	vcvt.f64.s32	d3, s7
 8006f06:	eea6 7b02 	vfma.f64	d7, d6, d2
 8006f0a:	eea3 1b04 	vfma.f64	d1, d3, d4
 8006f0e:	ee30 0b01 	vadd.f64	d0, d0, d1
 8006f12:	eea2 0b07 	vfma.f64	d0, d2, d7
 8006f16:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 8006f1a:	4770      	bx	lr
 8006f1c:	ed9f 0a0f 	vldr	s0, [pc, #60]	; 8006f5c <logf+0xc0>
 8006f20:	4770      	bx	lr
 8006f22:	005a      	lsls	r2, r3, #1
 8006f24:	d014      	beq.n	8006f50 <logf+0xb4>
 8006f26:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8006f2a:	d014      	beq.n	8006f56 <logf+0xba>
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	db0b      	blt.n	8006f48 <logf+0xac>
 8006f30:	f1b2 4f7f 	cmp.w	r2, #4278190080	; 0xff000000
 8006f34:	d208      	bcs.n	8006f48 <logf+0xac>
 8006f36:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8006f60 <logf+0xc4>
 8006f3a:	ee60 7a27 	vmul.f32	s15, s0, s15
 8006f3e:	ee17 3a90 	vmov	r3, s15
 8006f42:	f1a3 6138 	sub.w	r1, r3, #192937984	; 0xb800000
 8006f46:	e7b5      	b.n	8006eb4 <logf+0x18>
 8006f48:	ee00 3a10 	vmov	s0, r3
 8006f4c:	f7ff bcda 	b.w	8006904 <__math_invalidf>
 8006f50:	2001      	movs	r0, #1
 8006f52:	f7ff bcc5 	b.w	80068e0 <__math_divzerof>
 8006f56:	4770      	bx	lr
 8006f58:	08008e28 	.word	0x08008e28
 8006f5c:	00000000 	.word	0x00000000
 8006f60:	4b000000 	.word	0x4b000000

08006f64 <nanf>:
 8006f64:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006f6c <nanf+0x8>
 8006f68:	4770      	bx	lr
 8006f6a:	bf00      	nop
 8006f6c:	7fc00000 	.word	0x7fc00000

08006f70 <__assert_func>:
 8006f70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006f72:	4614      	mov	r4, r2
 8006f74:	461a      	mov	r2, r3
 8006f76:	4b09      	ldr	r3, [pc, #36]	; (8006f9c <__assert_func+0x2c>)
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	4605      	mov	r5, r0
 8006f7c:	68d8      	ldr	r0, [r3, #12]
 8006f7e:	b14c      	cbz	r4, 8006f94 <__assert_func+0x24>
 8006f80:	4b07      	ldr	r3, [pc, #28]	; (8006fa0 <__assert_func+0x30>)
 8006f82:	9100      	str	r1, [sp, #0]
 8006f84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006f88:	4906      	ldr	r1, [pc, #24]	; (8006fa4 <__assert_func+0x34>)
 8006f8a:	462b      	mov	r3, r5
 8006f8c:	f000 f990 	bl	80072b0 <fiprintf>
 8006f90:	f001 f858 	bl	8008044 <abort>
 8006f94:	4b04      	ldr	r3, [pc, #16]	; (8006fa8 <__assert_func+0x38>)
 8006f96:	461c      	mov	r4, r3
 8006f98:	e7f3      	b.n	8006f82 <__assert_func+0x12>
 8006f9a:	bf00      	nop
 8006f9c:	20000008 	.word	0x20000008
 8006fa0:	08008f48 	.word	0x08008f48
 8006fa4:	08008f55 	.word	0x08008f55
 8006fa8:	08008f83 	.word	0x08008f83

08006fac <clearerr>:
 8006fac:	b538      	push	{r3, r4, r5, lr}
 8006fae:	4b18      	ldr	r3, [pc, #96]	; (8007010 <clearerr+0x64>)
 8006fb0:	681d      	ldr	r5, [r3, #0]
 8006fb2:	4604      	mov	r4, r0
 8006fb4:	b125      	cbz	r5, 8006fc0 <clearerr+0x14>
 8006fb6:	69ab      	ldr	r3, [r5, #24]
 8006fb8:	b913      	cbnz	r3, 8006fc0 <clearerr+0x14>
 8006fba:	4628      	mov	r0, r5
 8006fbc:	f000 f8fa 	bl	80071b4 <__sinit>
 8006fc0:	4b14      	ldr	r3, [pc, #80]	; (8007014 <clearerr+0x68>)
 8006fc2:	429c      	cmp	r4, r3
 8006fc4:	d118      	bne.n	8006ff8 <clearerr+0x4c>
 8006fc6:	686c      	ldr	r4, [r5, #4]
 8006fc8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006fca:	07d8      	lsls	r0, r3, #31
 8006fcc:	d405      	bmi.n	8006fda <clearerr+0x2e>
 8006fce:	89a3      	ldrh	r3, [r4, #12]
 8006fd0:	0599      	lsls	r1, r3, #22
 8006fd2:	d402      	bmi.n	8006fda <clearerr+0x2e>
 8006fd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fd6:	f000 fa22 	bl	800741e <__retarget_lock_acquire_recursive>
 8006fda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fde:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006fe0:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 8006fe4:	07d2      	lsls	r2, r2, #31
 8006fe6:	81a3      	strh	r3, [r4, #12]
 8006fe8:	d410      	bmi.n	800700c <clearerr+0x60>
 8006fea:	059b      	lsls	r3, r3, #22
 8006fec:	d40e      	bmi.n	800700c <clearerr+0x60>
 8006fee:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006ff0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ff4:	f000 ba14 	b.w	8007420 <__retarget_lock_release_recursive>
 8006ff8:	4b07      	ldr	r3, [pc, #28]	; (8007018 <clearerr+0x6c>)
 8006ffa:	429c      	cmp	r4, r3
 8006ffc:	d101      	bne.n	8007002 <clearerr+0x56>
 8006ffe:	68ac      	ldr	r4, [r5, #8]
 8007000:	e7e2      	b.n	8006fc8 <clearerr+0x1c>
 8007002:	4b06      	ldr	r3, [pc, #24]	; (800701c <clearerr+0x70>)
 8007004:	429c      	cmp	r4, r3
 8007006:	bf08      	it	eq
 8007008:	68ec      	ldreq	r4, [r5, #12]
 800700a:	e7dd      	b.n	8006fc8 <clearerr+0x1c>
 800700c:	bd38      	pop	{r3, r4, r5, pc}
 800700e:	bf00      	nop
 8007010:	20000008 	.word	0x20000008
 8007014:	08008fa4 	.word	0x08008fa4
 8007018:	08008fc4 	.word	0x08008fc4
 800701c:	08008f84 	.word	0x08008f84

08007020 <__errno>:
 8007020:	4b01      	ldr	r3, [pc, #4]	; (8007028 <__errno+0x8>)
 8007022:	6818      	ldr	r0, [r3, #0]
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop
 8007028:	20000008 	.word	0x20000008

0800702c <feof>:
 800702c:	b538      	push	{r3, r4, r5, lr}
 800702e:	4b16      	ldr	r3, [pc, #88]	; (8007088 <feof+0x5c>)
 8007030:	681d      	ldr	r5, [r3, #0]
 8007032:	4604      	mov	r4, r0
 8007034:	b125      	cbz	r5, 8007040 <feof+0x14>
 8007036:	69ab      	ldr	r3, [r5, #24]
 8007038:	b913      	cbnz	r3, 8007040 <feof+0x14>
 800703a:	4628      	mov	r0, r5
 800703c:	f000 f8ba 	bl	80071b4 <__sinit>
 8007040:	4b12      	ldr	r3, [pc, #72]	; (800708c <feof+0x60>)
 8007042:	429c      	cmp	r4, r3
 8007044:	d116      	bne.n	8007074 <feof+0x48>
 8007046:	686c      	ldr	r4, [r5, #4]
 8007048:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800704a:	07d8      	lsls	r0, r3, #31
 800704c:	d405      	bmi.n	800705a <feof+0x2e>
 800704e:	89a3      	ldrh	r3, [r4, #12]
 8007050:	0599      	lsls	r1, r3, #22
 8007052:	d402      	bmi.n	800705a <feof+0x2e>
 8007054:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007056:	f000 f9e2 	bl	800741e <__retarget_lock_acquire_recursive>
 800705a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800705c:	89a3      	ldrh	r3, [r4, #12]
 800705e:	07d2      	lsls	r2, r2, #31
 8007060:	f3c3 1540 	ubfx	r5, r3, #5, #1
 8007064:	d404      	bmi.n	8007070 <feof+0x44>
 8007066:	059b      	lsls	r3, r3, #22
 8007068:	d402      	bmi.n	8007070 <feof+0x44>
 800706a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800706c:	f000 f9d8 	bl	8007420 <__retarget_lock_release_recursive>
 8007070:	4628      	mov	r0, r5
 8007072:	bd38      	pop	{r3, r4, r5, pc}
 8007074:	4b06      	ldr	r3, [pc, #24]	; (8007090 <feof+0x64>)
 8007076:	429c      	cmp	r4, r3
 8007078:	d101      	bne.n	800707e <feof+0x52>
 800707a:	68ac      	ldr	r4, [r5, #8]
 800707c:	e7e4      	b.n	8007048 <feof+0x1c>
 800707e:	4b05      	ldr	r3, [pc, #20]	; (8007094 <feof+0x68>)
 8007080:	429c      	cmp	r4, r3
 8007082:	bf08      	it	eq
 8007084:	68ec      	ldreq	r4, [r5, #12]
 8007086:	e7df      	b.n	8007048 <feof+0x1c>
 8007088:	20000008 	.word	0x20000008
 800708c:	08008fa4 	.word	0x08008fa4
 8007090:	08008fc4 	.word	0x08008fc4
 8007094:	08008f84 	.word	0x08008f84

08007098 <ferror>:
 8007098:	b538      	push	{r3, r4, r5, lr}
 800709a:	4b16      	ldr	r3, [pc, #88]	; (80070f4 <ferror+0x5c>)
 800709c:	681d      	ldr	r5, [r3, #0]
 800709e:	4604      	mov	r4, r0
 80070a0:	b125      	cbz	r5, 80070ac <ferror+0x14>
 80070a2:	69ab      	ldr	r3, [r5, #24]
 80070a4:	b913      	cbnz	r3, 80070ac <ferror+0x14>
 80070a6:	4628      	mov	r0, r5
 80070a8:	f000 f884 	bl	80071b4 <__sinit>
 80070ac:	4b12      	ldr	r3, [pc, #72]	; (80070f8 <ferror+0x60>)
 80070ae:	429c      	cmp	r4, r3
 80070b0:	d116      	bne.n	80070e0 <ferror+0x48>
 80070b2:	686c      	ldr	r4, [r5, #4]
 80070b4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80070b6:	07d8      	lsls	r0, r3, #31
 80070b8:	d405      	bmi.n	80070c6 <ferror+0x2e>
 80070ba:	89a3      	ldrh	r3, [r4, #12]
 80070bc:	0599      	lsls	r1, r3, #22
 80070be:	d402      	bmi.n	80070c6 <ferror+0x2e>
 80070c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070c2:	f000 f9ac 	bl	800741e <__retarget_lock_acquire_recursive>
 80070c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80070c8:	89a3      	ldrh	r3, [r4, #12]
 80070ca:	07d2      	lsls	r2, r2, #31
 80070cc:	f3c3 1580 	ubfx	r5, r3, #6, #1
 80070d0:	d404      	bmi.n	80070dc <ferror+0x44>
 80070d2:	059b      	lsls	r3, r3, #22
 80070d4:	d402      	bmi.n	80070dc <ferror+0x44>
 80070d6:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80070d8:	f000 f9a2 	bl	8007420 <__retarget_lock_release_recursive>
 80070dc:	4628      	mov	r0, r5
 80070de:	bd38      	pop	{r3, r4, r5, pc}
 80070e0:	4b06      	ldr	r3, [pc, #24]	; (80070fc <ferror+0x64>)
 80070e2:	429c      	cmp	r4, r3
 80070e4:	d101      	bne.n	80070ea <ferror+0x52>
 80070e6:	68ac      	ldr	r4, [r5, #8]
 80070e8:	e7e4      	b.n	80070b4 <ferror+0x1c>
 80070ea:	4b05      	ldr	r3, [pc, #20]	; (8007100 <ferror+0x68>)
 80070ec:	429c      	cmp	r4, r3
 80070ee:	bf08      	it	eq
 80070f0:	68ec      	ldreq	r4, [r5, #12]
 80070f2:	e7df      	b.n	80070b4 <ferror+0x1c>
 80070f4:	20000008 	.word	0x20000008
 80070f8:	08008fa4 	.word	0x08008fa4
 80070fc:	08008fc4 	.word	0x08008fc4
 8007100:	08008f84 	.word	0x08008f84

08007104 <std>:
 8007104:	2300      	movs	r3, #0
 8007106:	b510      	push	{r4, lr}
 8007108:	4604      	mov	r4, r0
 800710a:	e9c0 3300 	strd	r3, r3, [r0]
 800710e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007112:	6083      	str	r3, [r0, #8]
 8007114:	8181      	strh	r1, [r0, #12]
 8007116:	6643      	str	r3, [r0, #100]	; 0x64
 8007118:	81c2      	strh	r2, [r0, #14]
 800711a:	6183      	str	r3, [r0, #24]
 800711c:	4619      	mov	r1, r3
 800711e:	2208      	movs	r2, #8
 8007120:	305c      	adds	r0, #92	; 0x5c
 8007122:	f000 f98c 	bl	800743e <memset>
 8007126:	4b05      	ldr	r3, [pc, #20]	; (800713c <std+0x38>)
 8007128:	6263      	str	r3, [r4, #36]	; 0x24
 800712a:	4b05      	ldr	r3, [pc, #20]	; (8007140 <std+0x3c>)
 800712c:	62a3      	str	r3, [r4, #40]	; 0x28
 800712e:	4b05      	ldr	r3, [pc, #20]	; (8007144 <std+0x40>)
 8007130:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007132:	4b05      	ldr	r3, [pc, #20]	; (8007148 <std+0x44>)
 8007134:	6224      	str	r4, [r4, #32]
 8007136:	6323      	str	r3, [r4, #48]	; 0x30
 8007138:	bd10      	pop	{r4, pc}
 800713a:	bf00      	nop
 800713c:	08007dc1 	.word	0x08007dc1
 8007140:	08007de3 	.word	0x08007de3
 8007144:	08007e1b 	.word	0x08007e1b
 8007148:	08007e3f 	.word	0x08007e3f

0800714c <_cleanup_r>:
 800714c:	4901      	ldr	r1, [pc, #4]	; (8007154 <_cleanup_r+0x8>)
 800714e:	f000 b8de 	b.w	800730e <_fwalk_reent>
 8007152:	bf00      	nop
 8007154:	08008181 	.word	0x08008181

08007158 <__sfmoreglue>:
 8007158:	b570      	push	{r4, r5, r6, lr}
 800715a:	2268      	movs	r2, #104	; 0x68
 800715c:	1e4d      	subs	r5, r1, #1
 800715e:	4355      	muls	r5, r2
 8007160:	460e      	mov	r6, r1
 8007162:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007166:	f000 f993 	bl	8007490 <_malloc_r>
 800716a:	4604      	mov	r4, r0
 800716c:	b140      	cbz	r0, 8007180 <__sfmoreglue+0x28>
 800716e:	2100      	movs	r1, #0
 8007170:	e9c0 1600 	strd	r1, r6, [r0]
 8007174:	300c      	adds	r0, #12
 8007176:	60a0      	str	r0, [r4, #8]
 8007178:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800717c:	f000 f95f 	bl	800743e <memset>
 8007180:	4620      	mov	r0, r4
 8007182:	bd70      	pop	{r4, r5, r6, pc}

08007184 <__sfp_lock_acquire>:
 8007184:	4801      	ldr	r0, [pc, #4]	; (800718c <__sfp_lock_acquire+0x8>)
 8007186:	f000 b94a 	b.w	800741e <__retarget_lock_acquire_recursive>
 800718a:	bf00      	nop
 800718c:	20010ffd 	.word	0x20010ffd

08007190 <__sfp_lock_release>:
 8007190:	4801      	ldr	r0, [pc, #4]	; (8007198 <__sfp_lock_release+0x8>)
 8007192:	f000 b945 	b.w	8007420 <__retarget_lock_release_recursive>
 8007196:	bf00      	nop
 8007198:	20010ffd 	.word	0x20010ffd

0800719c <__sinit_lock_acquire>:
 800719c:	4801      	ldr	r0, [pc, #4]	; (80071a4 <__sinit_lock_acquire+0x8>)
 800719e:	f000 b93e 	b.w	800741e <__retarget_lock_acquire_recursive>
 80071a2:	bf00      	nop
 80071a4:	20010ffe 	.word	0x20010ffe

080071a8 <__sinit_lock_release>:
 80071a8:	4801      	ldr	r0, [pc, #4]	; (80071b0 <__sinit_lock_release+0x8>)
 80071aa:	f000 b939 	b.w	8007420 <__retarget_lock_release_recursive>
 80071ae:	bf00      	nop
 80071b0:	20010ffe 	.word	0x20010ffe

080071b4 <__sinit>:
 80071b4:	b510      	push	{r4, lr}
 80071b6:	4604      	mov	r4, r0
 80071b8:	f7ff fff0 	bl	800719c <__sinit_lock_acquire>
 80071bc:	69a3      	ldr	r3, [r4, #24]
 80071be:	b11b      	cbz	r3, 80071c8 <__sinit+0x14>
 80071c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80071c4:	f7ff bff0 	b.w	80071a8 <__sinit_lock_release>
 80071c8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80071cc:	6523      	str	r3, [r4, #80]	; 0x50
 80071ce:	4b13      	ldr	r3, [pc, #76]	; (800721c <__sinit+0x68>)
 80071d0:	4a13      	ldr	r2, [pc, #76]	; (8007220 <__sinit+0x6c>)
 80071d2:	681b      	ldr	r3, [r3, #0]
 80071d4:	62a2      	str	r2, [r4, #40]	; 0x28
 80071d6:	42a3      	cmp	r3, r4
 80071d8:	bf04      	itt	eq
 80071da:	2301      	moveq	r3, #1
 80071dc:	61a3      	streq	r3, [r4, #24]
 80071de:	4620      	mov	r0, r4
 80071e0:	f000 f820 	bl	8007224 <__sfp>
 80071e4:	6060      	str	r0, [r4, #4]
 80071e6:	4620      	mov	r0, r4
 80071e8:	f000 f81c 	bl	8007224 <__sfp>
 80071ec:	60a0      	str	r0, [r4, #8]
 80071ee:	4620      	mov	r0, r4
 80071f0:	f000 f818 	bl	8007224 <__sfp>
 80071f4:	2200      	movs	r2, #0
 80071f6:	60e0      	str	r0, [r4, #12]
 80071f8:	2104      	movs	r1, #4
 80071fa:	6860      	ldr	r0, [r4, #4]
 80071fc:	f7ff ff82 	bl	8007104 <std>
 8007200:	68a0      	ldr	r0, [r4, #8]
 8007202:	2201      	movs	r2, #1
 8007204:	2109      	movs	r1, #9
 8007206:	f7ff ff7d 	bl	8007104 <std>
 800720a:	68e0      	ldr	r0, [r4, #12]
 800720c:	2202      	movs	r2, #2
 800720e:	2112      	movs	r1, #18
 8007210:	f7ff ff78 	bl	8007104 <std>
 8007214:	2301      	movs	r3, #1
 8007216:	61a3      	str	r3, [r4, #24]
 8007218:	e7d2      	b.n	80071c0 <__sinit+0xc>
 800721a:	bf00      	nop
 800721c:	08008fe4 	.word	0x08008fe4
 8007220:	0800714d 	.word	0x0800714d

08007224 <__sfp>:
 8007224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007226:	4607      	mov	r7, r0
 8007228:	f7ff ffac 	bl	8007184 <__sfp_lock_acquire>
 800722c:	4b1e      	ldr	r3, [pc, #120]	; (80072a8 <__sfp+0x84>)
 800722e:	681e      	ldr	r6, [r3, #0]
 8007230:	69b3      	ldr	r3, [r6, #24]
 8007232:	b913      	cbnz	r3, 800723a <__sfp+0x16>
 8007234:	4630      	mov	r0, r6
 8007236:	f7ff ffbd 	bl	80071b4 <__sinit>
 800723a:	3648      	adds	r6, #72	; 0x48
 800723c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007240:	3b01      	subs	r3, #1
 8007242:	d503      	bpl.n	800724c <__sfp+0x28>
 8007244:	6833      	ldr	r3, [r6, #0]
 8007246:	b30b      	cbz	r3, 800728c <__sfp+0x68>
 8007248:	6836      	ldr	r6, [r6, #0]
 800724a:	e7f7      	b.n	800723c <__sfp+0x18>
 800724c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007250:	b9d5      	cbnz	r5, 8007288 <__sfp+0x64>
 8007252:	4b16      	ldr	r3, [pc, #88]	; (80072ac <__sfp+0x88>)
 8007254:	60e3      	str	r3, [r4, #12]
 8007256:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800725a:	6665      	str	r5, [r4, #100]	; 0x64
 800725c:	f000 f8de 	bl	800741c <__retarget_lock_init_recursive>
 8007260:	f7ff ff96 	bl	8007190 <__sfp_lock_release>
 8007264:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007268:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800726c:	6025      	str	r5, [r4, #0]
 800726e:	61a5      	str	r5, [r4, #24]
 8007270:	2208      	movs	r2, #8
 8007272:	4629      	mov	r1, r5
 8007274:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007278:	f000 f8e1 	bl	800743e <memset>
 800727c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007280:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007284:	4620      	mov	r0, r4
 8007286:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007288:	3468      	adds	r4, #104	; 0x68
 800728a:	e7d9      	b.n	8007240 <__sfp+0x1c>
 800728c:	2104      	movs	r1, #4
 800728e:	4638      	mov	r0, r7
 8007290:	f7ff ff62 	bl	8007158 <__sfmoreglue>
 8007294:	4604      	mov	r4, r0
 8007296:	6030      	str	r0, [r6, #0]
 8007298:	2800      	cmp	r0, #0
 800729a:	d1d5      	bne.n	8007248 <__sfp+0x24>
 800729c:	f7ff ff78 	bl	8007190 <__sfp_lock_release>
 80072a0:	230c      	movs	r3, #12
 80072a2:	603b      	str	r3, [r7, #0]
 80072a4:	e7ee      	b.n	8007284 <__sfp+0x60>
 80072a6:	bf00      	nop
 80072a8:	08008fe4 	.word	0x08008fe4
 80072ac:	ffff0001 	.word	0xffff0001

080072b0 <fiprintf>:
 80072b0:	b40e      	push	{r1, r2, r3}
 80072b2:	b503      	push	{r0, r1, lr}
 80072b4:	4601      	mov	r1, r0
 80072b6:	ab03      	add	r3, sp, #12
 80072b8:	4805      	ldr	r0, [pc, #20]	; (80072d0 <fiprintf+0x20>)
 80072ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80072be:	6800      	ldr	r0, [r0, #0]
 80072c0:	9301      	str	r3, [sp, #4]
 80072c2:	f000 f983 	bl	80075cc <_vfiprintf_r>
 80072c6:	b002      	add	sp, #8
 80072c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80072cc:	b003      	add	sp, #12
 80072ce:	4770      	bx	lr
 80072d0:	20000008 	.word	0x20000008

080072d4 <_fwalk>:
 80072d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072d8:	460f      	mov	r7, r1
 80072da:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80072de:	2600      	movs	r6, #0
 80072e0:	e9d4 8501 	ldrd	r8, r5, [r4, #4]
 80072e4:	f1b8 0801 	subs.w	r8, r8, #1
 80072e8:	d505      	bpl.n	80072f6 <_fwalk+0x22>
 80072ea:	6824      	ldr	r4, [r4, #0]
 80072ec:	2c00      	cmp	r4, #0
 80072ee:	d1f7      	bne.n	80072e0 <_fwalk+0xc>
 80072f0:	4630      	mov	r0, r6
 80072f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80072f6:	89ab      	ldrh	r3, [r5, #12]
 80072f8:	2b01      	cmp	r3, #1
 80072fa:	d906      	bls.n	800730a <_fwalk+0x36>
 80072fc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007300:	3301      	adds	r3, #1
 8007302:	d002      	beq.n	800730a <_fwalk+0x36>
 8007304:	4628      	mov	r0, r5
 8007306:	47b8      	blx	r7
 8007308:	4306      	orrs	r6, r0
 800730a:	3568      	adds	r5, #104	; 0x68
 800730c:	e7ea      	b.n	80072e4 <_fwalk+0x10>

0800730e <_fwalk_reent>:
 800730e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007312:	4606      	mov	r6, r0
 8007314:	4688      	mov	r8, r1
 8007316:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800731a:	2700      	movs	r7, #0
 800731c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007320:	f1b9 0901 	subs.w	r9, r9, #1
 8007324:	d505      	bpl.n	8007332 <_fwalk_reent+0x24>
 8007326:	6824      	ldr	r4, [r4, #0]
 8007328:	2c00      	cmp	r4, #0
 800732a:	d1f7      	bne.n	800731c <_fwalk_reent+0xe>
 800732c:	4638      	mov	r0, r7
 800732e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007332:	89ab      	ldrh	r3, [r5, #12]
 8007334:	2b01      	cmp	r3, #1
 8007336:	d907      	bls.n	8007348 <_fwalk_reent+0x3a>
 8007338:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800733c:	3301      	adds	r3, #1
 800733e:	d003      	beq.n	8007348 <_fwalk_reent+0x3a>
 8007340:	4629      	mov	r1, r5
 8007342:	4630      	mov	r0, r6
 8007344:	47c0      	blx	r8
 8007346:	4307      	orrs	r7, r0
 8007348:	3568      	adds	r5, #104	; 0x68
 800734a:	e7e9      	b.n	8007320 <_fwalk_reent+0x12>

0800734c <getc>:
 800734c:	b538      	push	{r3, r4, r5, lr}
 800734e:	4b1d      	ldr	r3, [pc, #116]	; (80073c4 <getc+0x78>)
 8007350:	681d      	ldr	r5, [r3, #0]
 8007352:	4604      	mov	r4, r0
 8007354:	b125      	cbz	r5, 8007360 <getc+0x14>
 8007356:	69ab      	ldr	r3, [r5, #24]
 8007358:	b913      	cbnz	r3, 8007360 <getc+0x14>
 800735a:	4628      	mov	r0, r5
 800735c:	f7ff ff2a 	bl	80071b4 <__sinit>
 8007360:	4b19      	ldr	r3, [pc, #100]	; (80073c8 <getc+0x7c>)
 8007362:	429c      	cmp	r4, r3
 8007364:	d11e      	bne.n	80073a4 <getc+0x58>
 8007366:	686c      	ldr	r4, [r5, #4]
 8007368:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800736a:	07d8      	lsls	r0, r3, #31
 800736c:	d405      	bmi.n	800737a <getc+0x2e>
 800736e:	89a3      	ldrh	r3, [r4, #12]
 8007370:	0599      	lsls	r1, r3, #22
 8007372:	d402      	bmi.n	800737a <getc+0x2e>
 8007374:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007376:	f000 f852 	bl	800741e <__retarget_lock_acquire_recursive>
 800737a:	6863      	ldr	r3, [r4, #4]
 800737c:	3b01      	subs	r3, #1
 800737e:	2b00      	cmp	r3, #0
 8007380:	6063      	str	r3, [r4, #4]
 8007382:	da19      	bge.n	80073b8 <getc+0x6c>
 8007384:	4628      	mov	r0, r5
 8007386:	4621      	mov	r1, r4
 8007388:	f000 fcde 	bl	8007d48 <__srget_r>
 800738c:	4605      	mov	r5, r0
 800738e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007390:	07da      	lsls	r2, r3, #31
 8007392:	d405      	bmi.n	80073a0 <getc+0x54>
 8007394:	89a3      	ldrh	r3, [r4, #12]
 8007396:	059b      	lsls	r3, r3, #22
 8007398:	d402      	bmi.n	80073a0 <getc+0x54>
 800739a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800739c:	f000 f840 	bl	8007420 <__retarget_lock_release_recursive>
 80073a0:	4628      	mov	r0, r5
 80073a2:	bd38      	pop	{r3, r4, r5, pc}
 80073a4:	4b09      	ldr	r3, [pc, #36]	; (80073cc <getc+0x80>)
 80073a6:	429c      	cmp	r4, r3
 80073a8:	d101      	bne.n	80073ae <getc+0x62>
 80073aa:	68ac      	ldr	r4, [r5, #8]
 80073ac:	e7dc      	b.n	8007368 <getc+0x1c>
 80073ae:	4b08      	ldr	r3, [pc, #32]	; (80073d0 <getc+0x84>)
 80073b0:	429c      	cmp	r4, r3
 80073b2:	bf08      	it	eq
 80073b4:	68ec      	ldreq	r4, [r5, #12]
 80073b6:	e7d7      	b.n	8007368 <getc+0x1c>
 80073b8:	6823      	ldr	r3, [r4, #0]
 80073ba:	1c5a      	adds	r2, r3, #1
 80073bc:	6022      	str	r2, [r4, #0]
 80073be:	781d      	ldrb	r5, [r3, #0]
 80073c0:	e7e5      	b.n	800738e <getc+0x42>
 80073c2:	bf00      	nop
 80073c4:	20000008 	.word	0x20000008
 80073c8:	08008fa4 	.word	0x08008fa4
 80073cc:	08008fc4 	.word	0x08008fc4
 80073d0:	08008f84 	.word	0x08008f84

080073d4 <__libc_init_array>:
 80073d4:	b570      	push	{r4, r5, r6, lr}
 80073d6:	4d0d      	ldr	r5, [pc, #52]	; (800740c <__libc_init_array+0x38>)
 80073d8:	4c0d      	ldr	r4, [pc, #52]	; (8007410 <__libc_init_array+0x3c>)
 80073da:	1b64      	subs	r4, r4, r5
 80073dc:	10a4      	asrs	r4, r4, #2
 80073de:	2600      	movs	r6, #0
 80073e0:	42a6      	cmp	r6, r4
 80073e2:	d109      	bne.n	80073f8 <__libc_init_array+0x24>
 80073e4:	4d0b      	ldr	r5, [pc, #44]	; (8007414 <__libc_init_array+0x40>)
 80073e6:	4c0c      	ldr	r4, [pc, #48]	; (8007418 <__libc_init_array+0x44>)
 80073e8:	f001 fe50 	bl	800908c <_init>
 80073ec:	1b64      	subs	r4, r4, r5
 80073ee:	10a4      	asrs	r4, r4, #2
 80073f0:	2600      	movs	r6, #0
 80073f2:	42a6      	cmp	r6, r4
 80073f4:	d105      	bne.n	8007402 <__libc_init_array+0x2e>
 80073f6:	bd70      	pop	{r4, r5, r6, pc}
 80073f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80073fc:	4798      	blx	r3
 80073fe:	3601      	adds	r6, #1
 8007400:	e7ee      	b.n	80073e0 <__libc_init_array+0xc>
 8007402:	f855 3b04 	ldr.w	r3, [r5], #4
 8007406:	4798      	blx	r3
 8007408:	3601      	adds	r6, #1
 800740a:	e7f2      	b.n	80073f2 <__libc_init_array+0x1e>
 800740c:	080090a4 	.word	0x080090a4
 8007410:	080090a4 	.word	0x080090a4
 8007414:	080090a4 	.word	0x080090a4
 8007418:	080090b0 	.word	0x080090b0

0800741c <__retarget_lock_init_recursive>:
 800741c:	4770      	bx	lr

0800741e <__retarget_lock_acquire_recursive>:
 800741e:	4770      	bx	lr

08007420 <__retarget_lock_release_recursive>:
 8007420:	4770      	bx	lr

08007422 <memcpy>:
 8007422:	440a      	add	r2, r1
 8007424:	4291      	cmp	r1, r2
 8007426:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800742a:	d100      	bne.n	800742e <memcpy+0xc>
 800742c:	4770      	bx	lr
 800742e:	b510      	push	{r4, lr}
 8007430:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007434:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007438:	4291      	cmp	r1, r2
 800743a:	d1f9      	bne.n	8007430 <memcpy+0xe>
 800743c:	bd10      	pop	{r4, pc}

0800743e <memset>:
 800743e:	4402      	add	r2, r0
 8007440:	4603      	mov	r3, r0
 8007442:	4293      	cmp	r3, r2
 8007444:	d100      	bne.n	8007448 <memset+0xa>
 8007446:	4770      	bx	lr
 8007448:	f803 1b01 	strb.w	r1, [r3], #1
 800744c:	e7f9      	b.n	8007442 <memset+0x4>
	...

08007450 <sbrk_aligned>:
 8007450:	b570      	push	{r4, r5, r6, lr}
 8007452:	4e0e      	ldr	r6, [pc, #56]	; (800748c <sbrk_aligned+0x3c>)
 8007454:	460c      	mov	r4, r1
 8007456:	6831      	ldr	r1, [r6, #0]
 8007458:	4605      	mov	r5, r0
 800745a:	b911      	cbnz	r1, 8007462 <sbrk_aligned+0x12>
 800745c:	f000 fca0 	bl	8007da0 <_sbrk_r>
 8007460:	6030      	str	r0, [r6, #0]
 8007462:	4621      	mov	r1, r4
 8007464:	4628      	mov	r0, r5
 8007466:	f000 fc9b 	bl	8007da0 <_sbrk_r>
 800746a:	1c43      	adds	r3, r0, #1
 800746c:	d00a      	beq.n	8007484 <sbrk_aligned+0x34>
 800746e:	1cc4      	adds	r4, r0, #3
 8007470:	f024 0403 	bic.w	r4, r4, #3
 8007474:	42a0      	cmp	r0, r4
 8007476:	d007      	beq.n	8007488 <sbrk_aligned+0x38>
 8007478:	1a21      	subs	r1, r4, r0
 800747a:	4628      	mov	r0, r5
 800747c:	f000 fc90 	bl	8007da0 <_sbrk_r>
 8007480:	3001      	adds	r0, #1
 8007482:	d101      	bne.n	8007488 <sbrk_aligned+0x38>
 8007484:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007488:	4620      	mov	r0, r4
 800748a:	bd70      	pop	{r4, r5, r6, pc}
 800748c:	20011004 	.word	0x20011004

08007490 <_malloc_r>:
 8007490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007494:	1ccd      	adds	r5, r1, #3
 8007496:	f025 0503 	bic.w	r5, r5, #3
 800749a:	3508      	adds	r5, #8
 800749c:	2d0c      	cmp	r5, #12
 800749e:	bf38      	it	cc
 80074a0:	250c      	movcc	r5, #12
 80074a2:	2d00      	cmp	r5, #0
 80074a4:	4607      	mov	r7, r0
 80074a6:	db01      	blt.n	80074ac <_malloc_r+0x1c>
 80074a8:	42a9      	cmp	r1, r5
 80074aa:	d905      	bls.n	80074b8 <_malloc_r+0x28>
 80074ac:	230c      	movs	r3, #12
 80074ae:	603b      	str	r3, [r7, #0]
 80074b0:	2600      	movs	r6, #0
 80074b2:	4630      	mov	r0, r6
 80074b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80074b8:	4e2e      	ldr	r6, [pc, #184]	; (8007574 <_malloc_r+0xe4>)
 80074ba:	f000 ff41 	bl	8008340 <__malloc_lock>
 80074be:	6833      	ldr	r3, [r6, #0]
 80074c0:	461c      	mov	r4, r3
 80074c2:	bb34      	cbnz	r4, 8007512 <_malloc_r+0x82>
 80074c4:	4629      	mov	r1, r5
 80074c6:	4638      	mov	r0, r7
 80074c8:	f7ff ffc2 	bl	8007450 <sbrk_aligned>
 80074cc:	1c43      	adds	r3, r0, #1
 80074ce:	4604      	mov	r4, r0
 80074d0:	d14d      	bne.n	800756e <_malloc_r+0xde>
 80074d2:	6834      	ldr	r4, [r6, #0]
 80074d4:	4626      	mov	r6, r4
 80074d6:	2e00      	cmp	r6, #0
 80074d8:	d140      	bne.n	800755c <_malloc_r+0xcc>
 80074da:	6823      	ldr	r3, [r4, #0]
 80074dc:	4631      	mov	r1, r6
 80074de:	4638      	mov	r0, r7
 80074e0:	eb04 0803 	add.w	r8, r4, r3
 80074e4:	f000 fc5c 	bl	8007da0 <_sbrk_r>
 80074e8:	4580      	cmp	r8, r0
 80074ea:	d13a      	bne.n	8007562 <_malloc_r+0xd2>
 80074ec:	6821      	ldr	r1, [r4, #0]
 80074ee:	3503      	adds	r5, #3
 80074f0:	1a6d      	subs	r5, r5, r1
 80074f2:	f025 0503 	bic.w	r5, r5, #3
 80074f6:	3508      	adds	r5, #8
 80074f8:	2d0c      	cmp	r5, #12
 80074fa:	bf38      	it	cc
 80074fc:	250c      	movcc	r5, #12
 80074fe:	4629      	mov	r1, r5
 8007500:	4638      	mov	r0, r7
 8007502:	f7ff ffa5 	bl	8007450 <sbrk_aligned>
 8007506:	3001      	adds	r0, #1
 8007508:	d02b      	beq.n	8007562 <_malloc_r+0xd2>
 800750a:	6823      	ldr	r3, [r4, #0]
 800750c:	442b      	add	r3, r5
 800750e:	6023      	str	r3, [r4, #0]
 8007510:	e00e      	b.n	8007530 <_malloc_r+0xa0>
 8007512:	6822      	ldr	r2, [r4, #0]
 8007514:	1b52      	subs	r2, r2, r5
 8007516:	d41e      	bmi.n	8007556 <_malloc_r+0xc6>
 8007518:	2a0b      	cmp	r2, #11
 800751a:	d916      	bls.n	800754a <_malloc_r+0xba>
 800751c:	1961      	adds	r1, r4, r5
 800751e:	42a3      	cmp	r3, r4
 8007520:	6025      	str	r5, [r4, #0]
 8007522:	bf18      	it	ne
 8007524:	6059      	strne	r1, [r3, #4]
 8007526:	6863      	ldr	r3, [r4, #4]
 8007528:	bf08      	it	eq
 800752a:	6031      	streq	r1, [r6, #0]
 800752c:	5162      	str	r2, [r4, r5]
 800752e:	604b      	str	r3, [r1, #4]
 8007530:	4638      	mov	r0, r7
 8007532:	f104 060b 	add.w	r6, r4, #11
 8007536:	f000 ff09 	bl	800834c <__malloc_unlock>
 800753a:	f026 0607 	bic.w	r6, r6, #7
 800753e:	1d23      	adds	r3, r4, #4
 8007540:	1af2      	subs	r2, r6, r3
 8007542:	d0b6      	beq.n	80074b2 <_malloc_r+0x22>
 8007544:	1b9b      	subs	r3, r3, r6
 8007546:	50a3      	str	r3, [r4, r2]
 8007548:	e7b3      	b.n	80074b2 <_malloc_r+0x22>
 800754a:	6862      	ldr	r2, [r4, #4]
 800754c:	42a3      	cmp	r3, r4
 800754e:	bf0c      	ite	eq
 8007550:	6032      	streq	r2, [r6, #0]
 8007552:	605a      	strne	r2, [r3, #4]
 8007554:	e7ec      	b.n	8007530 <_malloc_r+0xa0>
 8007556:	4623      	mov	r3, r4
 8007558:	6864      	ldr	r4, [r4, #4]
 800755a:	e7b2      	b.n	80074c2 <_malloc_r+0x32>
 800755c:	4634      	mov	r4, r6
 800755e:	6876      	ldr	r6, [r6, #4]
 8007560:	e7b9      	b.n	80074d6 <_malloc_r+0x46>
 8007562:	230c      	movs	r3, #12
 8007564:	603b      	str	r3, [r7, #0]
 8007566:	4638      	mov	r0, r7
 8007568:	f000 fef0 	bl	800834c <__malloc_unlock>
 800756c:	e7a1      	b.n	80074b2 <_malloc_r+0x22>
 800756e:	6025      	str	r5, [r4, #0]
 8007570:	e7de      	b.n	8007530 <_malloc_r+0xa0>
 8007572:	bf00      	nop
 8007574:	20011000 	.word	0x20011000

08007578 <__sfputc_r>:
 8007578:	6893      	ldr	r3, [r2, #8]
 800757a:	3b01      	subs	r3, #1
 800757c:	2b00      	cmp	r3, #0
 800757e:	b410      	push	{r4}
 8007580:	6093      	str	r3, [r2, #8]
 8007582:	da08      	bge.n	8007596 <__sfputc_r+0x1e>
 8007584:	6994      	ldr	r4, [r2, #24]
 8007586:	42a3      	cmp	r3, r4
 8007588:	db01      	blt.n	800758e <__sfputc_r+0x16>
 800758a:	290a      	cmp	r1, #10
 800758c:	d103      	bne.n	8007596 <__sfputc_r+0x1e>
 800758e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007592:	f000 bc85 	b.w	8007ea0 <__swbuf_r>
 8007596:	6813      	ldr	r3, [r2, #0]
 8007598:	1c58      	adds	r0, r3, #1
 800759a:	6010      	str	r0, [r2, #0]
 800759c:	7019      	strb	r1, [r3, #0]
 800759e:	4608      	mov	r0, r1
 80075a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80075a4:	4770      	bx	lr

080075a6 <__sfputs_r>:
 80075a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80075a8:	4606      	mov	r6, r0
 80075aa:	460f      	mov	r7, r1
 80075ac:	4614      	mov	r4, r2
 80075ae:	18d5      	adds	r5, r2, r3
 80075b0:	42ac      	cmp	r4, r5
 80075b2:	d101      	bne.n	80075b8 <__sfputs_r+0x12>
 80075b4:	2000      	movs	r0, #0
 80075b6:	e007      	b.n	80075c8 <__sfputs_r+0x22>
 80075b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075bc:	463a      	mov	r2, r7
 80075be:	4630      	mov	r0, r6
 80075c0:	f7ff ffda 	bl	8007578 <__sfputc_r>
 80075c4:	1c43      	adds	r3, r0, #1
 80075c6:	d1f3      	bne.n	80075b0 <__sfputs_r+0xa>
 80075c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080075cc <_vfiprintf_r>:
 80075cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075d0:	460d      	mov	r5, r1
 80075d2:	b09d      	sub	sp, #116	; 0x74
 80075d4:	4614      	mov	r4, r2
 80075d6:	4698      	mov	r8, r3
 80075d8:	4606      	mov	r6, r0
 80075da:	b118      	cbz	r0, 80075e4 <_vfiprintf_r+0x18>
 80075dc:	6983      	ldr	r3, [r0, #24]
 80075de:	b90b      	cbnz	r3, 80075e4 <_vfiprintf_r+0x18>
 80075e0:	f7ff fde8 	bl	80071b4 <__sinit>
 80075e4:	4b89      	ldr	r3, [pc, #548]	; (800780c <_vfiprintf_r+0x240>)
 80075e6:	429d      	cmp	r5, r3
 80075e8:	d11b      	bne.n	8007622 <_vfiprintf_r+0x56>
 80075ea:	6875      	ldr	r5, [r6, #4]
 80075ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80075ee:	07d9      	lsls	r1, r3, #31
 80075f0:	d405      	bmi.n	80075fe <_vfiprintf_r+0x32>
 80075f2:	89ab      	ldrh	r3, [r5, #12]
 80075f4:	059a      	lsls	r2, r3, #22
 80075f6:	d402      	bmi.n	80075fe <_vfiprintf_r+0x32>
 80075f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80075fa:	f7ff ff10 	bl	800741e <__retarget_lock_acquire_recursive>
 80075fe:	89ab      	ldrh	r3, [r5, #12]
 8007600:	071b      	lsls	r3, r3, #28
 8007602:	d501      	bpl.n	8007608 <_vfiprintf_r+0x3c>
 8007604:	692b      	ldr	r3, [r5, #16]
 8007606:	b9eb      	cbnz	r3, 8007644 <_vfiprintf_r+0x78>
 8007608:	4629      	mov	r1, r5
 800760a:	4630      	mov	r0, r6
 800760c:	f000 fcac 	bl	8007f68 <__swsetup_r>
 8007610:	b1c0      	cbz	r0, 8007644 <_vfiprintf_r+0x78>
 8007612:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007614:	07dc      	lsls	r4, r3, #31
 8007616:	d50e      	bpl.n	8007636 <_vfiprintf_r+0x6a>
 8007618:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800761c:	b01d      	add	sp, #116	; 0x74
 800761e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007622:	4b7b      	ldr	r3, [pc, #492]	; (8007810 <_vfiprintf_r+0x244>)
 8007624:	429d      	cmp	r5, r3
 8007626:	d101      	bne.n	800762c <_vfiprintf_r+0x60>
 8007628:	68b5      	ldr	r5, [r6, #8]
 800762a:	e7df      	b.n	80075ec <_vfiprintf_r+0x20>
 800762c:	4b79      	ldr	r3, [pc, #484]	; (8007814 <_vfiprintf_r+0x248>)
 800762e:	429d      	cmp	r5, r3
 8007630:	bf08      	it	eq
 8007632:	68f5      	ldreq	r5, [r6, #12]
 8007634:	e7da      	b.n	80075ec <_vfiprintf_r+0x20>
 8007636:	89ab      	ldrh	r3, [r5, #12]
 8007638:	0598      	lsls	r0, r3, #22
 800763a:	d4ed      	bmi.n	8007618 <_vfiprintf_r+0x4c>
 800763c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800763e:	f7ff feef 	bl	8007420 <__retarget_lock_release_recursive>
 8007642:	e7e9      	b.n	8007618 <_vfiprintf_r+0x4c>
 8007644:	2300      	movs	r3, #0
 8007646:	9309      	str	r3, [sp, #36]	; 0x24
 8007648:	2320      	movs	r3, #32
 800764a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800764e:	f8cd 800c 	str.w	r8, [sp, #12]
 8007652:	2330      	movs	r3, #48	; 0x30
 8007654:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8007818 <_vfiprintf_r+0x24c>
 8007658:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800765c:	f04f 0901 	mov.w	r9, #1
 8007660:	4623      	mov	r3, r4
 8007662:	469a      	mov	sl, r3
 8007664:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007668:	b10a      	cbz	r2, 800766e <_vfiprintf_r+0xa2>
 800766a:	2a25      	cmp	r2, #37	; 0x25
 800766c:	d1f9      	bne.n	8007662 <_vfiprintf_r+0x96>
 800766e:	ebba 0b04 	subs.w	fp, sl, r4
 8007672:	d00b      	beq.n	800768c <_vfiprintf_r+0xc0>
 8007674:	465b      	mov	r3, fp
 8007676:	4622      	mov	r2, r4
 8007678:	4629      	mov	r1, r5
 800767a:	4630      	mov	r0, r6
 800767c:	f7ff ff93 	bl	80075a6 <__sfputs_r>
 8007680:	3001      	adds	r0, #1
 8007682:	f000 80aa 	beq.w	80077da <_vfiprintf_r+0x20e>
 8007686:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007688:	445a      	add	r2, fp
 800768a:	9209      	str	r2, [sp, #36]	; 0x24
 800768c:	f89a 3000 	ldrb.w	r3, [sl]
 8007690:	2b00      	cmp	r3, #0
 8007692:	f000 80a2 	beq.w	80077da <_vfiprintf_r+0x20e>
 8007696:	2300      	movs	r3, #0
 8007698:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800769c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80076a0:	f10a 0a01 	add.w	sl, sl, #1
 80076a4:	9304      	str	r3, [sp, #16]
 80076a6:	9307      	str	r3, [sp, #28]
 80076a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80076ac:	931a      	str	r3, [sp, #104]	; 0x68
 80076ae:	4654      	mov	r4, sl
 80076b0:	2205      	movs	r2, #5
 80076b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80076b6:	4858      	ldr	r0, [pc, #352]	; (8007818 <_vfiprintf_r+0x24c>)
 80076b8:	f7f8 fe1a 	bl	80002f0 <memchr>
 80076bc:	9a04      	ldr	r2, [sp, #16]
 80076be:	b9d8      	cbnz	r0, 80076f8 <_vfiprintf_r+0x12c>
 80076c0:	06d1      	lsls	r1, r2, #27
 80076c2:	bf44      	itt	mi
 80076c4:	2320      	movmi	r3, #32
 80076c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076ca:	0713      	lsls	r3, r2, #28
 80076cc:	bf44      	itt	mi
 80076ce:	232b      	movmi	r3, #43	; 0x2b
 80076d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80076d4:	f89a 3000 	ldrb.w	r3, [sl]
 80076d8:	2b2a      	cmp	r3, #42	; 0x2a
 80076da:	d015      	beq.n	8007708 <_vfiprintf_r+0x13c>
 80076dc:	9a07      	ldr	r2, [sp, #28]
 80076de:	4654      	mov	r4, sl
 80076e0:	2000      	movs	r0, #0
 80076e2:	f04f 0c0a 	mov.w	ip, #10
 80076e6:	4621      	mov	r1, r4
 80076e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80076ec:	3b30      	subs	r3, #48	; 0x30
 80076ee:	2b09      	cmp	r3, #9
 80076f0:	d94e      	bls.n	8007790 <_vfiprintf_r+0x1c4>
 80076f2:	b1b0      	cbz	r0, 8007722 <_vfiprintf_r+0x156>
 80076f4:	9207      	str	r2, [sp, #28]
 80076f6:	e014      	b.n	8007722 <_vfiprintf_r+0x156>
 80076f8:	eba0 0308 	sub.w	r3, r0, r8
 80076fc:	fa09 f303 	lsl.w	r3, r9, r3
 8007700:	4313      	orrs	r3, r2
 8007702:	9304      	str	r3, [sp, #16]
 8007704:	46a2      	mov	sl, r4
 8007706:	e7d2      	b.n	80076ae <_vfiprintf_r+0xe2>
 8007708:	9b03      	ldr	r3, [sp, #12]
 800770a:	1d19      	adds	r1, r3, #4
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	9103      	str	r1, [sp, #12]
 8007710:	2b00      	cmp	r3, #0
 8007712:	bfbb      	ittet	lt
 8007714:	425b      	neglt	r3, r3
 8007716:	f042 0202 	orrlt.w	r2, r2, #2
 800771a:	9307      	strge	r3, [sp, #28]
 800771c:	9307      	strlt	r3, [sp, #28]
 800771e:	bfb8      	it	lt
 8007720:	9204      	strlt	r2, [sp, #16]
 8007722:	7823      	ldrb	r3, [r4, #0]
 8007724:	2b2e      	cmp	r3, #46	; 0x2e
 8007726:	d10c      	bne.n	8007742 <_vfiprintf_r+0x176>
 8007728:	7863      	ldrb	r3, [r4, #1]
 800772a:	2b2a      	cmp	r3, #42	; 0x2a
 800772c:	d135      	bne.n	800779a <_vfiprintf_r+0x1ce>
 800772e:	9b03      	ldr	r3, [sp, #12]
 8007730:	1d1a      	adds	r2, r3, #4
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	9203      	str	r2, [sp, #12]
 8007736:	2b00      	cmp	r3, #0
 8007738:	bfb8      	it	lt
 800773a:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800773e:	3402      	adds	r4, #2
 8007740:	9305      	str	r3, [sp, #20]
 8007742:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8007828 <_vfiprintf_r+0x25c>
 8007746:	7821      	ldrb	r1, [r4, #0]
 8007748:	2203      	movs	r2, #3
 800774a:	4650      	mov	r0, sl
 800774c:	f7f8 fdd0 	bl	80002f0 <memchr>
 8007750:	b140      	cbz	r0, 8007764 <_vfiprintf_r+0x198>
 8007752:	2340      	movs	r3, #64	; 0x40
 8007754:	eba0 000a 	sub.w	r0, r0, sl
 8007758:	fa03 f000 	lsl.w	r0, r3, r0
 800775c:	9b04      	ldr	r3, [sp, #16]
 800775e:	4303      	orrs	r3, r0
 8007760:	3401      	adds	r4, #1
 8007762:	9304      	str	r3, [sp, #16]
 8007764:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007768:	482c      	ldr	r0, [pc, #176]	; (800781c <_vfiprintf_r+0x250>)
 800776a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800776e:	2206      	movs	r2, #6
 8007770:	f7f8 fdbe 	bl	80002f0 <memchr>
 8007774:	2800      	cmp	r0, #0
 8007776:	d03f      	beq.n	80077f8 <_vfiprintf_r+0x22c>
 8007778:	4b29      	ldr	r3, [pc, #164]	; (8007820 <_vfiprintf_r+0x254>)
 800777a:	bb1b      	cbnz	r3, 80077c4 <_vfiprintf_r+0x1f8>
 800777c:	9b03      	ldr	r3, [sp, #12]
 800777e:	3307      	adds	r3, #7
 8007780:	f023 0307 	bic.w	r3, r3, #7
 8007784:	3308      	adds	r3, #8
 8007786:	9303      	str	r3, [sp, #12]
 8007788:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800778a:	443b      	add	r3, r7
 800778c:	9309      	str	r3, [sp, #36]	; 0x24
 800778e:	e767      	b.n	8007660 <_vfiprintf_r+0x94>
 8007790:	fb0c 3202 	mla	r2, ip, r2, r3
 8007794:	460c      	mov	r4, r1
 8007796:	2001      	movs	r0, #1
 8007798:	e7a5      	b.n	80076e6 <_vfiprintf_r+0x11a>
 800779a:	2300      	movs	r3, #0
 800779c:	3401      	adds	r4, #1
 800779e:	9305      	str	r3, [sp, #20]
 80077a0:	4619      	mov	r1, r3
 80077a2:	f04f 0c0a 	mov.w	ip, #10
 80077a6:	4620      	mov	r0, r4
 80077a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80077ac:	3a30      	subs	r2, #48	; 0x30
 80077ae:	2a09      	cmp	r2, #9
 80077b0:	d903      	bls.n	80077ba <_vfiprintf_r+0x1ee>
 80077b2:	2b00      	cmp	r3, #0
 80077b4:	d0c5      	beq.n	8007742 <_vfiprintf_r+0x176>
 80077b6:	9105      	str	r1, [sp, #20]
 80077b8:	e7c3      	b.n	8007742 <_vfiprintf_r+0x176>
 80077ba:	fb0c 2101 	mla	r1, ip, r1, r2
 80077be:	4604      	mov	r4, r0
 80077c0:	2301      	movs	r3, #1
 80077c2:	e7f0      	b.n	80077a6 <_vfiprintf_r+0x1da>
 80077c4:	ab03      	add	r3, sp, #12
 80077c6:	9300      	str	r3, [sp, #0]
 80077c8:	462a      	mov	r2, r5
 80077ca:	4b16      	ldr	r3, [pc, #88]	; (8007824 <_vfiprintf_r+0x258>)
 80077cc:	a904      	add	r1, sp, #16
 80077ce:	4630      	mov	r0, r6
 80077d0:	f3af 8000 	nop.w
 80077d4:	4607      	mov	r7, r0
 80077d6:	1c78      	adds	r0, r7, #1
 80077d8:	d1d6      	bne.n	8007788 <_vfiprintf_r+0x1bc>
 80077da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80077dc:	07d9      	lsls	r1, r3, #31
 80077de:	d405      	bmi.n	80077ec <_vfiprintf_r+0x220>
 80077e0:	89ab      	ldrh	r3, [r5, #12]
 80077e2:	059a      	lsls	r2, r3, #22
 80077e4:	d402      	bmi.n	80077ec <_vfiprintf_r+0x220>
 80077e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80077e8:	f7ff fe1a 	bl	8007420 <__retarget_lock_release_recursive>
 80077ec:	89ab      	ldrh	r3, [r5, #12]
 80077ee:	065b      	lsls	r3, r3, #25
 80077f0:	f53f af12 	bmi.w	8007618 <_vfiprintf_r+0x4c>
 80077f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80077f6:	e711      	b.n	800761c <_vfiprintf_r+0x50>
 80077f8:	ab03      	add	r3, sp, #12
 80077fa:	9300      	str	r3, [sp, #0]
 80077fc:	462a      	mov	r2, r5
 80077fe:	4b09      	ldr	r3, [pc, #36]	; (8007824 <_vfiprintf_r+0x258>)
 8007800:	a904      	add	r1, sp, #16
 8007802:	4630      	mov	r0, r6
 8007804:	f000 f880 	bl	8007908 <_printf_i>
 8007808:	e7e4      	b.n	80077d4 <_vfiprintf_r+0x208>
 800780a:	bf00      	nop
 800780c:	08008fa4 	.word	0x08008fa4
 8007810:	08008fc4 	.word	0x08008fc4
 8007814:	08008f84 	.word	0x08008f84
 8007818:	08008fe8 	.word	0x08008fe8
 800781c:	08008ff2 	.word	0x08008ff2
 8007820:	00000000 	.word	0x00000000
 8007824:	080075a7 	.word	0x080075a7
 8007828:	08008fee 	.word	0x08008fee

0800782c <_printf_common>:
 800782c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007830:	4616      	mov	r6, r2
 8007832:	4699      	mov	r9, r3
 8007834:	688a      	ldr	r2, [r1, #8]
 8007836:	690b      	ldr	r3, [r1, #16]
 8007838:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800783c:	4293      	cmp	r3, r2
 800783e:	bfb8      	it	lt
 8007840:	4613      	movlt	r3, r2
 8007842:	6033      	str	r3, [r6, #0]
 8007844:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007848:	4607      	mov	r7, r0
 800784a:	460c      	mov	r4, r1
 800784c:	b10a      	cbz	r2, 8007852 <_printf_common+0x26>
 800784e:	3301      	adds	r3, #1
 8007850:	6033      	str	r3, [r6, #0]
 8007852:	6823      	ldr	r3, [r4, #0]
 8007854:	0699      	lsls	r1, r3, #26
 8007856:	bf42      	ittt	mi
 8007858:	6833      	ldrmi	r3, [r6, #0]
 800785a:	3302      	addmi	r3, #2
 800785c:	6033      	strmi	r3, [r6, #0]
 800785e:	6825      	ldr	r5, [r4, #0]
 8007860:	f015 0506 	ands.w	r5, r5, #6
 8007864:	d106      	bne.n	8007874 <_printf_common+0x48>
 8007866:	f104 0a19 	add.w	sl, r4, #25
 800786a:	68e3      	ldr	r3, [r4, #12]
 800786c:	6832      	ldr	r2, [r6, #0]
 800786e:	1a9b      	subs	r3, r3, r2
 8007870:	42ab      	cmp	r3, r5
 8007872:	dc26      	bgt.n	80078c2 <_printf_common+0x96>
 8007874:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007878:	1e13      	subs	r3, r2, #0
 800787a:	6822      	ldr	r2, [r4, #0]
 800787c:	bf18      	it	ne
 800787e:	2301      	movne	r3, #1
 8007880:	0692      	lsls	r2, r2, #26
 8007882:	d42b      	bmi.n	80078dc <_printf_common+0xb0>
 8007884:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007888:	4649      	mov	r1, r9
 800788a:	4638      	mov	r0, r7
 800788c:	47c0      	blx	r8
 800788e:	3001      	adds	r0, #1
 8007890:	d01e      	beq.n	80078d0 <_printf_common+0xa4>
 8007892:	6823      	ldr	r3, [r4, #0]
 8007894:	68e5      	ldr	r5, [r4, #12]
 8007896:	6832      	ldr	r2, [r6, #0]
 8007898:	f003 0306 	and.w	r3, r3, #6
 800789c:	2b04      	cmp	r3, #4
 800789e:	bf08      	it	eq
 80078a0:	1aad      	subeq	r5, r5, r2
 80078a2:	68a3      	ldr	r3, [r4, #8]
 80078a4:	6922      	ldr	r2, [r4, #16]
 80078a6:	bf0c      	ite	eq
 80078a8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80078ac:	2500      	movne	r5, #0
 80078ae:	4293      	cmp	r3, r2
 80078b0:	bfc4      	itt	gt
 80078b2:	1a9b      	subgt	r3, r3, r2
 80078b4:	18ed      	addgt	r5, r5, r3
 80078b6:	2600      	movs	r6, #0
 80078b8:	341a      	adds	r4, #26
 80078ba:	42b5      	cmp	r5, r6
 80078bc:	d11a      	bne.n	80078f4 <_printf_common+0xc8>
 80078be:	2000      	movs	r0, #0
 80078c0:	e008      	b.n	80078d4 <_printf_common+0xa8>
 80078c2:	2301      	movs	r3, #1
 80078c4:	4652      	mov	r2, sl
 80078c6:	4649      	mov	r1, r9
 80078c8:	4638      	mov	r0, r7
 80078ca:	47c0      	blx	r8
 80078cc:	3001      	adds	r0, #1
 80078ce:	d103      	bne.n	80078d8 <_printf_common+0xac>
 80078d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80078d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078d8:	3501      	adds	r5, #1
 80078da:	e7c6      	b.n	800786a <_printf_common+0x3e>
 80078dc:	18e1      	adds	r1, r4, r3
 80078de:	1c5a      	adds	r2, r3, #1
 80078e0:	2030      	movs	r0, #48	; 0x30
 80078e2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80078e6:	4422      	add	r2, r4
 80078e8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80078ec:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80078f0:	3302      	adds	r3, #2
 80078f2:	e7c7      	b.n	8007884 <_printf_common+0x58>
 80078f4:	2301      	movs	r3, #1
 80078f6:	4622      	mov	r2, r4
 80078f8:	4649      	mov	r1, r9
 80078fa:	4638      	mov	r0, r7
 80078fc:	47c0      	blx	r8
 80078fe:	3001      	adds	r0, #1
 8007900:	d0e6      	beq.n	80078d0 <_printf_common+0xa4>
 8007902:	3601      	adds	r6, #1
 8007904:	e7d9      	b.n	80078ba <_printf_common+0x8e>
	...

08007908 <_printf_i>:
 8007908:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800790c:	7e0f      	ldrb	r7, [r1, #24]
 800790e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007910:	2f78      	cmp	r7, #120	; 0x78
 8007912:	4691      	mov	r9, r2
 8007914:	4680      	mov	r8, r0
 8007916:	460c      	mov	r4, r1
 8007918:	469a      	mov	sl, r3
 800791a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800791e:	d807      	bhi.n	8007930 <_printf_i+0x28>
 8007920:	2f62      	cmp	r7, #98	; 0x62
 8007922:	d80a      	bhi.n	800793a <_printf_i+0x32>
 8007924:	2f00      	cmp	r7, #0
 8007926:	f000 80d8 	beq.w	8007ada <_printf_i+0x1d2>
 800792a:	2f58      	cmp	r7, #88	; 0x58
 800792c:	f000 80a3 	beq.w	8007a76 <_printf_i+0x16e>
 8007930:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007934:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007938:	e03a      	b.n	80079b0 <_printf_i+0xa8>
 800793a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800793e:	2b15      	cmp	r3, #21
 8007940:	d8f6      	bhi.n	8007930 <_printf_i+0x28>
 8007942:	a101      	add	r1, pc, #4	; (adr r1, 8007948 <_printf_i+0x40>)
 8007944:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007948:	080079a1 	.word	0x080079a1
 800794c:	080079b5 	.word	0x080079b5
 8007950:	08007931 	.word	0x08007931
 8007954:	08007931 	.word	0x08007931
 8007958:	08007931 	.word	0x08007931
 800795c:	08007931 	.word	0x08007931
 8007960:	080079b5 	.word	0x080079b5
 8007964:	08007931 	.word	0x08007931
 8007968:	08007931 	.word	0x08007931
 800796c:	08007931 	.word	0x08007931
 8007970:	08007931 	.word	0x08007931
 8007974:	08007ac1 	.word	0x08007ac1
 8007978:	080079e5 	.word	0x080079e5
 800797c:	08007aa3 	.word	0x08007aa3
 8007980:	08007931 	.word	0x08007931
 8007984:	08007931 	.word	0x08007931
 8007988:	08007ae3 	.word	0x08007ae3
 800798c:	08007931 	.word	0x08007931
 8007990:	080079e5 	.word	0x080079e5
 8007994:	08007931 	.word	0x08007931
 8007998:	08007931 	.word	0x08007931
 800799c:	08007aab 	.word	0x08007aab
 80079a0:	682b      	ldr	r3, [r5, #0]
 80079a2:	1d1a      	adds	r2, r3, #4
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	602a      	str	r2, [r5, #0]
 80079a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80079ac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80079b0:	2301      	movs	r3, #1
 80079b2:	e0a3      	b.n	8007afc <_printf_i+0x1f4>
 80079b4:	6820      	ldr	r0, [r4, #0]
 80079b6:	6829      	ldr	r1, [r5, #0]
 80079b8:	0606      	lsls	r6, r0, #24
 80079ba:	f101 0304 	add.w	r3, r1, #4
 80079be:	d50a      	bpl.n	80079d6 <_printf_i+0xce>
 80079c0:	680e      	ldr	r6, [r1, #0]
 80079c2:	602b      	str	r3, [r5, #0]
 80079c4:	2e00      	cmp	r6, #0
 80079c6:	da03      	bge.n	80079d0 <_printf_i+0xc8>
 80079c8:	232d      	movs	r3, #45	; 0x2d
 80079ca:	4276      	negs	r6, r6
 80079cc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80079d0:	485e      	ldr	r0, [pc, #376]	; (8007b4c <_printf_i+0x244>)
 80079d2:	230a      	movs	r3, #10
 80079d4:	e019      	b.n	8007a0a <_printf_i+0x102>
 80079d6:	680e      	ldr	r6, [r1, #0]
 80079d8:	602b      	str	r3, [r5, #0]
 80079da:	f010 0f40 	tst.w	r0, #64	; 0x40
 80079de:	bf18      	it	ne
 80079e0:	b236      	sxthne	r6, r6
 80079e2:	e7ef      	b.n	80079c4 <_printf_i+0xbc>
 80079e4:	682b      	ldr	r3, [r5, #0]
 80079e6:	6820      	ldr	r0, [r4, #0]
 80079e8:	1d19      	adds	r1, r3, #4
 80079ea:	6029      	str	r1, [r5, #0]
 80079ec:	0601      	lsls	r1, r0, #24
 80079ee:	d501      	bpl.n	80079f4 <_printf_i+0xec>
 80079f0:	681e      	ldr	r6, [r3, #0]
 80079f2:	e002      	b.n	80079fa <_printf_i+0xf2>
 80079f4:	0646      	lsls	r6, r0, #25
 80079f6:	d5fb      	bpl.n	80079f0 <_printf_i+0xe8>
 80079f8:	881e      	ldrh	r6, [r3, #0]
 80079fa:	4854      	ldr	r0, [pc, #336]	; (8007b4c <_printf_i+0x244>)
 80079fc:	2f6f      	cmp	r7, #111	; 0x6f
 80079fe:	bf0c      	ite	eq
 8007a00:	2308      	moveq	r3, #8
 8007a02:	230a      	movne	r3, #10
 8007a04:	2100      	movs	r1, #0
 8007a06:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007a0a:	6865      	ldr	r5, [r4, #4]
 8007a0c:	60a5      	str	r5, [r4, #8]
 8007a0e:	2d00      	cmp	r5, #0
 8007a10:	bfa2      	ittt	ge
 8007a12:	6821      	ldrge	r1, [r4, #0]
 8007a14:	f021 0104 	bicge.w	r1, r1, #4
 8007a18:	6021      	strge	r1, [r4, #0]
 8007a1a:	b90e      	cbnz	r6, 8007a20 <_printf_i+0x118>
 8007a1c:	2d00      	cmp	r5, #0
 8007a1e:	d04d      	beq.n	8007abc <_printf_i+0x1b4>
 8007a20:	4615      	mov	r5, r2
 8007a22:	fbb6 f1f3 	udiv	r1, r6, r3
 8007a26:	fb03 6711 	mls	r7, r3, r1, r6
 8007a2a:	5dc7      	ldrb	r7, [r0, r7]
 8007a2c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007a30:	4637      	mov	r7, r6
 8007a32:	42bb      	cmp	r3, r7
 8007a34:	460e      	mov	r6, r1
 8007a36:	d9f4      	bls.n	8007a22 <_printf_i+0x11a>
 8007a38:	2b08      	cmp	r3, #8
 8007a3a:	d10b      	bne.n	8007a54 <_printf_i+0x14c>
 8007a3c:	6823      	ldr	r3, [r4, #0]
 8007a3e:	07de      	lsls	r6, r3, #31
 8007a40:	d508      	bpl.n	8007a54 <_printf_i+0x14c>
 8007a42:	6923      	ldr	r3, [r4, #16]
 8007a44:	6861      	ldr	r1, [r4, #4]
 8007a46:	4299      	cmp	r1, r3
 8007a48:	bfde      	ittt	le
 8007a4a:	2330      	movle	r3, #48	; 0x30
 8007a4c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007a50:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007a54:	1b52      	subs	r2, r2, r5
 8007a56:	6122      	str	r2, [r4, #16]
 8007a58:	f8cd a000 	str.w	sl, [sp]
 8007a5c:	464b      	mov	r3, r9
 8007a5e:	aa03      	add	r2, sp, #12
 8007a60:	4621      	mov	r1, r4
 8007a62:	4640      	mov	r0, r8
 8007a64:	f7ff fee2 	bl	800782c <_printf_common>
 8007a68:	3001      	adds	r0, #1
 8007a6a:	d14c      	bne.n	8007b06 <_printf_i+0x1fe>
 8007a6c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007a70:	b004      	add	sp, #16
 8007a72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a76:	4835      	ldr	r0, [pc, #212]	; (8007b4c <_printf_i+0x244>)
 8007a78:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007a7c:	6829      	ldr	r1, [r5, #0]
 8007a7e:	6823      	ldr	r3, [r4, #0]
 8007a80:	f851 6b04 	ldr.w	r6, [r1], #4
 8007a84:	6029      	str	r1, [r5, #0]
 8007a86:	061d      	lsls	r5, r3, #24
 8007a88:	d514      	bpl.n	8007ab4 <_printf_i+0x1ac>
 8007a8a:	07df      	lsls	r7, r3, #31
 8007a8c:	bf44      	itt	mi
 8007a8e:	f043 0320 	orrmi.w	r3, r3, #32
 8007a92:	6023      	strmi	r3, [r4, #0]
 8007a94:	b91e      	cbnz	r6, 8007a9e <_printf_i+0x196>
 8007a96:	6823      	ldr	r3, [r4, #0]
 8007a98:	f023 0320 	bic.w	r3, r3, #32
 8007a9c:	6023      	str	r3, [r4, #0]
 8007a9e:	2310      	movs	r3, #16
 8007aa0:	e7b0      	b.n	8007a04 <_printf_i+0xfc>
 8007aa2:	6823      	ldr	r3, [r4, #0]
 8007aa4:	f043 0320 	orr.w	r3, r3, #32
 8007aa8:	6023      	str	r3, [r4, #0]
 8007aaa:	2378      	movs	r3, #120	; 0x78
 8007aac:	4828      	ldr	r0, [pc, #160]	; (8007b50 <_printf_i+0x248>)
 8007aae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007ab2:	e7e3      	b.n	8007a7c <_printf_i+0x174>
 8007ab4:	0659      	lsls	r1, r3, #25
 8007ab6:	bf48      	it	mi
 8007ab8:	b2b6      	uxthmi	r6, r6
 8007aba:	e7e6      	b.n	8007a8a <_printf_i+0x182>
 8007abc:	4615      	mov	r5, r2
 8007abe:	e7bb      	b.n	8007a38 <_printf_i+0x130>
 8007ac0:	682b      	ldr	r3, [r5, #0]
 8007ac2:	6826      	ldr	r6, [r4, #0]
 8007ac4:	6961      	ldr	r1, [r4, #20]
 8007ac6:	1d18      	adds	r0, r3, #4
 8007ac8:	6028      	str	r0, [r5, #0]
 8007aca:	0635      	lsls	r5, r6, #24
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	d501      	bpl.n	8007ad4 <_printf_i+0x1cc>
 8007ad0:	6019      	str	r1, [r3, #0]
 8007ad2:	e002      	b.n	8007ada <_printf_i+0x1d2>
 8007ad4:	0670      	lsls	r0, r6, #25
 8007ad6:	d5fb      	bpl.n	8007ad0 <_printf_i+0x1c8>
 8007ad8:	8019      	strh	r1, [r3, #0]
 8007ada:	2300      	movs	r3, #0
 8007adc:	6123      	str	r3, [r4, #16]
 8007ade:	4615      	mov	r5, r2
 8007ae0:	e7ba      	b.n	8007a58 <_printf_i+0x150>
 8007ae2:	682b      	ldr	r3, [r5, #0]
 8007ae4:	1d1a      	adds	r2, r3, #4
 8007ae6:	602a      	str	r2, [r5, #0]
 8007ae8:	681d      	ldr	r5, [r3, #0]
 8007aea:	6862      	ldr	r2, [r4, #4]
 8007aec:	2100      	movs	r1, #0
 8007aee:	4628      	mov	r0, r5
 8007af0:	f7f8 fbfe 	bl	80002f0 <memchr>
 8007af4:	b108      	cbz	r0, 8007afa <_printf_i+0x1f2>
 8007af6:	1b40      	subs	r0, r0, r5
 8007af8:	6060      	str	r0, [r4, #4]
 8007afa:	6863      	ldr	r3, [r4, #4]
 8007afc:	6123      	str	r3, [r4, #16]
 8007afe:	2300      	movs	r3, #0
 8007b00:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007b04:	e7a8      	b.n	8007a58 <_printf_i+0x150>
 8007b06:	6923      	ldr	r3, [r4, #16]
 8007b08:	462a      	mov	r2, r5
 8007b0a:	4649      	mov	r1, r9
 8007b0c:	4640      	mov	r0, r8
 8007b0e:	47d0      	blx	sl
 8007b10:	3001      	adds	r0, #1
 8007b12:	d0ab      	beq.n	8007a6c <_printf_i+0x164>
 8007b14:	6823      	ldr	r3, [r4, #0]
 8007b16:	079b      	lsls	r3, r3, #30
 8007b18:	d413      	bmi.n	8007b42 <_printf_i+0x23a>
 8007b1a:	68e0      	ldr	r0, [r4, #12]
 8007b1c:	9b03      	ldr	r3, [sp, #12]
 8007b1e:	4298      	cmp	r0, r3
 8007b20:	bfb8      	it	lt
 8007b22:	4618      	movlt	r0, r3
 8007b24:	e7a4      	b.n	8007a70 <_printf_i+0x168>
 8007b26:	2301      	movs	r3, #1
 8007b28:	4632      	mov	r2, r6
 8007b2a:	4649      	mov	r1, r9
 8007b2c:	4640      	mov	r0, r8
 8007b2e:	47d0      	blx	sl
 8007b30:	3001      	adds	r0, #1
 8007b32:	d09b      	beq.n	8007a6c <_printf_i+0x164>
 8007b34:	3501      	adds	r5, #1
 8007b36:	68e3      	ldr	r3, [r4, #12]
 8007b38:	9903      	ldr	r1, [sp, #12]
 8007b3a:	1a5b      	subs	r3, r3, r1
 8007b3c:	42ab      	cmp	r3, r5
 8007b3e:	dcf2      	bgt.n	8007b26 <_printf_i+0x21e>
 8007b40:	e7eb      	b.n	8007b1a <_printf_i+0x212>
 8007b42:	2500      	movs	r5, #0
 8007b44:	f104 0619 	add.w	r6, r4, #25
 8007b48:	e7f5      	b.n	8007b36 <_printf_i+0x22e>
 8007b4a:	bf00      	nop
 8007b4c:	08008ff9 	.word	0x08008ff9
 8007b50:	0800900a 	.word	0x0800900a

08007b54 <iprintf>:
 8007b54:	b40f      	push	{r0, r1, r2, r3}
 8007b56:	4b0a      	ldr	r3, [pc, #40]	; (8007b80 <iprintf+0x2c>)
 8007b58:	b513      	push	{r0, r1, r4, lr}
 8007b5a:	681c      	ldr	r4, [r3, #0]
 8007b5c:	b124      	cbz	r4, 8007b68 <iprintf+0x14>
 8007b5e:	69a3      	ldr	r3, [r4, #24]
 8007b60:	b913      	cbnz	r3, 8007b68 <iprintf+0x14>
 8007b62:	4620      	mov	r0, r4
 8007b64:	f7ff fb26 	bl	80071b4 <__sinit>
 8007b68:	ab05      	add	r3, sp, #20
 8007b6a:	9a04      	ldr	r2, [sp, #16]
 8007b6c:	68a1      	ldr	r1, [r4, #8]
 8007b6e:	9301      	str	r3, [sp, #4]
 8007b70:	4620      	mov	r0, r4
 8007b72:	f7ff fd2b 	bl	80075cc <_vfiprintf_r>
 8007b76:	b002      	add	sp, #8
 8007b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b7c:	b004      	add	sp, #16
 8007b7e:	4770      	bx	lr
 8007b80:	20000008 	.word	0x20000008

08007b84 <_puts_r>:
 8007b84:	b570      	push	{r4, r5, r6, lr}
 8007b86:	460e      	mov	r6, r1
 8007b88:	4605      	mov	r5, r0
 8007b8a:	b118      	cbz	r0, 8007b94 <_puts_r+0x10>
 8007b8c:	6983      	ldr	r3, [r0, #24]
 8007b8e:	b90b      	cbnz	r3, 8007b94 <_puts_r+0x10>
 8007b90:	f7ff fb10 	bl	80071b4 <__sinit>
 8007b94:	69ab      	ldr	r3, [r5, #24]
 8007b96:	68ac      	ldr	r4, [r5, #8]
 8007b98:	b913      	cbnz	r3, 8007ba0 <_puts_r+0x1c>
 8007b9a:	4628      	mov	r0, r5
 8007b9c:	f7ff fb0a 	bl	80071b4 <__sinit>
 8007ba0:	4b2c      	ldr	r3, [pc, #176]	; (8007c54 <_puts_r+0xd0>)
 8007ba2:	429c      	cmp	r4, r3
 8007ba4:	d120      	bne.n	8007be8 <_puts_r+0x64>
 8007ba6:	686c      	ldr	r4, [r5, #4]
 8007ba8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007baa:	07db      	lsls	r3, r3, #31
 8007bac:	d405      	bmi.n	8007bba <_puts_r+0x36>
 8007bae:	89a3      	ldrh	r3, [r4, #12]
 8007bb0:	0598      	lsls	r0, r3, #22
 8007bb2:	d402      	bmi.n	8007bba <_puts_r+0x36>
 8007bb4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007bb6:	f7ff fc32 	bl	800741e <__retarget_lock_acquire_recursive>
 8007bba:	89a3      	ldrh	r3, [r4, #12]
 8007bbc:	0719      	lsls	r1, r3, #28
 8007bbe:	d51d      	bpl.n	8007bfc <_puts_r+0x78>
 8007bc0:	6923      	ldr	r3, [r4, #16]
 8007bc2:	b1db      	cbz	r3, 8007bfc <_puts_r+0x78>
 8007bc4:	3e01      	subs	r6, #1
 8007bc6:	68a3      	ldr	r3, [r4, #8]
 8007bc8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007bcc:	3b01      	subs	r3, #1
 8007bce:	60a3      	str	r3, [r4, #8]
 8007bd0:	bb39      	cbnz	r1, 8007c22 <_puts_r+0x9e>
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	da38      	bge.n	8007c48 <_puts_r+0xc4>
 8007bd6:	4622      	mov	r2, r4
 8007bd8:	210a      	movs	r1, #10
 8007bda:	4628      	mov	r0, r5
 8007bdc:	f000 f960 	bl	8007ea0 <__swbuf_r>
 8007be0:	3001      	adds	r0, #1
 8007be2:	d011      	beq.n	8007c08 <_puts_r+0x84>
 8007be4:	250a      	movs	r5, #10
 8007be6:	e011      	b.n	8007c0c <_puts_r+0x88>
 8007be8:	4b1b      	ldr	r3, [pc, #108]	; (8007c58 <_puts_r+0xd4>)
 8007bea:	429c      	cmp	r4, r3
 8007bec:	d101      	bne.n	8007bf2 <_puts_r+0x6e>
 8007bee:	68ac      	ldr	r4, [r5, #8]
 8007bf0:	e7da      	b.n	8007ba8 <_puts_r+0x24>
 8007bf2:	4b1a      	ldr	r3, [pc, #104]	; (8007c5c <_puts_r+0xd8>)
 8007bf4:	429c      	cmp	r4, r3
 8007bf6:	bf08      	it	eq
 8007bf8:	68ec      	ldreq	r4, [r5, #12]
 8007bfa:	e7d5      	b.n	8007ba8 <_puts_r+0x24>
 8007bfc:	4621      	mov	r1, r4
 8007bfe:	4628      	mov	r0, r5
 8007c00:	f000 f9b2 	bl	8007f68 <__swsetup_r>
 8007c04:	2800      	cmp	r0, #0
 8007c06:	d0dd      	beq.n	8007bc4 <_puts_r+0x40>
 8007c08:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8007c0c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007c0e:	07da      	lsls	r2, r3, #31
 8007c10:	d405      	bmi.n	8007c1e <_puts_r+0x9a>
 8007c12:	89a3      	ldrh	r3, [r4, #12]
 8007c14:	059b      	lsls	r3, r3, #22
 8007c16:	d402      	bmi.n	8007c1e <_puts_r+0x9a>
 8007c18:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007c1a:	f7ff fc01 	bl	8007420 <__retarget_lock_release_recursive>
 8007c1e:	4628      	mov	r0, r5
 8007c20:	bd70      	pop	{r4, r5, r6, pc}
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	da04      	bge.n	8007c30 <_puts_r+0xac>
 8007c26:	69a2      	ldr	r2, [r4, #24]
 8007c28:	429a      	cmp	r2, r3
 8007c2a:	dc06      	bgt.n	8007c3a <_puts_r+0xb6>
 8007c2c:	290a      	cmp	r1, #10
 8007c2e:	d004      	beq.n	8007c3a <_puts_r+0xb6>
 8007c30:	6823      	ldr	r3, [r4, #0]
 8007c32:	1c5a      	adds	r2, r3, #1
 8007c34:	6022      	str	r2, [r4, #0]
 8007c36:	7019      	strb	r1, [r3, #0]
 8007c38:	e7c5      	b.n	8007bc6 <_puts_r+0x42>
 8007c3a:	4622      	mov	r2, r4
 8007c3c:	4628      	mov	r0, r5
 8007c3e:	f000 f92f 	bl	8007ea0 <__swbuf_r>
 8007c42:	3001      	adds	r0, #1
 8007c44:	d1bf      	bne.n	8007bc6 <_puts_r+0x42>
 8007c46:	e7df      	b.n	8007c08 <_puts_r+0x84>
 8007c48:	6823      	ldr	r3, [r4, #0]
 8007c4a:	250a      	movs	r5, #10
 8007c4c:	1c5a      	adds	r2, r3, #1
 8007c4e:	6022      	str	r2, [r4, #0]
 8007c50:	701d      	strb	r5, [r3, #0]
 8007c52:	e7db      	b.n	8007c0c <_puts_r+0x88>
 8007c54:	08008fa4 	.word	0x08008fa4
 8007c58:	08008fc4 	.word	0x08008fc4
 8007c5c:	08008f84 	.word	0x08008f84

08007c60 <puts>:
 8007c60:	4b02      	ldr	r3, [pc, #8]	; (8007c6c <puts+0xc>)
 8007c62:	4601      	mov	r1, r0
 8007c64:	6818      	ldr	r0, [r3, #0]
 8007c66:	f7ff bf8d 	b.w	8007b84 <_puts_r>
 8007c6a:	bf00      	nop
 8007c6c:	20000008 	.word	0x20000008

08007c70 <srand>:
 8007c70:	b538      	push	{r3, r4, r5, lr}
 8007c72:	4b10      	ldr	r3, [pc, #64]	; (8007cb4 <srand+0x44>)
 8007c74:	681d      	ldr	r5, [r3, #0]
 8007c76:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8007c78:	4604      	mov	r4, r0
 8007c7a:	b9b3      	cbnz	r3, 8007caa <srand+0x3a>
 8007c7c:	2018      	movs	r0, #24
 8007c7e:	f000 fb57 	bl	8008330 <malloc>
 8007c82:	4602      	mov	r2, r0
 8007c84:	63a8      	str	r0, [r5, #56]	; 0x38
 8007c86:	b920      	cbnz	r0, 8007c92 <srand+0x22>
 8007c88:	4b0b      	ldr	r3, [pc, #44]	; (8007cb8 <srand+0x48>)
 8007c8a:	480c      	ldr	r0, [pc, #48]	; (8007cbc <srand+0x4c>)
 8007c8c:	2142      	movs	r1, #66	; 0x42
 8007c8e:	f7ff f96f 	bl	8006f70 <__assert_func>
 8007c92:	490b      	ldr	r1, [pc, #44]	; (8007cc0 <srand+0x50>)
 8007c94:	4b0b      	ldr	r3, [pc, #44]	; (8007cc4 <srand+0x54>)
 8007c96:	e9c0 1300 	strd	r1, r3, [r0]
 8007c9a:	4b0b      	ldr	r3, [pc, #44]	; (8007cc8 <srand+0x58>)
 8007c9c:	6083      	str	r3, [r0, #8]
 8007c9e:	230b      	movs	r3, #11
 8007ca0:	8183      	strh	r3, [r0, #12]
 8007ca2:	2100      	movs	r1, #0
 8007ca4:	2001      	movs	r0, #1
 8007ca6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8007caa:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8007cac:	2200      	movs	r2, #0
 8007cae:	611c      	str	r4, [r3, #16]
 8007cb0:	615a      	str	r2, [r3, #20]
 8007cb2:	bd38      	pop	{r3, r4, r5, pc}
 8007cb4:	20000008 	.word	0x20000008
 8007cb8:	0800901b 	.word	0x0800901b
 8007cbc:	08009032 	.word	0x08009032
 8007cc0:	abcd330e 	.word	0xabcd330e
 8007cc4:	e66d1234 	.word	0xe66d1234
 8007cc8:	0005deec 	.word	0x0005deec

08007ccc <rand>:
 8007ccc:	4b16      	ldr	r3, [pc, #88]	; (8007d28 <rand+0x5c>)
 8007cce:	b510      	push	{r4, lr}
 8007cd0:	681c      	ldr	r4, [r3, #0]
 8007cd2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8007cd4:	b9b3      	cbnz	r3, 8007d04 <rand+0x38>
 8007cd6:	2018      	movs	r0, #24
 8007cd8:	f000 fb2a 	bl	8008330 <malloc>
 8007cdc:	63a0      	str	r0, [r4, #56]	; 0x38
 8007cde:	b928      	cbnz	r0, 8007cec <rand+0x20>
 8007ce0:	4602      	mov	r2, r0
 8007ce2:	4b12      	ldr	r3, [pc, #72]	; (8007d2c <rand+0x60>)
 8007ce4:	4812      	ldr	r0, [pc, #72]	; (8007d30 <rand+0x64>)
 8007ce6:	214e      	movs	r1, #78	; 0x4e
 8007ce8:	f7ff f942 	bl	8006f70 <__assert_func>
 8007cec:	4a11      	ldr	r2, [pc, #68]	; (8007d34 <rand+0x68>)
 8007cee:	4b12      	ldr	r3, [pc, #72]	; (8007d38 <rand+0x6c>)
 8007cf0:	e9c0 2300 	strd	r2, r3, [r0]
 8007cf4:	4b11      	ldr	r3, [pc, #68]	; (8007d3c <rand+0x70>)
 8007cf6:	6083      	str	r3, [r0, #8]
 8007cf8:	230b      	movs	r3, #11
 8007cfa:	8183      	strh	r3, [r0, #12]
 8007cfc:	2201      	movs	r2, #1
 8007cfe:	2300      	movs	r3, #0
 8007d00:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8007d04:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 8007d06:	4a0e      	ldr	r2, [pc, #56]	; (8007d40 <rand+0x74>)
 8007d08:	6920      	ldr	r0, [r4, #16]
 8007d0a:	6963      	ldr	r3, [r4, #20]
 8007d0c:	490d      	ldr	r1, [pc, #52]	; (8007d44 <rand+0x78>)
 8007d0e:	4342      	muls	r2, r0
 8007d10:	fb01 2203 	mla	r2, r1, r3, r2
 8007d14:	fba0 0101 	umull	r0, r1, r0, r1
 8007d18:	1c43      	adds	r3, r0, #1
 8007d1a:	eb42 0001 	adc.w	r0, r2, r1
 8007d1e:	e9c4 3004 	strd	r3, r0, [r4, #16]
 8007d22:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8007d26:	bd10      	pop	{r4, pc}
 8007d28:	20000008 	.word	0x20000008
 8007d2c:	0800901b 	.word	0x0800901b
 8007d30:	08009032 	.word	0x08009032
 8007d34:	abcd330e 	.word	0xabcd330e
 8007d38:	e66d1234 	.word	0xe66d1234
 8007d3c:	0005deec 	.word	0x0005deec
 8007d40:	5851f42d 	.word	0x5851f42d
 8007d44:	4c957f2d 	.word	0x4c957f2d

08007d48 <__srget_r>:
 8007d48:	b538      	push	{r3, r4, r5, lr}
 8007d4a:	460c      	mov	r4, r1
 8007d4c:	4605      	mov	r5, r0
 8007d4e:	b118      	cbz	r0, 8007d58 <__srget_r+0x10>
 8007d50:	6983      	ldr	r3, [r0, #24]
 8007d52:	b90b      	cbnz	r3, 8007d58 <__srget_r+0x10>
 8007d54:	f7ff fa2e 	bl	80071b4 <__sinit>
 8007d58:	4b0e      	ldr	r3, [pc, #56]	; (8007d94 <__srget_r+0x4c>)
 8007d5a:	429c      	cmp	r4, r3
 8007d5c:	d10d      	bne.n	8007d7a <__srget_r+0x32>
 8007d5e:	686c      	ldr	r4, [r5, #4]
 8007d60:	4621      	mov	r1, r4
 8007d62:	4628      	mov	r0, r5
 8007d64:	f000 fb60 	bl	8008428 <__srefill_r>
 8007d68:	b988      	cbnz	r0, 8007d8e <__srget_r+0x46>
 8007d6a:	6863      	ldr	r3, [r4, #4]
 8007d6c:	3b01      	subs	r3, #1
 8007d6e:	6063      	str	r3, [r4, #4]
 8007d70:	6823      	ldr	r3, [r4, #0]
 8007d72:	1c5a      	adds	r2, r3, #1
 8007d74:	6022      	str	r2, [r4, #0]
 8007d76:	7818      	ldrb	r0, [r3, #0]
 8007d78:	bd38      	pop	{r3, r4, r5, pc}
 8007d7a:	4b07      	ldr	r3, [pc, #28]	; (8007d98 <__srget_r+0x50>)
 8007d7c:	429c      	cmp	r4, r3
 8007d7e:	d101      	bne.n	8007d84 <__srget_r+0x3c>
 8007d80:	68ac      	ldr	r4, [r5, #8]
 8007d82:	e7ed      	b.n	8007d60 <__srget_r+0x18>
 8007d84:	4b05      	ldr	r3, [pc, #20]	; (8007d9c <__srget_r+0x54>)
 8007d86:	429c      	cmp	r4, r3
 8007d88:	bf08      	it	eq
 8007d8a:	68ec      	ldreq	r4, [r5, #12]
 8007d8c:	e7e8      	b.n	8007d60 <__srget_r+0x18>
 8007d8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d92:	e7f1      	b.n	8007d78 <__srget_r+0x30>
 8007d94:	08008fa4 	.word	0x08008fa4
 8007d98:	08008fc4 	.word	0x08008fc4
 8007d9c:	08008f84 	.word	0x08008f84

08007da0 <_sbrk_r>:
 8007da0:	b538      	push	{r3, r4, r5, lr}
 8007da2:	4d06      	ldr	r5, [pc, #24]	; (8007dbc <_sbrk_r+0x1c>)
 8007da4:	2300      	movs	r3, #0
 8007da6:	4604      	mov	r4, r0
 8007da8:	4608      	mov	r0, r1
 8007daa:	602b      	str	r3, [r5, #0]
 8007dac:	f000 fc64 	bl	8008678 <_sbrk>
 8007db0:	1c43      	adds	r3, r0, #1
 8007db2:	d102      	bne.n	8007dba <_sbrk_r+0x1a>
 8007db4:	682b      	ldr	r3, [r5, #0]
 8007db6:	b103      	cbz	r3, 8007dba <_sbrk_r+0x1a>
 8007db8:	6023      	str	r3, [r4, #0]
 8007dba:	bd38      	pop	{r3, r4, r5, pc}
 8007dbc:	20011008 	.word	0x20011008

08007dc0 <__sread>:
 8007dc0:	b510      	push	{r4, lr}
 8007dc2:	460c      	mov	r4, r1
 8007dc4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dc8:	f000 fb12 	bl	80083f0 <_read_r>
 8007dcc:	2800      	cmp	r0, #0
 8007dce:	bfab      	itete	ge
 8007dd0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007dd2:	89a3      	ldrhlt	r3, [r4, #12]
 8007dd4:	181b      	addge	r3, r3, r0
 8007dd6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007dda:	bfac      	ite	ge
 8007ddc:	6563      	strge	r3, [r4, #84]	; 0x54
 8007dde:	81a3      	strhlt	r3, [r4, #12]
 8007de0:	bd10      	pop	{r4, pc}

08007de2 <__swrite>:
 8007de2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007de6:	461f      	mov	r7, r3
 8007de8:	898b      	ldrh	r3, [r1, #12]
 8007dea:	05db      	lsls	r3, r3, #23
 8007dec:	4605      	mov	r5, r0
 8007dee:	460c      	mov	r4, r1
 8007df0:	4616      	mov	r6, r2
 8007df2:	d505      	bpl.n	8007e00 <__swrite+0x1e>
 8007df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007df8:	2302      	movs	r3, #2
 8007dfa:	2200      	movs	r2, #0
 8007dfc:	f000 fa20 	bl	8008240 <_lseek_r>
 8007e00:	89a3      	ldrh	r3, [r4, #12]
 8007e02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e0a:	81a3      	strh	r3, [r4, #12]
 8007e0c:	4632      	mov	r2, r6
 8007e0e:	463b      	mov	r3, r7
 8007e10:	4628      	mov	r0, r5
 8007e12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007e16:	f000 b895 	b.w	8007f44 <_write_r>

08007e1a <__sseek>:
 8007e1a:	b510      	push	{r4, lr}
 8007e1c:	460c      	mov	r4, r1
 8007e1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e22:	f000 fa0d 	bl	8008240 <_lseek_r>
 8007e26:	1c43      	adds	r3, r0, #1
 8007e28:	89a3      	ldrh	r3, [r4, #12]
 8007e2a:	bf15      	itete	ne
 8007e2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8007e2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007e32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007e36:	81a3      	strheq	r3, [r4, #12]
 8007e38:	bf18      	it	ne
 8007e3a:	81a3      	strhne	r3, [r4, #12]
 8007e3c:	bd10      	pop	{r4, pc}

08007e3e <__sclose>:
 8007e3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e42:	f000 b907 	b.w	8008054 <_close_r>

08007e46 <strncpy>:
 8007e46:	b510      	push	{r4, lr}
 8007e48:	3901      	subs	r1, #1
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	b132      	cbz	r2, 8007e5c <strncpy+0x16>
 8007e4e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8007e52:	f803 4b01 	strb.w	r4, [r3], #1
 8007e56:	3a01      	subs	r2, #1
 8007e58:	2c00      	cmp	r4, #0
 8007e5a:	d1f7      	bne.n	8007e4c <strncpy+0x6>
 8007e5c:	441a      	add	r2, r3
 8007e5e:	2100      	movs	r1, #0
 8007e60:	4293      	cmp	r3, r2
 8007e62:	d100      	bne.n	8007e66 <strncpy+0x20>
 8007e64:	bd10      	pop	{r4, pc}
 8007e66:	f803 1b01 	strb.w	r1, [r3], #1
 8007e6a:	e7f9      	b.n	8007e60 <strncpy+0x1a>

08007e6c <time>:
 8007e6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007e6e:	4b0b      	ldr	r3, [pc, #44]	; (8007e9c <time+0x30>)
 8007e70:	2200      	movs	r2, #0
 8007e72:	4669      	mov	r1, sp
 8007e74:	4604      	mov	r4, r0
 8007e76:	6818      	ldr	r0, [r3, #0]
 8007e78:	f000 f9d0 	bl	800821c <_gettimeofday_r>
 8007e7c:	2800      	cmp	r0, #0
 8007e7e:	bfbe      	ittt	lt
 8007e80:	f04f 32ff 	movlt.w	r2, #4294967295	; 0xffffffff
 8007e84:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007e88:	e9cd 2300 	strdlt	r2, r3, [sp]
 8007e8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007e90:	b10c      	cbz	r4, 8007e96 <time+0x2a>
 8007e92:	e9c4 0100 	strd	r0, r1, [r4]
 8007e96:	b004      	add	sp, #16
 8007e98:	bd10      	pop	{r4, pc}
 8007e9a:	bf00      	nop
 8007e9c:	20000008 	.word	0x20000008

08007ea0 <__swbuf_r>:
 8007ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ea2:	460e      	mov	r6, r1
 8007ea4:	4614      	mov	r4, r2
 8007ea6:	4605      	mov	r5, r0
 8007ea8:	b118      	cbz	r0, 8007eb2 <__swbuf_r+0x12>
 8007eaa:	6983      	ldr	r3, [r0, #24]
 8007eac:	b90b      	cbnz	r3, 8007eb2 <__swbuf_r+0x12>
 8007eae:	f7ff f981 	bl	80071b4 <__sinit>
 8007eb2:	4b21      	ldr	r3, [pc, #132]	; (8007f38 <__swbuf_r+0x98>)
 8007eb4:	429c      	cmp	r4, r3
 8007eb6:	d12b      	bne.n	8007f10 <__swbuf_r+0x70>
 8007eb8:	686c      	ldr	r4, [r5, #4]
 8007eba:	69a3      	ldr	r3, [r4, #24]
 8007ebc:	60a3      	str	r3, [r4, #8]
 8007ebe:	89a3      	ldrh	r3, [r4, #12]
 8007ec0:	071a      	lsls	r2, r3, #28
 8007ec2:	d52f      	bpl.n	8007f24 <__swbuf_r+0x84>
 8007ec4:	6923      	ldr	r3, [r4, #16]
 8007ec6:	b36b      	cbz	r3, 8007f24 <__swbuf_r+0x84>
 8007ec8:	6923      	ldr	r3, [r4, #16]
 8007eca:	6820      	ldr	r0, [r4, #0]
 8007ecc:	1ac0      	subs	r0, r0, r3
 8007ece:	6963      	ldr	r3, [r4, #20]
 8007ed0:	b2f6      	uxtb	r6, r6
 8007ed2:	4283      	cmp	r3, r0
 8007ed4:	4637      	mov	r7, r6
 8007ed6:	dc04      	bgt.n	8007ee2 <__swbuf_r+0x42>
 8007ed8:	4621      	mov	r1, r4
 8007eda:	4628      	mov	r0, r5
 8007edc:	f000 f950 	bl	8008180 <_fflush_r>
 8007ee0:	bb30      	cbnz	r0, 8007f30 <__swbuf_r+0x90>
 8007ee2:	68a3      	ldr	r3, [r4, #8]
 8007ee4:	3b01      	subs	r3, #1
 8007ee6:	60a3      	str	r3, [r4, #8]
 8007ee8:	6823      	ldr	r3, [r4, #0]
 8007eea:	1c5a      	adds	r2, r3, #1
 8007eec:	6022      	str	r2, [r4, #0]
 8007eee:	701e      	strb	r6, [r3, #0]
 8007ef0:	6963      	ldr	r3, [r4, #20]
 8007ef2:	3001      	adds	r0, #1
 8007ef4:	4283      	cmp	r3, r0
 8007ef6:	d004      	beq.n	8007f02 <__swbuf_r+0x62>
 8007ef8:	89a3      	ldrh	r3, [r4, #12]
 8007efa:	07db      	lsls	r3, r3, #31
 8007efc:	d506      	bpl.n	8007f0c <__swbuf_r+0x6c>
 8007efe:	2e0a      	cmp	r6, #10
 8007f00:	d104      	bne.n	8007f0c <__swbuf_r+0x6c>
 8007f02:	4621      	mov	r1, r4
 8007f04:	4628      	mov	r0, r5
 8007f06:	f000 f93b 	bl	8008180 <_fflush_r>
 8007f0a:	b988      	cbnz	r0, 8007f30 <__swbuf_r+0x90>
 8007f0c:	4638      	mov	r0, r7
 8007f0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f10:	4b0a      	ldr	r3, [pc, #40]	; (8007f3c <__swbuf_r+0x9c>)
 8007f12:	429c      	cmp	r4, r3
 8007f14:	d101      	bne.n	8007f1a <__swbuf_r+0x7a>
 8007f16:	68ac      	ldr	r4, [r5, #8]
 8007f18:	e7cf      	b.n	8007eba <__swbuf_r+0x1a>
 8007f1a:	4b09      	ldr	r3, [pc, #36]	; (8007f40 <__swbuf_r+0xa0>)
 8007f1c:	429c      	cmp	r4, r3
 8007f1e:	bf08      	it	eq
 8007f20:	68ec      	ldreq	r4, [r5, #12]
 8007f22:	e7ca      	b.n	8007eba <__swbuf_r+0x1a>
 8007f24:	4621      	mov	r1, r4
 8007f26:	4628      	mov	r0, r5
 8007f28:	f000 f81e 	bl	8007f68 <__swsetup_r>
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	d0cb      	beq.n	8007ec8 <__swbuf_r+0x28>
 8007f30:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8007f34:	e7ea      	b.n	8007f0c <__swbuf_r+0x6c>
 8007f36:	bf00      	nop
 8007f38:	08008fa4 	.word	0x08008fa4
 8007f3c:	08008fc4 	.word	0x08008fc4
 8007f40:	08008f84 	.word	0x08008f84

08007f44 <_write_r>:
 8007f44:	b538      	push	{r3, r4, r5, lr}
 8007f46:	4d07      	ldr	r5, [pc, #28]	; (8007f64 <_write_r+0x20>)
 8007f48:	4604      	mov	r4, r0
 8007f4a:	4608      	mov	r0, r1
 8007f4c:	4611      	mov	r1, r2
 8007f4e:	2200      	movs	r2, #0
 8007f50:	602a      	str	r2, [r5, #0]
 8007f52:	461a      	mov	r2, r3
 8007f54:	f7fc fa7a 	bl	800444c <_write>
 8007f58:	1c43      	adds	r3, r0, #1
 8007f5a:	d102      	bne.n	8007f62 <_write_r+0x1e>
 8007f5c:	682b      	ldr	r3, [r5, #0]
 8007f5e:	b103      	cbz	r3, 8007f62 <_write_r+0x1e>
 8007f60:	6023      	str	r3, [r4, #0]
 8007f62:	bd38      	pop	{r3, r4, r5, pc}
 8007f64:	20011008 	.word	0x20011008

08007f68 <__swsetup_r>:
 8007f68:	4b32      	ldr	r3, [pc, #200]	; (8008034 <__swsetup_r+0xcc>)
 8007f6a:	b570      	push	{r4, r5, r6, lr}
 8007f6c:	681d      	ldr	r5, [r3, #0]
 8007f6e:	4606      	mov	r6, r0
 8007f70:	460c      	mov	r4, r1
 8007f72:	b125      	cbz	r5, 8007f7e <__swsetup_r+0x16>
 8007f74:	69ab      	ldr	r3, [r5, #24]
 8007f76:	b913      	cbnz	r3, 8007f7e <__swsetup_r+0x16>
 8007f78:	4628      	mov	r0, r5
 8007f7a:	f7ff f91b 	bl	80071b4 <__sinit>
 8007f7e:	4b2e      	ldr	r3, [pc, #184]	; (8008038 <__swsetup_r+0xd0>)
 8007f80:	429c      	cmp	r4, r3
 8007f82:	d10f      	bne.n	8007fa4 <__swsetup_r+0x3c>
 8007f84:	686c      	ldr	r4, [r5, #4]
 8007f86:	89a3      	ldrh	r3, [r4, #12]
 8007f88:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007f8c:	0719      	lsls	r1, r3, #28
 8007f8e:	d42c      	bmi.n	8007fea <__swsetup_r+0x82>
 8007f90:	06dd      	lsls	r5, r3, #27
 8007f92:	d411      	bmi.n	8007fb8 <__swsetup_r+0x50>
 8007f94:	2309      	movs	r3, #9
 8007f96:	6033      	str	r3, [r6, #0]
 8007f98:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007f9c:	81a3      	strh	r3, [r4, #12]
 8007f9e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007fa2:	e03e      	b.n	8008022 <__swsetup_r+0xba>
 8007fa4:	4b25      	ldr	r3, [pc, #148]	; (800803c <__swsetup_r+0xd4>)
 8007fa6:	429c      	cmp	r4, r3
 8007fa8:	d101      	bne.n	8007fae <__swsetup_r+0x46>
 8007faa:	68ac      	ldr	r4, [r5, #8]
 8007fac:	e7eb      	b.n	8007f86 <__swsetup_r+0x1e>
 8007fae:	4b24      	ldr	r3, [pc, #144]	; (8008040 <__swsetup_r+0xd8>)
 8007fb0:	429c      	cmp	r4, r3
 8007fb2:	bf08      	it	eq
 8007fb4:	68ec      	ldreq	r4, [r5, #12]
 8007fb6:	e7e6      	b.n	8007f86 <__swsetup_r+0x1e>
 8007fb8:	0758      	lsls	r0, r3, #29
 8007fba:	d512      	bpl.n	8007fe2 <__swsetup_r+0x7a>
 8007fbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fbe:	b141      	cbz	r1, 8007fd2 <__swsetup_r+0x6a>
 8007fc0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fc4:	4299      	cmp	r1, r3
 8007fc6:	d002      	beq.n	8007fce <__swsetup_r+0x66>
 8007fc8:	4630      	mov	r0, r6
 8007fca:	f000 f9c5 	bl	8008358 <_free_r>
 8007fce:	2300      	movs	r3, #0
 8007fd0:	6363      	str	r3, [r4, #52]	; 0x34
 8007fd2:	89a3      	ldrh	r3, [r4, #12]
 8007fd4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007fd8:	81a3      	strh	r3, [r4, #12]
 8007fda:	2300      	movs	r3, #0
 8007fdc:	6063      	str	r3, [r4, #4]
 8007fde:	6923      	ldr	r3, [r4, #16]
 8007fe0:	6023      	str	r3, [r4, #0]
 8007fe2:	89a3      	ldrh	r3, [r4, #12]
 8007fe4:	f043 0308 	orr.w	r3, r3, #8
 8007fe8:	81a3      	strh	r3, [r4, #12]
 8007fea:	6923      	ldr	r3, [r4, #16]
 8007fec:	b94b      	cbnz	r3, 8008002 <__swsetup_r+0x9a>
 8007fee:	89a3      	ldrh	r3, [r4, #12]
 8007ff0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007ff4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007ff8:	d003      	beq.n	8008002 <__swsetup_r+0x9a>
 8007ffa:	4621      	mov	r1, r4
 8007ffc:	4630      	mov	r0, r6
 8007ffe:	f000 f957 	bl	80082b0 <__smakebuf_r>
 8008002:	89a0      	ldrh	r0, [r4, #12]
 8008004:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008008:	f010 0301 	ands.w	r3, r0, #1
 800800c:	d00a      	beq.n	8008024 <__swsetup_r+0xbc>
 800800e:	2300      	movs	r3, #0
 8008010:	60a3      	str	r3, [r4, #8]
 8008012:	6963      	ldr	r3, [r4, #20]
 8008014:	425b      	negs	r3, r3
 8008016:	61a3      	str	r3, [r4, #24]
 8008018:	6923      	ldr	r3, [r4, #16]
 800801a:	b943      	cbnz	r3, 800802e <__swsetup_r+0xc6>
 800801c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008020:	d1ba      	bne.n	8007f98 <__swsetup_r+0x30>
 8008022:	bd70      	pop	{r4, r5, r6, pc}
 8008024:	0781      	lsls	r1, r0, #30
 8008026:	bf58      	it	pl
 8008028:	6963      	ldrpl	r3, [r4, #20]
 800802a:	60a3      	str	r3, [r4, #8]
 800802c:	e7f4      	b.n	8008018 <__swsetup_r+0xb0>
 800802e:	2000      	movs	r0, #0
 8008030:	e7f7      	b.n	8008022 <__swsetup_r+0xba>
 8008032:	bf00      	nop
 8008034:	20000008 	.word	0x20000008
 8008038:	08008fa4 	.word	0x08008fa4
 800803c:	08008fc4 	.word	0x08008fc4
 8008040:	08008f84 	.word	0x08008f84

08008044 <abort>:
 8008044:	b508      	push	{r3, lr}
 8008046:	2006      	movs	r0, #6
 8008048:	f000 faa0 	bl	800858c <raise>
 800804c:	2001      	movs	r0, #1
 800804e:	f000 fb21 	bl	8008694 <_exit>
	...

08008054 <_close_r>:
 8008054:	b538      	push	{r3, r4, r5, lr}
 8008056:	4d06      	ldr	r5, [pc, #24]	; (8008070 <_close_r+0x1c>)
 8008058:	2300      	movs	r3, #0
 800805a:	4604      	mov	r4, r0
 800805c:	4608      	mov	r0, r1
 800805e:	602b      	str	r3, [r5, #0]
 8008060:	f000 fad2 	bl	8008608 <_close>
 8008064:	1c43      	adds	r3, r0, #1
 8008066:	d102      	bne.n	800806e <_close_r+0x1a>
 8008068:	682b      	ldr	r3, [r5, #0]
 800806a:	b103      	cbz	r3, 800806e <_close_r+0x1a>
 800806c:	6023      	str	r3, [r4, #0]
 800806e:	bd38      	pop	{r3, r4, r5, pc}
 8008070:	20011008 	.word	0x20011008

08008074 <__sflush_r>:
 8008074:	898a      	ldrh	r2, [r1, #12]
 8008076:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800807a:	4605      	mov	r5, r0
 800807c:	0710      	lsls	r0, r2, #28
 800807e:	460c      	mov	r4, r1
 8008080:	d458      	bmi.n	8008134 <__sflush_r+0xc0>
 8008082:	684b      	ldr	r3, [r1, #4]
 8008084:	2b00      	cmp	r3, #0
 8008086:	dc05      	bgt.n	8008094 <__sflush_r+0x20>
 8008088:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800808a:	2b00      	cmp	r3, #0
 800808c:	dc02      	bgt.n	8008094 <__sflush_r+0x20>
 800808e:	2000      	movs	r0, #0
 8008090:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008094:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008096:	2e00      	cmp	r6, #0
 8008098:	d0f9      	beq.n	800808e <__sflush_r+0x1a>
 800809a:	2300      	movs	r3, #0
 800809c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80080a0:	682f      	ldr	r7, [r5, #0]
 80080a2:	602b      	str	r3, [r5, #0]
 80080a4:	d032      	beq.n	800810c <__sflush_r+0x98>
 80080a6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80080a8:	89a3      	ldrh	r3, [r4, #12]
 80080aa:	075a      	lsls	r2, r3, #29
 80080ac:	d505      	bpl.n	80080ba <__sflush_r+0x46>
 80080ae:	6863      	ldr	r3, [r4, #4]
 80080b0:	1ac0      	subs	r0, r0, r3
 80080b2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80080b4:	b10b      	cbz	r3, 80080ba <__sflush_r+0x46>
 80080b6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80080b8:	1ac0      	subs	r0, r0, r3
 80080ba:	2300      	movs	r3, #0
 80080bc:	4602      	mov	r2, r0
 80080be:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080c0:	6a21      	ldr	r1, [r4, #32]
 80080c2:	4628      	mov	r0, r5
 80080c4:	47b0      	blx	r6
 80080c6:	1c43      	adds	r3, r0, #1
 80080c8:	89a3      	ldrh	r3, [r4, #12]
 80080ca:	d106      	bne.n	80080da <__sflush_r+0x66>
 80080cc:	6829      	ldr	r1, [r5, #0]
 80080ce:	291d      	cmp	r1, #29
 80080d0:	d82c      	bhi.n	800812c <__sflush_r+0xb8>
 80080d2:	4a2a      	ldr	r2, [pc, #168]	; (800817c <__sflush_r+0x108>)
 80080d4:	40ca      	lsrs	r2, r1
 80080d6:	07d6      	lsls	r6, r2, #31
 80080d8:	d528      	bpl.n	800812c <__sflush_r+0xb8>
 80080da:	2200      	movs	r2, #0
 80080dc:	6062      	str	r2, [r4, #4]
 80080de:	04d9      	lsls	r1, r3, #19
 80080e0:	6922      	ldr	r2, [r4, #16]
 80080e2:	6022      	str	r2, [r4, #0]
 80080e4:	d504      	bpl.n	80080f0 <__sflush_r+0x7c>
 80080e6:	1c42      	adds	r2, r0, #1
 80080e8:	d101      	bne.n	80080ee <__sflush_r+0x7a>
 80080ea:	682b      	ldr	r3, [r5, #0]
 80080ec:	b903      	cbnz	r3, 80080f0 <__sflush_r+0x7c>
 80080ee:	6560      	str	r0, [r4, #84]	; 0x54
 80080f0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80080f2:	602f      	str	r7, [r5, #0]
 80080f4:	2900      	cmp	r1, #0
 80080f6:	d0ca      	beq.n	800808e <__sflush_r+0x1a>
 80080f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80080fc:	4299      	cmp	r1, r3
 80080fe:	d002      	beq.n	8008106 <__sflush_r+0x92>
 8008100:	4628      	mov	r0, r5
 8008102:	f000 f929 	bl	8008358 <_free_r>
 8008106:	2000      	movs	r0, #0
 8008108:	6360      	str	r0, [r4, #52]	; 0x34
 800810a:	e7c1      	b.n	8008090 <__sflush_r+0x1c>
 800810c:	6a21      	ldr	r1, [r4, #32]
 800810e:	2301      	movs	r3, #1
 8008110:	4628      	mov	r0, r5
 8008112:	47b0      	blx	r6
 8008114:	1c41      	adds	r1, r0, #1
 8008116:	d1c7      	bne.n	80080a8 <__sflush_r+0x34>
 8008118:	682b      	ldr	r3, [r5, #0]
 800811a:	2b00      	cmp	r3, #0
 800811c:	d0c4      	beq.n	80080a8 <__sflush_r+0x34>
 800811e:	2b1d      	cmp	r3, #29
 8008120:	d001      	beq.n	8008126 <__sflush_r+0xb2>
 8008122:	2b16      	cmp	r3, #22
 8008124:	d101      	bne.n	800812a <__sflush_r+0xb6>
 8008126:	602f      	str	r7, [r5, #0]
 8008128:	e7b1      	b.n	800808e <__sflush_r+0x1a>
 800812a:	89a3      	ldrh	r3, [r4, #12]
 800812c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008130:	81a3      	strh	r3, [r4, #12]
 8008132:	e7ad      	b.n	8008090 <__sflush_r+0x1c>
 8008134:	690f      	ldr	r7, [r1, #16]
 8008136:	2f00      	cmp	r7, #0
 8008138:	d0a9      	beq.n	800808e <__sflush_r+0x1a>
 800813a:	0793      	lsls	r3, r2, #30
 800813c:	680e      	ldr	r6, [r1, #0]
 800813e:	bf08      	it	eq
 8008140:	694b      	ldreq	r3, [r1, #20]
 8008142:	600f      	str	r7, [r1, #0]
 8008144:	bf18      	it	ne
 8008146:	2300      	movne	r3, #0
 8008148:	eba6 0807 	sub.w	r8, r6, r7
 800814c:	608b      	str	r3, [r1, #8]
 800814e:	f1b8 0f00 	cmp.w	r8, #0
 8008152:	dd9c      	ble.n	800808e <__sflush_r+0x1a>
 8008154:	6a21      	ldr	r1, [r4, #32]
 8008156:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008158:	4643      	mov	r3, r8
 800815a:	463a      	mov	r2, r7
 800815c:	4628      	mov	r0, r5
 800815e:	47b0      	blx	r6
 8008160:	2800      	cmp	r0, #0
 8008162:	dc06      	bgt.n	8008172 <__sflush_r+0xfe>
 8008164:	89a3      	ldrh	r3, [r4, #12]
 8008166:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800816a:	81a3      	strh	r3, [r4, #12]
 800816c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008170:	e78e      	b.n	8008090 <__sflush_r+0x1c>
 8008172:	4407      	add	r7, r0
 8008174:	eba8 0800 	sub.w	r8, r8, r0
 8008178:	e7e9      	b.n	800814e <__sflush_r+0xda>
 800817a:	bf00      	nop
 800817c:	20400001 	.word	0x20400001

08008180 <_fflush_r>:
 8008180:	b538      	push	{r3, r4, r5, lr}
 8008182:	690b      	ldr	r3, [r1, #16]
 8008184:	4605      	mov	r5, r0
 8008186:	460c      	mov	r4, r1
 8008188:	b913      	cbnz	r3, 8008190 <_fflush_r+0x10>
 800818a:	2500      	movs	r5, #0
 800818c:	4628      	mov	r0, r5
 800818e:	bd38      	pop	{r3, r4, r5, pc}
 8008190:	b118      	cbz	r0, 800819a <_fflush_r+0x1a>
 8008192:	6983      	ldr	r3, [r0, #24]
 8008194:	b90b      	cbnz	r3, 800819a <_fflush_r+0x1a>
 8008196:	f7ff f80d 	bl	80071b4 <__sinit>
 800819a:	4b14      	ldr	r3, [pc, #80]	; (80081ec <_fflush_r+0x6c>)
 800819c:	429c      	cmp	r4, r3
 800819e:	d11b      	bne.n	80081d8 <_fflush_r+0x58>
 80081a0:	686c      	ldr	r4, [r5, #4]
 80081a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d0ef      	beq.n	800818a <_fflush_r+0xa>
 80081aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80081ac:	07d0      	lsls	r0, r2, #31
 80081ae:	d404      	bmi.n	80081ba <_fflush_r+0x3a>
 80081b0:	0599      	lsls	r1, r3, #22
 80081b2:	d402      	bmi.n	80081ba <_fflush_r+0x3a>
 80081b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081b6:	f7ff f932 	bl	800741e <__retarget_lock_acquire_recursive>
 80081ba:	4628      	mov	r0, r5
 80081bc:	4621      	mov	r1, r4
 80081be:	f7ff ff59 	bl	8008074 <__sflush_r>
 80081c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80081c4:	07da      	lsls	r2, r3, #31
 80081c6:	4605      	mov	r5, r0
 80081c8:	d4e0      	bmi.n	800818c <_fflush_r+0xc>
 80081ca:	89a3      	ldrh	r3, [r4, #12]
 80081cc:	059b      	lsls	r3, r3, #22
 80081ce:	d4dd      	bmi.n	800818c <_fflush_r+0xc>
 80081d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80081d2:	f7ff f925 	bl	8007420 <__retarget_lock_release_recursive>
 80081d6:	e7d9      	b.n	800818c <_fflush_r+0xc>
 80081d8:	4b05      	ldr	r3, [pc, #20]	; (80081f0 <_fflush_r+0x70>)
 80081da:	429c      	cmp	r4, r3
 80081dc:	d101      	bne.n	80081e2 <_fflush_r+0x62>
 80081de:	68ac      	ldr	r4, [r5, #8]
 80081e0:	e7df      	b.n	80081a2 <_fflush_r+0x22>
 80081e2:	4b04      	ldr	r3, [pc, #16]	; (80081f4 <_fflush_r+0x74>)
 80081e4:	429c      	cmp	r4, r3
 80081e6:	bf08      	it	eq
 80081e8:	68ec      	ldreq	r4, [r5, #12]
 80081ea:	e7da      	b.n	80081a2 <_fflush_r+0x22>
 80081ec:	08008fa4 	.word	0x08008fa4
 80081f0:	08008fc4 	.word	0x08008fc4
 80081f4:	08008f84 	.word	0x08008f84

080081f8 <fflush>:
 80081f8:	4601      	mov	r1, r0
 80081fa:	b920      	cbnz	r0, 8008206 <fflush+0xe>
 80081fc:	4b04      	ldr	r3, [pc, #16]	; (8008210 <fflush+0x18>)
 80081fe:	4905      	ldr	r1, [pc, #20]	; (8008214 <fflush+0x1c>)
 8008200:	6818      	ldr	r0, [r3, #0]
 8008202:	f7ff b884 	b.w	800730e <_fwalk_reent>
 8008206:	4b04      	ldr	r3, [pc, #16]	; (8008218 <fflush+0x20>)
 8008208:	6818      	ldr	r0, [r3, #0]
 800820a:	f7ff bfb9 	b.w	8008180 <_fflush_r>
 800820e:	bf00      	nop
 8008210:	08008fe4 	.word	0x08008fe4
 8008214:	08008181 	.word	0x08008181
 8008218:	20000008 	.word	0x20000008

0800821c <_gettimeofday_r>:
 800821c:	b538      	push	{r3, r4, r5, lr}
 800821e:	4d07      	ldr	r5, [pc, #28]	; (800823c <_gettimeofday_r+0x20>)
 8008220:	2300      	movs	r3, #0
 8008222:	4604      	mov	r4, r0
 8008224:	4608      	mov	r0, r1
 8008226:	4611      	mov	r1, r2
 8008228:	602b      	str	r3, [r5, #0]
 800822a:	f000 fa05 	bl	8008638 <_gettimeofday>
 800822e:	1c43      	adds	r3, r0, #1
 8008230:	d102      	bne.n	8008238 <_gettimeofday_r+0x1c>
 8008232:	682b      	ldr	r3, [r5, #0]
 8008234:	b103      	cbz	r3, 8008238 <_gettimeofday_r+0x1c>
 8008236:	6023      	str	r3, [r4, #0]
 8008238:	bd38      	pop	{r3, r4, r5, pc}
 800823a:	bf00      	nop
 800823c:	20011008 	.word	0x20011008

08008240 <_lseek_r>:
 8008240:	b538      	push	{r3, r4, r5, lr}
 8008242:	4d07      	ldr	r5, [pc, #28]	; (8008260 <_lseek_r+0x20>)
 8008244:	4604      	mov	r4, r0
 8008246:	4608      	mov	r0, r1
 8008248:	4611      	mov	r1, r2
 800824a:	2200      	movs	r2, #0
 800824c:	602a      	str	r2, [r5, #0]
 800824e:	461a      	mov	r2, r3
 8008250:	f000 fa0a 	bl	8008668 <_lseek>
 8008254:	1c43      	adds	r3, r0, #1
 8008256:	d102      	bne.n	800825e <_lseek_r+0x1e>
 8008258:	682b      	ldr	r3, [r5, #0]
 800825a:	b103      	cbz	r3, 800825e <_lseek_r+0x1e>
 800825c:	6023      	str	r3, [r4, #0]
 800825e:	bd38      	pop	{r3, r4, r5, pc}
 8008260:	20011008 	.word	0x20011008

08008264 <__swhatbuf_r>:
 8008264:	b570      	push	{r4, r5, r6, lr}
 8008266:	460e      	mov	r6, r1
 8008268:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800826c:	2900      	cmp	r1, #0
 800826e:	b096      	sub	sp, #88	; 0x58
 8008270:	4614      	mov	r4, r2
 8008272:	461d      	mov	r5, r3
 8008274:	da08      	bge.n	8008288 <__swhatbuf_r+0x24>
 8008276:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800827a:	2200      	movs	r2, #0
 800827c:	602a      	str	r2, [r5, #0]
 800827e:	061a      	lsls	r2, r3, #24
 8008280:	d410      	bmi.n	80082a4 <__swhatbuf_r+0x40>
 8008282:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008286:	e00e      	b.n	80082a6 <__swhatbuf_r+0x42>
 8008288:	466a      	mov	r2, sp
 800828a:	f000 f99b 	bl	80085c4 <_fstat_r>
 800828e:	2800      	cmp	r0, #0
 8008290:	dbf1      	blt.n	8008276 <__swhatbuf_r+0x12>
 8008292:	9a01      	ldr	r2, [sp, #4]
 8008294:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008298:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800829c:	425a      	negs	r2, r3
 800829e:	415a      	adcs	r2, r3
 80082a0:	602a      	str	r2, [r5, #0]
 80082a2:	e7ee      	b.n	8008282 <__swhatbuf_r+0x1e>
 80082a4:	2340      	movs	r3, #64	; 0x40
 80082a6:	2000      	movs	r0, #0
 80082a8:	6023      	str	r3, [r4, #0]
 80082aa:	b016      	add	sp, #88	; 0x58
 80082ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080082b0 <__smakebuf_r>:
 80082b0:	898b      	ldrh	r3, [r1, #12]
 80082b2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80082b4:	079d      	lsls	r5, r3, #30
 80082b6:	4606      	mov	r6, r0
 80082b8:	460c      	mov	r4, r1
 80082ba:	d507      	bpl.n	80082cc <__smakebuf_r+0x1c>
 80082bc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80082c0:	6023      	str	r3, [r4, #0]
 80082c2:	6123      	str	r3, [r4, #16]
 80082c4:	2301      	movs	r3, #1
 80082c6:	6163      	str	r3, [r4, #20]
 80082c8:	b002      	add	sp, #8
 80082ca:	bd70      	pop	{r4, r5, r6, pc}
 80082cc:	ab01      	add	r3, sp, #4
 80082ce:	466a      	mov	r2, sp
 80082d0:	f7ff ffc8 	bl	8008264 <__swhatbuf_r>
 80082d4:	9900      	ldr	r1, [sp, #0]
 80082d6:	4605      	mov	r5, r0
 80082d8:	4630      	mov	r0, r6
 80082da:	f7ff f8d9 	bl	8007490 <_malloc_r>
 80082de:	b948      	cbnz	r0, 80082f4 <__smakebuf_r+0x44>
 80082e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082e4:	059a      	lsls	r2, r3, #22
 80082e6:	d4ef      	bmi.n	80082c8 <__smakebuf_r+0x18>
 80082e8:	f023 0303 	bic.w	r3, r3, #3
 80082ec:	f043 0302 	orr.w	r3, r3, #2
 80082f0:	81a3      	strh	r3, [r4, #12]
 80082f2:	e7e3      	b.n	80082bc <__smakebuf_r+0xc>
 80082f4:	4b0d      	ldr	r3, [pc, #52]	; (800832c <__smakebuf_r+0x7c>)
 80082f6:	62b3      	str	r3, [r6, #40]	; 0x28
 80082f8:	89a3      	ldrh	r3, [r4, #12]
 80082fa:	6020      	str	r0, [r4, #0]
 80082fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008300:	81a3      	strh	r3, [r4, #12]
 8008302:	9b00      	ldr	r3, [sp, #0]
 8008304:	6163      	str	r3, [r4, #20]
 8008306:	9b01      	ldr	r3, [sp, #4]
 8008308:	6120      	str	r0, [r4, #16]
 800830a:	b15b      	cbz	r3, 8008324 <__smakebuf_r+0x74>
 800830c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008310:	4630      	mov	r0, r6
 8008312:	f000 f969 	bl	80085e8 <_isatty_r>
 8008316:	b128      	cbz	r0, 8008324 <__smakebuf_r+0x74>
 8008318:	89a3      	ldrh	r3, [r4, #12]
 800831a:	f023 0303 	bic.w	r3, r3, #3
 800831e:	f043 0301 	orr.w	r3, r3, #1
 8008322:	81a3      	strh	r3, [r4, #12]
 8008324:	89a0      	ldrh	r0, [r4, #12]
 8008326:	4305      	orrs	r5, r0
 8008328:	81a5      	strh	r5, [r4, #12]
 800832a:	e7cd      	b.n	80082c8 <__smakebuf_r+0x18>
 800832c:	0800714d 	.word	0x0800714d

08008330 <malloc>:
 8008330:	4b02      	ldr	r3, [pc, #8]	; (800833c <malloc+0xc>)
 8008332:	4601      	mov	r1, r0
 8008334:	6818      	ldr	r0, [r3, #0]
 8008336:	f7ff b8ab 	b.w	8007490 <_malloc_r>
 800833a:	bf00      	nop
 800833c:	20000008 	.word	0x20000008

08008340 <__malloc_lock>:
 8008340:	4801      	ldr	r0, [pc, #4]	; (8008348 <__malloc_lock+0x8>)
 8008342:	f7ff b86c 	b.w	800741e <__retarget_lock_acquire_recursive>
 8008346:	bf00      	nop
 8008348:	20010ffc 	.word	0x20010ffc

0800834c <__malloc_unlock>:
 800834c:	4801      	ldr	r0, [pc, #4]	; (8008354 <__malloc_unlock+0x8>)
 800834e:	f7ff b867 	b.w	8007420 <__retarget_lock_release_recursive>
 8008352:	bf00      	nop
 8008354:	20010ffc 	.word	0x20010ffc

08008358 <_free_r>:
 8008358:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800835a:	2900      	cmp	r1, #0
 800835c:	d044      	beq.n	80083e8 <_free_r+0x90>
 800835e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008362:	9001      	str	r0, [sp, #4]
 8008364:	2b00      	cmp	r3, #0
 8008366:	f1a1 0404 	sub.w	r4, r1, #4
 800836a:	bfb8      	it	lt
 800836c:	18e4      	addlt	r4, r4, r3
 800836e:	f7ff ffe7 	bl	8008340 <__malloc_lock>
 8008372:	4a1e      	ldr	r2, [pc, #120]	; (80083ec <_free_r+0x94>)
 8008374:	9801      	ldr	r0, [sp, #4]
 8008376:	6813      	ldr	r3, [r2, #0]
 8008378:	b933      	cbnz	r3, 8008388 <_free_r+0x30>
 800837a:	6063      	str	r3, [r4, #4]
 800837c:	6014      	str	r4, [r2, #0]
 800837e:	b003      	add	sp, #12
 8008380:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008384:	f7ff bfe2 	b.w	800834c <__malloc_unlock>
 8008388:	42a3      	cmp	r3, r4
 800838a:	d908      	bls.n	800839e <_free_r+0x46>
 800838c:	6825      	ldr	r5, [r4, #0]
 800838e:	1961      	adds	r1, r4, r5
 8008390:	428b      	cmp	r3, r1
 8008392:	bf01      	itttt	eq
 8008394:	6819      	ldreq	r1, [r3, #0]
 8008396:	685b      	ldreq	r3, [r3, #4]
 8008398:	1949      	addeq	r1, r1, r5
 800839a:	6021      	streq	r1, [r4, #0]
 800839c:	e7ed      	b.n	800837a <_free_r+0x22>
 800839e:	461a      	mov	r2, r3
 80083a0:	685b      	ldr	r3, [r3, #4]
 80083a2:	b10b      	cbz	r3, 80083a8 <_free_r+0x50>
 80083a4:	42a3      	cmp	r3, r4
 80083a6:	d9fa      	bls.n	800839e <_free_r+0x46>
 80083a8:	6811      	ldr	r1, [r2, #0]
 80083aa:	1855      	adds	r5, r2, r1
 80083ac:	42a5      	cmp	r5, r4
 80083ae:	d10b      	bne.n	80083c8 <_free_r+0x70>
 80083b0:	6824      	ldr	r4, [r4, #0]
 80083b2:	4421      	add	r1, r4
 80083b4:	1854      	adds	r4, r2, r1
 80083b6:	42a3      	cmp	r3, r4
 80083b8:	6011      	str	r1, [r2, #0]
 80083ba:	d1e0      	bne.n	800837e <_free_r+0x26>
 80083bc:	681c      	ldr	r4, [r3, #0]
 80083be:	685b      	ldr	r3, [r3, #4]
 80083c0:	6053      	str	r3, [r2, #4]
 80083c2:	4421      	add	r1, r4
 80083c4:	6011      	str	r1, [r2, #0]
 80083c6:	e7da      	b.n	800837e <_free_r+0x26>
 80083c8:	d902      	bls.n	80083d0 <_free_r+0x78>
 80083ca:	230c      	movs	r3, #12
 80083cc:	6003      	str	r3, [r0, #0]
 80083ce:	e7d6      	b.n	800837e <_free_r+0x26>
 80083d0:	6825      	ldr	r5, [r4, #0]
 80083d2:	1961      	adds	r1, r4, r5
 80083d4:	428b      	cmp	r3, r1
 80083d6:	bf04      	itt	eq
 80083d8:	6819      	ldreq	r1, [r3, #0]
 80083da:	685b      	ldreq	r3, [r3, #4]
 80083dc:	6063      	str	r3, [r4, #4]
 80083de:	bf04      	itt	eq
 80083e0:	1949      	addeq	r1, r1, r5
 80083e2:	6021      	streq	r1, [r4, #0]
 80083e4:	6054      	str	r4, [r2, #4]
 80083e6:	e7ca      	b.n	800837e <_free_r+0x26>
 80083e8:	b003      	add	sp, #12
 80083ea:	bd30      	pop	{r4, r5, pc}
 80083ec:	20011000 	.word	0x20011000

080083f0 <_read_r>:
 80083f0:	b538      	push	{r3, r4, r5, lr}
 80083f2:	4d07      	ldr	r5, [pc, #28]	; (8008410 <_read_r+0x20>)
 80083f4:	4604      	mov	r4, r0
 80083f6:	4608      	mov	r0, r1
 80083f8:	4611      	mov	r1, r2
 80083fa:	2200      	movs	r2, #0
 80083fc:	602a      	str	r2, [r5, #0]
 80083fe:	461a      	mov	r2, r3
 8008400:	f7fb fff0 	bl	80043e4 <_read>
 8008404:	1c43      	adds	r3, r0, #1
 8008406:	d102      	bne.n	800840e <_read_r+0x1e>
 8008408:	682b      	ldr	r3, [r5, #0]
 800840a:	b103      	cbz	r3, 800840e <_read_r+0x1e>
 800840c:	6023      	str	r3, [r4, #0]
 800840e:	bd38      	pop	{r3, r4, r5, pc}
 8008410:	20011008 	.word	0x20011008

08008414 <lflush>:
 8008414:	8983      	ldrh	r3, [r0, #12]
 8008416:	f003 0309 	and.w	r3, r3, #9
 800841a:	2b09      	cmp	r3, #9
 800841c:	d101      	bne.n	8008422 <lflush+0xe>
 800841e:	f7ff beeb 	b.w	80081f8 <fflush>
 8008422:	2000      	movs	r0, #0
 8008424:	4770      	bx	lr
	...

08008428 <__srefill_r>:
 8008428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800842a:	460c      	mov	r4, r1
 800842c:	4605      	mov	r5, r0
 800842e:	b118      	cbz	r0, 8008438 <__srefill_r+0x10>
 8008430:	6983      	ldr	r3, [r0, #24]
 8008432:	b90b      	cbnz	r3, 8008438 <__srefill_r+0x10>
 8008434:	f7fe febe 	bl	80071b4 <__sinit>
 8008438:	4b3b      	ldr	r3, [pc, #236]	; (8008528 <__srefill_r+0x100>)
 800843a:	429c      	cmp	r4, r3
 800843c:	d10a      	bne.n	8008454 <__srefill_r+0x2c>
 800843e:	686c      	ldr	r4, [r5, #4]
 8008440:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008444:	2300      	movs	r3, #0
 8008446:	6063      	str	r3, [r4, #4]
 8008448:	89a3      	ldrh	r3, [r4, #12]
 800844a:	069e      	lsls	r6, r3, #26
 800844c:	d50c      	bpl.n	8008468 <__srefill_r+0x40>
 800844e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008452:	e066      	b.n	8008522 <__srefill_r+0xfa>
 8008454:	4b35      	ldr	r3, [pc, #212]	; (800852c <__srefill_r+0x104>)
 8008456:	429c      	cmp	r4, r3
 8008458:	d101      	bne.n	800845e <__srefill_r+0x36>
 800845a:	68ac      	ldr	r4, [r5, #8]
 800845c:	e7f0      	b.n	8008440 <__srefill_r+0x18>
 800845e:	4b34      	ldr	r3, [pc, #208]	; (8008530 <__srefill_r+0x108>)
 8008460:	429c      	cmp	r4, r3
 8008462:	bf08      	it	eq
 8008464:	68ec      	ldreq	r4, [r5, #12]
 8008466:	e7eb      	b.n	8008440 <__srefill_r+0x18>
 8008468:	0758      	lsls	r0, r3, #29
 800846a:	d448      	bmi.n	80084fe <__srefill_r+0xd6>
 800846c:	06d9      	lsls	r1, r3, #27
 800846e:	d405      	bmi.n	800847c <__srefill_r+0x54>
 8008470:	2309      	movs	r3, #9
 8008472:	602b      	str	r3, [r5, #0]
 8008474:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008478:	81a3      	strh	r3, [r4, #12]
 800847a:	e7e8      	b.n	800844e <__srefill_r+0x26>
 800847c:	071a      	lsls	r2, r3, #28
 800847e:	d50b      	bpl.n	8008498 <__srefill_r+0x70>
 8008480:	4621      	mov	r1, r4
 8008482:	4628      	mov	r0, r5
 8008484:	f7ff fe7c 	bl	8008180 <_fflush_r>
 8008488:	2800      	cmp	r0, #0
 800848a:	d1e0      	bne.n	800844e <__srefill_r+0x26>
 800848c:	89a3      	ldrh	r3, [r4, #12]
 800848e:	60a0      	str	r0, [r4, #8]
 8008490:	f023 0308 	bic.w	r3, r3, #8
 8008494:	81a3      	strh	r3, [r4, #12]
 8008496:	61a0      	str	r0, [r4, #24]
 8008498:	89a3      	ldrh	r3, [r4, #12]
 800849a:	f043 0304 	orr.w	r3, r3, #4
 800849e:	81a3      	strh	r3, [r4, #12]
 80084a0:	6923      	ldr	r3, [r4, #16]
 80084a2:	b91b      	cbnz	r3, 80084ac <__srefill_r+0x84>
 80084a4:	4621      	mov	r1, r4
 80084a6:	4628      	mov	r0, r5
 80084a8:	f7ff ff02 	bl	80082b0 <__smakebuf_r>
 80084ac:	89a6      	ldrh	r6, [r4, #12]
 80084ae:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 80084b2:	07b3      	lsls	r3, r6, #30
 80084b4:	d00f      	beq.n	80084d6 <__srefill_r+0xae>
 80084b6:	2301      	movs	r3, #1
 80084b8:	81a3      	strh	r3, [r4, #12]
 80084ba:	4b1e      	ldr	r3, [pc, #120]	; (8008534 <__srefill_r+0x10c>)
 80084bc:	491e      	ldr	r1, [pc, #120]	; (8008538 <__srefill_r+0x110>)
 80084be:	6818      	ldr	r0, [r3, #0]
 80084c0:	f006 0609 	and.w	r6, r6, #9
 80084c4:	f7fe ff06 	bl	80072d4 <_fwalk>
 80084c8:	2e09      	cmp	r6, #9
 80084ca:	81a7      	strh	r7, [r4, #12]
 80084cc:	d103      	bne.n	80084d6 <__srefill_r+0xae>
 80084ce:	4621      	mov	r1, r4
 80084d0:	4628      	mov	r0, r5
 80084d2:	f7ff fdcf 	bl	8008074 <__sflush_r>
 80084d6:	6922      	ldr	r2, [r4, #16]
 80084d8:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80084da:	6963      	ldr	r3, [r4, #20]
 80084dc:	6a21      	ldr	r1, [r4, #32]
 80084de:	6022      	str	r2, [r4, #0]
 80084e0:	4628      	mov	r0, r5
 80084e2:	47b0      	blx	r6
 80084e4:	2800      	cmp	r0, #0
 80084e6:	6060      	str	r0, [r4, #4]
 80084e8:	dc1c      	bgt.n	8008524 <__srefill_r+0xfc>
 80084ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084ee:	bf17      	itett	ne
 80084f0:	2200      	movne	r2, #0
 80084f2:	f043 0320 	orreq.w	r3, r3, #32
 80084f6:	6062      	strne	r2, [r4, #4]
 80084f8:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 80084fc:	e7bc      	b.n	8008478 <__srefill_r+0x50>
 80084fe:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008500:	2900      	cmp	r1, #0
 8008502:	d0cd      	beq.n	80084a0 <__srefill_r+0x78>
 8008504:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008508:	4299      	cmp	r1, r3
 800850a:	d002      	beq.n	8008512 <__srefill_r+0xea>
 800850c:	4628      	mov	r0, r5
 800850e:	f7ff ff23 	bl	8008358 <_free_r>
 8008512:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008514:	6063      	str	r3, [r4, #4]
 8008516:	2000      	movs	r0, #0
 8008518:	6360      	str	r0, [r4, #52]	; 0x34
 800851a:	2b00      	cmp	r3, #0
 800851c:	d0c0      	beq.n	80084a0 <__srefill_r+0x78>
 800851e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008520:	6023      	str	r3, [r4, #0]
 8008522:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008524:	2000      	movs	r0, #0
 8008526:	e7fc      	b.n	8008522 <__srefill_r+0xfa>
 8008528:	08008fa4 	.word	0x08008fa4
 800852c:	08008fc4 	.word	0x08008fc4
 8008530:	08008f84 	.word	0x08008f84
 8008534:	08008fe4 	.word	0x08008fe4
 8008538:	08008415 	.word	0x08008415

0800853c <_raise_r>:
 800853c:	291f      	cmp	r1, #31
 800853e:	b538      	push	{r3, r4, r5, lr}
 8008540:	4604      	mov	r4, r0
 8008542:	460d      	mov	r5, r1
 8008544:	d904      	bls.n	8008550 <_raise_r+0x14>
 8008546:	2316      	movs	r3, #22
 8008548:	6003      	str	r3, [r0, #0]
 800854a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800854e:	bd38      	pop	{r3, r4, r5, pc}
 8008550:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008552:	b112      	cbz	r2, 800855a <_raise_r+0x1e>
 8008554:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008558:	b94b      	cbnz	r3, 800856e <_raise_r+0x32>
 800855a:	4620      	mov	r0, r4
 800855c:	f000 f830 	bl	80085c0 <_getpid_r>
 8008560:	462a      	mov	r2, r5
 8008562:	4601      	mov	r1, r0
 8008564:	4620      	mov	r0, r4
 8008566:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800856a:	f000 b817 	b.w	800859c <_kill_r>
 800856e:	2b01      	cmp	r3, #1
 8008570:	d00a      	beq.n	8008588 <_raise_r+0x4c>
 8008572:	1c59      	adds	r1, r3, #1
 8008574:	d103      	bne.n	800857e <_raise_r+0x42>
 8008576:	2316      	movs	r3, #22
 8008578:	6003      	str	r3, [r0, #0]
 800857a:	2001      	movs	r0, #1
 800857c:	e7e7      	b.n	800854e <_raise_r+0x12>
 800857e:	2400      	movs	r4, #0
 8008580:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008584:	4628      	mov	r0, r5
 8008586:	4798      	blx	r3
 8008588:	2000      	movs	r0, #0
 800858a:	e7e0      	b.n	800854e <_raise_r+0x12>

0800858c <raise>:
 800858c:	4b02      	ldr	r3, [pc, #8]	; (8008598 <raise+0xc>)
 800858e:	4601      	mov	r1, r0
 8008590:	6818      	ldr	r0, [r3, #0]
 8008592:	f7ff bfd3 	b.w	800853c <_raise_r>
 8008596:	bf00      	nop
 8008598:	20000008 	.word	0x20000008

0800859c <_kill_r>:
 800859c:	b538      	push	{r3, r4, r5, lr}
 800859e:	4d07      	ldr	r5, [pc, #28]	; (80085bc <_kill_r+0x20>)
 80085a0:	2300      	movs	r3, #0
 80085a2:	4604      	mov	r4, r0
 80085a4:	4608      	mov	r0, r1
 80085a6:	4611      	mov	r1, r2
 80085a8:	602b      	str	r3, [r5, #0]
 80085aa:	f000 f855 	bl	8008658 <_kill>
 80085ae:	1c43      	adds	r3, r0, #1
 80085b0:	d102      	bne.n	80085b8 <_kill_r+0x1c>
 80085b2:	682b      	ldr	r3, [r5, #0]
 80085b4:	b103      	cbz	r3, 80085b8 <_kill_r+0x1c>
 80085b6:	6023      	str	r3, [r4, #0]
 80085b8:	bd38      	pop	{r3, r4, r5, pc}
 80085ba:	bf00      	nop
 80085bc:	20011008 	.word	0x20011008

080085c0 <_getpid_r>:
 80085c0:	f000 b832 	b.w	8008628 <_getpid>

080085c4 <_fstat_r>:
 80085c4:	b538      	push	{r3, r4, r5, lr}
 80085c6:	4d07      	ldr	r5, [pc, #28]	; (80085e4 <_fstat_r+0x20>)
 80085c8:	2300      	movs	r3, #0
 80085ca:	4604      	mov	r4, r0
 80085cc:	4608      	mov	r0, r1
 80085ce:	4611      	mov	r1, r2
 80085d0:	602b      	str	r3, [r5, #0]
 80085d2:	f000 f821 	bl	8008618 <_fstat>
 80085d6:	1c43      	adds	r3, r0, #1
 80085d8:	d102      	bne.n	80085e0 <_fstat_r+0x1c>
 80085da:	682b      	ldr	r3, [r5, #0]
 80085dc:	b103      	cbz	r3, 80085e0 <_fstat_r+0x1c>
 80085de:	6023      	str	r3, [r4, #0]
 80085e0:	bd38      	pop	{r3, r4, r5, pc}
 80085e2:	bf00      	nop
 80085e4:	20011008 	.word	0x20011008

080085e8 <_isatty_r>:
 80085e8:	b538      	push	{r3, r4, r5, lr}
 80085ea:	4d06      	ldr	r5, [pc, #24]	; (8008604 <_isatty_r+0x1c>)
 80085ec:	2300      	movs	r3, #0
 80085ee:	4604      	mov	r4, r0
 80085f0:	4608      	mov	r0, r1
 80085f2:	602b      	str	r3, [r5, #0]
 80085f4:	f000 f828 	bl	8008648 <_isatty>
 80085f8:	1c43      	adds	r3, r0, #1
 80085fa:	d102      	bne.n	8008602 <_isatty_r+0x1a>
 80085fc:	682b      	ldr	r3, [r5, #0]
 80085fe:	b103      	cbz	r3, 8008602 <_isatty_r+0x1a>
 8008600:	6023      	str	r3, [r4, #0]
 8008602:	bd38      	pop	{r3, r4, r5, pc}
 8008604:	20011008 	.word	0x20011008

08008608 <_close>:
 8008608:	4b02      	ldr	r3, [pc, #8]	; (8008614 <_close+0xc>)
 800860a:	2258      	movs	r2, #88	; 0x58
 800860c:	601a      	str	r2, [r3, #0]
 800860e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008612:	4770      	bx	lr
 8008614:	20011008 	.word	0x20011008

08008618 <_fstat>:
 8008618:	4b02      	ldr	r3, [pc, #8]	; (8008624 <_fstat+0xc>)
 800861a:	2258      	movs	r2, #88	; 0x58
 800861c:	601a      	str	r2, [r3, #0]
 800861e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008622:	4770      	bx	lr
 8008624:	20011008 	.word	0x20011008

08008628 <_getpid>:
 8008628:	4b02      	ldr	r3, [pc, #8]	; (8008634 <_getpid+0xc>)
 800862a:	2258      	movs	r2, #88	; 0x58
 800862c:	601a      	str	r2, [r3, #0]
 800862e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008632:	4770      	bx	lr
 8008634:	20011008 	.word	0x20011008

08008638 <_gettimeofday>:
 8008638:	4b02      	ldr	r3, [pc, #8]	; (8008644 <_gettimeofday+0xc>)
 800863a:	2258      	movs	r2, #88	; 0x58
 800863c:	601a      	str	r2, [r3, #0]
 800863e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008642:	4770      	bx	lr
 8008644:	20011008 	.word	0x20011008

08008648 <_isatty>:
 8008648:	4b02      	ldr	r3, [pc, #8]	; (8008654 <_isatty+0xc>)
 800864a:	2258      	movs	r2, #88	; 0x58
 800864c:	601a      	str	r2, [r3, #0]
 800864e:	2000      	movs	r0, #0
 8008650:	4770      	bx	lr
 8008652:	bf00      	nop
 8008654:	20011008 	.word	0x20011008

08008658 <_kill>:
 8008658:	4b02      	ldr	r3, [pc, #8]	; (8008664 <_kill+0xc>)
 800865a:	2258      	movs	r2, #88	; 0x58
 800865c:	601a      	str	r2, [r3, #0]
 800865e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008662:	4770      	bx	lr
 8008664:	20011008 	.word	0x20011008

08008668 <_lseek>:
 8008668:	4b02      	ldr	r3, [pc, #8]	; (8008674 <_lseek+0xc>)
 800866a:	2258      	movs	r2, #88	; 0x58
 800866c:	601a      	str	r2, [r3, #0]
 800866e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008672:	4770      	bx	lr
 8008674:	20011008 	.word	0x20011008

08008678 <_sbrk>:
 8008678:	4a04      	ldr	r2, [pc, #16]	; (800868c <_sbrk+0x14>)
 800867a:	4905      	ldr	r1, [pc, #20]	; (8008690 <_sbrk+0x18>)
 800867c:	6813      	ldr	r3, [r2, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	bf08      	it	eq
 8008682:	460b      	moveq	r3, r1
 8008684:	4418      	add	r0, r3
 8008686:	6010      	str	r0, [r2, #0]
 8008688:	4618      	mov	r0, r3
 800868a:	4770      	bx	lr
 800868c:	2001100c 	.word	0x2001100c
 8008690:	20011010 	.word	0x20011010

08008694 <_exit>:
 8008694:	e7fe      	b.n	8008694 <_exit>
 8008696:	bf00      	nop
 8008698:	00000020 	.word	0x00000020
	...
 80086a4:	00000002 	.word	0x00000002
	...
 80086b0:	00000020 	.word	0x00000020
 80086b4:	00000064 	.word	0x00000064
 80086b8:	00000020 	.word	0x00000020
 80086bc:	00000020 	.word	0x00000020
 80086c0:	00000020 	.word	0x00000020
 80086c4:	00000000 	.word	0x00000000
 80086c8:	00000200 	.word	0x00000200
 80086cc:	00000000 	.word	0x00000000
 80086d0:	74617453 	.word	0x74617453
 80086d4:	00203a65 	.word	0x00203a65
 80086d8:	454c4449 	.word	0x454c4449
 80086dc:	00000000 	.word	0x00000000
 80086e0:	4f434552 	.word	0x4f434552
 80086e4:	00004452 	.word	0x00004452
 80086e8:	59414c50 	.word	0x59414c50
 80086ec:	00000000 	.word	0x00000000
 80086f0:	504f5453 	.word	0x504f5453
 80086f4:	00000000 	.word	0x00000000
 80086f8:	45564153 	.word	0x45564153
 80086fc:	00000000 	.word	0x00000000
 8008700:	53415245 	.word	0x53415245
 8008704:	00000045 	.word	0x00000045
 8008708:	49474542 	.word	0x49474542
 800870c:	52575f4e 	.word	0x52575f4e
 8008710:	00455449 	.word	0x00455449
 8008714:	54495257 	.word	0x54495257
 8008718:	00000045 	.word	0x00000045
 800871c:	4d4d4f43 	.word	0x4d4d4f43
 8008720:	00005449 	.word	0x00005449
 8008724:	4e415453 	.word	0x4e415453
 8008728:	00594244 	.word	0x00594244
 800872c:	656c6449 	.word	0x656c6449
 8008730:	6d697420 	.word	0x6d697420
 8008734:	74756f65 	.word	0x74756f65
 8008738:	70786520 	.word	0x70786520
 800873c:	64657269 	.word	0x64657269
 8008740:	00000000 	.word	0x00000000
 8008744:	74736574 	.word	0x74736574
 8008748:	00000000 	.word	0x00000000
 800874c:	6b6361ff 	.word	0x6b6361ff
 8008750:	00000000 	.word	0x00000000
 8008754:	0a7325ff 	.word	0x0a7325ff
 8008758:	00000000 	.word	0x00000000
 800875c:	73617245 	.word	0x73617245
 8008760:	20676e69 	.word	0x20676e69
 8008764:	65766173 	.word	0x65766173
 8008768:	74616420 	.word	0x74616420
 800876c:	2e2e2e61 	.word	0x2e2e2e61
 8008770:	00000020 	.word	0x00000020
 8008774:	656e6f64 	.word	0x656e6f64
 8008778:	00000000 	.word	0x00000000

0800877c <recorder::SynthEngine::kDiatonicRatios>:
 800877c:	3f800000 3f8facc5 3fa1450f 3faadc0a     ...?...?.E.?...?
 800878c:	3fbfc89f 3fd744e5 3ff1a1cb 40000000     ...?.D.?...?...@

0800879c <recorder::FormantFilter::vowelData>:
 800879c:	43870000 450f2000 453c2000 41200000     ...C. .E. <E.. A
 80087ac:	41100000 41100000 43c30000 44f8c000     ...A...A...C...D
 80087bc:	451f6000 41400000 41300000 41200000     .`.E..@A..0A.. A
 80087cc:	44048000 44e60000 451b0000 41300000     ...D...D...E..0A
 80087dc:	41300000 41200000 44250000 44d70000     ..0A.. A..%D...D
 80087ec:	4516a000 41300000 41300000 41200000     ...E..0A..0A.. A
 80087fc:	44368000 44884000 45188000 41200000     ..6D.@.D...E.. A
 800880c:	41000000 41100000 440e8000 44520000     ...A...A...D..RD
 800881c:	4516a000 41300000 41200000 41200000     ...E..0A.. A.. A
 800882c:	43fa0000 442f0000 45192000 41300000     ...C../D. .E..0A
 800883c:	41200000 41200000 43dc0000 447f0000     .. A.. A...C...D
 800884c:	450c0000 41400000 41200000 41200000     ...E..@A.. A.. A
 800885c:	43960000 44598000 450c0000 41200000     ...C..YD...E.. A
 800886c:	41100000 41100000 43fa0000 44bb8000     ...A...A...C...D
 800887c:	45160000 41400000 41300000 41200000     ...E..@A..0A.. A

0800888c <recorder::Adc::PotFilter::kPotCorrection>:
 800888c:	00000000 3c805439 3d00a626 3d41709b     ....9T.<&..=.pA=
 800889c:	3d8142f1 3da1f120 3dc2c0f0 3de3b06c     .B.= ..=...=l..=
 80088ac:	3e025ec9 3e12f32c 3e239452 3e34412e     .^.>,..>R.#>.A4>
 80088bc:	3e44f8aa 3e55b9af 3e668323 3e7753e8     ..D>..U>#.f>.Sw>
 80088cc:	3e84156f 3e8c8371 3e94f36b 3e9d64c9     o..>q..>k..>.d.>
 80088dc:	3ea5d6fa 3eae496d 3eb6bb8f 3ebf2cd1     ...>mI.>...>.,.>
 80088ec:	3ec79ca3 3ed00a76 3ed875bd 3ee0dded     ...>v..>.u.>...>
 80088fc:	3ee9427b 3ef1a2e0 3ef9fe97 3f012a8f     {B.>...>...>.*.?
 800890c:	3f0552f9 3f09784b 3f0d9a49 3f11b8b5     .R.?Kx.?I..?...?
 800891c:	3f15d358 3f19e9f6 3f1dfc5b 3f220a51     X..?...?[..?Q."?
 800892c:	3f2613a4 3f2a1825 3f2e17a2 3f3211ef     ..&?%.*?...?..2?
 800893c:	3f3606e0 3f39f64c 3f3de00a 3f41c3f6     ..6?L.9?..=?..A?
 800894c:	3f45a1ea 3f4979c6 3f4d4b69 3f5116b5     ..E?.yI?iKM?..Q?
 800895c:	3f54db8e 3f5899da 3f5c5180 3f600268     ..T?..X?.Q\?h.`?
 800896c:	3f63ac7f 3f674fb1 3f6aebed 3f6e8121     ..c?.Og?..j?!.n?
 800897c:	3f720f41 3f75963e 3f79160e 3f7c8ea7     A.r?>.u?..y?..|?
 800898c:	3f800000                                ...?

08008990 <recorder::kADCRegRank>:
 8008990:	00000006 0000000c 00000012 00000018     ................
 80089a0:	00000100 00000106 0000010c 00000112     ................
 80089b0:	00000118 00000200 00000206 0000020c     ................
 80089c0:	00000212 00000218 00000300 00000306     ................

080089d0 <recorder::kPotChannels>:
 80089d0:	0c900008 2a000400 1d500080 10c00010     .......*..P.....
 80089e0:	32601000 36902000 4b840000 47520000     ..`2. .6...K..RG
 80089f0:	6e717269 203d3e20 4d6e6f4e 616b7361     irqn >= NonMaska
 8008a00:	49656c62 495f746e 006e5152 64696f76     bleInt_IRQn.void
 8008a10:	63657220 6564726f 693a3a72 3a3a7172      recorder::irq::
 8008a20:	69676552 72657473 646e6148 2872656c     RegisterHandler(
 8008a30:	6e515249 7079545f 72202c65 726f6365     IRQn_Type, recor
 8008a40:	3a726564 7172693a 65563a3a 726f7463     der::irq::Vector
 8008a50:	00000029 76697264 2f737265 2e717269     )...drivers/irq.
 8008a60:	00707063 65637865 6f697470 756e5f6e     cpp.exception_nu
 8008a70:	203c206d 6d754e6b 74636556 0073726f     m < kNumVectors.
 8008a80:	6e717269 203d3e20 00000030 64696f76     irqn >= 0...void
 8008a90:	63657220 6564726f 693a3a72 3a3a7172      recorder::irq::
 8008aa0:	62616e45 4928656c 5f6e5152 65707954     Enable(IRQn_Type
 8008ab0:	00000029 65736552 6f732074 65637275     )...Reset source
 8008ac0:	73617720 00000020 00524f50 5453524e      was ...POR.NRST
 8008ad0:	00000000 00524f42 00544653 00555043     ....BOR.SFT.CPU.
 8008ae0:	47445757 00000031 47445749 00000031     WWDG1...IWDG1...
 8008af0:	454b4157 00000000 5257504c 00000000     WAKE....LPWR....
 8008b00:	6e6b6e75 3a6e776f 25783020 586c3830     unknown: 0x%08lX
 8008b10:	0000000a 656b6157 65207075 746e6576     ....Wakeup event
 8008b20:	73617720 63657220 2064726f 74747562      was record butt
 8008b30:	00006e6f 656b6157 65207075 746e6576     on..Wakeup event
 8008b40:	73617720 616c7020 75622079 6e6f7474      was play button
 8008b50:	00000000                                ....

08008b54 <D1CorePrescTable>:
 8008b54:	00000000 04030201 04030201 09080706     ................

08008b64 <LL_DMA_STR_OFFSET_TAB>:
 8008b64:	58402810 b8a08870                       .(@Xp...

08008b6c <LL_RCC_PrescTable>:
 8008b6c:	00000000 04030201 04030201 09080706     ................

08008b7c <USART_PRESCALER_TAB>:
 8008b7c:	00020001 00060004 000a0008 0010000c     ................
 8008b8c:	00400020 01000080 00000000               .@.........

08008b98 <__exp2f_data>:
 8008b98:	00000000 3ff00000 d3158574 3fefd9b0     .......?t......?
 8008ba8:	6cf9890f 3fefb558 d0125b51 3fef9301     ...lX..?Q[.....?
 8008bb8:	3c7d517b 3fef72b8 3168b9aa 3fef5487     {Q}<.r.?..h1.T.?
 8008bc8:	6e756238 3fef387a f51fdee1 3fef1e9d     8bunz8.?.......?
 8008bd8:	0a31b715 3fef06fe 373aa9cb 3feef1a7     ..1....?..:7...?
 8008be8:	4c123422 3feedea6 6061892d 3feece08     "4.L...?-.a`...?
 8008bf8:	d5362a27 3feebfda 569d4f82 3feeb42b     '*6....?.O.V+..?
 8008c08:	dd485429 3feeab07 b03a5585 3feea47e     )TH....?.U:.~..?
 8008c18:	667f3bcd 3feea09e e8ec5f74 3fee9f75     .;.f...?t_..u..?
 8008c28:	73eb0187 3feea114 994cce13 3feea589     ...s...?..L....?
 8008c38:	422aa0db 3feeace5 b0cdc5e5 3feeb737     ..*B...?....7..?
 8008c48:	82a3f090 3feec491 b23e255d 3feed503     .......?]%>....?
 8008c58:	995ad3ad 3feee89f f2fb5e47 3feeff76     ..Z....?G^..v..?
 8008c68:	dd85529c 3fef199b dcef9069 3fef3720     .R.....?i... 7.?
 8008c78:	dcfba487 3fef5818 337b9b5f 3fef7c97     .....X.?_.{3.|.?
 8008c88:	a2a490da 3fefa4af 5b6e4540 3fefd076     .......?@En[v..?
 8008c98:	00000000 42e80000 4b912394 3fac6af8     .......B.#.K.j.?
 8008ca8:	50fac4f3 3fcebfce ff0c52d6 3fe62e42     ...P...?.R..B..?
 8008cb8:	00000000 43380000 652b82fe 40471547     ......8C..+eG.G@
 8008cc8:	4b912394 3ebc6af8 50fac4f3 3f2ebfce     .#.K.j.>...P...?
 8008cd8:	ff0c52d6 3f962e42                       .R..B..?

08008ce0 <__inv_pio4>:
 8008ce0:	000000a2 0000a2f9 00a2f983 a2f9836e     ............n...
 8008cf0:	f9836e4e 836e4e44 6e4e4415 4e441529     Nn..DNn..DNn).DN
 8008d00:	441529fc 1529fc27 29fc2757 fc2757d1     .).D'.).W'.).W'.
 8008d10:	2757d1f5 57d1f534 d1f534dd f534ddc0     ..W'4..W.4....4.
 8008d20:	34ddc0db ddc0db62 c0db6295 db629599     ...4b....b....b.
 8008d30:	6295993c 95993c43 993c4390 3c439041     <..bC<...C<.A.C<

08008d40 <__sincosf_table>:
 8008d40:	00000000 3ff00000 00000000 bff00000     .......?........
 8008d50:	00000000 bff00000 00000000 3ff00000     ...............?
 8008d60:	6dc9c883 41645f30 54442d18 3ff921fb     ...m0_dA.-DT.!.?
 8008d70:	00000000 3ff00000 fd0c621c bfdfffff     .......?.b......
 8008d80:	e1068f19 3fa55553 e89a359d bf56c087     ....SU.?.5....V.
 8008d90:	027bf8c3 3ef99343 5995a603 bfc55554     ..{.C..>...YTU..
 8008da0:	05230bc4 3f811076 3774cf24 bf2994eb     ..#.v..?$.t7..).
 8008db0:	00000000 3ff00000 00000000 bff00000     .......?........
 8008dc0:	00000000 bff00000 00000000 3ff00000     ...............?
 8008dd0:	6dc9c883 41645f30 54442d18 3ff921fb     ...m0_dA.-DT.!.?
 8008de0:	00000000 bff00000 fd0c621c 3fdfffff     .........b.....?
 8008df0:	e1068f19 bfa55553 e89a359d 3f56c087     ....SU...5....V?
 8008e00:	027bf8c3 bef99343 5995a603 bfc55554     ..{.C......YTU..
 8008e10:	05230bc4 3f811076 3774cf24 bf2994eb     ..#.v..?$.t7..).

08008e20 <Zero>:
 8008e20:	00000000 80000000                       ........

08008e28 <__logf_data>:
 8008e28:	79f8f3be 3ff661ec 808caade bfd57bf7     ...y.a.?.....{..
 8008e38:	4aaf883d 3ff571ed a7c06ddb bfd2bef0     =..J.q.?.m......
 8008e48:	f0f010b0 3ff49539 7f513a67 bfd01eae     ....9..?g:Q.....
 8008e58:	b0b80385 3ff3c995 a68224e9 bfcb31d8     .......?.$...1..
 8008e68:	0c8864a5 3ff30d19 0ac07758 bfc6574f     .d.....?Xw..OW..
 8008e78:	7b0b8ea0 3ff25e22 c79c8100 bfc1aa2b     ...{"^.?....+...
 8008e88:	4a1a343f 3ff1bb4a ce8c0e5e bfba4e76     ?4.JJ..?^...vN..
 8008e98:	f08ae5ba 3ff12358 5a611ccc bfb1973c     ....X#.?..aZ<...
 8008ea8:	419900a7 3ff0953f 38e10c1e bfa252f4     ...A?..?...8.R..
 8008eb8:	00000000 3ff00000 00000000 00000000     .......?........
 8008ec8:	fd9a47ac 3fee608c 5df25984 3faaa5aa     .G...`.?.Y.]...?
 8008ed8:	1f026aa0 3feca4b3 aa362eb4 3fbc5e53     .j.....?..6.S^.?
 8008ee8:	576afce6 3feb2036 7720db08 3fc526e5     ..jW6 .?.. w.&.?
 8008ef8:	63a1aa2d 3fe9c2d1 0d224770 3fcbc286     -..c...?pG"....?
 8008f08:	037841ed 3fe886e6 c8a07ee1 3fd1058b     .Ax....?.~.....?
 8008f18:	f5534862 3fe767dc 57b6ee09 3fd40430     bHS..g.?...W0..?
 8008f28:	fefa39ef 3fe62e42 48b88334 bfd00ea3     .9..B..?4..H....
 8008f38:	0be00b6a 3fd5575b f20a4123 bfdffffe     j...[W.?#A......
 8008f48:	7566202c 6974636e 203a6e6f 73736100     , function: .ass
 8008f58:	69747265 22206e6f 20227325 6c696166     ertion "%s" fail
 8008f68:	203a6465 656c6966 73252220 6c202c22     ed: file "%s", l
 8008f78:	20656e69 73256425 000a7325              ine %d%s%s..

08008f84 <__sf_fake_stderr>:
	...

08008fa4 <__sf_fake_stdin>:
	...

08008fc4 <__sf_fake_stdout>:
	...

08008fe4 <_global_impure_ptr>:
 8008fe4:	2000000c 2b302d23 6c680020 6665004c     ... #-0+ .hlL.ef
 8008ff4:	47464567 32313000 36353433 41393837     gEFG.0123456789A
 8009004:	45444342 31300046 35343332 39383736     BCDEF.0123456789
 8009014:	64636261 52006665 544e4545 6c616d20     abcdef.REENT mal
 8009024:	20636f6c 63637573 65646565 742f0064     loc succeeded./t
 8009034:	6a2f706d 696b6e65 472d736e 312d4343     mp/jenkins-GCC-1
 8009044:	69702d30 696c6570 332d656e 325f3833     0-pipeline-338_2
 8009054:	31313230 5f383130 34333631 31363135     0211018_16345161
 8009064:	732f3539 6e2f6372 696c7765 656e2f62     95/src/newlib/ne
 8009074:	62696c77 62696c2f 74732f63 62696c64     wlib/libc/stdlib
 8009084:	6e61722f 00632e64                       /rand.c.

0800908c <_init>:
 800908c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800908e:	bf00      	nop
 8009090:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009092:	bc08      	pop	{r3}
 8009094:	469e      	mov	lr, r3
 8009096:	4770      	bx	lr

08009098 <_fini>:
 8009098:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800909a:	bf00      	nop
 800909c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800909e:	bc08      	pop	{r3}
 80090a0:	469e      	mov	lr, r3
 80090a2:	4770      	bx	lr
