git clone --depth 1 --no-tags https://github.com/Netnod/md5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346058415
git clone --depth 1 --no-tags https://github.com/Staok/HDL-FPGA-study-and-norms.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347316771
git clone --depth 1 --no-tags https://github.com/xiesicong/pcie_x2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347889048
git clone --depth 1 --no-tags https://github.com/adithyasunil26/Carry-Lookahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350275455
git clone --depth 1 --no-tags https://github.com/Oscarkai9139/AIC2021-TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350597885
git clone --depth 1 --no-tags https://github.com/kingyoPiyo/Tang-Nano_100BASE-FX_ping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341463018
git clone --depth 1 --no-tags https://github.com/Ankit-kumar65/Elevator-Control-System-using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351214230
git clone --depth 1 --no-tags https://github.com/vsdip/avsdbgp_3v3_sky130_v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349901975
git clone --depth 1 --no-tags https://github.com/mcjtag/axis_usbd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348762564
git clone --depth 1 --no-tags https://github.com/surangamh/synchronous-fifo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347318459
git clone --depth 1 --no-tags https://github.com/PrincetonUniversity/ILA_Rocket.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348102846
git clone --depth 1 --no-tags https://github.com/edw4rdyao/sdcard_digital_recognition.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343469163
git clone --depth 1 --no-tags https://github.com/lawrie/ulx3s_amstrad_cpc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343080981
git clone --depth 1 --no-tags https://github.com/thomson008/microprocessor-rc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352670680
git clone --depth 1 --no-tags https://github.com/teamwong111/System-Experiment-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344127915
git clone --depth 1 --no-tags https://github.com/sharc-lab/MeLoPPR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352375942
git clone --depth 1 --no-tags https://github.com/Hollbrok/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342040770
git clone --depth 1 --no-tags https://github.com/EECS150/project_skeleton_sp21.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343639099
git clone --depth 1 --no-tags https://github.com/salsina/Computer-Aided-Design-CA2-Phase2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351484260
git clone --depth 1 --no-tags https://github.com/Sea-n/NCTU-109A-DLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352566753
git clone --depth 1 --no-tags https://github.com/jibanhuanan/ISA-to-ExoKernel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347631737
git clone --depth 1 --no-tags https://github.com/xiesicong/fpga_gtx_ibert.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347887638
git clone --depth 1 --no-tags https://github.com/cynthi8/GNNUnlock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349849666
git clone --depth 1 --no-tags https://github.com/ForeverTime20/Computer_Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348233276
git clone --depth 1 --no-tags https://github.com/thegamingbot/VLIW-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348939125
git clone --depth 1 --no-tags https://github.com/CharlieQYQ/BUPT-DigitalCircuitExperiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346622183
git clone --depth 1 --no-tags https://github.com/OmriRaz/Kiwi-Project-Samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341967655
git clone --depth 1 --no-tags https://github.com/electronicayciencia/fpga-learn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345086658
git clone --depth 1 --no-tags https://github.com/deokhk/CSED311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344702081
git clone --depth 1 --no-tags https://github.com/fhrgithub/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351312653
git clone --depth 1 --no-tags https://github.com/lanxiang1234/single_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345963466
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-SpaceRace_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343112007
git clone --depth 1 --no-tags https://github.com/BrainHunter/EBAZ4205_base_wo_crystal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343115679
git clone --depth 1 --no-tags https://github.com/mohammadrezaabdi/AZ_DSD_SOURCE_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346342006
git clone --depth 1 --no-tags https://github.com/khyamling/Vexriscv_Stratix10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342549030
git clone --depth 1 --no-tags https://github.com/bingsen0806/EE2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348816923
git clone --depth 1 --no-tags https://github.com/SalHe/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346903690
git clone --depth 1 --no-tags https://github.com/KUL-CA-Exercise/CA_Exercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346743495
git clone --depth 1 --no-tags https://github.com/dieruiqu/Tanh-x-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348810045
git clone --depth 1 --no-tags https://github.com/fluctlight001/March_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348208449
git clone --depth 1 --no-tags https://github.com/Aesopd/NJU2020-Digital-circuit-and-digital-system-experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349925685
git clone --depth 1 --no-tags https://github.com/TaoTao-real/video_dither.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345283162
git clone --depth 1 --no-tags https://github.com/quintonarnaud/5_stage_pipeline_CPU_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346197783
git clone --depth 1 --no-tags https://github.com/asurkis/circuits-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344095201
git clone --depth 1 --no-tags https://github.com/Bharath-S-N/Implementation-of-GPGPU-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346080544
git clone --depth 1 --no-tags https://github.com/shalan/SoCBUS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348776843
git clone --depth 1 --no-tags https://github.com/Netnod/rosc_entropy.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346058844
git clone --depth 1 --no-tags https://github.com/Reconfigurable-Computing-CalPoly-Pomona/RSA-on-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352264250
git clone --depth 1 --no-tags https://github.com/daniel-saeedi/LogicCircuitDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342000667
git clone --depth 1 --no-tags https://github.com/AmnesiacGarden/Digital-Signal-Processing-WithFie.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343260850
git clone --depth 1 --no-tags https://github.com/Alan-Tony/RISC-V-Datapath-and-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346944202
git clone --depth 1 --no-tags https://github.com/dyumnin/NCGPythonCocotb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347609725
git clone --depth 1 --no-tags https://github.com/Hannah246/ELEC374.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343465801
git clone --depth 1 --no-tags https://github.com/Netnod/cmac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346057847
git clone --depth 1 --no-tags https://github.com/teekamkhandelwal/24-12_DIGITAL_CLOCK_DESIGN_USING_VERILOG.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345306221
git clone --depth 1 --no-tags https://github.com/GradCristi/Verilog-Decryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351768636
git clone --depth 1 --no-tags https://github.com/TheRainstorm/EggMIPS-SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347006571
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Arcade-VBall_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348317442
git clone --depth 1 --no-tags https://github.com/konda-jayant-reddy/Y86-ISA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348381982
git clone --depth 1 --no-tags https://github.com/MiyuruThathsara/lineBuffer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346677495
git clone --depth 1 --no-tags https://github.com/thegabriele97/TCL-Learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352062477
git clone --depth 1 --no-tags https://github.com/Netnod/keymem.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346062106
git clone --depth 1 --no-tags https://github.com/teamwong111/System-Structure-Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343795931
git clone --depth 1 --no-tags https://github.com/PaklogicTech/aes_gcm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348774964
git clone --depth 1 --no-tags https://github.com/kaizen75/motor_drive.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347869860
git clone --depth 1 --no-tags https://github.com/zwm/8051.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350575725
git clone --depth 1 --no-tags https://github.com/97anand/cdc_pulse_synchronizer_toggle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350412095
git clone --depth 1 --no-tags https://github.com/GradCristi/Verilog-Temperature.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351770641
git clone --depth 1 --no-tags https://github.com/salsina/DIgital-Logic-Design-CA6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346484412
git clone --depth 1 --no-tags https://github.com/andrewzarour/RSA-Implementation-Using-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352254029
git clone --depth 1 --no-tags https://github.com/air029/MIPS32_Instruction-set-architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350046181
git clone --depth 1 --no-tags https://github.com/ScottDuckworth/PulseController.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/350226485
git clone --depth 1 --no-tags https://github.com/Featherweight-IP/fwgpio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342662919
git clone --depth 1 --no-tags https://github.com/WeiCheng14159/icc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348191170
git clone --depth 1 --no-tags https://github.com/nihirash/Ice81.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352442382
git clone --depth 1 --no-tags https://github.com/betarixm/CSED311.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344849660
git clone --depth 1 --no-tags https://github.com/18520381/434_Project_10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344987965
git clone --depth 1 --no-tags https://github.com/magic3007/VLSI-CAD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348388994
git clone --depth 1 --no-tags https://github.com/yuya-isaka/X-FP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343977601
git clone --depth 1 --no-tags https://github.com/saiankit/Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/352023989
git clone --depth 1 --no-tags https://github.com/LudwigAJ/FPGA_Floating-Point_Artithmetic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349552219
git clone --depth 1 --no-tags https://github.com/RISCV-MYTH-WORKSHOP/riscv_myth_workshop_mar21-rahulgupta177.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/351125687
git clone --depth 1 --no-tags https://github.com/memj401/Calculadora-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/349621710
git clone --depth 1 --no-tags https://github.com/Simon-0801/SingleCycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/341573939
git clone --depth 1 --no-tags https://github.com/MentatU/UCAS-CA-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348341278
git clone --depth 1 --no-tags https://github.com/teilairwin/CMPE_297-1_CourseProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/343169963
git clone --depth 1 --no-tags https://github.com/jonidaedalus/verilog-internship.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348637570
git clone --depth 1 --no-tags https://github.com/Netnod/aes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346057398
git clone --depth 1 --no-tags https://github.com/bach19991/RISC-V32b.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/344684495
git clone --depth 1 --no-tags https://github.com/shalan/N5_SoC_Peripherals.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348732469
git clone --depth 1 --no-tags https://github.com/r-rishabh-j/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/348652260
git clone --depth 1 --no-tags https://github.com/Marzie79/DigitalLab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/347367503
git clone --depth 1 --no-tags https://github.com/CharlieQYQ/BUPT-DigitalCircuitExperiment-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/346629573
git clone --depth 1 --no-tags https://github.com/mahsaabeedi/Implementing-Adders-Fualt-Tolerance.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/345209539
git clone --depth 1 --no-tags https://github.com/Offliners/HDLBits-writeup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/342442236
