****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-slack_lesser_than 0.0000
	-max_paths 10000
	-transition_time
	-capacitance
	-crosstalk_delta
	-derate
	-sort_by slack
Design : ORCA_TOP
Version: O-2018.06
Date   : Thu Apr 10 23:20:45 2025
****************************************


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4208/A1 (AO22X2_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/ctmTdsLR_1_4208/Y (AO22X2_HVT)         0.4252   1.0000            1.0330 &   5.2735 r
  I_RISC_CORE/HFSNET_8 (net)   1   7.6643 
  I_RISC_CORE/ZBUF_28_inst_5214/A (NBUFFX4_HVT)
                                            0.3123   0.4252   1.0000   0.2744   0.2747 &   5.5482 r
  I_RISC_CORE/ZBUF_28_inst_5214/Y (NBUFFX4_HVT)      0.2896   1.0000            0.6129 &   6.1612 r
  I_RISC_CORE/ZBUF_28_50 (net)
                               2  16.1342 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[2] (SRAM2RW128x16)
                                            0.0283   0.2901   1.0000   0.0196   0.0222 &   6.1834 r
  data arrival time                                                                        6.1834

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0150     3.1715
  data required time                                                                       3.1715
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1715
  data arrival time                                                                       -6.1834
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0119


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4208/A1 (AO22X2_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/ctmTdsLR_1_4208/Y (AO22X2_HVT)         0.4252   1.0000            1.0330 &   5.2735 r
  I_RISC_CORE/HFSNET_8 (net)   1   7.6643 
  I_RISC_CORE/ZBUF_28_inst_5214/A (NBUFFX4_HVT)
                                            0.3123   0.4252   1.0000   0.2744   0.2747 &   5.5482 r
  I_RISC_CORE/ZBUF_28_inst_5214/Y (NBUFFX4_HVT)      0.2896   1.0000            0.6129 &   6.1612 r
  I_RISC_CORE/ZBUF_28_50 (net)
                               2  16.1342 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[2] (SRAM2RW128x16)
                                            0.0283   0.2897   1.0000   0.0196   0.0229 &   6.1841 r
  data arrival time                                                                        6.1841

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8331     3.2331
  clock reconvergence pessimism                                                 0.0610     3.2941
  clock uncertainty                                                            -0.1000     3.1941
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.1941 r
  library setup time                                          1.0000           -0.0101     3.1840
  data required time                                                                       3.1840
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1840
  data arrival time                                                                       -6.1841
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -3.0001


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4210/A1 (AO22X2_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/ctmTdsLR_1_4210/Y (AO22X2_HVT)         0.4240   1.0000            1.0320 &   5.2725 r
  I_RISC_CORE/HFSNET_4 (net)   1   7.5964 
  I_RISC_CORE/ZBUF_28_inst_5168/A (NBUFFX4_HVT)
                                            0.2584   0.4240   1.0000   0.2125   0.2128 &   5.4853 r
  I_RISC_CORE/ZBUF_28_inst_5168/Y (NBUFFX4_HVT)      0.2992   1.0000            0.6166 &   6.1019 r
  I_RISC_CORE/ZBUF_28_43 (net)
                               2  17.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[3] (SRAM2RW128x16)
                                            0.0325   0.2998   1.0000   0.0225   0.0257 &   6.1276 r
  data arrival time                                                                        6.1276

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0173     3.1691
  data required time                                                                       3.1691
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1691
  data arrival time                                                                       -6.1276
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9585


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4210/A1 (AO22X2_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/ctmTdsLR_1_4210/Y (AO22X2_HVT)         0.4240   1.0000            1.0320 &   5.2725 r
  I_RISC_CORE/HFSNET_4 (net)   1   7.5964 
  I_RISC_CORE/ZBUF_28_inst_5168/A (NBUFFX4_HVT)
                                            0.2584   0.4240   1.0000   0.2125   0.2128 &   5.4853 r
  I_RISC_CORE/ZBUF_28_inst_5168/Y (NBUFFX4_HVT)      0.2992   1.0000            0.6166 &   6.1019 r
  I_RISC_CORE/ZBUF_28_43 (net)
                               2  17.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[3] (SRAM2RW128x16)
                                            0.0325   0.2993   1.0000   0.0225   0.0265 &   6.1284 r
  data arrival time                                                                        6.1284

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8331     3.2331
  clock reconvergence pessimism                                                 0.0610     3.2941
  clock uncertainty                                                            -0.1000     3.1941
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.1941 r
  library setup time                                          1.0000           -0.0124     3.1817
  data required time                                                                       3.1817
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1817
  data arrival time                                                                       -6.1284
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.9467


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4209/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/ctmTdsLR_1_4209/Y (AO22X1_HVT)         0.4201   1.0000            0.9352 &   5.1758 r
  I_RISC_CORE/HFSNET_9 (net)   1   6.5443 
  I_RISC_CORE/ZBUF_28_inst_5191/A (NBUFFX4_HVT)
                                            0.1912   0.4201   1.0000   0.1454   0.1457 &   5.3215 r
  I_RISC_CORE/ZBUF_28_inst_5191/Y (NBUFFX4_HVT)      0.3098   1.0000            0.6193 &   5.9408 r
  I_RISC_CORE/ZBUF_28_48 (net)
                               2  18.2323 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[4] (SRAM2RW128x16)
                                            0.0791   0.3105   1.0000   0.0553   0.0586 &   5.9995 r
  data arrival time                                                                        5.9995

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0199     3.1666
  data required time                                                                       3.1666
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1666
  data arrival time                                                                       -5.9995
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8329


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4207/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/ctmTdsLR_1_4207/Y (AO22X1_HVT)         0.4150   1.0000            0.9321 &   5.1726 r
  I_RISC_CORE/HFSNET_7 (net)   1   6.4071 
  I_RISC_CORE/ZBUF_28_inst_5118/A (NBUFFX4_HVT)
                                            0.2404   0.4150   1.0000   0.1943   0.1946 &   5.3672 r
  I_RISC_CORE/ZBUF_28_inst_5118/Y (NBUFFX4_HVT)      0.2978   1.0000            0.6092 &   5.9764 r
  I_RISC_CORE/ZBUF_28_40 (net)
                               2  16.9729 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[5] (SRAM2RW128x16)
                                            0.0249   0.2983   1.0000   0.0172   0.0203 &   5.9967 r
  data arrival time                                                                        5.9967

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0170     3.1695
  data required time                                                                       3.1695
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1695
  data arrival time                                                                       -5.9967
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8272


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4209/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/ctmTdsLR_1_4209/Y (AO22X1_HVT)         0.4201   1.0000            0.9352 &   5.1758 r
  I_RISC_CORE/HFSNET_9 (net)   1   6.5443 
  I_RISC_CORE/ZBUF_28_inst_5191/A (NBUFFX4_HVT)
                                            0.1912   0.4201   1.0000   0.1454   0.1457 &   5.3215 r
  I_RISC_CORE/ZBUF_28_inst_5191/Y (NBUFFX4_HVT)      0.3098   1.0000            0.6193 &   5.9408 r
  I_RISC_CORE/ZBUF_28_48 (net)
                               2  18.2323 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[4] (SRAM2RW128x16)
                                            0.0791   0.3099   1.0000   0.0553   0.0593 &   6.0002 r
  data arrival time                                                                        6.0002

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8331     3.2331
  clock reconvergence pessimism                                                 0.0610     3.2941
  clock uncertainty                                                            -0.1000     3.1941
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.1941 r
  library setup time                                          1.0000           -0.0149     3.1792
  data required time                                                                       3.1792
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1792
  data arrival time                                                                       -6.0002
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8210


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4207/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/ctmTdsLR_1_4207/Y (AO22X1_HVT)         0.4150   1.0000            0.9321 &   5.1726 r
  I_RISC_CORE/HFSNET_7 (net)   1   6.4071 
  I_RISC_CORE/ZBUF_28_inst_5118/A (NBUFFX4_HVT)
                                            0.2404   0.4150   1.0000   0.1943   0.1946 &   5.3672 r
  I_RISC_CORE/ZBUF_28_inst_5118/Y (NBUFFX4_HVT)      0.2978   1.0000            0.6092 &   5.9764 r
  I_RISC_CORE/ZBUF_28_40 (net)
                               2  16.9729 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[5] (SRAM2RW128x16)
                                            0.0249   0.2979   1.0000   0.0172   0.0211 &   5.9975 r
  data arrival time                                                                        5.9975

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8331     3.2331
  clock reconvergence pessimism                                                 0.0610     3.2941
  clock uncertainty                                                            -0.1000     3.1941
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.1941 r
  library setup time                                          1.0000           -0.0120     3.1820
  data required time                                                                       3.1820
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1820
  data arrival time                                                                       -5.9975
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.8154


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/U1499/A1 (AO22X2_HVT)         0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/U1499/Y (AO22X2_HVT)                   0.4977   1.0000            1.0833 &   5.3238 r
  I_RISC_CORE/Addr_A[1] (net)
                               2  11.7365 
  I_RISC_CORE/gre_a_BUF_13_inst_7559/A (NBUFFX2_HVT)
                                            0.0000   0.4977   1.0000   0.0000   0.0009 &   5.3248 r
  I_RISC_CORE/gre_a_BUF_13_inst_7559/Y (NBUFFX2_HVT)
                                                     0.2681   1.0000            0.6363 &   5.9611 r
  I_RISC_CORE/gre_a_BUF_13_38 (net)
                               1   7.3707 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.2681   1.0000   0.0000   0.0005 &   5.9616 r
  data arrival time                                                                        5.9616

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8331     3.2331
  clock reconvergence pessimism                                                 0.0610     3.2941
  clock uncertainty                                                            -0.1000     3.1941
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.1941 r
  library setup time                                          1.0000           -0.0049     3.1892
  data required time                                                                       3.1892
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1892
  data arrival time                                                                       -5.9616
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7724


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/U1495/A1 (AO22X2_HVT)         0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/U1495/Y (AO22X2_HVT)                   0.4848   1.0000            1.0745 &   5.3150 r
  I_RISC_CORE/Addr_A[0] (net)
                               2  11.0114 
  I_RISC_CORE/gre_a_BUF_4_inst_7536/A (NBUFFX2_HVT)
                                            0.0000   0.4848   1.0000   0.0000   0.0009 &   5.3159 r
  I_RISC_CORE/gre_a_BUF_4_inst_7536/Y (NBUFFX2_HVT)
                                                     0.2794   1.0000            0.6331 &   5.9490 r
  I_RISC_CORE/gre_a_BUF_4_37 (net)
                               1   7.9796 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.2794   1.0000   0.0000   0.0005 &   5.9495 r
  data arrival time                                                                        5.9495

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8331     3.2331
  clock reconvergence pessimism                                                 0.0610     3.2941
  clock uncertainty                                                            -0.1000     3.1941
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.1941 r
  library setup time                                          1.0000           -0.0076     3.1864
  data required time                                                                       3.1864
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1864
  data arrival time                                                                       -5.9495
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.7631


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4328 r
  I_RISC_CORE/n1824 (net)      2   2.0505 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2289   1.0000   0.0000   0.0000 &   2.4329 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3225   1.0000            0.4610 &   2.8939 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.3098 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0955   0.3225   1.0000   0.0680   0.0685 &   2.9624 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3943   1.0000            0.5682 &   3.5306 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8531 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0479   0.3943   1.0000   0.0333   0.0341 &   3.5647 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.3710   1.0000            0.6108 &   4.1755 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  12.6418 
  I_RISC_CORE/ropt_mt_inst_8294/A (NBUFFX2_HVT)
                                            0.0000   0.3710   1.0000   0.0000   0.0007 &   4.1762 r
  I_RISC_CORE/ropt_mt_inst_8294/Y (NBUFFX2_HVT)      0.4319   1.0000            0.6221 &   4.7983 r
  I_RISC_CORE/ropt_net_1790 (net)
                               1  15.5952 
  I_RISC_CORE/ropt_mt_inst_8293/A (NBUFFX2_HVT)
                                            0.3064   0.4328   1.0000   0.2598   0.2623 &   5.0606 r
  I_RISC_CORE/ropt_mt_inst_8293/Y (NBUFFX2_HVT)      0.3698   1.0000            0.6392 &   5.6998 r
  I_RISC_CORE/ropt_net_1789 (net)
                               2  12.5591 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[3] (SRAM2RW128x16)
                                            0.0888   0.3698   1.0000   0.0639   0.0648 &   5.7646 r
  data arrival time                                                                        5.7646

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0343     3.1522
  data required time                                                                       3.1522
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1522
  data arrival time                                                                       -5.7646
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6125


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4328 r
  I_RISC_CORE/n1824 (net)      2   2.0505 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2289   1.0000   0.0000   0.0000 &   2.4329 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3225   1.0000            0.4610 &   2.8939 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.3098 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0955   0.3225   1.0000   0.0680   0.0685 &   2.9624 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3943   1.0000            0.5682 &   3.5306 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8531 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0479   0.3943   1.0000   0.0333   0.0341 &   3.5647 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.3710   1.0000            0.6108 &   4.1755 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  12.6418 
  I_RISC_CORE/ropt_mt_inst_8294/A (NBUFFX2_HVT)
                                            0.0000   0.3710   1.0000   0.0000   0.0007 &   4.1762 r
  I_RISC_CORE/ropt_mt_inst_8294/Y (NBUFFX2_HVT)      0.4319   1.0000            0.6221 &   4.7983 r
  I_RISC_CORE/ropt_net_1790 (net)
                               1  15.5952 
  I_RISC_CORE/ropt_mt_inst_8293/A (NBUFFX2_HVT)
                                            0.3064   0.4328   1.0000   0.2598   0.2623 &   5.0606 r
  I_RISC_CORE/ropt_mt_inst_8293/Y (NBUFFX2_HVT)      0.3698   1.0000            0.6392 &   5.6998 r
  I_RISC_CORE/ropt_net_1789 (net)
                               2  12.5591 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[3] (SRAM2RW128x16)
                                            0.0888   0.3698   1.0000   0.0639   0.0648 &   5.7646 r
  data arrival time                                                                        5.7646

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0343     3.1522
  data required time                                                                       3.1522
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1522
  data arrival time                                                                       -5.7646
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.6125


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4211/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/ctmTdsLR_1_4211/Y (AO22X1_HVT)         0.3216   1.0000            0.8745 &   5.1150 r
  I_RISC_CORE/HFSNET_6 (net)   1   3.8901 
  I_RISC_CORE/ZBUF_28_inst_4941/A (NBUFFX4_HVT)
                                            0.0000   0.3216   1.0000   0.0000   0.0001 &   5.1151 r
  I_RISC_CORE/ZBUF_28_inst_4941/Y (NBUFFX4_HVT)      0.3619   1.0000            0.5700 &   5.6851 r
  I_RISC_CORE/ZBUF_28_17 (net)
                               2  23.6140 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[6] (SRAM2RW128x16)
                                            0.0374   0.3622   1.0000   0.0250   0.0322 &   5.7173 r
  data arrival time                                                                        5.7173

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0324     3.1540
  data required time                                                                       3.1540
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1540
  data arrival time                                                                       -5.7173
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5633


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/ctmTdsLR_1_4211/A1 (AO22X1_HVT)
                                            0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/ctmTdsLR_1_4211/Y (AO22X1_HVT)         0.3216   1.0000            0.8745 &   5.1150 r
  I_RISC_CORE/HFSNET_6 (net)   1   3.8901 
  I_RISC_CORE/ZBUF_28_inst_4941/A (NBUFFX4_HVT)
                                            0.0000   0.3216   1.0000   0.0000   0.0001 &   5.1151 r
  I_RISC_CORE/ZBUF_28_inst_4941/Y (NBUFFX4_HVT)      0.3619   1.0000            0.5700 &   5.6851 r
  I_RISC_CORE/ZBUF_28_17 (net)
                               2  23.6140 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A2[6] (SRAM2RW128x16)
                                            0.0374   0.3622   1.0000   0.0251   0.0329 &   5.7181 r
  data arrival time                                                                        5.7181

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8331     3.2331
  clock reconvergence pessimism                                                 0.0610     3.2941
  clock uncertainty                                                            -0.1000     3.1941
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE2 (SRAM2RW128x16)                                3.1941 r
  library setup time                                          1.0000           -0.0274     3.1667
  data required time                                                                       3.1667
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1667
  data arrival time                                                                       -5.7181
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.5514


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/U1499/A1 (AO22X2_HVT)         0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/U1499/Y (AO22X2_HVT)                   0.4977   1.0000            1.0833 &   5.3238 r
  I_RISC_CORE/Addr_A[1] (net)
                               2  11.7365 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[1] (SRAM2RW128x16)
                                            0.0000   0.4977   1.0000   0.0000   0.0009 &   5.3248 r
  data arrival time                                                                        5.3248

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0653     3.1211
  data required time                                                                       3.1211
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1211
  data arrival time                                                                       -5.3248
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.2036


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/HFSBUF_527_1056/A (NBUFFX4_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  I_RISC_CORE/HFSBUF_527_1056/Y (NBUFFX4_HVT)        0.2151   1.0000            0.5114 &   3.0289 r
  I_RISC_CORE/HFSNET_81 (net)
                               4   8.2720 
  I_RISC_CORE/U1483/A1 (NAND2X1_HVT)        0.0174   0.2151   1.0000   0.0120   0.0122 &   3.0412 r
  I_RISC_CORE/U1483/Y (NAND2X1_HVT)                  0.2969   1.0000            0.6875 &   3.7287 f
  I_RISC_CORE/n1398 (net)      8   5.4676 
  I_RISC_CORE/U1640/A (INVX0_HVT)           0.0000   0.2969   1.0000   0.0000   0.0002 &   3.7289 f
  I_RISC_CORE/U1640/Y (INVX0_HVT)                    0.5379   1.0000            0.4741 &   4.2030 r
  I_RISC_CORE/n1678 (net)      8   6.5130 
  I_RISC_CORE/U1495/A1 (AO22X2_HVT)         0.0554   0.5379   1.0000   0.0371   0.0375 &   4.2405 r
  I_RISC_CORE/U1495/Y (AO22X2_HVT)                   0.4848   1.0000            1.0745 &   5.3151 r
  I_RISC_CORE/Addr_A[0] (net)
                               2  11.0114 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A2[0] (SRAM2RW128x16)
                                            0.0000   0.4848   1.0000   0.0000   0.0009 &   5.3159 r
  data arrival time                                                                        5.3159

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE2 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0622     3.1243
  data required time                                                                       3.1243
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1243
  data arrival time                                                                       -5.3159
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1916


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/CLK (SDFFX2_RVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/Q (SDFFX2_RVT)
                                                     0.1278   1.0000            0.6050 &   1.5947 f
  I_RISC_CORE/Oprnd_A[1] (net)
                               9   9.5251 
  I_RISC_CORE/ZBUF_18_inst_5963/A (DELLN2X2_HVT)
                                            0.0000   0.1278   1.0000   0.0000   0.0008 &   1.5955 f
  I_RISC_CORE/ZBUF_18_inst_5963/Y (DELLN2X2_HVT)     0.2811   1.0000            2.4697 &   4.0653 f
  I_RISC_CORE/ZBUF_18_3 (net)
                               1   8.5892 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/SI (SDFFARX1_HVT)
                                            0.0702   0.2811   1.0000   0.0506   0.0513 &   4.1166 f
  data arrival time                                                                        4.1166

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0610     3.3825
  clock uncertainty                                                            -0.1000     3.2825
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)                         3.2825 r
  library setup time                                          1.0000           -1.3383     1.9442
  data required time                                                                       1.9442
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9442
  data arrival time                                                                       -4.1166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -2.1724


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0617     1.0617
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/CLK (DFFASX1_HVT)
                                                     0.0891                     0.0000     1.0617 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_16_/QN (DFFASX1_HVT)
                                                     0.5269   1.0000            1.3037 &   2.3655 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[16] (net)
                               2   4.9951 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5120/A (NBUFFX2_HVT)
                                            0.2229   0.5269   1.0000   0.1550   0.1551 &   2.5205 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5120/Y (NBUFFX2_HVT)
                                                     0.3072   1.0000            0.6774 &   3.1979 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_40 (net)
                               1   9.2906 
  I_SDRAM_TOP/I_SDRAM_IF/U15564/A4 (AO22X1_RVT)
                                            0.0634   0.3072   1.0000   0.0456   0.0462 &   3.2442 r
  I_SDRAM_TOP/I_SDRAM_IF/U15564/Y (AO22X1_RVT)       0.0956   1.0000            0.3337 &   3.5779 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[16] (net)
                               1   1.1170 
  U679/A (NBUFFX4_RVT)                      0.0000   0.0956   1.0000   0.0000   0.0000 &   3.5779 r
  U679/Y (NBUFFX4_RVT)                               0.1190   1.0000            0.1831 &   3.7610 r
  sd_DQ_out[16] (net)          1  10.9225 
  sd_DQ_out[16] (out)                       0.0000   0.1190   1.0000   0.0000   0.0002 &   3.7612 r
  data arrival time                                                                        3.7612

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.7612
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7552


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0638     1.0638
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0638 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_11_/QN (DFFASX1_HVT)
                                                     0.4826   1.0000            1.2490 &   2.3128 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[11] (net)
                               2   3.3668 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5246/A (NBUFFX2_HVT)
                                            0.0926   0.4826   1.0000   0.0665   0.0665 &   2.3794 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5246/Y (NBUFFX2_HVT)
                                                     0.3617   1.0000            0.6728 &   3.0522 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_54 (net)
                               1  12.1273 
  I_SDRAM_TOP/I_SDRAM_IF/U15569/A4 (AO22X1_RVT)
                                            0.1652   0.3618   1.0000   0.1258   0.1269 &   3.1791 r
  I_SDRAM_TOP/I_SDRAM_IF/U15569/Y (AO22X1_RVT)       0.1021   1.0000            0.3623 &   3.5414 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[11] (net)
                               1   1.2368 
  U666/A (NBUFFX4_RVT)                      0.0000   0.1021   1.0000   0.0000   0.0000 &   3.5414 r
  U666/Y (NBUFFX4_RVT)                               0.1194   1.0000            0.1874 &   3.7288 r
  sd_DQ_out[11] (net)          1  10.9780 
  sd_DQ_out[11] (out)                       0.0000   0.1194   1.0000   0.0000   0.0002 &   3.7290 r
  data arrival time                                                                        3.7290

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.7290
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7230


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0636     1.0636
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0636 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_17_/QN (DFFASX1_HVT)
                                                     0.4713   1.0000            1.2303 &   2.2939 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[17] (net)
                               2   2.9343 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5244/A (NBUFFX2_HVT)
                                            0.1227   0.4713   1.0000   0.0866   0.0866 &   2.3805 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5244/Y (NBUFFX2_HVT)
                                                     0.3817   1.0000            0.6742 &   3.0547 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_53 (net)
                               1  13.1396 
  I_SDRAM_TOP/I_SDRAM_IF/U15563/A4 (AO22X1_RVT)
                                            0.1460   0.3817   1.0000   0.1068   0.1081 &   3.1628 r
  I_SDRAM_TOP/I_SDRAM_IF/U15563/Y (AO22X1_RVT)       0.1027   1.0000            0.3745 &   3.5373 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[17] (net)
                               1   1.3708 
  U664/A (NBUFFX4_RVT)                      0.0000   0.1027   1.0000   0.0000   0.0000 &   3.5373 r
  U664/Y (NBUFFX4_RVT)                               0.1193   1.0000            0.1878 &   3.7251 r
  sd_DQ_out[17] (net)          1  10.9663 
  sd_DQ_out[17] (out)                       0.0000   0.1193   1.0000   0.0000   0.0002 &   3.7252 r
  data arrival time                                                                        3.7252

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.7252
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7192


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFARX2_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/Q (SDFFARX2_HVT)
                                                     0.2305   1.0000            1.6139 &   2.6290 r
  I_RISC_CORE/n799 (net)       1   1.7689 
  I_RISC_CORE/copt_gre_mt_inst_7051/A (NBUFFX4_HVT)
                                            0.0502   0.2305   1.0000   0.0361   0.0361 &   2.6652 r
  I_RISC_CORE/copt_gre_mt_inst_7051/Y (NBUFFX4_HVT)
                                                     0.2808   1.0000            0.4617 &   3.1269 r
  I_RISC_CORE/copt_gre_net_1513 (net)
                               6  15.5658 
  I_RISC_CORE/HFSBUF_65_897/A (NBUFFX4_HVT)
                                            0.0000   0.2808   1.0000   0.0000   0.0001 &   3.1270 r
  I_RISC_CORE/HFSBUF_65_897/Y (NBUFFX4_HVT)          0.3852   1.0000            0.5509 &   3.6778 r
  I_RISC_CORE/Xecutng_Instrn[25] (net)
                               2  26.0697 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/SI (SDFFARX1_HVT)
                                            0.0168   0.3852   1.0000   0.0116   0.0121 &   3.6899 r
  data arrival time                                                                        3.6899

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.3353     1.9770
  data required time                                                                       1.9770
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9770
  data arrival time                                                                       -3.6899
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7129


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4247   1.0000            0.8378 &   4.1482 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   7.6964 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1268   0.4247   1.0000   0.0843   0.0847 &   4.2328 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2586   1.0000            0.5858 &   4.8187 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  29.3836 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[1] (SRAM2RW128x16)
                                            0.0893   0.2590   1.0000   0.0629   0.0723 &   4.8910 r
  data arrival time                                                                        4.8910

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0074     3.1790
  data required time                                                                       3.1790
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1790
  data arrival time                                                                       -4.8910
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7120


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4247   1.0000            0.8378 &   4.1482 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   7.6964 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1268   0.4247   1.0000   0.0843   0.0847 &   4.2328 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2586   1.0000            0.5858 &   4.8187 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  29.3836 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[1] (SRAM2RW128x16)
                                            0.0893   0.2590   1.0000   0.0629   0.0723 &   4.8910 r
  data arrival time                                                                        4.8910

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0074     3.1790
  data required time                                                                       3.1790
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1790
  data arrival time                                                                       -4.8910
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7119


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4247   1.0000            0.8378 &   4.1482 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   7.6964 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1268   0.4247   1.0000   0.0843   0.0847 &   4.2328 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2586   1.0000            0.5858 &   4.8187 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  29.3836 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[1] (SRAM2RW128x16)
                                            0.0893   0.2591   1.0000   0.0629   0.0721 &   4.8907 r
  data arrival time                                                                        4.8907

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0074     3.1790
  data required time                                                                       3.1790
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1790
  data arrival time                                                                       -4.8907
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7117


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4511/A3 (AO22X2_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4511/Y (AO22X2_HVT)         0.4247   1.0000            0.8378 &   4.1482 r
  I_RISC_CORE/HFSNET_27 (net)
                               1   7.6964 
  I_RISC_CORE/ZBUF_81_inst_5179/A (NBUFFX8_HVT)
                                            0.1268   0.4247   1.0000   0.0843   0.0847 &   4.2328 r
  I_RISC_CORE/ZBUF_81_inst_5179/Y (NBUFFX8_HVT)      0.2586   1.0000            0.5858 &   4.8187 r
  I_RISC_CORE/ZBUF_81_46 (net)
                               4  29.3836 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[1] (SRAM2RW128x16)
                                            0.0893   0.2591   1.0000   0.0629   0.0720 &   4.8907 r
  data arrival time                                                                        4.8907

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0074     3.1790
  data required time                                                                       3.1790
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1790
  data arrival time                                                                       -4.8907
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.7117


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0624     1.0624
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/CLK (DFFASX1_HVT)
                                                     0.0891                     0.0000     1.0624 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_0_/QN (DFFASX1_HVT)
                                                     0.4944   1.0000            1.2670 &   2.3294 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[0] (net)
                               2   3.8188 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5140/A (NBUFFX2_HVT)
                                            0.1167   0.4944   1.0000   0.0840   0.0841 &   2.4134 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5140/Y (NBUFFX2_HVT)
                                                     0.3214   1.0000            0.6615 &   3.0749 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_42 (net)
                               1  10.0862 
  I_SDRAM_TOP/I_SDRAM_IF/U15580/A4 (AO22X1_RVT)
                                            0.1231   0.3214   1.0000   0.0830   0.0838 &   3.1587 r
  I_SDRAM_TOP/I_SDRAM_IF/U15580/Y (AO22X1_RVT)       0.0970   1.0000            0.3390 &   3.4976 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[0] (net)
                               1   1.0298 
  U671/A (NBUFFX4_RVT)                      0.0000   0.0970   1.0000   0.0000   0.0000 &   3.4976 r
  U671/Y (NBUFFX4_RVT)                               0.1185   1.0000            0.1836 &   3.6813 r
  sd_DQ_out[0] (net)           1  10.8354 
  sd_DQ_out[0] (out)                        0.0000   0.1185   1.0000   0.0000   0.0002 &   3.6814 r
  data arrival time                                                                        3.6814

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.6814
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6754


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0098 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.3925   1.0000            0.7202 &   4.0306 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   5.7974 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0754   0.3925   1.0000   0.0515   0.0517 &   4.0823 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6460 &   4.7284 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  28.1491 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[0] (SRAM2RW128x16)
                                            0.0974   0.4078   1.0000   0.0701   0.0797 &   4.8081 r
  data arrival time                                                                        4.8081

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0435     3.1430
  data required time                                                                       3.1430
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1430
  data arrival time                                                                       -4.8081
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6651


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.3925   1.0000            0.7202 &   4.0306 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   5.7974 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0754   0.3925   1.0000   0.0515   0.0517 &   4.0823 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6460 &   4.7284 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  28.1491 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[0] (SRAM2RW128x16)
                                            0.0974   0.4078   1.0000   0.0701   0.0797 &   4.8080 r
  data arrival time                                                                        4.8080

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0435     3.1430
  data required time                                                                       3.1430
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1430
  data arrival time                                                                       -4.8080
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6651


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.3925   1.0000            0.7202 &   4.0306 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   5.7974 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0754   0.3925   1.0000   0.0515   0.0517 &   4.0823 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6460 &   4.7284 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  28.1491 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[0] (SRAM2RW128x16)
                                            0.0973   0.4078   1.0000   0.0701   0.0794 &   4.8078 r
  data arrival time                                                                        4.8078

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0435     3.1430
  data required time                                                                       3.1430
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1430
  data arrival time                                                                       -4.8078
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6648


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4520/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4520/Y (AO22X1_HVT)         0.3925   1.0000            0.7202 &   4.0306 r
  I_RISC_CORE/HFSNET_36 (net)
                               1   5.7974 
  I_RISC_CORE/ZBUF_81_inst_5285/A (NBUFFX4_HVT)
                                            0.0754   0.3925   1.0000   0.0515   0.0517 &   4.0823 r
  I_RISC_CORE/ZBUF_81_inst_5285/Y (NBUFFX4_HVT)      0.4074   1.0000            0.6460 &   4.7284 r
  I_RISC_CORE/ZBUF_81_60 (net)
                               4  28.1491 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[0] (SRAM2RW128x16)
                                            0.0973   0.4078   1.0000   0.0701   0.0794 &   4.8077 r
  data arrival time                                                                        4.8077

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0435     3.1430
  data required time                                                                       3.1430
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1430
  data arrival time                                                                       -4.8077
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6648


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0640     1.0640
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0640 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_15_/QN (DFFASX1_HVT)
                                                     0.4691   1.0000            1.2267 &   2.2907 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[15] (net)
                               2   2.8508 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5219/A (NBUFFX2_HVT)
                                            0.0592   0.4691   1.0000   0.0413   0.0414 &   2.3321 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5219/Y (NBUFFX2_HVT)
                                                     0.3596   1.0000            0.6615 &   2.9936 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_51 (net)
                               1  12.0306 
  I_SDRAM_TOP/I_SDRAM_IF/U15565/A4 (AO22X1_RVT)
                                            0.1590   0.3596   1.0000   0.1186   0.1197 &   3.1133 r
  I_SDRAM_TOP/I_SDRAM_IF/U15565/Y (AO22X1_RVT)       0.0981   1.0000            0.3587 &   3.4720 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[15] (net)
                               1   1.0973 
  U659/A (NBUFFX4_RVT)                      0.0000   0.0981   1.0000   0.0000   0.0000 &   3.4720 r
  U659/Y (NBUFFX4_RVT)                               0.1227   1.0000            0.1868 &   3.6588 r
  sd_DQ_out[15] (net)          1  11.5357 
  sd_DQ_out[15] (out)                       0.0000   0.1227   1.0000   0.0000   0.0003 &   3.6591 r
  data arrival time                                                                        3.6591

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.6591
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6531


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3873   1.0000            1.6926 &   2.6216 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.8233 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3874   1.0000   0.0000   0.0013 &   2.6230 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2303   1.0000            0.5322 &   3.1551 r
  I_RISC_CORE/n1839 (net)      6   5.5305 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2303   1.0000   0.0000   0.0002 &   3.1553 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3254   1.0000            0.3292 &   3.4845 f
  I_RISC_CORE/n1625 (net)     17  13.4967 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0118   0.3253   1.0000   0.0082   0.0082 &   3.4927 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.1941   1.0000            0.7781 &   4.2708 r
  I_RISC_CORE/n1910 (net)      1  10.8326 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.1941   1.0000   0.0000   0.0011 &   4.2719 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3111   1.0000            0.4518 &   4.7236 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  18.9453 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[14] (SRAM2RW128x16)
                                            0.1298   0.3111   1.0000   0.0859   0.0871 &   4.8107 r
  data arrival time                                                                        4.8107

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0201     3.1664
  data required time                                                                       3.1664
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1664
  data arrival time                                                                       -4.8107
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6443


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3873   1.0000            1.6926 &   2.6216 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.8233 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3874   1.0000   0.0000   0.0013 &   2.6230 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2303   1.0000            0.5322 &   3.1551 r
  I_RISC_CORE/n1839 (net)      6   5.5305 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2303   1.0000   0.0000   0.0002 &   3.1553 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3254   1.0000            0.3292 &   3.4845 f
  I_RISC_CORE/n1625 (net)     17  13.4967 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0118   0.3253   1.0000   0.0082   0.0082 &   3.4927 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.1941   1.0000            0.7781 &   4.2708 r
  I_RISC_CORE/n1910 (net)      1  10.8326 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.1941   1.0000   0.0000   0.0011 &   4.2719 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3111   1.0000            0.4518 &   4.7236 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  18.9453 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[14] (SRAM2RW128x16)
                                            0.1298   0.3111   1.0000   0.0859   0.0871 &   4.8107 r
  data arrival time                                                                        4.8107

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0201     3.1664
  data required time                                                                       3.1664
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1664
  data arrival time                                                                       -4.8107
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6443


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3873   1.0000            1.6926 &   2.6216 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.8233 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3874   1.0000   0.0000   0.0013 &   2.6230 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2303   1.0000            0.5322 &   3.1551 r
  I_RISC_CORE/n1839 (net)      6   5.5305 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2303   1.0000   0.0000   0.0002 &   3.1553 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3254   1.0000            0.3292 &   3.4845 f
  I_RISC_CORE/n1625 (net)     17  13.4967 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0118   0.3253   1.0000   0.0082   0.0082 &   3.4927 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.1941   1.0000            0.7781 &   4.2708 r
  I_RISC_CORE/n1910 (net)      1  10.8326 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.1941   1.0000   0.0000   0.0011 &   4.2719 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3111   1.0000            0.4518 &   4.7236 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  18.9453 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[14] (SRAM2RW128x16)
                                            0.1298   0.3111   1.0000   0.0859   0.0871 &   4.8107 r
  data arrival time                                                                        4.8107

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0201     3.1664
  data required time                                                                       3.1664
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1664
  data arrival time                                                                       -4.8107
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6443


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3873   1.0000            1.6926 &   2.6216 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.8233 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3874   1.0000   0.0000   0.0013 &   2.6230 r
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2303   1.0000            0.5322 &   3.1551 r
  I_RISC_CORE/n1839 (net)      6   5.5305 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2303   1.0000   0.0000   0.0002 &   3.1553 r
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3254   1.0000            0.3292 &   3.4845 f
  I_RISC_CORE/n1625 (net)     17  13.4967 
  I_RISC_CORE/U1537/A1 (AOI222X2_RVT)       0.0118   0.3253   1.0000   0.0082   0.0082 &   3.4927 f
  I_RISC_CORE/U1537/Y (AOI222X2_RVT)                 0.1941   1.0000            0.7781 &   4.2708 r
  I_RISC_CORE/n1910 (net)      1  10.8326 
  I_RISC_CORE/U946/A (NBUFFX4_HVT)          0.0000   0.1941   1.0000   0.0000   0.0011 &   4.2719 r
  I_RISC_CORE/U946/Y (NBUFFX4_HVT)                   0.3111   1.0000            0.4518 &   4.7236 r
  I_RISC_CORE/RegPort_C_14 (net)
                               4  18.9453 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[14] (SRAM2RW128x16)
                                            0.1298   0.3111   1.0000   0.0859   0.0871 &   4.8107 r
  data arrival time                                                                        4.8107

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0201     3.1664
  data required time                                                                       3.1664
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1664
  data arrival time                                                                       -4.8107
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6443


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0623     1.0623
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/CLK (DFFASX1_HVT)
                                                     0.0891                     0.0000     1.0623 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_24_/QN (DFFASX1_HVT)
                                                     0.4962   1.0000            1.2699 &   2.3322 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[24] (net)
                               2   3.8854 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4962/A (NBUFFX2_HVT)
                                            0.1578   0.4962   1.0000   0.1056   0.1056 &   2.4379 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4962/Y (NBUFFX2_HVT)
                                                     0.3055   1.0000            0.6548 &   3.0927 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_20 (net)
                               1   9.2817 
  I_SDRAM_TOP/I_SDRAM_IF/U15556/A4 (AO22X1_RVT)
                                            0.0520   0.3055   1.0000   0.0373   0.0380 &   3.1307 r
  I_SDRAM_TOP/I_SDRAM_IF/U15556/Y (AO22X1_RVT)       0.0948   1.0000            0.3306 &   3.4612 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[24] (net)
                               1   0.9927 
  U674/A (NBUFFX4_RVT)                      0.0000   0.0948   1.0000   0.0000   0.0000 &   3.4612 r
  U674/Y (NBUFFX4_RVT)                               0.1185   1.0000            0.1823 &   3.6435 r
  sd_DQ_out[24] (net)          1  10.8457 
  sd_DQ_out[24] (out)                       0.0000   0.1185   1.0000   0.0000   0.0002 &   3.6437 r
  data arrival time                                                                        3.6437

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.6437
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6377


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0634     1.0634
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/CLK (DFFASX1_HVT)
                                                     0.0914                     0.0000     1.0634 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_9_/QN (DFFASX1_HVT)
                                                     0.4941   1.0000            1.2680 &   2.3314 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[9] (net)
                               2   3.8046 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5174/A (NBUFFX2_HVT)
                                            0.0726   0.4941   1.0000   0.0500   0.0501 &   2.3814 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5174/Y (NBUFFX2_HVT)
                                                     0.3506   1.0000            0.6758 &   3.0573 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_44 (net)
                               1  11.5570 
  I_SDRAM_TOP/I_SDRAM_IF/U15571/A4 (AO22X1_RVT)
                                            0.0647   0.3506   1.0000   0.0464   0.0475 &   3.1048 r
  I_SDRAM_TOP/I_SDRAM_IF/U15571/Y (AO22X1_RVT)       0.0939   1.0000            0.3531 &   3.4579 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[9] (net)
                               1   1.0327 
  U654/A (NBUFFX4_RVT)                      0.0000   0.0939   1.0000   0.0000   0.0000 &   3.4579 r
  U654/Y (NBUFFX4_RVT)                               0.1200   1.0000            0.1826 &   3.6405 r
  sd_DQ_out[9] (net)           1  11.0899 
  sd_DQ_out[9] (out)                        0.0000   0.1200   1.0000   0.0000   0.0002 &   3.6407 r
  data arrival time                                                                        3.6407

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.6407
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6347


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.3949   1.0000            0.7219 &   4.0320 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   5.8742 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1509   0.3949   1.0000   0.1061   0.1064 &   4.1383 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2797   1.0000            0.5740 &   4.7124 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  34.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[9] (SRAM2RW128x16)
                                            0.1210   0.2804   1.0000   0.0802   0.0925 &   4.8049 r
  data arrival time                                                                        4.8049

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0126     3.1738
  data required time                                                                       3.1738
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1738
  data arrival time                                                                       -4.8049
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6311


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.3949   1.0000            0.7219 &   4.0320 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   5.8742 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1509   0.3949   1.0000   0.1061   0.1064 &   4.1383 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2797   1.0000            0.5740 &   4.7124 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  34.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[9] (SRAM2RW128x16)
                                            0.1210   0.2804   1.0000   0.0802   0.0925 &   4.8049 r
  data arrival time                                                                        4.8049

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0126     3.1738
  data required time                                                                       3.1738
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1738
  data arrival time                                                                       -4.8049
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6310


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0638     1.0638
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0638 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_19_/QN (DFFASX1_HVT)
                                                     0.4622   1.0000            1.2151 &   2.2789 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[19] (net)
                               2   2.5843 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5197/A (NBUFFX2_HVT)
                                            0.0625   0.4622   1.0000   0.0439   0.0439 &   2.3228 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5197/Y (NBUFFX2_HVT)
                                                     0.3599   1.0000            0.6564 &   2.9792 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_48 (net)
                               1  12.0488 
  I_SDRAM_TOP/I_SDRAM_IF/U15561/A4 (AO22X1_RVT)
                                            0.1514   0.3599   1.0000   0.1112   0.1123 &   3.0915 r
  I_SDRAM_TOP/I_SDRAM_IF/U15561/Y (AO22X1_RVT)       0.0995   1.0000            0.3590 &   3.4505 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[19] (net)
                               1   1.1065 
  U662/A (NBUFFX4_RVT)                      0.0000   0.0995   1.0000   0.0000   0.0000 &   3.4505 r
  U662/Y (NBUFFX4_RVT)                               0.1199   1.0000            0.1860 &   3.6365 r
  sd_DQ_out[19] (net)          1  11.0594 
  sd_DQ_out[19] (out)                       0.0000   0.1199   1.0000   0.0000   0.0002 &   3.6367 r
  data arrival time                                                                        3.6367

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.6367
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6307


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.3949   1.0000            0.7219 &   4.0320 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   5.8742 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1509   0.3949   1.0000   0.1061   0.1064 &   4.1383 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2797   1.0000            0.5740 &   4.7124 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  34.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[9] (SRAM2RW128x16)
                                            0.1207   0.2805   1.0000   0.0800   0.0908 &   4.8032 r
  data arrival time                                                                        4.8032

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0126     3.1738
  data required time                                                                       3.1738
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1738
  data arrival time                                                                       -4.8032
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6293


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4516/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4516/Y (AO22X1_HVT)         0.3949   1.0000            0.7219 &   4.0320 r
  I_RISC_CORE/HFSNET_32 (net)
                               1   5.8742 
  I_RISC_CORE/ZBUF_81_inst_5255/A (NBUFFX8_HVT)
                                            0.1509   0.3949   1.0000   0.1061   0.1064 &   4.1383 r
  I_RISC_CORE/ZBUF_81_inst_5255/Y (NBUFFX8_HVT)      0.2797   1.0000            0.5740 &   4.7124 r
  I_RISC_CORE/ZBUF_81_55 (net)
                               4  34.1010 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[9] (SRAM2RW128x16)
                                            0.1207   0.2805   1.0000   0.0799   0.0907 &   4.8031 r
  data arrival time                                                                        4.8031

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0126     3.1738
  data required time                                                                       3.1738
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1738
  data arrival time                                                                       -4.8031
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6292


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3562   1.0000            0.6994 &   4.0095 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   4.8201 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0404   0.3562   1.0000   0.0273   0.0275 &   4.0370 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4000   1.0000            0.6152 &   4.6522 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  27.4790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[11] (SRAM2RW128x16)
                                            0.1257   0.4004   1.0000   0.0892   0.0983 &   4.7505 r
  data arrival time                                                                        4.7505

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0417     3.1448
  data required time                                                                       3.1448
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1448
  data arrival time                                                                       -4.7505
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6058


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3562   1.0000            0.6994 &   4.0095 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   4.8201 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0404   0.3562   1.0000   0.0273   0.0275 &   4.0370 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4000   1.0000            0.6152 &   4.6522 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  27.4790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[11] (SRAM2RW128x16)
                                            0.1257   0.4004   1.0000   0.0892   0.0983 &   4.7505 r
  data arrival time                                                                        4.7505

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0417     3.1448
  data required time                                                                       3.1448
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1448
  data arrival time                                                                       -4.7505
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6057


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3562   1.0000            0.6994 &   4.0095 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   4.8201 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0404   0.3562   1.0000   0.0273   0.0275 &   4.0370 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4000   1.0000            0.6152 &   4.6522 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  27.4790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[11] (SRAM2RW128x16)
                                            0.1257   0.4004   1.0000   0.0892   0.0982 &   4.7504 r
  data arrival time                                                                        4.7504

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0417     3.1448
  data required time                                                                       3.1448
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1448
  data arrival time                                                                       -4.7504
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6056


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4518/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4518/Y (AO22X1_HVT)         0.3562   1.0000            0.6994 &   4.0095 r
  I_RISC_CORE/HFSNET_34 (net)
                               1   4.8201 
  I_RISC_CORE/ZBUF_81_inst_5198/A (NBUFFX4_HVT)
                                            0.0404   0.3562   1.0000   0.0273   0.0275 &   4.0370 r
  I_RISC_CORE/ZBUF_81_inst_5198/Y (NBUFFX4_HVT)      0.4000   1.0000            0.6152 &   4.6522 r
  I_RISC_CORE/ZBUF_81_48 (net)
                               4  27.4790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[11] (SRAM2RW128x16)
                                            0.1257   0.4004   1.0000   0.0892   0.0982 &   4.7504 r
  data arrival time                                                                        4.7504

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0417     3.1447
  data required time                                                                       3.1447
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1447
  data arrival time                                                                       -4.7504
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6056


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.3819   1.0000            0.7142 &   4.0245 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   5.5129 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.3819   1.0000   0.0000   0.0003 &   4.0248 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.3885   1.0000            0.6293 &   4.6541 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  26.3114 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[4] (SRAM2RW128x16)
                                            0.1305   0.3888   1.0000   0.0897   0.0978 &   4.7520 r
  data arrival time                                                                        4.7520

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0389     3.1476
  data required time                                                                       3.1476
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1476
  data arrival time                                                                       -4.7520
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6044


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.3819   1.0000            0.7142 &   4.0245 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   5.5129 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.3819   1.0000   0.0000   0.0003 &   4.0248 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.3885   1.0000            0.6293 &   4.6541 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  26.3114 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[4] (SRAM2RW128x16)
                                            0.1305   0.3888   1.0000   0.0897   0.0978 &   4.7519 r
  data arrival time                                                                        4.7519

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0389     3.1476
  data required time                                                                       3.1476
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1476
  data arrival time                                                                       -4.7519
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6044


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.3819   1.0000            0.7142 &   4.0245 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   5.5129 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.3819   1.0000   0.0000   0.0003 &   4.0248 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.3885   1.0000            0.6293 &   4.6541 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  26.3114 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[4] (SRAM2RW128x16)
                                            0.1304   0.3888   1.0000   0.0897   0.0978 &   4.7519 r
  data arrival time                                                                        4.7519

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0389     3.1476
  data required time                                                                       3.1476
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1476
  data arrival time                                                                       -4.7519
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6044


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4512/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4512/Y (AO22X1_HVT)         0.3819   1.0000            0.7142 &   4.0245 r
  I_RISC_CORE/HFSNET_28 (net)
                               1   5.5129 
  I_RISC_CORE/ZBUF_81_inst_5262/A (NBUFFX4_HVT)
                                            0.0000   0.3819   1.0000   0.0000   0.0003 &   4.0248 r
  I_RISC_CORE/ZBUF_81_inst_5262/Y (NBUFFX4_HVT)      0.3885   1.0000            0.6293 &   4.6541 r
  I_RISC_CORE/ZBUF_81_56 (net)
                               4  26.3114 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[4] (SRAM2RW128x16)
                                            0.1304   0.3888   1.0000   0.0897   0.0978 &   4.7519 r
  data arrival time                                                                        4.7519

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0389     3.1476
  data required time                                                                       3.1476
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1476
  data arrival time                                                                       -4.7519
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.6044


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0568     1.0568
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/CLK (DFFASX1_HVT)
                                                     0.0810                     0.0000     1.0568 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_18_/QN (DFFASX1_HVT)
                                                     0.4564   1.0000            1.1984 &   2.2552 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[18] (net)
                               2   2.3681 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5218/A (NBUFFX2_HVT)
                                            0.0593   0.4564   1.0000   0.0415   0.0415 &   2.2967 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5218/Y (NBUFFX2_HVT)
                                                     0.3573   1.0000            0.6508 &   2.9475 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_51 (net)
                               1  11.9261 
  I_SDRAM_TOP/I_SDRAM_IF/U15562/A4 (AO22X1_RVT)
                                            0.1535   0.3573   1.0000   0.1154   0.1165 &   3.0641 r
  I_SDRAM_TOP/I_SDRAM_IF/U15562/Y (AO22X1_RVT)       0.0923   1.0000            0.3535 &   3.4175 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[18] (net)
                               1   0.8957 
  U680/A (NBUFFX4_RVT)                      0.0000   0.0923   1.0000   0.0000   0.0000 &   3.4175 r
  U680/Y (NBUFFX4_RVT)                               0.1200   1.0000            0.1816 &   3.5991 r
  sd_DQ_out[18] (net)          1  11.0962 
  sd_DQ_out[18] (out)                       0.0000   0.1200   1.0000   0.0000   0.0002 &   3.5993 r
  data arrival time                                                                        3.5993

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5993
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5933


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3658   1.0000            0.7049 &   4.0150 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.0772 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0786   0.3658   1.0000   0.0551   0.0553 &   4.0703 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.3895   1.0000            0.6170 &   4.6873 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  26.3713 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[12] (SRAM2RW128x16)
                                            0.0607   0.3899   1.0000   0.0432   0.0520 &   4.7393 r
  data arrival time                                                                        4.7393

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0392     3.1473
  data required time                                                                       3.1473
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1473
  data arrival time                                                                       -4.7393
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5920


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3658   1.0000            0.7049 &   4.0150 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.0772 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0786   0.3658   1.0000   0.0551   0.0553 &   4.0703 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.3895   1.0000            0.6170 &   4.6873 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  26.3713 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[12] (SRAM2RW128x16)
                                            0.0607   0.3899   1.0000   0.0432   0.0520 &   4.7393 r
  data arrival time                                                                        4.7393

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0392     3.1473
  data required time                                                                       3.1473
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1473
  data arrival time                                                                       -4.7393
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5920


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3658   1.0000            0.7049 &   4.0150 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.0772 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0786   0.3658   1.0000   0.0551   0.0553 &   4.0703 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.3895   1.0000            0.6170 &   4.6873 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  26.3713 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[12] (SRAM2RW128x16)
                                            0.0607   0.3899   1.0000   0.0432   0.0520 &   4.7393 r
  data arrival time                                                                        4.7393

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0392     3.1473
  data required time                                                                       3.1473
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1473
  data arrival time                                                                       -4.7393
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5920


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4519/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4519/Y (AO22X1_HVT)         0.3658   1.0000            0.7049 &   4.0150 r
  I_RISC_CORE/HFSNET_35 (net)
                               1   5.0772 
  I_RISC_CORE/ZBUF_81_inst_5237/A (NBUFFX4_HVT)
                                            0.0786   0.3658   1.0000   0.0551   0.0553 &   4.0703 r
  I_RISC_CORE/ZBUF_81_inst_5237/Y (NBUFFX4_HVT)      0.3895   1.0000            0.6170 &   4.6873 r
  I_RISC_CORE/ZBUF_81_53 (net)
                               4  26.3713 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[12] (SRAM2RW128x16)
                                            0.0607   0.3899   1.0000   0.0432   0.0520 &   4.7393 r
  data arrival time                                                                        4.7393

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0392     3.1473
  data required time                                                                       3.1473
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1473
  data arrival time                                                                       -4.7393
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5920


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0628     1.0628
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0628 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_31_/QN (DFFASX1_HVT)
                                                     0.4508   1.0000            1.1962 &   2.2590 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[31] (net)
                               2   2.1479 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_5195/A (NBUFFX2_HVT)
                                            0.1224   0.4508   1.0000   0.0836   0.0836 &   2.3426 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_inst_5195/Y (NBUFFX2_HVT)
                                                     0.3453   1.0000            0.6405 &   2.9831 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_9_48 (net)
                               1  11.3313 
  I_SDRAM_TOP/I_SDRAM_IF/U15549/A4 (AO22X1_RVT)
                                            0.0000   0.3453   1.0000   0.0000   0.0012 &   2.9843 r
  I_SDRAM_TOP/I_SDRAM_IF/U15549/Y (AO22X1_RVT)       0.1228   1.0000            0.3714 &   3.3557 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[31] (net)
                               1   2.1843 
  U598/A (NBUFFX4_RVT)                      0.0435   0.1228   1.0000   0.0314   0.0315 &   3.3871 r
  U598/Y (NBUFFX4_RVT)                               0.1306   1.0000            0.2072 &   3.5943 r
  sd_DQ_out[31] (net)          1  12.8045 
  sd_DQ_out[31] (out)                       0.0000   0.1306   1.0000   0.0000   0.0005 &   3.5948 r
  data arrival time                                                                        3.5948

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5948
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5888


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0633     1.0633
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/CLK (DFFASX1_HVT)
                                                     0.0914                     0.0000     1.0633 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_5_/QN (DFFASX1_HVT)
                                                     0.4774   1.0000            1.2404 &   2.3037 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[5] (net)
                               2   3.1662 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5261/A (NBUFFX2_HVT)
                                            0.1366   0.4774   1.0000   0.0898   0.0899 &   2.3936 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5261/Y (NBUFFX2_HVT)
                                                     0.3544   1.0000            0.6652 &   3.0587 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_56 (net)
                               1  11.7657 
  I_SDRAM_TOP/I_SDRAM_IF/U15575/A4 (AO22X1_RVT)
                                            0.0000   0.3544   1.0000   0.0000   0.0012 &   3.0599 r
  I_SDRAM_TOP/I_SDRAM_IF/U15575/Y (AO22X1_RVT)       0.0913   1.0000            0.3534 &   3.4133 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[5] (net)
                               1   0.9546 
  U657/A (NBUFFX4_RVT)                      0.0000   0.0913   1.0000   0.0000   0.0000 &   3.4133 r
  U657/Y (NBUFFX4_RVT)                               0.1200   1.0000            0.1809 &   3.5941 r
  sd_DQ_out[5] (net)           1  11.0863 
  sd_DQ_out[5] (out)                        0.0000   0.1200   1.0000   0.0000   0.0002 &   3.5944 r
  data arrival time                                                                        3.5944

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5944
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5884


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0623     1.0623
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/CLK (DFFASX1_HVT)
                                                     0.0891                     0.0000     1.0623 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_4_/QN (DFFASX1_HVT)
                                                     0.4899   1.0000            1.2595 &   2.3218 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[4] (net)
                               2   3.6450 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5178/A (NBUFFX2_HVT)
                                            0.1513   0.4899   1.0000   0.1021   0.1022 &   2.4240 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5178/Y (NBUFFX2_HVT)
                                                     0.2990   1.0000            0.6468 &   3.0708 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_46 (net)
                               1   8.9645 
  I_SDRAM_TOP/I_SDRAM_IF/U15576/A4 (AO22X1_RVT)
                                            0.0106   0.2990   1.0000   0.0073   0.0081 &   3.0789 r
  I_SDRAM_TOP/I_SDRAM_IF/U15576/Y (AO22X1_RVT)       0.0930   1.0000            0.3273 &   3.4062 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[4] (net)
                               1   0.9860 
  U681/A (NBUFFX4_RVT)                      0.0000   0.0930   1.0000   0.0000   0.0000 &   3.4062 r
  U681/Y (NBUFFX4_RVT)                               0.1181   1.0000            0.1809 &   3.5871 r
  sd_DQ_out[4] (net)           1  10.7764 
  sd_DQ_out[4] (out)                        0.0000   0.1181   1.0000   0.0000   0.0002 &   3.5872 r
  data arrival time                                                                        3.5872

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5872
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5812


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0634     1.0634
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/CLK (DFFASX1_HVT)
                                                     0.0914                     0.0000     1.0634 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_1_/QN (DFFASX1_HVT)
                                                     0.4959   1.0000            1.2709 &   2.3343 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[1] (net)
                               2   3.8719 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5134/A (NBUFFX2_HVT)
                                            0.0000   0.4959   1.0000   0.0000   0.0001 &   2.3344 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5134/Y (NBUFFX2_HVT)
                                                     0.3623   1.0000            0.6830 &   3.0174 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_41 (net)
                               1  12.1472 
  I_SDRAM_TOP/I_SDRAM_IF/U15579/A4 (AO22X1_RVT)
                                            0.0289   0.3623   1.0000   0.0200   0.0212 &   3.0386 r
  I_SDRAM_TOP/I_SDRAM_IF/U15579/Y (AO22X1_RVT)       0.0969   1.0000            0.3616 &   3.4002 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[1] (net)
                               1   1.1831 
  U661/A (NBUFFX4_RVT)                      0.0000   0.0969   1.0000   0.0000   0.0000 &   3.4002 r
  U661/Y (NBUFFX4_RVT)                               0.1201   1.0000            0.1845 &   3.5847 r
  sd_DQ_out[1] (net)           1  11.1077 
  sd_DQ_out[1] (out)                        0.0000   0.1201   1.0000   0.0000   0.0002 &   3.5849 r
  data arrival time                                                                        3.5849

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5789


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0568     1.0568
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/CLK (DFFASX1_HVT)
                                                     0.0810                     0.0000     1.0568 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_10_/QN (DFFASX1_HVT)
                                                     0.4634   1.0000            1.2100 &   2.2667 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[10] (net)
                               2   2.6359 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5245/A (NBUFFX2_HVT)
                                            0.1473   0.4634   1.0000   0.1041   0.1041 &   2.3708 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5245/Y (NBUFFX2_HVT)
                                                     0.3504   1.0000            0.6526 &   3.0234 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_54 (net)
                               1  11.5723 
  I_SDRAM_TOP/I_SDRAM_IF/U15570/A4 (AO22X1_RVT)
                                            0.0193   0.3504   1.0000   0.0134   0.0145 &   3.0379 r
  I_SDRAM_TOP/I_SDRAM_IF/U15570/Y (AO22X1_RVT)       0.0974   1.0000            0.3551 &   3.3930 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[10] (net)
                               1   1.1458 
  U669/A (NBUFFX4_RVT)                      0.0082   0.0974   1.0000   0.0057   0.0057 &   3.3987 r
  U669/Y (NBUFFX4_RVT)                               0.1190   1.0000            0.1842 &   3.5829 r
  sd_DQ_out[10] (net)          1  10.9218 
  sd_DQ_out[10] (out)                       0.0000   0.1190   1.0000   0.0000   0.0002 &   3.5831 r
  data arrival time                                                                        3.5831

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5831
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5771


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0617     1.0617
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/CLK (DFFASX1_HVT)
                                                     0.0891                     0.0000     1.0617 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_26_/QN (DFFASX1_HVT)
                                                     0.4738   1.0000            1.2328 &   2.2946 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[26] (net)
                               2   3.0299 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5235/A (NBUFFX2_HVT)
                                            0.1095   0.4738   1.0000   0.0768   0.0768 &   2.3714 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5235/Y (NBUFFX2_HVT)
                                                     0.3380   1.0000            0.6542 &   3.0256 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_53 (net)
                               1  10.9430 
  I_SDRAM_TOP/I_SDRAM_IF/U15554/A4 (AO22X1_RVT)
                                            0.0121   0.3380   1.0000   0.0084   0.0094 &   3.0350 r
  I_SDRAM_TOP/I_SDRAM_IF/U15554/Y (AO22X1_RVT)       0.1028   1.0000            0.3526 &   3.3877 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[26] (net)
                               1   1.3346 
  U673/A (NBUFFX4_RVT)                      0.0081   0.1028   1.0000   0.0056   0.0056 &   3.3933 r
  U673/Y (NBUFFX4_RVT)                               0.1197   1.0000            0.1881 &   3.5814 r
  sd_DQ_out[26] (net)          1  11.0263 
  sd_DQ_out[26] (out)                       0.0000   0.1197   1.0000   0.0000   0.0002 &   3.5816 r
  data arrival time                                                                        3.5816

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5816
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5756


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0568     1.0568
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/CLK (DFFASX1_HVT)
                                                     0.0810                     0.0000     1.0568 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_14_/QN (DFFASX1_HVT)
                                                     0.4511   1.0000            1.1895 &   2.2463 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[14] (net)
                               2   2.1641 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4960/A (NBUFFX2_HVT)
                                            0.1057   0.4511   1.0000   0.0740   0.0740 &   2.3204 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_4960/Y (NBUFFX2_HVT)
                                                     0.3652   1.0000            0.6507 &   2.9711 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_19 (net)
                               1  12.3258 
  I_SDRAM_TOP/I_SDRAM_IF/U15566/A4 (AO22X1_RVT)
                                            0.0986   0.3652   1.0000   0.0664   0.0676 &   3.0387 r
  I_SDRAM_TOP/I_SDRAM_IF/U15566/Y (AO22X1_RVT)       0.0934   1.0000            0.3558 &   3.3944 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[14] (net)
                               1   0.8271 
  U682/A (NBUFFX4_RVT)                      0.0000   0.0934   1.0000   0.0000   0.0000 &   3.3944 r
  U682/Y (NBUFFX4_RVT)                               0.1193   1.0000            0.1818 &   3.5762 r
  sd_DQ_out[14] (net)          1  10.9698 
  sd_DQ_out[14] (out)                       0.0000   0.1193   1.0000   0.0000   0.0002 &   3.5764 r
  data arrival time                                                                        3.5764

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5764
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5704


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0568     1.0568
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/CLK (DFFASX1_HVT)
                                                     0.0810                     0.0000     1.0568 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_22_/QN (DFFASX1_HVT)
                                                     0.4642   1.0000            1.2113 &   2.2681 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[22] (net)
                               2   2.6655 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5132/A (NBUFFX2_HVT)
                                            0.1403   0.4642   1.0000   0.1000   0.1000 &   2.3681 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5132/Y (NBUFFX2_HVT)
                                                     0.3629   1.0000            0.6595 &   3.0276 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_40 (net)
                               1  12.2038 
  I_SDRAM_TOP/I_SDRAM_IF/U15558/A4 (AO22X1_RVT)
                                            0.0000   0.3629   1.0000   0.0000   0.0013 &   3.0288 r
  I_SDRAM_TOP/I_SDRAM_IF/U15558/Y (AO22X1_RVT)       0.0964   1.0000            0.3595 &   3.3883 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[22] (net)
                               1   1.0547 
  U678/A (NBUFFX4_RVT)                      0.0000   0.0964   1.0000   0.0000   0.0000 &   3.3883 r
  U678/Y (NBUFFX4_RVT)                               0.1192   1.0000            0.1837 &   3.5720 r
  sd_DQ_out[22] (net)          1  10.9544 
  sd_DQ_out[22] (out)                       0.0000   0.1192   1.0000   0.0000   0.0002 &   3.5721 r
  data arrival time                                                                        3.5721

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5661


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4017   1.0000            0.7255 &   4.0359 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.0460 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.1027   0.4017   1.0000   0.0703   0.0706 &   4.1065 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2678   1.0000            0.5731 &   4.6796 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  31.4097 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[7] (SRAM2RW128x16)
                                            0.0689   0.2684   1.0000   0.0449   0.0555 &   4.7351 r
  data arrival time                                                                        4.7351

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0097     3.1767
  data required time                                                                       3.1767
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1767
  data arrival time                                                                       -4.7351
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5583


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4017   1.0000            0.7255 &   4.0359 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.0460 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.1027   0.4017   1.0000   0.0703   0.0706 &   4.1065 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2678   1.0000            0.5731 &   4.6796 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  31.4097 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[7] (SRAM2RW128x16)
                                            0.0689   0.2684   1.0000   0.0449   0.0554 &   4.7350 r
  data arrival time                                                                        4.7350

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0097     3.1767
  data required time                                                                       3.1767
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1767
  data arrival time                                                                       -4.7350
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5583


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4017   1.0000            0.7255 &   4.0359 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.0460 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.1027   0.4017   1.0000   0.0703   0.0706 &   4.1065 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2678   1.0000            0.5731 &   4.6796 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  31.4097 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[7] (SRAM2RW128x16)
                                            0.0689   0.2684   1.0000   0.0448   0.0554 &   4.7350 r
  data arrival time                                                                        4.7350

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0097     3.1767
  data required time                                                                       3.1767
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1767
  data arrival time                                                                       -4.7350
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5582


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4514/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4514/Y (AO22X1_HVT)         0.4017   1.0000            0.7255 &   4.0359 r
  I_RISC_CORE/HFSNET_30 (net)
                               1   6.0460 
  I_RISC_CORE/ZBUF_81_inst_4980/A (NBUFFX8_HVT)
                                            0.1027   0.4017   1.0000   0.0703   0.0706 &   4.1065 r
  I_RISC_CORE/ZBUF_81_inst_4980/Y (NBUFFX8_HVT)      0.2678   1.0000            0.5731 &   4.6796 r
  I_RISC_CORE/ZBUF_81_20 (net)
                               4  31.4097 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[7] (SRAM2RW128x16)
                                            0.0689   0.2684   1.0000   0.0448   0.0554 &   4.7350 r
  data arrival time                                                                        4.7350

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0097     3.1767
  data required time                                                                       3.1767
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1767
  data arrival time                                                                       -4.7350
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5582


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0637     1.0637
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0637 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_13_/QN (DFFASX1_HVT)
                                                     0.4696   1.0000            1.2274 &   2.2911 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[13] (net)
                               2   2.8680 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4967/A (NBUFFX2_HVT)
                                            0.0553   0.4696   1.0000   0.0371   0.0372 &   2.3283 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4967/Y (NBUFFX2_HVT)
                                                     0.3464   1.0000            0.6553 &   2.9835 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_20 (net)
                               1  11.3664 
  I_SDRAM_TOP/I_SDRAM_IF/U15567/A4 (AO22X1_RVT)
                                            0.0628   0.3464   1.0000   0.0423   0.0434 &   3.0269 r
  I_SDRAM_TOP/I_SDRAM_IF/U15567/Y (AO22X1_RVT)       0.0936   1.0000            0.3514 &   3.3783 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[13] (net)
                               1   1.0479 
  U656/A (NBUFFX4_RVT)                      0.0000   0.0936   1.0000   0.0000   0.0000 &   3.3783 r
  U656/Y (NBUFFX4_RVT)                               0.1213   1.0000            0.1831 &   3.5614 r
  sd_DQ_out[13] (net)          1  11.2967 
  sd_DQ_out[13] (out)                       0.0000   0.1213   1.0000   0.0000   0.0002 &   3.5616 r
  data arrival time                                                                        3.5616

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5616
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5556


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.3947   1.0000            0.7214 &   4.0316 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   5.8578 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0524   0.3947   1.0000   0.0368   0.0371 &   4.0686 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2759   1.0000            0.5719 &   4.6406 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  33.2474 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[5] (SRAM2RW128x16)
                                            0.1042   0.2766   1.0000   0.0725   0.0842 &   4.7248 r
  data arrival time                                                                        4.7248

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0117     3.1748
  data required time                                                                       3.1748
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1748
  data arrival time                                                                       -4.7248
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5501


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.3947   1.0000            0.7214 &   4.0316 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   5.8578 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0524   0.3947   1.0000   0.0368   0.0371 &   4.0686 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2759   1.0000            0.5719 &   4.6406 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  33.2474 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[5] (SRAM2RW128x16)
                                            0.1042   0.2766   1.0000   0.0725   0.0842 &   4.7248 r
  data arrival time                                                                        4.7248

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0117     3.1748
  data required time                                                                       3.1748
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1748
  data arrival time                                                                       -4.7248
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5500


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.3947   1.0000            0.7214 &   4.0316 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   5.8578 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0524   0.3947   1.0000   0.0368   0.0371 &   4.0686 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2759   1.0000            0.5719 &   4.6406 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  33.2474 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[5] (SRAM2RW128x16)
                                            0.1040   0.2767   1.0000   0.0723   0.0826 &   4.7232 r
  data arrival time                                                                        4.7232

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0117     3.1748
  data required time                                                                       3.1748
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1748
  data arrival time                                                                       -4.7232
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5484


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4515/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4515/Y (AO22X1_HVT)         0.3947   1.0000            0.7214 &   4.0316 r
  I_RISC_CORE/HFSNET_31 (net)
                               1   5.8578 
  I_RISC_CORE/ZBUF_81_inst_5268/A (NBUFFX8_HVT)
                                            0.0524   0.3947   1.0000   0.0368   0.0371 &   4.0686 r
  I_RISC_CORE/ZBUF_81_inst_5268/Y (NBUFFX8_HVT)      0.2759   1.0000            0.5719 &   4.6406 r
  I_RISC_CORE/ZBUF_81_57 (net)
                               4  33.2474 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[5] (SRAM2RW128x16)
                                            0.1040   0.2767   1.0000   0.0723   0.0826 &   4.7231 r
  data arrival time                                                                        4.7231

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0117     3.1747
  data required time                                                                       3.1748
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1748
  data arrival time                                                                       -4.7231
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5484


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0567     1.0567
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/CLK (DFFASX1_HVT)
                                                     0.0810                     0.0000     1.0567 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_6_/QN (DFFASX1_HVT)
                                                     0.4482   1.0000            1.1847 &   2.2414 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[6] (net)
                               2   2.0528 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5196/A (NBUFFX2_HVT)
                                            0.1003   0.4482   1.0000   0.0687   0.0687 &   2.3102 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5196/Y (NBUFFX2_HVT)
                                                     0.3812   1.0000            0.6565 &   2.9667 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_48 (net)
                               1  13.1340 
  I_SDRAM_TOP/I_SDRAM_IF/U15574/A4 (AO22X1_RVT)
                                            0.0460   0.3812   1.0000   0.0319   0.0333 &   3.0000 r
  I_SDRAM_TOP/I_SDRAM_IF/U15574/Y (AO22X1_RVT)       0.0938   1.0000            0.3664 &   3.3664 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[6] (net)
                               1   0.9623 
  U670/A (NBUFFX4_RVT)                      0.0000   0.0938   1.0000   0.0000   0.0000 &   3.3664 r
  U670/Y (NBUFFX4_RVT)                               0.1203   1.0000            0.1827 &   3.5491 r
  sd_DQ_out[6] (net)           1  11.1389 
  sd_DQ_out[6] (out)                        0.0000   0.1203   1.0000   0.0000   0.0002 &   3.5493 r
  data arrival time                                                                        3.5493

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5493
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5433


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0638     1.0638
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0638 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_3_/QN (DFFASX1_HVT)
                                                     0.4691   1.0000            1.2265 &   2.2903 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[3] (net)
                               2   2.8476 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5177/A (NBUFFX2_HVT)
                                            0.0681   0.4691   1.0000   0.0482   0.0483 &   2.3386 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5177/Y (NBUFFX2_HVT)
                                                     0.3379   1.0000            0.6506 &   2.9892 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_45 (net)
                               1  10.9391 
  I_SDRAM_TOP/I_SDRAM_IF/U15577/A4 (AO22X1_RVT)
                                            0.0470   0.3379   1.0000   0.0325   0.0335 &   3.0227 r
  I_SDRAM_TOP/I_SDRAM_IF/U15577/Y (AO22X1_RVT)       0.0941   1.0000            0.3431 &   3.3658 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[3] (net)
                               1   0.8492 
  U668/A (NBUFFX4_RVT)                      0.0000   0.0941   1.0000   0.0000   0.0000 &   3.3658 r
  U668/Y (NBUFFX4_RVT)                               0.1191   1.0000            0.1821 &   3.5479 r
  sd_DQ_out[3] (net)           1  10.9384 
  sd_DQ_out[3] (out)                        0.0000   0.1191   1.0000   0.0000   0.0002 &   3.5481 r
  data arrival time                                                                        3.5481

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5481
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5421


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0098 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3639   1.0000            0.7039 &   4.0142 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.0280 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0630   0.3639   1.0000   0.0440   0.0443 &   4.0585 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.3719   1.0000            0.6071 &   4.6656 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  24.5974 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[6] (SRAM2RW128x16)
                                            0.0169   0.3721   1.0000   0.0117   0.0194 &   4.6850 r
  data arrival time                                                                        4.6850

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0349     3.1516
  data required time                                                                       3.1516
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1516
  data arrival time                                                                       -4.6850
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5334


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0098 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3639   1.0000            0.7039 &   4.0142 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.0280 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0630   0.3639   1.0000   0.0440   0.0443 &   4.0585 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.3719   1.0000            0.6071 &   4.6656 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  24.5974 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[6] (SRAM2RW128x16)
                                            0.0169   0.3721   1.0000   0.0117   0.0194 &   4.6850 r
  data arrival time                                                                        4.6850

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0349     3.1516
  data required time                                                                       3.1516
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1516
  data arrival time                                                                       -4.6850
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5334


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0098 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3639   1.0000            0.7039 &   4.0142 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.0280 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0630   0.3639   1.0000   0.0440   0.0443 &   4.0585 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.3719   1.0000            0.6071 &   4.6656 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  24.5974 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[6] (SRAM2RW128x16)
                                            0.0169   0.3721   1.0000   0.0117   0.0193 &   4.6849 r
  data arrival time                                                                        4.6849

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0349     3.1516
  data required time                                                                       3.1516
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1516
  data arrival time                                                                       -4.6849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5334


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4508/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0098 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4508/Y (AO22X1_HVT)         0.3639   1.0000            0.7039 &   4.0142 r
  I_RISC_CORE/HFSNET_24 (net)
                               1   5.0280 
  I_RISC_CORE/ZBUF_81_inst_5220/A (NBUFFX4_HVT)
                                            0.0630   0.3639   1.0000   0.0440   0.0443 &   4.0585 r
  I_RISC_CORE/ZBUF_81_inst_5220/Y (NBUFFX4_HVT)      0.3719   1.0000            0.6071 &   4.6656 r
  I_RISC_CORE/ZBUF_81_51 (net)
                               4  24.5974 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[6] (SRAM2RW128x16)
                                            0.0169   0.3721   1.0000   0.0117   0.0193 &   4.6849 r
  data arrival time                                                                        4.6849

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0349     3.1516
  data required time                                                                       3.1516
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1516
  data arrival time                                                                       -4.6849
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5333


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.3887   1.0000            0.7180 &   4.0282 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   5.6957 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0669   0.3887   1.0000   0.0469   0.0472 &   4.0753 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2735   1.0000            0.5659 &   4.6413 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  32.6790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[8] (SRAM2RW128x16)
                                            0.0813   0.2743   1.0000   0.0547   0.0668 &   4.7081 r
  data arrival time                                                                        4.7081

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0111     3.1753
  data required time                                                                       3.1753
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1753
  data arrival time                                                                       -4.7081
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5327


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.3887   1.0000            0.7180 &   4.0282 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   5.6957 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0669   0.3887   1.0000   0.0469   0.0472 &   4.0753 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2735   1.0000            0.5659 &   4.6413 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  32.6790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[8] (SRAM2RW128x16)
                                            0.0813   0.2743   1.0000   0.0547   0.0668 &   4.7080 r
  data arrival time                                                                        4.7080

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0111     3.1753
  data required time                                                                       3.1753
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1753
  data arrival time                                                                       -4.7080
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5327


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.3887   1.0000            0.7180 &   4.0282 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   5.6957 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0669   0.3887   1.0000   0.0469   0.0472 &   4.0753 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2735   1.0000            0.5659 &   4.6413 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  32.6790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[8] (SRAM2RW128x16)
                                            0.0811   0.2743   1.0000   0.0545   0.0651 &   4.7064 r
  data arrival time                                                                        4.7064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0111     3.1753
  data required time                                                                       3.1753
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1753
  data arrival time                                                                       -4.7064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5311


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4517/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4517/Y (AO22X1_HVT)         0.3887   1.0000            0.7180 &   4.0282 r
  I_RISC_CORE/HFSNET_33 (net)
                               1   5.6957 
  I_RISC_CORE/ZBUF_81_inst_5277/A (NBUFFX8_HVT)
                                            0.0669   0.3887   1.0000   0.0469   0.0472 &   4.0753 r
  I_RISC_CORE/ZBUF_81_inst_5277/Y (NBUFFX8_HVT)      0.2735   1.0000            0.5659 &   4.6413 r
  I_RISC_CORE/ZBUF_81_59 (net)
                               4  32.6790 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[8] (SRAM2RW128x16)
                                            0.0811   0.2743   1.0000   0.0545   0.0651 &   4.7064 r
  data arrival time                                                                        4.7064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0111     3.1753
  data required time                                                                       3.1753
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1753
  data arrival time                                                                       -4.7064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5310


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3548   1.0000            0.6986 &   4.0089 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   4.7788 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0541   0.3548   1.0000   0.0385   0.0387 &   4.0476 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.2882   1.0000            0.5481 &   4.5956 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  36.1369 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[3] (SRAM2RW128x16)
                                            0.1300   0.2890   1.0000   0.0910   0.1039 &   4.6995 r
  data arrival time                                                                        4.6995

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0147     3.1718
  data required time                                                                       3.1718
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1718
  data arrival time                                                                       -4.6995
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5278


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3548   1.0000            0.6986 &   4.0089 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   4.7788 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0541   0.3548   1.0000   0.0385   0.0387 &   4.0476 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.2882   1.0000            0.5481 &   4.5956 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  36.1369 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[3] (SRAM2RW128x16)
                                            0.1300   0.2890   1.0000   0.0910   0.1039 &   4.6995 r
  data arrival time                                                                        4.6995

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0147     3.1718
  data required time                                                                       3.1718
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1718
  data arrival time                                                                       -4.6995
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5278


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3548   1.0000            0.6986 &   4.0089 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   4.7788 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0541   0.3548   1.0000   0.0385   0.0387 &   4.0476 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.2882   1.0000            0.5481 &   4.5956 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  36.1369 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[3] (SRAM2RW128x16)
                                            0.1297   0.2890   1.0000   0.0908   0.1022 &   4.6978 r
  data arrival time                                                                        4.6978

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0147     3.1717
  data required time                                                                       3.1717
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1717
  data arrival time                                                                       -4.6978
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5261


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4509/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3104 r
  I_RISC_CORE/ctmTdsLR_1_4509/Y (AO22X1_HVT)         0.3548   1.0000            0.6986 &   4.0089 r
  I_RISC_CORE/HFSNET_25 (net)
                               1   4.7788 
  I_RISC_CORE/ZBUF_92_inst_5281/A (NBUFFX8_HVT)
                                            0.0541   0.3548   1.0000   0.0385   0.0387 &   4.0476 r
  I_RISC_CORE/ZBUF_92_inst_5281/Y (NBUFFX8_HVT)      0.2882   1.0000            0.5481 &   4.5956 r
  I_RISC_CORE/ZBUF_92_60 (net)
                               4  36.1369 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[3] (SRAM2RW128x16)
                                            0.1297   0.2890   1.0000   0.0908   0.1022 &   4.6978 r
  data arrival time                                                                        4.6978

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0147     3.1717
  data required time                                                                       3.1717
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1717
  data arrival time                                                                       -4.6978
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5261


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0637     1.0637
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0637 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_7_/QN (DFFASX1_HVT)
                                                     0.4664   1.0000            1.2222 &   2.2859 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[7] (net)
                               2   2.7473 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5234/A (NBUFFX2_HVT)
                                            0.0505   0.4664   1.0000   0.0350   0.0350 &   2.3209 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5234/Y (NBUFFX2_HVT)
                                                     0.3282   1.0000            0.6437 &   2.9646 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_52 (net)
                               1  10.4552 
  I_SDRAM_TOP/I_SDRAM_IF/U15573/A4 (AO22X1_RVT)
                                            0.0499   0.3282   1.0000   0.0344   0.0353 &   3.0000 r
  I_SDRAM_TOP/I_SDRAM_IF/U15573/Y (AO22X1_RVT)       0.0976   1.0000            0.3456 &   3.3455 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[7] (net)
                               1   1.2099 
  U667/A (NBUFFX4_RVT)                      0.0000   0.0976   1.0000   0.0000   0.0000 &   3.3456 r
  U667/Y (NBUFFX4_RVT)                               0.1200   1.0000            0.1849 &   3.5305 r
  sd_DQ_out[7] (net)           1  11.0867 
  sd_DQ_out[7] (out)                        0.0000   0.1200   1.0000   0.0000   0.0002 &   3.5307 r
  data arrival time                                                                        3.5307

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5307
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5247


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.3893   1.0000            0.7183 &   4.0284 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   5.7110 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0817   0.3893   1.0000   0.0552   0.0554 &   4.0839 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2560   1.0000            0.5576 &   4.6415 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  28.9442 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[15] (SRAM2RW128x16)
                                            0.0668   0.2565   1.0000   0.0427   0.0528 &   4.6943 r
  data arrival time                                                                        4.6943

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0068     3.1796
  data required time                                                                       3.1796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1796
  data arrival time                                                                       -4.6943
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5147


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.3893   1.0000            0.7183 &   4.0284 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   5.7110 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0817   0.3893   1.0000   0.0552   0.0554 &   4.0839 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2560   1.0000            0.5576 &   4.6415 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  28.9442 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[15] (SRAM2RW128x16)
                                            0.0667   0.2565   1.0000   0.0427   0.0528 &   4.6943 r
  data arrival time                                                                        4.6943

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0068     3.1796
  data required time                                                                       3.1796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1796
  data arrival time                                                                       -4.6943
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5146


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.3893   1.0000            0.7183 &   4.0284 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   5.7110 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0817   0.3893   1.0000   0.0552   0.0554 &   4.0839 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2560   1.0000            0.5576 &   4.6415 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  28.9442 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[15] (SRAM2RW128x16)
                                            0.0667   0.2565   1.0000   0.0427   0.0518 &   4.6932 r
  data arrival time                                                                        4.6932

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0068     3.1796
  data required time                                                                       3.1796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1796
  data arrival time                                                                       -4.6932
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5136


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4522/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4522/Y (AO22X1_HVT)         0.3893   1.0000            0.7183 &   4.0284 r
  I_RISC_CORE/HFSNET_23 (net)
                               1   5.7110 
  I_RISC_CORE/ZBUF_81_inst_5247/A (NBUFFX8_HVT)
                                            0.0817   0.3893   1.0000   0.0552   0.0554 &   4.0839 r
  I_RISC_CORE/ZBUF_81_inst_5247/Y (NBUFFX8_HVT)      0.2560   1.0000            0.5576 &   4.6415 r
  I_RISC_CORE/ZBUF_81_54 (net)
                               4  28.9442 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[15] (SRAM2RW128x16)
                                            0.0666   0.2565   1.0000   0.0426   0.0514 &   4.6929 r
  data arrival time                                                                        4.6929

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0068     3.1796
  data required time                                                                       3.1796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1796
  data arrival time                                                                       -4.6929
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5133


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.3861   1.0000            0.7165 &   4.0269 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   5.6241 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.3861   1.0000   0.0000   0.0003 &   4.0271 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2807   1.0000            0.5677 &   4.5948 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  34.3091 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[2] (SRAM2RW128x16)
                                            0.1111   0.2814   1.0000   0.0789   0.0908 &   4.6856 r
  data arrival time                                                                        4.6856

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0129     3.1736
  data required time                                                                       3.1736
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1736
  data arrival time                                                                       -4.6856
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5120


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.3861   1.0000            0.7165 &   4.0269 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   5.6241 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.3861   1.0000   0.0000   0.0003 &   4.0271 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2807   1.0000            0.5677 &   4.5948 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  34.3091 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[2] (SRAM2RW128x16)
                                            0.1111   0.2814   1.0000   0.0789   0.0908 &   4.6856 r
  data arrival time                                                                        4.6856

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0129     3.1736
  data required time                                                                       3.1736
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1736
  data arrival time                                                                       -4.6856
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5120


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.3861   1.0000            0.7165 &   4.0269 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   5.6241 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.3861   1.0000   0.0000   0.0003 &   4.0271 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2807   1.0000            0.5677 &   4.5948 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  34.3091 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[2] (SRAM2RW128x16)
                                            0.1111   0.2814   1.0000   0.0789   0.0907 &   4.6855 r
  data arrival time                                                                        4.6855

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0129     3.1736
  data required time                                                                       3.1736
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1736
  data arrival time                                                                       -4.6855
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5119


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4510/A3 (AO22X1_HVT)
                                            0.0137   0.3521   1.0000   0.0095   0.0097 &   3.3103 r
  I_RISC_CORE/ctmTdsLR_1_4510/Y (AO22X1_HVT)         0.3861   1.0000            0.7165 &   4.0269 r
  I_RISC_CORE/HFSNET_26 (net)
                               1   5.6241 
  I_RISC_CORE/ZBUF_81_inst_5143/A (NBUFFX8_HVT)
                                            0.0000   0.3861   1.0000   0.0000   0.0003 &   4.0271 r
  I_RISC_CORE/ZBUF_81_inst_5143/Y (NBUFFX8_HVT)      0.2807   1.0000            0.5677 &   4.5948 r
  I_RISC_CORE/ZBUF_81_43 (net)
                               4  34.3091 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[2] (SRAM2RW128x16)
                                            0.1111   0.2814   1.0000   0.0789   0.0907 &   4.6855 r
  data arrival time                                                                        4.6855

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0129     3.1736
  data required time                                                                       3.1736
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1736
  data arrival time                                                                       -4.6855
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5119


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0617     1.0617
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/CLK (DFFASX1_HVT)
                                                     0.0891                     0.0000     1.0617 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_30_/QN (DFFASX1_HVT)
                                                     0.4766   1.0000            1.2375 &   2.2992 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[30] (net)
                               2   3.1370 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_4943/A (NBUFFX4_HVT)
                                            0.0331   0.4766   1.0000   0.0229   0.0230 &   2.3222 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_4943/Y (NBUFFX4_HVT)
                                                     0.2910   1.0000            0.6532 &   2.9753 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_17 (net)
                               1  16.2702 
  I_SDRAM_TOP/I_SDRAM_IF/U15550/A4 (AO22X1_RVT)
                                            0.0547   0.2918   1.0000   0.0338   0.0360 &   3.0114 r
  I_SDRAM_TOP/I_SDRAM_IF/U15550/Y (AO22X1_RVT)       0.0924   1.0000            0.3230 &   3.3344 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[30] (net)
                               1   0.9478 
  U601/A (NBUFFX4_RVT)                      0.0000   0.0924   1.0000   0.0000   0.0000 &   3.3344 r
  U601/Y (NBUFFX4_RVT)                               0.1202   1.0000            0.1817 &   3.5161 r
  sd_DQ_out[30] (net)          1  11.1252 
  sd_DQ_out[30] (out)                       0.0000   0.1202   1.0000   0.0000   0.0002 &   3.5163 r
  data arrival time                                                                        3.5163

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5163
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5103


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0568     1.0568
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/CLK (DFFASX1_HVT)
                                                     0.0810                     0.0000     1.0568 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_2_/QN (DFFASX1_HVT)
                                                     0.4516   1.0000            1.1903 &   2.2471 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[2] (net)
                               2   2.1833 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5173/A (NBUFFX2_HVT)
                                            0.0395   0.4516   1.0000   0.0271   0.0271 &   2.2743 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5173/Y (NBUFFX2_HVT)
                                                     0.3562   1.0000            0.6466 &   2.9208 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_43 (net)
                               1  11.8735 
  I_SDRAM_TOP/I_SDRAM_IF/U15578/A4 (AO22X1_RVT)
                                            0.0677   0.3562   1.0000   0.0486   0.0498 &   2.9706 r
  I_SDRAM_TOP/I_SDRAM_IF/U15578/Y (AO22X1_RVT)       0.0931   1.0000            0.3539 &   3.3245 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[2] (net)
                               1   0.9403 
  U675/A (NBUFFX4_RVT)                      0.0000   0.0931   1.0000   0.0000   0.0000 &   3.3245 r
  U675/Y (NBUFFX4_RVT)                               0.1208   1.0000            0.1825 &   3.5070 r
  sd_DQ_out[2] (net)           1  11.2207 
  sd_DQ_out[2] (out)                        0.0000   0.1208   1.0000   0.0000   0.0002 &   3.5072 r
  data arrival time                                                                        3.5072

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.5072
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.5012


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3742   1.0000            0.7098 &   4.0199 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.3084 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0364   0.3742   1.0000   0.0252   0.0254 &   4.0453 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2644   1.0000            0.5498 &   4.5952 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  30.6267 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[10] (SRAM2RW128x16)
                                            0.0850   0.2651   1.0000   0.0587   0.0703 &   4.6655 r
  data arrival time                                                                        4.6655

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0089     3.1776
  data required time                                                                       3.1776
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1776
  data arrival time                                                                       -4.6655
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4879


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3742   1.0000            0.7098 &   4.0199 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.3084 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0364   0.3742   1.0000   0.0252   0.0254 &   4.0453 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2644   1.0000            0.5498 &   4.5952 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  30.6267 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[10] (SRAM2RW128x16)
                                            0.0850   0.2651   1.0000   0.0587   0.0703 &   4.6654 r
  data arrival time                                                                        4.6654

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0089     3.1776
  data required time                                                                       3.1776
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1776
  data arrival time                                                                       -4.6654
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4879


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3742   1.0000            0.7098 &   4.0199 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.3084 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0364   0.3742   1.0000   0.0252   0.0254 &   4.0453 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2644   1.0000            0.5498 &   4.5952 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  30.6267 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[10] (SRAM2RW128x16)
                                            0.0847   0.2651   1.0000   0.0585   0.0686 &   4.6638 r
  data arrival time                                                                        4.6638

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0089     3.1775
  data required time                                                                       3.1775
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1775
  data arrival time                                                                       -4.6638
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4862


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4521/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4521/Y (AO22X1_HVT)         0.3742   1.0000            0.7098 &   4.0199 r
  I_RISC_CORE/HFSNET_37 (net)
                               1   5.3084 
  I_RISC_CORE/ZBUF_92_inst_5287/A (NBUFFX8_HVT)
                                            0.0364   0.3742   1.0000   0.0252   0.0254 &   4.0453 r
  I_RISC_CORE/ZBUF_92_inst_5287/Y (NBUFFX8_HVT)      0.2644   1.0000            0.5498 &   4.5952 r
  I_RISC_CORE/ZBUF_92_61 (net)
                               4  30.6267 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[10] (SRAM2RW128x16)
                                            0.0847   0.2651   1.0000   0.0585   0.0685 &   4.6637 r
  data arrival time                                                                        4.6637

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0089     3.1775
  data required time                                                                       3.1775
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1775
  data arrival time                                                                       -4.6637
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4861


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0638     1.0638
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0638 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_27_/QN (DFFASX1_HVT)
                                                     0.4590   1.0000            1.2098 &   2.2736 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[27] (net)
                               2   2.4615 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5129/A (NBUFFX2_HVT)
                                            0.0361   0.4590   1.0000   0.0250   0.0250 &   2.2986 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5129/Y (NBUFFX2_HVT)
                                                     0.3258   1.0000            0.6369 &   2.9355 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_40 (net)
                               1  10.3381 
  I_SDRAM_TOP/I_SDRAM_IF/U15553/A4 (AO22X1_RVT)
                                            0.0267   0.3258   1.0000   0.0185   0.0194 &   2.9550 r
  I_SDRAM_TOP/I_SDRAM_IF/U15553/Y (AO22X1_RVT)       0.0964   1.0000            0.3434 &   3.2983 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[27] (net)
                               1   1.1545 
  U665/A (NBUFFX4_RVT)                      0.0055   0.0964   1.0000   0.0038   0.0038 &   3.3022 r
  U665/Y (NBUFFX4_RVT)                               0.1195   1.0000            0.1839 &   3.4861 r
  sd_DQ_out[27] (net)          1  11.0025 
  sd_DQ_out[27] (out)                       0.0000   0.1195   1.0000   0.0000   0.0002 &   3.4862 r
  data arrival time                                                                        3.4862

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.4862
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4802


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0637     1.0637
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0637 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_25_/QN (DFFASX1_HVT)
                                                     0.4563   1.0000            1.2054 &   2.2690 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[25] (net)
                               2   2.3595 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5254/A (NBUFFX4_HVT)
                                            0.0509   0.4563   1.0000   0.0352   0.0352 &   2.3043 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_5254/Y (NBUFFX4_HVT)
                                                     0.2931   1.0000            0.6389 &   2.9431 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_55 (net)
                               1  16.5225 
  I_SDRAM_TOP/I_SDRAM_IF/U15555/A4 (AO22X1_RVT)
                                            0.0401   0.2939   1.0000   0.0263   0.0287 &   2.9718 r
  I_SDRAM_TOP/I_SDRAM_IF/U15555/Y (AO22X1_RVT)       0.0927   1.0000            0.3251 &   3.2969 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[25] (net)
                               1   0.9962 
  U655/A (NBUFFX4_RVT)                      0.0000   0.0927   1.0000   0.0000   0.0000 &   3.2969 r
  U655/Y (NBUFFX4_RVT)                               0.1190   1.0000            0.1812 &   3.4781 r
  sd_DQ_out[25] (net)          1  10.9253 
  sd_DQ_out[25] (out)                       0.0000   0.1190   1.0000   0.0000   0.0002 &   3.4783 r
  data arrival time                                                                        3.4783

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.4783
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4723


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3725   1.0000            0.7087 &   4.0188 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.2583 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0531   0.3725   1.0000   0.0375   0.0378 &   4.0566 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2533   1.0000            0.5430 &   4.5996 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  28.3233 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/I1[13] (SRAM2RW128x16)
                                            0.0588   0.2538   1.0000   0.0413   0.0509 &   4.6505 r
  data arrival time                                                                        4.6505

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0059     3.1805
  data required time                                                                       3.1805
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1805
  data arrival time                                                                       -4.6505
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4700


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3725   1.0000            0.7087 &   4.0188 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.2583 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0531   0.3725   1.0000   0.0375   0.0378 &   4.0566 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2533   1.0000            0.5430 &   4.5996 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  28.3233 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/I1[13] (SRAM2RW128x16)
                                            0.0588   0.2538   1.0000   0.0413   0.0509 &   4.6505 r
  data arrival time                                                                        4.6505

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0059     3.1805
  data required time                                                                       3.1805
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1805
  data arrival time                                                                       -4.6505
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4700


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3725   1.0000            0.7087 &   4.0188 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.2583 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0531   0.3725   1.0000   0.0375   0.0378 &   4.0566 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2533   1.0000            0.5430 &   4.5996 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  28.3233 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/I1[13] (SRAM2RW128x16)
                                            0.0587   0.2538   1.0000   0.0413   0.0506 &   4.6502 r
  data arrival time                                                                        4.6502

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0059     3.1805
  data required time                                                                       3.1805
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1805
  data arrival time                                                                       -4.6502
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4697


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3647   1.0000            1.5068 &   2.4359 f
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.7483 
  I_RISC_CORE/U1314/A (NBUFFX2_HVT)         0.0000   0.3647   1.0000   0.0000   0.0013 &   2.4372 f
  I_RISC_CORE/U1314/Y (NBUFFX2_HVT)                  0.2141   1.0000            0.5410 &   2.9782 f
  I_RISC_CORE/n1839 (net)      6   5.3292 
  I_RISC_CORE/U1205/A (INVX2_HVT)           0.0000   0.2141   1.0000   0.0000   0.0002 &   2.9784 f
  I_RISC_CORE/U1205/Y (INVX2_HVT)                    0.3523   1.0000            0.3223 &   3.3006 r
  I_RISC_CORE/n1625 (net)     17  13.7227 
  I_RISC_CORE/ctmTdsLR_1_4513/A3 (AO22X1_HVT)
                                            0.0137   0.3520   1.0000   0.0095   0.0095 &   3.3101 r
  I_RISC_CORE/ctmTdsLR_1_4513/Y (AO22X1_HVT)         0.3725   1.0000            0.7087 &   4.0188 r
  I_RISC_CORE/HFSNET_29 (net)
                               1   5.2583 
  I_RISC_CORE/ZBUF_81_inst_5273/A (NBUFFX8_HVT)
                                            0.0531   0.3725   1.0000   0.0375   0.0378 &   4.0566 r
  I_RISC_CORE/ZBUF_81_inst_5273/Y (NBUFFX8_HVT)      0.2533   1.0000            0.5430 &   4.5996 r
  I_RISC_CORE/ZBUF_81_58 (net)
                               4  28.3233 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/I1[13] (SRAM2RW128x16)
                                            0.0587   0.2538   1.0000   0.0413   0.0506 &   4.6502 r
  data arrival time                                                                        4.6502

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0059     3.1805
  data required time                                                                       3.1805
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1805
  data arrival time                                                                       -4.6502
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4697


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0638     1.0638
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0638 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_23_/QN (DFFASX1_HVT)
                                                     0.4455   1.0000            1.1868 &   2.2506 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[23] (net)
                               2   1.9524 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5236/A (NBUFFX2_HVT)
                                            0.0364   0.4455   1.0000   0.0252   0.0252 &   2.2758 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_inst_5236/Y (NBUFFX2_HVT)
                                                     0.3201   1.0000            0.6239 &   2.8997 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_29_53 (net)
                               1  10.0681 
  I_SDRAM_TOP/I_SDRAM_IF/U15557/A4 (AO22X1_RVT)
                                            0.0470   0.3201   1.0000   0.0326   0.0335 &   2.9333 r
  I_SDRAM_TOP/I_SDRAM_IF/U15557/Y (AO22X1_RVT)       0.0984   1.0000            0.3390 &   3.2723 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[23] (net)
                               1   1.0631 
  U658/A (NBUFFX4_RVT)                      0.0000   0.0984   1.0000   0.0000   0.0000 &   3.2723 r
  U658/Y (NBUFFX4_RVT)                               0.1194   1.0000            0.1851 &   3.4573 r
  sd_DQ_out[23] (net)          1  10.9893 
  sd_DQ_out[23] (out)                       0.0000   0.1194   1.0000   0.0000   0.0002 &   3.4575 r
  data arrival time                                                                        3.4575

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.4575
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4515


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0636     1.0636
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0636 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_21_/QN (DFFASX1_HVT)
                                                     0.4375   1.0000            1.1690 &   2.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[21] (net)
                               2   1.6734 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5217/A (NBUFFX2_HVT)
                                            0.0000   0.4375   1.0000   0.0000   0.0000 &   2.2326 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_5217/Y (NBUFFX2_HVT)
                                                     0.3509   1.0000            0.6333 &   2.8659 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_51 (net)
                               1  11.6211 
  I_SDRAM_TOP/I_SDRAM_IF/U15559/A4 (AO22X1_RVT)
                                            0.0685   0.3509   1.0000   0.0463   0.0474 &   2.9134 r
  I_SDRAM_TOP/I_SDRAM_IF/U15559/Y (AO22X1_RVT)       0.0976   1.0000            0.3565 &   3.2699 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[21] (net)
                               1   1.2082 
  U660/A (NBUFFX4_RVT)                      0.0000   0.0976   1.0000   0.0000   0.0000 &   3.2699 r
  U660/Y (NBUFFX4_RVT)                               0.1206   1.0000            0.1853 &   3.4552 r
  sd_DQ_out[21] (net)          1  11.1851 
  sd_DQ_out[21] (out)                       0.0000   0.1206   1.0000   0.0000   0.0002 &   3.4554 r
  data arrival time                                                                        3.4554

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.4554
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.4494


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0638     1.0638
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/CLK (DFFASX1_HVT)
                                                     0.0913                     0.0000     1.0638 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_29_/QN (DFFASX1_HVT)
                                                     0.4147   1.0000            1.1178 &   2.1816 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[29] (net)
                               1   0.9021 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4961/A (NBUFFX4_HVT)
                                            0.0372   0.4147   1.0000   0.0258   0.0258 &   2.2074 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_inst_4961/Y (NBUFFX4_HVT)
                                                     0.2562   1.0000            0.5869 &   2.7943 r
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_23_19 (net)
                               2  12.7072 
  I_SDRAM_TOP/I_SDRAM_IF/U15551/A4 (AO22X1_RVT)
                                            0.0000   0.2562   1.0000   0.0000   0.0009 &   2.7952 r
  I_SDRAM_TOP/I_SDRAM_IF/U15551/Y (AO22X1_RVT)       0.1013   1.0000            0.3116 &   3.1067 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[29] (net)
                               1   1.2542 
  U663/A (NBUFFX4_RVT)                      0.0055   0.1013   1.0000   0.0038   0.0039 &   3.1106 r
  U663/Y (NBUFFX4_RVT)                               0.1199   1.0000            0.1872 &   3.2978 r
  sd_DQ_out[29] (net)          1  11.0615 
  sd_DQ_out[29] (out)                       0.0000   0.1199   1.0000   0.0000   0.0002 &   3.2980 r
  data arrival time                                                                        3.2980

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.2980
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.2920


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9810     0.9810
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     0.9810 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/Q (SDFFARX1_HVT)
                                                     0.1974   1.0000            1.2221 &   2.2031 f
  I_RISC_CORE/n1933 (net)      2   1.6989 
  I_RISC_CORE/HFSINV_193_1030/A (INVX0_HVT)
                                            0.0297   0.1974   1.0000   0.0211   0.0211 &   2.2242 f
  I_RISC_CORE/HFSINV_193_1030/Y (INVX0_HVT)          0.4193   1.0000            0.3453 &   2.5695 r
  I_RISC_CORE/HFSNET_67 (net)
                               1   5.0048 
  I_RISC_CORE/HFSINV_144_1029/A (INVX8_HVT)
                                            0.0000   0.4193   1.0000   0.0000   0.0000 &   2.5695 r
  I_RISC_CORE/HFSINV_144_1029/Y (INVX8_HVT)          0.3457   1.0000            0.4404 &   3.0099 f
  I_RISC_CORE/PSW[6] (net)    11  48.2264 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/SI (SDFFARX1_HVT)
                                            0.0000   0.3458   1.0000   0.0000   0.0002 &   3.0101 f
  data arrival time                                                                        3.0101

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8874     3.2874
  clock reconvergence pessimism                                                 0.0884     3.3758
  clock uncertainty                                                            -0.1000     3.2758
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)                  3.2758 r
  library setup time                                          1.0000           -1.4266     1.8492
  data required time                                                                       1.8492
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8492
  data arrival time                                                                       -3.0101
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1609


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9810     0.9810
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     0.9810 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2013   1.0000            1.2264 &   2.2075 f
  I_RISC_CORE/n1934 (net)      2   1.8265 
  I_RISC_CORE/HFSINV_171_1045/A (INVX0_HVT)
                                            0.0000   0.2013   1.0000   0.0000   0.0000 &   2.2075 f
  I_RISC_CORE/HFSINV_171_1045/Y (INVX0_HVT)          0.4249   1.0000            0.3508 &   2.5583 r
  I_RISC_CORE/HFSNET_77 (net)
                               1   5.0779 
  I_RISC_CORE/HFSINV_130_1044/A (INVX8_HVT)
                                            0.0000   0.4249   1.0000   0.0000   0.0000 &   2.5584 r
  I_RISC_CORE/HFSINV_130_1044/Y (INVX8_HVT)          0.3406   1.0000            0.4404 &   2.9988 f
  I_RISC_CORE/PSW[5] (net)    12  46.7393 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/SI (SDFFARX1_HVT)
                                            0.0000   0.3407   1.0000   0.0000   0.0001 &   2.9989 f
  data arrival time                                                                        2.9989

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8874     3.2874
  clock reconvergence pessimism                                                 0.0884     3.3758
  clock uncertainty                                                            -0.1000     3.2758
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_3_/CLK (SDFFARX1_HVT)                  3.2758 r
  library setup time                                          1.0000           -1.4237     1.8522
  data required time                                                                       1.8522
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8522
  data arrival time                                                                       -2.9989
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.1468


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0623     1.0623
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/CLK (DFFASX2_HVT)
                                                     0.0891                     0.0000     1.0623 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_28_/QN (DFFASX2_HVT)
                                                     0.5554   1.0000            1.1922 &   2.2545 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[28] (net)
                               2  12.0439 
  I_SDRAM_TOP/I_SDRAM_IF/U15552/A4 (AO22X1_RVT)
                                            0.1805   0.5554   1.0000   0.1302   0.1310 &   2.3855 f
  I_SDRAM_TOP/I_SDRAM_IF/U15552/Y (AO22X1_RVT)       0.1160   1.0000            0.5014 &   2.8869 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[28] (net)
                               1   0.8871 
  U677/A (NBUFFX4_RVT)                      0.0000   0.1160   1.0000   0.0000   0.0000 &   2.8869 f
  U677/Y (NBUFFX4_RVT)                               0.0986   1.0000            0.2159 &   3.1028 f
  sd_DQ_out[28] (net)          1  11.3847 
  sd_DQ_out[28] (out)                       0.0000   0.0986   1.0000   0.0000   0.0002 &   3.1030 f
  data arrival time                                                                        3.1030

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.1030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0970


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0624     1.0624
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/CLK (DFFASX2_HVT)
                                                     0.0891                     0.0000     1.0624 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_12_/QN (DFFASX2_HVT)
                                                     0.5675   1.0000            1.2087 &   2.2710 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[12] (net)
                               2  12.9826 
  I_SDRAM_TOP/I_SDRAM_IF/U15568/A4 (AO22X1_RVT)
                                            0.1009   0.5675   1.0000   0.0724   0.0733 &   2.3443 f
  I_SDRAM_TOP/I_SDRAM_IF/U15568/Y (AO22X1_RVT)       0.1172   1.0000            0.5060 &   2.8503 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[12] (net)
                               1   0.8362 
  U672/A (NBUFFX4_RVT)                      0.0000   0.1172   1.0000   0.0000   0.0000 &   2.8503 f
  U672/Y (NBUFFX4_RVT)                               0.0982   1.0000            0.2163 &   3.0666 f
  sd_DQ_out[12] (net)          1  11.2572 
  sd_DQ_out[12] (out)                       0.0000   0.0982   1.0000   0.0000   0.0002 &   3.0669 f
  data arrival time                                                                        3.0669

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.0669
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0609


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0623     1.0623
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/CLK (DFFASX2_HVT)
                                                     0.0891                     0.0000     1.0623 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_20_/QN (DFFASX2_HVT)
                                                     0.5535   1.0000            1.1895 &   2.2518 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[20] (net)
                               2  11.8902 
  I_SDRAM_TOP/I_SDRAM_IF/U15560/A4 (AO22X1_RVT)
                                            0.1410   0.5535   1.0000   0.0968   0.0975 &   2.3493 f
  I_SDRAM_TOP/I_SDRAM_IF/U15560/Y (AO22X1_RVT)       0.1142   1.0000            0.4965 &   2.8459 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[20] (net)
                               1   0.7519 
  U676/A (NBUFFX4_RVT)                      0.0000   0.1142   1.0000   0.0000   0.0000 &   2.8459 f
  U676/Y (NBUFFX4_RVT)                               0.0995   1.0000            0.2153 &   3.0612 f
  sd_DQ_out[20] (net)          1  11.6725 
  sd_DQ_out[20] (out)                       0.0000   0.0995   1.0000   0.0000   0.0003 &   3.0615 f
  data arrival time                                                                        3.0615

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -3.0615
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0555


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9810     0.9810
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     0.9810 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3183   1.0000            1.4339 &   2.4149 r
  I_RISC_CORE/n1931 (net)      4   4.8149 
  I_RISC_CORE/HFSBUF_334_1042/A (NBUFFX8_HVT)
                                            0.0303   0.3183   1.0000   0.0210   0.0210 &   2.4360 r
  I_RISC_CORE/HFSBUF_334_1042/Y (NBUFFX8_HVT)        0.3114   1.0000            0.5357 &   2.9717 r
  I_RISC_CORE/PSW[8] (net)    10  42.2453 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/SI (SDFFARX1_HVT)
                                            0.0095   0.3114   1.0000   0.0066   0.0066 &   2.9783 r
  data arrival time                                                                        2.9783

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8874     3.2874
  clock reconvergence pessimism                                                 0.0884     3.3758
  clock uncertainty                                                            -0.1000     3.2758
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)                  3.2758 r
  library setup time                                          1.0000           -1.3288     1.9470
  data required time                                                                       1.9470
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9470
  data arrival time                                                                       -2.9783
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0313


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4328 r
  I_RISC_CORE/n1824 (net)      2   2.0505 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2289   1.0000   0.0000   0.0000 &   2.4329 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3225   1.0000            0.4610 &   2.8939 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.3098 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0955   0.3225   1.0000   0.0680   0.0685 &   2.9624 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3943   1.0000            0.5682 &   3.5306 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8531 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0479   0.3943   1.0000   0.0333   0.0341 &   3.5647 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.3710   1.0000            0.6108 &   4.1755 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  12.6418 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[3] (SRAM2RW128x16)
                                            0.0000   0.3710   1.0000   0.0000   0.0007 &   4.1762 r
  data arrival time                                                                        4.1762

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0346     3.1519
  data required time                                                                       3.1519
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1519
  data arrival time                                                                       -4.1762
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0243


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4328 r
  I_RISC_CORE/n1824 (net)      2   2.0505 
  I_RISC_CORE/U1311/A (NBUFFX2_HVT)         0.0000   0.2289   1.0000   0.0000   0.0000 &   2.4329 r
  I_RISC_CORE/U1311/Y (NBUFFX2_HVT)                  0.3225   1.0000            0.4610 &   2.8939 r
  I_RISC_CORE/Xecutng_Instrn[19] (net)
                               2  10.3098 
  I_RISC_CORE/ropt_mt_inst_8296/A (NBUFFX2_HVT)
                                            0.0955   0.3225   1.0000   0.0680   0.0685 &   2.9624 r
  I_RISC_CORE/ropt_mt_inst_8296/Y (NBUFFX2_HVT)      0.3943   1.0000            0.5682 &   3.5306 r
  I_RISC_CORE/ropt_net_1792 (net)
                               3  13.8531 
  I_RISC_CORE/ropt_mt_inst_8295/A (NBUFFX2_HVT)
                                            0.0479   0.3943   1.0000   0.0333   0.0341 &   3.5647 r
  I_RISC_CORE/ropt_mt_inst_8295/Y (NBUFFX2_HVT)      0.3710   1.0000            0.6108 &   4.1755 r
  I_RISC_CORE/ropt_net_1791 (net)
                               3  12.6418 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[3] (SRAM2RW128x16)
                                            0.0000   0.3710   1.0000   0.0000   0.0007 &   4.1762 r
  data arrival time                                                                        4.1762

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0346     3.1519
  data required time                                                                       3.1519
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1519
  data arrival time                                                                       -4.1762
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -1.0243


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/Q (SDFFARX1_HVT)
                                                     0.2440   1.0000            1.4295 &   2.4447 r
  I_RISC_CORE/aps_rename_27_ (net)
                               1   2.5241 
  I_RISC_CORE/HFSBUF_385_944/A (NBUFFX8_HVT)
                                            0.0000   0.2440   1.0000   0.0000   0.0000 &   2.4447 r
  I_RISC_CORE/HFSBUF_385_944/Y (NBUFFX8_HVT)         0.3263   1.0000            0.4844 &   2.9291 r
  I_RISC_CORE/Xecutng_Instrn[8] (net)
                               7  45.1377 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/SI (SDFFARX2_HVT)
                                            0.0000   0.3263   1.0000   0.0000   0.0006 &   2.9298 r
  data arrival time                                                                        2.9298

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_25_/CLK (SDFFARX2_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.3597     1.9526
  data required time                                                                       1.9526
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9526
  data arrival time                                                                       -2.9298
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9772


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/Q (SDFFARX1_HVT)
                                                     0.2378   1.0000            1.4247 &   2.4398 r
  I_RISC_CORE/aps_rename_26_ (net)
                               2   2.3300 
  I_RISC_CORE/ZINV_80_inst_5301/A (INVX0_HVT)
                                            0.0000   0.2378   1.0000   0.0000   0.0000 &   2.4399 r
  I_RISC_CORE/ZINV_80_inst_5301/Y (INVX0_HVT)        0.3071   1.0000            0.3329 &   2.7728 f
  I_RISC_CORE/ZINV_80_61 (net)
                               2   4.2960 
  I_RISC_CORE/ZINV_4_inst_5300/A (INVX0_HVT)
                                            0.0174   0.3071   1.0000   0.0120   0.0121 &   2.7849 f
  I_RISC_CORE/ZINV_4_inst_5300/Y (INVX0_HVT)         0.1653   1.0000            0.2850 &   3.0699 r
  I_RISC_CORE/ZINV_4_61 (net)
                               1   0.8685 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/SI (SDFFARX1_HVT)
                                            0.0000   0.1653   1.0000   0.0000   0.0000 &   3.0699 r
  data arrival time                                                                        3.0699

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.2107     2.1015
  data required time                                                                       2.1015
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1015
  data arrival time                                                                       -3.0699
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9684


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_out[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0624     1.0624
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/CLK (DFFASX2_HVT)
                                                     0.0891                     0.0000     1.0624 r
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0_reg_8_/QN (DFFASX2_HVT)
                                                     0.5524   1.0000            1.1881 &   2.2505 f
  I_SDRAM_TOP/I_SDRAM_IF/DQ_out_0[8] (net)
                               2  11.8123 
  I_SDRAM_TOP/I_SDRAM_IF/U15572/A4 (AO22X1_RVT)
                                            0.0000   0.5524   1.0000   0.0000   0.0008 &   2.2513 f
  I_SDRAM_TOP/I_SDRAM_IF/U15572/Y (AO22X1_RVT)       0.1168   1.0000            0.5029 &   2.7541 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_out[8] (net)
                               1   0.9931 
  U683/A (NBUFFX4_RVT)                      0.0000   0.1168   1.0000   0.0000   0.0000 &   2.7541 f
  U683/Y (NBUFFX4_RVT)                               0.0970   1.0000            0.2150 &   2.9691 f
  sd_DQ_out[8] (net)           1  10.8808 
  sd_DQ_out[8] (out)                        0.0000   0.0970   1.0000   0.0000   0.0002 &   2.9693 f
  data arrival time                                                                        2.9693

  clock SD_DDR_CLK (fall edge)                                                  2.0500     2.0500
  clock network delay (propagated)                                              0.7761     2.8261
  clock reconvergence pessimism                                                 0.0299     2.8560
  clock uncertainty                                                            -0.1000     2.7560
  output external delay                                                        -0.7500     2.0060
  data required time                                                                       2.0060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0060
  data arrival time                                                                       -2.9693
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9633


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2775   1.0000            1.4558 &   2.4710 r
  I_RISC_CORE/n1923 (net)      2   3.5729 
  I_RISC_CORE/HFSBUF_344_1012/A (NBUFFX8_HVT)
                                            0.0000   0.2775   1.0000   0.0000   0.0000 &   2.4710 r
  I_RISC_CORE/HFSBUF_344_1012/Y (NBUFFX8_HVT)        0.3037   1.0000            0.4959 &   2.9669 r
  I_RISC_CORE/Xecutng_Instrn[6] (net)
                               5  39.9623 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/SI (SDFFARX1_HVT)
                                            0.0268   0.3037   1.0000   0.0183   0.0185 &   2.9855 r
  data arrival time                                                                        2.9855

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.2880     2.0243
  data required time                                                                       2.0243
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0243
  data arrival time                                                                       -2.9855
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9612


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/Q (SDFFARX1_HVT)
                                                     0.1991   1.0000            1.3892 &   2.4044 r
  I_RISC_CORE/n1921 (net)      1   1.1272 
  I_RISC_CORE/ZBUF_65_inst_5297/A (NBUFFX2_HVT)
                                            0.0000   0.1991   1.0000   0.0000   0.0000 &   2.4044 r
  I_RISC_CORE/ZBUF_65_inst_5297/Y (NBUFFX2_HVT)      0.3407   1.0000            0.4480 &   2.8524 r
  I_RISC_CORE/ZBUF_65_61 (net)
                               4  11.2392 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/SI (SDFFARX2_HVT)
                                            0.0515   0.3407   1.0000   0.0342   0.0346 &   2.8870 r
  data arrival time                                                                        2.8870

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFARX2_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.3682     1.9441
  data required time                                                                       1.9441
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9441
  data arrival time                                                                       -2.8870
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9429


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/Q (SDFFARX1_HVT)
                                                     0.2804   1.0000            1.4581 &   2.4733 r
  I_RISC_CORE/n1928 (net)      2   3.6644 
  I_RISC_CORE/HFSBUF_546_1069/A (NBUFFX8_HVT)
                                            0.0000   0.2804   1.0000   0.0000   0.0000 &   2.4733 r
  I_RISC_CORE/HFSBUF_546_1069/Y (NBUFFX8_HVT)        0.2901   1.0000            0.4905 &   2.9638 r
  I_RISC_CORE/Xecutng_Instrn[0] (net)
                               7  36.6644 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/SI (SDFFARX1_HVT)
                                            0.0104   0.2901   1.0000   0.0072   0.0073 &   2.9712 r
  data arrival time                                                                        2.9712

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.2801     2.0322
  data required time                                                                       2.0322
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0322
  data arrival time                                                                       -2.9712
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9390


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2717   1.0000            1.4512 &   2.4664 r
  I_RISC_CORE/n1925 (net)      2   3.3901 
  I_RISC_CORE/HFSBUF_450_1035/A (NBUFFX8_HVT)
                                            0.0000   0.2717   1.0000   0.0000   0.0000 &   2.4664 r
  I_RISC_CORE/HFSBUF_450_1035/Y (NBUFFX8_HVT)        0.2987   1.0000            0.4882 &   2.9546 r
  I_RISC_CORE/Xecutng_Instrn[4] (net)
                               6  38.6084 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/SI (SDFFARX1_HVT)
                                            0.0132   0.2988   1.0000   0.0091   0.0094 &   2.9640 r
  data arrival time                                                                        2.9640

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_0_/CLK (SDFFARX1_HVT)                         3.3122 r
  library setup time                                          1.0000           -1.2851     2.0271
  data required time                                                                       2.0271
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0271
  data arrival time                                                                       -2.9640
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9369


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2019   1.0000            1.3919 &   2.4071 r
  I_RISC_CORE/n1922 (net)      1   1.2142 
  I_RISC_CORE/gre_a_BUF_359_inst_7510/A (NBUFFX8_HVT)
                                            0.0000   0.2019   1.0000   0.0000   0.0000 &   2.4071 r
  I_RISC_CORE/gre_a_BUF_359_inst_7510/Y (NBUFFX8_HVT)
                                                     0.3700   1.0000            0.4777 &   2.8848 r
  I_RISC_CORE/Xecutng_Instrn[7] (net)
                               8  55.5009 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/SI (SDFFARX1_HVT)
                                            0.0369   0.3700   1.0000   0.0256   0.0256 &   2.9104 r
  data arrival time                                                                        2.9104

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)                         3.3122 r
  library setup time                                          1.0000           -1.3265     1.9858
  data required time                                                                       1.9858
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9858
  data arrival time                                                                       -2.9104
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9246


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/Q (SDFFARX1_HVT)
                                                     0.2078   1.0000            1.3976 &   2.4128 r
  I_RISC_CORE/aps_rename_24_ (net)
                               1   1.3964 
  I_RISC_CORE/gre_a_BUF_318_inst_7538/A (NBUFFX8_HVT)
                                            0.0000   0.2078   1.0000   0.0000   0.0000 &   2.4128 r
  I_RISC_CORE/gre_a_BUF_318_inst_7538/Y (NBUFFX8_HVT)
                                                     0.3287   1.0000            0.4577 &   2.8704 r
  I_RISC_CORE/Xecutng_Instrn[13] (net)
                               7  45.9972 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/SI (SDFFARX2_HVT)
                                            0.0000   0.3287   1.0000   0.0000   0.0006 &   2.8710 r
  data arrival time                                                                        2.8710

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFARX2_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.3611     1.9512
  data required time                                                                       1.9512
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9512
  data arrival time                                                                       -2.8710
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9199


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9810     0.9810
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     0.9810 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2505   1.0000            1.3846 &   2.3656 r
  I_RISC_CORE/n1564 (net)      2   2.7243 
  I_RISC_CORE/HFSBUF_396_2351/A (NBUFFX4_HVT)
                                            0.0526   0.2505   1.0000   0.0378   0.0378 &   2.4035 r
  I_RISC_CORE/HFSBUF_396_2351/Y (NBUFFX4_HVT)        0.2765   1.0000            0.4756 &   2.8791 r
  I_RISC_CORE/HFSNET_116 (net)
                              13  15.1999 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/SI (SDFFARX1_HVT)
                                            0.0084   0.2764   1.0000   0.0058   0.0058 &   2.8848 r
  data arrival time                                                                        2.8848

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8874     3.2874
  clock reconvergence pessimism                                                 0.0884     3.3758
  clock uncertainty                                                            -0.1000     3.2758
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)                  3.2758 r
  library setup time                                          1.0000           -1.3088     1.9671
  data required time                                                                       1.9671
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9671
  data arrival time                                                                       -2.8848
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9178


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5867/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0093     1.0093
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.0831                     0.0000     1.0093 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/Q (SDFFARX1_HVT)
                                                     0.1857   1.0000            1.3110 &   2.3204 r
  I_RISC_CORE/I_STACK_TOP_TOS_2_ (net)
                               1   0.7319 
  I_RISC_CORE/copt_gre_mt_inst_7056/A (NBUFFX2_HVT)
                                            0.0000   0.1857   1.0000   0.0000   0.0000 &   2.3204 r
  I_RISC_CORE/copt_gre_mt_inst_7056/Y (NBUFFX2_HVT)
                                                     0.2715   1.0000            0.4031 &   2.7235 r
  I_RISC_CORE/copt_gre_net_1518 (net)
                               7   7.8060 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/SI (SDFFARX2_HVT)
                                            0.0153   0.2715   1.0000   0.0106   0.0112 &   2.7346 r
  data arrival time                                                                        2.7346

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8252     3.2252
  clock reconvergence pessimism                                                 0.0718     3.2969
  clock uncertainty                                                            -0.1000     3.1969
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)                          3.1969 r
  library setup time                                          1.0000           -1.3753     1.8216
  data required time                                                                       1.8216
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8216
  data arrival time                                                                       -2.7346
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9130


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9810     0.9810
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     0.9810 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_6_/Q (SDFFARX1_HVT)
                                                     0.2374   1.0000            1.3742 &   2.3552 r
  I_RISC_CORE/n1930 (net)      2   2.3116 
  I_RISC_CORE/HFSBUF_195_1032/A (NBUFFX8_HVT)
                                            0.0000   0.2374   1.0000   0.0000   0.0000 &   2.3552 r
  I_RISC_CORE/HFSBUF_195_1032/Y (NBUFFX8_HVT)        0.3266   1.0000            0.4806 &   2.8358 r
  I_RISC_CORE/PSW[9] (net)    11  45.4468 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/SI (SDFFARX1_HVT)
                                            0.0215   0.3267   1.0000   0.0149   0.0151 &   2.8509 r
  data arrival time                                                                        2.8509

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8874     3.2874
  clock reconvergence pessimism                                                 0.0884     3.3758
  clock uncertainty                                                            -0.1000     3.2758
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_5_/CLK (SDFFARX1_HVT)                  3.2758 r
  library setup time                                          1.0000           -1.3376     1.9382
  data required time                                                                       1.9382
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9382
  data arrival time                                                                       -2.8509
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9127


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_14_/Q (SDFFARX1_HVT)
                                                     0.2336   1.0000            1.4213 &   2.4365 r
  I_RISC_CORE/n1920 (net)      2   2.1962 
  I_RISC_CORE/HFSBUF_496_952/A (NBUFFX8_HVT)
                                            0.0000   0.2336   1.0000   0.0000   0.0000 &   2.4365 r
  I_RISC_CORE/HFSBUF_496_952/Y (NBUFFX8_HVT)         0.3237   1.0000            0.4737 &   2.9103 r
  I_RISC_CORE/Xecutng_Instrn[14] (net)
                               6  44.7043 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/SI (SDFFARX1_HVT)
                                            0.0137   0.3240   1.0000   0.0095   0.0117 &   2.9219 r
  data arrival time                                                                        2.9219

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.2997     2.0125
  data required time                                                                       2.0125
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0125
  data arrival time                                                                       -2.9219
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9094


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9810     0.9810
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     0.9810 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/Q (SDFFARX1_HVT)
                                                     0.1927   1.0000            1.3331 &   2.3142 r
  I_RISC_CORE/n1565 (net)      1   0.9351 
  I_RISC_CORE/HFSINV_40711_2058/A (INVX0_HVT)
                                            0.0000   0.1927   1.0000   0.0000   0.0000 &   2.3142 r
  I_RISC_CORE/HFSINV_40711_2058/Y (INVX0_HVT)        0.2308   1.0000            0.2597 &   2.5739 f
  I_RISC_CORE/HFSNET_107 (net)
                               2   3.0405 
  I_RISC_CORE/HFSINV_40378_2057/A (INVX4_HVT)
                                            0.0000   0.2308   1.0000   0.0000   0.0000 &   2.5739 f
  I_RISC_CORE/HFSINV_40378_2057/Y (INVX4_HVT)        0.2793   1.0000            0.2988 &   2.8727 r
  I_RISC_CORE/PSW[3] (net)    14  22.4724 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/SI (SDFFARX1_HVT)
                                            0.0000   0.2800   1.0000   0.0000   0.0005 &   2.8732 r
  data arrival time                                                                        2.8732

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8874     3.2874
  clock reconvergence pessimism                                                 0.0884     3.3758
  clock uncertainty                                                            -0.1000     3.2758
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_2_/CLK (SDFFARX1_HVT)                  3.2758 r
  library setup time                                          1.0000           -1.3108     1.9650
  data required time                                                                       1.9650
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9650
  data arrival time                                                                       -2.8732
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9082


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_clk_gate_PCint_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9810     0.9810
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     0.9810 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_7_/Q (SDFFARX1_HVT)
                                                     0.2245   1.0000            1.3636 &   2.3446 r
  I_RISC_CORE/n1929 (net)      1   1.9122 
  I_RISC_CORE/HFSBUF_383_982/A (NBUFFX8_HVT)
                                            0.0207   0.2245   1.0000   0.0144   0.0144 &   2.3590 r
  I_RISC_CORE/HFSBUF_383_982/Y (NBUFFX8_HVT)         0.3197   1.0000            0.4677 &   2.8267 r
  I_RISC_CORE/PSW[10] (net)   10  43.9869 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/SI (SDFFARX1_HVT)
                                            0.0319   0.3198   1.0000   0.0219   0.0226 &   2.8494 r
  data arrival time                                                                        2.8494

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8874     3.2874
  clock reconvergence pessimism                                                 0.0884     3.3758
  clock uncertainty                                                            -0.1000     3.2758
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_1_/CLK (SDFFARX1_HVT)                  3.2758 r
  library setup time                                          1.0000           -1.3337     1.9422
  data required time                                                                       1.9422
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9422
  data arrival time                                                                       -2.8494
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9072


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_26_/Q (SDFFARX1_HVT)
                                                     0.2495   1.0000            1.4339 &   2.4490 r
  I_RISC_CORE/n1917 (net)      2   2.6962 
  I_RISC_CORE/HFSBUF_762_1047/A (NBUFFX8_HVT)
                                            0.0000   0.2495   1.0000   0.0000   0.0000 &   2.4490 r
  I_RISC_CORE/HFSBUF_762_1047/Y (NBUFFX8_HVT)        0.2995   1.0000            0.4789 &   2.9279 r
  I_RISC_CORE/Xecutng_Instrn[26] (net)
                              10  40.0832 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/SI (SDFFARX1_HVT)
                                            0.0000   0.2995   1.0000   0.0000   0.0004 &   2.9283 r
  data arrival time                                                                        2.9283

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.2855     2.0267
  data required time                                                                       2.0267
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0267
  data arrival time                                                                       -2.9283
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.9016


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/Q (SDFFARX1_HVT)
                                                     0.2094   1.0000            1.3992 &   2.4143 r
  I_RISC_CORE/n1919 (net)      1   1.4464 
  I_RISC_CORE/gre_a_BUF_245_inst_7540/A (NBUFFX8_HVT)
                                            0.0000   0.2094   1.0000   0.0000   0.0000 &   2.4143 r
  I_RISC_CORE/gre_a_BUF_245_inst_7540/Y (NBUFFX8_HVT)
                                                     0.3276   1.0000            0.4583 &   2.8726 r
  I_RISC_CORE/Xecutng_Instrn[15] (net)
                               6  45.7465 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/SI (SDFFARX1_HVT)
                                            0.0137   0.3279   1.0000   0.0095   0.0113 &   2.8839 r
  data arrival time                                                                        2.8839

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.3020     2.0103
  data required time                                                                       2.0103
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0103
  data arrival time                                                                       -2.8839
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8736


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/Q (SDFFARX1_HVT)
                                                     0.2593   1.0000            1.4416 &   2.4567 r
  I_RISC_CORE/n1915 (net)      3   3.0037 
  I_RISC_CORE/HFSBUF_65_1071/A (NBUFFX8_HVT)
                                            0.0000   0.2593   1.0000   0.0000   0.0000 &   2.4567 r
  I_RISC_CORE/HFSBUF_65_1071/Y (NBUFFX8_HVT)         0.2514   1.0000            0.4569 &   2.9136 r
  I_RISC_CORE/Xecutng_Instrn[28] (net)
                               2  28.4184 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/SI (SDFFARX1_HVT)
                                            0.0000   0.2515   1.0000   0.0000   0.0018 &   2.9154 r
  data arrival time                                                                        2.9154

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.2578     2.0544
  data required time                                                                       2.0544
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0544
  data arrival time                                                                       -2.9154
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8610


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/CLK (SDFFARX2_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_12_/Q (SDFFARX2_HVT)
                                                     0.4107   1.0000            1.7719 &   2.7870 r
  I_RISC_CORE/Xecutng_Instrn[12] (net)
                               4  13.3035 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/SI (SDFFARX1_HVT)
                                            0.0323   0.4107   1.0000   0.0224   0.0224 &   2.8094 r
  data arrival time                                                                        2.8094

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_13_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.3501     1.9622
  data required time                                                                       1.9622
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9622
  data arrival time                                                                       -2.8094
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8473


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_27_/Q (SDFFARX1_HVT)
                                                     0.2352   1.0000            1.4226 &   2.4378 r
  I_RISC_CORE/n1916 (net)      2   2.2465 
  I_RISC_CORE/HFSBUF_407_984/A (NBUFFX8_HVT)
                                            0.0000   0.2352   1.0000   0.0000   0.0000 &   2.4378 r
  I_RISC_CORE/HFSBUF_407_984/Y (NBUFFX8_HVT)         0.2485   1.0000            0.4425 &   2.8803 r
  I_RISC_CORE/Xecutng_Instrn[27] (net)
                               9  29.0484 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/SI (SDFFARX1_HVT)
                                            0.0115   0.2485   1.0000   0.0080   0.0084 &   2.8886 r
  data arrival time                                                                        2.8886

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.2561     2.0561
  data required time                                                                       2.0561
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0561
  data arrival time                                                                       -2.8886
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.8325


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5862/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/CLK (SDFFARX2_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_ALU_reg/Q (SDFFARX2_HVT)
                                                     0.3873   1.0000            1.6926 &   2.6216 r
  I_RISC_CORE/UseData_Imm_Or_ALU (net)
                              13  11.8233 
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/SI (SDFFARX1_HVT)
                                            0.0000   0.3874   1.0000   0.0000   0.0013 &   2.6230 r
  data arrival time                                                                        2.6230

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8252     3.2252
  clock reconvergence pessimism                                                 0.0844     3.3096
  clock uncertainty                                                            -0.1000     3.2096
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)                         3.2096 r
  library setup time                                          1.0000           -1.3783     1.8313
  data required time                                                                       1.8313
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8313
  data arrival time                                                                       -2.6230
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7917


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/CLK (SDFFARX2_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_11_/Q (SDFFARX2_HVT)
                                                     0.3621   1.0000            1.7372 &   2.7524 r
  I_RISC_CORE/aps_rename_25_ (net)
                               4  10.1953 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/SI (SDFFARX1_HVT)
                                            0.0000   0.3621   1.0000   0.0000   0.0003 &   2.7527 r
  data arrival time                                                                        2.7527

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_15_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.3219     1.9904
  data required time                                                                       1.9904
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9904
  data arrival time                                                                       -2.7527
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7623


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9810     0.9810
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     0.9810 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_4_/Q (SDFFARX1_HVT)
                                                     0.2032   1.0000            1.3434 &   2.3245 r
  I_RISC_CORE/n1932 (net)      1   1.2553 
  I_RISC_CORE/HFSBUF_442_1021/A (NBUFFX8_HVT)
                                            0.0000   0.2032   1.0000   0.0000   0.0000 &   2.3245 r
  I_RISC_CORE/HFSBUF_442_1021/Y (NBUFFX8_HVT)        0.3164   1.0000            0.4520 &   2.7764 r
  I_RISC_CORE/PSW[7] (net)    12  43.7430 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0000   0.3165   1.0000   0.0000   0.0018 &   2.7782 r
  data arrival time                                                                        2.7782

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9121     3.3121
  clock reconvergence pessimism                                                 0.0610     3.3731
  clock uncertainty                                                            -0.1000     3.2731
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.2731 r
  library setup time                                          1.0000           -1.2440     2.0291
  data required time                                                                       2.0291
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0291
  data arrival time                                                                       -2.7782
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7492


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0093     1.0093
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)
                                                     0.0831                     0.0000     1.0093 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/Q (SDFFARX2_HVT)
                                                     0.3501   1.0000            1.6631 &   2.6724 r
  I_RISC_CORE/I_STACK_TOP_TOS_0_ (net)
                              10   9.4055 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.3501   1.0000   0.0000   0.0008 &   2.6732 r
  data arrival time                                                                        2.6732

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9154     3.3154
  clock reconvergence pessimism                                                 0.0900     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)                 3.3054 r
  library setup time                                          1.0000           -1.3606     1.9448
  data required time                                                                       1.9448
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9448
  data arrival time                                                                       -2.6732
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.7284


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_29_/Q (SDFFARX1_HVT)
                                                     0.3940   1.0000            1.5314 &   2.5466 r
  I_RISC_CORE/n1914 (net)      4   7.1024 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/SI (SDFFARX1_HVT)
                                            0.0789   0.3940   1.0000   0.0567   0.0568 &   2.6033 r
  data arrival time                                                                        2.6033

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.3404     1.9719
  data required time                                                                       1.9719
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9719
  data arrival time                                                                       -2.6033
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6315


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9480     0.9480
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)
                                                     0.0874                     0.0000     0.9480 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/Q (SDFFARX1_HVT)
                                                     0.3204   1.0000            1.4237 &   2.3717 r
  I_RISC_CORE/n1946 (net)      3   4.8743 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/SI (SDFFARX2_HVT)
                                            0.0940   0.3204   1.0000   0.0672   0.0672 &   2.4390 r
  data arrival time                                                                        2.4390

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8558     3.2558
  clock reconvergence pessimism                                                 0.0864     3.3422
  clock uncertainty                                                            -0.1000     3.2422
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)          3.2422 r
  library setup time                                          1.0000           -1.4052     1.8370
  data required time                                                                       1.8370
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8370
  data arrival time                                                                       -2.4390
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.6020


  Startpoint: I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9291     0.9291
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/CLK (SDFFARX1_HVT)
                                                     0.0867                     0.0000     0.9291 r
  I_RISC_CORE/I_CONTROL_UseData_Imm_Or_RegB_reg/Q (SDFFARX1_HVT)
                                                     0.1815   1.0000            1.3090 &   2.2380 r
  I_RISC_CORE/UseData_Imm_Or_RegB (net)
                               1   0.6070 
  I_RISC_CORE/gre_a_BUF_84_inst_7516/A (NBUFFX2_HVT)
                                            0.0000   0.1815   1.0000   0.0000   0.0000 &   2.2380 r
  I_RISC_CORE/gre_a_BUF_84_inst_7516/Y (NBUFFX2_HVT)
                                                     0.2853   1.0000            0.4070 &   2.6450 r
  I_RISC_CORE/gre_a_BUF_84_31 (net)
                               3   8.5007 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/SI (SDFFX1_HVT)
                                            0.0078   0.2853   1.0000   0.0054   0.0057 &   2.6507 r
  data arrival time                                                                        2.6507

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0610     3.3587
  clock uncertainty                                                            -0.1000     3.2587
  I_RISC_CORE/I_ALU_Lachd_Result_reg_2_/CLK (SDFFX1_HVT)                                   3.2587 r
  library setup time                                          1.0000           -1.2059     2.0528
  data required time                                                                       2.0528
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0528
  data arrival time                                                                       -2.6507
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5978


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0093     1.0093
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0831                     0.0000     1.0093 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3540   1.0000            1.4418 &   2.4511 r
  I_RISC_CORE/I_STACK_TOP_TOS_1_ (net)
                               7   5.8880 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/SI (SDFFARX2_HVT)
                                            0.0341   0.3540   1.0000   0.0237   0.0239 &   2.4751 r
  data arrival time                                                                        2.4751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9154     3.3154
  clock reconvergence pessimism                                                 0.0900     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_0_/CLK (SDFFARX2_HVT)                    3.3054 r
  library setup time                                          1.0000           -1.4278     1.8776
  data required time                                                                       1.8776
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8776
  data arrival time                                                                       -2.4751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5974


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3498   1.0000            1.5035 &   2.5187 r
  I_RISC_CORE/n1924 (net)      3   5.7692 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/SI (SDFFARX1_HVT)
                                            0.0560   0.3498   1.0000   0.0389   0.0390 &   2.5577 r
  data arrival time                                                                        2.5577

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_6_/CLK (SDFFARX1_HVT)                         3.3122 r
  library setup time                                          1.0000           -1.3147     1.9976
  data required time                                                                       1.9976
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9976
  data arrival time                                                                       -2.5577
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5601


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0093     1.0093
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0831                     0.0000     1.0093 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3746   1.0000            1.4549 &   2.4642 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_0_ (net)
                               8   6.5103 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/SI (SDFFARX1_HVT)
                                            0.0289   0.3746   1.0000   0.0200   0.0203 &   2.4845 r
  data arrival time                                                                        2.4845

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9154     3.3154
  clock reconvergence pessimism                                                 0.0900     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_2_/CLK (SDFFARX1_HVT)                    3.3054 r
  library setup time                                          1.0000           -1.3745     1.9310
  data required time                                                                       1.9310
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9310
  data arrival time                                                                       -2.4845
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5535


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9932     0.9932
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)
                                                     0.1448                     0.0000     0.9932 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/Q (SDFFX2_HVT)
                                                     0.1876   1.0000            1.2935 &   2.2867 f
  I_RISC_CORE/Oprnd_B[11] (net)
                               1   1.5354 
  I_RISC_CORE/ropt_mt_inst_8266/A (NBUFFX8_HVT)
                                            0.0000   0.1876   1.0000   0.0000   0.0000 &   2.2867 f
  I_RISC_CORE/ropt_mt_inst_8266/Y (NBUFFX8_HVT)      0.1742   1.0000            0.3658 &   2.6525 f
  I_RISC_CORE/ropt_net_1767 (net)
                              12  13.7810 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/SI (SDFFX2_HVT)
                                            0.0000   0.1742   1.0000   0.0000   0.0001 &   2.6525 f
  data arrival time                                                                        2.6525

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9030     3.3030
  clock reconvergence pessimism                                                 0.0872     3.3902
  clock uncertainty                                                            -0.1000     3.2902
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/CLK (SDFFX2_HVT)                                 3.2902 r
  library setup time                                          1.0000           -1.1892     2.1010
  data required time                                                                       2.1010
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1010
  data arrival time                                                                       -2.6525
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5515


  Startpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9480     0.9480
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX2_HVT)
                                                     0.0874                     0.0000     0.9480 r
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/Q (SDFFX2_HVT)
                                                     0.2904   1.0000            1.3663 &   2.3143 f
  I_RISC_CORE/EndOfInstrn (net)
                               2   8.3331 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/SI (SDFFARX1_HVT)
                                            0.0750   0.2904   1.0000   0.0540   0.0540 &   2.3684 f
  data arrival time                                                                        2.3684

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8558     3.2558
  clock reconvergence pessimism                                                 0.0864     3.3422
  clock uncertainty                                                            -0.1000     3.2422
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_STACK_FULL_reg/CLK (SDFFARX1_HVT)                    3.2422 r
  library setup time                                          1.0000           -1.4053     1.8369
  data required time                                                                       1.8369
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8369
  data arrival time                                                                       -2.3684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5315


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9480     0.9480
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0874                     0.0000     0.9480 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/Q (SDFFARX1_HVT)
                                                     0.3643   1.0000            1.4515 &   2.3995 r
  I_RISC_CORE/Current_State[1] (net)
                               9   6.2011 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/SI (SDFFARX1_HVT)
                                            0.0000   0.3643   1.0000   0.0000   0.0003 &   2.3997 r
  data arrival time                                                                        2.3997

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8558     3.2558
  clock reconvergence pessimism                                                 0.0864     3.3422
  clock uncertainty                                                            -0.1000     3.2422
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)          3.2422 r
  library setup time                                          1.0000           -1.3661     1.8760
  data required time                                                                       1.8760
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8760
  data arrival time                                                                       -2.3997
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5237


  Startpoint: I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0038     1.0038
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/CLK (SDFFARX1_HVT)
                                                     0.0758                     0.0000     1.0038 r
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro_reg/Q (SDFFARX1_HVT)
                                                     0.2136   1.0000            1.2184 &   2.2222 f
  I_RISC_CORE/I_DATA_PATH_PSWL_Zro (net)
                               2   2.2137 
  I_RISC_CORE/R_30/SI (SDFFASX1_HVT)        0.0233   0.2136   1.0000   0.0161   0.0161 &   2.2383 f
  data arrival time                                                                        2.2383

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9097     3.3097
  clock reconvergence pessimism                                                 0.0902     3.3999
  clock uncertainty                                                            -0.1000     3.2999
  I_RISC_CORE/R_30/CLK (SDFFASX1_HVT)                                                      3.2999 r
  library setup time                                          1.0000           -1.5845     1.7154
  data required time                                                                       1.7154
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.7154
  data arrival time                                                                       -2.2383
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5229


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_24_/Q (SDFFARX1_HVT)
                                                     0.3480   1.0000            1.5024 &   2.5175 r
  I_RISC_CORE/n800 (net)       4   5.7148 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/SI (SDFFARX1_HVT)
                                            0.0000   0.3480   1.0000   0.0000   0.0000 &   2.5176 r
  data arrival time                                                                        2.5176

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_10_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.3137     1.9986
  data required time                                                                       1.9986
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9986
  data arrival time                                                                       -2.5176
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5190


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_488_5614/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9480     0.9480
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.0874                     0.0000     0.9480 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_0_/Q (SDFFARX1_HVT)
                                                     0.3612   1.0000            1.4495 &   2.3975 r
  I_RISC_CORE/Current_State[0] (net)
                               6   6.1055 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/SI (SDFFARX1_HVT)
                                            0.0230   0.3612   1.0000   0.0160   0.0163 &   2.4138 r
  data arrival time                                                                        2.4138

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8874     3.2874
  clock reconvergence pessimism                                                 0.0703     3.3577
  clock uncertainty                                                            -0.1000     3.2577
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_CNT_PCint_reg_0_/CLK (SDFFARX1_HVT)                  3.2577 r
  library setup time                                          1.0000           -1.3574     1.9003
  data required time                                                                       1.9003
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9003
  data arrival time                                                                       -2.4138
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5136


  Startpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5900/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9480     0.9480
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/CLK (SDFFARX2_HVT)
                                                     0.0874                     0.0000     0.9480 r
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_2_/Q (SDFFARX2_HVT)
                                                     0.2091   1.0000            1.5215 &   2.4695 r
  I_RISC_CORE/n1947 (net)      1   0.5619 
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.2091   1.0000   0.0000   0.0000 &   2.4695 r
  data arrival time                                                                        2.4695

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8558     3.2558
  clock reconvergence pessimism                                                 0.0864     3.3422
  clock uncertainty                                                            -0.1000     3.2422
  I_RISC_CORE/I_PRGRM_CNT_TOP_I_PRGRM_FSM_Current_State_reg_1_/CLK (SDFFARX1_HVT)          3.2422 r
  library setup time                                          1.0000           -1.2778     1.9643
  data required time                                                                       1.9643
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9643
  data arrival time                                                                       -2.4695
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5052


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/Q (SDFFX1_HVT)
                                                     0.1653   1.0000            1.1491 &   2.1371 f
  I_RISC_CORE/Op_Result[0] (net)
                               1   1.1885 
  I_RISC_CORE/ropt_mt_inst_8267/A (NBUFFX2_HVT)
                                            0.0000   0.1653   1.0000   0.0000   0.0000 &   2.1371 f
  I_RISC_CORE/ropt_mt_inst_8267/Y (NBUFFX2_HVT)      0.2387   1.0000            0.3953 &   2.5324 f
  I_RISC_CORE/ropt_net_1768 (net)
                               2   6.8642 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/SI (SDFFX1_HVT)
                                            0.0360   0.2387   1.0000   0.0256   0.0258 &   2.5582 f
  data arrival time                                                                        2.5582

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0610     3.3601
  clock uncertainty                                                            -0.1000     3.2601
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK (SDFFX1_HVT)                                 3.2601 r
  library setup time                                          1.0000           -1.2068     2.0533
  data required time                                                                       2.0533
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0533
  data arrival time                                                                       -2.5582
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5049


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2253   1.0000            1.4145 &   2.4297 r
  I_RISC_CORE/n1817 (net)      2   1.9385 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2253   1.0000   0.0000   0.0000 &   2.4297 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4013   1.0000            0.5205 &   2.9502 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  28.1730 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0749   0.4013   1.0000   0.0513   0.0520 &   3.0022 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3153   1.0000            0.5923 &   3.5945 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  41.4577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[5] (SRAM2RW128x16)
                                            0.0694   0.3171   1.0000   0.0489   0.0708 &   3.6653 r
  data arrival time                                                                        3.6653

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0215     3.1649
  data required time                                                                       3.1649
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1649
  data arrival time                                                                       -3.6653
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.5003


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2253   1.0000            1.4145 &   2.4297 r
  I_RISC_CORE/n1817 (net)      2   1.9385 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2253   1.0000   0.0000   0.0000 &   2.4297 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4013   1.0000            0.5205 &   2.9502 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  28.1730 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0749   0.4013   1.0000   0.0513   0.0520 &   3.0022 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3153   1.0000            0.5923 &   3.5945 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  41.4577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[5] (SRAM2RW128x16)
                                            0.0693   0.3173   1.0000   0.0489   0.0703 &   3.6647 r
  data arrival time                                                                        3.6647

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0216     3.1649
  data required time                                                                       3.1649
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1649
  data arrival time                                                                       -3.6647
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4998


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2253   1.0000            1.4145 &   2.4297 r
  I_RISC_CORE/n1817 (net)      2   1.9385 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2253   1.0000   0.0000   0.0000 &   2.4297 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4013   1.0000            0.5205 &   2.9502 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  28.1730 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0749   0.4013   1.0000   0.0513   0.0520 &   3.0022 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3153   1.0000            0.5923 &   3.5945 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  41.4577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[5] (SRAM2RW128x16)
                                            0.0685   0.3171   1.0000   0.0483   0.0625 &   3.6569 r
  data arrival time                                                                        3.6569

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0215     3.1649
  data required time                                                                       3.1649
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1649
  data arrival time                                                                       -3.6569
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4920


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2253   1.0000            1.4145 &   2.4297 r
  I_RISC_CORE/n1817 (net)      2   1.9385 
  I_RISC_CORE/U1301/A (NBUFFX4_HVT)         0.0000   0.2253   1.0000   0.0000   0.0000 &   2.4297 r
  I_RISC_CORE/U1301/Y (NBUFFX4_HVT)                  0.4013   1.0000            0.5205 &   2.9502 r
  I_RISC_CORE/Xecutng_Instrn[21] (net)
                               4  28.1730 
  I_RISC_CORE/ZBUF_121_inst_4908/A (NBUFFX8_HVT)
                                            0.0749   0.4013   1.0000   0.0513   0.0520 &   3.0022 r
  I_RISC_CORE/ZBUF_121_inst_4908/Y (NBUFFX8_HVT)     0.3153   1.0000            0.5923 &   3.5945 r
  I_RISC_CORE/ZBUF_121_14 (net)
                               4  41.4577 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[5] (SRAM2RW128x16)
                                            0.0677   0.3166   1.0000   0.0478   0.0561 &   3.6505 r
  data arrival time                                                                        3.6505

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0214     3.1651
  data required time                                                                       3.1651
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1651
  data arrival time                                                                       -3.6505
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4854


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/Q (SDFFARX1_HVT)
                                                     0.3034   1.0000            1.4742 &   2.4894 r
  I_RISC_CORE/n1926 (net)      3   4.3689 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/SI (SDFFARX1_HVT)
                                            0.0000   0.3034   1.0000   0.0000   0.0000 &   2.4894 r
  data arrival time                                                                        2.4894

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.2877     2.0245
  data required time                                                                       2.0245
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0245
  data arrival time                                                                       -2.4894
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4649


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9934     0.9934
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/CLK (SDFFX2_HVT)
                                                     0.1448                     0.0000     0.9934 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/Q (SDFFX2_HVT)
                                                     0.3482   1.0000            1.4479 &   2.4413 f
  I_RISC_CORE/Oprnd_B[6] (net)
                              12  11.7860 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/SI (SDFFX2_HVT)
                                            0.0000   0.3482   1.0000   0.0000   0.0012 &   2.4425 f
  data arrival time                                                                        2.4425

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9032     3.3032
  clock reconvergence pessimism                                                 0.0872     3.3904
  clock uncertainty                                                            -0.1000     3.2904
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/CLK (SDFFX2_HVT)                                  3.2904 r
  library setup time                                          1.0000           -1.2884     2.0020
  data required time                                                                       2.0020
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0020
  data arrival time                                                                       -2.4425
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4406


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2634   1.0000            1.4447 &   2.4599 r
  I_RISC_CORE/n1688 (net)      2   3.1303 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/SI (SDFFARX1_HVT)
                                            0.0288   0.2634   1.0000   0.0199   0.0199 &   2.4798 r
  data arrival time                                                                        2.4798

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_3_/CLK (SDFFARX1_HVT)                         3.3122 r
  library setup time                                          1.0000           -1.2645     2.0477
  data required time                                                                       2.0477
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0477
  data arrival time                                                                       -2.4798
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4321


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9932     0.9932
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)
                                                     0.1448                     0.0000     0.9932 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/Q (SDFFX2_HVT)
                                                     0.3335   1.0000            1.4379 &   2.4311 f
  I_RISC_CORE/Oprnd_B[12] (net)
                               8  10.9148 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/SI (SDFFX1_HVT)
                                            0.0455   0.3335   1.0000   0.0311   0.0323 &   2.4634 f
  data arrival time                                                                        2.4634

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9030     3.3030
  clock reconvergence pessimism                                                 0.0872     3.3902
  clock uncertainty                                                            -0.1000     3.2902
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_13_/CLK (SDFFX1_HVT)                                 3.2902 r
  library setup time                                          1.0000           -1.2573     2.0330
  data required time                                                                       2.0330
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0330
  data arrival time                                                                       -2.4634
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4305


  Startpoint: I_RISC_CORE/R_30
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_PSWL_Carry_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0038     1.0038
  I_RISC_CORE/R_30/CLK (SDFFASX1_HVT)                0.0758                     0.0000     1.0038 r
  I_RISC_CORE/R_30/Q (SDFFASX1_HVT)                  0.1986   1.0000            1.3578 &   2.3616 f
  I_RISC_CORE/n57 (net)        2   1.5713 
  I_RISC_CORE/R_32/SI (SDFFARX1_HVT)        0.0000   0.1986   1.0000   0.0000   0.0000 &   2.3617 f
  data arrival time                                                                        2.3617

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9097     3.3097
  clock reconvergence pessimism                                                 0.0902     3.3999
  clock uncertainty                                                            -0.1000     3.2999
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                                                      3.2999 r
  library setup time                                          1.0000           -1.3623     1.9376
  data required time                                                                       1.9376
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9376
  data arrival time                                                                       -2.3617
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4240


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/CLK (SDFFX2_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/Q (SDFFX2_HVT)
                                                     0.3478   1.0000            1.4451 &   2.4348 f
  I_RISC_CORE/Oprnd_A[8] (net)
                              11  11.7629 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/SI (SDFFX1_HVT)
                                            0.0000   0.3479   1.0000   0.0000   0.0012 &   2.4360 f
  data arrival time                                                                        2.4360

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0876     3.3868
  clock uncertainty                                                            -0.1000     3.2868
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/CLK (SDFFX1_HVT)                                  3.2868 r
  library setup time                                          1.0000           -1.2681     2.0187
  data required time                                                                       2.0187
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0187
  data arrival time                                                                       -2.4360
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4173


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2238   1.0000            1.4130 &   2.4282 r
  I_RISC_CORE/n1815 (net)      2   1.8908 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0279   0.2238   1.0000   0.0195   0.0195 &   2.4477 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3625   1.0000            0.4776 &   2.9253 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  12.3107 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0695   0.3625   1.0000   0.0475   0.0479 &   2.9732 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3133   1.0000            0.5625 &   3.5357 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  41.2433 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[2] (SRAM2RW128x16)
                                            0.0221   0.3149   1.0000   0.0153   0.0370 &   3.5727 r
  data arrival time                                                                        3.5727

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0210     3.1655
  data required time                                                                       3.1655
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1655
  data arrival time                                                                       -3.5727
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4072


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2238   1.0000            1.4130 &   2.4282 r
  I_RISC_CORE/n1815 (net)      2   1.8908 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0279   0.2238   1.0000   0.0195   0.0195 &   2.4477 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3625   1.0000            0.4776 &   2.9253 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  12.3107 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0695   0.3625   1.0000   0.0475   0.0479 &   2.9732 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3133   1.0000            0.5625 &   3.5357 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  41.2433 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[2] (SRAM2RW128x16)
                                            0.0221   0.3151   1.0000   0.0153   0.0364 &   3.5721 r
  data arrival time                                                                        3.5721

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0210     3.1654
  data required time                                                                       3.1654
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1654
  data arrival time                                                                       -3.5721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4067


  Startpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_clk_gate_TOS_int_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0093     1.0093
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.0831                     0.0000     1.0093 r
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2500   1.0000            1.3693 &   2.3786 r
  I_RISC_CORE/n1558 (net)      3   2.7026 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/SI (SDFFARX1_HVT)
                                            0.0376   0.2500   1.0000   0.0261   0.0261 &   2.4047 r
  data arrival time                                                                        2.4047

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9154     3.3154
  clock reconvergence pessimism                                                 0.0900     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_Crnt_Stack_reg_0_/CLK (SDFFARX1_HVT)                 3.3054 r
  library setup time                                          1.0000           -1.3039     2.0015
  data required time                                                                       2.0015
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0015
  data arrival time                                                                       -2.4047
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4032


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/Q (SDFFARX1_HVT)
                                                     0.2547   1.0000            1.4380 &   2.4531 r
  I_RISC_CORE/n1816 (net)      2   2.8603 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/SI (SDFFARX1_HVT)
                                            0.0000   0.2547   1.0000   0.0000   0.0000 &   2.4531 r
  data arrival time                                                                        2.4531

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_7_/CLK (SDFFARX1_HVT)                         3.3122 r
  library setup time                                          1.0000           -1.2596     2.0527
  data required time                                                                       2.0527
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0527
  data arrival time                                                                       -2.4531
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.4005


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_16_/Q (SDFFARX1_HVT)
                                                     0.2543   1.0000            1.4376 &   2.4528 r
  I_RISC_CORE/n1918 (net)      2   2.8474 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/SI (SDFFARX1_HVT)
                                            0.0000   0.2543   1.0000   0.0000   0.0000 &   2.4528 r
  data arrival time                                                                        2.4528

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/CLK (SDFFARX1_HVT)                         3.3122 r
  library setup time                                          1.0000           -1.2593     2.0529
  data required time                                                                       2.0529
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0529
  data arrival time                                                                       -2.4528
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3999


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2238   1.0000            1.4130 &   2.4282 r
  I_RISC_CORE/n1815 (net)      2   1.8908 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0279   0.2238   1.0000   0.0195   0.0195 &   2.4477 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3625   1.0000            0.4776 &   2.9253 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  12.3107 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0695   0.3625   1.0000   0.0475   0.0479 &   2.9732 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3133   1.0000            0.5625 &   3.5357 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  41.2433 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[2] (SRAM2RW128x16)
                                            0.0219   0.3149   1.0000   0.0152   0.0284 &   3.5641 r
  data arrival time                                                                        3.5641

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0210     3.1655
  data required time                                                                       3.1655
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1655
  data arrival time                                                                       -3.5641
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3986


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9932     0.9932
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)
                                                     0.1448                     0.0000     0.9932 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/Q (SDFFX2_HVT)
                                                     0.3172   1.0000            1.4269 &   2.4201 f
  I_RISC_CORE/n397 (net)       6   9.9456 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/SI (SDFFX1_HVT)
                                            0.0238   0.3172   1.0000   0.0165   0.0177 &   2.4378 f
  data arrival time                                                                        2.4378

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9030     3.3030
  clock reconvergence pessimism                                                 0.0872     3.3902
  clock uncertainty                                                            -0.1000     3.2902
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX1_HVT)                                  3.2902 r
  library setup time                                          1.0000           -1.2482     2.0421
  data required time                                                                       2.0421
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0421
  data arrival time                                                                       -2.4378
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3957


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4329 r
  I_RISC_CORE/n1820 (net)      2   2.0507 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0249   0.2289   1.0000   0.0173   0.0173 &   2.4501 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3536   1.0000            0.4994 &   2.9495 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  23.2921 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0235   0.3536   1.0000   0.0162   0.0176 &   2.9672 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3070   1.0000            0.5563 &   3.5235 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  40.2365 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A1[4] (SRAM2RW128x16)
                                            0.0323   0.3079   1.0000   0.0223   0.0383 &   3.5617 r
  data arrival time                                                                        3.5617

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0193     3.1672
  data required time                                                                       3.1672
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1672
  data arrival time                                                                       -3.5617
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3945


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4329 r
  I_RISC_CORE/n1820 (net)      2   2.0507 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0249   0.2289   1.0000   0.0173   0.0173 &   2.4501 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3536   1.0000            0.4994 &   2.9495 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  23.2921 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0235   0.3536   1.0000   0.0162   0.0176 &   2.9672 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3070   1.0000            0.5563 &   3.5235 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  40.2365 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A1[4] (SRAM2RW128x16)
                                            0.0322   0.3080   1.0000   0.0223   0.0376 &   3.5610 r
  data arrival time                                                                        3.5610

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0193     3.1672
  data required time                                                                       3.1672
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1672
  data arrival time                                                                       -3.5610
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3938


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9932     0.9932
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)
                                                     0.1448                     0.0000     0.9932 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/Q (SDFFX2_HVT)
                                                     0.2822   1.0000            1.4027 &   2.3959 f
  I_RISC_CORE/Oprnd_B[14] (net)
                               5   7.8619 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/SI (SDFFX2_HVT)
                                            0.0535   0.2822   1.0000   0.0360   0.0361 &   2.4320 f
  data arrival time                                                                        2.4320

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9030     3.3030
  clock reconvergence pessimism                                                 0.0872     3.3902
  clock uncertainty                                                            -0.1000     3.2902
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_11_/CLK (SDFFX2_HVT)                                 3.2902 r
  library setup time                                          1.0000           -1.2514     2.0388
  data required time                                                                       2.0388
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0388
  data arrival time                                                                       -2.4320
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3932


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2238   1.0000            1.4130 &   2.4282 r
  I_RISC_CORE/n1815 (net)      2   1.8908 
  I_RISC_CORE/U1293/A (NBUFFX2_HVT)         0.0279   0.2238   1.0000   0.0195   0.0195 &   2.4477 r
  I_RISC_CORE/U1293/Y (NBUFFX2_HVT)                  0.3625   1.0000            0.4776 &   2.9253 r
  I_RISC_CORE/aps_rename_23_ (net)
                               4  12.3107 
  I_RISC_CORE/ZBUF_1197_inst_4910/A (NBUFFX8_HVT)
                                            0.0695   0.3625   1.0000   0.0475   0.0479 &   2.9732 r
  I_RISC_CORE/ZBUF_1197_inst_4910/Y (NBUFFX8_HVT)    0.3133   1.0000            0.5625 &   3.5357 r
  I_RISC_CORE/ZBUF_1197_14 (net)
                               4  41.2433 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[2] (SRAM2RW128x16)
                                            0.0217   0.3144   1.0000   0.0150   0.0223 &   3.5580 r
  data arrival time                                                                        3.5580

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0209     3.1656
  data required time                                                                       3.1656
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1656
  data arrival time                                                                       -3.5580
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3924


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/CLK (SDFFX2_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_15_/Q (SDFFX2_HVT)
                                                     0.2906   1.0000            1.4064 &   2.3962 f
  I_RISC_CORE/Oprnd_A[15] (net)
                               4   8.3801 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/SI (SDFFX2_HVT)
                                            0.0000   0.2906   1.0000   0.0000   0.0002 &   2.3964 f
  data arrival time                                                                        2.3964

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9031     3.3031
  clock reconvergence pessimism                                                 0.0610     3.3641
  clock uncertainty                                                            -0.1000     3.2641
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_2_/CLK (SDFFX2_HVT)                                  3.2641 r
  library setup time                                          1.0000           -1.2562     2.0080
  data required time                                                                       2.0080
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0080
  data arrival time                                                                       -2.3964
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3884


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4329 r
  I_RISC_CORE/n1820 (net)      2   2.0507 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0249   0.2289   1.0000   0.0173   0.0173 &   2.4501 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3536   1.0000            0.4994 &   2.9495 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  23.2921 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0235   0.3536   1.0000   0.0162   0.0176 &   2.9672 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3070   1.0000            0.5563 &   3.5235 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  40.2365 
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/A1[4] (SRAM2RW128x16)
                                            0.0319   0.3077   1.0000   0.0221   0.0304 &   3.5539 r
  data arrival time                                                                        3.5539

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_A_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0192     3.1672
  data required time                                                                       3.1672
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1672
  data arrival time                                                                       -3.5539
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3867


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4329 r
  I_RISC_CORE/n1820 (net)      2   2.0507 
  I_RISC_CORE/U1308/A (NBUFFX4_HVT)         0.0249   0.2289   1.0000   0.0173   0.0173 &   2.4501 r
  I_RISC_CORE/U1308/Y (NBUFFX4_HVT)                  0.3536   1.0000            0.4994 &   2.9495 r
  I_RISC_CORE/Xecutng_Instrn[20] (net)
                               4  23.2921 
  I_RISC_CORE/ZBUF_79_inst_5293/A (NBUFFX8_HVT)
                                            0.0235   0.3536   1.0000   0.0162   0.0176 &   2.9672 r
  I_RISC_CORE/ZBUF_79_inst_5293/Y (NBUFFX8_HVT)      0.3070   1.0000            0.5563 &   3.5235 r
  I_RISC_CORE/ZBUF_79_61 (net)
                               4  40.2365 
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/A1[4] (SRAM2RW128x16)
                                            0.0318   0.3077   1.0000   0.0220   0.0298 &   3.5532 r
  data arrival time                                                                        3.5532

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8255     3.2255
  clock reconvergence pessimism                                                 0.0610     3.2865
  clock uncertainty                                                            -0.1000     3.1865
  I_RISC_CORE/I_REG_FILE_REG_FILE_C_RAM/CE1 (SRAM2RW128x16)                                3.1865 r
  library setup time                                          1.0000           -0.0192     3.1672
  data required time                                                                       3.1672
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1672
  data arrival time                                                                       -3.5532
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3860


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4329 r
  I_RISC_CORE/n1820 (net)      2   2.0507 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/SI (SDFFARX1_HVT)
                                            0.0249   0.2289   1.0000   0.0173   0.0173 &   2.4501 r
  data arrival time                                                                        2.4501

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_22_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.2455     2.0668
  data required time                                                                       2.0668
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0668
  data arrival time                                                                       -2.4501
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3833


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_18_/Q (SDFFARX1_HVT)
                                                     0.2238   1.0000            1.4130 &   2.4282 r
  I_RISC_CORE/n1815 (net)      2   1.8908 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/SI (SDFFARX1_HVT)
                                            0.0279   0.2238   1.0000   0.0195   0.0195 &   2.4477 r
  data arrival time                                                                        2.4477

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_20_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.2427     2.0696
  data required time                                                                       2.0696
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0696
  data arrival time                                                                       -2.4477
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3781


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9932     0.9932
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/CLK (SDFFX2_HVT)
                                                     0.1448                     0.0000     0.9932 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_10_/Q (SDFFX2_HVT)
                                                     0.2690   1.0000            1.3894 &   2.3826 f
  I_RISC_CORE/Oprnd_B[10] (net)
                               4   6.9621 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/SI (SDFFX2_HVT)
                                            0.0637   0.2690   1.0000   0.0414   0.0415 &   2.4241 f
  data arrival time                                                                        2.4241

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9030     3.3030
  clock reconvergence pessimism                                                 0.0872     3.3902
  clock uncertainty                                                            -0.1000     3.2902
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_12_/CLK (SDFFX2_HVT)                                 3.2902 r
  library setup time                                          1.0000           -1.2440     2.0462
  data required time                                                                       2.0462
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0462
  data arrival time                                                                       -2.4241
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3779


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_29
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[5] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0391     1.0391
  I_SDRAM_TOP/I_SDRAM_IF/R_29/CLK (SDFFASX1_HVT)     0.1033                     0.0000     1.0391 r
  I_SDRAM_TOP/I_SDRAM_IF/R_29/Q (SDFFASX1_HVT)       0.1748   1.0000            1.3455 &   2.3846 f
  I_SDRAM_TOP/I_SDRAM_IF/n94 (net)
                               1   0.7244 
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_6003/A (NBUFFX2_HVT)
                                            0.0000   0.1748   1.0000   0.0000   0.0000 &   2.3846 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_inst_6003/Y (NBUFFX2_HVT)
                                                     0.2625   1.0000            0.4178 &   2.8024 f
  I_SDRAM_TOP/I_SDRAM_IF/ZBUF_28_7 (net)
                               2   8.2057 
  I_SDRAM_TOP/I_SDRAM_IF/U456/A0 (HADDX1_HVT)
                                            0.0269   0.2625   1.0000   0.0181   0.0184 &   2.8208 f
  I_SDRAM_TOP/I_SDRAM_IF/U456/SO (HADDX1_HVT)        0.3008   1.0000            0.8983 &   3.7191 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[5] (net)
                               1   2.7388 
  HFSBUF_4_123/A (NBUFFX4_HVT)              0.0324   0.3008   1.0000   0.0225   0.0225 &   3.7417 f
  HFSBUF_4_123/Y (NBUFFX4_HVT)                       0.2843   1.0000            0.5357 &   4.2774 f
  sd_A[5] (net)                1  17.5682 
  sd_A[5] (out)                             0.0305   0.2848   1.0000   0.0211   0.0235 &   4.3008 f
  data arrival time                                                                        4.3008

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.3008
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3746


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_19_/Q (SDFFARX1_HVT)
                                                     0.2289   1.0000            1.4177 &   2.4328 r
  I_RISC_CORE/n1824 (net)      2   2.0505 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/SI (SDFFARX1_HVT)
                                            0.0000   0.2289   1.0000   0.0000   0.0000 &   2.4329 r
  data arrival time                                                                        2.4329

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_9_/CLK (SDFFARX1_HVT)                         3.3122 r
  library setup time                                          1.0000           -1.2455     2.0668
  data required time                                                                       2.0668
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0668
  data arrival time                                                                       -2.4329
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3661


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_21_/Q (SDFFARX1_HVT)
                                                     0.2253   1.0000            1.4145 &   2.4297 r
  I_RISC_CORE/n1817 (net)      2   1.9385 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0000   0.2253   1.0000   0.0000   0.0000 &   2.4297 r
  data arrival time                                                                        2.4297

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9082     3.3082
  clock reconvergence pessimism                                                 0.0610     3.3692
  clock uncertainty                                                            -0.1000     3.2692
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.2692 r
  library setup time                                          1.0000           -1.1955     2.0737
  data required time                                                                       2.0737
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0737
  data arrival time                                                                       -2.4297
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3560


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_23_/Q (SDFFARX1_HVT)
                                                     0.2216   1.0000            1.4110 &   2.4261 r
  I_RISC_CORE/aps_rename_19_ (net)
                               2   1.8243 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/SI (SDFFARX1_HVT)
                                            0.0000   0.2216   1.0000   0.0000   0.0000 &   2.4261 r
  data arrival time                                                                        2.4261

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_8_/CLK (SDFFARX1_HVT)                         3.3122 r
  library setup time                                          1.0000           -1.2415     2.0708
  data required time                                                                       2.0708
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0708
  data arrival time                                                                       -2.4261
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3553


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9934     0.9934
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/CLK (SDFFX2_HVT)
                                                     0.1448                     0.0000     0.9934 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_7_/Q (SDFFX2_HVT)
                                                     0.2824   1.0000            1.4028 &   2.3962 f
  I_RISC_CORE/Oprnd_B[7] (net)
                               9   7.8699 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/SI (SDFFX1_HVT)
                                            0.0000   0.2824   1.0000   0.0000   0.0004 &   2.3966 f
  data arrival time                                                                        2.3966

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9032     3.3032
  clock reconvergence pessimism                                                 0.0872     3.3904
  clock uncertainty                                                            -0.1000     3.2904
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX1_HVT)                                  3.2904 r
  library setup time                                          1.0000           -1.2287     2.0616
  data required time                                                                       2.0616
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0616
  data arrival time                                                                       -2.3966
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3350


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/Q (SDFFX2_HVT)
                                                     0.2631   1.0000            1.3811 &   2.3708 f
  I_RISC_CORE/Oprnd_A[13] (net)
                               3   6.5677 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/SI (SDFFX2_HVT)
                                            0.0000   0.2631   1.0000   0.0000   0.0002 &   2.3709 f
  data arrival time                                                                        2.3709

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0876     3.3868
  clock uncertainty                                                            -0.1000     3.2868
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)                                 3.2868 r
  library setup time                                          1.0000           -1.2438     2.0430
  data required time                                                                       2.0430
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0430
  data arrival time                                                                       -2.3709
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3279


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0037     1.0037
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                                     0.1066                     0.0000     1.0037 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/Q (SDFFX1_HVT)
                                                     0.2396   1.0000            1.1877 &   2.1914 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__3_ (net)
                               2   3.5116 
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/SI (SDFFARX1_HVT)
                                            0.0213   0.2396   1.0000   0.0147   0.0148 &   2.2062 f
  data arrival time                                                                        2.2062

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9154     3.3154
  clock reconvergence pessimism                                                 0.0610     3.3763
  clock uncertainty                                                            -0.1000     3.2763
  I_RISC_CORE/I_STACK_TOP_I_STACK_FSM_TOS_int_reg_1_/CLK (SDFFARX1_HVT)                    3.2763 r
  library setup time                                          1.0000           -1.3803     1.8961
  data required time                                                                       1.8961
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.8961
  data arrival time                                                                       -2.2062
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.3101


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/Q (SDFFX2_HVT)
                                                     0.1766   1.0000            1.2738 &   2.2635 f
  I_RISC_CORE/Oprnd_A[7] (net)
                               1   0.9002 
  I_RISC_CORE/ropt_mt_inst_8523/A (NBUFFX2_LVT)
                                            0.0000   0.1766   1.0000   0.0000   0.0000 &   2.2635 f
  I_RISC_CORE/ropt_mt_inst_8523/Y (NBUFFX2_LVT)      0.0886   1.0000            0.1953 &   2.4588 f
  I_RISC_CORE/ropt_net_1936 (net)
                               9  14.4166 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/SI (SDFFX1_HVT)
                                            0.0000   0.0886   1.0000   0.0000   0.0012 &   2.4599 f
  data arrival time                                                                        2.4599

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0876     3.3868
  clock uncertainty                                                            -0.1000     3.2868
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX1_HVT)                                  3.2868 r
  library setup time                                          1.0000           -1.1236     2.1632
  data required time                                                                       2.1632
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1632
  data arrival time                                                                       -2.4599
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2967


  Startpoint: I_RISC_CORE/R_32
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0038     1.0038
  I_RISC_CORE/R_32/CLK (SDFFARX1_HVT)                0.0758                     0.0000     1.0038 r
  I_RISC_CORE/R_32/Q (SDFFARX1_HVT)                  0.2365   1.0000            1.3532 &   2.3570 r
  I_RISC_CORE/n53 (net)        2   2.2805 
  I_RISC_CORE/R_33/SI (SDFFX1_HVT)          0.0233   0.2365   1.0000   0.0161   0.0161 &   2.3732 r
  data arrival time                                                                        2.3732

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0610     3.3587
  clock uncertainty                                                            -0.1000     3.2587
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)                                                        3.2587 r
  library setup time                                          1.0000           -1.1786     2.0801
  data required time                                                                       2.0801
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0801
  data arrival time                                                                       -2.3732
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2931


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2634   1.0000            1.4447 &   2.4599 r
  I_RISC_CORE/n1688 (net)      2   3.1303 
  I_RISC_CORE/U1367/A (NBUFFX16_HVT)        0.0288   0.2634   1.0000   0.0199   0.0199 &   2.4798 r
  I_RISC_CORE/U1367/Y (NBUFFX16_HVT)                 0.2723   1.0000            0.4867 &   2.9665 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               9  59.5682 
  I_RISC_CORE/ZBUF_590_inst_4926/A (NBUFFX8_HVT)
                                            0.0111   0.2722   1.0000   0.0077   0.0143 &   2.9809 r
  I_RISC_CORE/ZBUF_590_inst_4926/Y (NBUFFX8_HVT)     0.2537   1.0000            0.4676 &   3.4485 r
  I_RISC_CORE/ZBUF_590_15 (net)
                               2  28.8204 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[2] (SRAM2RW128x16)
                                            0.0133   0.2543   1.0000   0.0092   0.0195 &   3.4680 r
  data arrival time                                                                        3.4680

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8271     3.2271
  clock reconvergence pessimism                                                 0.0610     3.2881
  clock uncertainty                                                            -0.1000     3.1881
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE2 (SRAM2RW128x16)                                3.1881 r
  library setup time                                          1.0000           -0.0047     3.1834
  data required time                                                                       3.1834
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1834
  data arrival time                                                                       -3.4680
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2846


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_2_/Q (SDFFARX1_HVT)
                                                     0.2634   1.0000            1.4447 &   2.4599 r
  I_RISC_CORE/n1688 (net)      2   3.1303 
  I_RISC_CORE/U1367/A (NBUFFX16_HVT)        0.0288   0.2634   1.0000   0.0199   0.0199 &   2.4798 r
  I_RISC_CORE/U1367/Y (NBUFFX16_HVT)                 0.2723   1.0000            0.4867 &   2.9665 r
  I_RISC_CORE/Xecutng_Instrn[2] (net)
                               9  59.5682 
  I_RISC_CORE/ZBUF_590_inst_4926/A (NBUFFX8_HVT)
                                            0.0111   0.2722   1.0000   0.0077   0.0143 &   2.9809 r
  I_RISC_CORE/ZBUF_590_inst_4926/Y (NBUFFX8_HVT)     0.2537   1.0000            0.4676 &   3.4485 r
  I_RISC_CORE/ZBUF_590_15 (net)
                               2  28.8204 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[2] (SRAM2RW128x16)
                                            0.0133   0.2542   1.0000   0.0092   0.0202 &   3.4687 r
  data arrival time                                                                        3.4687

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8279     3.2279
  clock reconvergence pessimism                                                 0.0610     3.2888
  clock uncertainty                                                            -0.1000     3.1888
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE2 (SRAM2RW128x16)                                3.1888 r
  library setup time                                          1.0000           -0.0047     3.1842
  data required time                                                                       3.1842
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1842
  data arrival time                                                                       -3.4687
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2845


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_CONTROL_EndOfInstrn_reg
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0023     1.0023
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                                     0.1051                     0.0000     1.0023 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/Q (SDFFX1_HVT)
                                                     0.2565   1.0000            1.1994 &   2.2017 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__0_ (net)
                               2   4.0246 
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/SI (SDFFX2_HVT)
                                            0.0224   0.2565   1.0000   0.0150   0.0151 &   2.2168 f
  data arrival time                                                                        2.2168

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8558     3.2558
  clock reconvergence pessimism                                                 0.0610     3.3167
  clock uncertainty                                                            -0.1000     3.2167
  I_RISC_CORE/I_CONTROL_EndOfInstrn_reg/CLK (SDFFX2_HVT)                                   3.2167 r
  library setup time                                          1.0000           -1.2790     1.9377
  data required time                                                                       1.9377
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9377
  data arrival time                                                                       -2.2168
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2791


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9935     0.9935
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/CLK (SDFFX2_HVT)
                                                     0.1448                     0.0000     0.9935 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_4_/Q (SDFFX2_HVT)
                                                     0.2316   1.0000            1.3522 &   2.3457 f
  I_RISC_CORE/n320 (net)       5   4.4241 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/SI (SDFFX2_HVT)
                                            0.0000   0.2316   1.0000   0.0000   0.0000 &   2.3457 f
  data arrival time                                                                        2.3457

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9032     3.3032
  clock reconvergence pessimism                                                 0.0872     3.3904
  clock uncertainty                                                            -0.1000     3.2904
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_6_/CLK (SDFFX2_HVT)                                  3.2904 r
  library setup time                                          1.0000           -1.2226     2.0678
  data required time                                                                       2.0678
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0678
  data arrival time                                                                       -2.3457
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2778


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/CLK (SDFFX1_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_9_/Q (SDFFX1_HVT)
                                                     0.3095   1.0000            1.2565 &   2.2462 f
  I_RISC_CORE/Oprnd_A[9] (net)
                               4   5.4471 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/SI (SDFFX2_HVT)
                                            0.0482   0.3095   1.0000   0.0305   0.0306 &   2.2767 f
  data arrival time                                                                        2.2767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0876     3.3868
  clock uncertainty                                                            -0.1000     3.2868
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_7_/CLK (SDFFX2_HVT)                                  3.2868 r
  library setup time                                          1.0000           -1.2697     2.0171
  data required time                                                                       2.0171
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0171
  data arrival time                                                                       -2.2767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2597


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/CLK (SDFFX1_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_14_/Q (SDFFX1_HVT)
                                                     0.3218   1.0000            1.2636 &   2.2533 f
  I_RISC_CORE/Oprnd_A[14] (net)
                               2   5.7801 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/SI (SDFFX1_HVT)
                                            0.0329   0.3218   1.0000   0.0221   0.0223 &   2.2756 f
  data arrival time                                                                        2.2756

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0876     3.3868
  clock uncertainty                                                            -0.1000     3.2868
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX1_HVT)                                 3.2868 r
  library setup time                                          1.0000           -1.2536     2.0332
  data required time                                                                       2.0332
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0332
  data arrival time                                                                       -2.2756
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2423


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX1_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/Q (SDFFX1_HVT)
                                                     0.2875   1.0000            1.2437 &   2.2334 f
  I_RISC_CORE/Oprnd_A[10] (net)
                               3   4.8548 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/SI (SDFFX2_HVT)
                                            0.0269   0.2875   1.0000   0.0181   0.0182 &   2.2516 f
  data arrival time                                                                        2.2516

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0876     3.3868
  clock uncertainty                                                            -0.1000     3.2868
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_13_/CLK (SDFFX2_HVT)                                 3.2868 r
  library setup time                                          1.0000           -1.2574     2.0294
  data required time                                                                       2.0294
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0294
  data arrival time                                                                       -2.2516
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2222


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0053     1.0053
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.1092                     0.0000     1.0053 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.2773   1.0000            1.2144 &   2.2197 f
  I_RISC_CORE/PopDataOut_10_ (net)
                               2   4.5850 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/SI (SDFFX1_HVT)
                                            0.0747   0.2773   1.0000   0.0476   0.0477 &   2.2673 f
  data arrival time                                                                        2.2673

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9088     3.3088
  clock reconvergence pessimism                                                 0.0936     3.4023
  clock uncertainty                                                            -0.1000     3.3023
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)                  3.3023 r
  library setup time                                          1.0000           -1.2549     2.0474
  data required time                                                                       2.0474
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0474
  data arrival time                                                                       -2.2673
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2199


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/CLK (SDFFX2_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_11_/Q (SDFFX2_HVT)
                                                     0.1978   1.0000            1.3061 &   2.2958 f
  I_RISC_CORE/Oprnd_A[11] (net)
                               2   2.1487 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/SI (SDFFX2_HVT)
                                            0.0000   0.1978   1.0000   0.0000   0.0000 &   2.2958 f
  data arrival time                                                                        2.2958

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0876     3.3868
  clock uncertainty                                                            -0.1000     3.2868
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_8_/CLK (SDFFX2_HVT)                                  3.2868 r
  library setup time                                          1.0000           -1.2059     2.0809
  data required time                                                                       2.0809
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0809
  data arrival time                                                                       -2.2958
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2149


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_17_/Q (SDFFARX1_HVT)
                                                     0.2149   1.0000            1.2886 &   2.3038 f
  I_RISC_CORE/n1828 (net)      1   2.2528 
  I_RISC_CORE/U1313/A (NBUFFX16_HVT)        0.0000   0.2149   1.0000   0.0000   0.0000 &   2.3038 f
  I_RISC_CORE/U1313/Y (NBUFFX16_HVT)                 0.2921   1.0000            0.4603 &   2.7641 f
  I_RISC_CORE/Xecutng_Instrn[17] (net)
                               8  68.1288 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/SI (SDFFX2_RVT)
                                            0.0188   0.2946   1.0000   0.0130   0.0291 &   2.7931 f
  data arrival time                                                                        2.7931

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0610     3.3601
  clock uncertainty                                                            -0.1000     3.2601
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_1_/CLK (SDFFX2_RVT)                                  3.2601 r
  library setup time                                          1.0000           -0.6796     2.5805
  data required time                                                                       2.5805
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.5805
  data arrival time                                                                       -2.7931
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2126


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0084     1.0084
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                                     0.1142                     0.0000     1.0084 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.2151   1.0000            1.1744 &   2.1828 f
  I_RISC_CORE/Stack_Mem[8] (net)
                               2   2.7672 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/SI (SDFFARX1_HVT)
                                            0.0000   0.2151   1.0000   0.0000   0.0000 &   2.1828 f
  data arrival time                                                                        2.1828

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0610     3.3825
  clock uncertainty                                                            -0.1000     3.2825
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_4_/CLK (SDFFARX1_HVT)                         3.2825 r
  library setup time                                          1.0000           -1.3022     1.9803
  data required time                                                                       1.9803
  --------------------------------------------------------------------------------------------------
  data required time                                                                       1.9803
  data arrival time                                                                       -2.1828
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.2025


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0078     1.0078
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                                     0.1128                     0.0000     1.0078 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.2607   1.0000            1.2074 &   2.2151 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__2_ (net)
                               2   4.1365 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0275   0.2607   1.0000   0.0191   0.0192 &   2.2343 f
  data arrival time                                                                        2.2343

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9109     3.3109
  clock reconvergence pessimism                                                 0.0727     3.3835
  clock uncertainty                                                            -0.1000     3.2835
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.2835 r
  library setup time                                          1.0000           -1.2436     2.0399
  data required time                                                                       2.0399
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0399
  data arrival time                                                                       -2.2343
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1944


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/CLK (SDFFARX1_RVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_31_/Q (SDFFARX1_RVT)
                                                     0.1314   1.0000            0.6877 &   1.7028 r
  I_RISC_CORE/aps_rename_17_ (net)
                               2   2.8169 
  I_RISC_CORE/copt_gre_mt_inst_7053/A (NBUFFX8_HVT)
                                            0.0000   0.1314   1.0000   0.0000   0.0000 &   1.7028 r
  I_RISC_CORE/copt_gre_mt_inst_7053/Y (NBUFFX8_HVT)
                                                     0.1500   1.0000            0.2992 &   2.0021 r
  I_RISC_CORE/copt_gre_net_1515 (net)
                               3   6.4882 
  I_RISC_CORE/ZBUF_112_inst_6859/A (NBUFFX2_HVT)
                                            0.0060   0.1500   1.0000   0.0041   0.0043 &   2.0064 r
  I_RISC_CORE/ZBUF_112_inst_6859/Y (NBUFFX2_HVT)     0.1390   1.0000            0.2967 &   2.3030 r
  I_RISC_CORE/ZBUF_112_27 (net)
                               1   1.0606 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/SI (SDFFARX1_HVT)
                                            0.0000   0.1390   1.0000   0.0000   0.0000 &   2.3030 r
  data arrival time                                                                        2.3030

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_28_/CLK (SDFFARX1_HVT)                        3.3122 r
  library setup time                                          1.0000           -1.1964     2.1159
  data required time                                                                       2.1159
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1159
  data arrival time                                                                       -2.3030
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1872


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0087     1.0087
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                                     0.1137                     0.0000     1.0087 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.2537   1.0000            1.2035 &   2.2122 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   3.9404 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0186   0.2537   1.0000   0.0129   0.0129 &   2.2252 f
  data arrival time                                                                        2.2252

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9088     3.3088
  clock reconvergence pessimism                                                 0.0727     3.3814
  clock uncertainty                                                            -0.1000     3.2814
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.2814 r
  library setup time                                          1.0000           -1.2415     2.0400
  data required time                                                                       2.0400
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0400
  data arrival time                                                                       -2.2252
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1852


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0075     1.0075
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0075 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.2449   1.0000            1.1955 &   2.2030 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   3.6730 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0438   0.2449   1.0000   0.0305   0.0305 &   2.2335 f
  data arrival time                                                                        2.2335

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9109     3.3109
  clock reconvergence pessimism                                                 0.0936     3.4045
  clock uncertainty                                                            -0.1000     3.3045
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.3045 r
  library setup time                                          1.0000           -1.2347     2.0698
  data required time                                                                       2.0698
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0698
  data arrival time                                                                       -2.2335
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1637


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0048     1.0048
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                                     0.1081                     0.0000     1.0048 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.2505   1.0000            1.1971 &   2.2018 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__2_ (net)
                               2   3.8426 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/SI (SDFFX1_HVT)
                                            0.0325   0.2505   1.0000   0.0227   0.0228 &   2.2246 f
  data arrival time                                                                        2.2246

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9082     3.3082
  clock reconvergence pessimism                                                 0.0936     3.4018
  clock uncertainty                                                            -0.1000     3.3018
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)                3.3018 r
  library setup time                                          1.0000           -1.2404     2.0614
  data required time                                                                       2.0614
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0614
  data arrival time                                                                       -2.2246
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1632


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0075     1.0075
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0075 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.2333   1.0000            1.1866 &   2.1941 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   3.3212 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/SI (SDFFX1_HVT)
                                            0.0591   0.2333   1.0000   0.0426   0.0426 &   2.2367 f
  data arrival time                                                                        2.2367

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9109     3.3109
  clock reconvergence pessimism                                                 0.0936     3.4045
  clock uncertainty                                                            -0.1000     3.3045
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)                3.3045 r
  library setup time                                          1.0000           -1.2281     2.0764
  data required time                                                                       2.0764
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0764
  data arrival time                                                                       -2.2367
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1604


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_INSTRN_LAT_clk_gate_Crnt_Instrn_2_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_1_/Q (SDFFARX1_HVT)
                                                     0.2125   1.0000            1.2866 &   2.3017 f
  I_RISC_CORE/n1927 (net)      1   2.1784 
  I_RISC_CORE/gre_a_BUF_1353_inst_7507/A (NBUFFX16_HVT)
                                            0.0000   0.2125   1.0000   0.0000   0.0000 &   2.3018 f
  I_RISC_CORE/gre_a_BUF_1353_inst_7507/Y (NBUFFX16_HVT)
                                                     0.2804   1.0000            0.4439 &   2.7457 f
  I_RISC_CORE/gre_a_BUF_1353_30 (net)
                               8  56.2572 
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/SI (SDFFARX2_RVT)
                                            0.0430   0.2805   1.0000   0.0306   0.0310 &   2.7767 f
  data arrival time                                                                        2.7767

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9216     3.3216
  clock reconvergence pessimism                                                 0.0907     3.4122
  clock uncertainty                                                            -0.1000     3.3122
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_30_/CLK (SDFFARX2_RVT)                        3.3122 r
  library setup time                                          1.0000           -0.6885     2.6237
  data required time                                                                       2.6237
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.6237
  data arrival time                                                                       -2.7767
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1530


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0048     1.0048
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                                     0.1081                     0.0000     1.0048 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.2322   1.0000            1.1831 &   2.1879 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   3.2873 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/SI (SDFFX1_HVT)
                                            0.0513   0.2322   1.0000   0.0361   0.0361 &   2.2240 f
  data arrival time                                                                        2.2240

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9082     3.3082
  clock reconvergence pessimism                                                 0.0936     3.4018
  clock uncertainty                                                            -0.1000     3.3018
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)                3.3018 r
  library setup time                                          1.0000           -1.2302     2.0716
  data required time                                                                       2.0716
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0716
  data arrival time                                                                       -2.2240
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1524


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0048     1.0048
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                                     0.1081                     0.0000     1.0048 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.2361   1.0000            1.1861 &   2.1908 f
  I_RISC_CORE/n2 (net)         2   3.4047 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/SI (SDFFX1_HVT)
                                            0.0413   0.2361   1.0000   0.0278   0.0279 &   2.2187 f
  data arrival time                                                                        2.2187

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9082     3.3082
  clock reconvergence pessimism                                                 0.0936     3.4018
  clock uncertainty                                                            -0.1000     3.3018
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.3018 r
  library setup time                                          1.0000           -1.2323     2.0695
  data required time                                                                       2.0695
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0695
  data arrival time                                                                       -2.2187
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1493


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0048     1.0048
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)
                                                     0.1081                     0.0000     1.0048 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/Q (SDFFX1_HVT)
                                                     0.2124   1.0000            1.1680 &   2.1727 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__1_ (net)
                               2   2.6854 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0399   0.2124   1.0000   0.0279   0.0279 &   2.2007 f
  data arrival time                                                                        2.2007

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9059     3.3059
  clock reconvergence pessimism                                                 0.0727     3.3786
  clock uncertainty                                                            -0.1000     3.2786
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.2786 r
  library setup time                                          1.0000           -1.2214     2.0572
  data required time                                                                       2.0572
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0572
  data arrival time                                                                       -2.2007
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1435


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_13
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_BWS[1] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0422     1.0422
  I_SDRAM_TOP/I_SDRAM_IF/R_13/CLK (SDFFASX1_HVT)     0.1100                     0.0000     1.0422 r
  I_SDRAM_TOP/I_SDRAM_IF/R_13/Q (SDFFASX1_HVT)       0.2209   1.0000            1.4056 &   2.4478 f
  I_SDRAM_TOP/I_SDRAM_IF/n126 (net)
                               2   2.3252 
  I_SDRAM_TOP/I_SDRAM_IF/U459/A0 (HADDX1_HVT)
                                            0.0000   0.2209   1.0000   0.0000   0.0000 &   2.4478 f
  I_SDRAM_TOP/I_SDRAM_IF/U459/SO (HADDX1_HVT)        0.3697   1.0000            0.9268 &   3.3746 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_BWS[1] (net)
                               1   4.9583 
  HFSBUF_4_126/A (NBUFFX4_HVT)              0.0387   0.3697   1.0000   0.0268   0.0271 &   3.4017 f
  HFSBUF_4_126/Y (NBUFFX4_HVT)                       0.3523   1.0000            0.6262 &   4.0279 f
  sd_BWS[1] (net)              1  24.2966 
  sd_BWS[1] (out)                           0.0472   0.3525   1.0000   0.0331   0.0394 &   4.0674 f
  data arrival time                                                                        4.0674

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0674
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1412


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0084     1.0084
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                                     0.1142                     0.0000     1.0084 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.2264   1.0000            1.1831 &   2.1915 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   3.1109 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0443   0.2264   1.0000   0.0318   0.0318 &   2.2233 f
  data arrival time                                                                        2.2233

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9120     3.3120
  clock reconvergence pessimism                                                 0.0934     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.3054 r
  library setup time                                          1.0000           -1.2225     2.0829
  data required time                                                                       2.0829
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0829
  data arrival time                                                                       -2.2233
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1404


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/CLK (SDFFX1_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_6_/Q (SDFFX1_HVT)
                                                     0.2509   1.0000            1.2216 &   2.2113 f
  I_RISC_CORE/Oprnd_A[6] (net)
                               3   3.8521 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/SI (SDFFX1_HVT)
                                            0.0000   0.2509   1.0000   0.0000   0.0000 &   2.2114 f
  data arrival time                                                                        2.2114

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0876     3.3868
  clock uncertainty                                                            -0.1000     3.2868
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX1_HVT)                                  3.2868 r
  library setup time                                          1.0000           -1.2139     2.0729
  data required time                                                                       2.0729
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0729
  data arrival time                                                                       -2.2114
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1385


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0037     1.0037
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                                     0.1066                     0.0000     1.0037 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.2164   1.0000            1.1699 &   2.1736 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   2.8060 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0597   0.2164   1.0000   0.0430   0.0430 &   2.2166 f
  data arrival time                                                                        2.2166

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9073     3.3073
  clock reconvergence pessimism                                                 0.0934     3.4007
  clock uncertainty                                                            -0.1000     3.3007
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.3007 r
  library setup time                                          1.0000           -1.2224     2.0783
  data required time                                                                       2.0783
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0783
  data arrival time                                                                       -2.2166
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1383


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0048     1.0048
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                                     0.1081                     0.0000     1.0048 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.2252   1.0000            1.1778 &   2.1825 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__2_ (net)
                               2   3.0750 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0465   0.2252   1.0000   0.0304   0.0304 &   2.2130 f
  data arrival time                                                                        2.2130

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9082     3.3082
  clock reconvergence pessimism                                                 0.0936     3.4018
  clock uncertainty                                                            -0.1000     3.3018
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.3018 r
  library setup time                                          1.0000           -1.2263     2.0755
  data required time                                                                       2.0755
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0755
  data arrival time                                                                       -2.2130
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1374


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9934     0.9934
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/CLK (SDFFX1_HVT)
                                                     0.1448                     0.0000     0.9934 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_5_/Q (SDFFX1_HVT)
                                                     0.2501   1.0000            1.2235 &   2.2169 f
  I_RISC_CORE/Oprnd_B[5] (net)
                               4   3.8268 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/SI (SDFFX1_HVT)
                                            0.0000   0.2501   1.0000   0.0000   0.0000 &   2.2169 f
  data arrival time                                                                        2.2169

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9030     3.3030
  clock reconvergence pessimism                                                 0.0872     3.3902
  clock uncertainty                                                            -0.1000     3.2902
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/CLK (SDFFX1_HVT)                                  3.2902 r
  library setup time                                          1.0000           -1.2106     2.0796
  data required time                                                                       2.0796
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0796
  data arrival time                                                                       -2.2169
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1373


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0037     1.0037
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                                     0.1066                     0.0000     1.0037 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.2290   1.0000            1.1796 &   2.1833 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   3.1910 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0347   0.2290   1.0000   0.0241   0.0242 &   2.2075 f
  data arrival time                                                                        2.2075

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9073     3.3073
  clock reconvergence pessimism                                                 0.0934     3.4007
  clock uncertainty                                                            -0.1000     3.3007
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.3007 r
  library setup time                                          1.0000           -1.2295     2.0712
  data required time                                                                       2.0712
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0712
  data arrival time                                                                       -2.2075
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1362


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX1_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/Q (SDFFX1_HVT)
                                                     0.2181   1.0000            1.1965 &   2.1862 f
  I_RISC_CORE/Oprnd_A[4] (net)
                               3   2.8572 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/SI (SDFFX2_HVT)
                                            0.0260   0.2181   1.0000   0.0180   0.0180 &   2.2043 f
  data arrival time                                                                        2.2043

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0876     3.3868
  clock uncertainty                                                            -0.1000     3.2868
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_3_/CLK (SDFFX2_HVT)                                  3.2868 r
  library setup time                                          1.0000           -1.2177     2.0691
  data required time                                                                       2.0691
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0691
  data arrival time                                                                       -2.2043
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1352


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0073     1.0073
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                                     0.1113                     0.0000     1.0073 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.2122   1.0000            1.1701 &   2.1773 f
  I_RISC_CORE/Stack_Mem[11] (net)
                               2   2.6776 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0251   0.2122   1.0000   0.0174   0.0174 &   2.1947 f
  data arrival time                                                                        2.1947

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9073     3.3073
  clock reconvergence pessimism                                                 0.0727     3.3800
  clock uncertainty                                                            -0.1000     3.2800
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.2800 r
  library setup time                                          1.0000           -1.2201     2.0599
  data required time                                                                       2.0599
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0599
  data arrival time                                                                       -2.1947
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1349


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/CLK (SDFFX1_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_12_/Q (SDFFX1_HVT)
                                                     0.2350   1.0000            1.2094 &   2.1991 f
  I_RISC_CORE/Oprnd_A[12] (net)
                               2   3.3699 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/SI (SDFFX1_HVT)
                                            0.0232   0.2350   1.0000   0.0160   0.0161 &   2.2153 f
  data arrival time                                                                        2.2153

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0876     3.3868
  clock uncertainty                                                            -0.1000     3.2868
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_10_/CLK (SDFFX1_HVT)                                 3.2868 r
  library setup time                                          1.0000           -1.2046     2.0822
  data required time                                                                       2.0822
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0822
  data arrival time                                                                       -2.2153
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1331


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0087     1.0087
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                                     0.1137                     0.0000     1.0087 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.2100   1.0000            1.1701 &   2.1788 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__2_ (net)
                               2   2.6131 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0253   0.2100   1.0000   0.0176   0.0176 &   2.1964 f
  data arrival time                                                                        2.1964

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9106     3.3106
  clock reconvergence pessimism                                                 0.0727     3.3833
  clock uncertainty                                                            -0.1000     3.2833
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.2833 r
  library setup time                                          1.0000           -1.2154     2.0679
  data required time                                                                       2.0679
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0679
  data arrival time                                                                       -2.1964
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1285


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0087     1.0087
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                                     0.1137                     0.0000     1.0087 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.2197   1.0000            1.1775 &   2.1862 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   2.9078 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0388   0.2197   1.0000   0.0272   0.0272 &   2.2134 f
  data arrival time                                                                        2.2134

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9121     3.3121
  clock reconvergence pessimism                                                 0.0935     3.4057
  clock uncertainty                                                            -0.1000     3.3057
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.3057 r
  library setup time                                          1.0000           -1.2192     2.0865
  data required time                                                                       2.0865
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0865
  data arrival time                                                                       -2.2134
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1269


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0075     1.0075
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0075 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.2196   1.0000            1.1761 &   2.1836 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   2.9028 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0360   0.2196   1.0000   0.0257   0.0258 &   2.2094 f
  data arrival time                                                                        2.2094

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9109     3.3109
  clock reconvergence pessimism                                                 0.0936     3.4045
  clock uncertainty                                                            -0.1000     3.3045
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.3045 r
  library setup time                                          1.0000           -1.2204     2.0841
  data required time                                                                       2.0841
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0841
  data arrival time                                                                       -2.2094
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1252


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0084     1.0084
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                                     0.1142                     0.0000     1.0084 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.2204   1.0000            1.1784 &   2.1868 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   2.9264 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/SI (SDFFX1_HVT)
                                            0.0342   0.2204   1.0000   0.0243   0.0244 &   2.2112 f
  data arrival time                                                                        2.2112

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9120     3.3120
  clock reconvergence pessimism                                                 0.0934     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)                3.3054 r
  library setup time                                          1.0000           -1.2191     2.0863
  data required time                                                                       2.0863
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0863
  data arrival time                                                                       -2.2112
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1249


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0053     1.0053
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                                     0.1092                     0.0000     1.0053 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.2197   1.0000            1.1743 &   2.1796 f
  I_RISC_CORE/Return_Addr[0] (net)
                               2   2.9061 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/SI (SDFFX1_HVT)
                                            0.0293   0.2197   1.0000   0.0206   0.0206 &   2.2002 f
  data arrival time                                                                        2.2002

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9088     3.3088
  clock reconvergence pessimism                                                 0.0936     3.4023
  clock uncertainty                                                            -0.1000     3.3023
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.3023 r
  library setup time                                          1.0000           -1.2224     2.0800
  data required time                                                                       2.0800
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0800
  data arrival time                                                                       -2.2002
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1202


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_A_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9897     0.9897
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/CLK (SDFFX1_HVT)
                                                     0.1413                     0.0000     0.9897 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_5_/Q (SDFFX1_HVT)
                                                     0.2223   1.0000            1.1997 &   2.1894 f
  I_RISC_CORE/Oprnd_A[5] (net)
                               3   2.9845 
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/SI (SDFFX1_HVT)
                                            0.0281   0.2223   1.0000   0.0196   0.0197 &   2.2091 f
  data arrival time                                                                        2.2091

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8992     3.2992
  clock reconvergence pessimism                                                 0.0876     3.3868
  clock uncertainty                                                            -0.1000     3.2868
  I_RISC_CORE/I_DATA_PATH_Oprnd_A_reg_4_/CLK (SDFFX1_HVT)                                  3.2868 r
  library setup time                                          1.0000           -1.1973     2.0895
  data required time                                                                       2.0895
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0895
  data arrival time                                                                       -2.2091
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1195


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0023     1.0023
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                                     0.1051                     0.0000     1.0023 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.2132   1.0000            1.1664 &   2.1687 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   2.7083 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0410   0.2132   1.0000   0.0280   0.0281 &   2.1968 f
  data arrival time                                                                        2.1968

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9059     3.3059
  clock reconvergence pessimism                                                 0.0934     3.3994
  clock uncertainty                                                            -0.1000     3.2994
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.2994 r
  library setup time                                          1.0000           -1.2218     2.0776
  data required time                                                                       2.0776
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0776
  data arrival time                                                                       -2.1968
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1192


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0073     1.0073
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                                     0.1113                     0.0000     1.0073 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/Q (SDFFX1_HVT)
                                                     0.2202   1.0000            1.1762 &   2.1835 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__3_ (net)
                               2   2.9220 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/SI (SDFFX1_HVT)
                                            0.0275   0.2202   1.0000   0.0185   0.0186 &   2.2021 f
  data arrival time                                                                        2.2021

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9106     3.3106
  clock reconvergence pessimism                                                 0.0936     3.4043
  clock uncertainty                                                            -0.1000     3.3043
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)                3.3043 r
  library setup time                                          1.0000           -1.2211     2.0832
  data required time                                                                       2.0832
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0832
  data arrival time                                                                       -2.2021
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1189


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/Q (SDFFX1_HVT)
                                                     0.2148   1.0000            1.1933 &   2.1813 f
  I_RISC_CORE/Op_Result[3] (net)
                               2   2.7563 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/SI (SDFFX1_HVT)
                                            0.0379   0.2148   1.0000   0.0251   0.0251 &   2.2064 f
  data arrival time                                                                        2.2064

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_0_/CLK (SDFFX1_HVT)                                   3.2851 r
  library setup time                                          1.0000           -1.1934     2.0916
  data required time                                                                       2.0916
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0916
  data arrival time                                                                       -2.2064
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1148


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0075     1.0075
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0075 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__0_/Q (SDFFX1_HVT)
                                                     0.2022   1.0000            1.1628 &   2.1703 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__0_ (net)
                               2   2.3755 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0229   0.2022   1.0000   0.0158   0.0159 &   2.1862 f
  data arrival time                                                                        2.1862

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9121     3.3121
  clock reconvergence pessimism                                                 0.0727     3.3848
  clock uncertainty                                                            -0.1000     3.2848
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.2848 r
  library setup time                                          1.0000           -1.2093     2.0755
  data required time                                                                       2.0755
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0755
  data arrival time                                                                       -2.1862
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1106


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0084     1.0084
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                                     0.1142                     0.0000     1.0084 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.2132   1.0000            1.1729 &   2.1813 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   2.7082 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0269   0.2132   1.0000   0.0188   0.0188 &   2.2002 f
  data arrival time                                                                        2.2002

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9120     3.3120
  clock reconvergence pessimism                                                 0.0934     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.3054 r
  library setup time                                          1.0000           -1.2150     2.0903
  data required time                                                                       2.0903
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0903
  data arrival time                                                                       -2.2002
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1098


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0084     1.0084
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                                     0.1142                     0.0000     1.0084 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.2171   1.0000            1.1760 &   2.1843 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   2.8278 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/SI (SDFFX1_HVT)
                                            0.0166   0.2171   1.0000   0.0115   0.0115 &   2.1959 f
  data arrival time                                                                        2.1959

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9120     3.3120
  clock reconvergence pessimism                                                 0.0934     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)                3.3054 r
  library setup time                                          1.0000           -1.2173     2.0881
  data required time                                                                       2.0881
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0881
  data arrival time                                                                       -2.1959
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1077


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0084     1.0084
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)
                                                     0.1142                     0.0000     1.0084 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/Q (SDFFX1_HVT)
                                                     0.2242   1.0000            1.1814 &   2.1898 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_5__2_ (net)
                               2   3.0449 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0000   0.2242   1.0000   0.0000   0.0000 &   2.1898 f
  data arrival time                                                                        2.1898

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9120     3.3120
  clock reconvergence pessimism                                                 0.0934     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.3054 r
  library setup time                                          1.0000           -1.2213     2.0841
  data required time                                                                       2.0841
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0841
  data arrival time                                                                       -2.1898
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1058


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0075     1.0075
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0075 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__1_/Q (SDFFX1_HVT)
                                                     0.2059   1.0000            1.1656 &   2.1731 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__1_ (net)
                               2   2.4874 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0336   0.2059   1.0000   0.0240   0.0240 &   2.1972 f
  data arrival time                                                                        2.1972

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9109     3.3109
  clock reconvergence pessimism                                                 0.0936     3.4045
  clock uncertainty                                                            -0.1000     3.3045
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.3045 r
  library setup time                                          1.0000           -1.2127     2.0918
  data required time                                                                       2.0918
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0918
  data arrival time                                                                       -2.1972
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1054


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0073     1.0073
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                                     0.1113                     0.0000     1.0073 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.2114   1.0000            1.1695 &   2.1768 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   2.6554 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0234   0.2114   1.0000   0.0162   0.0163 &   2.1930 f
  data arrival time                                                                        2.1930

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9106     3.3106
  clock reconvergence pessimism                                                 0.0936     3.4043
  clock uncertainty                                                            -0.1000     3.3043
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.3043 r
  library setup time                                          1.0000           -1.2161     2.0881
  data required time                                                                       2.0881
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0881
  data arrival time                                                                       -2.1930
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1049


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0084     1.0084
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/CLK (SDFFX1_HVT)
                                                     0.1142                     0.0000     1.0084 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__3_/Q (SDFFX1_HVT)
                                                     0.2113   1.0000            1.1715 &   2.1799 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__3_ (net)
                               2   2.6507 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0216   0.2113   1.0000   0.0150   0.0150 &   2.1949 f
  data arrival time                                                                        2.1949

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9120     3.3120
  clock reconvergence pessimism                                                 0.0934     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.3054 r
  library setup time                                          1.0000           -1.2140     2.0914
  data required time                                                                       2.0914
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0914
  data arrival time                                                                       -2.1949
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1035


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0053     1.0053
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.1092                     0.0000     1.0053 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.2015   1.0000            1.1604 &   2.1657 f
  I_RISC_CORE/Return_Addr[6] (net)
                               2   2.3529 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0409   0.2015   1.0000   0.0278   0.0278 &   2.1935 f
  data arrival time                                                                        2.1935

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9088     3.3088
  clock reconvergence pessimism                                                 0.0936     3.4023
  clock uncertainty                                                            -0.1000     3.3023
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.3023 r
  library setup time                                          1.0000           -1.2122     2.0902
  data required time                                                                       2.0902
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0902
  data arrival time                                                                       -2.1935
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1033


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/Q (SDFFX1_HVT)
                                                     0.1971   1.0000            1.1797 &   2.1677 f
  I_RISC_CORE/Op_Result[1] (net)
                               2   2.2198 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/SI (SDFFX1_HVT)
                                            0.0540   0.1971   1.0000   0.0368   0.0368 &   2.2045 f
  data arrival time                                                                        2.2045

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)                                   3.2851 r
  library setup time                                          1.0000           -1.1831     2.1019
  data required time                                                                       2.1019
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1019
  data arrival time                                                                       -2.2045
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1026


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[28]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[28] (out)                        0.0000   0.1402   1.0000   0.0000   0.0077 &   4.0284 f
  data arrival time                                                                        4.0284

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0284
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1022


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[24]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[24] (out)                        0.0000   0.1402   1.0000   0.0000   0.0077 &   4.0284 f
  data arrival time                                                                        4.0284

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0284
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1022


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[21]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[21] (out)                        0.0000   0.1402   1.0000   0.0000   0.0077 &   4.0284 f
  data arrival time                                                                        4.0284

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0284
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1022


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[23]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[23] (out)                        0.0000   0.1407   1.0000   0.0000   0.0077 &   4.0284 f
  data arrival time                                                                        4.0284

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0284
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1022


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[30]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[30] (out)                        0.0000   0.1407   1.0000   0.0000   0.0077 &   4.0284 f
  data arrival time                                                                        4.0284

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0284
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1022


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[26]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[26] (out)                        0.0000   0.1406   1.0000   0.0000   0.0076 &   4.0283 f
  data arrival time                                                                        4.0283

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0283
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1021


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[17]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[17] (out)                        0.0000   0.1405   1.0000   0.0000   0.0074 &   4.0282 f
  data arrival time                                                                        4.0282

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0282
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1020


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[11]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[11] (out)                        0.0000   0.1403   1.0000   0.0000   0.0074 &   4.0282 f
  data arrival time                                                                        4.0282

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0282
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1020


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[19]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[19] (out)                        0.0000   0.1404   1.0000   0.0000   0.0074 &   4.0281 f
  data arrival time                                                                        4.0281

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0281
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1019


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[13]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[13] (out)                        0.0000   0.1403   1.0000   0.0000   0.0074 &   4.0281 f
  data arrival time                                                                        4.0281

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0281
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1019


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[15]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[15] (out)                        0.0000   0.1403   1.0000   0.0000   0.0072 &   4.0280 f
  data arrival time                                                                        4.0280

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0280
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1018


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[9]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[9] (out)                         0.0000   0.1406   1.0000   0.0000   0.0068 &   4.0276 f
  data arrival time                                                                        4.0276

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0276
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1014


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[5]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[5] (out)                         0.0000   0.1407   1.0000   0.0000   0.0068 &   4.0275 f
  data arrival time                                                                        4.0275

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0275
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1013


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[7]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[7] (out)                         0.0000   0.1402   1.0000   0.0000   0.0067 &   4.0275 f
  data arrival time                                                                        4.0275

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0275
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1013


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[0]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[0] (out)                         0.0000   0.1402   1.0000   0.0000   0.0064 &   4.0272 f
  data arrival time                                                                        4.0272

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0272
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1010


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[3]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_168_f_inst_4981/A (INVX0_HVT)        0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_168_f_inst_4981/Y (INVX0_HVT)                 0.2313   1.0000            0.3644 &   3.3419 f
  copt_gre_net_1534 (net)      1   1.0898 
  copt_gre_mt_inst_7269/A (NBUFFX2_HVT)     0.0346   0.2313   1.0000   0.0245   0.0246 &   3.3664 f
  copt_gre_mt_inst_7269/Y (NBUFFX2_HVT)              0.1671   1.0000            0.3987 &   3.7652 f
  ropt_net_1871 (net)          1   2.6560 
  ropt_mt_inst_8410/A (NBUFFX16_LVT)        0.0000   0.1671   1.0000   0.0000   0.0000 &   3.7652 f
  ropt_mt_inst_8410/Y (NBUFFX16_LVT)                 0.1394   1.0000            0.2555 &   4.0207 f
  sd_DQ_en[0] (net)           16 163.3972 
  sd_DQ_en[3] (out)                         0.0000   0.1402   1.0000   0.0000   0.0064 &   4.0272 f
  data arrival time                                                                        4.0272

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0272
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.1010


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0087     1.0087
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)
                                                     0.1137                     0.0000     1.0087 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__3_/Q (SDFFX1_HVT)
                                                     0.2015   1.0000            1.1636 &   2.1723 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__3_ (net)
                               2   2.3526 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/SI (SDFFX1_HVT)
                                            0.0338   0.2015   1.0000   0.0242   0.0243 &   2.1965 f
  data arrival time                                                                        2.1965

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9121     3.3121
  clock reconvergence pessimism                                                 0.0935     3.4057
  clock uncertainty                                                            -0.1000     3.3057
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__3_/CLK (SDFFX1_HVT)                3.3057 r
  library setup time                                          1.0000           -1.2088     2.0968
  data required time                                                                       2.0968
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0968
  data arrival time                                                                       -2.1965
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0997


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0087     1.0087
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                                     0.1137                     0.0000     1.0087 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.2052   1.0000            1.1664 &   2.1751 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__2_ (net)
                               2   2.4666 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/SI (SDFFX1_HVT)
                                            0.0274   0.2052   1.0000   0.0192   0.0192 &   2.1944 f
  data arrival time                                                                        2.1944

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9121     3.3121
  clock reconvergence pessimism                                                 0.0935     3.4057
  clock uncertainty                                                            -0.1000     3.3057
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)                3.3057 r
  library setup time                                          1.0000           -1.2110     2.0947
  data required time                                                                       2.0947
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0947
  data arrival time                                                                       -2.1944
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0996


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0078     1.0078
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                                     0.1128                     0.0000     1.0078 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/Q (SDFFX1_HVT)
                                                     0.2055   1.0000            1.1661 &   2.1738 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__0_ (net)
                               2   2.4754 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0264   0.2055   1.0000   0.0185   0.0185 &   2.1923 f
  data arrival time                                                                        2.1923

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9113     3.3113
  clock reconvergence pessimism                                                 0.0935     3.4048
  clock uncertainty                                                            -0.1000     3.3048
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.3048 r
  library setup time                                          1.0000           -1.2117     2.0930
  data required time                                                                       2.0930
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0930
  data arrival time                                                                       -2.1923
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0993


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0037     1.0037
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)
                                                     0.1066                     0.0000     1.0037 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/Q (SDFFX1_HVT)
                                                     0.2191   1.0000            1.1720 &   2.1757 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__3_ (net)
                               2   2.8878 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.2191   1.0000   0.0000   0.0000 &   2.1757 f
  data arrival time                                                                        2.1757

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9073     3.3073
  clock reconvergence pessimism                                                 0.0934     3.4007
  clock uncertainty                                                            -0.1000     3.3007
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.3007 r
  library setup time                                          1.0000           -1.2239     2.0768
  data required time                                                                       2.0768
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0768
  data arrival time                                                                       -2.1757
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0989


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9932     0.9932
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/CLK (SDFFX1_HVT)
                                                     0.1448                     0.0000     0.9932 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_8_/Q (SDFFX1_HVT)
                                                     0.2048   1.0000            1.1889 &   2.1821 f
  I_RISC_CORE/Oprnd_B[8] (net)
                               3   2.4523 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/SI (SDFFX2_HVT)
                                            0.0000   0.2048   1.0000   0.0000   0.0000 &   2.1821 f
  data arrival time                                                                        2.1821

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9030     3.3030
  clock reconvergence pessimism                                                 0.0872     3.3902
  clock uncertainty                                                            -0.1000     3.2902
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_15_/CLK (SDFFX2_HVT)                                 3.2902 r
  library setup time                                          1.0000           -1.2070     2.0832
  data required time                                                                       2.0832
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0832
  data arrival time                                                                       -2.1821
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0989


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0037     1.0037
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                                     0.1066                     0.0000     1.0037 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.2183   1.0000            1.1714 &   2.1751 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   2.8644 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2183   1.0000   0.0000   0.0000 &   2.1751 f
  data arrival time                                                                        2.1751

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9073     3.3073
  clock reconvergence pessimism                                                 0.0934     3.4007
  clock uncertainty                                                            -0.1000     3.3007
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)                3.3007 r
  library setup time                                          1.0000           -1.2235     2.0772
  data required time                                                                       2.0772
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0772
  data arrival time                                                                       -2.1751
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0979


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0048     1.0048
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)
                                                     0.1081                     0.0000     1.0048 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/Q (SDFFX1_HVT)
                                                     0.2096   1.0000            1.1658 &   2.1706 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__0_ (net)
                               2   2.6013 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0162   0.2096   1.0000   0.0112   0.0113 &   2.1819 f
  data arrival time                                                                        2.1819

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9082     3.3082
  clock reconvergence pessimism                                                 0.0936     3.4018
  clock uncertainty                                                            -0.1000     3.3018
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.3018 r
  library setup time                                          1.0000           -1.2175     2.0843
  data required time                                                                       2.0843
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0843
  data arrival time                                                                       -2.1819
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0976


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0073     1.0073
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                                     0.1113                     0.0000     1.0073 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.2066   1.0000            1.1658 &   2.1731 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   2.5089 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/SI (SDFFX1_HVT)
                                            0.0212   0.2066   1.0000   0.0147   0.0147 &   2.1878 f
  data arrival time                                                                        2.1878

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9106     3.3106
  clock reconvergence pessimism                                                 0.0936     3.4043
  clock uncertainty                                                            -0.1000     3.3043
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)                3.3043 r
  library setup time                                          1.0000           -1.2134     2.0908
  data required time                                                                       2.0908
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0908
  data arrival time                                                                       -2.1878
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0970


  Startpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_DATA_PATH_clk_gate_Oprnd_B_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9932     0.9932
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/CLK (SDFFX1_HVT)
                                                     0.1448                     0.0000     0.9932 r
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_9_/Q (SDFFX1_HVT)
                                                     0.2029   1.0000            1.1874 &   2.1806 f
  I_RISC_CORE/Oprnd_B[9] (net)
                               3   2.3940 
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/SI (SDFFX2_HVT)
                                            0.0000   0.2029   1.0000   0.0000   0.0000 &   2.1806 f
  data arrival time                                                                        2.1806

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9030     3.3030
  clock reconvergence pessimism                                                 0.0872     3.3902
  clock uncertainty                                                            -0.1000     3.2902
  I_RISC_CORE/I_DATA_PATH_Oprnd_B_reg_14_/CLK (SDFFX2_HVT)                                 3.2902 r
  library setup time                                          1.0000           -1.2059     2.0843
  data required time                                                                       2.0843
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0843
  data arrival time                                                                       -2.1806
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0962


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0084     1.0084
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/CLK (SDFFX1_HVT)
                                                     0.1142                     0.0000     1.0084 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__0_/Q (SDFFX1_HVT)
                                                     0.2071   1.0000            1.1683 &   2.1766 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__0_ (net)
                               2   2.5229 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/SI (SDFFX1_HVT)
                                            0.0184   0.2071   1.0000   0.0127   0.0128 &   2.1894 f
  data arrival time                                                                        2.1894

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9120     3.3120
  clock reconvergence pessimism                                                 0.0934     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)                3.3054 r
  library setup time                                          1.0000           -1.2116     2.0938
  data required time                                                                       2.0938
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0938
  data arrival time                                                                       -2.1894
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0956


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0073     1.0073
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                                     0.1113                     0.0000     1.0073 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.2052   1.0000            1.1648 &   2.1720 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   2.4663 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/SI (SDFFX1_HVT)
                                            0.0187   0.2052   1.0000   0.0130   0.0130 &   2.1850 f
  data arrival time                                                                        2.1850

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9106     3.3106
  clock reconvergence pessimism                                                 0.0936     3.4043
  clock uncertainty                                                            -0.1000     3.3043
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)                3.3043 r
  library setup time                                          1.0000           -1.2126     2.0916
  data required time                                                                       2.0916
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0916
  data arrival time                                                                       -2.1850
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0934


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0073     1.0073
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/CLK (SDFFX1_HVT)
                                                     0.1113                     0.0000     1.0073 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__3_/Q (SDFFX1_HVT)
                                                     0.1965   1.0000            1.1581 &   2.1654 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__3_ (net)
                               2   2.2023 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/SI (SDFFX1_HVT)
                                            0.0339   0.1965   1.0000   0.0243   0.0243 &   2.1897 f
  data arrival time                                                                        2.1897

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9106     3.3106
  clock reconvergence pessimism                                                 0.0936     3.4043
  clock uncertainty                                                            -0.1000     3.3043
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)                3.3043 r
  library setup time                                          1.0000           -1.2077     2.0965
  data required time                                                                       2.0965
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0965
  data arrival time                                                                       -2.1897
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0931


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0053     1.0053
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)
                                                     0.1092                     0.0000     1.0053 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/Q (SDFFX1_HVT)
                                                     0.2030   1.0000            1.1615 &   2.1668 f
  I_RISC_CORE/Return_Addr[4] (net)
                               2   2.3984 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/SI (SDFFX1_HVT)
                                            0.0204   0.2030   1.0000   0.0141   0.0142 &   2.1810 f
  data arrival time                                                                        2.1810

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9088     3.3088
  clock reconvergence pessimism                                                 0.0936     3.4023
  clock uncertainty                                                            -0.1000     3.3023
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)                  3.3023 r
  library setup time                                          1.0000           -1.2130     2.0893
  data required time                                                                       2.0893
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0893
  data arrival time                                                                       -2.1810
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0916


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ctosc_gls_inst_5868/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0053     1.0053
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)
                                                     0.1092                     0.0000     1.0053 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_2_/Q (SDFFX1_HVT)
                                                     0.1901   1.0000            1.1517 &   2.1570 f
  I_RISC_CORE/Return_Addr[2] (net)
                               2   2.0077 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/SI (SDFFX1_HVT)
                                            0.0218   0.1901   1.0000   0.0151   0.0151 &   2.1721 f
  data arrival time                                                                        2.1721

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9113     3.3113
  clock reconvergence pessimism                                                 0.0727     3.3839
  clock uncertainty                                                            -0.1000     3.2839
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)                3.2839 r
  library setup time                                          1.0000           -1.2031     2.0809
  data required time                                                                       2.0809
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0809
  data arrival time                                                                       -2.1721
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0913


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0048     1.0048
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)
                                                     0.1081                     0.0000     1.0048 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_1__2_/Q (SDFFX1_HVT)
                                                     0.2028   1.0000            1.1606 &   2.1654 f
  I_RISC_CORE/Stack_Mem[20] (net)
                               2   2.3933 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/SI (SDFFX1_HVT)
                                            0.0198   0.2028   1.0000   0.0137   0.0137 &   2.1791 f
  data arrival time                                                                        2.1791

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9082     3.3082
  clock reconvergence pessimism                                                 0.0936     3.4018
  clock uncertainty                                                            -0.1000     3.3018
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__2_/CLK (SDFFX1_HVT)                3.3018 r
  library setup time                                          1.0000           -1.2137     2.0881
  data required time                                                                       2.0881
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0881
  data arrival time                                                                       -2.1791
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0910


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0053     1.0053
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                                     0.1092                     0.0000     1.0053 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.2030   1.0000            1.1615 &   2.1668 f
  I_RISC_CORE/Return_Addr[1] (net)
                               2   2.3982 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0194   0.2030   1.0000   0.0135   0.0135 &   2.1803 f
  data arrival time                                                                        2.1803

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9088     3.3088
  clock reconvergence pessimism                                                 0.0936     3.4023
  clock uncertainty                                                            -0.1000     3.3023
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.3023 r
  library setup time                                          1.0000           -1.2130     2.0893
  data required time                                                                       2.0893
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0893
  data arrival time                                                                       -2.1803
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0910


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0078     1.0078
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                                     0.1128                     0.0000     1.0078 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1991   1.0000            1.1611 &   2.1689 f
  I_RISC_CORE/Stack_Mem[17] (net)
                               2   2.2807 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0263   0.1991   1.0000   0.0184   0.0185 &   2.1874 f
  data arrival time                                                                        2.1874

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9113     3.3113
  clock reconvergence pessimism                                                 0.0935     3.4048
  clock uncertainty                                                            -0.1000     3.3048
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.3048 r
  library setup time                                          1.0000           -1.2081     2.0966
  data required time                                                                       2.0966
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0966
  data arrival time                                                                       -2.1874
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0907


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0075     1.0075
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0075 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/Q (SDFFX1_HVT)
                                                     0.2121   1.0000            1.1704 &   2.1779 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__3_ (net)
                               2   2.6767 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0000   0.2121   1.0000   0.0000   0.0000 &   2.1779 f
  data arrival time                                                                        2.1779

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9109     3.3109
  clock reconvergence pessimism                                                 0.0936     3.4045
  clock uncertainty                                                            -0.1000     3.3045
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.3045 r
  library setup time                                          1.0000           -1.2162     2.0883
  data required time                                                                       2.0883
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0883
  data arrival time                                                                       -2.1779
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0896


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_5_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0084     1.0084
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/CLK (SDFFX1_HVT)
                                                     0.1142                     0.0000     1.0084 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_5__1_/Q (SDFFX1_HVT)
                                                     0.2120   1.0000            1.1721 &   2.1805 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_5__1_ (net)
                               2   2.6742 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2120   1.0000   0.0000   0.0000 &   2.1805 f
  data arrival time                                                                        2.1805

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9120     3.3120
  clock reconvergence pessimism                                                 0.0934     3.4054
  clock uncertainty                                                            -0.1000     3.3054
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_5__2_/CLK (SDFFX1_HVT)                3.3054 r
  library setup time                                          1.0000           -1.2144     2.0910
  data required time                                                                       2.0910
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0910
  data arrival time                                                                       -2.1805
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0895


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0037     1.0037
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)
                                                     0.1066                     0.0000     1.0037 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__1_/Q (SDFFX1_HVT)
                                                     0.2007   1.0000            1.1579 &   2.1616 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__1_ (net)
                               2   2.3286 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/SI (SDFFX1_HVT)
                                            0.0214   0.2007   1.0000   0.0148   0.0148 &   2.1764 f
  data arrival time                                                                        2.1764

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9073     3.3073
  clock reconvergence pessimism                                                 0.0934     3.4007
  clock uncertainty                                                            -0.1000     3.3007
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)                3.3007 r
  library setup time                                          1.0000           -1.2137     2.0871
  data required time                                                                       2.0871
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0871
  data arrival time                                                                       -2.1764
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0894


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0023     1.0023
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                                     0.1051                     0.0000     1.0023 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.2005   1.0000            1.1567 &   2.1590 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   2.3249 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/SI (SDFFX1_HVT)
                                            0.0186   0.2005   1.0000   0.0129   0.0129 &   2.1719 f
  data arrival time                                                                        2.1719

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9059     3.3059
  clock reconvergence pessimism                                                 0.0934     3.3994
  clock uncertainty                                                            -0.1000     3.2994
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)                3.2994 r
  library setup time                                          1.0000           -1.2148     2.0846
  data required time                                                                       2.0846
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0846
  data arrival time                                                                       -2.1719
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0873


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0023     1.0023
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/CLK (SDFFX1_HVT)
                                                     0.1051                     0.0000     1.0023 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__0_/Q (SDFFX1_HVT)
                                                     0.2004   1.0000            1.1566 &   2.1589 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__0_ (net)
                               2   2.3197 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0184   0.2004   1.0000   0.0127   0.0127 &   2.1717 f
  data arrival time                                                                        2.1717

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9059     3.3059
  clock reconvergence pessimism                                                 0.0934     3.3994
  clock uncertainty                                                            -0.1000     3.2994
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.2994 r
  library setup time                                          1.0000           -1.2147     2.0847
  data required time                                                                       2.0847
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0847
  data arrival time                                                                       -2.1717
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0870


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0023     1.0023
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                                     0.1051                     0.0000     1.0023 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1923   1.0000            1.1504 &   2.1527 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   2.0731 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0330   0.1923   1.0000   0.0230   0.0230 &   2.1757 f
  data arrival time                                                                        2.1757

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9059     3.3059
  clock reconvergence pessimism                                                 0.0934     3.3994
  clock uncertainty                                                            -0.1000     3.2994
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.2994 r
  library setup time                                          1.0000           -1.2102     2.0892
  data required time                                                                       2.0892
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0892
  data arrival time                                                                       -2.1757
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0865


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0075     1.0075
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0075 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1999   1.0000            1.1610 &   2.1685 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   2.3041 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/SI (SDFFX1_HVT)
                                            0.0178   0.1999   1.0000   0.0123   0.0123 &   2.1809 f
  data arrival time                                                                        2.1809

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9109     3.3109
  clock reconvergence pessimism                                                 0.0936     3.4045
  clock uncertainty                                                            -0.1000     3.3045
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__3_/CLK (SDFFX1_HVT)                3.3045 r
  library setup time                                          1.0000           -1.2093     2.0952
  data required time                                                                       2.0952
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0952
  data arrival time                                                                       -2.1809
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0856


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0073     1.0073
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/CLK (SDFFX1_HVT)
                                                     0.1113                     0.0000     1.0073 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__0_/Q (SDFFX1_HVT)
                                                     0.1884   1.0000            1.1515 &   2.1588 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__0_ (net)
                               2   1.9514 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0334   0.1884   1.0000   0.0240   0.0240 &   2.1827 f
  data arrival time                                                                        2.1827

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9106     3.3106
  clock reconvergence pessimism                                                 0.0936     3.4043
  clock uncertainty                                                            -0.1000     3.3043
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.3043 r
  library setup time                                          1.0000           -1.2032     2.1011
  data required time                                                                       2.1011
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1011
  data arrival time                                                                       -2.1827
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0816


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0075     1.0075
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0075 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1942   1.0000            1.1567 &   2.1642 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_3__2_ (net)
                               2   2.1311 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/SI (SDFFX1_HVT)
                                            0.0220   0.1942   1.0000   0.0152   0.0153 &   2.1794 f
  data arrival time                                                                        2.1794

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9109     3.3109
  clock reconvergence pessimism                                                 0.0936     3.4045
  clock uncertainty                                                            -0.1000     3.3045
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)                3.3045 r
  library setup time                                          1.0000           -1.2061     2.0984
  data required time                                                                       2.0984
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0984
  data arrival time                                                                       -2.1794
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0810


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_7_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_7_/Q (SDFFX1_HVT)
                                                     0.1878   1.0000            1.1721 &   2.1601 f
  I_RISC_CORE/Op_Result[7] (net)
                               2   1.9326 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/SI (SDFFX1_HVT)
                                            0.0399   0.1878   1.0000   0.0271   0.0271 &   2.1872 f
  data arrival time                                                                        2.1872

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_1_/CLK (SDFFX1_HVT)                                   3.2851 r
  library setup time                                          1.0000           -1.1777     2.1073
  data required time                                                                       2.1073
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1073
  data arrival time                                                                       -2.1872
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0799


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0023     1.0023
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)
                                                     0.1051                     0.0000     1.0023 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/Q (SDFFX1_HVT)
                                                     0.1949   1.0000            1.1524 &   2.1547 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__3_ (net)
                               2   2.1519 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/SI (SDFFX1_HVT)
                                            0.0175   0.1949   1.0000   0.0121   0.0122 &   2.1668 f
  data arrival time                                                                        2.1668

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9059     3.3059
  clock reconvergence pessimism                                                 0.0934     3.3994
  clock uncertainty                                                            -0.1000     3.2994
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)                3.2994 r
  library setup time                                          1.0000           -1.2116     2.0878
  data required time                                                                       2.0878
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0878
  data arrival time                                                                       -2.1668
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0791


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0037     1.0037
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/CLK (SDFFX1_HVT)
                                                     0.1066                     0.0000     1.0037 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__0_/Q (SDFFX1_HVT)
                                                     0.2028   1.0000            1.1595 &   2.1632 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_0__0_ (net)
                               2   2.3923 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0000   0.2028   1.0000   0.0000   0.0000 &   2.1632 f
  data arrival time                                                                        2.1632

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9073     3.3073
  clock reconvergence pessimism                                                 0.0934     3.4007
  clock uncertainty                                                            -0.1000     3.3007
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.3007 r
  library setup time                                          1.0000           -1.2148     2.0859
  data required time                                                                       2.0859
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0859
  data arrival time                                                                       -2.1632
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0773


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/Q (SDFFX1_HVT)
                                                     0.2056   1.0000            1.1862 &   2.1742 f
  I_RISC_CORE/Op_Result[6] (net)
                               2   2.4768 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/SI (SDFFX1_HVT)
                                            0.0000   0.2056   1.0000   0.0000   0.0000 &   2.1742 f
  data arrival time                                                                        2.1742

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_3_/CLK (SDFFX1_HVT)                                   3.2851 r
  library setup time                                          1.0000           -1.1881     2.0970
  data required time                                                                       2.0970
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0970
  data arrival time                                                                       -2.1742
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0772


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0078     1.0078
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                                     0.1128                     0.0000     1.0078 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1890   1.0000            1.1532 &   2.1610 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   1.9719 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/SI (SDFFX1_HVT)
                                            0.0257   0.1890   1.0000   0.0181   0.0181 &   2.1791 f
  data arrival time                                                                        2.1791

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9113     3.3113
  clock reconvergence pessimism                                                 0.0935     3.4048
  clock uncertainty                                                            -0.1000     3.3048
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)                3.3048 r
  library setup time                                          1.0000           -1.2024     2.1023
  data required time                                                                       2.1023
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1023
  data arrival time                                                                       -2.1791
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0767


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0087     1.0087
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                                     0.1137                     0.0000     1.0087 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.1920   1.0000            1.1564 &   2.1650 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   2.0664 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0201   0.1920   1.0000   0.0135   0.0135 &   2.1786 f
  data arrival time                                                                        2.1786

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9121     3.3121
  clock reconvergence pessimism                                                 0.0935     3.4057
  clock uncertainty                                                            -0.1000     3.3057
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.3057 r
  library setup time                                          1.0000           -1.2035     2.1022
  data required time                                                                       2.1022
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1022
  data arrival time                                                                       -2.1786
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0764


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_3_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0075     1.0075
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/CLK (SDFFX1_HVT)
                                                     0.1118                     0.0000     1.0075 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_3__2_/Q (SDFFX1_HVT)
                                                     0.1873   1.0000            1.1507 &   2.1582 f
  I_RISC_CORE/Stack_Mem[14] (net)
                               2   1.9143 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/SI (SDFFX1_HVT)
                                            0.0283   0.1873   1.0000   0.0201   0.0201 &   2.1783 f
  data arrival time                                                                        2.1783

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9109     3.3109
  clock reconvergence pessimism                                                 0.0936     3.4045
  clock uncertainty                                                            -0.1000     3.3045
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_3__1_/CLK (SDFFX1_HVT)                3.3045 r
  library setup time                                          1.0000           -1.2022     2.1023
  data required time                                                                       2.1023
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1023
  data arrival time                                                                       -2.1783
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0760


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_21
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[8] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0415     1.0415
  I_SDRAM_TOP/I_SDRAM_IF/R_21/CLK (SDFFASX1_HVT)     0.1100                     0.0000     1.0415 r
  I_SDRAM_TOP/I_SDRAM_IF/R_21/Q (SDFFASX1_HVT)       0.2187   1.0000            1.4037 &   2.4451 f
  I_SDRAM_TOP/I_SDRAM_IF/n110 (net)
                               2   2.2525 
  I_SDRAM_TOP/I_SDRAM_IF/U454/A0 (HADDX1_HVT)
                                            0.0000   0.2187   1.0000   0.0000   0.0000 &   2.4452 f
  I_SDRAM_TOP/I_SDRAM_IF/U454/SO (HADDX1_HVT)        0.3341   1.0000            0.8975 &   3.3426 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[8] (net)
                               1   3.8624 
  HFSBUF_4_121/A (NBUFFX4_HVT)              0.0352   0.3341   1.0000   0.0244   0.0245 &   3.3672 f
  HFSBUF_4_121/Y (NBUFFX4_HVT)                       0.3372   1.0000            0.5900 &   3.9572 f
  sd_A[8] (net)                1  22.8844 
  sd_A[8] (out)                             0.0569   0.3374   1.0000   0.0396   0.0448 &   4.0020 f
  data arrival time                                                                        4.0020

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -4.0020
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0758


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/Q (SDFFX1_HVT)
                                                     0.1922   1.0000            1.1759 &   2.1639 f
  I_RISC_CORE/Op_Result[13] (net)
                               2   2.0690 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/SI (SDFFX1_HVT)
                                            0.0223   0.1922   1.0000   0.0154   0.0154 &   2.1794 f
  data arrival time                                                                        2.1794

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)                                  3.2851 r
  library setup time                                          1.0000           -1.1802     2.1048
  data required time                                                                       2.1048
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1048
  data arrival time                                                                       -2.1794
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0745


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0087     1.0087
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)
                                                     0.1137                     0.0000     1.0087 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__1_/Q (SDFFX1_HVT)
                                                     0.2002   1.0000            1.1626 &   2.1713 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__1_ (net)
                               2   2.3156 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.2002   1.0000   0.0000   0.0000 &   2.1713 f
  data arrival time                                                                        2.1713

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9121     3.3121
  clock reconvergence pessimism                                                 0.0935     3.4057
  clock uncertainty                                                            -0.1000     3.3057
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.3057 r
  library setup time                                          1.0000           -1.2082     2.0975
  data required time                                                                       2.0975
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0975
  data arrival time                                                                       -2.1713
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0738


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_4_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_6_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_4_/Q (SDFFX1_HVT)
                                                     0.2025   1.0000            1.1839 &   2.1718 f
  I_RISC_CORE/Op_Result[4] (net)
                               2   2.3827 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/SI (SDFFX1_HVT)
                                            0.0000   0.2025   1.0000   0.0000   0.0000 &   2.1719 f
  data arrival time                                                                        2.1719

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_6_/CLK (SDFFX1_HVT)                                   3.2851 r
  library setup time                                          1.0000           -1.1863     2.0988
  data required time                                                                       2.0988
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0988
  data arrival time                                                                       -2.1719
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0731


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0078     1.0078
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                                     0.1128                     0.0000     1.0078 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.1989   1.0000            1.1610 &   2.1688 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   2.2751 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1989   1.0000   0.0000   0.0000 &   2.1688 f
  data arrival time                                                                        2.1688

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9113     3.3113
  clock reconvergence pessimism                                                 0.0935     3.4048
  clock uncertainty                                                            -0.1000     3.3048
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.3048 r
  library setup time                                          1.0000           -1.2080     2.0968
  data required time                                                                       2.0968
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0968
  data arrival time                                                                       -2.1688
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0720


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0037     1.0037
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                                     0.1066                     0.0000     1.0037 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1874   1.0000            1.1471 &   2.1508 f
  I_RISC_CORE/Stack_Mem[23] (net)
                               2   1.9195 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/SI (SDFFX1_HVT)
                                            0.0177   0.1874   1.0000   0.0123   0.0123 &   2.1631 f
  data arrival time                                                                        2.1631

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9073     3.3073
  clock reconvergence pessimism                                                 0.0934     3.4007
  clock uncertainty                                                            -0.1000     3.3007
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__3_/CLK (SDFFX1_HVT)                3.3007 r
  library setup time                                          1.0000           -1.2063     2.0945
  data required time                                                                       2.0945
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0945
  data arrival time                                                                       -2.1631
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0687


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0023     1.0023
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                                     0.1051                     0.0000     1.0023 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1860   1.0000            1.1446 &   2.1469 f
  I_RISC_CORE/Stack_Mem[2] (net)
                               2   1.8723 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0203   0.1860   1.0000   0.0141   0.0141 &   2.1610 f
  data arrival time                                                                        2.1610

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9059     3.3059
  clock reconvergence pessimism                                                 0.0934     3.3994
  clock uncertainty                                                            -0.1000     3.2994
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.2994 r
  library setup time                                          1.0000           -1.2067     2.0927
  data required time                                                                       2.0927
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0927
  data arrival time                                                                       -2.1610
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0683


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0053     1.0053
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)
                                                     0.1092                     0.0000     1.0053 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/Q (SDFFX1_HVT)
                                                     0.1820   1.0000            1.1434 &   2.1487 f
  I_RISC_CORE/Return_Addr[5] (net)
                               2   1.7409 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/SI (SDFFX1_HVT)
                                            0.0277   0.1820   1.0000   0.0197   0.0197 &   2.1684 f
  data arrival time                                                                        2.1684

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9088     3.3088
  clock reconvergence pessimism                                                 0.0936     3.4023
  clock uncertainty                                                            -0.1000     3.3023
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_2_/CLK (SDFFX1_HVT)                  3.3023 r
  library setup time                                          1.0000           -1.2012     2.1011
  data required time                                                                       2.1011
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1011
  data arrival time                                                                       -2.1684
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0673


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0078     1.0078
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)
                                                     0.1128                     0.0000     1.0078 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__1_/Q (SDFFX1_HVT)
                                                     0.1852   1.0000            1.1493 &   2.1571 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__1_ (net)
                               2   1.8462 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/SI (SDFFX1_HVT)
                                            0.0187   0.1852   1.0000   0.0130   0.0130 &   2.1700 f
  data arrival time                                                                        2.1700

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9113     3.3113
  clock reconvergence pessimism                                                 0.0935     3.4048
  clock uncertainty                                                            -0.1000     3.3048
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__1_/CLK (SDFFX1_HVT)                3.3048 r
  library setup time                                          1.0000           -1.2003     2.1045
  data required time                                                                       2.1045
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1045
  data arrival time                                                                       -2.1700
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0655


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0073     1.0073
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/CLK (SDFFX1_HVT)
                                                     0.1113                     0.0000     1.0073 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__1_/Q (SDFFX1_HVT)
                                                     0.1889   1.0000            1.1521 &   2.1593 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_4__1_ (net)
                               2   1.9689 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1889   1.0000   0.0000   0.0000 &   2.1593 f
  data arrival time                                                                        2.1593

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9106     3.3106
  clock reconvergence pessimism                                                 0.0936     3.4043
  clock uncertainty                                                            -0.1000     3.3043
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.3043 r
  library setup time                                          1.0000           -1.2035     2.1008
  data required time                                                                       2.1008
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1008
  data arrival time                                                                       -2.1593
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0585


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_0_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0037     1.0037
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/CLK (SDFFX1_HVT)
                                                     0.1066                     0.0000     1.0037 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_0__2_/Q (SDFFX1_HVT)
                                                     0.1885   1.0000            1.1483 &   2.1520 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_0__2_ (net)
                               2   1.9564 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1885   1.0000   0.0000   0.0000 &   2.1520 f
  data arrival time                                                                        2.1520

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9073     3.3073
  clock reconvergence pessimism                                                 0.0934     3.4007
  clock uncertainty                                                            -0.1000     3.3007
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_0__1_/CLK (SDFFX1_HVT)                3.3007 r
  library setup time                                          1.0000           -1.2069     2.0938
  data required time                                                                       2.0938
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0938
  data arrival time                                                                       -2.1520
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0582


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0053     1.0053
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                                     0.1092                     0.0000     1.0053 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_3_/Q (SDFFX1_HVT)
                                                     0.1806   1.0000            1.1420 &   2.1473 f
  I_RISC_CORE/Return_Addr[7] (net)
                               2   1.6958 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/SI (SDFFX1_HVT)
                                            0.0154   0.1806   1.0000   0.0106   0.0107 &   2.1580 f
  data arrival time                                                                        2.1580

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9088     3.3088
  clock reconvergence pessimism                                                 0.0936     3.4023
  clock uncertainty                                                            -0.1000     3.3023
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_1_/CLK (SDFFX1_HVT)                  3.3023 r
  library setup time                                          1.0000           -1.2005     2.1019
  data required time                                                                       2.1019
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1019
  data arrival time                                                                       -2.1580
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0561


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0078     1.0078
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)
                                                     0.1128                     0.0000     1.0078 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__2_/Q (SDFFX1_HVT)
                                                     0.1873   1.0000            1.1515 &   2.1592 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_2__2_ (net)
                               2   1.9154 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1873   1.0000   0.0000   0.0000 &   2.1592 f
  data arrival time                                                                        2.1592

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9113     3.3113
  clock reconvergence pessimism                                                 0.0935     3.4048
  clock uncertainty                                                            -0.1000     3.3048
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)                3.3048 r
  library setup time                                          1.0000           -1.2015     2.1033
  data required time                                                                       2.1033
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1033
  data arrival time                                                                       -2.1592
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0559


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0023     1.0023
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/CLK (SDFFX1_HVT)
                                                     0.1051                     0.0000     1.0023 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_7__2_/Q (SDFFX1_HVT)
                                                     0.1865   1.0000            1.1451 &   2.1474 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_7__2_ (net)
                               2   1.8881 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1865   1.0000   0.0000   0.0000 &   2.1474 f
  data arrival time                                                                        2.1474

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9059     3.3059
  clock reconvergence pessimism                                                 0.0934     3.3994
  clock uncertainty                                                            -0.1000     3.2994
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)                3.2994 r
  library setup time                                          1.0000           -1.2069     2.0924
  data required time                                                                       2.0924
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0924
  data arrival time                                                                       -2.1474
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0550


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_PopDataOut_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0053     1.0053
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/CLK (SDFFX1_HVT)
                                                     0.1092                     0.0000     1.0053 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_PopDataOut_reg_3_/Q (SDFFX1_HVT)
                                                     0.1861   1.0000            1.1476 &   2.1529 f
  I_RISC_CORE/Return_Addr[3] (net)
                               2   1.8753 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/SI (SDFFX1_HVT)
                                            0.0000   0.1861   1.0000   0.0000   0.0000 &   2.1529 f
  data arrival time                                                                        2.1529

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9088     3.3088
  clock reconvergence pessimism                                                 0.0936     3.4023
  clock uncertainty                                                            -0.1000     3.3023
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_PopDataOut_reg_0_/CLK (SDFFX1_HVT)                  3.3023 r
  library setup time                                          1.0000           -1.2035     2.0988
  data required time                                                                       2.0988
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0988
  data arrival time                                                                       -2.1529
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0541


  Startpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0087     1.0087
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)
                                                     0.1137                     0.0000     1.0087 r
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_6__2_/Q (SDFFX1_HVT)
                                                     0.1851   1.0000            1.1498 &   2.1585 f
  I_RISC_CORE/Stack_Mem[5] (net)
                               2   1.8437 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1851   1.0000   0.0000   0.0000 &   2.1585 f
  data arrival time                                                                        2.1585

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9121     3.3121
  clock reconvergence pessimism                                                 0.0935     3.4057
  clock uncertainty                                                            -0.1000     3.3057
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__2_/CLK (SDFFX1_HVT)                3.3057 r
  library setup time                                          1.0000           -1.1996     2.1061
  data required time                                                                       2.1061
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1061
  data arrival time                                                                       -2.1585
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0524


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/Q (SDFFX1_HVT)
                                                     0.1778   1.0000            1.1619 &   2.1498 f
  I_RISC_CORE/Op_Result[8] (net)
                               2   1.6008 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/SI (SDFFX1_HVT)
                                            0.0220   0.1778   1.0000   0.0153   0.0153 &   2.1651 f
  data arrival time                                                                        2.1651

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)                                  3.2851 r
  library setup time                                          1.0000           -1.1719     2.1132
  data required time                                                                       2.1132
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1132
  data arrival time                                                                       -2.1651
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0520


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_7_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0023     1.0023
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/CLK (SDFFX1_HVT)
                                                     0.1051                     0.0000     1.0023 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__1_/Q (SDFFX1_HVT)
                                                     0.1778   1.0000            1.1362 &   2.1386 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_7__1_ (net)
                               2   1.6044 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/SI (SDFFX1_HVT)
                                            0.0143   0.1778   1.0000   0.0099   0.0099 &   2.1485 f
  data arrival time                                                                        2.1485

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9059     3.3059
  clock reconvergence pessimism                                                 0.0934     3.3994
  clock uncertainty                                                            -0.1000     3.2994
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_7__3_/CLK (SDFFX1_HVT)                3.2994 r
  library setup time                                          1.0000           -1.2021     2.0973
  data required time                                                                       2.0973
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0973
  data arrival time                                                                       -2.1485
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0512


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_8_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/Q (SDFFX1_HVT)
                                                     0.1856   1.0000            1.1698 &   2.1578 f
  I_RISC_CORE/Op_Result[9] (net)
                               2   1.8592 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/SI (SDFFX1_HVT)
                                            0.0000   0.1856   1.0000   0.0000   0.0000 &   2.1578 f
  data arrival time                                                                        2.1578

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_8_/CLK (SDFFX1_HVT)                                   3.2851 r
  library setup time                                          1.0000           -1.1764     2.1086
  data required time                                                                       2.1086
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1086
  data arrival time                                                                       -2.1578
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0492


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0048     1.0048
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                                     0.1081                     0.0000     1.0048 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__3_/Q (SDFFX1_HVT)
                                                     0.1826   1.0000            1.1433 &   2.1480 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_1__3_ (net)
                               2   1.7597 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1826   1.0000   0.0000   0.0000 &   2.1480 f
  data arrival time                                                                        2.1480

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9082     3.3082
  clock reconvergence pessimism                                                 0.0936     3.4018
  clock uncertainty                                                            -0.1000     3.3018
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__1_/CLK (SDFFX1_HVT)                3.3018 r
  library setup time                                          1.0000           -1.2024     2.0994
  data required time                                                                       2.0994
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.0994
  data arrival time                                                                       -2.1480
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0486


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0078     1.0078
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)
                                                     0.1128                     0.0000     1.0078 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__3_/Q (SDFFX1_HVT)
                                                     0.1744   1.0000            1.1383 &   2.1461 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__3_ (net)
                               2   1.4910 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/SI (SDFFX1_HVT)
                                            0.0173   0.1744   1.0000   0.0120   0.0120 &   2.1580 f
  data arrival time                                                                        2.1580

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9113     3.3113
  clock reconvergence pessimism                                                 0.0935     3.4048
  clock uncertainty                                                            -0.1000     3.3048
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_2__3_/CLK (SDFFX1_HVT)                3.3048 r
  library setup time                                          1.0000           -1.1942     2.1106
  data required time                                                                       2.1106
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1106
  data arrival time                                                                       -2.1580
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0475


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_13_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/Q (SDFFX1_HVT)
                                                     0.1843   1.0000            1.1685 &   2.1564 f
  I_RISC_CORE/Op_Result[12] (net)
                               2   1.8145 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/SI (SDFFX1_HVT)
                                            0.0000   0.1843   1.0000   0.0000   0.0000 &   2.1564 f
  data arrival time                                                                        2.1564

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_13_/CLK (SDFFX1_HVT)                                  3.2851 r
  library setup time                                          1.0000           -1.1756     2.1094
  data required time                                                                       2.1094
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1094
  data arrival time                                                                       -2.1564
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0470


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_4_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0073     1.0073
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)
                                                     0.1113                     0.0000     1.0073 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_4__2_/Q (SDFFX1_HVT)
                                                     0.1796   1.0000            1.1426 &   2.1498 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_4__2_ (net)
                               2   1.6633 
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1796   1.0000   0.0000   0.0000 &   2.1498 f
  data arrival time                                                                        2.1498

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9106     3.3106
  clock reconvergence pessimism                                                 0.0936     3.4043
  clock uncertainty                                                            -0.1000     3.3043
  I_RISC_CORE/I_STACK_TOP_I3_STACK_MEM_Stack_Mem_reg_4__2_/CLK (SDFFX1_HVT)                3.3043 r
  library setup time                                          1.0000           -1.1982     2.1060
  data required time                                                                       2.1060
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1060
  data arrival time                                                                       -2.1498
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0438


  Startpoint: I_RISC_CORE/R_33
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_9_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/R_33/CLK (SDFFX1_HVT)                  0.1404                     0.0000     0.9880 r
  I_RISC_CORE/R_33/Q (SDFFX1_HVT)                    0.1810   1.0000            1.1652 &   2.1531 f
  I_RISC_CORE/n51 (net)        2   1.7076 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/SI (SDFFX1_HVT)
                                            0.0000   0.1810   1.0000   0.0000   0.0000 &   2.1531 f
  data arrival time                                                                        2.1531

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_9_/CLK (SDFFX1_HVT)                                   3.2851 r
  library setup time                                          1.0000           -1.1738     2.1113
  data required time                                                                       2.1113
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1113
  data arrival time                                                                       -2.1531
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0418


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_23
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[7] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0415     1.0415
  I_SDRAM_TOP/I_SDRAM_IF/R_23/CLK (SDFFASX1_HVT)     0.1100                     0.0000     1.0415 r
  I_SDRAM_TOP/I_SDRAM_IF/R_23/Q (SDFFASX1_HVT)       0.2249   1.0000            1.4091 &   2.4506 f
  I_SDRAM_TOP/I_SDRAM_IF/n106 (net)
                               2   2.4598 
  I_SDRAM_TOP/I_SDRAM_IF/U461/A0 (HADDX1_HVT)
                                            0.0000   0.2249   1.0000   0.0000   0.0000 &   2.4506 f
  I_SDRAM_TOP/I_SDRAM_IF/U461/SO (HADDX1_HVT)        0.3233   1.0000            0.8911 &   3.3418 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[7] (net)
                               1   3.4995 
  HFSBUF_4_128/A (NBUFFX4_HVT)              0.0851   0.3233   1.0000   0.0562   0.0563 &   3.3981 f
  HFSBUF_4_128/Y (NBUFFX4_HVT)                       0.2888   1.0000            0.5563 &   3.9544 f
  sd_A[7] (net)                1  18.0031 
  sd_A[7] (out)                             0.0145   0.2894   1.0000   0.0101   0.0126 &   3.9669 f
  data arrival time                                                                        3.9669

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9669
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0407


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_10_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_10_/Q (SDFFX1_HVT)
                                                     0.1791   1.0000            1.1632 &   2.1512 f
  I_RISC_CORE/Op_Result[10] (net)
                               2   1.6456 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/SI (SDFFX1_HVT)
                                            0.0000   0.1791   1.0000   0.0000   0.0000 &   2.1512 f
  data arrival time                                                                        2.1512

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/CLK (SDFFX1_HVT)                                  3.2851 r
  library setup time                                          1.0000           -1.1727     2.1124
  data required time                                                                       2.1124
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1124
  data arrival time                                                                       -2.1512
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0388


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_2_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0078     1.0078
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/CLK (SDFFX1_HVT)
                                                     0.1128                     0.0000     1.0078 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__0_/Q (SDFFX1_HVT)
                                                     0.1759   1.0000            1.1398 &   2.1476 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_2__0_ (net)
                               2   1.5398 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/SI (SDFFX1_HVT)
                                            0.0000   0.1759   1.0000   0.0000   0.0000 &   2.1476 f
  data arrival time                                                                        2.1476

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9113     3.3113
  clock reconvergence pessimism                                                 0.0935     3.4048
  clock uncertainty                                                            -0.1000     3.3048
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_2__2_/CLK (SDFFX1_HVT)                3.3048 r
  library setup time                                          1.0000           -1.1950     2.1097
  data required time                                                                       2.1097
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1097
  data arrival time                                                                       -2.1476
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0378


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_15_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_15_/Q (SDFFX1_HVT)
                                                     0.1781   1.0000            1.1622 &   2.1502 f
  I_RISC_CORE/n1829 (net)      2   1.6122 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/SI (SDFFX1_HVT)
                                            0.0000   0.1781   1.0000   0.0000   0.0000 &   2.1502 f
  data arrival time                                                                        2.1502

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_5_/CLK (SDFFX1_HVT)                                   3.2851 r
  library setup time                                          1.0000           -1.1721     2.1130
  data required time                                                                       2.1130
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1130
  data arrival time                                                                       -2.1502
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0372


  Startpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_6_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0087     1.0087
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/CLK (SDFFX1_HVT)
                                                     0.1137                     0.0000     1.0087 r
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_6__0_/Q (SDFFX1_HVT)
                                                     0.1744   1.0000            1.1389 &   2.1476 f
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_6__0_ (net)
                               2   1.4903 
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/SI (SDFFX1_HVT)
                                            0.0000   0.1744   1.0000   0.0000   0.0000 &   2.1476 f
  data arrival time                                                                        2.1476

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9121     3.3121
  clock reconvergence pessimism                                                 0.0935     3.4057
  clock uncertainty                                                            -0.1000     3.3057
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_6__1_/CLK (SDFFX1_HVT)                3.3057 r
  library setup time                                          1.0000           -1.1935     2.1122
  data required time                                                                       2.1122
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1122
  data arrival time                                                                       -2.1476
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0354


  Startpoint: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_clk_gate_Stack_Mem_reg_1_/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0048     1.0048
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/CLK (SDFFX1_HVT)
                                                     0.1081                     0.0000     1.0048 r
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_reg_1__3_/Q (SDFFX1_HVT)
                                                     0.1729   1.0000            1.1334 &   2.1382 f
  I_RISC_CORE/I_STACK_TOP_I2_STACK_MEM_Stack_Mem_1__3_ (net)
                               2   1.4426 
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/SI (SDFFX1_HVT)
                                            0.0000   0.1729   1.0000   0.0000   0.0000 &   2.1382 f
  data arrival time                                                                        2.1382

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.9082     3.3082
  clock reconvergence pessimism                                                 0.0936     3.4018
  clock uncertainty                                                            -0.1000     3.3018
  I_RISC_CORE/I_STACK_TOP_I1_STACK_MEM_Stack_Mem_reg_1__0_/CLK (SDFFX1_HVT)                3.3018 r
  library setup time                                          1.0000           -1.1970     2.1048
  data required time                                                                       2.1048
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1048
  data arrival time                                                                       -2.1382
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0334


  Startpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_11_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_ALU_Lachd_Result_reg_12_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/I_ALU_clk_gate_Lachd_Result_reg/latch/GCLK
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              0.9880     0.9880
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/CLK (SDFFX1_HVT)
                                                     0.1404                     0.0000     0.9880 r
  I_RISC_CORE/I_ALU_Lachd_Result_reg_11_/Q (SDFFX1_HVT)
                                                     0.1756   1.0000            1.1596 &   2.1476 f
  I_RISC_CORE/Op_Result[11] (net)
                               2   1.5284 
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/SI (SDFFX1_HVT)
                                            0.0000   0.1756   1.0000   0.0000   0.0000 &   2.1476 f
  data arrival time                                                                        2.1476

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8977     3.2977
  clock reconvergence pessimism                                                 0.0873     3.3851
  clock uncertainty                                                            -0.1000     3.2851
  I_RISC_CORE/I_ALU_Lachd_Result_reg_12_/CLK (SDFFX1_HVT)                                  3.2851 r
  library setup time                                          1.0000           -1.1706     2.1145
  data required time                                                                       2.1145
  --------------------------------------------------------------------------------------------------
  data required time                                                                       2.1145
  data arrival time                                                                       -2.1476
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0331


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_17
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_RW (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0421     1.0421
  I_SDRAM_TOP/I_SDRAM_IF/R_17/CLK (SDFFASX1_HVT)     0.1101                     0.0000     1.0421 r
  I_SDRAM_TOP/I_SDRAM_IF/R_17/Q (SDFFASX1_HVT)       0.2171   1.0000            1.4024 &   2.4445 f
  I_SDRAM_TOP/I_SDRAM_IF/n118 (net)
                               2   2.2001 
  I_SDRAM_TOP/I_SDRAM_IF/U458/A0 (HADDX1_HVT)
                                            0.0321   0.2171   1.0000   0.0222   0.0222 &   2.4667 f
  I_SDRAM_TOP/I_SDRAM_IF/U458/SO (HADDX1_HVT)        0.3350   1.0000            0.8971 &   3.3638 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_RW (net)
                               1   3.8910 
  HFSBUF_4_125/A (NBUFFX4_HVT)              0.0301   0.3350   1.0000   0.0209   0.0210 &   3.3848 f
  HFSBUF_4_125/Y (NBUFFX4_HVT)                       0.2979   1.0000            0.5701 &   3.9549 f
  sd_RW (net)                  1  18.8773 
  sd_RW (out)                               0.0000   0.2987   1.0000   0.0000   0.0033 &   3.9582 f
  data arrival time                                                                        3.9582

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9582
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0321


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3498   1.0000            1.5035 &   2.5187 r
  I_RISC_CORE/n1924 (net)      3   5.7692 
  I_RISC_CORE/HFSBUF_576_1040/A (NBUFFX8_HVT)
                                            0.0560   0.3498   1.0000   0.0389   0.0390 &   2.5577 r
  I_RISC_CORE/HFSBUF_576_1040/Y (NBUFFX8_HVT)        0.3487   1.0000            0.5680 &   3.1257 r
  I_RISC_CORE/HFSNET_73 (net)
                               6  48.7645 
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/A2[5] (SRAM2RW128x16)
                                            0.0379   0.3516   1.0000   0.0263   0.0543 &   3.1800 r
  data arrival time                                                                        3.1800

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8271     3.2271
  clock reconvergence pessimism                                                 0.0610     3.2881
  clock uncertainty                                                            -0.1000     3.1881
  I_RISC_CORE/I_REG_FILE_REG_FILE_D_RAM/CE2 (SRAM2RW128x16)                                3.1881 r
  library setup time                                          1.0000           -0.0283     3.1597
  data required time                                                                       3.1597
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1597
  data arrival time                                                                       -3.1800
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0203


  Startpoint: I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM
               (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Last common pin: I_RISC_CORE/ZCTSBUF_3599_5616/Y
  Path Group: SYS_2x_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                                                  0.0000     0.0000
  clock network delay (propagated)                                              1.0152     1.0152
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/CLK (SDFFARX1_HVT)
                                                     0.1706                     0.0000     1.0152 r
  I_RISC_CORE/I_INSTRN_LAT_Crnt_Instrn_2_reg_5_/Q (SDFFARX1_HVT)
                                                     0.3498   1.0000            1.5035 &   2.5187 r
  I_RISC_CORE/n1924 (net)      3   5.7692 
  I_RISC_CORE/HFSBUF_576_1040/A (NBUFFX8_HVT)
                                            0.0560   0.3498   1.0000   0.0389   0.0390 &   2.5577 r
  I_RISC_CORE/HFSBUF_576_1040/Y (NBUFFX8_HVT)        0.3487   1.0000            0.5680 &   3.1257 r
  I_RISC_CORE/HFSNET_73 (net)
                               6  48.7645 
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/A2[5] (SRAM2RW128x16)
                                            0.0379   0.3514   1.0000   0.0263   0.0548 &   3.1806 r
  data arrival time                                                                        3.1806

  clock SYS_2x_CLK (rise edge)                                                  2.4000     2.4000
  clock network delay (propagated)                                              0.8279     3.2279
  clock reconvergence pessimism                                                 0.0610     3.2888
  clock uncertainty                                                            -0.1000     3.1888
  I_RISC_CORE/I_REG_FILE_REG_FILE_B_RAM/CE2 (SRAM2RW128x16)                                3.1888 r
  library setup time                                          1.0000           -0.0283     3.1605
  data required time                                                                       3.1605
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.1605
  data arrival time                                                                       -3.1806
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0200


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_27
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_A[6] (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0391     1.0391
  I_SDRAM_TOP/I_SDRAM_IF/R_27/CLK (SDFFASX1_HVT)     0.1033                     0.0000     1.0391 r
  I_SDRAM_TOP/I_SDRAM_IF/R_27/Q (SDFFASX1_HVT)       0.2011   1.0000            1.3801 &   2.4192 f
  I_SDRAM_TOP/I_SDRAM_IF/n98 (net)
                               2   1.6474 
  I_SDRAM_TOP/I_SDRAM_IF/U455/A0 (HADDX1_HVT)
                                            0.0000   0.2011   1.0000   0.0000   0.0000 &   2.4192 f
  I_SDRAM_TOP/I_SDRAM_IF/U455/SO (HADDX1_HVT)        0.3186   1.0000            0.8663 &   3.2855 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_A[6] (net)
                               1   3.3462 
  HFSBUF_4_122/A (NBUFFX4_HVT)              0.0863   0.3186   1.0000   0.0595   0.0596 &   3.3451 f
  HFSBUF_4_122/Y (NBUFFX4_HVT)                       0.3404   1.0000            0.5793 &   3.9244 f
  sd_A[6] (net)                1  23.2440 
  sd_A[6] (out)                             0.0211   0.3406   1.0000   0.0146   0.0198 &   3.9442 f
  data arrival time                                                                        3.9442

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9442
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0180


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[22]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[22] (out)                        0.0000   0.1371   1.0000   0.0000   0.0044 &   3.9427 f
  data arrival time                                                                        3.9427

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9427
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0165


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[27]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[27] (out)                        0.0000   0.1372   1.0000   0.0000   0.0044 &   3.9427 f
  data arrival time                                                                        3.9427

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9427
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0165


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[29]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[29] (out)                        0.0000   0.1372   1.0000   0.0000   0.0044 &   3.9426 f
  data arrival time                                                                        3.9426

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9426
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0165


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[1]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[1] (out)                         0.0000   0.1372   1.0000   0.0000   0.0044 &   3.9426 f
  data arrival time                                                                        3.9426

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9426
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0164


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[25]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[25] (out)                        0.0000   0.1371   1.0000   0.0000   0.0044 &   3.9426 f
  data arrival time                                                                        3.9426

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9426
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0164


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[31]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[31] (out)                        0.0000   0.1372   1.0000   0.0000   0.0044 &   3.9426 f
  data arrival time                                                                        3.9426

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9426
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0164


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[16]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[16] (out)                        0.0000   0.1370   1.0000   0.0000   0.0042 &   3.9425 f
  data arrival time                                                                        3.9425

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9425
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0163


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[18]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[18] (out)                        0.0000   0.1370   1.0000   0.0000   0.0042 &   3.9424 f
  data arrival time                                                                        3.9424

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9424
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0162


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[20]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[20] (out)                        0.0000   0.1369   1.0000   0.0000   0.0041 &   3.9424 f
  data arrival time                                                                        3.9424

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9424
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0162


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[8]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[8] (out)                         0.0000   0.1371   1.0000   0.0000   0.0041 &   3.9423 f
  data arrival time                                                                        3.9423

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9423
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0161


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[6]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[6] (out)                         0.0000   0.1370   1.0000   0.0000   0.0041 &   3.9423 f
  data arrival time                                                                        3.9423

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9423
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0161


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[4]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[4] (out)                         0.0000   0.1370   1.0000   0.0000   0.0041 &   3.9423 f
  data arrival time                                                                        3.9423

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9423
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0161


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[2]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[2] (out)                         0.0000   0.1370   1.0000   0.0000   0.0041 &   3.9423 f
  data arrival time                                                                        3.9423

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9423
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0161


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[10]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[10] (out)                        0.0000   0.1372   1.0000   0.0000   0.0038 &   3.9420 f
  data arrival time                                                                        3.9420

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9420
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0158


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[12]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[12] (out)                        0.0000   0.1372   1.0000   0.0000   0.0038 &   3.9420 f
  data arrival time                                                                        3.9420

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9420
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0158


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ_en[14]
               (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0388     1.0388
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/CLK (SDFFARX1_HVT)
                                                     0.1033                     0.0000     1.0388 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_reg_0_/QN (SDFFARX1_HVT)
                                                     0.3256   1.0000            0.9125 &   1.9513 r
  I_SDRAM_TOP/I_SDRAM_IF/sd_DQ_en_19__BAR (net)
                               1   1.5473 
  HFSINV_568_f_1379/A (INVX0_HVT)           0.0821   0.3256   1.0000   0.0578   0.0578 &   2.0091 r
  HFSINV_568_f_1379/Y (INVX0_HVT)                    0.3378   1.0000            0.4046 &   2.4137 f
  HFSNET_167 (net)             1   4.5241 
  ZINV_301_inst_4983/A (INVX0_HVT)          0.0128   0.3378   1.0000   0.0089   0.0090 &   2.4228 f
  ZINV_301_inst_4983/Y (INVX0_HVT)                   0.4738   1.0000            0.4739 &   2.8966 r
  ZINV_301_20 (net)            2   5.5524 
  ZINV_69_f_inst_4982/A (INVX0_HVT)         0.1121   0.4738   1.0000   0.0807   0.0808 &   2.9775 r
  ZINV_69_f_inst_4982/Y (INVX0_HVT)                  0.2105   1.0000            0.3252 &   3.3027 f
  copt_gre_net_1536 (net)      1   0.5651 
  copt_gre_mt_inst_7363/A (NBUFFX2_HVT)     0.0000   0.2105   1.0000   0.0000   0.0000 &   3.3027 f
  copt_gre_mt_inst_7363/Y (NBUFFX2_HVT)              0.1636   1.0000            0.3794 &   3.6821 f
  ropt_net_1872 (net)          1   2.4673 
  ropt_mt_inst_8411/A (NBUFFX16_LVT)        0.0000   0.1636   1.0000   0.0000   0.0000 &   3.6821 f
  ropt_mt_inst_8411/Y (NBUFFX16_LVT)                 0.1366   1.0000            0.2561 &   3.9382 f
  sd_DQ_en[1] (net)           16 161.9432 
  sd_DQ_en[14] (out)                        0.0000   0.1373   1.0000   0.0000   0.0037 &   3.9420 f
  data arrival time                                                                        3.9420

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9420
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0158


  Startpoint: I_SDRAM_TOP/I_SDRAM_IF/R_25
               (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_LD (output port clocked by SD_DDR_CLK)
  Last common pin: occ_int2/U2/Y
  Path Group: SD_DDR_CLK
  Path Type: max

  Point                      Fanout   Cap    DTrans   Trans    Derate   Delta     Incr       Path
  --------------------------------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                                                   0.0000     0.0000
  clock network delay (propagated)                                              1.0417     1.0417
  I_SDRAM_TOP/I_SDRAM_IF/R_25/CLK (SDFFASX1_HVT)     0.1102                     0.0000     1.0417 r
  I_SDRAM_TOP/I_SDRAM_IF/R_25/Q (SDFFASX1_HVT)       0.1961   1.0000            1.3788 &   2.4205 f
  I_SDRAM_TOP/I_SDRAM_IF/n102 (net)
                               2   1.4656 
  I_SDRAM_TOP/I_SDRAM_IF/U457/A0 (HADDX1_HVT)
                                            0.0000   0.1961   1.0000   0.0000   0.0000 &   2.4205 f
  I_SDRAM_TOP/I_SDRAM_IF/U457/SO (HADDX1_HVT)        0.3140   1.0000            0.8573 &   3.2778 f
  I_SDRAM_TOP/I_SDRAM_IF/sd_LD (net)
                               1   3.1952 
  HFSBUF_4_124/A (NBUFFX4_HVT)              0.0821   0.3140   1.0000   0.0543   0.0544 &   3.3322 f
  HFSBUF_4_124/Y (NBUFFX4_HVT)                       0.3507   1.0000            0.5805 &   3.9127 f
  sd_LD (net)                  1  24.2011 
  sd_LD (out)                               0.0306   0.3509   1.0000   0.0212   0.0275 &   3.9402 f
  data arrival time                                                                        3.9402

  clock SD_DDR_CLK (rise edge)                                                  4.1000     4.1000
  clock network delay (propagated)                                              0.6463     4.7463
  clock reconvergence pessimism                                                 0.0299     4.7762
  clock uncertainty                                                            -0.1000     4.6762
  output external delay                                                        -0.7500     3.9262
  data required time                                                                       3.9262
  --------------------------------------------------------------------------------------------------
  data required time                                                                       3.9262
  data arrival time                                                                       -3.9402
  --------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                        -0.0140


1
