Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 01:33:17 2024
| Host         : kharp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file msys_wrapper_control_sets_placed.rpt
| Design       : msys_wrapper
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   535 |
|    Minimum number of control sets                        |   535 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   773 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   535 |
| >= 0 to < 4        |    30 |
| >= 4 to < 6        |    32 |
| >= 6 to < 8        |    19 |
| >= 8 to < 10       |   329 |
| >= 10 to < 12      |    20 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    96 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1003 |          273 |
| No           | No                    | Yes                    |              29 |            6 |
| No           | Yes                   | No                     |            3822 |         2436 |
| Yes          | No                    | No                     |             391 |          115 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |            4495 |         1497 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                                                Enable Signal                                                                                                               |                                                                                                                           Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/p_3_in                                                                                                                                                                                           | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                             | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.force_stop_cmd_rst_i_i_1_n_0                                                                                                                         |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                                                                                                                            |                1 |              1 |         1.00 |
|  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                             | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                                                                                                                            |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                                                                                                                  |                1 |              1 |         1.00 |
| ~msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                            | msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG[4]_i_1_n_0                                                                                                                                                                     |                1 |              1 |         1.00 |
|  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                             | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                                                                                                                        |                1 |              1 |         1.00 |
| ~msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                            | msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                                                                                                                     |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_1                                                                                                                                    |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                                                                                                                           |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                              | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                                                                                                                         |                1 |              1 |         1.00 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                          | msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                                                                                                                                                 |                1 |              1 |         1.00 |
| ~msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                                                              | msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                             | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                                                                                                                            |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                              | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__82_n_0                                                                                                |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                              | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__83_n_0                                                                                                      |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                                                              | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__84_n_0                                                                                              |                1 |              1 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                  | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                1 |              2 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/CI                                                                                                                                                                                             |                                                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                                                                  | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                               |                1 |              2 |         2.00 |
| ~msys_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                                                             | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                                                                                                                    |                1 |              2 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/iRst13_in                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/Tx_data_exists_sgl                                                                                                                                                                                  | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  msys_i/serial_adc_pwm_top_0/U0/fsm/clka_BUFG          |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[8]                                                                                                                                     | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
| ~msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      |                                                                                                                                                                                                                                            | msys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/RESET_SYNC_AX2S_2_0                                                                                                                      |                2 |              4 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/ivar_index_sample_en_i                                                                                                                                                                         | msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                | msys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                1 |              4 |         4.00 |
|  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                                                              | msys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                           |                2 |              4 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                              | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rEnable_i_1_n_0                                                                                                                                                       | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/FSM_onehot_stmRead[3]_i_1_n_0                                                                                                                                         | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                         | msys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                           |                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                                                                                                                  |                2 |              4 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/BITCNT/q_int[0]_i_1__0_n_0                                                                                                                                                                         | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | msys_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                                                         | msys_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/Rc_Data_Exists                                                                                                                                                                                       | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_CTRL_I/Data_Exists_DFF_0                                                                                                                                                                              | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                       |                2 |              4 |         2.00 |
|  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                                                             |                                                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  msys_i/clk_wiz_0/inst/clk_out2                        | msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/p_1_in                                                                                                                                                         | msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG[4]_i_1_n_0                                                                                                                                                                     |                2 |              5 |         2.50 |
|  msys_i/clk_wiz_0/inst/clk_out2                        |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |                4 |              5 |         1.25 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[11]                                                                                                                                    | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/E[0]                                                                                                               | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.Count[4]_i_1_n_0                                                                                    |                2 |              5 |         2.50 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                                                        |                                                                                                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | msys_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                                                                        |                2 |              6 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |              6 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/AXI_Bus2IP_Reset                                                                                                                                                                                              |                1 |              6 |         6.00 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                                                          |                                                                                                                                                                                                                                                                      |                2 |              6 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                | msys_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                      | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                1 |              6 |         6.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                                                                      | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                2 |              6 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                                     |                2 |              6 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[6]_i_2_n_0                                                                      | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[6]_i_1_n_0                                                                                                |                2 |              7 |         3.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[9]                                                                                                                                     | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/E[0]                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                2 |              7 |         3.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                           | msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                                                                                                                     |                1 |              7 |         7.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                             |                2 |              7 |         3.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                              | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                                                                                                                           |                2 |              7 |         3.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg53[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg55[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg56[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/m_axis_aud_aresetn_0                                                                                                                                                                    |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg55[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg56[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg56[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg55[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg55[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg56[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg57[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg58[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg57[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg57[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg58[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg58[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg58[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg57[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg5[31]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg59[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg59[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg5[15]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg5[7]_i_1_n_0                                                                                                                                                                                | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg5[23]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg59[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg59[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg60[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                  |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg60[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg60[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg60[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg62[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg62[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg61[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg62[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg61[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg61[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg62[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg61[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg63[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg38[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg63[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg63[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg64[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount                                                                                                                                              | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AES_ENCODER_INST/rAudioFrameCount[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/DYN_MASTER_I/rdByteCntr[0]_i_1_n_0                                                                                                                                                                               | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/Tx_fifo_rst                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg64[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/I2CDATA_REG/data_int[7]_i_1_n_0                                                                                                                                                                    | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg64[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg63[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/data_i2c_i0                                                                                                                                                                                        | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/i2c_header_en                                                                                                                                                                                      | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/READ_FIFO_I/CI                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/WRITE_FIFO_I/CI                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg64[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg67[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg67[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg67[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg68[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg67[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg69[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg68[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg68[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg69[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg69[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg68[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg69[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg6[31]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                              | msys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg70[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg70[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg6[23]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg6[15]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/CONTROL_REG_I/LEGACY_MD_WR_RD_ACK_GEN.ip2Bus_WrAck_core_reg_1_reg                                                                          |                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                 | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg70[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/CE                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/R                                                                                                                                        |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_SP_MEM_GEN.Shift_Reg[0]_i_1_n_0                | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int                                                                              | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg6[7]_i_1_n_0                                                                                                                                                                                | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg71[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.CLK_CROSS_I/LOGIC_GENERATION_FDR.SYNC_SPIXFER_DONE_S2AX_3_0                                                                    |                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                                                                 | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                               |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg71[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg71[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg72[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg72[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg72[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg72[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg71[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg74[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg74[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg74[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg7[31]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg74[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg7[15]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg7[23]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg7[7]_i_1_n_0                                                                                                                                                                                | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg8[23]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg9[15]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg9[23]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg9[31]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg8[15]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg8[31]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rReadAddr[7]_i_1_n_0                                                                                                                                                  | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rSclkDiv[7]_i_1_n_0                                                                                                                                                   | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rWriteAddr                                                                                                                                                            | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                              |                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                  | msys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg8[7]_i_1_n_0                                                                                                                                                                                | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                    |                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg9[7]_i_1_n_0                                                                                                                                                                                | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/p_1_in[23]                                                                                                                                                                                         | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/p_1_in[2]                                                                                                                                                                                          | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/p_1_in[31]                                                                                                                                                                                         | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/p_1_in[15]                                                                                                                                                                                         | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                                                    |                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc                                         |                                                                                                                                                                                                                                                                      |                7 |              8 |         1.14 |
|  msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                                                      |                                                                                                                                                                                                                                                                      |                1 |              8 |         8.00 |
| ~msys_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG      | msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg70[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                | msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg22[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg0[31]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg0[7]_i_1_n_0                                                                                                                                                                                | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg0[15]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg0[23]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg10[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg11[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg11[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg11[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg11[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg10[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg10[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg10[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg12[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg12[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg12[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg12[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg34[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg35[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg34[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg35[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg35[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg35[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg34[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                7 |              8 |         1.14 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg34[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg13[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg13[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg13[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg13[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg14[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg14[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg14[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg14[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg15[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg15[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg15[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg16[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg16[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg15[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg16[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg16[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg17[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg17[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg18[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg17[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg17[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg19[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg18[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg18[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg19[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg19[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg18[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg19[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg1[23]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg1[7]_i_1_n_0                                                                                                                                                                                | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg1[31]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg1[15]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg20[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg20[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg20[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg20[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg21[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg54[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg22[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg21[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg22[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg21[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg21[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg22[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg23[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg24[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg23[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg23[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg24[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg24[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg24[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg23[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg25[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg25[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg26[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg26[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg25[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg26[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg25[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg26[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg27[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg27[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg28[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg28[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg28[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg28[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg27[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg27[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg29[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg2[15]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg29[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg2[31]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg2[7]_i_1_n_0                                                                                                                                                                                | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg29[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg29[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg2[23]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg30[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg30[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg31[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg31[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg30[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg30[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg32[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg31[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg32[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg32[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg31[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg32[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg33[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg33[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg33[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg33[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg36[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg36[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg37[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg37[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg37[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg36[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg36[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg37[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg38[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg38[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg39[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg39[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg39[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg39[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg38[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                6 |              8 |         1.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg40[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg3[15]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg40[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg40[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg3[23]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg3[7]_i_1_n_0                                                                                                                                                                                | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg40[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg3[31]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg41[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg41[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg42[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg42[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg42[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg41[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg42[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg41[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg43[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg44[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg43[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg43[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg43[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg44[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg44[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg44[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg45[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg46[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg45[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg45[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg45[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg46[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg46[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg47[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg46[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg47[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg47[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg47[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg48[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg48[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg49[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg49[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg49[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg48[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg49[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg48[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg4[23]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg4[7]_i_1_n_0                                                                                                                                                                                | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg4[31]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg50[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg50[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg50[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg4[15]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg50[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg52[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg51[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg51[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg51[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg52[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg52[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg52[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg51[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg53[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg54[31]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg53[23]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg54[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg53[7]_i_1_n_0                                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/slv_reg54[15]_i_1_n_0                                                                                                                                                                              | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |              9 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              9 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                              | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                                                                                                                      |                4 |              9 |         2.25 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                  |                3 |              9 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                3 |              9 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                              | msys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                3 |              9 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                  | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                               |                2 |              9 |         4.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[0]                                                                                                                                     | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                5 |             10 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/FSM_onehot_scl_state[9]_i_2_n_0                                                                                                                                                                    | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                5 |             10 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/SETUP_CNT/q_int[0]_i_1_n_0                                                                                                                                                                         | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                2 |             10 |         5.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/IIC_CONTROL_I/CLKCNT/q_int[0]_i_1__1_n_0                                                                                                                                                                         | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |                4 |             10 |         2.50 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | msys_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                                                              |                                                                                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                      | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[5]                                                                                                                                     | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[7]                                                                                                                                     | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[4]                                                                                                                                     | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                      |                3 |             10 |         3.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0                                                                                                                                                                               |                5 |             10 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[6]                                                                                                                                     | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[3]                                                                                                                                     | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[2]                                                                                                                                     | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus2IIC_WrCE[1]                                                                                                                                     | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                6 |             11 |         1.83 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |                5 |             11 |         2.20 |
|  msys_i/clk_wiz_0/inst/clk_out2                        | msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/E[0]                                                                                                                                                                         | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |             11 |         2.75 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                 | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                     |                4 |             11 |         2.75 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                4 |             12 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                4 |             12 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                5 |             12 |         2.40 |
| ~msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/steering_peripheral/countreg0                                                                                                                                                                      | msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg_clr                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                            |                4 |             12 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/axi_awready0                                                                                                                                                                                       | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[1]                                                                                                  | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |                4 |             14 |         3.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                      | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                            |                4 |             14 |         3.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                 | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                4 |             15 |         3.75 |
|  msys_i/clk_wiz_0/inst/clk_out2                        | msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[4]_1[0]                                                                                                                                          | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                                                          | msys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                8 |             16 |         2.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/counter_reg[0]_i_1_n_0                                                                                                                                                                   |                4 |             16 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out2                        | msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/cycle_counter/COUNT_REG_reg[4]_0[0]                                                                                                                                          | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_c/counter/counter_reg[0]_i_1__1_n_0                                                                                                                                                                |                4 |             16 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_b/counter/counter_reg[0]_i_1__0_n_0                                                                                                                                                                |                4 |             16 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/axi_arready0                                                                                                                                                                                       | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                9 |             17 |         1.89 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                                                                                                                            |                5 |             17 |         3.40 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                             | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             17 |         2.83 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                             | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                7 |             17 |         2.43 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                   | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                7 |             17 |         2.43 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                9 |             17 |         1.89 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/enb                                                                   | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                6 |             17 |         2.83 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_a/counter/E[0]                                                                                                                                                           | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |               14 |             17 |         1.21 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/audio_compare_match_timer_c/counter/E[0]                                                                                                                                                           | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |                5 |             17 |         3.40 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                  | msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                               |                5 |             19 |         3.80 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                           | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                  |                6 |             21 |         3.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                7 |             21 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                        |                6 |             21 |         3.50 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                            | msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                                                                                                                    |                3 |             23 |         7.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[23]                                                                                                                                               |                                                                                                                                                                                                                                                                      |                6 |             24 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/mclk_nAudValid_0                                                                                                                                           | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0                                                                                                                                                                               |                6 |             24 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                                                                                                                    | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][2]                                                                                                                                                              |                3 |             24 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rAudData[47]                                                                                                                                               |                                                                                                                                                                                                                                                                      |                4 |             24 |         6.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                        | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                     |                7 |             24 |         3.43 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/AXIS_FIFO_INST/E[0]                                                                                                                                                                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/iMRst0                                                                                                                                                                               |                7 |             24 |         3.43 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/syncstages_ff_reg[1][1]                                                                                                                                    |                                                                                                                                                                                                                                                                      |                5 |             24 |         4.80 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |               10 |             27 |         2.70 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             28 |         3.11 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                           | msys_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                                                                                                               |                4 |             28 |         7.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             28 |         3.11 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |               13 |             29 |         2.23 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                             | msys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                            |                7 |             29 |         4.14 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |               10 |             30 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                8 |             30 |         3.75 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0_axi_intc/U0/INTC_CORE_I/SR[0]                                                                                                                                                                                                                    |               12 |             31 |         2.58 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg[0]_i_1_n_0                                                                  | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                9 |             32 |         3.56 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_s[0]_i_1_n_0                                                              |                                                                                                                                                                                                                                                                      |                5 |             32 |         6.40 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                                                                  |                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_01100                                                                                     | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                5 |             32 |         6.40 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/rx_shft_reg_mode_00110                                                                                     | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |                6 |             32 |         5.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[127]_i_1_n_0                                                                                                                                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[159]_i_1_n_0                                                                                                                                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[63]_i_1_n_0                                                                                                                                         | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |               12 |             32 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[95]_i_1_n_0                                                                                                                                         | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[191]_i_1_n_0                                                                                                                                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |               17 |             32 |         1.88 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/rAesChannelStatus[31]_i_1_n_0                                                                                                                                         | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/oAxi_RData[31]_i_1_n_0                                                                                                                                                | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/I2S_RX_V1_0_AXI_INST/SR[0]                                                                                                                                                                                           |               13 |             32 |         2.46 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/i2s_receiver_0/inst/I2S_RX_V1_0_SYS_INST/genblk3[0].I2S_RX_V1_0_SER_INST/rSDataIn                                                                                                                                                   |                                                                                                                                                                                                                                                                      |               10 |             32 |         3.20 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/counter/counter_reg[0]_i_1__4_n_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/counter/counter_reg[0]_i_1__3_n_0                                                                                                                                                              |                8 |             32 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/counter/counter_reg[0]_i_1__2_n_0                                                                                                                                                                    |                8 |             32 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out2                        | msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/shift_en                                                                                                                                                                     | msys_i/serial_adc_pwm_top_0/U0/datapath/adc_serial_peripheral/data_shift_sdoa/SR[0]                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                         | msys_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                             |               32 |             32 |         1.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                                                             | msys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |               11 |             32 |         2.91 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                 | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                   |                7 |             32 |         4.57 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                              |                                                                                                                                                                                                                                                                      |               19 |             32 |         1.68 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                     |                9 |             32 |         3.56 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                                                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             32 |         3.20 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/axi_rvalid05_out                                                                                                                                                                                   | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |               18 |             32 |         1.78 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                                                          |                                                                                                                                                                                                                                                                      |               12 |             32 |         2.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                                                          | msys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |                8 |             32 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                         | msys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |               10 |             32 |         3.20 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                       | msys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |               10 |             32 |         3.20 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                           | msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                                                                                                      | msys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                6 |             32 |         5.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                                                                                                            | msys_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                                                                                                                                               |                6 |             32 |         5.33 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                                                                                                                        |               15 |             33 |         2.20 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                   |                                                                                                                                                                                                                                                                      |               10 |             33 |         3.30 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               13 |             33 |         2.54 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                       | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |                9 |             33 |         3.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             33 |         3.67 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                       | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                              |               11 |             33 |         3.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_3                                                                                                                              | msys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               10 |             35 |         3.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/cr_i_reg[7]_0                                                                                                                                                                                                              |               14 |             41 |         2.93 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/SR[0]                                                                                                                                                                                                         |               15 |             42 |         2.80 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               12 |             46 |         3.83 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 | msys_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                                                          |                                                                                                                                                                                                                                                                      |               11 |             47 |         4.27 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                                                                                               |               17 |             54 |         3.18 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                                                                                                                      |               29 |             63 |         2.17 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                                                           |                                                                                                                                                                                                                                                                      |               16 |             64 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                |                                                                                                                                                                                                                                                                      |                8 |             64 |         8.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                                                                    | msys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               26 |             65 |         2.50 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/fan_compare_match_timer/counter/E[0]                                                                                                                                                               | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |               23 |             65 |         2.83 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/counter/E[0]                                                                                                                                                         | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |               24 |             65 |         2.71 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/serial_adc_pwm_top_0/U0/datapath/heartbeat_compare_match_timer/counter/E[0]                                                                                                                                                         | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |               22 |             65 |         2.95 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               22 |             80 |         3.64 |
|  msys_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0 |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |               23 |             81 |         3.52 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset_int                                                                                                                                      |               27 |             83 |         3.07 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/serial_adc_pwm_top_0/U0/datapath/indicator_compare_match_timer/SR[0]                                                                                                                                                                                          |               72 |             90 |         1.25 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                                                              | msys_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                                                                                                                  |               26 |             94 |         3.62 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                               |               23 |            109 |         4.74 |
|  msys_i/clk_wiz_0/inst/clk_out1                        | msys_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                                                      |                                                                                                                                                                                                                                                                      |               32 |            128 |         4.00 |
|  msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                      |              241 |            925 |         3.84 |
| ~msys_i/clk_wiz_0/inst/clk_out1                        |                                                                                                                                                                                                                                            | msys_i/serial_adc_pwm_top_0/U0/fsm/shiftreg_clr                                                                                                                                                                                                                      |             1956 |           2511 |         1.28 |
+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


