# ç¬¬åå››ç«  DMAä»‹ç»åŠåº”ç”¨

## 1. DMA ç®€ä»‹

DMAï¼ˆDirect Memory Accessï¼Œç›´æ¥å­˜å‚¨å™¨å­˜å–ï¼‰æ˜¯ STM32H750VBT6 ä¸­ç”¨äº**åœ¨å†…å­˜ä¸å¤–è®¾ä¹‹é—´é«˜æ•ˆä¼ è¾“æ•°æ®**çš„ç¡¬ä»¶æ¨¡å—ï¼Œå…¶æ ¸å¿ƒä»·å€¼åœ¨äº**è§£æ”¾ CPU**ï¼Œé¿å…å› æ•°æ®æ¬è¿ï¼ˆå¦‚ ADC é‡‡æ ·ã€UART æ¥æ”¶ã€SPI å‘é€ï¼‰å¯¼è‡´çš„é«˜è´Ÿè½½å’Œå»¶è¿Ÿã€‚DMA å…è®¸å¤–è®¾ç›´æ¥è¯»å†™å†…å­˜ï¼ˆSRAM/Flashï¼‰ï¼Œæ— éœ€ CPU å¹²é¢„ï¼Œå®ç°**é›¶ CPU å¼€é”€çš„æ•°æ®æµä¼ è¾“**ï¼Œæ˜¯é«˜é€Ÿæ•°æ®é‡‡é›†ã€éŸ³é¢‘å¤„ç†ã€å›¾åƒä¼ è¾“ç­‰å®æ—¶ç³»ç»Ÿçš„â€œæ•°æ®é«˜é€Ÿå…¬è·¯â€ã€‚

> ğŸ” **æ ¸å¿ƒå®šä½**ï¼š
> 
> - **DMA â‰  è½¯ä»¶ memcpy**ï¼Œè€Œæ˜¯**ç¡¬ä»¶çº§æ•°æ®æ¬è¿å·¥**
> 
> - æ”¯æŒ **å­˜å‚¨å™¨åˆ°å¤–è®¾ã€å¤–è®¾åˆ°å­˜å‚¨å™¨ã€å­˜å‚¨å™¨åˆ°å­˜å‚¨å™¨** ä¼ è¾“
> 
> - STM32H750VBT6 é…å¤‡ **2 ä¸ª DMA æ§åˆ¶å™¨**ï¼š
>   
>   - **DMA1**ï¼šæœåŠ¡äº APB1 å¤–è®¾ï¼ˆUSART2/3ã€SPI2/3ã€I2C1/2ï¼‰
>   - **DMA2**ï¼šæœåŠ¡äº APB2 å¤–è®¾ï¼ˆUSART1/6ã€SPI1ã€ADC1/2/3ï¼‰
> 
> - **æ¯ä¸ª DMA æœ‰ 8 ä¸ªé€šé“ï¼Œå…± 16 ä¸ªé€šé“**ï¼Œæ”¯æŒå¤šä»»åŠ¡å¹¶è¡Œä¼ è¾“

---

### 1.1 DMA æ ¸å¿ƒç‰¹æ€§ï¼ˆSTM32H750VBT6ï¼‰

| **ç‰¹æ€§**      | **å‚æ•°**                  | **è¯´æ˜**   | **åº”ç”¨åœºæ™¯**     |
| ----------- | ----------------------- | -------- | ------------ |
| **ä¼ è¾“æ–¹å‘**    | å¤–è®¾â†’å†…å­˜ã€å†…å­˜â†’å¤–è®¾ã€å†…å­˜â†’å†…å­˜       | çµæ´»æ•°æ®æµå‘   | ADCé‡‡é›†ã€UARTå‘é€ |
| **æ•°æ®å®½åº¦**    | 8-bit / 16-bit / 32-bit | ä¸æº/ç›®æ ‡å¯¹é½  | åŒ¹é…å¤–è®¾å¯„å­˜å™¨      |
| **åœ°å€é€’å¢**    | æº/ç›®æ ‡åœ°å€å¯é…ç½®é€’å¢æˆ–å›ºå®š          | å¤–è®¾å¯„å­˜å™¨å¸¸å›ºå®š | å¤šé€šé“ADCé‡‡é›†     |
| **å¾ªç¯æ¨¡å¼**    | ä¼ è¾“å®Œæˆåè‡ªåŠ¨é‡è½½               | å®ç°ç¯å½¢ç¼“å†²   | å®æ—¶æ•°æ®æµ        |
| **FIFO ç¼“å†²** | æ¯é€šé“ 4Ã—32-bit FIFO       | å‡å°‘æ€»çº¿ç«äº‰   | é«˜é€Ÿä¼ è¾“é˜²æº¢å‡º      |
| **çªå‘ä¼ è¾“**    | æ”¯æŒå•æ¬¡ã€4/8/16 èŠ‚æ‹çªå‘        | æå‡æ€»çº¿æ•ˆç‡   | ä¸ AHB é«˜é€Ÿå¤–è®¾ååŒ |
| **ä¸­æ–­æ”¯æŒ**    | ä¼ è¾“å®Œæˆï¼ˆTCï¼‰ã€åŠä¼ è¾“ï¼ˆHTï¼‰ã€é”™è¯¯ï¼ˆTEï¼‰ | å®æ—¶é€šçŸ¥ CPU | æ•°æ®å¤„ç†è°ƒåº¦       |
| **ä»²è£æœºåˆ¶**    | é€šé“ä¼˜å…ˆçº§ï¼ˆè½¯ä»¶/ç¡¬ä»¶ï¼‰            | é«˜ä¼˜å…ˆçº§é€šé“æŠ¢å  | å…³é”®ä»»åŠ¡ä¿éšœ       |

ğŸ“Œ **STM32H750VBT6 ä¸“å±ä¼˜åŠ¿**ï¼š

- **åŒ AHB æ€»çº¿æ¶æ„**ï¼šDMA å¯åŒæ—¶è®¿é—® **D1/AHB1** å’Œ **D2/AHB2** åŸŸï¼Œå‡å°‘æ€»çº¿å†²çª
- **æ”¯æŒ MPU é…åˆ**ï¼šDMA è®¿é—®å—å†…å­˜ä¿æŠ¤å•å…ƒçº¦æŸï¼Œç¡®ä¿å®‰å…¨
- **ä¸ä»¥å¤ªç½‘/USB ååŒ**ï¼šDMA2 æ”¯æŒ **ETHã€OTG FS/HS** é«˜é€Ÿæ•°æ®æµ
- **ä½åŠŸè€—æ„ŸçŸ¥**ï¼šåœ¨ Stop æ¨¡å¼ä¸‹ä»å¯æ‰§è¡Œ DMA ä¼ è¾“ï¼ˆéœ€æ—¶é’Ÿä¿æŒï¼‰

---

### 1.2 DMA å·¥ä½œåŸç†è¯¦è§£

#### 1.2.1 ä¼ è¾“æ¶æ„ä¸æ•°æ®æµ

```mermaid
graph LR
A[å¤–è®¾] -->|è¯·æ±‚| B{DMA æ§åˆ¶å™¨}
B --> C[æºåœ°å€: å¤–è®¾å¯„å­˜å™¨]
B --> D[ç›®æ ‡åœ°å€: SRAM ç¼“å†²åŒº]
C -->|è¯»å–| B
B -->|å†™å…¥| D
B -->|ä¸­æ–­| E[CPU]
```

- **ä¼ è¾“ä¸‰è¦ç´ **ï¼š
  
  1. **æºåœ°å€**ï¼ˆå¤–è®¾æ•°æ®å¯„å­˜å™¨ï¼Œå¦‚ `ADC1->DR`ï¼‰
  2. **ç›®æ ‡åœ°å€**ï¼ˆå†…å­˜ç¼“å†²åŒºï¼Œå¦‚ `adc_buffer[100]`ï¼‰
  3. **ä¼ è¾“æ•°é‡**ï¼ˆNDTRï¼Œä¼ è¾“å‰©ä½™å­—èŠ‚æ•°ï¼‰

- **ä¼ è¾“è§¦å‘æº**ï¼š
  
  - **ç¡¬ä»¶è§¦å‘**ï¼šå¤–è®¾å°±ç»ªï¼ˆå¦‚ ADC EOCã€USART TXEï¼‰
  - **è½¯ä»¶è§¦å‘**ï¼šé€šè¿‡ `EN` ä½å¯åŠ¨ï¼ˆä»…å†…å­˜é—´ä¼ è¾“ï¼‰

#### 1.2.2 é€šé“ä¸æµï¼ˆStreamï¼‰ç»“æ„

- **DMA1/2 å„å« 8 ä¸ªé€šé“ï¼ˆChannelï¼‰**ï¼Œæ¯ä¸ªé€šé“å¯ç‹¬ç«‹é…ç½®

- **é€šé“æ˜ å°„ç¤ºä¾‹**ï¼š
  
  | **DMA** | **é€šé“**    | **å¤–è®¾æ˜ å°„**  |
  | ------- | --------- | --------- |
  | DMA1    | Channel 0 | ADC1      |
  | DMA1    | Channel 5 | USART2_RX |
  | DMA2    | Channel 4 | ADC1      |
  | DMA2    | Channel 7 | USART1_TX |

> âš ï¸ **æ³¨æ„**ï¼š
> 
> - åŒä¸€å¤–è®¾å¯èƒ½æ˜ å°„åˆ°å¤šä¸ªé€šé“ï¼ˆå¦‚ ADC1 å¯ç”¨ DMA1_Ch0 æˆ– DMA2_Ch4ï¼‰
> - **DMA2 é€šé“ä¼˜å…ˆçº§é«˜äº DMA1**ï¼ˆå»ºè®®å…³é”®ä»»åŠ¡ç”¨ DMA2ï¼‰

#### 1.2.3 FIFO ä¸çªå‘ä¼ è¾“

- **FIFO**ï¼š
  
  - æ¯é€šé“ 16 å­—èŠ‚ FIFOï¼Œå¯é…ç½®**é˜ˆå€¼è§¦å‘ä¼ è¾“**
  - å‡å°‘æ€»çº¿è®¿é—®é¢‘ç‡ï¼Œæå‡æ•ˆç‡

- **çªå‘ä¼ è¾“ï¼ˆBurstï¼‰**ï¼š
  
  - å•æ¬¡ä¼ è¾“ 4/8/16 ä¸ªæ•°æ®ï¼ˆHBURST/SBURSTï¼‰
  - ä¸ AHB æ€»çº¿å¯¹é½ï¼Œæå‡å¸¦å®½åˆ©ç”¨ç‡

---

### 1.3 å…³é”®å¯„å­˜å™¨æ“ä½œ

#### 1.3.1 DMA ä¸»è¦å¯„å­˜å™¨ç»„ï¼ˆä»¥ DMA1 ä¸ºä¾‹ï¼‰

| **å¯„å­˜å™¨**         | **åŠŸèƒ½**  | **å…³é”®ä½åŸŸ**                                                    | **è¯´æ˜**      |
| --------------- | ------- | ----------------------------------------------------------- | ----------- |
| **CCR**         | é€šé“æ§åˆ¶    | `EN`, `DIR`, `CIRC`, `MINC`, `PINC`, `PSIZE`, `MSIZE`, `PL` | æ ¸å¿ƒé…ç½®        |
| **CNDTR**       | ä¼ è¾“æ•°é‡    | `NDT[15:0]`                                                 | å‰©ä½™ä¼ è¾“æ•°ï¼Œé€’å‡è‡³ 0 |
| **CPAR**        | å¤–è®¾åœ°å€    | `PA[31:0]`                                                  | å¤–è®¾æ•°æ®å¯„å­˜å™¨åœ°å€   |
| **CMAR**        | å†…å­˜åœ°å€    | `MA[31:0]`                                                  | ç¼“å†²åŒºåœ°å€       |
| **CFCR**        | FIFO æ§åˆ¶ | `DAP`, `FTH`                                                | FIFO é˜ˆå€¼ä¸æ–¹å‘  |
| **LISR/HISR**   | ä¸­æ–­çŠ¶æ€    | `TCIFx`, `HTIFx`, `TEIFx`                                   | ä½/é«˜ä¼˜å…ˆçº§é€šé“æ ‡å¿—  |
| **LIFCR/HIFCR** | ä¸­æ–­æ¸…é™¤    | `CTCIFx`, `CHTIFx`, `CTEIFx`                                | å†™ 1 æ¸…é™¤å¯¹åº”æ ‡å¿—  |

#### 1.3.2 é…ç½®æ­¥éª¤ï¼ˆDMA1_Channel1 ä¼ è¾“ ADC1 æ•°æ®ï¼‰

```c
// 1. ä½¿èƒ½ DMA1 æ—¶é’Ÿ
RCC->AHB1ENR |= RCC_AHB1ENR_DMA1EN;

// 2. åœæ­¢ DMA é€šé“ï¼ˆä¿®æ”¹å‰å¿…é¡»å…³é—­ï¼‰
DMA1_Channel1->CCR &= ~DMA_CCR_EN;

// 3. é…ç½®ä¼ è¾“å‚æ•°
DMA1_Channel1->CPAR = (uint32_t)&(ADC1->DR);    // å¤–è®¾åœ°å€
DMA1_Channel1->CMAR = (uint32_t)adc_buffer;     // å†…å­˜åœ°å€
DMA1_Channel1->CNDTR = 100;                     // ä¼ è¾“ 100 æ¬¡
DMA1_Channel1->CCR = 
       DMA_CCR_DIR                    // è¯»è‡ªå¤–è®¾
     | DMA_CCR_MINC                   // å†…å­˜åœ°å€é€’å¢
     | DMA_CCR_PSIZE_0                // å¤–è®¾ 16-bit
     | DMA_CCR_MSIZE_0                // å†…å­˜ 16-bit
     | DMA_CCR_CIRC                   // å¾ªç¯æ¨¡å¼
     | DMA_CCR_TCIE                   // ä¼ è¾“å®Œæˆä¸­æ–­
     | DMA_CCR_HTIE;                  // åŠä¼ è¾“ä¸­æ–­

// 4. ä½¿èƒ½é€šé“
DMA1_Channel1->CCR |= DMA_CCR_EN;

// 5. é…ç½® NVICï¼ˆåœ¨å¤–éƒ¨ï¼‰
NVIC_EnableIRQ(DMA1_Channel1_IRQn);
NVIC_SetPriority(DMA1_Channel1_IRQn, 1);
```

#### 1.3.3 HAL åº“ç®€åŒ–æ“ä½œ

```c
DMA_HandleTypeDef hdma;

hdma.Instance = DMA1_Channel1;
hdma.Init.Request = DMA_REQUEST_ADC1;
hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;
hdma.Init.PeriphInc = DMA_PINC_DISABLE;
hdma.Init.MemInc = DMA_MINC_ENABLE;
hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
hdma.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
hdma.Init.Mode = DMA_CIRCULAR;
hdma.Init.Priority = DMA_PRIORITY_HIGH;

HAL_DMA_Init(&hdma);
__HAL_LINKDMA(&hadc1, DMA_Handle, hdma);

// å¯åŠ¨ DMA ä¼ è¾“
HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 100);
```

## 2. DMAä½¿ç”¨ç¤ºä¾‹-STM32IDE

### 2.1 STM32Cubeé…ç½®

![å±å¹•æˆªå›¾ 2025-09-07 105449.png](https://raw.githubusercontent.com/hazy1k/My-drawing-bed/main/2025/09/07-14-09-15-å±å¹•æˆªå›¾%202025-09-07%20105449.png)



### 2.2 ç”¨æˆ·ä»£ç 

```c
#include "dma.h"
#include "usart.h"

DMA_HandleTypeDef dma_handle;
extern UART_HandleTypeDef huart1;

void MX_DMA_Init(DMA_Stream_TypeDef *dma_stream_handle, uint32_t ch)
{
  // å¯ç”¨DMAæ—¶é’Ÿ
  __HAL_RCC_DMA2_CLK_ENABLE();

  // åˆå§‹åŒ–DMAå¥æŸ„
  dma_handle.Instance = dma_stream_handle;
  dma_handle.Init.Request = ch;
  dma_handle.Init.Direction = DMA_MEMORY_TO_PERIPH;
  dma_handle.Init.PeriphInc = DMA_PINC_DISABLE;
  dma_handle.Init.MemInc = DMA_MINC_ENABLE;
  dma_handle.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
  dma_handle.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
  dma_handle.Init.Mode = DMA_NORMAL;
  dma_handle.Init.Priority = DMA_PRIORITY_MEDIUM;
  dma_handle.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
  dma_handle.Init.MemBurst = DMA_MBURST_SINGLE;
  dma_handle.Init.PeriphBurst = DMA_PBURST_SINGLE;

  // åˆå§‹åŒ–DMA
  HAL_DMA_DeInit(&dma_handle);
  if (HAL_DMA_Init(&dma_handle) != HAL_OK)
  {
    Error_Handler();
  }

  // é“¾æ¥DMAåˆ°USART
  __HAL_LINKDMA(&huart1, hdmatx, dma_handle);

  // å¯ç”¨DMAä¼ è¾“å®Œæˆä¸­æ–­
  __HAL_DMA_ENABLE_IT(&dma_handle, DMA_IT_TC);

  // è®¾ç½®DMAä¸­æ–­ä¼˜å…ˆçº§å¹¶å¯ç”¨
  HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
  HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
}


```

```c
#include "main.h"
#include "dma.h"
#include "bsp_init.h"
#include "usart.h"
#include <string.h>

void SystemClock_Config(void);
static void MPU_Config(void);

const uint8_t DMA_TO_SEND[] = {"STM32H750 DMA_TX TEST"}; // è¦å‘é€çš„å­—ç¬¦
#define SEND_BUF_SIZE (sizeof(DMA_TO_SEND) + 2) * 200
uint8_t send_buf[SEND_BUF_SIZE]; // å‘é€ç¼“å†²åŒº

// å…¨å±€å˜é‡ï¼Œç”¨äºæ ‡è®°DMAä¼ è¾“å®Œæˆ
volatile uint8_t dma_transfer_complete = 0;

// DMAä¼ è¾“å®Œæˆå›è°ƒå‡½æ•°
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
  if(huart->Instance == USART1)
  {
    dma_transfer_complete = 1;
    HAL_GPIO_WritePin(LED_BLUE_Port, LED_BLUE_Pin, RESET);
  }
}

// è‡ªå®šä¹‰å‘é€å­—ç¬¦ä¸²å‡½æ•°ï¼Œæ›¿ä»£printf
void UART_SendString(UART_HandleTypeDef *huart, const char *str)
{
    HAL_UART_Transmit(huart, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
}

int main(void)
{
    uint8_t key_value = 0;
    uint8_t i, k;
    uint16_t len;
    uint8_t mask = 0;

    MPU_Config();
    HAL_Init();
    SystemClock_Config();
    bsp_init();
    MX_USART1_UART_Init();
    UART_SendString(&huart1, "USART1 Init\r\n");
    MX_DMA_Init(DMA2_Stream7, DMA_REQUEST_USART1_TX);
    UART_SendString(&huart1, "DMA Init\r\n");

    // å¡«å……å‘é€ç¼“å†²åŒº
    len = sizeof(DMA_TO_SEND);
    k = 0;
    for (i = 0; i < SEND_BUF_SIZE; i++)
    {
        if (k >= len)
        {
            if (mask)
            {
                send_buf[i] = 0x0a; // æ¢è¡Œç¬¦
                k = 0;
                mask = 0;
            }
            else
            {
                send_buf[i] = 0x0d; // å›è½¦ç¬¦
                mask = 1;
            }
        }
        else
        {
            send_buf[i] = DMA_TO_SEND[k];
            k++;
        }
    }

    i = 0;
    while (1)
    {
        key_value = key_scan(0);
        if(key_value == KEY0_PRES)
        {
            UART_SendString(&huart1, "DMA Start\r\n");
            dma_transfer_complete = 0;
            HAL_UART_Transmit_DMA(&huart1, send_buf, SEND_BUF_SIZE); // å¼€å§‹DMAä¼ è¾“
            // ç­‰å¾…DMAä¼ è¾“å®Œæˆ
            while(!dma_transfer_complete)
            {
            }
            UART_SendString(&huart1, "DMA Transmit Finished!\r\n");
        }
        // LEDé—ªçƒ
        i++;
        HAL_Delay(10);
        if(i == 20)
        {
            HAL_GPIO_TogglePin(LED_RED_Port, LED_RED_Pin);
            i = 0;
        }
    }
}

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLM = 2;
  RCC_OscInitStruct.PLL.PLLN = 240;
  RCC_OscInitStruct.PLL.PLLP = 2;
  RCC_OscInitStruct.PLL.PLLQ = 2;
  RCC_OscInitStruct.PLL.PLLR = 2;
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_2;
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
  {
    Error_Handler();
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
  {
    Error_Handler();
  }
}

/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
  MPU_Region_InitTypeDef MPU_InitStruct = {0};

  /* Disables the MPU */
  HAL_MPU_Disable();

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  MPU_InitStruct.BaseAddress = 0x0;
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  MPU_InitStruct.SubRegionDisable = 0x87;
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);

}

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
#ifdef USE_FULL_ASSERT
/**
  * @brief  Reports the name of the source file and the source line number
  *         where the assert_param error has occurred.
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

```

## 3. DMAç›¸å…³å‡½æ•°æ€»ç»“ï¼ˆHALåº“ï¼‰

### 3.1 åˆå§‹åŒ–ä¸é…ç½®

- **æ ¸å¿ƒé…ç½®æµç¨‹**ï¼ˆäº”æ­¥å…³é”®æ“ä½œï¼‰ï¼š
  
  1. **ä½¿èƒ½DMAæ—¶é’Ÿ**ï¼ˆDMA1/DMA2/BDMAï¼‰
  2. **é…ç½®DMAå‚æ•°**ï¼ˆæ–¹å‘/æ•°æ®å®½åº¦/æ¨¡å¼ç­‰ï¼‰
  3. **åˆå§‹åŒ–DMAå¥æŸ„**
  4. **é…ç½®NVICä¸­æ–­**ï¼ˆè‹¥ä½¿ç”¨ä¸­æ–­æ¨¡å¼ï¼‰
  5. **å¯åŠ¨DMAä¼ è¾“**

- `HAL_DMA_Init(DMA_HandleTypeDef *hdma)`  
  **åŸºç¡€é…ç½®ç¤ºä¾‹**ï¼ˆDMA1 Stream0 æ¥æ”¶USART2æ•°æ®ï¼‰ï¼š
  
  ```c
  // 1. ä½¿èƒ½DMA1æ—¶é’Ÿ
  __HAL_RCC_DMA1_CLK_ENABLE();
  
  // 2. é…ç½®DMAå‚æ•°
  hdma_usart2_rx.Instance = DMA1_Stream0;
  hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;  // è¯·æ±‚æº
  hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;  // å¤–è®¾â†’å†…å­˜
  hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;     // å¤–è®¾åœ°å€ä¸å˜
  hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;         // å†…å­˜åœ°å€é€’å¢
  hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;  // å­—èŠ‚å¯¹é½
  hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
  hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;              // å¾ªç¯æ¨¡å¼
  hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;     // é«˜ä¼˜å…ˆçº§
  hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;   // å¯ç”¨FIFO
  hdma_usart2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
  hdma_usart2_rx.Init.MemBurst = DMA_MBURST_SINGLE;     // å•æ¬¡çªå‘
  hdma_usart2_rx.Init.PeriphBurst = DMA_PBURST_SINGLE;
  
  // 3. åˆå§‹åŒ–DMA
  HAL_DMA_Init(&hdma_usart2_rx);
  ```

- **`DMA_InitTypeDef` ç»“æ„ä½“æˆå‘˜è¯´æ˜**ï¼š
  
  | **æˆå‘˜**                | **è¯´æ˜** | **å…³é”®é€‰é¡¹**                                                       | **H750ç‰¹æ®Šè¯´æ˜**    |
  | --------------------- | ------ | -------------------------------------------------------------- | --------------- |
  | `Request`             | è¯·æ±‚é€šé“   | `DMA_REQUEST_xxx`                                              | æŸ¥ã€Šå‚è€ƒæ‰‹å†Œã€‹Table 68 |
  | `Direction`           | ä¼ è¾“æ–¹å‘   | `DMA_MEMORY_TO_MEMORY`, `PERIPH_TO_MEMORY`, `MEMORY_TO_PERIPH` |                 |
  | `PeriphInc`           | å¤–è®¾é€’å¢   | `DMA_PINC_ENABLE/DISABLE`                                      | å¤–è®¾å¯„å­˜å™¨ç¦ç”¨         |
  | `MemInc`              | å†…å­˜é€’å¢   | `DMA_MINC_ENABLE/DISABLE`                                      | ç¼“å†²åŒºå¯ç”¨           |
  | `PeriphDataAlignment` | å¤–è®¾å¯¹é½   | `BYTE/WORD/DWORD`                                              | å¿…é¡»åŒ¹é…å¤–è®¾å®½åº¦        |
  | `MemDataAlignment`    | å†…å­˜å¯¹é½   | `BYTE/WORD/DWORD`                                              |                 |
  | `Mode`                | æ¨¡å¼     | `DMA_NORMAL`, `DMA_CIRCULAR`, `DMA_PFCTRL`                     | å¾ªç¯æ¨¡å¼å¸¸ç”¨          |
  | `Priority`            | ä¼˜å…ˆçº§    | `LOW/MEDIUM/HIGH/VERY_HIGH`                                    | å†²çªæ—¶å†³å®šé¡ºåº         |
  | `FIFOMode`            | FIFOä½¿èƒ½ | `ENABLE/DISABLE`                                               | H750æ¨èå¯ç”¨        |
  | `FIFOThreshold`       | FIFOé˜ˆå€¼ | `1/2/3/4 QUARTERS FULL`                                        | å½±å“ä¼ è¾“æ•ˆç‡          |

- **DMAè¯·æ±‚æ˜ å°„è¡¨**ï¼ˆå…³é”®ï¼ï¼‰ï¼š
  
  | **å¤–è®¾**    | **DMAæ§åˆ¶å™¨** | **æµ/é€šé“** | **è¯·æ±‚ç¼–å·**                |
  | --------- | ---------- | -------- | ----------------------- |
  | USART1_RX | DMA1       | Stream0  | `DMA_REQUEST_USART1_RX` |
  | USART1_TX | DMA1       | Stream1  | `DMA_REQUEST_USART1_TX` |
  | ADC1      | DMA1       | Stream2  | `DMA_REQUEST_ADC1`      |
  | SPI1_RX   | DMA1       | Stream2  | `DMA_REQUEST_SPI1_RX`   |
  | SPI1_TX   | DMA1       | Stream3  | `DMA_REQUEST_SPI1_TX`   |
  | TIM1_CH1  | DMA1       | Stream4  | `DMA_REQUEST_TIM1_CH1`  |
  | DAC1_CH1  | DMA1       | Stream5  | `DMA_REQUEST_DAC1_CH1`  |

### 3.2 DMAæ“ä½œæ ¸å¿ƒå‡½æ•°

- **åŸºç¡€å¯åœæ§åˆ¶**ï¼š
  
  | **å‡½æ•°**                      | **åŸå‹**                           | **ç‰¹ç‚¹** | **åº”ç”¨åœºæ™¯** |
  | --------------------------- | -------------------------------- | ------ | -------- |
  | `HAL_DMA_Start()`           | `(hdma, Src, Dst, Size)`         | å¯åŠ¨ä¼ è¾“   | æ— ä¸­æ–­      |
  | `HAL_DMA_Start_IT()`        | `(hdma, Src, Dst, Size)`         | å¯åŠ¨+ä¸­æ–­  | å®Œæˆé€šçŸ¥     |
  | `HAL_DMA_Abort()`           | `(hdma)`                         | ç»ˆæ­¢ä¼ è¾“   | é”™è¯¯å¤„ç†     |
  | `HAL_DMA_Abort_IT()`        | `(hdma)`                         | ä¸­æ–­å¼ç»ˆæ­¢  | å®‰å…¨ç»ˆæ­¢     |
  | `HAL_DMA_PollForTransfer()` | `(hdma, CompleteLevel, Timeout)` | è½®è¯¢ç­‰å¾…   | é˜»å¡ç­‰å¾…     |
  | `HAL_DMA_GetState()`        | `(hdma)`                         | è·å–çŠ¶æ€   | è°ƒè¯•       |

- **ä¸­æ–­ç›¸å…³å‡½æ•°**ï¼š
  
  ```c
  // 1. å¯åŠ¨ä¸­æ–­ä¼ è¾“
  HAL_DMA_Start_IT(&hdma_usart2_rx, 
                   (uint32_t)&USART2->RDR, 
                   (uint32_t)rx_buffer, 
                   BUFFER_SIZE);
  
  // 2. ä¸­æ–­æœåŠ¡å‡½æ•° (stm32h7xx_it.c)
  void DMA1_Stream0_IRQHandler(void)
  {
      HAL_DMA_IRQHandler(&hdma_usart2_rx);
  }
  
  // 3. ä¼ è¾“å®Œæˆå›è°ƒ
  void HAL_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
  {
      if(hdma == &hdma_usart2_rx) {
          dma_transfer_complete = 1;
      }
  }
  
  // 4. ä¼ è¾“é”™è¯¯å›è°ƒ
  void HAL_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)
  {
      if(hdma == &hdma_usart2_rx) {
          dma_error_handler();
      }
  }
  ```

- **åŒç¼“å†²æ¨¡å¼æ§åˆ¶**ï¼ˆå…³é”®é«˜çº§åŠŸèƒ½ï¼‰ï¼š
  
  ```c
  // é…ç½®åŒç¼“å†²ï¼ˆéœ€åœ¨åˆå§‹åŒ–æ—¶è®¾ç½®ï¼‰
  hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
  hdma_usart2_rx.Instance->CR |= DMA_SxCR_DBM;  // å¯ç”¨åŒç¼“å†²
  
  // è®¾ç½®åŒç¼“å†²åœ°å€
  hdma_usart2_rx.Instance->M1AR = (uint32_t)buffer2;  // ç¬¬äºŒç¼“å†²åŒº
  ```

- **FIFOæ¨¡å¼æ“ä½œ**ï¼š
  
  | **é˜ˆå€¼**     | **è§¦å‘æ¡ä»¶**  | **æ¨èåœºæ™¯** | **H750ä¼˜åŠ¿** |
  | ---------- | --------- | -------- | ---------- |
  | `1/4 FULL` | FIFO â‰¥ 1é¡¹ | é«˜é€Ÿå¤–è®¾     | å‡å°‘ç­‰å¾…       |
  | `1/2 FULL` | FIFO â‰¥ 2é¡¹ | å¹³è¡¡æ¨¡å¼     |            |
  | `3/4 FULL` | FIFO â‰¥ 3é¡¹ | ä½é€Ÿå¤–è®¾     | å‡å°‘ä¸­æ–­       |
  | `FULL`     | FIFOæ»¡     | é»˜è®¤é…ç½®     | ç®€å•å¯é        |

### 3.3 é«˜çº§åŠŸèƒ½ä¸ç‰¹æ€§

- **å¾ªç¯æ¨¡å¼ï¼ˆCircularï¼‰**ï¼š
  
  ```c
  // ç”¨äºæŒç»­æ•°æ®æµï¼ˆå¦‚ADCé‡‡æ ·ï¼‰
  hdma_adc.Instance = DMA1_Stream1;
  hdma_adc.Init.Mode = DMA_CIRCULAR;
  HAL_DMA_Init(&hdma_adc);
  
  // å¯åŠ¨åè‡ªåŠ¨é‡å¤ä¼ è¾“
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, BUFFER_SIZE);
  ```

- **å­˜å‚¨å™¨åˆ°å­˜å‚¨å™¨ä¼ è¾“**ï¼š
  
  ```c
  // é…ç½®MEM2MEMä¼ è¾“
  hdma_mem2mem.Instance = DMA1_Stream6;
  hdma_mem2mem.Init.Direction = DMA_MEMORY_TO_MEMORY;
  hdma_mem2mem.Init.Mode = DMA_NORMAL;
  HAL_DMA_Init(&hdma_mem2mem);
  
  // å¯åŠ¨ä¼ è¾“
  HAL_DMA_Start(&hdma_mem2mem, 
                (uint32_t)src_buffer, 
                (uint32_t)dst_buffer, 
                1024);
  ```

- **DMAå¤šé€šé“ä¼˜å…ˆçº§**ï¼š
  
  | **ä¼˜å…ˆçº§** | **ä»²è£è§„åˆ™**       | **H750å®ç°**                        |
  | ------- | -------------- | --------------------------------- |
  | è½¯ä»¶ä¼˜å…ˆçº§   | `Priority`æˆå‘˜è®¾ç½® | `VERY_HIGH > HIGH > MEDIUM > LOW` |
  | ç›¸åŒä¼˜å…ˆçº§   | å…ˆåˆ°å…ˆæœåŠ¡          |                                   |
  | ç¡¬ä»¶ä¼˜å…ˆçº§   | å›ºå®šä¼˜å…ˆçº§          | Stream0 > Stream7                 |

- **ä¸å¤–è®¾ååŒå·¥ä½œ**ï¼š
  
  ```c
  // USART+DMAæ¥æ”¶é…ç½®
  huart2.Instance->CR3 |= USART_CR3_DMAR;  // ä½¿èƒ½DMAæ¥æ”¶
  __HAL_LINKDMA(&huart2, hdmarx, hdma_usart2_rx);
  
  // ADC+DMAé…ç½®
  hadc1.Instance->CFGR |= ADC_CFGR_DMAEN | ADC_CFGR_DMACFG;
  __HAL_LINKDMA(&hadc1, DMA_Handle, hdma_adc);
  ```

### 3.4 ä½¿ç”¨ç¤ºä¾‹ï¼ˆå®Œæ•´æµç¨‹ï¼‰

#### 3.4.1 ç¤ºä¾‹1ï¼šUSART DMAæ¥æ”¶ï¼ˆå¾ªç¯æ¨¡å¼ï¼‰

```c
#define RX_BUFFER_SIZE  256
uint8_t rx_buffer[RX_BUFFER_SIZE];
DMA_HandleTypeDef hdma_usart2_rx = {0};

// 1. ä½¿èƒ½DMA1æ—¶é’Ÿ
__HAL_RCC_DMA1_CLK_ENABLE();

// 2. é…ç½®DMAå‚æ•°
hdma_usart2_rx.Instance = DMA1_Stream0;
hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;        // å¾ªç¯æ¥æ”¶
hdma_usart2_rx.Init.Priority = DMA_PRIORITY_HIGH;
hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
hdma_usart2_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;

// 3. åˆå§‹åŒ–DMA
HAL_DMA_Init(&hdma_usart2_rx);

// 4. é…ç½®NVICä¸­æ–­
HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);

// 5. é“¾æ¥DMAåˆ°USART
__HAL_LINKDMA(&huart2, hdmarx, hdma_usart2_rx);

// 6. ä½¿èƒ½USART DMAæ¥æ”¶
huart2.Instance->CR3 |= USART_CR3_DMAR;

// 7. å¯åŠ¨DMAä¼ è¾“
HAL_DMA_Start_IT(&hdma_usart2_rx, 
                 (uint32_t)&huart2.Instance->RDR,
                 (uint32_t)rx_buffer,
                 RX_BUFFER_SIZE);

// 8. DMAä¸­æ–­å›è°ƒå¤„ç†
void HAL_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
{
    if(hdma == &hdma_usart2_rx) {
        // DMAç¼“å†²åŒºæ»¡ï¼ˆæ‰€æœ‰æ•°æ®å·²æ¥æ”¶ï¼‰
        process_complete_buffer(rx_buffer);

        // é‡æ–°å¯åŠ¨DMAï¼ˆå¾ªç¯æ¨¡å¼é€šå¸¸ä¸éœ€è¦ï¼‰
        // HAL_DMA_Abort(&hdma_usart2_rx);
        // HAL_DMA_Start_IT(...);
    }
}

// 9. é”™è¯¯å¤„ç†
void HAL_DMA_XferErrorCallback(DMA_HandleTypeDef *hdma)
{
    if(hdma == &hdma_usart2_rx) {
        // DMAä¼ è¾“é”™è¯¯
        HAL_DMA_Abort(&hdma_usart2_rx);
        HAL_DMA_Start_IT(&hdma_usart2_rx, 
                         (uint32_t)&huart2.Instance->RDR,
                         (uint32_t)rx_buffer,
                         RX_BUFFER_SIZE);
    }
}
```

#### 3.4.2 ç¤ºä¾‹2ï¼šADC DMAåŒç¼“å†²é‡‡é›†

```c
#define SAMPLES_PER_BUFFER 1024
uint16_t adc_buffer1[SAMPLES_PER_BUFFER];
uint16_t adc_buffer2[SAMPLES_PER_BUFFER];
volatile uint8_t active_buffer = 0;

// 1. é…ç½®DMAä¸ºåŒç¼“å†²æ¨¡å¼
hdma_adc.Instance = DMA1_Stream1;
hdma_adc.Init.Request = DMA_REQUEST_ADC1;
hdma_adc.Init.Direction = DMA_PERIPH_TO_MEMORY;
hdma_adc.Init.PeriphInc = DMA_PINC_DISABLE;
hdma_adc.Init.MemInc = DMA_MINC_ENABLE;
hdma_adc.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
hdma_adc.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
hdma_adc.Init.Mode = DMA_CIRCULAR;
hdma_adc.Init.Priority = DMA_PRIORITY_HIGH;

// å¯ç”¨åŒç¼“å†²ï¼ˆå…³é”®ï¼‰
hdma_adc.Instance->CR |= DMA_SxCR_DBM;

// 2. è®¾ç½®åŒç¼“å†²åœ°å€
hdma_adc.Instance->M0AR = (uint32_t)adc_buffer1;
hdma_adc.Instance->M1AR = (uint32_t)adc_buffer2;

// 3. åˆå§‹åŒ–å¹¶å¯åŠ¨
HAL_DMA_Init(&hdma_adc);
HAL_DMA_Start(&hdma_adc, 
              (uint32_t)&ADC1->DR,
              (uint32_t)adc_buffer1,
              SAMPLES_PER_BUFFER);

// 4. é…ç½®ADC
hadc1.Instance->CFGR |= ADC_CFGR_DMAEN | ADC_CFGR_DMACFG;
hadc1.Instance->CFGR2 |= ADC_CFGR2_JDMAEN;  // ä½¿èƒ½DMA

// 5. å¯åŠ¨ADC
HAL_ADC_Start(&hadc1);

// 6. DMAä¼ è¾“å®Œæˆå›è°ƒ
void HAL_DMA_XferHalfCpltCallback(DMA_HandleTypeDef *hdma)
{
    if(hdma == &hdma_adc) {
        // ç¬¬ä¸€åŠç¼“å†²åŒºæ»¡ï¼ˆadc_buffer1ï¼‰
        active_buffer = 0;
        process_adc_data(adc_buffer1, SAMPLES_PER_BUFFER/2);
    }
}

void HAL_DMA_XferCpltCallback(DMA_HandleTypeDef *hdma)
{
    if(hdma == &hdma_adc) {
        // ç¬¬äºŒåŠç¼“å†²åŒºæ»¡ï¼ˆadc_buffer2ï¼‰
        active_buffer = 1;
        process_adc_data(adc_buffer2, SAMPLES_PER_BUFFER/2);
    }
}
```

## 4. å…³é”®æ³¨æ„äº‹é¡¹

1. **å¯¹é½è¦æ±‚ä¸¥æ ¼**ï¼š
   
   - **æ•°æ®å®½åº¦å¯¹é½**ï¼š
     
     - `WORD`æ¨¡å¼ â†’ æº/ç›®çš„åœ°å€å¿…é¡»4å­—èŠ‚å¯¹é½
     
     - **é”™è¯¯ç¤ºä¾‹**ï¼š
       
       ```c
       uint8_t buffer[100];  // æœªå¯¹é½
       HAL_DMA_Start(..., (uint32_t)buffer, ...);  // å¯èƒ½æ€»çº¿é”™è¯¯
       ```
   
   - **æ­£ç¡®åšæ³•**ï¼š
     
     ```c
     __ALIGN_BEGIN uint8_t buffer[100] __ALIGN_END;  // 4å­—èŠ‚å¯¹é½
     ```

2. **FIFOæ¨¡å¼é™·é˜±**ï¼š
   
   - **å¿…é¡»**è®¾ç½®`FIFOThreshold`
   
   - **çªå‘ä¼ è¾“**æ—¶FIFOè¡Œä¸ºå¤æ‚ï¼š
     
     ```c
     // å•æ¬¡çªå‘ï¼ˆæ¨èï¼‰
     hdma.Init.MemBurst = DMA_MBURST_SINGLE;
     hdma.Init.PeriphBurst = DMA_PBURST_SINGLE;
     ```

3. **ä¸­æ–­ä¼˜å…ˆçº§è®¾è®¡**ï¼š
   
   | **åº”ç”¨åœºæ™¯** | **æ¨èä¼˜å…ˆçº§** | **åŸå› **   |
   | -------- | --------- | -------- |
   | éŸ³é¢‘ä¼ è¾“     | 0 (æœ€é«˜)    | é˜²æ­¢ç¼“å†²åŒºæº¢å‡º  |
   | ADCé‡‡æ ·    | 1         | ä¿è¯é‡‡æ ·æ—¶åº   |
   | USARTé€šä¿¡  | 2         | é¿å…é˜»å¡ç³»ç»Ÿæ—¶é’Ÿ |

4. **åŒç¼“å†²æ¨¡å¼é™åˆ¶**ï¼š
   
   - **ä»…Stream0-Stream7**æ”¯æŒåŒç¼“å†²ï¼ˆH750ï¼‰
   - å¯ç”¨åŒç¼“å†²åï¼š
     - `M0AR`ï¼šå½“å‰æ´»åŠ¨ç¼“å†²åŒº
     - `M1AR`ï¼šå¤‡ç”¨ç¼“å†²åŒº
     - ä¼ è¾“å®Œæˆæ—¶è‡ªåŠ¨åˆ‡æ¢

5. **Cacheä¸€è‡´æ€§é—®é¢˜**ï¼ˆH750å…³é”®ï¼‰ï¼š
   
   - **D-Cacheå¯ç”¨æ—¶**ï¼š  
     âœ… åœ¨DMAä¼ è¾“å‰è°ƒç”¨`SCB_InvalidateDCache_by_Addr()`  
     âœ… åœ¨DMAä¼ è¾“åè°ƒç”¨`SCB_CleanDCache_by_Addr()`
   
   - **è§£å†³æ–¹æ³•**ï¼š
     
     ```c
     // DMAä¼ è¾“å‰ï¼ˆå¤–è®¾â†’å†…å­˜ï¼‰
     SCB_InvalidateDCache_by_Addr((uint32_t*)rx_buffer, BUFFER_SIZE);
     
     // DMAä¼ è¾“åï¼ˆå†…å­˜â†’å¤–è®¾ï¼‰
     SCB_CleanDCache_by_Addr((uint32_t*)tx_buffer, BUFFER_SIZE);
     ```

### 4.1 H750ç‰¹æœ‰ä¼˜åŒ–æŠ€å·§

| **åœºæ™¯**      | **è§£å†³æ–¹æ¡ˆ**    | **æ€§èƒ½æå‡**  | **å®ç°è¦ç‚¹**                               |
| ----------- | ----------- | --------- | -------------------------------------- |
| **é«˜é€ŸADCé‡‡é›†** | åŒç¼“å†²+DMA     | é‡‡æ ·ç‡â†‘2å€    | `DMA_SxCR_DBM`                         |
| **é›¶CPUå¹²é¢„**  | å¾ªç¯DMA+ç©ºé—²çº¿æ£€æµ‹ | CPUè´Ÿè½½â†“90% | `HAL_UARTEx_ReceiveToIdle_DMA()`       |
| **Cacheä¼˜åŒ–** | éç¼“å­˜å†…å­˜åŒºåŸŸ     | é¿å…Cacheé—®é¢˜ | `__attribute__((section(".nocache")))` |
| **å¤šDMAååŒ**  | é«˜ä¼˜å…ˆçº§é€šé“      | å…³é”®ä»»åŠ¡ä¿éšœ    | `DMA_PRIORITY_VERY_HIGH`               |

> **é¿å‘æŒ‡å—**ï¼š
> 
> 1. **DMAæµå†²çª**ï¼š
>    
>    - åŒä¸€DMAæ§åˆ¶å™¨çš„Streamä¸èƒ½åŒæ—¶ä½¿ç”¨åŒä¸€è¯·æ±‚æº
>    - **é”™è¯¯ç¤ºä¾‹**ï¼šStream0å’ŒStream1åŒæ—¶é…ç½®ä¸ºUSART2_RX
> 
> 2. **H750æ—¶é’Ÿæ ‘ç‰¹æ®Šæ€§**ï¼š
>    
>    - DMA1æŒ‚è½½AHB1ï¼ŒDMA2æŒ‚è½½AHB1
>    - å®é™…æ—¶é’Ÿï¼š`DMA_CLK = HCLK / (AHB_PRESC + 1)`
>    - ç¡®ä¿æ—¶é’Ÿè¶³å¤Ÿé«˜ä»¥æ”¯æŒé«˜é€Ÿä¼ è¾“
> 
> 3. **ä¼ è¾“å¤§å°é™åˆ¶**ï¼š
>    
>    - å•æ¬¡ä¼ è¾“æœ€å¤§65535é¡¹ï¼ˆ16ä½CNDTRï¼‰
>    
>    - å¤§æ•°æ®é‡éœ€åˆ†æ®µä¼ è¾“ï¼š
>      
>      ```c
>      while(size > 65535) {
>          HAL_DMA_Start(..., 65535);
>          HAL_DMA_PollForTransfer(...);
>          size -= 65535;
>      }
>      ```
> 
> 4. **è°ƒè¯•æ¨¡å¼å½±å“**ï¼š
>    
>    ```c
>    // è°ƒè¯•æ—¶æš‚åœDMA
>    __HAL_DBGMCU_FREEZE_DMA1();
>    __HAL_DBGMCU_FREEZE_DMA2();
>    ```

---

### 4.2 DMAä¼ è¾“æ¨¡å¼å¯¹æ¯”è¡¨

```c
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚     æ¨¡å¼        â”‚                     ç‰¹æ€§è¯´æ˜                         â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ **Normal**      â”‚ ä¼ è¾“ä¸€æ¬¡ååœæ­¢ï¼Œéœ€è½¯ä»¶é‡æ–°å¯åŠ¨                    â”‚
â”‚ **Circular**    â”‚ ä¼ è¾“å®Œæˆåè‡ªåŠ¨ä»å¤´å¼€å§‹ï¼Œç”¨äºæŒç»­æ•°æ®æµ            â”‚
â”‚ **Peripheral**  â”‚ å¤–è®¾æ§åˆ¶ä¼ è¾“é•¿åº¦ï¼ˆå¦‚ADCçš„DMAè¯·æ±‚ï¼‰                â”‚
â”‚ **Memory**      â”‚ è½¯ä»¶æ§åˆ¶ä¼ è¾“é•¿åº¦ï¼ˆæœ€å¸¸ç”¨ï¼‰                         â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---
