Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Sep 11 12:26:30 2023
| Host         : L108-02 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file psds_wrapper_control_sets_placed.rpt
| Design       : psds_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    90 |
|    Minimum number of control sets                        |    90 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   150 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    90 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    11 |
| >= 6 to < 8        |    46 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1733 |          510 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             322 |          118 |
| Yes          | No                    | No                     |             299 |           72 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             168 |           51 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |                                                                        Enable Signal                                                                       |                                                                  Set/Reset Signal                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                   |                1 |              2 |         2.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                3 |              4 |         1.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_arready0                                                                                                   | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready0                                                                                                   | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/MLP_ins/CNT_W3/E[0]                                                                                                                     | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/SR[0]                                                                                                 |                2 |              5 |         2.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/MLP_ins/CNT_L1/E[0]                                                                                                                     | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/slv_reg1_reg[0]_0[0]                                                                                  |                1 |              5 |         5.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/MLP_ins/CNT_L2/E[0]                                                                                                                     | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/slv_reg1_reg[0]_1[0]                                                                                  |                1 |              5 |         5.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |         1.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              6 |         3.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/MLP_ins/Counter_W1S/p_0_in__1                                                                                                           |                                                                                                                                                   |                2 |              6 |         3.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/MLP_ins/Counter_W1S/p_0_in__0                                                                                                           |                                                                                                                                                   |                2 |              6 |         3.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | psds_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp4a[15]_i_1_n_0                                                                                            |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp5a[15]_i_1_n_0                                                                                            |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp10a[15]_i_1__0_n_0                                                                                        |                4 |              7 |         1.75 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp11a[15]_i_1__0_n_0                                                                                        |                1 |              7 |         7.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp12a[15]_i_1__0_n_0                                                                                        |                1 |              7 |         7.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp13a[15]_i_1__0_n_0                                                                                        |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp14a[15]_i_1__0_n_0                                                                                        |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp10a[15]_i_1_n_0                                                                                           |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp11a[15]_i_1_n_0                                                                                           |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp16a[15]_i_1__0_n_0                                                                                        |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp1a[15]_i_1__0_n_0                                                                                         |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp2a[15]_i_1__0_n_0                                                                                         |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp3a[15]_i_1__0_n_0                                                                                         |                1 |              7 |         7.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp4a[15]_i_1__0_n_0                                                                                         |                1 |              7 |         7.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp5a[15]_i_1__0_n_0                                                                                         |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp6a[15]_i_1__0_n_0                                                                                         |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp7a[15]_i_1__0_n_0                                                                                         |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp8a[15]_i_1__0_n_0                                                                                         |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp9a[15]_i_1__0_n_0                                                                                         |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L3/temp10a[15]_i_1__1_n_0                                                                                        |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L3/temp2a[15]_i_1__1_n_0                                                                                         |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L3/temp3a[15]_i_1__1_n_0                                                                                         |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L3/temp4a[15]_i_1__1_n_0                                                                                         |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L3/temp5a[15]_i_1__1_n_0                                                                                         |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L3/temp6a[15]_i_1__1_n_0                                                                                         |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L3/temp7a[15]_i_1__1_n_0                                                                                         |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L3/temp8a[15]_i_1__1_n_0                                                                                         |                5 |              7 |         1.40 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L3/temp9a[15]_i_1__1_n_0                                                                                         |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L3/temp1a[15]_i_1__1_n_0                                                                                         |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp9a[15]_i_1_n_0                                                                                            |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp2a[15]_i_1_n_0                                                                                            |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp12a[15]_i_1_n_0                                                                                           |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp13a[15]_i_1_n_0                                                                                           |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp14a[15]_i_1_n_0                                                                                           |                4 |              7 |         1.75 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp15a[15]_i_1_n_0                                                                                           |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp16a[15]_i_1_n_0                                                                                           |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp1a[15]_i_1_n_0                                                                                            |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp6a[15]_i_1_n_0                                                                                            |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp7a[15]_i_1_n_0                                                                                            |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp8a[15]_i_1_n_0                                                                                            |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L2/temp15a[15]_i_1__0_n_0                                                                                        |                2 |              7 |         3.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ip_mlp_0/U0/MLP_ins/SIGMA_L1/temp3a[15]_i_1_n_0                                                                                            |                3 |              7 |         2.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                   |                3 |              8 |         2.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                   |                2 |              8 |         4.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                           | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                           | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |              8 |         2.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                           | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                            | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                     | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                3 |              8 |         2.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                     | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                     | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                1 |              8 |         8.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                      | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |                2 |              8 |         4.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                   |                3 |              8 |         2.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                4 |              8 |         2.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |         2.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/MLP_ins/CNT_W2/E[0]                                                                                                                     | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/count_reg_0                                                                                           |                4 |             10 |         2.50 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/slv_reg0_reg[0]_1[0]                                                                                           | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/count_reg                                                                                             |                5 |             10 |         2.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                   |                4 |             13 |         3.25 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                   |                3 |             14 |         4.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                   |                3 |             14 |         4.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                   |                3 |             16 |         5.33 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                   |                6 |             17 |         2.83 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                   |                7 |             20 |         2.86 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                   |                6 |             28 |         4.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                   |                6 |             28 |         4.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                   |                6 |             28 |         4.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                   |                6 |             28 |         4.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                   | psds_i/ip_mlp_0/U0/ip_mlp_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                   |               12 |             32 |         2.67 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                   |               10 |             32 |         3.20 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                   |                9 |             45 |         5.00 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 | psds_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                   |                8 |             45 |         5.62 |
|  psds_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                            |                                                                                                                                                   |              511 |           1734 |         3.39 |
+---------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


