<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>Exploring Design Approaches and Fault Tolerance in Nano Streaming Processors</AwardTitle>
<AwardEffectiveDate>04/01/2006</AwardEffectiveDate>
<AwardExpirationDate>03/31/2010</AwardExpirationDate>
<AwardTotalIntnAmount>0.00</AwardTotalIntnAmount>
<AwardAmount>300000</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Chitaranjan Das</SignBlockName>
</ProgramOfficer>
<AbstractNarration>Nanotechnology has emerged in recent years as a promising technological platform for new computational structures. Substantial research has been carried out into hardware based on nanotubes and nanowires: structures which have feature sizes of just a few nanometers. &lt;br/&gt;&lt;br/&gt;The principal objective of the project is to develop the foundations for nanoscale computational structures, circuits and architectures, that will take advantage of the unique properties of nanoscale devices. In particular, the defect density of nanodevices is expected to be much greater than that of conventional microelectronic devices. Fault-tolerance techniques to allow circuits containing faults to still continue to function will be developed. Fault tolerance always requires introducing redundancy; fault-tolerant design involves making tradeoffs between the overhead imposed by such redundancy and the available gain in reliability. &lt;br/&gt;&lt;br/&gt;Design tools for synthesizing computer architectures based on nanotechnology will be developed. Such tools will take into consideration realistic parameters and physical constraints that affect the placement of nanocircuits, and will allow the designer to study architectural tradeoffs in nanotechnology. &lt;br/&gt;&lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>03/17/2006</MinAmdLetterDate>
<MaxAmdLetterDate>03/13/2009</MaxAmdLetterDate>
<ARRAAmount/>
<AwardID>0541066</AwardID>
<Investigator>
<FirstName>Israel</FirstName>
<LastName>Koren</LastName>
<EmailAddress>koren@ecs.umass.edu</EmailAddress>
<StartDate>03/17/2006</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>C.Mani</FirstName>
<LastName>Krishna</LastName>
<EmailAddress>krishna@ecs.umass.edu</EmailAddress>
<StartDate>03/17/2006</StartDate>
<EndDate/>
<RoleCode>Co-Principal Investigator</RoleCode>
</Investigator>
<Investigator>
<FirstName>Csaba Andras</FirstName>
<LastName>Moritz</LastName>
<EmailAddress>andras@ecs.umass.edu</EmailAddress>
<StartDate>03/17/2006</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>University of Massachusetts Amherst</Name>
<CityName>Hadley</CityName>
<ZipCode>010359450</ZipCode>
<PhoneNumber>4135450698</PhoneNumber>
<StreetAddress>Research Administration Building</StreetAddress>
<CountryName>United States</CountryName>
<StateName>Massachusetts</StateName>
<StateCode>MA</StateCode>
</Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>4715</Code>
<Text>COMPUTER SYSTEMS ARCHITECTURE</Text>
</ProgramElement>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
</Award>
</rootTag>
