{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600801833882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600801833898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 15:10:33 2020 " "Processing started: Tue Sep 22 15:10:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600801833898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600801833898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiment1 -c experiment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiment1 -c experiment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600801833898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600801834362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab2-group03-tuesday/experiment1/rtl/experiment1.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 experiment1 " "Found entity 1: experiment1" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600801843887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600801843887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mark naguib/documents/github/lab2-group03-tuesday/experiment1/rtl/convert_hex_to_seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/mark naguib/documents/github/lab2-group03-tuesday/experiment1/rtl/convert_hex_to_seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convert_hex_to_seven_segment " "Found entity 1: convert_hex_to_seven_segment" {  } { { "../rtl/convert_hex_to_seven_segment.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/convert_hex_to_seven_segment.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600801843888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600801843888 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "experiment1 " "Elaborating entity \"experiment1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600801843922 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 experiment1.sv(202) " "Verilog HDL assignment warning at experiment1.sv(202): truncated value with size 11 to match size of target (9)" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1600801843925 "|experiment1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convert_hex_to_seven_segment convert_hex_to_seven_segment:unit0 " "Elaborating entity \"convert_hex_to_seven_segment\" for hierarchy \"convert_hex_to_seven_segment:unit0\"" {  } { { "../rtl/experiment1.sv" "unit0" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600801843944 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1600801844461 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1600801844461 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[0\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[0\]\" is stuck at GND" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[0][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[4\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[4\]\" is stuck at GND" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[0][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[0\]\[5\] GND " "Pin \"SEVEN_SEGMENT_N_O\[0\]\[5\]\" is stuck at GND" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[0][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[1][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[1][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[1][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[1][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[1][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[1][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[1\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[1\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[1][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[2][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[2][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[2][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[2][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[2][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[2][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[2\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[2\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[2][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[3][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[3][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[3][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[3][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[3][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[3][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[3\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[3\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[3][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[4\]\[1\] GND " "Pin \"SEVEN_SEGMENT_N_O\[4\]\[1\]\" is stuck at GND" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[4][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[5][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[5][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[5][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[5][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[5][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[5][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[5\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[5\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[5][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[6][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[6][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[6][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[6][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[6][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[6][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[6\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[6\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[6][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[0\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[0\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[7][0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[1\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[1\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[7][1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[2\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[2\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[7][2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[3\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[3\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[7][3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[4\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[4\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[7][4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[5\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[5\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[7][5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEVEN_SEGMENT_N_O\[7\]\[6\] VCC " "Pin \"SEVEN_SEGMENT_N_O\[7\]\[6\]\" is stuck at VCC" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|SEVEN_SEGMENT_N_O[7][6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[4\] GND " "Pin \"LED_GREEN_O\[4\]\" is stuck at GND" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|LED_GREEN_O[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_GREEN_O\[5\] GND " "Pin \"LED_GREEN_O\[5\]\" is stuck at GND" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600801844507 "|experiment1|LED_GREEN_O[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1600801844507 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1600801844601 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600801845303 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600801845303 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[0\] " "No output dependent on input pin \"SWITCH_I\[0\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[1\] " "No output dependent on input pin \"SWITCH_I\[1\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[2\] " "No output dependent on input pin \"SWITCH_I\[2\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[3\] " "No output dependent on input pin \"SWITCH_I\[3\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[4\] " "No output dependent on input pin \"SWITCH_I\[4\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[5\] " "No output dependent on input pin \"SWITCH_I\[5\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[6\] " "No output dependent on input pin \"SWITCH_I\[6\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[7\] " "No output dependent on input pin \"SWITCH_I\[7\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[8\] " "No output dependent on input pin \"SWITCH_I\[8\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[9\] " "No output dependent on input pin \"SWITCH_I\[9\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[10\] " "No output dependent on input pin \"SWITCH_I\[10\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[11\] " "No output dependent on input pin \"SWITCH_I\[11\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[12\] " "No output dependent on input pin \"SWITCH_I\[12\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[13\] " "No output dependent on input pin \"SWITCH_I\[13\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[14\] " "No output dependent on input pin \"SWITCH_I\[14\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[15\] " "No output dependent on input pin \"SWITCH_I\[15\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SWITCH_I\[16\] " "No output dependent on input pin \"SWITCH_I\[16\]\"" {  } { { "../rtl/experiment1.sv" "" { Text "C:/Users/Mark Naguib/Documents/GitHub/lab2-group03-tuesday/experiment1/rtl/experiment1.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600801845847 "|experiment1|SWITCH_I[16]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1600801845847 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "195 " "Implemented 195 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600801845848 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600801845848 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1600801845848 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600801845848 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600801845875 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 15:10:45 2020 " "Processing ended: Tue Sep 22 15:10:45 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600801845875 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600801845875 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600801845875 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600801845875 ""}
