v 20080127 1
C 40000 40000 0 0 0 title-B.sym
U 42000 50000 53700 50000 10 0
C 44700 43100 1 0 0 gnd-1.sym
N 44300 43400 45500 43400 4
N 44300 43600 44300 43400 4
N 44500 43600 44500 43400 4
N 44700 43600 44700 43400 4
N 44900 43600 44900 43400 4
N 45100 43600 45100 43400 4
N 45300 43600 45300 43400 4
N 45500 43600 45500 43400 4
C 51200 43100 1 0 0 gnd-1.sym
N 50800 43400 52000 43400 4
N 50800 43600 50800 43400 4
N 51000 43600 51000 43400 4
N 51200 43600 51200 43400 4
N 51400 43600 51400 43400 4
N 51600 43600 51600 43400 4
N 51800 43600 51800 43400 4
N 52000 43600 52000 43400 4
C 47400 49300 1 0 0 3V3-plus.sym
U 47200 50000 47200 45800 10 0
U 53700 50000 53700 45800 10 0
U 49200 50000 49200 44300 10 0
U 42500 50000 42500 44400 10 0
C 47000 48700 1 0 0 busripper-1.sym
{
T 47000 49100 5 8 0 0 0 0 1
device=none
}
C 47000 48500 1 0 0 busripper-1.sym
{
T 47000 48900 5 8 0 0 0 0 1
device=none
}
C 47000 48300 1 0 0 busripper-1.sym
{
T 47000 48700 5 8 0 0 0 0 1
device=none
}
C 47000 48100 1 0 0 busripper-1.sym
{
T 47000 48500 5 8 0 0 0 0 1
device=none
}
C 47000 47900 1 0 0 busripper-1.sym
{
T 47000 48300 5 8 0 0 0 0 1
device=none
}
C 47000 47700 1 0 0 busripper-1.sym
{
T 47000 48100 5 8 0 0 0 0 1
device=none
}
C 47000 47500 1 0 0 busripper-1.sym
{
T 47000 47900 5 8 0 0 0 0 1
device=none
}
C 47000 47300 1 0 0 busripper-1.sym
{
T 47000 47700 5 8 0 0 0 0 1
device=none
}
C 47000 47100 1 0 0 busripper-1.sym
{
T 47000 47500 5 8 0 0 0 0 1
device=none
}
C 47000 46900 1 0 0 busripper-1.sym
{
T 47000 47300 5 8 0 0 0 0 1
device=none
}
C 47000 46700 1 0 0 busripper-1.sym
{
T 47000 47100 5 8 0 0 0 0 1
device=none
}
C 47000 46500 1 0 0 busripper-1.sym
{
T 47000 46900 5 8 0 0 0 0 1
device=none
}
C 47000 46300 1 0 0 busripper-1.sym
{
T 47000 46700 5 8 0 0 0 0 1
device=none
}
C 47000 46100 1 0 0 busripper-1.sym
{
T 47000 46500 5 8 0 0 0 0 1
device=none
}
C 47000 45900 1 0 0 busripper-1.sym
{
T 47000 46300 5 8 0 0 0 0 1
device=none
}
C 47000 45700 1 0 0 busripper-1.sym
{
T 47000 46100 5 8 0 0 0 0 1
device=none
}
C 42700 48700 1 0 1 busripper-1.sym
{
T 42700 49100 5 8 0 0 0 6 1
device=none
}
C 42700 48500 1 0 1 busripper-1.sym
{
T 42700 48900 5 8 0 0 0 6 1
device=none
}
C 42700 48300 1 0 1 busripper-1.sym
{
T 42700 48700 5 8 0 0 0 6 1
device=none
}
C 42700 48100 1 0 1 busripper-1.sym
{
T 42700 48500 5 8 0 0 0 6 1
device=none
}
C 42700 47900 1 0 1 busripper-1.sym
{
T 42700 48300 5 8 0 0 0 6 1
device=none
}
C 42700 47700 1 0 1 busripper-1.sym
{
T 42700 48100 5 8 0 0 0 6 1
device=none
}
C 42700 47500 1 0 1 busripper-1.sym
{
T 42700 47900 5 8 0 0 0 6 1
device=none
}
C 42700 47300 1 0 1 busripper-1.sym
{
T 42700 47700 5 8 0 0 0 6 1
device=none
}
C 42700 47100 1 0 1 busripper-1.sym
{
T 42700 47500 5 8 0 0 0 6 1
device=none
}
C 42700 46900 1 0 1 busripper-1.sym
{
T 42700 47300 5 8 0 0 0 6 1
device=none
}
C 42700 46700 1 0 1 busripper-1.sym
{
T 42700 47100 5 8 0 0 0 6 1
device=none
}
C 42700 46500 1 0 1 busripper-1.sym
{
T 42700 46900 5 8 0 0 0 6 1
device=none
}
C 42700 46300 1 0 1 busripper-1.sym
{
T 42700 46700 5 8 0 0 0 6 1
device=none
}
C 42700 46100 1 0 1 busripper-1.sym
{
T 42700 46500 5 8 0 0 0 6 1
device=none
}
C 42700 45900 1 0 1 busripper-1.sym
{
T 42700 46300 5 8 0 0 0 6 1
device=none
}
C 42700 45700 1 0 1 busripper-1.sym
{
T 42700 46100 5 8 0 0 0 6 1
device=none
}
C 42700 45500 1 0 1 busripper-1.sym
{
T 42700 45900 5 8 0 0 0 6 1
device=none
}
C 42700 45300 1 0 1 busripper-1.sym
{
T 42700 45700 5 8 0 0 0 6 1
device=none
}
C 42700 45100 1 0 1 busripper-1.sym
{
T 42700 45500 5 8 0 0 0 6 1
device=none
}
C 42700 44900 1 0 1 busripper-1.sym
{
T 42700 45300 5 8 0 0 0 6 1
device=none
}
C 42700 44700 1 0 1 busripper-1.sym
{
T 42700 45100 5 8 0 0 0 6 1
device=none
}
C 42700 44500 1 0 1 busripper-1.sym
{
T 42700 44900 5 8 0 0 0 6 1
device=none
}
C 42700 44300 1 0 1 busripper-1.sym
{
T 42700 44700 5 8 0 0 0 6 1
device=none
}
N 42700 48700 43500 48700 4
{
T 42800 48700 5 10 1 1 0 0 1
netname=A2
}
N 42700 48500 43500 48500 4
{
T 42800 48500 5 10 1 1 0 0 1
netname=A3
}
N 42700 48300 43500 48300 4
{
T 42800 48300 5 10 1 1 0 0 1
netname=A4
}
N 42700 47900 43500 47900 4
{
T 42800 47900 5 10 1 1 0 0 1
netname=A6
}
N 42700 47700 43500 47700 4
{
T 42800 47700 5 10 1 1 0 0 1
netname=A7
}
N 42700 47500 43500 47500 4
{
T 42800 47500 5 10 1 1 0 0 1
netname=A8
}
N 42700 46900 43500 46900 4
{
T 42800 46900 5 10 1 1 0 0 1
netname=A11
}
N 42700 46700 43500 46700 4
{
T 42800 46700 5 10 1 1 0 0 1
netname=SDA10
}
N 42700 46500 43500 46500 4
{
T 42800 46500 5 10 1 1 0 0 1
netname=A13
}
N 42700 46300 43500 46300 4
{
T 42800 46300 5 10 1 1 0 0 1
netname=A14
}
N 42700 48100 43500 48100 4
{
T 42800 48100 5 10 1 1 0 0 1
netname=A5
}
N 42700 47300 43500 47300 4
{
T 42800 47300 5 10 1 1 0 0 1
netname=A9
}
N 42700 47100 43500 47100 4
{
T 42800 47100 5 10 1 1 0 0 1
netname=A10
}
N 42700 46100 43500 46100 4
{
T 42800 46100 5 10 1 1 0 0 1
netname=BA0
}
N 42700 45900 43500 45900 4
{
T 42800 45900 5 10 1 1 0 0 1
netname=BA1
}
N 42700 45700 43500 45700 4
{
T 42800 45700 5 10 1 1 0 0 1
netname=A0
}
N 42700 45500 43500 45500 4
{
T 42800 45500 5 10 1 1 0 0 1
netname=NBS1
}
N 42700 45300 43500 45300 4
{
T 42800 45300 5 10 1 1 0 0 1
netname=SDCS
}
N 42700 45100 43500 45100 4
{
T 42800 45100 5 10 1 1 0 0 1
netname=SDWE
}
N 42700 44900 43500 44900 4
{
T 42800 44900 5 10 1 1 0 0 1
netname=CAS
}
N 42700 44700 43500 44700 4
{
T 42800 44700 5 10 1 1 0 0 1
netname=RAS
}
N 42700 44500 43500 44500 4
{
T 42800 44500 5 10 1 1 0 0 1
netname=SDCK
}
N 42700 44300 43500 44300 4
{
T 42800 44300 5 10 1 1 0 0 1
netname=SDCKE
}
N 46300 48700 47000 48700 4
{
T 46500 48700 5 10 1 1 0 0 1
netname=D0
}
N 46300 48500 47000 48500 4
{
T 46500 48500 5 10 1 1 0 0 1
netname=D1
}
N 46300 48300 47000 48300 4
{
T 46500 48300 5 10 1 1 0 0 1
netname=D2
}
N 46300 48100 47000 48100 4
{
T 46500 48100 5 10 1 1 0 0 1
netname=D3
}
N 46300 47900 47000 47900 4
{
T 46500 47900 5 10 1 1 0 0 1
netname=D4
}
N 46300 47700 47000 47700 4
{
T 46500 47700 5 10 1 1 0 0 1
netname=D5
}
N 46300 47500 47000 47500 4
{
T 46500 47500 5 10 1 1 0 0 1
netname=D6
}
N 46300 47300 47000 47300 4
{
T 46500 47300 5 10 1 1 0 0 1
netname=D7
}
N 46300 47100 47000 47100 4
{
T 46500 47100 5 10 1 1 0 0 1
netname=D8
}
N 46300 46900 47000 46900 4
{
T 46500 46900 5 10 1 1 0 0 1
netname=D9
}
N 46300 46700 47000 46700 4
{
T 46500 46700 5 10 1 1 0 0 1
netname=D10
}
N 46300 46500 47000 46500 4
{
T 46500 46500 5 10 1 1 0 0 1
netname=D11
}
N 46300 46300 47000 46300 4
{
T 46500 46300 5 10 1 1 0 0 1
netname=D12
}
N 46300 46100 47000 46100 4
{
T 46500 46100 5 10 1 1 0 0 1
netname=D13
}
N 46300 45900 47000 45900 4
{
T 46500 45900 5 10 1 1 0 0 1
netname=D14
}
N 46300 45700 47000 45700 4
{
T 46500 45700 5 10 1 1 0 0 1
netname=D15
}
N 49200 48700 50000 48700 4
{
T 49300 48700 5 10 1 1 0 0 1
netname=A2
}
N 49200 48500 50000 48500 4
{
T 49300 48500 5 10 1 1 0 0 1
netname=A3
}
N 49200 48300 50000 48300 4
{
T 49300 48300 5 10 1 1 0 0 1
netname=A4
}
N 49200 47900 50000 47900 4
{
T 49300 47900 5 10 1 1 0 0 1
netname=A6
}
N 49200 47700 50000 47700 4
{
T 49300 47700 5 10 1 1 0 0 1
netname=A7
}
N 49200 47500 50000 47500 4
{
T 49300 47500 5 10 1 1 0 0 1
netname=A8
}
N 49200 46900 50000 46900 4
{
T 49300 46900 5 10 1 1 0 0 1
netname=A11
}
N 49200 46700 50000 46700 4
{
T 49300 46700 5 10 1 1 0 0 1
netname=SDA10
}
N 49200 46500 50000 46500 4
{
T 49300 46500 5 10 1 1 0 0 1
netname=A13
}
N 49200 46300 50000 46300 4
{
T 49300 46300 5 10 1 1 0 0 1
netname=A14
}
N 49200 48100 50000 48100 4
{
T 49300 48100 5 10 1 1 0 0 1
netname=A5
}
N 49200 47300 50000 47300 4
{
T 49300 47300 5 10 1 1 0 0 1
netname=A9
}
N 49200 47100 50000 47100 4
{
T 49300 47100 5 10 1 1 0 0 1
netname=A10
}
N 49200 46100 50000 46100 4
{
T 49300 46100 5 10 1 1 0 0 1
netname=BA0
}
N 49200 45900 50000 45900 4
{
T 49300 45900 5 10 1 1 0 0 1
netname=BA1
}
N 49200 45700 50000 45700 4
{
T 49300 45700 5 10 1 1 0 0 1
netname=A1
}
N 49200 45500 50000 45500 4
{
T 49300 45500 5 10 1 1 0 0 1
netname=NBS3
}
N 49200 45300 50000 45300 4
{
T 49300 45300 5 10 1 1 0 0 1
netname=SDCS
}
N 49200 45100 50000 45100 4
{
T 49300 45100 5 10 1 1 0 0 1
netname=SDWE
}
N 49200 44900 50000 44900 4
{
T 49300 44900 5 10 1 1 0 0 1
netname=CAS
}
N 49200 44700 50000 44700 4
{
T 49300 44700 5 10 1 1 0 0 1
netname=RAS
}
N 49200 44500 50000 44500 4
{
T 49300 44500 5 10 1 1 0 0 1
netname=SDCK
}
N 49200 44300 50000 44300 4
{
T 49300 44300 5 10 1 1 0 0 1
netname=SDCKE
}
C 53500 48700 1 0 0 busripper-1.sym
{
T 53500 49100 5 8 0 0 0 0 1
device=none
}
C 53500 48500 1 0 0 busripper-1.sym
{
T 53500 48900 5 8 0 0 0 0 1
device=none
}
C 53500 48300 1 0 0 busripper-1.sym
{
T 53500 48700 5 8 0 0 0 0 1
device=none
}
C 53500 48100 1 0 0 busripper-1.sym
{
T 53500 48500 5 8 0 0 0 0 1
device=none
}
C 53500 47900 1 0 0 busripper-1.sym
{
T 53500 48300 5 8 0 0 0 0 1
device=none
}
C 53500 47700 1 0 0 busripper-1.sym
{
T 53500 48100 5 8 0 0 0 0 1
device=none
}
C 53500 47500 1 0 0 busripper-1.sym
{
T 53500 47900 5 8 0 0 0 0 1
device=none
}
C 53500 47300 1 0 0 busripper-1.sym
{
T 53500 47700 5 8 0 0 0 0 1
device=none
}
C 53500 47100 1 0 0 busripper-1.sym
{
T 53500 47500 5 8 0 0 0 0 1
device=none
}
C 53500 46900 1 0 0 busripper-1.sym
{
T 53500 47300 5 8 0 0 0 0 1
device=none
}
C 53500 46700 1 0 0 busripper-1.sym
{
T 53500 47100 5 8 0 0 0 0 1
device=none
}
C 53500 46500 1 0 0 busripper-1.sym
{
T 53500 46900 5 8 0 0 0 0 1
device=none
}
C 53500 46300 1 0 0 busripper-1.sym
{
T 53500 46700 5 8 0 0 0 0 1
device=none
}
C 53500 46100 1 0 0 busripper-1.sym
{
T 53500 46500 5 8 0 0 0 0 1
device=none
}
C 53500 45900 1 0 0 busripper-1.sym
{
T 53500 46300 5 8 0 0 0 0 1
device=none
}
C 53500 45700 1 0 0 busripper-1.sym
{
T 53500 46100 5 8 0 0 0 0 1
device=none
}
N 52800 48700 53500 48700 4
{
T 53000 48700 5 10 1 1 0 0 1
netname=D16
}
N 52800 48500 53500 48500 4
{
T 53000 48500 5 10 1 1 0 0 1
netname=D17
}
N 52800 48300 53500 48300 4
{
T 53000 48300 5 10 1 1 0 0 1
netname=D18
}
N 52800 48100 53500 48100 4
{
T 53000 48100 5 10 1 1 0 0 1
netname=D19
}
N 52800 47900 53500 47900 4
{
T 53000 47900 5 10 1 1 0 0 1
netname=D20
}
N 52800 47700 53500 47700 4
{
T 53000 47700 5 10 1 1 0 0 1
netname=D21
}
N 52800 47500 53500 47500 4
{
T 53000 47500 5 10 1 1 0 0 1
netname=D22
}
N 52800 47300 53500 47300 4
{
T 53000 47300 5 10 1 1 0 0 1
netname=D23
}
N 52800 47100 53500 47100 4
{
T 53000 47100 5 10 1 1 0 0 1
netname=D24
}
N 52800 46900 53500 46900 4
{
T 53000 46900 5 10 1 1 0 0 1
netname=D25
}
N 52800 46700 53500 46700 4
{
T 53000 46700 5 10 1 1 0 0 1
netname=D26
}
N 52800 46500 53500 46500 4
{
T 53000 46500 5 10 1 1 0 0 1
netname=D27
}
N 52800 46300 53500 46300 4
{
T 53000 46300 5 10 1 1 0 0 1
netname=D28
}
N 52800 46100 53500 46100 4
{
T 53000 46100 5 10 1 1 0 0 1
netname=D29
}
N 52800 45900 53500 45900 4
{
T 53000 45900 5 10 1 1 0 0 1
netname=D30
}
N 52800 45700 53500 45700 4
{
T 53000 45700 5 10 1 1 0 0 1
netname=D31
}
C 48500 48500 1 90 0 capacitor-1.sym
{
T 48200 48605 5 10 1 1 180 0 1
refdes=C?
T 48300 49000 5 10 1 1 180 0 1
value=100nF
}
C 48500 47900 1 90 0 capacitor-1.sym
{
T 48200 48005 5 10 1 1 180 0 1
refdes=C?
T 48300 48400 5 10 1 1 180 0 1
value=100nF
}
C 48500 47300 1 90 0 capacitor-1.sym
{
T 48200 47405 5 10 1 1 180 0 1
refdes=C?
T 48300 47800 5 10 1 1 180 0 1
value=100nF
}
C 48500 46700 1 90 0 capacitor-1.sym
{
T 48200 46805 5 10 1 1 180 0 1
refdes=C?
T 48300 47200 5 10 1 1 180 0 1
value=100nF
}
C 48500 46200 1 90 0 capacitor-1.sym
{
T 48200 46305 5 10 1 1 180 0 1
refdes=C?
T 48300 46700 5 10 1 1 180 0 1
value=100nF
}
C 48500 45600 1 90 0 capacitor-1.sym
{
T 48200 45705 5 10 1 1 180 0 1
refdes=C?
T 48300 46100 5 10 1 1 180 0 1
value=100nF
}
N 47700 48800 48000 48800 4
N 47700 48200 48000 48200 4
N 47700 47600 48000 47600 4
N 47700 47000 48000 47000 4
N 47700 45900 48000 45900 4
N 47700 45900 47700 49300 4
N 48700 48800 48700 45500 4
C 48500 45200 1 0 0 gnd-1.sym
N 48500 48800 48700 48800 4
N 48500 48200 48700 48200 4
N 48500 47600 48700 47600 4
N 48500 47000 48700 47000 4
N 48500 46500 48700 46500 4
N 48500 45900 48700 45900 4
N 48000 46500 47700 46500 4
N 44300 49200 47700 49200 4
C 53900 49300 1 0 0 3V3-plus.sym
C 55000 48500 1 90 0 capacitor-1.sym
{
T 54700 48605 5 10 1 1 180 0 1
refdes=C?
T 54800 49000 5 10 1 1 180 0 1
value=100nF
}
C 55000 47900 1 90 0 capacitor-1.sym
{
T 54700 48005 5 10 1 1 180 0 1
refdes=C?
T 54800 48400 5 10 1 1 180 0 1
value=100nF
}
C 55000 47300 1 90 0 capacitor-1.sym
{
T 54700 47405 5 10 1 1 180 0 1
refdes=C?
T 54800 47800 5 10 1 1 180 0 1
value=100nF
}
C 55000 46700 1 90 0 capacitor-1.sym
{
T 54700 46805 5 10 1 1 180 0 1
refdes=C?
T 54800 47200 5 10 1 1 180 0 1
value=100nF
}
C 55000 46200 1 90 0 capacitor-1.sym
{
T 54700 46305 5 10 1 1 180 0 1
refdes=C?
T 54800 46700 5 10 1 1 180 0 1
value=100nF
}
C 55000 45600 1 90 0 capacitor-1.sym
{
T 54700 45705 5 10 1 1 180 0 1
refdes=C?
T 54800 46100 5 10 1 1 180 0 1
value=100nF
}
N 54200 48800 54500 48800 4
N 54200 48200 54500 48200 4
N 54200 47600 54500 47600 4
N 54200 47000 54500 47000 4
N 54200 45900 54500 45900 4
N 54200 45900 54200 49300 4
N 55200 48800 55200 45500 4
C 55000 45200 1 0 0 gnd-1.sym
N 55000 48800 55200 48800 4
N 55000 48200 55200 48200 4
N 55000 47600 55200 47600 4
N 55000 47000 55200 47000 4
N 55000 46500 55200 46500 4
N 55000 45900 55200 45900 4
N 54500 46500 54200 46500 4
N 50800 49200 54200 49200 4
C 43500 43600 1 0 0 MT48LC16M16A2P-75-L.sym
{
T 46000 49000 5 10 1 1 0 6 1
refdes=U?
T 44700 46600 5 10 0 0 0 0 1
device=MT48LC8M16A2P-75-L
T 44700 46800 5 10 0 0 0 0 1
footprint=TSOP-54
}
C 50000 43600 1 0 0 MT48LC16M16A2P-75-L.sym
{
T 52500 49000 5 10 1 1 0 6 1
refdes=U?
T 51200 46600 5 10 0 0 0 0 1
device=MT48LC8M16A2P-75-L
T 51200 46800 5 10 0 0 0 0 1
footprint=TSOP-54
}
T 54200 40100 9 10 1 0 0 0 2
Saritha Kalyanam
GPLv3
T 51900 40800 9 10 1 0 0 0 2
SDRAM
32 MB (32-bit mode)
