# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.Design Tester 41700 19200 @N 1001 /home/kelley/workspace/P-P-CPU/PP_Tester.hds
hades.models.rtlib.logic.BitwiseOr i5 25500 9000 @N 1001 4 XXXX_B 1.0E-8
hades.models.rtlib.logic.BitwiseOr i4 2400 20100 @N 1001 16 0000000000000110_B 1.0E-8
hades.models.gates.And2 i3 19800 11400 @N 1001 1.0E-8
hades.models.gates.And3 i2 0 10200 @N 1001 1.0E-8
hades.models.rtlib.logic.BitwiseOr i1 -1800 7200 @N 1001 16 UUUUUUUUUUUUUUUU_B 1.0E-8
hades.models.Design Vlaggenbank 25500 11400 @N 1001 /home/kelley/workspace/P-P-CPU/PP_Vlaggen.hds
hades.models.rtlib.io.IpinVectorLarge DATA_IN -21900 34500 @N 1001 16 0001001001100110_B 1.0E-9 2
hades.models.Design PP_Register 9900 4800 @N 1001 /home/kelley/workspace/P-P-CPU/PP_Register.hds
hades.models.Design Decoder 15600 33900 @N 1001 /home/kelley/workspace/P-P-CPU/PP_Decoder.hds
hades.models.Design ALU 17400 19800 @N 1001 /home/kelley/workspace/P-P-CPU/PP_ALU.hds
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 Decoder Reg:_Invert_B? PP_Register Inv_B? 7 2 20400 38700 24000 38700 2 24000 38700 24000 28800 2 24000 28800 -2400 28800 2 -2400 28800 -2400 14700 2 -2400 14700 7800 14700 2 7800 14700 7800 8400 2 7800 8400 9900 8400 0 
hades.signals.SignalStdLogic1164 n8 2 Decoder Reg:_load_B? PP_Register Read_B? 7 2 20400 37500 23700 37500 2 23700 37500 23700 29100 2 23700 29100 -2700 29100 2 -2700 29100 -2700 14400 2 -2700 14400 7500 14400 2 7500 14400 7500 7800 2 7500 7800 9900 7800 0 
hades.signals.SignalStdLogicVector n7 3 2 Decoder Reg:_Address_B PP_Register Address_B 7 2 9900 7200 7200 7200 2 7200 7200 7200 14100 2 7200 14100 -3000 14100 2 -3000 14100 -3000 29400 2 -3000 29400 23400 29400 2 23400 29400 23400 36300 2 23400 36300 20400 36300 0 
hades.signals.SignalStdLogicVector n6 3 2 Decoder Reg:_Address_A PP_Register Address_A 8 2 21900 35100 23100 35100 2 23100 35100 23100 29700 2 23100 29700 -3300 29700 2 -3300 29700 -3300 13800 2 -3300 13800 6900 13800 2 6900 13800 6900 6600 2 6900 6600 9900 6600 2 20400 35100 21900 35100 0 
hades.signals.SignalStdLogic1164 n5 2 Decoder Save_to_register? i2 A 5 2 0 10800 -3600 10800 2 -3600 10800 -3600 30000 2 -3600 30000 22800 30000 2 22800 30000 22800 34500 2 22800 34500 20400 34500 0 
hades.signals.SignalStdLogic1164 n19 2 Decoder ALU:_Use_flags? ALU Use_flags? 5 2 20400 36900 27900 36900 2 27900 36900 27900 26700 2 27900 26700 10500 26700 2 10500 26700 10500 22200 2 10500 22200 17400 22200 0 
hades.signals.SignalStdLogic1164 n4 2 i2 Y PP_Register Read_to_address_A? 3 2 9900 9000 5700 9000 2 5700 9000 5700 11400 2 5700 11400 3600 11400 0 
hades.signals.SignalStdLogicVector n18 16 2 PP_Register Data_out_A ALU Data_in_A 3 2 17400 22800 16200 22800 2 16200 22800 16200 5400 2 16200 5400 14700 5400 0 
hades.signals.SignalStdLogicVector n2_0 16 2 DATA_IN Y Decoder Instruction 2 2 -7200 34500 15600 34500 2 -21900 34500 -7200 34500 0 
hades.signals.SignalStdLogicVector n3 16 2 i1 Y PP_Register Data_in 2 2 0 9000 0 9600 2 0 9600 9900 9600 0 
hades.signals.SignalStdLogicVector n17 16 2 i4 Y ALU Data_in_B 2 2 4200 21900 4200 23400 2 4200 23400 17400 23400 0 
hades.signals.SignalStdLogicVector n16 16 2 PP_Register Data_out_B i4 B 4 2 14700 6000 15900 6000 2 15900 6000 15900 17400 2 15900 17400 4800 17400 2 4800 17400 4800 20100 0 
hades.signals.SignalStdLogicVector n1 4 2 Decoder Tester:_Condition Tester Condition 3 2 20400 40500 38100 40500 2 38100 40500 38100 19800 2 38100 19800 41700 19800 0 
hades.signals.SignalStdLogicVector n15 16 2 Decoder Constant i4 A 6 2 20400 41100 28200 41100 2 28200 41100 28200 26400 2 28200 26400 10800 26400 2 10800 26400 10800 19200 2 10800 19200 3600 19200 2 3600 19200 3600 20100 0 
hades.signals.SignalStdLogicVector n0 4 3 Vlaggenbank Vlaggen_output Tester Flags ALU Flags 8 2 32400 12000 41100 12000 2 41100 12000 41100 20400 2 41100 20400 41700 20400 2 30300 12000 32400 12000 2 32400 12000 32400 14400 2 32400 14400 14100 14400 2 14100 14400 14100 21600 2 14100 21600 17400 21600 1 32400 12000 
hades.signals.SignalStdLogic1164 n14 2 Decoder Save_to_flags? i3 A 5 2 20400 35700 31800 35700 2 31800 35700 31800 16500 2 31800 16500 17100 16500 2 17100 16500 17100 12000 2 17100 12000 19800 12000 0 
hades.signals.SignalStdLogic1164 n13 2 i3 Y Vlaggenbank Lezen? 1 2 23400 12600 25500 12600 0 
hades.signals.SignalStdLogicVector n12 4 2 i5 Y Vlaggenbank Vlaggen 4 2 25500 12000 25200 12000 2 25200 12000 25200 11100 2 25200 11100 27300 11100 2 27300 11100 27300 10800 0 
hades.signals.SignalStdLogicVector n11 3 2 Decoder ALU:_Opcode ALU Opcode 5 2 20400 39900 27600 39900 2 27600 39900 27600 27000 2 27600 27000 10200 27000 2 10200 27000 10200 21000 2 10200 21000 17400 21000 0 
hades.signals.SignalStdLogic1164 n10 2 Decoder ALU:_Output? ALU Enable 5 2 17400 20400 9900 20400 2 9900 20400 9900 27300 2 9900 27300 27300 27300 2 27300 27300 27300 39300 2 27300 39300 20400 39300 0 
hades.signals.SignalStdLogic1164 n22 2 Tester Tests_true? i2 B 5 2 46500 19800 48000 19800 2 48000 19800 48000 15900 2 48000 15900 -1200 15900 2 -1200 15900 -1200 11400 2 -1200 11400 0 11400 0 
hades.signals.SignalStdLogicVector n15_0 16 2 ALU Output i1 A 7 2 24300 30600 -4200 30600 2 -4200 30600 -4200 6300 2 -4200 6300 -600 6300 2 -600 6300 -600 7200 2 24300 30600 25800 30600 2 25800 30600 25800 21000 2 25800 21000 22200 21000 0 
hades.signals.SignalStdLogicVector n21 4 2 Decoder Flags i5 A 4 2 20400 38100 24900 38100 2 24900 38100 24900 8700 2 24900 8700 26700 8700 2 26700 8700 26700 9000 0 
hades.signals.SignalStdLogicVector n20 4 2 ALU Flags_out i5 B 4 2 22200 20400 24300 20400 2 24300 20400 24300 8100 2 24300 8100 27900 8100 2 27900 8100 27900 9000 0 
[end signals]
[end]
