
RTOS_Semaphores.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006a70  080001c0  080001c0  000101c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08006c30  08006c30  00016c30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006d94  08006d94  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08006d94  08006d94  00016d94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006d9c  08006d9c  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006d9c  08006d9c  00016d9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006da0  08006da0  00016da0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08006da4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001e268  20000014  08006db8  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001e27c  08006db8  0002e27c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY
 13 .debug_info   000175ac  00000000  00000000  00020087  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003197  00000000  00000000  00037633  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001410  00000000  00000000  0003a7d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fa9  00000000  00000000  0003bbe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b9fd  00000000  00000000  0003cb89  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000183fc  00000000  00000000  00068586  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001108b1  00000000  00000000  00080982  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005404  00000000  00000000  00191234  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00196638  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	20000014 	.word	0x20000014
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08006c18 	.word	0x08006c18

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000018 	.word	0x20000018
 80001fc:	08006c18 	.word	0x08006c18

08000200 <strlen>:
 8000200:	4603      	mov	r3, r0
 8000202:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000206:	2a00      	cmp	r2, #0
 8000208:	d1fb      	bne.n	8000202 <strlen+0x2>
 800020a:	1a18      	subs	r0, r3, r0
 800020c:	3801      	subs	r0, #1
 800020e:	4770      	bx	lr

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295
 8000220:	f04f 30ff 	movne.w	r0, #4294967295
 8000224:	f000 b970 	b.w	8000508 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9e08      	ldr	r6, [sp, #32]
 8000246:	460d      	mov	r5, r1
 8000248:	4604      	mov	r4, r0
 800024a:	460f      	mov	r7, r1
 800024c:	2b00      	cmp	r3, #0
 800024e:	d14a      	bne.n	80002e6 <__udivmoddi4+0xa6>
 8000250:	428a      	cmp	r2, r1
 8000252:	4694      	mov	ip, r2
 8000254:	d965      	bls.n	8000322 <__udivmoddi4+0xe2>
 8000256:	fab2 f382 	clz	r3, r2
 800025a:	b143      	cbz	r3, 800026e <__udivmoddi4+0x2e>
 800025c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000260:	f1c3 0220 	rsb	r2, r3, #32
 8000264:	409f      	lsls	r7, r3
 8000266:	fa20 f202 	lsr.w	r2, r0, r2
 800026a:	4317      	orrs	r7, r2
 800026c:	409c      	lsls	r4, r3
 800026e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000272:	fa1f f58c 	uxth.w	r5, ip
 8000276:	fbb7 f1fe 	udiv	r1, r7, lr
 800027a:	0c22      	lsrs	r2, r4, #16
 800027c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000280:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000284:	fb01 f005 	mul.w	r0, r1, r5
 8000288:	4290      	cmp	r0, r2
 800028a:	d90a      	bls.n	80002a2 <__udivmoddi4+0x62>
 800028c:	eb1c 0202 	adds.w	r2, ip, r2
 8000290:	f101 37ff 	add.w	r7, r1, #4294967295
 8000294:	f080 811c 	bcs.w	80004d0 <__udivmoddi4+0x290>
 8000298:	4290      	cmp	r0, r2
 800029a:	f240 8119 	bls.w	80004d0 <__udivmoddi4+0x290>
 800029e:	3902      	subs	r1, #2
 80002a0:	4462      	add	r2, ip
 80002a2:	1a12      	subs	r2, r2, r0
 80002a4:	b2a4      	uxth	r4, r4
 80002a6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002aa:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ae:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80002b2:	fb00 f505 	mul.w	r5, r0, r5
 80002b6:	42a5      	cmp	r5, r4
 80002b8:	d90a      	bls.n	80002d0 <__udivmoddi4+0x90>
 80002ba:	eb1c 0404 	adds.w	r4, ip, r4
 80002be:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c2:	f080 8107 	bcs.w	80004d4 <__udivmoddi4+0x294>
 80002c6:	42a5      	cmp	r5, r4
 80002c8:	f240 8104 	bls.w	80004d4 <__udivmoddi4+0x294>
 80002cc:	4464      	add	r4, ip
 80002ce:	3802      	subs	r0, #2
 80002d0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002d4:	1b64      	subs	r4, r4, r5
 80002d6:	2100      	movs	r1, #0
 80002d8:	b11e      	cbz	r6, 80002e2 <__udivmoddi4+0xa2>
 80002da:	40dc      	lsrs	r4, r3
 80002dc:	2300      	movs	r3, #0
 80002de:	e9c6 4300 	strd	r4, r3, [r6]
 80002e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d908      	bls.n	80002fc <__udivmoddi4+0xbc>
 80002ea:	2e00      	cmp	r6, #0
 80002ec:	f000 80ed 	beq.w	80004ca <__udivmoddi4+0x28a>
 80002f0:	2100      	movs	r1, #0
 80002f2:	e9c6 0500 	strd	r0, r5, [r6]
 80002f6:	4608      	mov	r0, r1
 80002f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fc:	fab3 f183 	clz	r1, r3
 8000300:	2900      	cmp	r1, #0
 8000302:	d149      	bne.n	8000398 <__udivmoddi4+0x158>
 8000304:	42ab      	cmp	r3, r5
 8000306:	d302      	bcc.n	800030e <__udivmoddi4+0xce>
 8000308:	4282      	cmp	r2, r0
 800030a:	f200 80f8 	bhi.w	80004fe <__udivmoddi4+0x2be>
 800030e:	1a84      	subs	r4, r0, r2
 8000310:	eb65 0203 	sbc.w	r2, r5, r3
 8000314:	2001      	movs	r0, #1
 8000316:	4617      	mov	r7, r2
 8000318:	2e00      	cmp	r6, #0
 800031a:	d0e2      	beq.n	80002e2 <__udivmoddi4+0xa2>
 800031c:	e9c6 4700 	strd	r4, r7, [r6]
 8000320:	e7df      	b.n	80002e2 <__udivmoddi4+0xa2>
 8000322:	b902      	cbnz	r2, 8000326 <__udivmoddi4+0xe6>
 8000324:	deff      	udf	#255	; 0xff
 8000326:	fab2 f382 	clz	r3, r2
 800032a:	2b00      	cmp	r3, #0
 800032c:	f040 8090 	bne.w	8000450 <__udivmoddi4+0x210>
 8000330:	1a8a      	subs	r2, r1, r2
 8000332:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000336:	fa1f fe8c 	uxth.w	lr, ip
 800033a:	2101      	movs	r1, #1
 800033c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000340:	fb07 2015 	mls	r0, r7, r5, r2
 8000344:	0c22      	lsrs	r2, r4, #16
 8000346:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800034a:	fb0e f005 	mul.w	r0, lr, r5
 800034e:	4290      	cmp	r0, r2
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x124>
 8000352:	eb1c 0202 	adds.w	r2, ip, r2
 8000356:	f105 38ff 	add.w	r8, r5, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x122>
 800035c:	4290      	cmp	r0, r2
 800035e:	f200 80cb 	bhi.w	80004f8 <__udivmoddi4+0x2b8>
 8000362:	4645      	mov	r5, r8
 8000364:	1a12      	subs	r2, r2, r0
 8000366:	b2a4      	uxth	r4, r4
 8000368:	fbb2 f0f7 	udiv	r0, r2, r7
 800036c:	fb07 2210 	mls	r2, r7, r0, r2
 8000370:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000374:	fb0e fe00 	mul.w	lr, lr, r0
 8000378:	45a6      	cmp	lr, r4
 800037a:	d908      	bls.n	800038e <__udivmoddi4+0x14e>
 800037c:	eb1c 0404 	adds.w	r4, ip, r4
 8000380:	f100 32ff 	add.w	r2, r0, #4294967295
 8000384:	d202      	bcs.n	800038c <__udivmoddi4+0x14c>
 8000386:	45a6      	cmp	lr, r4
 8000388:	f200 80bb 	bhi.w	8000502 <__udivmoddi4+0x2c2>
 800038c:	4610      	mov	r0, r2
 800038e:	eba4 040e 	sub.w	r4, r4, lr
 8000392:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000396:	e79f      	b.n	80002d8 <__udivmoddi4+0x98>
 8000398:	f1c1 0720 	rsb	r7, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 fc07 	lsr.w	ip, r2, r7
 80003a2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003a6:	fa05 f401 	lsl.w	r4, r5, r1
 80003aa:	fa20 f307 	lsr.w	r3, r0, r7
 80003ae:	40fd      	lsrs	r5, r7
 80003b0:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003b4:	4323      	orrs	r3, r4
 80003b6:	fbb5 f8f9 	udiv	r8, r5, r9
 80003ba:	fa1f fe8c 	uxth.w	lr, ip
 80003be:	fb09 5518 	mls	r5, r9, r8, r5
 80003c2:	0c1c      	lsrs	r4, r3, #16
 80003c4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003c8:	fb08 f50e 	mul.w	r5, r8, lr
 80003cc:	42a5      	cmp	r5, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	fa00 f001 	lsl.w	r0, r0, r1
 80003d6:	d90b      	bls.n	80003f0 <__udivmoddi4+0x1b0>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f108 3aff 	add.w	sl, r8, #4294967295
 80003e0:	f080 8088 	bcs.w	80004f4 <__udivmoddi4+0x2b4>
 80003e4:	42a5      	cmp	r5, r4
 80003e6:	f240 8085 	bls.w	80004f4 <__udivmoddi4+0x2b4>
 80003ea:	f1a8 0802 	sub.w	r8, r8, #2
 80003ee:	4464      	add	r4, ip
 80003f0:	1b64      	subs	r4, r4, r5
 80003f2:	b29d      	uxth	r5, r3
 80003f4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f8:	fb09 4413 	mls	r4, r9, r3, r4
 80003fc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000400:	fb03 fe0e 	mul.w	lr, r3, lr
 8000404:	45a6      	cmp	lr, r4
 8000406:	d908      	bls.n	800041a <__udivmoddi4+0x1da>
 8000408:	eb1c 0404 	adds.w	r4, ip, r4
 800040c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000410:	d26c      	bcs.n	80004ec <__udivmoddi4+0x2ac>
 8000412:	45a6      	cmp	lr, r4
 8000414:	d96a      	bls.n	80004ec <__udivmoddi4+0x2ac>
 8000416:	3b02      	subs	r3, #2
 8000418:	4464      	add	r4, ip
 800041a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800041e:	fba3 9502 	umull	r9, r5, r3, r2
 8000422:	eba4 040e 	sub.w	r4, r4, lr
 8000426:	42ac      	cmp	r4, r5
 8000428:	46c8      	mov	r8, r9
 800042a:	46ae      	mov	lr, r5
 800042c:	d356      	bcc.n	80004dc <__udivmoddi4+0x29c>
 800042e:	d053      	beq.n	80004d8 <__udivmoddi4+0x298>
 8000430:	b156      	cbz	r6, 8000448 <__udivmoddi4+0x208>
 8000432:	ebb0 0208 	subs.w	r2, r0, r8
 8000436:	eb64 040e 	sbc.w	r4, r4, lr
 800043a:	fa04 f707 	lsl.w	r7, r4, r7
 800043e:	40ca      	lsrs	r2, r1
 8000440:	40cc      	lsrs	r4, r1
 8000442:	4317      	orrs	r7, r2
 8000444:	e9c6 7400 	strd	r7, r4, [r6]
 8000448:	4618      	mov	r0, r3
 800044a:	2100      	movs	r1, #0
 800044c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000450:	f1c3 0120 	rsb	r1, r3, #32
 8000454:	fa02 fc03 	lsl.w	ip, r2, r3
 8000458:	fa20 f201 	lsr.w	r2, r0, r1
 800045c:	fa25 f101 	lsr.w	r1, r5, r1
 8000460:	409d      	lsls	r5, r3
 8000462:	432a      	orrs	r2, r5
 8000464:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000468:	fa1f fe8c 	uxth.w	lr, ip
 800046c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000470:	fb07 1510 	mls	r5, r7, r0, r1
 8000474:	0c11      	lsrs	r1, r2, #16
 8000476:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800047a:	fb00 f50e 	mul.w	r5, r0, lr
 800047e:	428d      	cmp	r5, r1
 8000480:	fa04 f403 	lsl.w	r4, r4, r3
 8000484:	d908      	bls.n	8000498 <__udivmoddi4+0x258>
 8000486:	eb1c 0101 	adds.w	r1, ip, r1
 800048a:	f100 38ff 	add.w	r8, r0, #4294967295
 800048e:	d22f      	bcs.n	80004f0 <__udivmoddi4+0x2b0>
 8000490:	428d      	cmp	r5, r1
 8000492:	d92d      	bls.n	80004f0 <__udivmoddi4+0x2b0>
 8000494:	3802      	subs	r0, #2
 8000496:	4461      	add	r1, ip
 8000498:	1b49      	subs	r1, r1, r5
 800049a:	b292      	uxth	r2, r2
 800049c:	fbb1 f5f7 	udiv	r5, r1, r7
 80004a0:	fb07 1115 	mls	r1, r7, r5, r1
 80004a4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004a8:	fb05 f10e 	mul.w	r1, r5, lr
 80004ac:	4291      	cmp	r1, r2
 80004ae:	d908      	bls.n	80004c2 <__udivmoddi4+0x282>
 80004b0:	eb1c 0202 	adds.w	r2, ip, r2
 80004b4:	f105 38ff 	add.w	r8, r5, #4294967295
 80004b8:	d216      	bcs.n	80004e8 <__udivmoddi4+0x2a8>
 80004ba:	4291      	cmp	r1, r2
 80004bc:	d914      	bls.n	80004e8 <__udivmoddi4+0x2a8>
 80004be:	3d02      	subs	r5, #2
 80004c0:	4462      	add	r2, ip
 80004c2:	1a52      	subs	r2, r2, r1
 80004c4:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004c8:	e738      	b.n	800033c <__udivmoddi4+0xfc>
 80004ca:	4631      	mov	r1, r6
 80004cc:	4630      	mov	r0, r6
 80004ce:	e708      	b.n	80002e2 <__udivmoddi4+0xa2>
 80004d0:	4639      	mov	r1, r7
 80004d2:	e6e6      	b.n	80002a2 <__udivmoddi4+0x62>
 80004d4:	4610      	mov	r0, r2
 80004d6:	e6fb      	b.n	80002d0 <__udivmoddi4+0x90>
 80004d8:	4548      	cmp	r0, r9
 80004da:	d2a9      	bcs.n	8000430 <__udivmoddi4+0x1f0>
 80004dc:	ebb9 0802 	subs.w	r8, r9, r2
 80004e0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004e4:	3b01      	subs	r3, #1
 80004e6:	e7a3      	b.n	8000430 <__udivmoddi4+0x1f0>
 80004e8:	4645      	mov	r5, r8
 80004ea:	e7ea      	b.n	80004c2 <__udivmoddi4+0x282>
 80004ec:	462b      	mov	r3, r5
 80004ee:	e794      	b.n	800041a <__udivmoddi4+0x1da>
 80004f0:	4640      	mov	r0, r8
 80004f2:	e7d1      	b.n	8000498 <__udivmoddi4+0x258>
 80004f4:	46d0      	mov	r8, sl
 80004f6:	e77b      	b.n	80003f0 <__udivmoddi4+0x1b0>
 80004f8:	3d02      	subs	r5, #2
 80004fa:	4462      	add	r2, ip
 80004fc:	e732      	b.n	8000364 <__udivmoddi4+0x124>
 80004fe:	4608      	mov	r0, r1
 8000500:	e70a      	b.n	8000318 <__udivmoddi4+0xd8>
 8000502:	4464      	add	r4, ip
 8000504:	3802      	subs	r0, #2
 8000506:	e742      	b.n	800038e <__udivmoddi4+0x14e>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <send_uart>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void send_uart(char *data)
{
 800050c:	b580      	push	{r7, lr}
 800050e:	b082      	sub	sp, #8
 8000510:	af00      	add	r7, sp, #0
 8000512:	6078      	str	r0, [r7, #4]
	xSemaphoreTake(binSem,portMAX_DELAY);
 8000514:	4b10      	ldr	r3, [pc, #64]	; (8000558 <send_uart+0x4c>)
 8000516:	681b      	ldr	r3, [r3, #0]
 8000518:	f04f 31ff 	mov.w	r1, #4294967295
 800051c:	4618      	mov	r0, r3
 800051e:	f004 f90b 	bl	8004738 <xQueueSemaphoreTake>

	HAL_Delay(5000);
 8000522:	f241 3088 	movw	r0, #5000	; 0x1388
 8000526:	f000 fc2f 	bl	8000d88 <HAL_Delay>

	HAL_UART_Transmit(&hlpuart1, (uint8_t*)data, strlen(data), portMAX_DELAY);
 800052a:	6878      	ldr	r0, [r7, #4]
 800052c:	f7ff fe68 	bl	8000200 <strlen>
 8000530:	4603      	mov	r3, r0
 8000532:	b29a      	uxth	r2, r3
 8000534:	f04f 33ff 	mov.w	r3, #4294967295
 8000538:	6879      	ldr	r1, [r7, #4]
 800053a:	4808      	ldr	r0, [pc, #32]	; (800055c <send_uart+0x50>)
 800053c:	f002 fee8 	bl	8003310 <HAL_UART_Transmit>

	xSemaphoreGive(binSem);
 8000540:	4b05      	ldr	r3, [pc, #20]	; (8000558 <send_uart+0x4c>)
 8000542:	6818      	ldr	r0, [r3, #0]
 8000544:	2300      	movs	r3, #0
 8000546:	2200      	movs	r2, #0
 8000548:	2100      	movs	r1, #0
 800054a:	f003 ff17 	bl	800437c <xQueueGenericSend>
}
 800054e:	bf00      	nop
 8000550:	3708      	adds	r7, #8
 8000552:	46bd      	mov	sp, r7
 8000554:	bd80      	pop	{r7, pc}
 8000556:	bf00      	nop
 8000558:	200000c4 	.word	0x200000c4
 800055c:	20000030 	.word	0x20000030

08000560 <HPT_Task>:
void HPT_Task(void *params)
{
 8000560:	b5b0      	push	{r4, r5, r7, lr}
 8000562:	b096      	sub	sp, #88	; 0x58
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
	char tosend[] = "IN HPT task\n\r";
 8000568:	4b1b      	ldr	r3, [pc, #108]	; (80005d8 <HPT_Task+0x78>)
 800056a:	f107 0448 	add.w	r4, r7, #72	; 0x48
 800056e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000570:	c407      	stmia	r4!, {r0, r1, r2}
 8000572:	8023      	strh	r3, [r4, #0]
	while(1)
	{
		uint8_t pData[] = "Entered HPT task waiting for semaphore\n\r";
 8000574:	4b19      	ldr	r3, [pc, #100]	; (80005dc <HPT_Task+0x7c>)
 8000576:	f107 0408 	add.w	r4, r7, #8
 800057a:	461d      	mov	r5, r3
 800057c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800057e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000580:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000582:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000584:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000588:	c403      	stmia	r4!, {r0, r1}
 800058a:	7022      	strb	r2, [r4, #0]
		HAL_UART_Transmit(&hlpuart1, pData, sizeof(pData), portMAX_DELAY);
 800058c:	f107 0108 	add.w	r1, r7, #8
 8000590:	f04f 33ff 	mov.w	r3, #4294967295
 8000594:	2229      	movs	r2, #41	; 0x29
 8000596:	4812      	ldr	r0, [pc, #72]	; (80005e0 <HPT_Task+0x80>)
 8000598:	f002 feba 	bl	8003310 <HAL_UART_Transmit>

		send_uart(tosend);
 800059c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80005a0:	4618      	mov	r0, r3
 80005a2:	f7ff ffb3 	bl	800050c <send_uart>

		uint8_t pData1[] = "Leaving HPT task\n\r";
 80005a6:	4b0f      	ldr	r3, [pc, #60]	; (80005e4 <HPT_Task+0x84>)
 80005a8:	f107 0434 	add.w	r4, r7, #52	; 0x34
 80005ac:	461d      	mov	r5, r3
 80005ae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005b0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005b2:	682b      	ldr	r3, [r5, #0]
 80005b4:	461a      	mov	r2, r3
 80005b6:	8022      	strh	r2, [r4, #0]
 80005b8:	3402      	adds	r4, #2
 80005ba:	0c1b      	lsrs	r3, r3, #16
 80005bc:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(&hlpuart1, pData1, sizeof(pData1), portMAX_DELAY);
 80005be:	f107 0134 	add.w	r1, r7, #52	; 0x34
 80005c2:	f04f 33ff 	mov.w	r3, #4294967295
 80005c6:	2213      	movs	r2, #19
 80005c8:	4805      	ldr	r0, [pc, #20]	; (80005e0 <HPT_Task+0x80>)
 80005ca:	f002 fea1 	bl	8003310 <HAL_UART_Transmit>

		vTaskDelay(pdMS_TO_TICKS(750));
 80005ce:	f240 20ee 	movw	r0, #750	; 0x2ee
 80005d2:	f004 fc69 	bl	8004ea8 <vTaskDelay>
	{
 80005d6:	e7cd      	b.n	8000574 <HPT_Task+0x14>
 80005d8:	08006c30 	.word	0x08006c30
 80005dc:	08006c40 	.word	0x08006c40
 80005e0:	20000030 	.word	0x20000030
 80005e4:	08006c6c 	.word	0x08006c6c

080005e8 <MPT_Task>:
	}
}

void MPT_Task(void *params)
{
 80005e8:	b590      	push	{r4, r7, lr}
 80005ea:	b087      	sub	sp, #28
 80005ec:	af00      	add	r7, sp, #0
 80005ee:	6078      	str	r0, [r7, #4]
	char tosend[] = "IN MPT task \n\r";
 80005f0:	4b0a      	ldr	r3, [pc, #40]	; (800061c <MPT_Task+0x34>)
 80005f2:	f107 0408 	add.w	r4, r7, #8
 80005f6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80005f8:	c407      	stmia	r4!, {r0, r1, r2}
 80005fa:	8023      	strh	r3, [r4, #0]
 80005fc:	3402      	adds	r4, #2
 80005fe:	0c1b      	lsrs	r3, r3, #16
 8000600:	7023      	strb	r3, [r4, #0]
//		HAL_UART_Transmit(&hlpuart1, pData, sizeof(pData), 100);

//		send_uart(tosend);

//		uint8_t pData1[] = "Leaving MPT task\n\r";
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)tosend, sizeof(tosend), portMAX_DELAY);
 8000602:	f107 0108 	add.w	r1, r7, #8
 8000606:	f04f 33ff 	mov.w	r3, #4294967295
 800060a:	220f      	movs	r2, #15
 800060c:	4804      	ldr	r0, [pc, #16]	; (8000620 <MPT_Task+0x38>)
 800060e:	f002 fe7f 	bl	8003310 <HAL_UART_Transmit>

		vTaskDelay(pdMS_TO_TICKS(2000));
 8000612:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000616:	f004 fc47 	bl	8004ea8 <vTaskDelay>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)tosend, sizeof(tosend), portMAX_DELAY);
 800061a:	e7f2      	b.n	8000602 <MPT_Task+0x1a>
 800061c:	08006c80 	.word	0x08006c80
 8000620:	20000030 	.word	0x20000030

08000624 <LPT_Task>:
	}
}

void LPT_Task(void *params)
{
 8000624:	b5b0      	push	{r4, r5, r7, lr}
 8000626:	b096      	sub	sp, #88	; 0x58
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
	char tosend[] = "IN LPT task\n\r";
 800062c:	4b1b      	ldr	r3, [pc, #108]	; (800069c <LPT_Task+0x78>)
 800062e:	f107 0448 	add.w	r4, r7, #72	; 0x48
 8000632:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000634:	c407      	stmia	r4!, {r0, r1, r2}
 8000636:	8023      	strh	r3, [r4, #0]
	while(1)
	{
		uint8_t pData[] = "Entered LPT task waiting for semaphore\n\r";
 8000638:	4b19      	ldr	r3, [pc, #100]	; (80006a0 <LPT_Task+0x7c>)
 800063a:	f107 0408 	add.w	r4, r7, #8
 800063e:	461d      	mov	r5, r3
 8000640:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000642:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000644:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000646:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000648:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800064c:	c403      	stmia	r4!, {r0, r1}
 800064e:	7022      	strb	r2, [r4, #0]
		HAL_UART_Transmit(&hlpuart1, pData, sizeof(pData), portMAX_DELAY);
 8000650:	f107 0108 	add.w	r1, r7, #8
 8000654:	f04f 33ff 	mov.w	r3, #4294967295
 8000658:	2229      	movs	r2, #41	; 0x29
 800065a:	4812      	ldr	r0, [pc, #72]	; (80006a4 <LPT_Task+0x80>)
 800065c:	f002 fe58 	bl	8003310 <HAL_UART_Transmit>

		send_uart(tosend);
 8000660:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8000664:	4618      	mov	r0, r3
 8000666:	f7ff ff51 	bl	800050c <send_uart>

		uint8_t pData1[] = "Leaving LPT task\n\r";
 800066a:	4b0f      	ldr	r3, [pc, #60]	; (80006a8 <LPT_Task+0x84>)
 800066c:	f107 0434 	add.w	r4, r7, #52	; 0x34
 8000670:	461d      	mov	r5, r3
 8000672:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000674:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000676:	682b      	ldr	r3, [r5, #0]
 8000678:	461a      	mov	r2, r3
 800067a:	8022      	strh	r2, [r4, #0]
 800067c:	3402      	adds	r4, #2
 800067e:	0c1b      	lsrs	r3, r3, #16
 8000680:	7023      	strb	r3, [r4, #0]
		HAL_UART_Transmit(&hlpuart1, pData1, sizeof(pData1), portMAX_DELAY);
 8000682:	f107 0134 	add.w	r1, r7, #52	; 0x34
 8000686:	f04f 33ff 	mov.w	r3, #4294967295
 800068a:	2213      	movs	r2, #19
 800068c:	4805      	ldr	r0, [pc, #20]	; (80006a4 <LPT_Task+0x80>)
 800068e:	f002 fe3f 	bl	8003310 <HAL_UART_Transmit>

		vTaskDelay(pdMS_TO_TICKS(1000));
 8000692:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000696:	f004 fc07 	bl	8004ea8 <vTaskDelay>
	{
 800069a:	e7cd      	b.n	8000638 <LPT_Task+0x14>
 800069c:	08006c90 	.word	0x08006c90
 80006a0:	08006ca0 	.word	0x08006ca0
 80006a4:	20000030 	.word	0x20000030
 80006a8:	08006ccc 	.word	0x08006ccc

080006ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006ac:	b5b0      	push	{r4, r5, r7, lr}
 80006ae:	b08a      	sub	sp, #40	; 0x28
 80006b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006b2:	f000 fb30 	bl	8000d16 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006b6:	f000 f861 	bl	800077c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ba:	f000 f8f1 	bl	80008a0 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80006be:	f000 f8a3 	bl	8000808 <MX_LPUART1_UART_Init>
  /* USER CODE BEGIN 2 */
   binSem = xSemaphoreCreateBinary();
 80006c2:	2203      	movs	r2, #3
 80006c4:	2100      	movs	r1, #0
 80006c6:	2001      	movs	r0, #1
 80006c8:	f003 fdea 	bl	80042a0 <xQueueGenericCreate>
 80006cc:	4603      	mov	r3, r0
 80006ce:	4a21      	ldr	r2, [pc, #132]	; (8000754 <main+0xa8>)
 80006d0:	6013      	str	r3, [r2, #0]
   if(binSem != NULL)
 80006d2:	4b20      	ldr	r3, [pc, #128]	; (8000754 <main+0xa8>)
 80006d4:	681b      	ldr	r3, [r3, #0]
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d027      	beq.n	800072a <main+0x7e>
   {
 	  xSemaphoreGive(binSem);
 80006da:	4b1e      	ldr	r3, [pc, #120]	; (8000754 <main+0xa8>)
 80006dc:	6818      	ldr	r0, [r3, #0]
 80006de:	2300      	movs	r3, #0
 80006e0:	2200      	movs	r2, #0
 80006e2:	2100      	movs	r1, #0
 80006e4:	f003 fe4a 	bl	800437c <xQueueGenericSend>
 	  xTaskCreate(HPT_Task, "task1", 128, NULL, 3, NULL);
 80006e8:	2300      	movs	r3, #0
 80006ea:	9301      	str	r3, [sp, #4]
 80006ec:	2303      	movs	r3, #3
 80006ee:	9300      	str	r3, [sp, #0]
 80006f0:	2300      	movs	r3, #0
 80006f2:	2280      	movs	r2, #128	; 0x80
 80006f4:	4918      	ldr	r1, [pc, #96]	; (8000758 <main+0xac>)
 80006f6:	4819      	ldr	r0, [pc, #100]	; (800075c <main+0xb0>)
 80006f8:	f004 fa78 	bl	8004bec <xTaskCreate>
 	  xTaskCreate(MPT_Task, "task2", 128, NULL, 2, NULL);
 80006fc:	2300      	movs	r3, #0
 80006fe:	9301      	str	r3, [sp, #4]
 8000700:	2302      	movs	r3, #2
 8000702:	9300      	str	r3, [sp, #0]
 8000704:	2300      	movs	r3, #0
 8000706:	2280      	movs	r2, #128	; 0x80
 8000708:	4915      	ldr	r1, [pc, #84]	; (8000760 <main+0xb4>)
 800070a:	4816      	ldr	r0, [pc, #88]	; (8000764 <main+0xb8>)
 800070c:	f004 fa6e 	bl	8004bec <xTaskCreate>
 	  xTaskCreate(LPT_Task, "task3", 128, NULL, 1, NULL);
 8000710:	2300      	movs	r3, #0
 8000712:	9301      	str	r3, [sp, #4]
 8000714:	2301      	movs	r3, #1
 8000716:	9300      	str	r3, [sp, #0]
 8000718:	2300      	movs	r3, #0
 800071a:	2280      	movs	r2, #128	; 0x80
 800071c:	4912      	ldr	r1, [pc, #72]	; (8000768 <main+0xbc>)
 800071e:	4813      	ldr	r0, [pc, #76]	; (800076c <main+0xc0>)
 8000720:	f004 fa64 	bl	8004bec <xTaskCreate>

 	  vTaskStartScheduler();
 8000724:	f004 fbf4 	bl	8004f10 <vTaskStartScheduler>
 8000728:	e00e      	b.n	8000748 <main+0x9c>
   }
   else
   {
 	  uint8_t str[]= "failed to create mutex\n\r";
 800072a:	4b11      	ldr	r3, [pc, #68]	; (8000770 <main+0xc4>)
 800072c:	1d3c      	adds	r4, r7, #4
 800072e:	461d      	mov	r5, r3
 8000730:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000732:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000734:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000738:	c403      	stmia	r4!, {r0, r1}
 800073a:	7022      	strb	r2, [r4, #0]
 	  HAL_UART_Transmit(&hlpuart1, str, sizeof(str), 100);
 800073c:	1d39      	adds	r1, r7, #4
 800073e:	2364      	movs	r3, #100	; 0x64
 8000740:	2219      	movs	r2, #25
 8000742:	480c      	ldr	r0, [pc, #48]	; (8000774 <main+0xc8>)
 8000744:	f002 fde4 	bl	8003310 <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000748:	2180      	movs	r1, #128	; 0x80
 800074a:	480b      	ldr	r0, [pc, #44]	; (8000778 <main+0xcc>)
 800074c:	f000 fdcc 	bl	80012e8 <HAL_GPIO_TogglePin>
 8000750:	e7fa      	b.n	8000748 <main+0x9c>
 8000752:	bf00      	nop
 8000754:	200000c4 	.word	0x200000c4
 8000758:	08006ce0 	.word	0x08006ce0
 800075c:	08000561 	.word	0x08000561
 8000760:	08006ce8 	.word	0x08006ce8
 8000764:	080005e9 	.word	0x080005e9
 8000768:	08006cf0 	.word	0x08006cf0
 800076c:	08000625 	.word	0x08000625
 8000770:	08006cf8 	.word	0x08006cf8
 8000774:	20000030 	.word	0x20000030
 8000778:	48000400 	.word	0x48000400

0800077c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b096      	sub	sp, #88	; 0x58
 8000780:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000782:	f107 0314 	add.w	r3, r7, #20
 8000786:	2244      	movs	r2, #68	; 0x44
 8000788:	2100      	movs	r1, #0
 800078a:	4618      	mov	r0, r3
 800078c:	f006 fa0a 	bl	8006ba4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000790:	463b      	mov	r3, r7
 8000792:	2200      	movs	r2, #0
 8000794:	601a      	str	r2, [r3, #0]
 8000796:	605a      	str	r2, [r3, #4]
 8000798:	609a      	str	r2, [r3, #8]
 800079a:	60da      	str	r2, [r3, #12]
 800079c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800079e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80007a2:	f000 fddb 	bl	800135c <HAL_PWREx_ControlVoltageScaling>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007ac:	f000 f960 	bl	8000a70 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007b0:	2302      	movs	r3, #2
 80007b2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80007b8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007ba:	2340      	movs	r3, #64	; 0x40
 80007bc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80007be:	2300      	movs	r3, #0
 80007c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007c2:	f107 0314 	add.w	r3, r7, #20
 80007c6:	4618      	mov	r0, r3
 80007c8:	f000 fe7c 	bl	80014c4 <HAL_RCC_OscConfig>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80007d2:	f000 f94d 	bl	8000a70 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d6:	230f      	movs	r3, #15
 80007d8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80007da:	2301      	movs	r3, #1
 80007dc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007de:	2300      	movs	r3, #0
 80007e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007e2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80007e6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007e8:	2300      	movs	r3, #0
 80007ea:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007ec:	463b      	mov	r3, r7
 80007ee:	2100      	movs	r1, #0
 80007f0:	4618      	mov	r0, r3
 80007f2:	f001 fa81 	bl	8001cf8 <HAL_RCC_ClockConfig>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80007fc:	f000 f938 	bl	8000a70 <Error_Handler>
  }
}
 8000800:	bf00      	nop
 8000802:	3758      	adds	r7, #88	; 0x58
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}

08000808 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800080c:	4b22      	ldr	r3, [pc, #136]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 800080e:	4a23      	ldr	r2, [pc, #140]	; (800089c <MX_LPUART1_UART_Init+0x94>)
 8000810:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8000812:	4b21      	ldr	r3, [pc, #132]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 8000814:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000818:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800081a:	4b1f      	ldr	r3, [pc, #124]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 800081c:	2200      	movs	r2, #0
 800081e:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8000820:	4b1d      	ldr	r3, [pc, #116]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 8000822:	2200      	movs	r2, #0
 8000824:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000826:	4b1c      	ldr	r3, [pc, #112]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 8000828:	2200      	movs	r2, #0
 800082a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800082c:	4b1a      	ldr	r3, [pc, #104]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 800082e:	220c      	movs	r2, #12
 8000830:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000832:	4b19      	ldr	r3, [pc, #100]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 8000834:	2200      	movs	r2, #0
 8000836:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000838:	4b17      	ldr	r3, [pc, #92]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 800083a:	2200      	movs	r2, #0
 800083c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800083e:	4b16      	ldr	r3, [pc, #88]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 8000840:	2200      	movs	r2, #0
 8000842:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000844:	4b14      	ldr	r3, [pc, #80]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 8000846:	2200      	movs	r2, #0
 8000848:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800084a:	4b13      	ldr	r3, [pc, #76]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 800084c:	2200      	movs	r2, #0
 800084e:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8000850:	4811      	ldr	r0, [pc, #68]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 8000852:	f002 fd0d 	bl	8003270 <HAL_UART_Init>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 800085c:	f000 f908 	bl	8000a70 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000860:	2100      	movs	r1, #0
 8000862:	480d      	ldr	r0, [pc, #52]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 8000864:	f003 fb32 	bl	8003ecc <HAL_UARTEx_SetTxFifoThreshold>
 8000868:	4603      	mov	r3, r0
 800086a:	2b00      	cmp	r3, #0
 800086c:	d001      	beq.n	8000872 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 800086e:	f000 f8ff 	bl	8000a70 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000872:	2100      	movs	r1, #0
 8000874:	4808      	ldr	r0, [pc, #32]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 8000876:	f003 fb67 	bl	8003f48 <HAL_UARTEx_SetRxFifoThreshold>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000880:	f000 f8f6 	bl	8000a70 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8000884:	4804      	ldr	r0, [pc, #16]	; (8000898 <MX_LPUART1_UART_Init+0x90>)
 8000886:	f003 fae8 	bl	8003e5a <HAL_UARTEx_DisableFifoMode>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000890:	f000 f8ee 	bl	8000a70 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}
 8000898:	20000030 	.word	0x20000030
 800089c:	40008000 	.word	0x40008000

080008a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08c      	sub	sp, #48	; 0x30
 80008a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008a6:	f107 031c 	add.w	r3, r7, #28
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]
 80008ae:	605a      	str	r2, [r3, #4]
 80008b0:	609a      	str	r2, [r3, #8]
 80008b2:	60da      	str	r2, [r3, #12]
 80008b4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008b6:	4b60      	ldr	r3, [pc, #384]	; (8000a38 <MX_GPIO_Init+0x198>)
 80008b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ba:	4a5f      	ldr	r2, [pc, #380]	; (8000a38 <MX_GPIO_Init+0x198>)
 80008bc:	f043 0304 	orr.w	r3, r3, #4
 80008c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008c2:	4b5d      	ldr	r3, [pc, #372]	; (8000a38 <MX_GPIO_Init+0x198>)
 80008c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008c6:	f003 0304 	and.w	r3, r3, #4
 80008ca:	61bb      	str	r3, [r7, #24]
 80008cc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008ce:	4b5a      	ldr	r3, [pc, #360]	; (8000a38 <MX_GPIO_Init+0x198>)
 80008d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008d2:	4a59      	ldr	r2, [pc, #356]	; (8000a38 <MX_GPIO_Init+0x198>)
 80008d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80008d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008da:	4b57      	ldr	r3, [pc, #348]	; (8000a38 <MX_GPIO_Init+0x198>)
 80008dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80008e2:	617b      	str	r3, [r7, #20]
 80008e4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008e6:	4b54      	ldr	r3, [pc, #336]	; (8000a38 <MX_GPIO_Init+0x198>)
 80008e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008ea:	4a53      	ldr	r2, [pc, #332]	; (8000a38 <MX_GPIO_Init+0x198>)
 80008ec:	f043 0302 	orr.w	r3, r3, #2
 80008f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80008f2:	4b51      	ldr	r3, [pc, #324]	; (8000a38 <MX_GPIO_Init+0x198>)
 80008f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80008f6:	f003 0302 	and.w	r3, r3, #2
 80008fa:	613b      	str	r3, [r7, #16]
 80008fc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008fe:	4b4e      	ldr	r3, [pc, #312]	; (8000a38 <MX_GPIO_Init+0x198>)
 8000900:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000902:	4a4d      	ldr	r2, [pc, #308]	; (8000a38 <MX_GPIO_Init+0x198>)
 8000904:	f043 0308 	orr.w	r3, r3, #8
 8000908:	64d3      	str	r3, [r2, #76]	; 0x4c
 800090a:	4b4b      	ldr	r3, [pc, #300]	; (8000a38 <MX_GPIO_Init+0x198>)
 800090c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800090e:	f003 0308 	and.w	r3, r3, #8
 8000912:	60fb      	str	r3, [r7, #12]
 8000914:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000916:	4b48      	ldr	r3, [pc, #288]	; (8000a38 <MX_GPIO_Init+0x198>)
 8000918:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800091a:	4a47      	ldr	r2, [pc, #284]	; (8000a38 <MX_GPIO_Init+0x198>)
 800091c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000920:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000922:	4b45      	ldr	r3, [pc, #276]	; (8000a38 <MX_GPIO_Init+0x198>)
 8000924:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800092a:	60bb      	str	r3, [r7, #8]
 800092c:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 800092e:	f000 fdb9 	bl	80014a4 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000932:	4b41      	ldr	r3, [pc, #260]	; (8000a38 <MX_GPIO_Init+0x198>)
 8000934:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000936:	4a40      	ldr	r2, [pc, #256]	; (8000a38 <MX_GPIO_Init+0x198>)
 8000938:	f043 0301 	orr.w	r3, r3, #1
 800093c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800093e:	4b3e      	ldr	r3, [pc, #248]	; (8000a38 <MX_GPIO_Init+0x198>)
 8000940:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000942:	f003 0301 	and.w	r3, r3, #1
 8000946:	607b      	str	r3, [r7, #4]
 8000948:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800094a:	2200      	movs	r2, #0
 800094c:	f44f 4181 	mov.w	r1, #16512	; 0x4080
 8000950:	483a      	ldr	r0, [pc, #232]	; (8000a3c <MX_GPIO_Init+0x19c>)
 8000952:	f000 fcb1 	bl	80012b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000956:	2200      	movs	r2, #0
 8000958:	2140      	movs	r1, #64	; 0x40
 800095a:	4839      	ldr	r0, [pc, #228]	; (8000a40 <MX_GPIO_Init+0x1a0>)
 800095c:	f000 fcac 	bl	80012b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000960:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000964:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000966:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800096a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096c:	2300      	movs	r3, #0
 800096e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000970:	f107 031c 	add.w	r3, r7, #28
 8000974:	4619      	mov	r1, r3
 8000976:	4833      	ldr	r0, [pc, #204]	; (8000a44 <MX_GPIO_Init+0x1a4>)
 8000978:	f000 fb0c 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD2_Pin;
 800097c:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8000980:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000982:	2301      	movs	r3, #1
 8000984:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000986:	2300      	movs	r3, #0
 8000988:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800098a:	2300      	movs	r3, #0
 800098c:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098e:	f107 031c 	add.w	r3, r7, #28
 8000992:	4619      	mov	r1, r3
 8000994:	4829      	ldr	r0, [pc, #164]	; (8000a3c <MX_GPIO_Init+0x19c>)
 8000996:	f000 fafd 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : STLK_RX_Pin STLK_TX_Pin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 800099a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800099e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009a0:	2302      	movs	r3, #2
 80009a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009a4:	2300      	movs	r3, #0
 80009a6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009a8:	2303      	movs	r3, #3
 80009aa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80009ac:	2307      	movs	r3, #7
 80009ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80009b0:	f107 031c 	add.w	r3, r7, #28
 80009b4:	4619      	mov	r1, r3
 80009b6:	4824      	ldr	r0, [pc, #144]	; (8000a48 <MX_GPIO_Init+0x1a8>)
 80009b8:	f000 faec 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 80009bc:	2320      	movs	r3, #32
 80009be:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009c0:	2300      	movs	r3, #0
 80009c2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80009c8:	f107 031c 	add.w	r3, r7, #28
 80009cc:	4619      	mov	r1, r3
 80009ce:	481c      	ldr	r0, [pc, #112]	; (8000a40 <MX_GPIO_Init+0x1a0>)
 80009d0:	f000 fae0 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80009d4:	2340      	movs	r3, #64	; 0x40
 80009d6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d8:	2301      	movs	r3, #1
 80009da:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009e0:	2300      	movs	r3, #0
 80009e2:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80009e4:	f107 031c 	add.w	r3, r7, #28
 80009e8:	4619      	mov	r1, r3
 80009ea:	4815      	ldr	r0, [pc, #84]	; (8000a40 <MX_GPIO_Init+0x1a0>)
 80009ec:	f000 fad2 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80009f0:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80009f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009f6:	2302      	movs	r3, #2
 80009f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009fa:	2300      	movs	r3, #0
 80009fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80009fe:	2303      	movs	r3, #3
 8000a00:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000a02:	230a      	movs	r3, #10
 8000a04:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a06:	f107 031c 	add.w	r3, r7, #28
 8000a0a:	4619      	mov	r1, r3
 8000a0c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a10:	f000 fac0 	bl	8000f94 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000a14:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000a18:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000a22:	f107 031c 	add.w	r3, r7, #28
 8000a26:	4619      	mov	r1, r3
 8000a28:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000a2c:	f000 fab2 	bl	8000f94 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000a30:	bf00      	nop
 8000a32:	3730      	adds	r7, #48	; 0x30
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	40021000 	.word	0x40021000
 8000a3c:	48000400 	.word	0x48000400
 8000a40:	48001800 	.word	0x48001800
 8000a44:	48000800 	.word	0x48000800
 8000a48:	48000c00 	.word	0x48000c00

08000a4c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	4a04      	ldr	r2, [pc, #16]	; (8000a6c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a5a:	4293      	cmp	r3, r2
 8000a5c:	d101      	bne.n	8000a62 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a5e:	f000 f973 	bl	8000d48 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	40012c00 	.word	0x40012c00

08000a70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a70:	b480      	push	{r7}
 8000a72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a74:	b672      	cpsid	i
}
 8000a76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000a78:	e7fe      	b.n	8000a78 <Error_Handler+0x8>
	...

08000a7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a7c:	b480      	push	{r7}
 8000a7e:	b083      	sub	sp, #12
 8000a80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a82:	4b0f      	ldr	r3, [pc, #60]	; (8000ac0 <HAL_MspInit+0x44>)
 8000a84:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a86:	4a0e      	ldr	r2, [pc, #56]	; (8000ac0 <HAL_MspInit+0x44>)
 8000a88:	f043 0301 	orr.w	r3, r3, #1
 8000a8c:	6613      	str	r3, [r2, #96]	; 0x60
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <HAL_MspInit+0x44>)
 8000a90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000a92:	f003 0301 	and.w	r3, r3, #1
 8000a96:	607b      	str	r3, [r7, #4]
 8000a98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a9a:	4b09      	ldr	r3, [pc, #36]	; (8000ac0 <HAL_MspInit+0x44>)
 8000a9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000a9e:	4a08      	ldr	r2, [pc, #32]	; (8000ac0 <HAL_MspInit+0x44>)
 8000aa0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aa4:	6593      	str	r3, [r2, #88]	; 0x58
 8000aa6:	4b06      	ldr	r3, [pc, #24]	; (8000ac0 <HAL_MspInit+0x44>)
 8000aa8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000aae:	603b      	str	r3, [r7, #0]
 8000ab0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ab2:	bf00      	nop
 8000ab4:	370c      	adds	r7, #12
 8000ab6:	46bd      	mov	sp, r7
 8000ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000abc:	4770      	bx	lr
 8000abe:	bf00      	nop
 8000ac0:	40021000 	.word	0x40021000

08000ac4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b0ae      	sub	sp, #184	; 0xb8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000acc:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	601a      	str	r2, [r3, #0]
 8000ad4:	605a      	str	r2, [r3, #4]
 8000ad6:	609a      	str	r2, [r3, #8]
 8000ad8:	60da      	str	r2, [r3, #12]
 8000ada:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000adc:	f107 0310 	add.w	r3, r7, #16
 8000ae0:	2294      	movs	r2, #148	; 0x94
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	f006 f85d 	bl	8006ba4 <memset>
  if(huart->Instance==LPUART1)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	4a22      	ldr	r2, [pc, #136]	; (8000b78 <HAL_UART_MspInit+0xb4>)
 8000af0:	4293      	cmp	r3, r2
 8000af2:	d13d      	bne.n	8000b70 <HAL_UART_MspInit+0xac>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8000af4:	2320      	movs	r3, #32
 8000af6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8000af8:	2300      	movs	r3, #0
 8000afa:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000afc:	f107 0310 	add.w	r3, r7, #16
 8000b00:	4618      	mov	r0, r3
 8000b02:	f001 fbe9 	bl	80022d8 <HAL_RCCEx_PeriphCLKConfig>
 8000b06:	4603      	mov	r3, r0
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d001      	beq.n	8000b10 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8000b0c:	f7ff ffb0 	bl	8000a70 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8000b10:	4b1a      	ldr	r3, [pc, #104]	; (8000b7c <HAL_UART_MspInit+0xb8>)
 8000b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b14:	4a19      	ldr	r2, [pc, #100]	; (8000b7c <HAL_UART_MspInit+0xb8>)
 8000b16:	f043 0301 	orr.w	r3, r3, #1
 8000b1a:	65d3      	str	r3, [r2, #92]	; 0x5c
 8000b1c:	4b17      	ldr	r3, [pc, #92]	; (8000b7c <HAL_UART_MspInit+0xb8>)
 8000b1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b20:	f003 0301 	and.w	r3, r3, #1
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b28:	4b14      	ldr	r3, [pc, #80]	; (8000b7c <HAL_UART_MspInit+0xb8>)
 8000b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b2c:	4a13      	ldr	r2, [pc, #76]	; (8000b7c <HAL_UART_MspInit+0xb8>)
 8000b2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b32:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b34:	4b11      	ldr	r3, [pc, #68]	; (8000b7c <HAL_UART_MspInit+0xb8>)
 8000b36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b38:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b3c:	60bb      	str	r3, [r7, #8]
 8000b3e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8000b40:	f000 fcb0 	bl	80014a4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 8000b44:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000b48:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b4c:	2302      	movs	r3, #2
 8000b4e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b52:	2300      	movs	r3, #0
 8000b54:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b58:	2303      	movs	r3, #3
 8000b5a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8000b5e:	2308      	movs	r3, #8
 8000b60:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b64:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4805      	ldr	r0, [pc, #20]	; (8000b80 <HAL_UART_MspInit+0xbc>)
 8000b6c:	f000 fa12 	bl	8000f94 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8000b70:	bf00      	nop
 8000b72:	37b8      	adds	r7, #184	; 0xb8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40008000 	.word	0x40008000
 8000b7c:	40021000 	.word	0x40021000
 8000b80:	48001800 	.word	0x48001800

08000b84 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b08c      	sub	sp, #48	; 0x30
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8000b92:	4b2e      	ldr	r3, [pc, #184]	; (8000c4c <HAL_InitTick+0xc8>)
 8000b94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b96:	4a2d      	ldr	r2, [pc, #180]	; (8000c4c <HAL_InitTick+0xc8>)
 8000b98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000b9c:	6613      	str	r3, [r2, #96]	; 0x60
 8000b9e:	4b2b      	ldr	r3, [pc, #172]	; (8000c4c <HAL_InitTick+0xc8>)
 8000ba0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ba2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ba6:	60bb      	str	r3, [r7, #8]
 8000ba8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000baa:	f107 020c 	add.w	r2, r7, #12
 8000bae:	f107 0310 	add.w	r3, r7, #16
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	f001 fa9d 	bl	80020f4 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000bba:	f001 fa85 	bl	80020c8 <HAL_RCC_GetPCLK2Freq>
 8000bbe:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000bc2:	4a23      	ldr	r2, [pc, #140]	; (8000c50 <HAL_InitTick+0xcc>)
 8000bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8000bc8:	0c9b      	lsrs	r3, r3, #18
 8000bca:	3b01      	subs	r3, #1
 8000bcc:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8000bce:	4b21      	ldr	r3, [pc, #132]	; (8000c54 <HAL_InitTick+0xd0>)
 8000bd0:	4a21      	ldr	r2, [pc, #132]	; (8000c58 <HAL_InitTick+0xd4>)
 8000bd2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8000bd4:	4b1f      	ldr	r3, [pc, #124]	; (8000c54 <HAL_InitTick+0xd0>)
 8000bd6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000bda:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8000bdc:	4a1d      	ldr	r2, [pc, #116]	; (8000c54 <HAL_InitTick+0xd0>)
 8000bde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000be0:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000be2:	4b1c      	ldr	r3, [pc, #112]	; (8000c54 <HAL_InitTick+0xd0>)
 8000be4:	2200      	movs	r2, #0
 8000be6:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000be8:	4b1a      	ldr	r3, [pc, #104]	; (8000c54 <HAL_InitTick+0xd0>)
 8000bea:	2200      	movs	r2, #0
 8000bec:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000bee:	4b19      	ldr	r3, [pc, #100]	; (8000c54 <HAL_InitTick+0xd0>)
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000bf4:	4817      	ldr	r0, [pc, #92]	; (8000c54 <HAL_InitTick+0xd0>)
 8000bf6:	f002 f887 	bl	8002d08 <HAL_TIM_Base_Init>
 8000bfa:	4603      	mov	r3, r0
 8000bfc:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000c00:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d11b      	bne.n	8000c40 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000c08:	4812      	ldr	r0, [pc, #72]	; (8000c54 <HAL_InitTick+0xd0>)
 8000c0a:	f002 f8df 	bl	8002dcc <HAL_TIM_Base_Start_IT>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000c14:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d111      	bne.n	8000c40 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8000c1c:	2019      	movs	r0, #25
 8000c1e:	f000 f9ab 	bl	8000f78 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	2b0f      	cmp	r3, #15
 8000c26:	d808      	bhi.n	8000c3a <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8000c28:	2200      	movs	r2, #0
 8000c2a:	6879      	ldr	r1, [r7, #4]
 8000c2c:	2019      	movs	r0, #25
 8000c2e:	f000 f987 	bl	8000f40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c32:	4a0a      	ldr	r2, [pc, #40]	; (8000c5c <HAL_InitTick+0xd8>)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6013      	str	r3, [r2, #0]
 8000c38:	e002      	b.n	8000c40 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000c40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000c44:	4618      	mov	r0, r3
 8000c46:	3730      	adds	r7, #48	; 0x30
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40021000 	.word	0x40021000
 8000c50:	431bde83 	.word	0x431bde83
 8000c54:	200000c8 	.word	0x200000c8
 8000c58:	40012c00 	.word	0x40012c00
 8000c5c:	20000004 	.word	0x20000004

08000c60 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c60:	b480      	push	{r7}
 8000c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c64:	e7fe      	b.n	8000c64 <NMI_Handler+0x4>

08000c66 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c66:	b480      	push	{r7}
 8000c68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c6a:	e7fe      	b.n	8000c6a <HardFault_Handler+0x4>

08000c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c70:	e7fe      	b.n	8000c70 <MemManage_Handler+0x4>

08000c72 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c72:	b480      	push	{r7}
 8000c74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c76:	e7fe      	b.n	8000c76 <BusFault_Handler+0x4>

08000c78 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c7c:	e7fe      	b.n	8000c7c <UsageFault_Handler+0x4>

08000c7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c7e:	b480      	push	{r7}
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c82:	bf00      	nop
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000c90:	4802      	ldr	r0, [pc, #8]	; (8000c9c <TIM1_UP_TIM16_IRQHandler+0x10>)
 8000c92:	f002 f90b 	bl	8002eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8000c96:	bf00      	nop
 8000c98:	bd80      	pop	{r7, pc}
 8000c9a:	bf00      	nop
 8000c9c:	200000c8 	.word	0x200000c8

08000ca0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000ca4:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <SystemInit+0x20>)
 8000ca6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000caa:	4a05      	ldr	r2, [pc, #20]	; (8000cc0 <SystemInit+0x20>)
 8000cac:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000cb0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8000cb4:	bf00      	nop
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr
 8000cbe:	bf00      	nop
 8000cc0:	e000ed00 	.word	0xe000ed00

08000cc4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000cc4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000cfc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000cc8:	f7ff ffea 	bl	8000ca0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000ccc:	480c      	ldr	r0, [pc, #48]	; (8000d00 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cce:	490d      	ldr	r1, [pc, #52]	; (8000d04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000cd0:	4a0d      	ldr	r2, [pc, #52]	; (8000d08 <LoopForever+0xe>)
  movs r3, #0
 8000cd2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000cd4:	e002      	b.n	8000cdc <LoopCopyDataInit>

08000cd6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000cd6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000cd8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cda:	3304      	adds	r3, #4

08000cdc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cdc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cde:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ce0:	d3f9      	bcc.n	8000cd6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ce2:	4a0a      	ldr	r2, [pc, #40]	; (8000d0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ce4:	4c0a      	ldr	r4, [pc, #40]	; (8000d10 <LoopForever+0x16>)
  movs r3, #0
 8000ce6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ce8:	e001      	b.n	8000cee <LoopFillZerobss>

08000cea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cec:	3204      	adds	r2, #4

08000cee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000cf0:	d3fb      	bcc.n	8000cea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000cf2:	f005 ff5f 	bl	8006bb4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000cf6:	f7ff fcd9 	bl	80006ac <main>

08000cfa <LoopForever>:

LoopForever:
    b LoopForever
 8000cfa:	e7fe      	b.n	8000cfa <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000cfc:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8000d00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d04:	20000014 	.word	0x20000014
  ldr r2, =_sidata
 8000d08:	08006da4 	.word	0x08006da4
  ldr r2, =_sbss
 8000d0c:	20000014 	.word	0x20000014
  ldr r4, =_ebss
 8000d10:	2001e27c 	.word	0x2001e27c

08000d14 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000d14:	e7fe      	b.n	8000d14 <ADC1_IRQHandler>

08000d16 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d16:	b580      	push	{r7, lr}
 8000d18:	b082      	sub	sp, #8
 8000d1a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000d20:	2003      	movs	r0, #3
 8000d22:	f000 f902 	bl	8000f2a <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d26:	200f      	movs	r0, #15
 8000d28:	f7ff ff2c 	bl	8000b84 <HAL_InitTick>
 8000d2c:	4603      	mov	r3, r0
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	d002      	beq.n	8000d38 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000d32:	2301      	movs	r3, #1
 8000d34:	71fb      	strb	r3, [r7, #7]
 8000d36:	e001      	b.n	8000d3c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000d38:	f7ff fea0 	bl	8000a7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d3c:	79fb      	ldrb	r3, [r7, #7]
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	3708      	adds	r7, #8
 8000d42:	46bd      	mov	sp, r7
 8000d44:	bd80      	pop	{r7, pc}
	...

08000d48 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000d4c:	4b06      	ldr	r3, [pc, #24]	; (8000d68 <HAL_IncTick+0x20>)
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	461a      	mov	r2, r3
 8000d52:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <HAL_IncTick+0x24>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4413      	add	r3, r2
 8000d58:	4a04      	ldr	r2, [pc, #16]	; (8000d6c <HAL_IncTick+0x24>)
 8000d5a:	6013      	str	r3, [r2, #0]
}
 8000d5c:	bf00      	nop
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d64:	4770      	bx	lr
 8000d66:	bf00      	nop
 8000d68:	20000008 	.word	0x20000008
 8000d6c:	20000114 	.word	0x20000114

08000d70 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  return uwTick;
 8000d74:	4b03      	ldr	r3, [pc, #12]	; (8000d84 <HAL_GetTick+0x14>)
 8000d76:	681b      	ldr	r3, [r3, #0]
}
 8000d78:	4618      	mov	r0, r3
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr
 8000d82:	bf00      	nop
 8000d84:	20000114 	.word	0x20000114

08000d88 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	b084      	sub	sp, #16
 8000d8c:	af00      	add	r7, sp, #0
 8000d8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d90:	f7ff ffee 	bl	8000d70 <HAL_GetTick>
 8000d94:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000da0:	d005      	beq.n	8000dae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8000da2:	4b0a      	ldr	r3, [pc, #40]	; (8000dcc <HAL_Delay+0x44>)
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	461a      	mov	r2, r3
 8000da8:	68fb      	ldr	r3, [r7, #12]
 8000daa:	4413      	add	r3, r2
 8000dac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000dae:	bf00      	nop
 8000db0:	f7ff ffde 	bl	8000d70 <HAL_GetTick>
 8000db4:	4602      	mov	r2, r0
 8000db6:	68bb      	ldr	r3, [r7, #8]
 8000db8:	1ad3      	subs	r3, r2, r3
 8000dba:	68fa      	ldr	r2, [r7, #12]
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	d8f7      	bhi.n	8000db0 <HAL_Delay+0x28>
  {
  }
}
 8000dc0:	bf00      	nop
 8000dc2:	bf00      	nop
 8000dc4:	3710      	adds	r7, #16
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	20000008 	.word	0x20000008

08000dd0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b085      	sub	sp, #20
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	f003 0307 	and.w	r3, r3, #7
 8000dde:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000de0:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <__NVIC_SetPriorityGrouping+0x44>)
 8000de2:	68db      	ldr	r3, [r3, #12]
 8000de4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000de6:	68ba      	ldr	r2, [r7, #8]
 8000de8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000dec:	4013      	ands	r3, r2
 8000dee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000df8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000dfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000e00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000e02:	4a04      	ldr	r2, [pc, #16]	; (8000e14 <__NVIC_SetPriorityGrouping+0x44>)
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	60d3      	str	r3, [r2, #12]
}
 8000e08:	bf00      	nop
 8000e0a:	3714      	adds	r7, #20
 8000e0c:	46bd      	mov	sp, r7
 8000e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e12:	4770      	bx	lr
 8000e14:	e000ed00 	.word	0xe000ed00

08000e18 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000e18:	b480      	push	{r7}
 8000e1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000e1c:	4b04      	ldr	r3, [pc, #16]	; (8000e30 <__NVIC_GetPriorityGrouping+0x18>)
 8000e1e:	68db      	ldr	r3, [r3, #12]
 8000e20:	0a1b      	lsrs	r3, r3, #8
 8000e22:	f003 0307 	and.w	r3, r3, #7
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b083      	sub	sp, #12
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	4603      	mov	r3, r0
 8000e3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	db0b      	blt.n	8000e5e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000e46:	79fb      	ldrb	r3, [r7, #7]
 8000e48:	f003 021f 	and.w	r2, r3, #31
 8000e4c:	4907      	ldr	r1, [pc, #28]	; (8000e6c <__NVIC_EnableIRQ+0x38>)
 8000e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e52:	095b      	lsrs	r3, r3, #5
 8000e54:	2001      	movs	r0, #1
 8000e56:	fa00 f202 	lsl.w	r2, r0, r2
 8000e5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000e5e:	bf00      	nop
 8000e60:	370c      	adds	r7, #12
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	e000e100 	.word	0xe000e100

08000e70 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e70:	b480      	push	{r7}
 8000e72:	b083      	sub	sp, #12
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	4603      	mov	r3, r0
 8000e78:	6039      	str	r1, [r7, #0]
 8000e7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e80:	2b00      	cmp	r3, #0
 8000e82:	db0a      	blt.n	8000e9a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	b2da      	uxtb	r2, r3
 8000e88:	490c      	ldr	r1, [pc, #48]	; (8000ebc <__NVIC_SetPriority+0x4c>)
 8000e8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e8e:	0112      	lsls	r2, r2, #4
 8000e90:	b2d2      	uxtb	r2, r2
 8000e92:	440b      	add	r3, r1
 8000e94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e98:	e00a      	b.n	8000eb0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e9a:	683b      	ldr	r3, [r7, #0]
 8000e9c:	b2da      	uxtb	r2, r3
 8000e9e:	4908      	ldr	r1, [pc, #32]	; (8000ec0 <__NVIC_SetPriority+0x50>)
 8000ea0:	79fb      	ldrb	r3, [r7, #7]
 8000ea2:	f003 030f 	and.w	r3, r3, #15
 8000ea6:	3b04      	subs	r3, #4
 8000ea8:	0112      	lsls	r2, r2, #4
 8000eaa:	b2d2      	uxtb	r2, r2
 8000eac:	440b      	add	r3, r1
 8000eae:	761a      	strb	r2, [r3, #24]
}
 8000eb0:	bf00      	nop
 8000eb2:	370c      	adds	r7, #12
 8000eb4:	46bd      	mov	sp, r7
 8000eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eba:	4770      	bx	lr
 8000ebc:	e000e100 	.word	0xe000e100
 8000ec0:	e000ed00 	.word	0xe000ed00

08000ec4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ec4:	b480      	push	{r7}
 8000ec6:	b089      	sub	sp, #36	; 0x24
 8000ec8:	af00      	add	r7, sp, #0
 8000eca:	60f8      	str	r0, [r7, #12]
 8000ecc:	60b9      	str	r1, [r7, #8]
 8000ece:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ed0:	68fb      	ldr	r3, [r7, #12]
 8000ed2:	f003 0307 	and.w	r3, r3, #7
 8000ed6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ed8:	69fb      	ldr	r3, [r7, #28]
 8000eda:	f1c3 0307 	rsb	r3, r3, #7
 8000ede:	2b04      	cmp	r3, #4
 8000ee0:	bf28      	it	cs
 8000ee2:	2304      	movcs	r3, #4
 8000ee4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ee6:	69fb      	ldr	r3, [r7, #28]
 8000ee8:	3304      	adds	r3, #4
 8000eea:	2b06      	cmp	r3, #6
 8000eec:	d902      	bls.n	8000ef4 <NVIC_EncodePriority+0x30>
 8000eee:	69fb      	ldr	r3, [r7, #28]
 8000ef0:	3b03      	subs	r3, #3
 8000ef2:	e000      	b.n	8000ef6 <NVIC_EncodePriority+0x32>
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ef8:	f04f 32ff 	mov.w	r2, #4294967295
 8000efc:	69bb      	ldr	r3, [r7, #24]
 8000efe:	fa02 f303 	lsl.w	r3, r2, r3
 8000f02:	43da      	mvns	r2, r3
 8000f04:	68bb      	ldr	r3, [r7, #8]
 8000f06:	401a      	ands	r2, r3
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000f0c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f10:	697b      	ldr	r3, [r7, #20]
 8000f12:	fa01 f303 	lsl.w	r3, r1, r3
 8000f16:	43d9      	mvns	r1, r3
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f1c:	4313      	orrs	r3, r2
         );
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3724      	adds	r7, #36	; 0x24
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f2a:	b580      	push	{r7, lr}
 8000f2c:	b082      	sub	sp, #8
 8000f2e:	af00      	add	r7, sp, #0
 8000f30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f32:	6878      	ldr	r0, [r7, #4]
 8000f34:	f7ff ff4c 	bl	8000dd0 <__NVIC_SetPriorityGrouping>
}
 8000f38:	bf00      	nop
 8000f3a:	3708      	adds	r7, #8
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	bd80      	pop	{r7, pc}

08000f40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f40:	b580      	push	{r7, lr}
 8000f42:	b086      	sub	sp, #24
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	4603      	mov	r3, r0
 8000f48:	60b9      	str	r1, [r7, #8]
 8000f4a:	607a      	str	r2, [r7, #4]
 8000f4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f52:	f7ff ff61 	bl	8000e18 <__NVIC_GetPriorityGrouping>
 8000f56:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f58:	687a      	ldr	r2, [r7, #4]
 8000f5a:	68b9      	ldr	r1, [r7, #8]
 8000f5c:	6978      	ldr	r0, [r7, #20]
 8000f5e:	f7ff ffb1 	bl	8000ec4 <NVIC_EncodePriority>
 8000f62:	4602      	mov	r2, r0
 8000f64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f68:	4611      	mov	r1, r2
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff ff80 	bl	8000e70 <__NVIC_SetPriority>
}
 8000f70:	bf00      	nop
 8000f72:	3718      	adds	r7, #24
 8000f74:	46bd      	mov	sp, r7
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
 8000f7e:	4603      	mov	r3, r0
 8000f80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff ff54 	bl	8000e34 <__NVIC_EnableIRQ>
}
 8000f8c:	bf00      	nop
 8000f8e:	3708      	adds	r7, #8
 8000f90:	46bd      	mov	sp, r7
 8000f92:	bd80      	pop	{r7, pc}

08000f94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f94:	b480      	push	{r7}
 8000f96:	b087      	sub	sp, #28
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
 8000f9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fa2:	e166      	b.n	8001272 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	681a      	ldr	r2, [r3, #0]
 8000fa8:	2101      	movs	r1, #1
 8000faa:	697b      	ldr	r3, [r7, #20]
 8000fac:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	f000 8158 	beq.w	800126c <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000fbc:	683b      	ldr	r3, [r7, #0]
 8000fbe:	685b      	ldr	r3, [r3, #4]
 8000fc0:	f003 0303 	and.w	r3, r3, #3
 8000fc4:	2b01      	cmp	r3, #1
 8000fc6:	d005      	beq.n	8000fd4 <HAL_GPIO_Init+0x40>
 8000fc8:	683b      	ldr	r3, [r7, #0]
 8000fca:	685b      	ldr	r3, [r3, #4]
 8000fcc:	f003 0303 	and.w	r3, r3, #3
 8000fd0:	2b02      	cmp	r3, #2
 8000fd2:	d130      	bne.n	8001036 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	689b      	ldr	r3, [r3, #8]
 8000fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	005b      	lsls	r3, r3, #1
 8000fde:	2203      	movs	r2, #3
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	693a      	ldr	r2, [r7, #16]
 8000fe8:	4013      	ands	r3, r2
 8000fea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000fec:	683b      	ldr	r3, [r7, #0]
 8000fee:	68da      	ldr	r2, [r3, #12]
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	005b      	lsls	r3, r3, #1
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	693a      	ldr	r2, [r7, #16]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	693a      	ldr	r2, [r7, #16]
 8001002:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800100a:	2201      	movs	r2, #1
 800100c:	697b      	ldr	r3, [r7, #20]
 800100e:	fa02 f303 	lsl.w	r3, r2, r3
 8001012:	43db      	mvns	r3, r3
 8001014:	693a      	ldr	r2, [r7, #16]
 8001016:	4013      	ands	r3, r2
 8001018:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800101a:	683b      	ldr	r3, [r7, #0]
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	091b      	lsrs	r3, r3, #4
 8001020:	f003 0201 	and.w	r2, r3, #1
 8001024:	697b      	ldr	r3, [r7, #20]
 8001026:	fa02 f303 	lsl.w	r3, r2, r3
 800102a:	693a      	ldr	r2, [r7, #16]
 800102c:	4313      	orrs	r3, r2
 800102e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	693a      	ldr	r2, [r7, #16]
 8001034:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001036:	683b      	ldr	r3, [r7, #0]
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f003 0303 	and.w	r3, r3, #3
 800103e:	2b03      	cmp	r3, #3
 8001040:	d017      	beq.n	8001072 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	68db      	ldr	r3, [r3, #12]
 8001046:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001048:	697b      	ldr	r3, [r7, #20]
 800104a:	005b      	lsls	r3, r3, #1
 800104c:	2203      	movs	r2, #3
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	43db      	mvns	r3, r3
 8001054:	693a      	ldr	r2, [r7, #16]
 8001056:	4013      	ands	r3, r2
 8001058:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800105a:	683b      	ldr	r3, [r7, #0]
 800105c:	689a      	ldr	r2, [r3, #8]
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	005b      	lsls	r3, r3, #1
 8001062:	fa02 f303 	lsl.w	r3, r2, r3
 8001066:	693a      	ldr	r2, [r7, #16]
 8001068:	4313      	orrs	r3, r2
 800106a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001072:	683b      	ldr	r3, [r7, #0]
 8001074:	685b      	ldr	r3, [r3, #4]
 8001076:	f003 0303 	and.w	r3, r3, #3
 800107a:	2b02      	cmp	r3, #2
 800107c:	d123      	bne.n	80010c6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800107e:	697b      	ldr	r3, [r7, #20]
 8001080:	08da      	lsrs	r2, r3, #3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3208      	adds	r2, #8
 8001086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800108a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	f003 0307 	and.w	r3, r3, #7
 8001092:	009b      	lsls	r3, r3, #2
 8001094:	220f      	movs	r2, #15
 8001096:	fa02 f303 	lsl.w	r3, r2, r3
 800109a:	43db      	mvns	r3, r3
 800109c:	693a      	ldr	r2, [r7, #16]
 800109e:	4013      	ands	r3, r2
 80010a0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	691a      	ldr	r2, [r3, #16]
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	f003 0307 	and.w	r3, r3, #7
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	fa02 f303 	lsl.w	r3, r2, r3
 80010b2:	693a      	ldr	r2, [r7, #16]
 80010b4:	4313      	orrs	r3, r2
 80010b6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80010b8:	697b      	ldr	r3, [r7, #20]
 80010ba:	08da      	lsrs	r2, r3, #3
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	3208      	adds	r2, #8
 80010c0:	6939      	ldr	r1, [r7, #16]
 80010c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80010cc:	697b      	ldr	r3, [r7, #20]
 80010ce:	005b      	lsls	r3, r3, #1
 80010d0:	2203      	movs	r2, #3
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	43db      	mvns	r3, r3
 80010d8:	693a      	ldr	r2, [r7, #16]
 80010da:	4013      	ands	r3, r2
 80010dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f003 0203 	and.w	r2, r3, #3
 80010e6:	697b      	ldr	r3, [r7, #20]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	fa02 f303 	lsl.w	r3, r2, r3
 80010ee:	693a      	ldr	r2, [r7, #16]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	693a      	ldr	r2, [r7, #16]
 80010f8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001102:	2b00      	cmp	r3, #0
 8001104:	f000 80b2 	beq.w	800126c <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001108:	4b61      	ldr	r3, [pc, #388]	; (8001290 <HAL_GPIO_Init+0x2fc>)
 800110a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800110c:	4a60      	ldr	r2, [pc, #384]	; (8001290 <HAL_GPIO_Init+0x2fc>)
 800110e:	f043 0301 	orr.w	r3, r3, #1
 8001112:	6613      	str	r3, [r2, #96]	; 0x60
 8001114:	4b5e      	ldr	r3, [pc, #376]	; (8001290 <HAL_GPIO_Init+0x2fc>)
 8001116:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001118:	f003 0301 	and.w	r3, r3, #1
 800111c:	60bb      	str	r3, [r7, #8]
 800111e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001120:	4a5c      	ldr	r2, [pc, #368]	; (8001294 <HAL_GPIO_Init+0x300>)
 8001122:	697b      	ldr	r3, [r7, #20]
 8001124:	089b      	lsrs	r3, r3, #2
 8001126:	3302      	adds	r3, #2
 8001128:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800112c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800112e:	697b      	ldr	r3, [r7, #20]
 8001130:	f003 0303 	and.w	r3, r3, #3
 8001134:	009b      	lsls	r3, r3, #2
 8001136:	220f      	movs	r2, #15
 8001138:	fa02 f303 	lsl.w	r3, r2, r3
 800113c:	43db      	mvns	r3, r3
 800113e:	693a      	ldr	r2, [r7, #16]
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800114a:	d02b      	beq.n	80011a4 <HAL_GPIO_Init+0x210>
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	4a52      	ldr	r2, [pc, #328]	; (8001298 <HAL_GPIO_Init+0x304>)
 8001150:	4293      	cmp	r3, r2
 8001152:	d025      	beq.n	80011a0 <HAL_GPIO_Init+0x20c>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	4a51      	ldr	r2, [pc, #324]	; (800129c <HAL_GPIO_Init+0x308>)
 8001158:	4293      	cmp	r3, r2
 800115a:	d01f      	beq.n	800119c <HAL_GPIO_Init+0x208>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a50      	ldr	r2, [pc, #320]	; (80012a0 <HAL_GPIO_Init+0x30c>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d019      	beq.n	8001198 <HAL_GPIO_Init+0x204>
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	4a4f      	ldr	r2, [pc, #316]	; (80012a4 <HAL_GPIO_Init+0x310>)
 8001168:	4293      	cmp	r3, r2
 800116a:	d013      	beq.n	8001194 <HAL_GPIO_Init+0x200>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a4e      	ldr	r2, [pc, #312]	; (80012a8 <HAL_GPIO_Init+0x314>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d00d      	beq.n	8001190 <HAL_GPIO_Init+0x1fc>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a4d      	ldr	r2, [pc, #308]	; (80012ac <HAL_GPIO_Init+0x318>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d007      	beq.n	800118c <HAL_GPIO_Init+0x1f8>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a4c      	ldr	r2, [pc, #304]	; (80012b0 <HAL_GPIO_Init+0x31c>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d101      	bne.n	8001188 <HAL_GPIO_Init+0x1f4>
 8001184:	2307      	movs	r3, #7
 8001186:	e00e      	b.n	80011a6 <HAL_GPIO_Init+0x212>
 8001188:	2308      	movs	r3, #8
 800118a:	e00c      	b.n	80011a6 <HAL_GPIO_Init+0x212>
 800118c:	2306      	movs	r3, #6
 800118e:	e00a      	b.n	80011a6 <HAL_GPIO_Init+0x212>
 8001190:	2305      	movs	r3, #5
 8001192:	e008      	b.n	80011a6 <HAL_GPIO_Init+0x212>
 8001194:	2304      	movs	r3, #4
 8001196:	e006      	b.n	80011a6 <HAL_GPIO_Init+0x212>
 8001198:	2303      	movs	r3, #3
 800119a:	e004      	b.n	80011a6 <HAL_GPIO_Init+0x212>
 800119c:	2302      	movs	r3, #2
 800119e:	e002      	b.n	80011a6 <HAL_GPIO_Init+0x212>
 80011a0:	2301      	movs	r3, #1
 80011a2:	e000      	b.n	80011a6 <HAL_GPIO_Init+0x212>
 80011a4:	2300      	movs	r3, #0
 80011a6:	697a      	ldr	r2, [r7, #20]
 80011a8:	f002 0203 	and.w	r2, r2, #3
 80011ac:	0092      	lsls	r2, r2, #2
 80011ae:	4093      	lsls	r3, r2
 80011b0:	693a      	ldr	r2, [r7, #16]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80011b6:	4937      	ldr	r1, [pc, #220]	; (8001294 <HAL_GPIO_Init+0x300>)
 80011b8:	697b      	ldr	r3, [r7, #20]
 80011ba:	089b      	lsrs	r3, r3, #2
 80011bc:	3302      	adds	r3, #2
 80011be:	693a      	ldr	r2, [r7, #16]
 80011c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80011c4:	4b3b      	ldr	r3, [pc, #236]	; (80012b4 <HAL_GPIO_Init+0x320>)
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011ca:	68fb      	ldr	r3, [r7, #12]
 80011cc:	43db      	mvns	r3, r3
 80011ce:	693a      	ldr	r2, [r7, #16]
 80011d0:	4013      	ands	r3, r2
 80011d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d003      	beq.n	80011e8 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80011e0:	693a      	ldr	r2, [r7, #16]
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	4313      	orrs	r3, r2
 80011e6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80011e8:	4a32      	ldr	r2, [pc, #200]	; (80012b4 <HAL_GPIO_Init+0x320>)
 80011ea:	693b      	ldr	r3, [r7, #16]
 80011ec:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80011ee:	4b31      	ldr	r3, [pc, #196]	; (80012b4 <HAL_GPIO_Init+0x320>)
 80011f0:	68db      	ldr	r3, [r3, #12]
 80011f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	43db      	mvns	r3, r3
 80011f8:	693a      	ldr	r2, [r7, #16]
 80011fa:	4013      	ands	r3, r2
 80011fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001206:	2b00      	cmp	r3, #0
 8001208:	d003      	beq.n	8001212 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800120a:	693a      	ldr	r2, [r7, #16]
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	4313      	orrs	r3, r2
 8001210:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001212:	4a28      	ldr	r2, [pc, #160]	; (80012b4 <HAL_GPIO_Init+0x320>)
 8001214:	693b      	ldr	r3, [r7, #16]
 8001216:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8001218:	4b26      	ldr	r3, [pc, #152]	; (80012b4 <HAL_GPIO_Init+0x320>)
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	43db      	mvns	r3, r3
 8001222:	693a      	ldr	r2, [r7, #16]
 8001224:	4013      	ands	r3, r2
 8001226:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	685b      	ldr	r3, [r3, #4]
 800122c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001230:	2b00      	cmp	r3, #0
 8001232:	d003      	beq.n	800123c <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001234:	693a      	ldr	r2, [r7, #16]
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	4313      	orrs	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800123c:	4a1d      	ldr	r2, [pc, #116]	; (80012b4 <HAL_GPIO_Init+0x320>)
 800123e:	693b      	ldr	r3, [r7, #16]
 8001240:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8001242:	4b1c      	ldr	r3, [pc, #112]	; (80012b4 <HAL_GPIO_Init+0x320>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	43db      	mvns	r3, r3
 800124c:	693a      	ldr	r2, [r7, #16]
 800124e:	4013      	ands	r3, r2
 8001250:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001252:	683b      	ldr	r3, [r7, #0]
 8001254:	685b      	ldr	r3, [r3, #4]
 8001256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800125a:	2b00      	cmp	r3, #0
 800125c:	d003      	beq.n	8001266 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800125e:	693a      	ldr	r2, [r7, #16]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	4313      	orrs	r3, r2
 8001264:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001266:	4a13      	ldr	r2, [pc, #76]	; (80012b4 <HAL_GPIO_Init+0x320>)
 8001268:	693b      	ldr	r3, [r7, #16]
 800126a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800126c:	697b      	ldr	r3, [r7, #20]
 800126e:	3301      	adds	r3, #1
 8001270:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	fa22 f303 	lsr.w	r3, r2, r3
 800127c:	2b00      	cmp	r3, #0
 800127e:	f47f ae91 	bne.w	8000fa4 <HAL_GPIO_Init+0x10>
  }
}
 8001282:	bf00      	nop
 8001284:	bf00      	nop
 8001286:	371c      	adds	r7, #28
 8001288:	46bd      	mov	sp, r7
 800128a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128e:	4770      	bx	lr
 8001290:	40021000 	.word	0x40021000
 8001294:	40010000 	.word	0x40010000
 8001298:	48000400 	.word	0x48000400
 800129c:	48000800 	.word	0x48000800
 80012a0:	48000c00 	.word	0x48000c00
 80012a4:	48001000 	.word	0x48001000
 80012a8:	48001400 	.word	0x48001400
 80012ac:	48001800 	.word	0x48001800
 80012b0:	48001c00 	.word	0x48001c00
 80012b4:	40010400 	.word	0x40010400

080012b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	460b      	mov	r3, r1
 80012c2:	807b      	strh	r3, [r7, #2]
 80012c4:	4613      	mov	r3, r2
 80012c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80012c8:	787b      	ldrb	r3, [r7, #1]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d003      	beq.n	80012d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012ce:	887a      	ldrh	r2, [r7, #2]
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80012d4:	e002      	b.n	80012dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80012d6:	887a      	ldrh	r2, [r7, #2]
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	629a      	str	r2, [r3, #40]	; 0x28
}
 80012dc:	bf00      	nop
 80012de:	370c      	adds	r7, #12
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80012e8:	b480      	push	{r7}
 80012ea:	b085      	sub	sp, #20
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
 80012f0:	460b      	mov	r3, r1
 80012f2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	695b      	ldr	r3, [r3, #20]
 80012f8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80012fa:	887a      	ldrh	r2, [r7, #2]
 80012fc:	68fb      	ldr	r3, [r7, #12]
 80012fe:	4013      	ands	r3, r2
 8001300:	041a      	lsls	r2, r3, #16
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	43d9      	mvns	r1, r3
 8001306:	887b      	ldrh	r3, [r7, #2]
 8001308:	400b      	ands	r3, r1
 800130a:	431a      	orrs	r2, r3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	619a      	str	r2, [r3, #24]
}
 8001310:	bf00      	nop
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr

0800131c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800131c:	b480      	push	{r7}
 800131e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001320:	4b0d      	ldr	r3, [pc, #52]	; (8001358 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001328:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800132c:	d102      	bne.n	8001334 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800132e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001332:	e00b      	b.n	800134c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8001334:	4b08      	ldr	r3, [pc, #32]	; (8001358 <HAL_PWREx_GetVoltageRange+0x3c>)
 8001336:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800133a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800133e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001342:	d102      	bne.n	800134a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8001344:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001348:	e000      	b.n	800134c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800134a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800134c:	4618      	mov	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001354:	4770      	bx	lr
 8001356:	bf00      	nop
 8001358:	40007000 	.word	0x40007000

0800135c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800135c:	b480      	push	{r7}
 800135e:	b085      	sub	sp, #20
 8001360:	af00      	add	r7, sp, #0
 8001362:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d141      	bne.n	80013ee <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800136a:	4b4b      	ldr	r3, [pc, #300]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001372:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001376:	d131      	bne.n	80013dc <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001378:	4b47      	ldr	r3, [pc, #284]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800137a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800137e:	4a46      	ldr	r2, [pc, #280]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001380:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001384:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001388:	4b43      	ldr	r3, [pc, #268]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001390:	4a41      	ldr	r2, [pc, #260]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001392:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001396:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001398:	4b40      	ldr	r3, [pc, #256]	; (800149c <HAL_PWREx_ControlVoltageScaling+0x140>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	2232      	movs	r2, #50	; 0x32
 800139e:	fb02 f303 	mul.w	r3, r2, r3
 80013a2:	4a3f      	ldr	r2, [pc, #252]	; (80014a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80013a4:	fba2 2303 	umull	r2, r3, r2, r3
 80013a8:	0c9b      	lsrs	r3, r3, #18
 80013aa:	3301      	adds	r3, #1
 80013ac:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013ae:	e002      	b.n	80013b6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	3b01      	subs	r3, #1
 80013b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80013b6:	4b38      	ldr	r3, [pc, #224]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013b8:	695b      	ldr	r3, [r3, #20]
 80013ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013c2:	d102      	bne.n	80013ca <HAL_PWREx_ControlVoltageScaling+0x6e>
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d1f2      	bne.n	80013b0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80013ca:	4b33      	ldr	r3, [pc, #204]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80013d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80013d6:	d158      	bne.n	800148a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80013d8:	2303      	movs	r3, #3
 80013da:	e057      	b.n	800148c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80013dc:	4b2e      	ldr	r3, [pc, #184]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80013e2:	4a2d      	ldr	r2, [pc, #180]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013e4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80013e8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80013ec:	e04d      	b.n	800148a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80013f4:	d141      	bne.n	800147a <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80013f6:	4b28      	ldr	r3, [pc, #160]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80013fe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001402:	d131      	bne.n	8001468 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001404:	4b24      	ldr	r3, [pc, #144]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001406:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800140a:	4a23      	ldr	r2, [pc, #140]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800140c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001410:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001414:	4b20      	ldr	r3, [pc, #128]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800141c:	4a1e      	ldr	r2, [pc, #120]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800141e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001422:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8001424:	4b1d      	ldr	r3, [pc, #116]	; (800149c <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	2232      	movs	r2, #50	; 0x32
 800142a:	fb02 f303 	mul.w	r3, r2, r3
 800142e:	4a1c      	ldr	r2, [pc, #112]	; (80014a0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001430:	fba2 2303 	umull	r2, r3, r2, r3
 8001434:	0c9b      	lsrs	r3, r3, #18
 8001436:	3301      	adds	r3, #1
 8001438:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800143a:	e002      	b.n	8001442 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	3b01      	subs	r3, #1
 8001440:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001442:	4b15      	ldr	r3, [pc, #84]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001444:	695b      	ldr	r3, [r3, #20]
 8001446:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800144a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800144e:	d102      	bne.n	8001456 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1f2      	bne.n	800143c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001456:	4b10      	ldr	r3, [pc, #64]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001458:	695b      	ldr	r3, [r3, #20]
 800145a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800145e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001462:	d112      	bne.n	800148a <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e011      	b.n	800148c <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001468:	4b0b      	ldr	r3, [pc, #44]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800146a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800146e:	4a0a      	ldr	r2, [pc, #40]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001470:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001474:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001478:	e007      	b.n	800148a <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800147a:	4b07      	ldr	r3, [pc, #28]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001482:	4a05      	ldr	r2, [pc, #20]	; (8001498 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001484:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001488:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800148a:	2300      	movs	r3, #0
}
 800148c:	4618      	mov	r0, r3
 800148e:	3714      	adds	r7, #20
 8001490:	46bd      	mov	sp, r7
 8001492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001496:	4770      	bx	lr
 8001498:	40007000 	.word	0x40007000
 800149c:	20000000 	.word	0x20000000
 80014a0:	431bde83 	.word	0x431bde83

080014a4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80014a8:	4b05      	ldr	r3, [pc, #20]	; (80014c0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	4a04      	ldr	r2, [pc, #16]	; (80014c0 <HAL_PWREx_EnableVddIO2+0x1c>)
 80014ae:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014b2:	6053      	str	r3, [r2, #4]
}
 80014b4:	bf00      	nop
 80014b6:	46bd      	mov	sp, r7
 80014b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop
 80014c0:	40007000 	.word	0x40007000

080014c4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b088      	sub	sp, #32
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d102      	bne.n	80014d8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	f000 bc08 	b.w	8001ce8 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014d8:	4b96      	ldr	r3, [pc, #600]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 80014da:	689b      	ldr	r3, [r3, #8]
 80014dc:	f003 030c 	and.w	r3, r3, #12
 80014e0:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014e2:	4b94      	ldr	r3, [pc, #592]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	f003 0303 	and.w	r3, r3, #3
 80014ea:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f003 0310 	and.w	r3, r3, #16
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	f000 80e4 	beq.w	80016c2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80014fa:	69bb      	ldr	r3, [r7, #24]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d007      	beq.n	8001510 <HAL_RCC_OscConfig+0x4c>
 8001500:	69bb      	ldr	r3, [r7, #24]
 8001502:	2b0c      	cmp	r3, #12
 8001504:	f040 808b 	bne.w	800161e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	2b01      	cmp	r3, #1
 800150c:	f040 8087 	bne.w	800161e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001510:	4b88      	ldr	r3, [pc, #544]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 0302 	and.w	r3, r3, #2
 8001518:	2b00      	cmp	r3, #0
 800151a:	d005      	beq.n	8001528 <HAL_RCC_OscConfig+0x64>
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	699b      	ldr	r3, [r3, #24]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d101      	bne.n	8001528 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8001524:	2301      	movs	r3, #1
 8001526:	e3df      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	6a1a      	ldr	r2, [r3, #32]
 800152c:	4b81      	ldr	r3, [pc, #516]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	f003 0308 	and.w	r3, r3, #8
 8001534:	2b00      	cmp	r3, #0
 8001536:	d004      	beq.n	8001542 <HAL_RCC_OscConfig+0x7e>
 8001538:	4b7e      	ldr	r3, [pc, #504]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001540:	e005      	b.n	800154e <HAL_RCC_OscConfig+0x8a>
 8001542:	4b7c      	ldr	r3, [pc, #496]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001544:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001548:	091b      	lsrs	r3, r3, #4
 800154a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800154e:	4293      	cmp	r3, r2
 8001550:	d223      	bcs.n	800159a <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	6a1b      	ldr	r3, [r3, #32]
 8001556:	4618      	mov	r0, r3
 8001558:	f000 fdfe 	bl	8002158 <RCC_SetFlashLatencyFromMSIRange>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e3c0      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001566:	4b73      	ldr	r3, [pc, #460]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	4a72      	ldr	r2, [pc, #456]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 800156c:	f043 0308 	orr.w	r3, r3, #8
 8001570:	6013      	str	r3, [r2, #0]
 8001572:	4b70      	ldr	r3, [pc, #448]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6a1b      	ldr	r3, [r3, #32]
 800157e:	496d      	ldr	r1, [pc, #436]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001580:	4313      	orrs	r3, r2
 8001582:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001584:	4b6b      	ldr	r3, [pc, #428]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001586:	685b      	ldr	r3, [r3, #4]
 8001588:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69db      	ldr	r3, [r3, #28]
 8001590:	021b      	lsls	r3, r3, #8
 8001592:	4968      	ldr	r1, [pc, #416]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001594:	4313      	orrs	r3, r2
 8001596:	604b      	str	r3, [r1, #4]
 8001598:	e025      	b.n	80015e6 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800159a:	4b66      	ldr	r3, [pc, #408]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4a65      	ldr	r2, [pc, #404]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 80015a0:	f043 0308 	orr.w	r3, r3, #8
 80015a4:	6013      	str	r3, [r2, #0]
 80015a6:	4b63      	ldr	r3, [pc, #396]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6a1b      	ldr	r3, [r3, #32]
 80015b2:	4960      	ldr	r1, [pc, #384]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 80015b4:	4313      	orrs	r3, r2
 80015b6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80015b8:	4b5e      	ldr	r3, [pc, #376]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 80015ba:	685b      	ldr	r3, [r3, #4]
 80015bc:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	69db      	ldr	r3, [r3, #28]
 80015c4:	021b      	lsls	r3, r3, #8
 80015c6:	495b      	ldr	r1, [pc, #364]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 80015c8:	4313      	orrs	r3, r2
 80015ca:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80015cc:	69bb      	ldr	r3, [r7, #24]
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d109      	bne.n	80015e6 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	6a1b      	ldr	r3, [r3, #32]
 80015d6:	4618      	mov	r0, r3
 80015d8:	f000 fdbe 	bl	8002158 <RCC_SetFlashLatencyFromMSIRange>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d001      	beq.n	80015e6 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80015e2:	2301      	movs	r3, #1
 80015e4:	e380      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015e6:	f000 fcc1 	bl	8001f6c <HAL_RCC_GetSysClockFreq>
 80015ea:	4602      	mov	r2, r0
 80015ec:	4b51      	ldr	r3, [pc, #324]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 80015ee:	689b      	ldr	r3, [r3, #8]
 80015f0:	091b      	lsrs	r3, r3, #4
 80015f2:	f003 030f 	and.w	r3, r3, #15
 80015f6:	4950      	ldr	r1, [pc, #320]	; (8001738 <HAL_RCC_OscConfig+0x274>)
 80015f8:	5ccb      	ldrb	r3, [r1, r3]
 80015fa:	f003 031f 	and.w	r3, r3, #31
 80015fe:	fa22 f303 	lsr.w	r3, r2, r3
 8001602:	4a4e      	ldr	r2, [pc, #312]	; (800173c <HAL_RCC_OscConfig+0x278>)
 8001604:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8001606:	4b4e      	ldr	r3, [pc, #312]	; (8001740 <HAL_RCC_OscConfig+0x27c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff faba 	bl	8000b84 <HAL_InitTick>
 8001610:	4603      	mov	r3, r0
 8001612:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8001614:	7bfb      	ldrb	r3, [r7, #15]
 8001616:	2b00      	cmp	r3, #0
 8001618:	d052      	beq.n	80016c0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	e364      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	699b      	ldr	r3, [r3, #24]
 8001622:	2b00      	cmp	r3, #0
 8001624:	d032      	beq.n	800168c <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8001626:	4b43      	ldr	r3, [pc, #268]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	4a42      	ldr	r2, [pc, #264]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001632:	f7ff fb9d 	bl	8000d70 <HAL_GetTick>
 8001636:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001638:	e008      	b.n	800164c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800163a:	f7ff fb99 	bl	8000d70 <HAL_GetTick>
 800163e:	4602      	mov	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	2b02      	cmp	r3, #2
 8001646:	d901      	bls.n	800164c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8001648:	2303      	movs	r3, #3
 800164a:	e34d      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800164c:	4b39      	ldr	r3, [pc, #228]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f003 0302 	and.w	r3, r3, #2
 8001654:	2b00      	cmp	r3, #0
 8001656:	d0f0      	beq.n	800163a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001658:	4b36      	ldr	r3, [pc, #216]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4a35      	ldr	r2, [pc, #212]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 800165e:	f043 0308 	orr.w	r3, r3, #8
 8001662:	6013      	str	r3, [r2, #0]
 8001664:	4b33      	ldr	r3, [pc, #204]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a1b      	ldr	r3, [r3, #32]
 8001670:	4930      	ldr	r1, [pc, #192]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001672:	4313      	orrs	r3, r2
 8001674:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001676:	4b2f      	ldr	r3, [pc, #188]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	69db      	ldr	r3, [r3, #28]
 8001682:	021b      	lsls	r3, r3, #8
 8001684:	492b      	ldr	r1, [pc, #172]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001686:	4313      	orrs	r3, r2
 8001688:	604b      	str	r3, [r1, #4]
 800168a:	e01a      	b.n	80016c2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800168c:	4b29      	ldr	r3, [pc, #164]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4a28      	ldr	r2, [pc, #160]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001692:	f023 0301 	bic.w	r3, r3, #1
 8001696:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8001698:	f7ff fb6a 	bl	8000d70 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80016a0:	f7ff fb66 	bl	8000d70 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e31a      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80016b2:	4b20      	ldr	r3, [pc, #128]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_OscConfig+0x1dc>
 80016be:	e000      	b.n	80016c2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80016c0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f003 0301 	and.w	r3, r3, #1
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d073      	beq.n	80017b6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80016ce:	69bb      	ldr	r3, [r7, #24]
 80016d0:	2b08      	cmp	r3, #8
 80016d2:	d005      	beq.n	80016e0 <HAL_RCC_OscConfig+0x21c>
 80016d4:	69bb      	ldr	r3, [r7, #24]
 80016d6:	2b0c      	cmp	r3, #12
 80016d8:	d10e      	bne.n	80016f8 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80016da:	697b      	ldr	r3, [r7, #20]
 80016dc:	2b03      	cmp	r3, #3
 80016de:	d10b      	bne.n	80016f8 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016e0:	4b14      	ldr	r3, [pc, #80]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d063      	beq.n	80017b4 <HAL_RCC_OscConfig+0x2f0>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	685b      	ldr	r3, [r3, #4]
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d15f      	bne.n	80017b4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80016f4:	2301      	movs	r3, #1
 80016f6:	e2f7      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001700:	d106      	bne.n	8001710 <HAL_RCC_OscConfig+0x24c>
 8001702:	4b0c      	ldr	r3, [pc, #48]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4a0b      	ldr	r2, [pc, #44]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001708:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800170c:	6013      	str	r3, [r2, #0]
 800170e:	e025      	b.n	800175c <HAL_RCC_OscConfig+0x298>
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001718:	d114      	bne.n	8001744 <HAL_RCC_OscConfig+0x280>
 800171a:	4b06      	ldr	r3, [pc, #24]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a05      	ldr	r2, [pc, #20]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001720:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001724:	6013      	str	r3, [r2, #0]
 8001726:	4b03      	ldr	r3, [pc, #12]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	4a02      	ldr	r2, [pc, #8]	; (8001734 <HAL_RCC_OscConfig+0x270>)
 800172c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001730:	6013      	str	r3, [r2, #0]
 8001732:	e013      	b.n	800175c <HAL_RCC_OscConfig+0x298>
 8001734:	40021000 	.word	0x40021000
 8001738:	08006d24 	.word	0x08006d24
 800173c:	20000000 	.word	0x20000000
 8001740:	20000004 	.word	0x20000004
 8001744:	4ba0      	ldr	r3, [pc, #640]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	4a9f      	ldr	r2, [pc, #636]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 800174a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800174e:	6013      	str	r3, [r2, #0]
 8001750:	4b9d      	ldr	r3, [pc, #628]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	4a9c      	ldr	r2, [pc, #624]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 8001756:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800175a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d013      	beq.n	800178c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001764:	f7ff fb04 	bl	8000d70 <HAL_GetTick>
 8001768:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800176a:	e008      	b.n	800177e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800176c:	f7ff fb00 	bl	8000d70 <HAL_GetTick>
 8001770:	4602      	mov	r2, r0
 8001772:	693b      	ldr	r3, [r7, #16]
 8001774:	1ad3      	subs	r3, r2, r3
 8001776:	2b64      	cmp	r3, #100	; 0x64
 8001778:	d901      	bls.n	800177e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800177a:	2303      	movs	r3, #3
 800177c:	e2b4      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800177e:	4b92      	ldr	r3, [pc, #584]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001786:	2b00      	cmp	r3, #0
 8001788:	d0f0      	beq.n	800176c <HAL_RCC_OscConfig+0x2a8>
 800178a:	e014      	b.n	80017b6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800178c:	f7ff faf0 	bl	8000d70 <HAL_GetTick>
 8001790:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001792:	e008      	b.n	80017a6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001794:	f7ff faec 	bl	8000d70 <HAL_GetTick>
 8001798:	4602      	mov	r2, r0
 800179a:	693b      	ldr	r3, [r7, #16]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	2b64      	cmp	r3, #100	; 0x64
 80017a0:	d901      	bls.n	80017a6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80017a2:	2303      	movs	r3, #3
 80017a4:	e2a0      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80017a6:	4b88      	ldr	r3, [pc, #544]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d1f0      	bne.n	8001794 <HAL_RCC_OscConfig+0x2d0>
 80017b2:	e000      	b.n	80017b6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f003 0302 	and.w	r3, r3, #2
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d060      	beq.n	8001884 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	2b04      	cmp	r3, #4
 80017c6:	d005      	beq.n	80017d4 <HAL_RCC_OscConfig+0x310>
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	2b0c      	cmp	r3, #12
 80017cc:	d119      	bne.n	8001802 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80017ce:	697b      	ldr	r3, [r7, #20]
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d116      	bne.n	8001802 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80017d4:	4b7c      	ldr	r3, [pc, #496]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d005      	beq.n	80017ec <HAL_RCC_OscConfig+0x328>
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	68db      	ldr	r3, [r3, #12]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d101      	bne.n	80017ec <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e27d      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017ec:	4b76      	ldr	r3, [pc, #472]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80017ee:	685b      	ldr	r3, [r3, #4]
 80017f0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	691b      	ldr	r3, [r3, #16]
 80017f8:	061b      	lsls	r3, r3, #24
 80017fa:	4973      	ldr	r1, [pc, #460]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80017fc:	4313      	orrs	r3, r2
 80017fe:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001800:	e040      	b.n	8001884 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	68db      	ldr	r3, [r3, #12]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d023      	beq.n	8001852 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800180a:	4b6f      	ldr	r3, [pc, #444]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4a6e      	ldr	r2, [pc, #440]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 8001810:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001814:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001816:	f7ff faab 	bl	8000d70 <HAL_GetTick>
 800181a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800181c:	e008      	b.n	8001830 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800181e:	f7ff faa7 	bl	8000d70 <HAL_GetTick>
 8001822:	4602      	mov	r2, r0
 8001824:	693b      	ldr	r3, [r7, #16]
 8001826:	1ad3      	subs	r3, r2, r3
 8001828:	2b02      	cmp	r3, #2
 800182a:	d901      	bls.n	8001830 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800182c:	2303      	movs	r3, #3
 800182e:	e25b      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001830:	4b65      	ldr	r3, [pc, #404]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001838:	2b00      	cmp	r3, #0
 800183a:	d0f0      	beq.n	800181e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800183c:	4b62      	ldr	r3, [pc, #392]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	691b      	ldr	r3, [r3, #16]
 8001848:	061b      	lsls	r3, r3, #24
 800184a:	495f      	ldr	r1, [pc, #380]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 800184c:	4313      	orrs	r3, r2
 800184e:	604b      	str	r3, [r1, #4]
 8001850:	e018      	b.n	8001884 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001852:	4b5d      	ldr	r3, [pc, #372]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a5c      	ldr	r2, [pc, #368]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 8001858:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800185c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800185e:	f7ff fa87 	bl	8000d70 <HAL_GetTick>
 8001862:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001864:	e008      	b.n	8001878 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001866:	f7ff fa83 	bl	8000d70 <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	2b02      	cmp	r3, #2
 8001872:	d901      	bls.n	8001878 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001874:	2303      	movs	r3, #3
 8001876:	e237      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001878:	4b53      	ldr	r3, [pc, #332]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001880:	2b00      	cmp	r3, #0
 8001882:	d1f0      	bne.n	8001866 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f003 0308 	and.w	r3, r3, #8
 800188c:	2b00      	cmp	r3, #0
 800188e:	d03c      	beq.n	800190a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	695b      	ldr	r3, [r3, #20]
 8001894:	2b00      	cmp	r3, #0
 8001896:	d01c      	beq.n	80018d2 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001898:	4b4b      	ldr	r3, [pc, #300]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 800189a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800189e:	4a4a      	ldr	r2, [pc, #296]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80018a0:	f043 0301 	orr.w	r3, r3, #1
 80018a4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018a8:	f7ff fa62 	bl	8000d70 <HAL_GetTick>
 80018ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018ae:	e008      	b.n	80018c2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018b0:	f7ff fa5e 	bl	8000d70 <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	2b02      	cmp	r3, #2
 80018bc:	d901      	bls.n	80018c2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80018be:	2303      	movs	r3, #3
 80018c0:	e212      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80018c2:	4b41      	ldr	r3, [pc, #260]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80018c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018c8:	f003 0302 	and.w	r3, r3, #2
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d0ef      	beq.n	80018b0 <HAL_RCC_OscConfig+0x3ec>
 80018d0:	e01b      	b.n	800190a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018d2:	4b3d      	ldr	r3, [pc, #244]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80018d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80018d8:	4a3b      	ldr	r2, [pc, #236]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80018da:	f023 0301 	bic.w	r3, r3, #1
 80018de:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e2:	f7ff fa45 	bl	8000d70 <HAL_GetTick>
 80018e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018e8:	e008      	b.n	80018fc <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018ea:	f7ff fa41 	bl	8000d70 <HAL_GetTick>
 80018ee:	4602      	mov	r2, r0
 80018f0:	693b      	ldr	r3, [r7, #16]
 80018f2:	1ad3      	subs	r3, r2, r3
 80018f4:	2b02      	cmp	r3, #2
 80018f6:	d901      	bls.n	80018fc <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80018f8:	2303      	movs	r3, #3
 80018fa:	e1f5      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018fc:	4b32      	ldr	r3, [pc, #200]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80018fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	2b00      	cmp	r3, #0
 8001908:	d1ef      	bne.n	80018ea <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f003 0304 	and.w	r3, r3, #4
 8001912:	2b00      	cmp	r3, #0
 8001914:	f000 80a6 	beq.w	8001a64 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001918:	2300      	movs	r3, #0
 800191a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800191c:	4b2a      	ldr	r3, [pc, #168]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 800191e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001920:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001924:	2b00      	cmp	r3, #0
 8001926:	d10d      	bne.n	8001944 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001928:	4b27      	ldr	r3, [pc, #156]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 800192a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800192c:	4a26      	ldr	r2, [pc, #152]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 800192e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001932:	6593      	str	r3, [r2, #88]	; 0x58
 8001934:	4b24      	ldr	r3, [pc, #144]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 8001936:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001938:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800193c:	60bb      	str	r3, [r7, #8]
 800193e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001940:	2301      	movs	r3, #1
 8001942:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001944:	4b21      	ldr	r3, [pc, #132]	; (80019cc <HAL_RCC_OscConfig+0x508>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800194c:	2b00      	cmp	r3, #0
 800194e:	d118      	bne.n	8001982 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001950:	4b1e      	ldr	r3, [pc, #120]	; (80019cc <HAL_RCC_OscConfig+0x508>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a1d      	ldr	r2, [pc, #116]	; (80019cc <HAL_RCC_OscConfig+0x508>)
 8001956:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800195a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800195c:	f7ff fa08 	bl	8000d70 <HAL_GetTick>
 8001960:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001962:	e008      	b.n	8001976 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001964:	f7ff fa04 	bl	8000d70 <HAL_GetTick>
 8001968:	4602      	mov	r2, r0
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	1ad3      	subs	r3, r2, r3
 800196e:	2b02      	cmp	r3, #2
 8001970:	d901      	bls.n	8001976 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001972:	2303      	movs	r3, #3
 8001974:	e1b8      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001976:	4b15      	ldr	r3, [pc, #84]	; (80019cc <HAL_RCC_OscConfig+0x508>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800197e:	2b00      	cmp	r3, #0
 8001980:	d0f0      	beq.n	8001964 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	2b01      	cmp	r3, #1
 8001988:	d108      	bne.n	800199c <HAL_RCC_OscConfig+0x4d8>
 800198a:	4b0f      	ldr	r3, [pc, #60]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 800198c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001990:	4a0d      	ldr	r2, [pc, #52]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 8001992:	f043 0301 	orr.w	r3, r3, #1
 8001996:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800199a:	e029      	b.n	80019f0 <HAL_RCC_OscConfig+0x52c>
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	689b      	ldr	r3, [r3, #8]
 80019a0:	2b05      	cmp	r3, #5
 80019a2:	d115      	bne.n	80019d0 <HAL_RCC_OscConfig+0x50c>
 80019a4:	4b08      	ldr	r3, [pc, #32]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80019a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019aa:	4a07      	ldr	r2, [pc, #28]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80019ac:	f043 0304 	orr.w	r3, r3, #4
 80019b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019b4:	4b04      	ldr	r3, [pc, #16]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80019b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019ba:	4a03      	ldr	r2, [pc, #12]	; (80019c8 <HAL_RCC_OscConfig+0x504>)
 80019bc:	f043 0301 	orr.w	r3, r3, #1
 80019c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019c4:	e014      	b.n	80019f0 <HAL_RCC_OscConfig+0x52c>
 80019c6:	bf00      	nop
 80019c8:	40021000 	.word	0x40021000
 80019cc:	40007000 	.word	0x40007000
 80019d0:	4b9d      	ldr	r3, [pc, #628]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 80019d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019d6:	4a9c      	ldr	r2, [pc, #624]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 80019d8:	f023 0301 	bic.w	r3, r3, #1
 80019dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80019e0:	4b99      	ldr	r3, [pc, #612]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 80019e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80019e6:	4a98      	ldr	r2, [pc, #608]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 80019e8:	f023 0304 	bic.w	r3, r3, #4
 80019ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d016      	beq.n	8001a26 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019f8:	f7ff f9ba 	bl	8000d70 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019fe:	e00a      	b.n	8001a16 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a00:	f7ff f9b6 	bl	8000d70 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d901      	bls.n	8001a16 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001a12:	2303      	movs	r3, #3
 8001a14:	e168      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001a16:	4b8c      	ldr	r3, [pc, #560]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001a18:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a1c:	f003 0302 	and.w	r3, r3, #2
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d0ed      	beq.n	8001a00 <HAL_RCC_OscConfig+0x53c>
 8001a24:	e015      	b.n	8001a52 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a26:	f7ff f9a3 	bl	8000d70 <HAL_GetTick>
 8001a2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a2c:	e00a      	b.n	8001a44 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a2e:	f7ff f99f 	bl	8000d70 <HAL_GetTick>
 8001a32:	4602      	mov	r2, r0
 8001a34:	693b      	ldr	r3, [r7, #16]
 8001a36:	1ad3      	subs	r3, r2, r3
 8001a38:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a3c:	4293      	cmp	r3, r2
 8001a3e:	d901      	bls.n	8001a44 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001a40:	2303      	movs	r3, #3
 8001a42:	e151      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a44:	4b80      	ldr	r3, [pc, #512]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d1ed      	bne.n	8001a2e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a52:	7ffb      	ldrb	r3, [r7, #31]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d105      	bne.n	8001a64 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a58:	4b7b      	ldr	r3, [pc, #492]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001a5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a5c:	4a7a      	ldr	r2, [pc, #488]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001a5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a62:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f003 0320 	and.w	r3, r3, #32
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d03c      	beq.n	8001aea <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d01c      	beq.n	8001ab2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001a78:	4b73      	ldr	r3, [pc, #460]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001a7a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001a7e:	4a72      	ldr	r2, [pc, #456]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001a80:	f043 0301 	orr.w	r3, r3, #1
 8001a84:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a88:	f7ff f972 	bl	8000d70 <HAL_GetTick>
 8001a8c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001a8e:	e008      	b.n	8001aa2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a90:	f7ff f96e 	bl	8000d70 <HAL_GetTick>
 8001a94:	4602      	mov	r2, r0
 8001a96:	693b      	ldr	r3, [r7, #16]
 8001a98:	1ad3      	subs	r3, r2, r3
 8001a9a:	2b02      	cmp	r3, #2
 8001a9c:	d901      	bls.n	8001aa2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8001a9e:	2303      	movs	r3, #3
 8001aa0:	e122      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001aa2:	4b69      	ldr	r3, [pc, #420]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001aa4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001aa8:	f003 0302 	and.w	r3, r3, #2
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d0ef      	beq.n	8001a90 <HAL_RCC_OscConfig+0x5cc>
 8001ab0:	e01b      	b.n	8001aea <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ab2:	4b65      	ldr	r3, [pc, #404]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001ab4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ab8:	4a63      	ldr	r2, [pc, #396]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001aba:	f023 0301 	bic.w	r3, r3, #1
 8001abe:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ac2:	f7ff f955 	bl	8000d70 <HAL_GetTick>
 8001ac6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ac8:	e008      	b.n	8001adc <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001aca:	f7ff f951 	bl	8000d70 <HAL_GetTick>
 8001ace:	4602      	mov	r2, r0
 8001ad0:	693b      	ldr	r3, [r7, #16]
 8001ad2:	1ad3      	subs	r3, r2, r3
 8001ad4:	2b02      	cmp	r3, #2
 8001ad6:	d901      	bls.n	8001adc <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	e105      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001adc:	4b5a      	ldr	r3, [pc, #360]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001ade:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001ae2:	f003 0302 	and.w	r3, r3, #2
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d1ef      	bne.n	8001aca <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001aea:	687b      	ldr	r3, [r7, #4]
 8001aec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	f000 80f9 	beq.w	8001ce6 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	f040 80cf 	bne.w	8001c9c <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001afe:	4b52      	ldr	r3, [pc, #328]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001b00:	68db      	ldr	r3, [r3, #12]
 8001b02:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	f003 0203 	and.w	r2, r3, #3
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b0e:	429a      	cmp	r2, r3
 8001b10:	d12c      	bne.n	8001b6c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b20:	429a      	cmp	r2, r3
 8001b22:	d123      	bne.n	8001b6c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b2e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001b30:	429a      	cmp	r2, r3
 8001b32:	d11b      	bne.n	8001b6c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b3e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001b40:	429a      	cmp	r2, r3
 8001b42:	d113      	bne.n	8001b6c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b4e:	085b      	lsrs	r3, r3, #1
 8001b50:	3b01      	subs	r3, #1
 8001b52:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d109      	bne.n	8001b6c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001b58:	697b      	ldr	r3, [r7, #20]
 8001b5a:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b62:	085b      	lsrs	r3, r3, #1
 8001b64:	3b01      	subs	r3, #1
 8001b66:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d071      	beq.n	8001c50 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	2b0c      	cmp	r3, #12
 8001b70:	d068      	beq.n	8001c44 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001b72:	4b35      	ldr	r3, [pc, #212]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d105      	bne.n	8001b8a <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001b7e:	4b32      	ldr	r3, [pc, #200]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d001      	beq.n	8001b8e <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8001b8a:	2301      	movs	r3, #1
 8001b8c:	e0ac      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001b8e:	4b2e      	ldr	r3, [pc, #184]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	4a2d      	ldr	r2, [pc, #180]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001b94:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001b98:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001b9a:	f7ff f8e9 	bl	8000d70 <HAL_GetTick>
 8001b9e:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ba0:	e008      	b.n	8001bb4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ba2:	f7ff f8e5 	bl	8000d70 <HAL_GetTick>
 8001ba6:	4602      	mov	r2, r0
 8001ba8:	693b      	ldr	r3, [r7, #16]
 8001baa:	1ad3      	subs	r3, r2, r3
 8001bac:	2b02      	cmp	r3, #2
 8001bae:	d901      	bls.n	8001bb4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8001bb0:	2303      	movs	r3, #3
 8001bb2:	e099      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bb4:	4b24      	ldr	r3, [pc, #144]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d1f0      	bne.n	8001ba2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bc0:	4b21      	ldr	r3, [pc, #132]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001bc2:	68da      	ldr	r2, [r3, #12]
 8001bc4:	4b21      	ldr	r3, [pc, #132]	; (8001c4c <HAL_RCC_OscConfig+0x788>)
 8001bc6:	4013      	ands	r3, r2
 8001bc8:	687a      	ldr	r2, [r7, #4]
 8001bca:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001bcc:	687a      	ldr	r2, [r7, #4]
 8001bce:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001bd0:	3a01      	subs	r2, #1
 8001bd2:	0112      	lsls	r2, r2, #4
 8001bd4:	4311      	orrs	r1, r2
 8001bd6:	687a      	ldr	r2, [r7, #4]
 8001bd8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001bda:	0212      	lsls	r2, r2, #8
 8001bdc:	4311      	orrs	r1, r2
 8001bde:	687a      	ldr	r2, [r7, #4]
 8001be0:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8001be2:	0852      	lsrs	r2, r2, #1
 8001be4:	3a01      	subs	r2, #1
 8001be6:	0552      	lsls	r2, r2, #21
 8001be8:	4311      	orrs	r1, r2
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001bee:	0852      	lsrs	r2, r2, #1
 8001bf0:	3a01      	subs	r2, #1
 8001bf2:	0652      	lsls	r2, r2, #25
 8001bf4:	4311      	orrs	r1, r2
 8001bf6:	687a      	ldr	r2, [r7, #4]
 8001bf8:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001bfa:	06d2      	lsls	r2, r2, #27
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	4912      	ldr	r1, [pc, #72]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001c00:	4313      	orrs	r3, r2
 8001c02:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001c04:	4b10      	ldr	r3, [pc, #64]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a0f      	ldr	r2, [pc, #60]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001c0a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c0e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c10:	4b0d      	ldr	r3, [pc, #52]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001c12:	68db      	ldr	r3, [r3, #12]
 8001c14:	4a0c      	ldr	r2, [pc, #48]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001c16:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c1a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001c1c:	f7ff f8a8 	bl	8000d70 <HAL_GetTick>
 8001c20:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c22:	e008      	b.n	8001c36 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c24:	f7ff f8a4 	bl	8000d70 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	1ad3      	subs	r3, r2, r3
 8001c2e:	2b02      	cmp	r3, #2
 8001c30:	d901      	bls.n	8001c36 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8001c32:	2303      	movs	r3, #3
 8001c34:	e058      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c36:	4b04      	ldr	r3, [pc, #16]	; (8001c48 <HAL_RCC_OscConfig+0x784>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d0f0      	beq.n	8001c24 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c42:	e050      	b.n	8001ce6 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001c44:	2301      	movs	r3, #1
 8001c46:	e04f      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
 8001c48:	40021000 	.word	0x40021000
 8001c4c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c50:	4b27      	ldr	r3, [pc, #156]	; (8001cf0 <HAL_RCC_OscConfig+0x82c>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c58:	2b00      	cmp	r3, #0
 8001c5a:	d144      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001c5c:	4b24      	ldr	r3, [pc, #144]	; (8001cf0 <HAL_RCC_OscConfig+0x82c>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4a23      	ldr	r2, [pc, #140]	; (8001cf0 <HAL_RCC_OscConfig+0x82c>)
 8001c62:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c66:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c68:	4b21      	ldr	r3, [pc, #132]	; (8001cf0 <HAL_RCC_OscConfig+0x82c>)
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	4a20      	ldr	r2, [pc, #128]	; (8001cf0 <HAL_RCC_OscConfig+0x82c>)
 8001c6e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001c72:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001c74:	f7ff f87c 	bl	8000d70 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c7a:	e008      	b.n	8001c8e <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c7c:	f7ff f878 	bl	8000d70 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	2b02      	cmp	r3, #2
 8001c88:	d901      	bls.n	8001c8e <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8001c8a:	2303      	movs	r3, #3
 8001c8c:	e02c      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c8e:	4b18      	ldr	r3, [pc, #96]	; (8001cf0 <HAL_RCC_OscConfig+0x82c>)
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d0f0      	beq.n	8001c7c <HAL_RCC_OscConfig+0x7b8>
 8001c9a:	e024      	b.n	8001ce6 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	2b0c      	cmp	r3, #12
 8001ca0:	d01f      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ca2:	4b13      	ldr	r3, [pc, #76]	; (8001cf0 <HAL_RCC_OscConfig+0x82c>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	4a12      	ldr	r2, [pc, #72]	; (8001cf0 <HAL_RCC_OscConfig+0x82c>)
 8001ca8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001cac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cae:	f7ff f85f 	bl	8000d70 <HAL_GetTick>
 8001cb2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cb4:	e008      	b.n	8001cc8 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cb6:	f7ff f85b 	bl	8000d70 <HAL_GetTick>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	1ad3      	subs	r3, r2, r3
 8001cc0:	2b02      	cmp	r3, #2
 8001cc2:	d901      	bls.n	8001cc8 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8001cc4:	2303      	movs	r3, #3
 8001cc6:	e00f      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cc8:	4b09      	ldr	r3, [pc, #36]	; (8001cf0 <HAL_RCC_OscConfig+0x82c>)
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d1f0      	bne.n	8001cb6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8001cd4:	4b06      	ldr	r3, [pc, #24]	; (8001cf0 <HAL_RCC_OscConfig+0x82c>)
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	4905      	ldr	r1, [pc, #20]	; (8001cf0 <HAL_RCC_OscConfig+0x82c>)
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <HAL_RCC_OscConfig+0x830>)
 8001cdc:	4013      	ands	r3, r2
 8001cde:	60cb      	str	r3, [r1, #12]
 8001ce0:	e001      	b.n	8001ce6 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e000      	b.n	8001ce8 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8001ce6:	2300      	movs	r3, #0
}
 8001ce8:	4618      	mov	r0, r3
 8001cea:	3720      	adds	r7, #32
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd80      	pop	{r7, pc}
 8001cf0:	40021000 	.word	0x40021000
 8001cf4:	feeefffc 	.word	0xfeeefffc

08001cf8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
 8001d00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	e11d      	b.n	8001f4c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001d10:	4b90      	ldr	r3, [pc, #576]	; (8001f54 <HAL_RCC_ClockConfig+0x25c>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f003 030f 	and.w	r3, r3, #15
 8001d18:	683a      	ldr	r2, [r7, #0]
 8001d1a:	429a      	cmp	r2, r3
 8001d1c:	d910      	bls.n	8001d40 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d1e:	4b8d      	ldr	r3, [pc, #564]	; (8001f54 <HAL_RCC_ClockConfig+0x25c>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f023 020f 	bic.w	r2, r3, #15
 8001d26:	498b      	ldr	r1, [pc, #556]	; (8001f54 <HAL_RCC_ClockConfig+0x25c>)
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d2e:	4b89      	ldr	r3, [pc, #548]	; (8001f54 <HAL_RCC_ClockConfig+0x25c>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 030f 	and.w	r3, r3, #15
 8001d36:	683a      	ldr	r2, [r7, #0]
 8001d38:	429a      	cmp	r2, r3
 8001d3a:	d001      	beq.n	8001d40 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	e105      	b.n	8001f4c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	f003 0302 	and.w	r3, r3, #2
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d010      	beq.n	8001d6e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	689a      	ldr	r2, [r3, #8]
 8001d50:	4b81      	ldr	r3, [pc, #516]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001d52:	689b      	ldr	r3, [r3, #8]
 8001d54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d908      	bls.n	8001d6e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d5c:	4b7e      	ldr	r3, [pc, #504]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	497b      	ldr	r1, [pc, #492]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d079      	beq.n	8001e6e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	2b03      	cmp	r3, #3
 8001d80:	d11e      	bne.n	8001dc0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001d82:	4b75      	ldr	r3, [pc, #468]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d101      	bne.n	8001d92 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	e0dc      	b.n	8001f4c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8001d92:	f000 fa3b 	bl	800220c <RCC_GetSysClockFreqFromPLLSource>
 8001d96:	4603      	mov	r3, r0
 8001d98:	4a70      	ldr	r2, [pc, #448]	; (8001f5c <HAL_RCC_ClockConfig+0x264>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d946      	bls.n	8001e2c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001d9e:	4b6e      	ldr	r3, [pc, #440]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d140      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001daa:	4b6b      	ldr	r3, [pc, #428]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001db2:	4a69      	ldr	r2, [pc, #420]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001db4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001db8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001dba:	2380      	movs	r3, #128	; 0x80
 8001dbc:	617b      	str	r3, [r7, #20]
 8001dbe:	e035      	b.n	8001e2c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	685b      	ldr	r3, [r3, #4]
 8001dc4:	2b02      	cmp	r3, #2
 8001dc6:	d107      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001dc8:	4b63      	ldr	r3, [pc, #396]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d115      	bne.n	8001e00 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e0b9      	b.n	8001f4c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d107      	bne.n	8001df0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001de0:	4b5d      	ldr	r3, [pc, #372]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	f003 0302 	and.w	r3, r3, #2
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d109      	bne.n	8001e00 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001dec:	2301      	movs	r3, #1
 8001dee:	e0ad      	b.n	8001f4c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001df0:	4b59      	ldr	r3, [pc, #356]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d101      	bne.n	8001e00 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e0a5      	b.n	8001f4c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001e00:	f000 f8b4 	bl	8001f6c <HAL_RCC_GetSysClockFreq>
 8001e04:	4603      	mov	r3, r0
 8001e06:	4a55      	ldr	r2, [pc, #340]	; (8001f5c <HAL_RCC_ClockConfig+0x264>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d90f      	bls.n	8001e2c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001e0c:	4b52      	ldr	r3, [pc, #328]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d109      	bne.n	8001e2c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001e18:	4b4f      	ldr	r3, [pc, #316]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001e1a:	689b      	ldr	r3, [r3, #8]
 8001e1c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e20:	4a4d      	ldr	r2, [pc, #308]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001e22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001e26:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001e28:	2380      	movs	r3, #128	; 0x80
 8001e2a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e2c:	4b4a      	ldr	r3, [pc, #296]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001e2e:	689b      	ldr	r3, [r3, #8]
 8001e30:	f023 0203 	bic.w	r2, r3, #3
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	4947      	ldr	r1, [pc, #284]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e3e:	f7fe ff97 	bl	8000d70 <HAL_GetTick>
 8001e42:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e44:	e00a      	b.n	8001e5c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e46:	f7fe ff93 	bl	8000d70 <HAL_GetTick>
 8001e4a:	4602      	mov	r2, r0
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	1ad3      	subs	r3, r2, r3
 8001e50:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e54:	4293      	cmp	r3, r2
 8001e56:	d901      	bls.n	8001e5c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8001e58:	2303      	movs	r3, #3
 8001e5a:	e077      	b.n	8001f4c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e5c:	4b3e      	ldr	r3, [pc, #248]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001e5e:	689b      	ldr	r3, [r3, #8]
 8001e60:	f003 020c 	and.w	r2, r3, #12
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	009b      	lsls	r3, r3, #2
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d1eb      	bne.n	8001e46 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8001e6e:	697b      	ldr	r3, [r7, #20]
 8001e70:	2b80      	cmp	r3, #128	; 0x80
 8001e72:	d105      	bne.n	8001e80 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001e74:	4b38      	ldr	r3, [pc, #224]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	4a37      	ldr	r2, [pc, #220]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001e7a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001e7e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f003 0302 	and.w	r3, r3, #2
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d010      	beq.n	8001eae <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	689a      	ldr	r2, [r3, #8]
 8001e90:	4b31      	ldr	r3, [pc, #196]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001e92:	689b      	ldr	r3, [r3, #8]
 8001e94:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e98:	429a      	cmp	r2, r3
 8001e9a:	d208      	bcs.n	8001eae <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e9c:	4b2e      	ldr	r3, [pc, #184]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	492b      	ldr	r1, [pc, #172]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001eaa:	4313      	orrs	r3, r2
 8001eac:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001eae:	4b29      	ldr	r3, [pc, #164]	; (8001f54 <HAL_RCC_ClockConfig+0x25c>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f003 030f 	and.w	r3, r3, #15
 8001eb6:	683a      	ldr	r2, [r7, #0]
 8001eb8:	429a      	cmp	r2, r3
 8001eba:	d210      	bcs.n	8001ede <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ebc:	4b25      	ldr	r3, [pc, #148]	; (8001f54 <HAL_RCC_ClockConfig+0x25c>)
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f023 020f 	bic.w	r2, r3, #15
 8001ec4:	4923      	ldr	r1, [pc, #140]	; (8001f54 <HAL_RCC_ClockConfig+0x25c>)
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	4313      	orrs	r3, r2
 8001eca:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ecc:	4b21      	ldr	r3, [pc, #132]	; (8001f54 <HAL_RCC_ClockConfig+0x25c>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	f003 030f 	and.w	r3, r3, #15
 8001ed4:	683a      	ldr	r2, [r7, #0]
 8001ed6:	429a      	cmp	r2, r3
 8001ed8:	d001      	beq.n	8001ede <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	e036      	b.n	8001f4c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f003 0304 	and.w	r3, r3, #4
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d008      	beq.n	8001efc <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001eea:	4b1b      	ldr	r3, [pc, #108]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001eec:	689b      	ldr	r3, [r3, #8]
 8001eee:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	68db      	ldr	r3, [r3, #12]
 8001ef6:	4918      	ldr	r1, [pc, #96]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001ef8:	4313      	orrs	r3, r2
 8001efa:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0308 	and.w	r3, r3, #8
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d009      	beq.n	8001f1c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f08:	4b13      	ldr	r3, [pc, #76]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	691b      	ldr	r3, [r3, #16]
 8001f14:	00db      	lsls	r3, r3, #3
 8001f16:	4910      	ldr	r1, [pc, #64]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001f1c:	f000 f826 	bl	8001f6c <HAL_RCC_GetSysClockFreq>
 8001f20:	4602      	mov	r2, r0
 8001f22:	4b0d      	ldr	r3, [pc, #52]	; (8001f58 <HAL_RCC_ClockConfig+0x260>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	091b      	lsrs	r3, r3, #4
 8001f28:	f003 030f 	and.w	r3, r3, #15
 8001f2c:	490c      	ldr	r1, [pc, #48]	; (8001f60 <HAL_RCC_ClockConfig+0x268>)
 8001f2e:	5ccb      	ldrb	r3, [r1, r3]
 8001f30:	f003 031f 	and.w	r3, r3, #31
 8001f34:	fa22 f303 	lsr.w	r3, r2, r3
 8001f38:	4a0a      	ldr	r2, [pc, #40]	; (8001f64 <HAL_RCC_ClockConfig+0x26c>)
 8001f3a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001f3c:	4b0a      	ldr	r3, [pc, #40]	; (8001f68 <HAL_RCC_ClockConfig+0x270>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	4618      	mov	r0, r3
 8001f42:	f7fe fe1f 	bl	8000b84 <HAL_InitTick>
 8001f46:	4603      	mov	r3, r0
 8001f48:	73fb      	strb	r3, [r7, #15]

  return status;
 8001f4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	3718      	adds	r7, #24
 8001f50:	46bd      	mov	sp, r7
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	40022000 	.word	0x40022000
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	04c4b400 	.word	0x04c4b400
 8001f60:	08006d24 	.word	0x08006d24
 8001f64:	20000000 	.word	0x20000000
 8001f68:	20000004 	.word	0x20000004

08001f6c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b089      	sub	sp, #36	; 0x24
 8001f70:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f72:	2300      	movs	r3, #0
 8001f74:	61fb      	str	r3, [r7, #28]
 8001f76:	2300      	movs	r3, #0
 8001f78:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f7a:	4b3e      	ldr	r3, [pc, #248]	; (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f7c:	689b      	ldr	r3, [r3, #8]
 8001f7e:	f003 030c 	and.w	r3, r3, #12
 8001f82:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f84:	4b3b      	ldr	r3, [pc, #236]	; (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	f003 0303 	and.w	r3, r3, #3
 8001f8c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d005      	beq.n	8001fa0 <HAL_RCC_GetSysClockFreq+0x34>
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	2b0c      	cmp	r3, #12
 8001f98:	d121      	bne.n	8001fde <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	2b01      	cmp	r3, #1
 8001f9e:	d11e      	bne.n	8001fde <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001fa0:	4b34      	ldr	r3, [pc, #208]	; (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0308 	and.w	r3, r3, #8
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d107      	bne.n	8001fbc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001fac:	4b31      	ldr	r3, [pc, #196]	; (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001fb2:	0a1b      	lsrs	r3, r3, #8
 8001fb4:	f003 030f 	and.w	r3, r3, #15
 8001fb8:	61fb      	str	r3, [r7, #28]
 8001fba:	e005      	b.n	8001fc8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001fbc:	4b2d      	ldr	r3, [pc, #180]	; (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001fc8:	4a2b      	ldr	r2, [pc, #172]	; (8002078 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001fca:	69fb      	ldr	r3, [r7, #28]
 8001fcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001fd0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d10d      	bne.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001fd8:	69fb      	ldr	r3, [r7, #28]
 8001fda:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001fdc:	e00a      	b.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001fde:	693b      	ldr	r3, [r7, #16]
 8001fe0:	2b04      	cmp	r3, #4
 8001fe2:	d102      	bne.n	8001fea <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001fe4:	4b25      	ldr	r3, [pc, #148]	; (800207c <HAL_RCC_GetSysClockFreq+0x110>)
 8001fe6:	61bb      	str	r3, [r7, #24]
 8001fe8:	e004      	b.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001fea:	693b      	ldr	r3, [r7, #16]
 8001fec:	2b08      	cmp	r3, #8
 8001fee:	d101      	bne.n	8001ff4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001ff0:	4b23      	ldr	r3, [pc, #140]	; (8002080 <HAL_RCC_GetSysClockFreq+0x114>)
 8001ff2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	2b0c      	cmp	r3, #12
 8001ff8:	d134      	bne.n	8002064 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001ffa:	4b1e      	ldr	r3, [pc, #120]	; (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8001ffc:	68db      	ldr	r3, [r3, #12]
 8001ffe:	f003 0303 	and.w	r3, r3, #3
 8002002:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002004:	68bb      	ldr	r3, [r7, #8]
 8002006:	2b02      	cmp	r3, #2
 8002008:	d003      	beq.n	8002012 <HAL_RCC_GetSysClockFreq+0xa6>
 800200a:	68bb      	ldr	r3, [r7, #8]
 800200c:	2b03      	cmp	r3, #3
 800200e:	d003      	beq.n	8002018 <HAL_RCC_GetSysClockFreq+0xac>
 8002010:	e005      	b.n	800201e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002012:	4b1a      	ldr	r3, [pc, #104]	; (800207c <HAL_RCC_GetSysClockFreq+0x110>)
 8002014:	617b      	str	r3, [r7, #20]
      break;
 8002016:	e005      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002018:	4b19      	ldr	r3, [pc, #100]	; (8002080 <HAL_RCC_GetSysClockFreq+0x114>)
 800201a:	617b      	str	r3, [r7, #20]
      break;
 800201c:	e002      	b.n	8002024 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	617b      	str	r3, [r7, #20]
      break;
 8002022:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002024:	4b13      	ldr	r3, [pc, #76]	; (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	091b      	lsrs	r3, r3, #4
 800202a:	f003 030f 	and.w	r3, r3, #15
 800202e:	3301      	adds	r3, #1
 8002030:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002032:	4b10      	ldr	r3, [pc, #64]	; (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 8002034:	68db      	ldr	r3, [r3, #12]
 8002036:	0a1b      	lsrs	r3, r3, #8
 8002038:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800203c:	697a      	ldr	r2, [r7, #20]
 800203e:	fb03 f202 	mul.w	r2, r3, r2
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	fbb2 f3f3 	udiv	r3, r2, r3
 8002048:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800204a:	4b0a      	ldr	r3, [pc, #40]	; (8002074 <HAL_RCC_GetSysClockFreq+0x108>)
 800204c:	68db      	ldr	r3, [r3, #12]
 800204e:	0e5b      	lsrs	r3, r3, #25
 8002050:	f003 0303 	and.w	r3, r3, #3
 8002054:	3301      	adds	r3, #1
 8002056:	005b      	lsls	r3, r3, #1
 8002058:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800205a:	697a      	ldr	r2, [r7, #20]
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002062:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002064:	69bb      	ldr	r3, [r7, #24]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3724      	adds	r7, #36	; 0x24
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
 8002072:	bf00      	nop
 8002074:	40021000 	.word	0x40021000
 8002078:	08006d3c 	.word	0x08006d3c
 800207c:	00f42400 	.word	0x00f42400
 8002080:	007a1200 	.word	0x007a1200

08002084 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002084:	b480      	push	{r7}
 8002086:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002088:	4b03      	ldr	r3, [pc, #12]	; (8002098 <HAL_RCC_GetHCLKFreq+0x14>)
 800208a:	681b      	ldr	r3, [r3, #0]
}
 800208c:	4618      	mov	r0, r3
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	20000000 	.word	0x20000000

0800209c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020a0:	f7ff fff0 	bl	8002084 <HAL_RCC_GetHCLKFreq>
 80020a4:	4602      	mov	r2, r0
 80020a6:	4b06      	ldr	r3, [pc, #24]	; (80020c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	0a1b      	lsrs	r3, r3, #8
 80020ac:	f003 0307 	and.w	r3, r3, #7
 80020b0:	4904      	ldr	r1, [pc, #16]	; (80020c4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020b2:	5ccb      	ldrb	r3, [r1, r3]
 80020b4:	f003 031f 	and.w	r3, r3, #31
 80020b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020bc:	4618      	mov	r0, r3
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40021000 	.word	0x40021000
 80020c4:	08006d34 	.word	0x08006d34

080020c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80020cc:	f7ff ffda 	bl	8002084 <HAL_RCC_GetHCLKFreq>
 80020d0:	4602      	mov	r2, r0
 80020d2:	4b06      	ldr	r3, [pc, #24]	; (80020ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80020d4:	689b      	ldr	r3, [r3, #8]
 80020d6:	0adb      	lsrs	r3, r3, #11
 80020d8:	f003 0307 	and.w	r3, r3, #7
 80020dc:	4904      	ldr	r1, [pc, #16]	; (80020f0 <HAL_RCC_GetPCLK2Freq+0x28>)
 80020de:	5ccb      	ldrb	r3, [r1, r3]
 80020e0:	f003 031f 	and.w	r3, r3, #31
 80020e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	bd80      	pop	{r7, pc}
 80020ec:	40021000 	.word	0x40021000
 80020f0:	08006d34 	.word	0x08006d34

080020f4 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b083      	sub	sp, #12
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]
 80020fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	220f      	movs	r2, #15
 8002102:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002104:	4b12      	ldr	r3, [pc, #72]	; (8002150 <HAL_RCC_GetClockConfig+0x5c>)
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	f003 0203 	and.w	r2, r3, #3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002110:	4b0f      	ldr	r3, [pc, #60]	; (8002150 <HAL_RCC_GetClockConfig+0x5c>)
 8002112:	689b      	ldr	r3, [r3, #8]
 8002114:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 800211c:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <HAL_RCC_GetClockConfig+0x5c>)
 800211e:	689b      	ldr	r3, [r3, #8]
 8002120:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002128:	4b09      	ldr	r3, [pc, #36]	; (8002150 <HAL_RCC_GetClockConfig+0x5c>)
 800212a:	689b      	ldr	r3, [r3, #8]
 800212c:	08db      	lsrs	r3, r3, #3
 800212e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002136:	4b07      	ldr	r3, [pc, #28]	; (8002154 <HAL_RCC_GetClockConfig+0x60>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	f003 020f 	and.w	r2, r3, #15
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	601a      	str	r2, [r3, #0]
}
 8002142:	bf00      	nop
 8002144:	370c      	adds	r7, #12
 8002146:	46bd      	mov	sp, r7
 8002148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214c:	4770      	bx	lr
 800214e:	bf00      	nop
 8002150:	40021000 	.word	0x40021000
 8002154:	40022000 	.word	0x40022000

08002158 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002160:	2300      	movs	r3, #0
 8002162:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002164:	4b27      	ldr	r3, [pc, #156]	; (8002204 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002166:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002168:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216c:	2b00      	cmp	r3, #0
 800216e:	d003      	beq.n	8002178 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002170:	f7ff f8d4 	bl	800131c <HAL_PWREx_GetVoltageRange>
 8002174:	6178      	str	r0, [r7, #20]
 8002176:	e014      	b.n	80021a2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002178:	4b22      	ldr	r3, [pc, #136]	; (8002204 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800217a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800217c:	4a21      	ldr	r2, [pc, #132]	; (8002204 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800217e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002182:	6593      	str	r3, [r2, #88]	; 0x58
 8002184:	4b1f      	ldr	r3, [pc, #124]	; (8002204 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002186:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002188:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800218c:	60fb      	str	r3, [r7, #12]
 800218e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002190:	f7ff f8c4 	bl	800131c <HAL_PWREx_GetVoltageRange>
 8002194:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002196:	4b1b      	ldr	r3, [pc, #108]	; (8002204 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8002198:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800219a:	4a1a      	ldr	r2, [pc, #104]	; (8002204 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800219c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80021a0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80021a2:	697b      	ldr	r3, [r7, #20]
 80021a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80021a8:	d10b      	bne.n	80021c2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2b80      	cmp	r3, #128	; 0x80
 80021ae:	d913      	bls.n	80021d8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2ba0      	cmp	r3, #160	; 0xa0
 80021b4:	d902      	bls.n	80021bc <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80021b6:	2302      	movs	r3, #2
 80021b8:	613b      	str	r3, [r7, #16]
 80021ba:	e00d      	b.n	80021d8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80021bc:	2301      	movs	r3, #1
 80021be:	613b      	str	r3, [r7, #16]
 80021c0:	e00a      	b.n	80021d8 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2b7f      	cmp	r3, #127	; 0x7f
 80021c6:	d902      	bls.n	80021ce <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80021c8:	2302      	movs	r3, #2
 80021ca:	613b      	str	r3, [r7, #16]
 80021cc:	e004      	b.n	80021d8 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2b70      	cmp	r3, #112	; 0x70
 80021d2:	d101      	bne.n	80021d8 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80021d4:	2301      	movs	r3, #1
 80021d6:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80021d8:	4b0b      	ldr	r3, [pc, #44]	; (8002208 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	f023 020f 	bic.w	r2, r3, #15
 80021e0:	4909      	ldr	r1, [pc, #36]	; (8002208 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80021e8:	4b07      	ldr	r3, [pc, #28]	; (8002208 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f003 030f 	and.w	r3, r3, #15
 80021f0:	693a      	ldr	r2, [r7, #16]
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d001      	beq.n	80021fa <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 80021fa:	2300      	movs	r3, #0
}
 80021fc:	4618      	mov	r0, r3
 80021fe:	3718      	adds	r7, #24
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40021000 	.word	0x40021000
 8002208:	40022000 	.word	0x40022000

0800220c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800220c:	b480      	push	{r7}
 800220e:	b087      	sub	sp, #28
 8002210:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002212:	4b2d      	ldr	r3, [pc, #180]	; (80022c8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002214:	68db      	ldr	r3, [r3, #12]
 8002216:	f003 0303 	and.w	r3, r3, #3
 800221a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2b03      	cmp	r3, #3
 8002220:	d00b      	beq.n	800223a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	2b03      	cmp	r3, #3
 8002226:	d825      	bhi.n	8002274 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	2b01      	cmp	r3, #1
 800222c:	d008      	beq.n	8002240 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	2b02      	cmp	r3, #2
 8002232:	d11f      	bne.n	8002274 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8002234:	4b25      	ldr	r3, [pc, #148]	; (80022cc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8002236:	613b      	str	r3, [r7, #16]
    break;
 8002238:	e01f      	b.n	800227a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800223a:	4b25      	ldr	r3, [pc, #148]	; (80022d0 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800223c:	613b      	str	r3, [r7, #16]
    break;
 800223e:	e01c      	b.n	800227a <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002240:	4b21      	ldr	r3, [pc, #132]	; (80022c8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0308 	and.w	r3, r3, #8
 8002248:	2b00      	cmp	r3, #0
 800224a:	d107      	bne.n	800225c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800224c:	4b1e      	ldr	r3, [pc, #120]	; (80022c8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800224e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002252:	0a1b      	lsrs	r3, r3, #8
 8002254:	f003 030f 	and.w	r3, r3, #15
 8002258:	617b      	str	r3, [r7, #20]
 800225a:	e005      	b.n	8002268 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800225c:	4b1a      	ldr	r3, [pc, #104]	; (80022c8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	091b      	lsrs	r3, r3, #4
 8002262:	f003 030f 	and.w	r3, r3, #15
 8002266:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8002268:	4a1a      	ldr	r2, [pc, #104]	; (80022d4 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002270:	613b      	str	r3, [r7, #16]
    break;
 8002272:	e002      	b.n	800227a <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8002274:	2300      	movs	r3, #0
 8002276:	613b      	str	r3, [r7, #16]
    break;
 8002278:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800227a:	4b13      	ldr	r3, [pc, #76]	; (80022c8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	091b      	lsrs	r3, r3, #4
 8002280:	f003 030f 	and.w	r3, r3, #15
 8002284:	3301      	adds	r3, #1
 8002286:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002288:	4b0f      	ldr	r3, [pc, #60]	; (80022c8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800228a:	68db      	ldr	r3, [r3, #12]
 800228c:	0a1b      	lsrs	r3, r3, #8
 800228e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002292:	693a      	ldr	r2, [r7, #16]
 8002294:	fb03 f202 	mul.w	r2, r3, r2
 8002298:	68bb      	ldr	r3, [r7, #8]
 800229a:	fbb2 f3f3 	udiv	r3, r2, r3
 800229e:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80022a0:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80022a2:	68db      	ldr	r3, [r3, #12]
 80022a4:	0e5b      	lsrs	r3, r3, #25
 80022a6:	f003 0303 	and.w	r3, r3, #3
 80022aa:	3301      	adds	r3, #1
 80022ac:	005b      	lsls	r3, r3, #1
 80022ae:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80022b0:	693a      	ldr	r2, [r7, #16]
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80022b8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80022ba:	683b      	ldr	r3, [r7, #0]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	371c      	adds	r7, #28
 80022c0:	46bd      	mov	sp, r7
 80022c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c6:	4770      	bx	lr
 80022c8:	40021000 	.word	0x40021000
 80022cc:	00f42400 	.word	0x00f42400
 80022d0:	007a1200 	.word	0x007a1200
 80022d4:	08006d3c 	.word	0x08006d3c

080022d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b086      	sub	sp, #24
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80022e0:	2300      	movs	r3, #0
 80022e2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80022e4:	2300      	movs	r3, #0
 80022e6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d040      	beq.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80022f8:	2b80      	cmp	r3, #128	; 0x80
 80022fa:	d02a      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80022fc:	2b80      	cmp	r3, #128	; 0x80
 80022fe:	d825      	bhi.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002300:	2b60      	cmp	r3, #96	; 0x60
 8002302:	d026      	beq.n	8002352 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002304:	2b60      	cmp	r3, #96	; 0x60
 8002306:	d821      	bhi.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002308:	2b40      	cmp	r3, #64	; 0x40
 800230a:	d006      	beq.n	800231a <HAL_RCCEx_PeriphCLKConfig+0x42>
 800230c:	2b40      	cmp	r3, #64	; 0x40
 800230e:	d81d      	bhi.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8002310:	2b00      	cmp	r3, #0
 8002312:	d009      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8002314:	2b20      	cmp	r3, #32
 8002316:	d010      	beq.n	800233a <HAL_RCCEx_PeriphCLKConfig+0x62>
 8002318:	e018      	b.n	800234c <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800231a:	4b89      	ldr	r3, [pc, #548]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800231c:	68db      	ldr	r3, [r3, #12]
 800231e:	4a88      	ldr	r2, [pc, #544]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002324:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002326:	e015      	b.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3304      	adds	r3, #4
 800232c:	2100      	movs	r1, #0
 800232e:	4618      	mov	r0, r3
 8002330:	f000 fb02 	bl	8002938 <RCCEx_PLLSAI1_Config>
 8002334:	4603      	mov	r3, r0
 8002336:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002338:	e00c      	b.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	3320      	adds	r3, #32
 800233e:	2100      	movs	r1, #0
 8002340:	4618      	mov	r0, r3
 8002342:	f000 fbed 	bl	8002b20 <RCCEx_PLLSAI2_Config>
 8002346:	4603      	mov	r3, r0
 8002348:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800234a:	e003      	b.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800234c:	2301      	movs	r3, #1
 800234e:	74fb      	strb	r3, [r7, #19]
      break;
 8002350:	e000      	b.n	8002354 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8002352:	bf00      	nop
    }

    if(ret == HAL_OK)
 8002354:	7cfb      	ldrb	r3, [r7, #19]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d10b      	bne.n	8002372 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800235a:	4b79      	ldr	r3, [pc, #484]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800235c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002360:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002368:	4975      	ldr	r1, [pc, #468]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800236a:	4313      	orrs	r3, r2
 800236c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8002370:	e001      	b.n	8002376 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002372:	7cfb      	ldrb	r3, [r7, #19]
 8002374:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d047      	beq.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002386:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800238a:	d030      	beq.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x116>
 800238c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002390:	d82a      	bhi.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8002392:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002396:	d02a      	beq.n	80023ee <HAL_RCCEx_PeriphCLKConfig+0x116>
 8002398:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800239c:	d824      	bhi.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800239e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023a2:	d008      	beq.n	80023b6 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80023a4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80023a8:	d81e      	bhi.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d00a      	beq.n	80023c4 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80023ae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80023b2:	d010      	beq.n	80023d6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80023b4:	e018      	b.n	80023e8 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80023b6:	4b62      	ldr	r3, [pc, #392]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80023b8:	68db      	ldr	r3, [r3, #12]
 80023ba:	4a61      	ldr	r2, [pc, #388]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80023bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023c0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80023c2:	e015      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3304      	adds	r3, #4
 80023c8:	2100      	movs	r1, #0
 80023ca:	4618      	mov	r0, r3
 80023cc:	f000 fab4 	bl	8002938 <RCCEx_PLLSAI1_Config>
 80023d0:	4603      	mov	r3, r0
 80023d2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80023d4:	e00c      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	3320      	adds	r3, #32
 80023da:	2100      	movs	r1, #0
 80023dc:	4618      	mov	r0, r3
 80023de:	f000 fb9f 	bl	8002b20 <RCCEx_PLLSAI2_Config>
 80023e2:	4603      	mov	r3, r0
 80023e4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80023e6:	e003      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80023e8:	2301      	movs	r3, #1
 80023ea:	74fb      	strb	r3, [r7, #19]
      break;
 80023ec:	e000      	b.n	80023f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80023ee:	bf00      	nop
    }

    if(ret == HAL_OK)
 80023f0:	7cfb      	ldrb	r3, [r7, #19]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d10b      	bne.n	800240e <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80023f6:	4b52      	ldr	r3, [pc, #328]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80023f8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80023fc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002404:	494e      	ldr	r1, [pc, #312]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002406:	4313      	orrs	r3, r2
 8002408:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800240c:	e001      	b.n	8002412 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800240e:	7cfb      	ldrb	r3, [r7, #19]
 8002410:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800241a:	2b00      	cmp	r3, #0
 800241c:	f000 809f 	beq.w	800255e <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002420:	2300      	movs	r3, #0
 8002422:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002424:	4b46      	ldr	r3, [pc, #280]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002426:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002428:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d101      	bne.n	8002434 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8002430:	2301      	movs	r3, #1
 8002432:	e000      	b.n	8002436 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8002434:	2300      	movs	r3, #0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d00d      	beq.n	8002456 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800243a:	4b41      	ldr	r3, [pc, #260]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800243c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800243e:	4a40      	ldr	r2, [pc, #256]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002444:	6593      	str	r3, [r2, #88]	; 0x58
 8002446:	4b3e      	ldr	r3, [pc, #248]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800244a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800244e:	60bb      	str	r3, [r7, #8]
 8002450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002452:	2301      	movs	r3, #1
 8002454:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002456:	4b3b      	ldr	r3, [pc, #236]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a3a      	ldr	r2, [pc, #232]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800245c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002460:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002462:	f7fe fc85 	bl	8000d70 <HAL_GetTick>
 8002466:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8002468:	e009      	b.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800246a:	f7fe fc81 	bl	8000d70 <HAL_GetTick>
 800246e:	4602      	mov	r2, r0
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	1ad3      	subs	r3, r2, r3
 8002474:	2b02      	cmp	r3, #2
 8002476:	d902      	bls.n	800247e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8002478:	2303      	movs	r3, #3
 800247a:	74fb      	strb	r3, [r7, #19]
        break;
 800247c:	e005      	b.n	800248a <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800247e:	4b31      	ldr	r3, [pc, #196]	; (8002544 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002486:	2b00      	cmp	r3, #0
 8002488:	d0ef      	beq.n	800246a <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 800248a:	7cfb      	ldrb	r3, [r7, #19]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d15b      	bne.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002490:	4b2b      	ldr	r3, [pc, #172]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002492:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002496:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800249a:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800249c:	697b      	ldr	r3, [r7, #20]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d01f      	beq.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024a8:	697a      	ldr	r2, [r7, #20]
 80024aa:	429a      	cmp	r2, r3
 80024ac:	d019      	beq.n	80024e2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80024ae:	4b24      	ldr	r3, [pc, #144]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024b8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80024ba:	4b21      	ldr	r3, [pc, #132]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024c0:	4a1f      	ldr	r2, [pc, #124]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024c2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80024ca:	4b1d      	ldr	r3, [pc, #116]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024d0:	4a1b      	ldr	r2, [pc, #108]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024d2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80024da:	4a19      	ldr	r2, [pc, #100]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80024dc:	697b      	ldr	r3, [r7, #20]
 80024de:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	f003 0301 	and.w	r3, r3, #1
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d016      	beq.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024ec:	f7fe fc40 	bl	8000d70 <HAL_GetTick>
 80024f0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80024f2:	e00b      	b.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f4:	f7fe fc3c 	bl	8000d70 <HAL_GetTick>
 80024f8:	4602      	mov	r2, r0
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	1ad3      	subs	r3, r2, r3
 80024fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8002502:	4293      	cmp	r3, r2
 8002504:	d902      	bls.n	800250c <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	74fb      	strb	r3, [r7, #19]
            break;
 800250a:	e006      	b.n	800251a <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800250c:	4b0c      	ldr	r3, [pc, #48]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800250e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002512:	f003 0302 	and.w	r3, r3, #2
 8002516:	2b00      	cmp	r3, #0
 8002518:	d0ec      	beq.n	80024f4 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 800251a:	7cfb      	ldrb	r3, [r7, #19]
 800251c:	2b00      	cmp	r3, #0
 800251e:	d10c      	bne.n	800253a <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002520:	4b07      	ldr	r3, [pc, #28]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002522:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002526:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002530:	4903      	ldr	r1, [pc, #12]	; (8002540 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8002532:	4313      	orrs	r3, r2
 8002534:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002538:	e008      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800253a:	7cfb      	ldrb	r3, [r7, #19]
 800253c:	74bb      	strb	r3, [r7, #18]
 800253e:	e005      	b.n	800254c <HAL_RCCEx_PeriphCLKConfig+0x274>
 8002540:	40021000 	.word	0x40021000
 8002544:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002548:	7cfb      	ldrb	r3, [r7, #19]
 800254a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800254c:	7c7b      	ldrb	r3, [r7, #17]
 800254e:	2b01      	cmp	r3, #1
 8002550:	d105      	bne.n	800255e <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002552:	4ba0      	ldr	r3, [pc, #640]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002556:	4a9f      	ldr	r2, [pc, #636]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002558:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800255c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f003 0301 	and.w	r3, r3, #1
 8002566:	2b00      	cmp	r3, #0
 8002568:	d00a      	beq.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800256a:	4b9a      	ldr	r3, [pc, #616]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800256c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002570:	f023 0203 	bic.w	r2, r3, #3
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002578:	4996      	ldr	r1, [pc, #600]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800257a:	4313      	orrs	r3, r2
 800257c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0302 	and.w	r3, r3, #2
 8002588:	2b00      	cmp	r3, #0
 800258a:	d00a      	beq.n	80025a2 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800258c:	4b91      	ldr	r3, [pc, #580]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800258e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002592:	f023 020c 	bic.w	r2, r3, #12
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259a:	498e      	ldr	r1, [pc, #568]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800259c:	4313      	orrs	r3, r2
 800259e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f003 0304 	and.w	r3, r3, #4
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d00a      	beq.n	80025c4 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025ae:	4b89      	ldr	r3, [pc, #548]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025b4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025bc:	4985      	ldr	r1, [pc, #532]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f003 0308 	and.w	r3, r3, #8
 80025cc:	2b00      	cmp	r3, #0
 80025ce:	d00a      	beq.n	80025e6 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80025d0:	4b80      	ldr	r3, [pc, #512]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025d6:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80025de:	497d      	ldr	r1, [pc, #500]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025e0:	4313      	orrs	r3, r2
 80025e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f003 0310 	and.w	r3, r3, #16
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d00a      	beq.n	8002608 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80025f2:	4b78      	ldr	r3, [pc, #480]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80025f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025f8:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002600:	4974      	ldr	r1, [pc, #464]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002602:	4313      	orrs	r3, r2
 8002604:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0320 	and.w	r3, r3, #32
 8002610:	2b00      	cmp	r3, #0
 8002612:	d00a      	beq.n	800262a <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002614:	4b6f      	ldr	r3, [pc, #444]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002616:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800261a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002622:	496c      	ldr	r1, [pc, #432]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002624:	4313      	orrs	r3, r2
 8002626:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00a      	beq.n	800264c <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002636:	4b67      	ldr	r3, [pc, #412]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002638:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800263c:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002644:	4963      	ldr	r1, [pc, #396]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002646:	4313      	orrs	r3, r2
 8002648:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002654:	2b00      	cmp	r3, #0
 8002656:	d00a      	beq.n	800266e <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002658:	4b5e      	ldr	r3, [pc, #376]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800265a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800265e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002666:	495b      	ldr	r1, [pc, #364]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002668:	4313      	orrs	r3, r2
 800266a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00a      	beq.n	8002690 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800267a:	4b56      	ldr	r3, [pc, #344]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800267c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002680:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002688:	4952      	ldr	r1, [pc, #328]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800268a:	4313      	orrs	r3, r2
 800268c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002698:	2b00      	cmp	r3, #0
 800269a:	d00a      	beq.n	80026b2 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800269c:	4b4d      	ldr	r3, [pc, #308]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800269e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026a2:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80026aa:	494a      	ldr	r1, [pc, #296]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80026ac:	4313      	orrs	r3, r2
 80026ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d00a      	beq.n	80026d4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80026be:	4b45      	ldr	r3, [pc, #276]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80026c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026c4:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026cc:	4941      	ldr	r1, [pc, #260]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80026ce:	4313      	orrs	r3, r2
 80026d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d00a      	beq.n	80026f6 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80026e0:	4b3c      	ldr	r3, [pc, #240]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80026e2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80026e6:	f023 0203 	bic.w	r2, r3, #3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80026ee:	4939      	ldr	r1, [pc, #228]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80026f0:	4313      	orrs	r3, r2
 80026f2:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d028      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002702:	4b34      	ldr	r3, [pc, #208]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002704:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002708:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002710:	4930      	ldr	r1, [pc, #192]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002712:	4313      	orrs	r3, r2
 8002714:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800271c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002720:	d106      	bne.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002722:	4b2c      	ldr	r3, [pc, #176]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	4a2b      	ldr	r2, [pc, #172]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002728:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800272c:	60d3      	str	r3, [r2, #12]
 800272e:	e011      	b.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002734:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8002738:	d10c      	bne.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	3304      	adds	r3, #4
 800273e:	2101      	movs	r1, #1
 8002740:	4618      	mov	r0, r3
 8002742:	f000 f8f9 	bl	8002938 <RCCEx_PLLSAI1_Config>
 8002746:	4603      	mov	r3, r0
 8002748:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800274a:	7cfb      	ldrb	r3, [r7, #19]
 800274c:	2b00      	cmp	r3, #0
 800274e:	d001      	beq.n	8002754 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8002750:	7cfb      	ldrb	r3, [r7, #19]
 8002752:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800275c:	2b00      	cmp	r3, #0
 800275e:	d04d      	beq.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002764:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002768:	d108      	bne.n	800277c <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 800276a:	4b1a      	ldr	r3, [pc, #104]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800276c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002770:	4a18      	ldr	r2, [pc, #96]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002772:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002776:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800277a:	e012      	b.n	80027a2 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 800277c:	4b15      	ldr	r3, [pc, #84]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800277e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8002782:	4a14      	ldr	r2, [pc, #80]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8002784:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002788:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 800278c:	4b11      	ldr	r3, [pc, #68]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800278e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002792:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800279a:	490e      	ldr	r1, [pc, #56]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800279c:	4313      	orrs	r3, r2
 800279e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027aa:	d106      	bne.n	80027ba <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027ac:	4b09      	ldr	r3, [pc, #36]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80027ae:	68db      	ldr	r3, [r3, #12]
 80027b0:	4a08      	ldr	r2, [pc, #32]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80027b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027b6:	60d3      	str	r3, [r2, #12]
 80027b8:	e020      	b.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80027c2:	d109      	bne.n	80027d8 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80027c4:	4b03      	ldr	r3, [pc, #12]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80027c6:	68db      	ldr	r3, [r3, #12]
 80027c8:	4a02      	ldr	r2, [pc, #8]	; (80027d4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80027ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80027ce:	60d3      	str	r3, [r2, #12]
 80027d0:	e014      	b.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x524>
 80027d2:	bf00      	nop
 80027d4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80027dc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80027e0:	d10c      	bne.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	3304      	adds	r3, #4
 80027e6:	2101      	movs	r1, #1
 80027e8:	4618      	mov	r0, r3
 80027ea:	f000 f8a5 	bl	8002938 <RCCEx_PLLSAI1_Config>
 80027ee:	4603      	mov	r3, r0
 80027f0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80027f2:	7cfb      	ldrb	r3, [r7, #19]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80027f8:	7cfb      	ldrb	r3, [r7, #19]
 80027fa:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d028      	beq.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002808:	4b4a      	ldr	r3, [pc, #296]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800280a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800280e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002816:	4947      	ldr	r1, [pc, #284]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002818:	4313      	orrs	r3, r2
 800281a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002822:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002826:	d106      	bne.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002828:	4b42      	ldr	r3, [pc, #264]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800282a:	68db      	ldr	r3, [r3, #12]
 800282c:	4a41      	ldr	r2, [pc, #260]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800282e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002832:	60d3      	str	r3, [r2, #12]
 8002834:	e011      	b.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800283a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800283e:	d10c      	bne.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3304      	adds	r3, #4
 8002844:	2101      	movs	r1, #1
 8002846:	4618      	mov	r0, r3
 8002848:	f000 f876 	bl	8002938 <RCCEx_PLLSAI1_Config>
 800284c:	4603      	mov	r3, r0
 800284e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8002850:	7cfb      	ldrb	r3, [r7, #19]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d001      	beq.n	800285a <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8002856:	7cfb      	ldrb	r3, [r7, #19]
 8002858:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d01e      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002866:	4b33      	ldr	r3, [pc, #204]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002868:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800286c:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002876:	492f      	ldr	r1, [pc, #188]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002878:	4313      	orrs	r3, r2
 800287a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002884:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002888:	d10c      	bne.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	3304      	adds	r3, #4
 800288e:	2102      	movs	r1, #2
 8002890:	4618      	mov	r0, r3
 8002892:	f000 f851 	bl	8002938 <RCCEx_PLLSAI1_Config>
 8002896:	4603      	mov	r3, r0
 8002898:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800289a:	7cfb      	ldrb	r3, [r7, #19]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d001      	beq.n	80028a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80028a0:	7cfb      	ldrb	r3, [r7, #19]
 80028a2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028ac:	2b00      	cmp	r3, #0
 80028ae:	d00b      	beq.n	80028c8 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80028b0:	4b20      	ldr	r3, [pc, #128]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80028b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80028b6:	f023 0204 	bic.w	r2, r3, #4
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80028c0:	491c      	ldr	r1, [pc, #112]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80028c2:	4313      	orrs	r3, r2
 80028c4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d00b      	beq.n	80028ec <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80028d4:	4b17      	ldr	r3, [pc, #92]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80028d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80028da:	f023 0218 	bic.w	r2, r3, #24
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028e4:	4913      	ldr	r1, [pc, #76]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80028e6:	4313      	orrs	r3, r2
 80028e8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d017      	beq.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80028f8:	4b0e      	ldr	r3, [pc, #56]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80028fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80028fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002908:	490a      	ldr	r1, [pc, #40]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800290a:	4313      	orrs	r3, r2
 800290c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002916:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800291a:	d105      	bne.n	8002928 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800291c:	4b05      	ldr	r3, [pc, #20]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	4a04      	ldr	r2, [pc, #16]	; (8002934 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8002922:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002926:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8002928:	7cbb      	ldrb	r3, [r7, #18]
}
 800292a:	4618      	mov	r0, r3
 800292c:	3718      	adds	r7, #24
 800292e:	46bd      	mov	sp, r7
 8002930:	bd80      	pop	{r7, pc}
 8002932:	bf00      	nop
 8002934:	40021000 	.word	0x40021000

08002938 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002938:	b580      	push	{r7, lr}
 800293a:	b084      	sub	sp, #16
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
 8002940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002942:	2300      	movs	r3, #0
 8002944:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002946:	4b72      	ldr	r3, [pc, #456]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	f003 0303 	and.w	r3, r3, #3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d00e      	beq.n	8002970 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002952:	4b6f      	ldr	r3, [pc, #444]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	f003 0203 	and.w	r2, r3, #3
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	429a      	cmp	r2, r3
 8002960:	d103      	bne.n	800296a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	681b      	ldr	r3, [r3, #0]
       ||
 8002966:	2b00      	cmp	r3, #0
 8002968:	d142      	bne.n	80029f0 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800296a:	2301      	movs	r3, #1
 800296c:	73fb      	strb	r3, [r7, #15]
 800296e:	e03f      	b.n	80029f0 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	2b03      	cmp	r3, #3
 8002976:	d018      	beq.n	80029aa <RCCEx_PLLSAI1_Config+0x72>
 8002978:	2b03      	cmp	r3, #3
 800297a:	d825      	bhi.n	80029c8 <RCCEx_PLLSAI1_Config+0x90>
 800297c:	2b01      	cmp	r3, #1
 800297e:	d002      	beq.n	8002986 <RCCEx_PLLSAI1_Config+0x4e>
 8002980:	2b02      	cmp	r3, #2
 8002982:	d009      	beq.n	8002998 <RCCEx_PLLSAI1_Config+0x60>
 8002984:	e020      	b.n	80029c8 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002986:	4b62      	ldr	r3, [pc, #392]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	2b00      	cmp	r3, #0
 8002990:	d11d      	bne.n	80029ce <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002996:	e01a      	b.n	80029ce <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002998:	4b5d      	ldr	r3, [pc, #372]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d116      	bne.n	80029d2 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80029a8:	e013      	b.n	80029d2 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80029aa:	4b59      	ldr	r3, [pc, #356]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d10f      	bne.n	80029d6 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80029b6:	4b56      	ldr	r3, [pc, #344]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d109      	bne.n	80029d6 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80029c6:	e006      	b.n	80029d6 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80029c8:	2301      	movs	r3, #1
 80029ca:	73fb      	strb	r3, [r7, #15]
      break;
 80029cc:	e004      	b.n	80029d8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80029ce:	bf00      	nop
 80029d0:	e002      	b.n	80029d8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80029d2:	bf00      	nop
 80029d4:	e000      	b.n	80029d8 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80029d6:	bf00      	nop
    }

    if(status == HAL_OK)
 80029d8:	7bfb      	ldrb	r3, [r7, #15]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d108      	bne.n	80029f0 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80029de:	4b4c      	ldr	r3, [pc, #304]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 80029e0:	68db      	ldr	r3, [r3, #12]
 80029e2:	f023 0203 	bic.w	r2, r3, #3
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4949      	ldr	r1, [pc, #292]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 80029ec:	4313      	orrs	r3, r2
 80029ee:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80029f0:	7bfb      	ldrb	r3, [r7, #15]
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	f040 8086 	bne.w	8002b04 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80029f8:	4b45      	ldr	r3, [pc, #276]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	4a44      	ldr	r2, [pc, #272]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 80029fe:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002a02:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002a04:	f7fe f9b4 	bl	8000d70 <HAL_GetTick>
 8002a08:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a0a:	e009      	b.n	8002a20 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002a0c:	f7fe f9b0 	bl	8000d70 <HAL_GetTick>
 8002a10:	4602      	mov	r2, r0
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	1ad3      	subs	r3, r2, r3
 8002a16:	2b02      	cmp	r3, #2
 8002a18:	d902      	bls.n	8002a20 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8002a1a:	2303      	movs	r3, #3
 8002a1c:	73fb      	strb	r3, [r7, #15]
        break;
 8002a1e:	e005      	b.n	8002a2c <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8002a20:	4b3b      	ldr	r3, [pc, #236]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d1ef      	bne.n	8002a0c <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002a2c:	7bfb      	ldrb	r3, [r7, #15]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d168      	bne.n	8002b04 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002a32:	683b      	ldr	r3, [r7, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d113      	bne.n	8002a60 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a38:	4b35      	ldr	r3, [pc, #212]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a3a:	691a      	ldr	r2, [r3, #16]
 8002a3c:	4b35      	ldr	r3, [pc, #212]	; (8002b14 <RCCEx_PLLSAI1_Config+0x1dc>)
 8002a3e:	4013      	ands	r3, r2
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	6892      	ldr	r2, [r2, #8]
 8002a44:	0211      	lsls	r1, r2, #8
 8002a46:	687a      	ldr	r2, [r7, #4]
 8002a48:	68d2      	ldr	r2, [r2, #12]
 8002a4a:	06d2      	lsls	r2, r2, #27
 8002a4c:	4311      	orrs	r1, r2
 8002a4e:	687a      	ldr	r2, [r7, #4]
 8002a50:	6852      	ldr	r2, [r2, #4]
 8002a52:	3a01      	subs	r2, #1
 8002a54:	0112      	lsls	r2, r2, #4
 8002a56:	430a      	orrs	r2, r1
 8002a58:	492d      	ldr	r1, [pc, #180]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	610b      	str	r3, [r1, #16]
 8002a5e:	e02d      	b.n	8002abc <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8002a60:	683b      	ldr	r3, [r7, #0]
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d115      	bne.n	8002a92 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a66:	4b2a      	ldr	r3, [pc, #168]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a68:	691a      	ldr	r2, [r3, #16]
 8002a6a:	4b2b      	ldr	r3, [pc, #172]	; (8002b18 <RCCEx_PLLSAI1_Config+0x1e0>)
 8002a6c:	4013      	ands	r3, r2
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	6892      	ldr	r2, [r2, #8]
 8002a72:	0211      	lsls	r1, r2, #8
 8002a74:	687a      	ldr	r2, [r7, #4]
 8002a76:	6912      	ldr	r2, [r2, #16]
 8002a78:	0852      	lsrs	r2, r2, #1
 8002a7a:	3a01      	subs	r2, #1
 8002a7c:	0552      	lsls	r2, r2, #21
 8002a7e:	4311      	orrs	r1, r2
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	6852      	ldr	r2, [r2, #4]
 8002a84:	3a01      	subs	r2, #1
 8002a86:	0112      	lsls	r2, r2, #4
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	4921      	ldr	r1, [pc, #132]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	610b      	str	r3, [r1, #16]
 8002a90:	e014      	b.n	8002abc <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8002a92:	4b1f      	ldr	r3, [pc, #124]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002a94:	691a      	ldr	r2, [r3, #16]
 8002a96:	4b21      	ldr	r3, [pc, #132]	; (8002b1c <RCCEx_PLLSAI1_Config+0x1e4>)
 8002a98:	4013      	ands	r3, r2
 8002a9a:	687a      	ldr	r2, [r7, #4]
 8002a9c:	6892      	ldr	r2, [r2, #8]
 8002a9e:	0211      	lsls	r1, r2, #8
 8002aa0:	687a      	ldr	r2, [r7, #4]
 8002aa2:	6952      	ldr	r2, [r2, #20]
 8002aa4:	0852      	lsrs	r2, r2, #1
 8002aa6:	3a01      	subs	r2, #1
 8002aa8:	0652      	lsls	r2, r2, #25
 8002aaa:	4311      	orrs	r1, r2
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	6852      	ldr	r2, [r2, #4]
 8002ab0:	3a01      	subs	r2, #1
 8002ab2:	0112      	lsls	r2, r2, #4
 8002ab4:	430a      	orrs	r2, r1
 8002ab6:	4916      	ldr	r1, [pc, #88]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002ab8:	4313      	orrs	r3, r2
 8002aba:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8002abc:	4b14      	ldr	r3, [pc, #80]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	4a13      	ldr	r2, [pc, #76]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002ac2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002ac6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ac8:	f7fe f952 	bl	8000d70 <HAL_GetTick>
 8002acc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ace:	e009      	b.n	8002ae4 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8002ad0:	f7fe f94e 	bl	8000d70 <HAL_GetTick>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	1ad3      	subs	r3, r2, r3
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d902      	bls.n	8002ae4 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8002ade:	2303      	movs	r3, #3
 8002ae0:	73fb      	strb	r3, [r7, #15]
          break;
 8002ae2:	e005      	b.n	8002af0 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8002ae4:	4b0a      	ldr	r3, [pc, #40]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d0ef      	beq.n	8002ad0 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8002af0:	7bfb      	ldrb	r3, [r7, #15]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d106      	bne.n	8002b04 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8002af6:	4b06      	ldr	r3, [pc, #24]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002af8:	691a      	ldr	r2, [r3, #16]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	699b      	ldr	r3, [r3, #24]
 8002afe:	4904      	ldr	r1, [pc, #16]	; (8002b10 <RCCEx_PLLSAI1_Config+0x1d8>)
 8002b00:	4313      	orrs	r3, r2
 8002b02:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8002b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3710      	adds	r7, #16
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	40021000 	.word	0x40021000
 8002b14:	07ff800f 	.word	0x07ff800f
 8002b18:	ff9f800f 	.word	0xff9f800f
 8002b1c:	f9ff800f 	.word	0xf9ff800f

08002b20 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
 8002b28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002b2e:	4b72      	ldr	r3, [pc, #456]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	f003 0303 	and.w	r3, r3, #3
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d00e      	beq.n	8002b58 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002b3a:	4b6f      	ldr	r3, [pc, #444]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002b3c:	68db      	ldr	r3, [r3, #12]
 8002b3e:	f003 0203 	and.w	r2, r3, #3
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	429a      	cmp	r2, r3
 8002b48:	d103      	bne.n	8002b52 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
       ||
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d142      	bne.n	8002bd8 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8002b52:	2301      	movs	r3, #1
 8002b54:	73fb      	strb	r3, [r7, #15]
 8002b56:	e03f      	b.n	8002bd8 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	2b03      	cmp	r3, #3
 8002b5e:	d018      	beq.n	8002b92 <RCCEx_PLLSAI2_Config+0x72>
 8002b60:	2b03      	cmp	r3, #3
 8002b62:	d825      	bhi.n	8002bb0 <RCCEx_PLLSAI2_Config+0x90>
 8002b64:	2b01      	cmp	r3, #1
 8002b66:	d002      	beq.n	8002b6e <RCCEx_PLLSAI2_Config+0x4e>
 8002b68:	2b02      	cmp	r3, #2
 8002b6a:	d009      	beq.n	8002b80 <RCCEx_PLLSAI2_Config+0x60>
 8002b6c:	e020      	b.n	8002bb0 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002b6e:	4b62      	ldr	r3, [pc, #392]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0302 	and.w	r3, r3, #2
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d11d      	bne.n	8002bb6 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b7e:	e01a      	b.n	8002bb6 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002b80:	4b5d      	ldr	r3, [pc, #372]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d116      	bne.n	8002bba <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8002b8c:	2301      	movs	r3, #1
 8002b8e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b90:	e013      	b.n	8002bba <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8002b92:	4b59      	ldr	r3, [pc, #356]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d10f      	bne.n	8002bbe <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002b9e:	4b56      	ldr	r3, [pc, #344]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d109      	bne.n	8002bbe <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8002baa:	2301      	movs	r3, #1
 8002bac:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8002bae:	e006      	b.n	8002bbe <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	73fb      	strb	r3, [r7, #15]
      break;
 8002bb4:	e004      	b.n	8002bc0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8002bb6:	bf00      	nop
 8002bb8:	e002      	b.n	8002bc0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8002bba:	bf00      	nop
 8002bbc:	e000      	b.n	8002bc0 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8002bbe:	bf00      	nop
    }

    if(status == HAL_OK)
 8002bc0:	7bfb      	ldrb	r3, [r7, #15]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d108      	bne.n	8002bd8 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8002bc6:	4b4c      	ldr	r3, [pc, #304]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002bc8:	68db      	ldr	r3, [r3, #12]
 8002bca:	f023 0203 	bic.w	r2, r3, #3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4949      	ldr	r1, [pc, #292]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8002bd8:	7bfb      	ldrb	r3, [r7, #15]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	f040 8086 	bne.w	8002cec <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8002be0:	4b45      	ldr	r3, [pc, #276]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a44      	ldr	r2, [pc, #272]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002be6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bea:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bec:	f7fe f8c0 	bl	8000d70 <HAL_GetTick>
 8002bf0:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002bf2:	e009      	b.n	8002c08 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002bf4:	f7fe f8bc 	bl	8000d70 <HAL_GetTick>
 8002bf8:	4602      	mov	r2, r0
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	1ad3      	subs	r3, r2, r3
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d902      	bls.n	8002c08 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8002c02:	2303      	movs	r3, #3
 8002c04:	73fb      	strb	r3, [r7, #15]
        break;
 8002c06:	e005      	b.n	8002c14 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8002c08:	4b3b      	ldr	r3, [pc, #236]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d1ef      	bne.n	8002bf4 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8002c14:	7bfb      	ldrb	r3, [r7, #15]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d168      	bne.n	8002cec <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d113      	bne.n	8002c48 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c20:	4b35      	ldr	r3, [pc, #212]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c22:	695a      	ldr	r2, [r3, #20]
 8002c24:	4b35      	ldr	r3, [pc, #212]	; (8002cfc <RCCEx_PLLSAI2_Config+0x1dc>)
 8002c26:	4013      	ands	r3, r2
 8002c28:	687a      	ldr	r2, [r7, #4]
 8002c2a:	6892      	ldr	r2, [r2, #8]
 8002c2c:	0211      	lsls	r1, r2, #8
 8002c2e:	687a      	ldr	r2, [r7, #4]
 8002c30:	68d2      	ldr	r2, [r2, #12]
 8002c32:	06d2      	lsls	r2, r2, #27
 8002c34:	4311      	orrs	r1, r2
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	6852      	ldr	r2, [r2, #4]
 8002c3a:	3a01      	subs	r2, #1
 8002c3c:	0112      	lsls	r2, r2, #4
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	492d      	ldr	r1, [pc, #180]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c42:	4313      	orrs	r3, r2
 8002c44:	614b      	str	r3, [r1, #20]
 8002c46:	e02d      	b.n	8002ca4 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8002c48:	683b      	ldr	r3, [r7, #0]
 8002c4a:	2b01      	cmp	r3, #1
 8002c4c:	d115      	bne.n	8002c7a <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c4e:	4b2a      	ldr	r3, [pc, #168]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c50:	695a      	ldr	r2, [r3, #20]
 8002c52:	4b2b      	ldr	r3, [pc, #172]	; (8002d00 <RCCEx_PLLSAI2_Config+0x1e0>)
 8002c54:	4013      	ands	r3, r2
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	6892      	ldr	r2, [r2, #8]
 8002c5a:	0211      	lsls	r1, r2, #8
 8002c5c:	687a      	ldr	r2, [r7, #4]
 8002c5e:	6912      	ldr	r2, [r2, #16]
 8002c60:	0852      	lsrs	r2, r2, #1
 8002c62:	3a01      	subs	r2, #1
 8002c64:	0552      	lsls	r2, r2, #21
 8002c66:	4311      	orrs	r1, r2
 8002c68:	687a      	ldr	r2, [r7, #4]
 8002c6a:	6852      	ldr	r2, [r2, #4]
 8002c6c:	3a01      	subs	r2, #1
 8002c6e:	0112      	lsls	r2, r2, #4
 8002c70:	430a      	orrs	r2, r1
 8002c72:	4921      	ldr	r1, [pc, #132]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	614b      	str	r3, [r1, #20]
 8002c78:	e014      	b.n	8002ca4 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002c7a:	4b1f      	ldr	r3, [pc, #124]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002c7c:	695a      	ldr	r2, [r3, #20]
 8002c7e:	4b21      	ldr	r3, [pc, #132]	; (8002d04 <RCCEx_PLLSAI2_Config+0x1e4>)
 8002c80:	4013      	ands	r3, r2
 8002c82:	687a      	ldr	r2, [r7, #4]
 8002c84:	6892      	ldr	r2, [r2, #8]
 8002c86:	0211      	lsls	r1, r2, #8
 8002c88:	687a      	ldr	r2, [r7, #4]
 8002c8a:	6952      	ldr	r2, [r2, #20]
 8002c8c:	0852      	lsrs	r2, r2, #1
 8002c8e:	3a01      	subs	r2, #1
 8002c90:	0652      	lsls	r2, r2, #25
 8002c92:	4311      	orrs	r1, r2
 8002c94:	687a      	ldr	r2, [r7, #4]
 8002c96:	6852      	ldr	r2, [r2, #4]
 8002c98:	3a01      	subs	r2, #1
 8002c9a:	0112      	lsls	r2, r2, #4
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	4916      	ldr	r1, [pc, #88]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8002ca4:	4b14      	ldr	r3, [pc, #80]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a13      	ldr	r2, [pc, #76]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002caa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cae:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cb0:	f7fe f85e 	bl	8000d70 <HAL_GetTick>
 8002cb4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002cb6:	e009      	b.n	8002ccc <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002cb8:	f7fe f85a 	bl	8000d70 <HAL_GetTick>
 8002cbc:	4602      	mov	r2, r0
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	1ad3      	subs	r3, r2, r3
 8002cc2:	2b02      	cmp	r3, #2
 8002cc4:	d902      	bls.n	8002ccc <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8002cc6:	2303      	movs	r3, #3
 8002cc8:	73fb      	strb	r3, [r7, #15]
          break;
 8002cca:	e005      	b.n	8002cd8 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8002ccc:	4b0a      	ldr	r3, [pc, #40]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d0ef      	beq.n	8002cb8 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8002cd8:	7bfb      	ldrb	r3, [r7, #15]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d106      	bne.n	8002cec <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8002cde:	4b06      	ldr	r3, [pc, #24]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ce0:	695a      	ldr	r2, [r3, #20]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	4904      	ldr	r1, [pc, #16]	; (8002cf8 <RCCEx_PLLSAI2_Config+0x1d8>)
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8002cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3710      	adds	r7, #16
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	40021000 	.word	0x40021000
 8002cfc:	07ff800f 	.word	0x07ff800f
 8002d00:	ff9f800f 	.word	0xff9f800f
 8002d04:	f9ff800f 	.word	0xf9ff800f

08002d08 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d101      	bne.n	8002d1a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002d16:	2301      	movs	r3, #1
 8002d18:	e049      	b.n	8002dae <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002d20:	b2db      	uxtb	r3, r3
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d106      	bne.n	8002d34 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2200      	movs	r2, #0
 8002d2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002d2e:	6878      	ldr	r0, [r7, #4]
 8002d30:	f000 f841 	bl	8002db6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2202      	movs	r2, #2
 8002d38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681a      	ldr	r2, [r3, #0]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	3304      	adds	r3, #4
 8002d44:	4619      	mov	r1, r3
 8002d46:	4610      	mov	r0, r2
 8002d48:	f000 f9da 	bl	8003100 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2201      	movs	r2, #1
 8002d50:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	2201      	movs	r2, #1
 8002d58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2201      	movs	r2, #1
 8002d60:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2201      	movs	r2, #1
 8002d68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2201      	movs	r2, #1
 8002d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2201      	movs	r2, #1
 8002d80:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2201      	movs	r2, #1
 8002d88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2201      	movs	r2, #1
 8002d98:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	2201      	movs	r2, #1
 8002da0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2201      	movs	r2, #1
 8002da8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}

08002db6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002db6:	b480      	push	{r7}
 8002db8:	b083      	sub	sp, #12
 8002dba:	af00      	add	r7, sp, #0
 8002dbc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002dbe:	bf00      	nop
 8002dc0:	370c      	adds	r7, #12
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
	...

08002dcc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b085      	sub	sp, #20
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002dda:	b2db      	uxtb	r3, r3
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d001      	beq.n	8002de4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002de0:	2301      	movs	r3, #1
 8002de2:	e04f      	b.n	8002e84 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	2202      	movs	r2, #2
 8002de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	68da      	ldr	r2, [r3, #12]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f042 0201 	orr.w	r2, r2, #1
 8002dfa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a23      	ldr	r2, [pc, #140]	; (8002e90 <HAL_TIM_Base_Start_IT+0xc4>)
 8002e02:	4293      	cmp	r3, r2
 8002e04:	d01d      	beq.n	8002e42 <HAL_TIM_Base_Start_IT+0x76>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e0e:	d018      	beq.n	8002e42 <HAL_TIM_Base_Start_IT+0x76>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	4a1f      	ldr	r2, [pc, #124]	; (8002e94 <HAL_TIM_Base_Start_IT+0xc8>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d013      	beq.n	8002e42 <HAL_TIM_Base_Start_IT+0x76>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	4a1e      	ldr	r2, [pc, #120]	; (8002e98 <HAL_TIM_Base_Start_IT+0xcc>)
 8002e20:	4293      	cmp	r3, r2
 8002e22:	d00e      	beq.n	8002e42 <HAL_TIM_Base_Start_IT+0x76>
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	4a1c      	ldr	r2, [pc, #112]	; (8002e9c <HAL_TIM_Base_Start_IT+0xd0>)
 8002e2a:	4293      	cmp	r3, r2
 8002e2c:	d009      	beq.n	8002e42 <HAL_TIM_Base_Start_IT+0x76>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a1b      	ldr	r2, [pc, #108]	; (8002ea0 <HAL_TIM_Base_Start_IT+0xd4>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d004      	beq.n	8002e42 <HAL_TIM_Base_Start_IT+0x76>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a19      	ldr	r2, [pc, #100]	; (8002ea4 <HAL_TIM_Base_Start_IT+0xd8>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d115      	bne.n	8002e6e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	689a      	ldr	r2, [r3, #8]
 8002e48:	4b17      	ldr	r3, [pc, #92]	; (8002ea8 <HAL_TIM_Base_Start_IT+0xdc>)
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	2b06      	cmp	r3, #6
 8002e52:	d015      	beq.n	8002e80 <HAL_TIM_Base_Start_IT+0xb4>
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e5a:	d011      	beq.n	8002e80 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f042 0201 	orr.w	r2, r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e6c:	e008      	b.n	8002e80 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	681a      	ldr	r2, [r3, #0]
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f042 0201 	orr.w	r2, r2, #1
 8002e7c:	601a      	str	r2, [r3, #0]
 8002e7e:	e000      	b.n	8002e82 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002e80:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
}
 8002e84:	4618      	mov	r0, r3
 8002e86:	3714      	adds	r7, #20
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr
 8002e90:	40012c00 	.word	0x40012c00
 8002e94:	40000400 	.word	0x40000400
 8002e98:	40000800 	.word	0x40000800
 8002e9c:	40000c00 	.word	0x40000c00
 8002ea0:	40013400 	.word	0x40013400
 8002ea4:	40014000 	.word	0x40014000
 8002ea8:	00010007 	.word	0x00010007

08002eac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	68db      	ldr	r3, [r3, #12]
 8002eba:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	691b      	ldr	r3, [r3, #16]
 8002ec2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002ec4:	68bb      	ldr	r3, [r7, #8]
 8002ec6:	f003 0302 	and.w	r3, r3, #2
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d020      	beq.n	8002f10 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	f003 0302 	and.w	r3, r3, #2
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d01b      	beq.n	8002f10 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f06f 0202 	mvn.w	r2, #2
 8002ee0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	699b      	ldr	r3, [r3, #24]
 8002eee:	f003 0303 	and.w	r3, r3, #3
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d003      	beq.n	8002efe <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 f8e4 	bl	80030c4 <HAL_TIM_IC_CaptureCallback>
 8002efc:	e005      	b.n	8002f0a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002efe:	6878      	ldr	r0, [r7, #4]
 8002f00:	f000 f8d6 	bl	80030b0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 f8e7 	bl	80030d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2200      	movs	r2, #0
 8002f0e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002f10:	68bb      	ldr	r3, [r7, #8]
 8002f12:	f003 0304 	and.w	r3, r3, #4
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d020      	beq.n	8002f5c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d01b      	beq.n	8002f5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f06f 0204 	mvn.w	r2, #4
 8002f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2202      	movs	r2, #2
 8002f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	699b      	ldr	r3, [r3, #24]
 8002f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 f8be 	bl	80030c4 <HAL_TIM_IC_CaptureCallback>
 8002f48:	e005      	b.n	8002f56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f4a:	6878      	ldr	r0, [r7, #4]
 8002f4c:	f000 f8b0 	bl	80030b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f50:	6878      	ldr	r0, [r7, #4]
 8002f52:	f000 f8c1 	bl	80030d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	f003 0308 	and.w	r3, r3, #8
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d020      	beq.n	8002fa8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	f003 0308 	and.w	r3, r3, #8
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d01b      	beq.n	8002fa8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f06f 0208 	mvn.w	r2, #8
 8002f78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2204      	movs	r2, #4
 8002f7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	69db      	ldr	r3, [r3, #28]
 8002f86:	f003 0303 	and.w	r3, r3, #3
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d003      	beq.n	8002f96 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f8e:	6878      	ldr	r0, [r7, #4]
 8002f90:	f000 f898 	bl	80030c4 <HAL_TIM_IC_CaptureCallback>
 8002f94:	e005      	b.n	8002fa2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f000 f88a 	bl	80030b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f9c:	6878      	ldr	r0, [r7, #4]
 8002f9e:	f000 f89b 	bl	80030d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	f003 0310 	and.w	r3, r3, #16
 8002fae:	2b00      	cmp	r3, #0
 8002fb0:	d020      	beq.n	8002ff4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	f003 0310 	and.w	r3, r3, #16
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d01b      	beq.n	8002ff4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f06f 0210 	mvn.w	r2, #16
 8002fc4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2208      	movs	r2, #8
 8002fca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	69db      	ldr	r3, [r3, #28]
 8002fd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d003      	beq.n	8002fe2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002fda:	6878      	ldr	r0, [r7, #4]
 8002fdc:	f000 f872 	bl	80030c4 <HAL_TIM_IC_CaptureCallback>
 8002fe0:	e005      	b.n	8002fee <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fe2:	6878      	ldr	r0, [r7, #4]
 8002fe4:	f000 f864 	bl	80030b0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fe8:	6878      	ldr	r0, [r7, #4]
 8002fea:	f000 f875 	bl	80030d8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002ff4:	68bb      	ldr	r3, [r7, #8]
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d00c      	beq.n	8003018 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	f003 0301 	and.w	r3, r3, #1
 8003004:	2b00      	cmp	r3, #0
 8003006:	d007      	beq.n	8003018 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f06f 0201 	mvn.w	r2, #1
 8003010:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003012:	6878      	ldr	r0, [r7, #4]
 8003014:	f7fd fd1a 	bl	8000a4c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003018:	68bb      	ldr	r3, [r7, #8]
 800301a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800301e:	2b00      	cmp	r3, #0
 8003020:	d00c      	beq.n	800303c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003028:	2b00      	cmp	r3, #0
 800302a:	d007      	beq.n	800303c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003034:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003036:	6878      	ldr	r0, [r7, #4]
 8003038:	f000 f906 	bl	8003248 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003042:	2b00      	cmp	r3, #0
 8003044:	d00c      	beq.n	8003060 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800304c:	2b00      	cmp	r3, #0
 800304e:	d007      	beq.n	8003060 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8003058:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800305a:	6878      	ldr	r0, [r7, #4]
 800305c:	f000 f8fe 	bl	800325c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00c      	beq.n	8003084 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003070:	2b00      	cmp	r3, #0
 8003072:	d007      	beq.n	8003084 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800307c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800307e:	6878      	ldr	r0, [r7, #4]
 8003080:	f000 f834 	bl	80030ec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003084:	68bb      	ldr	r3, [r7, #8]
 8003086:	f003 0320 	and.w	r3, r3, #32
 800308a:	2b00      	cmp	r3, #0
 800308c:	d00c      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	f003 0320 	and.w	r3, r3, #32
 8003094:	2b00      	cmp	r3, #0
 8003096:	d007      	beq.n	80030a8 <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	f06f 0220 	mvn.w	r2, #32
 80030a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 f8c6 	bl	8003234 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80030a8:	bf00      	nop
 80030aa:	3710      	adds	r7, #16
 80030ac:	46bd      	mov	sp, r7
 80030ae:	bd80      	pop	{r7, pc}

080030b0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80030b8:	bf00      	nop
 80030ba:	370c      	adds	r7, #12
 80030bc:	46bd      	mov	sp, r7
 80030be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030c2:	4770      	bx	lr

080030c4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80030c4:	b480      	push	{r7}
 80030c6:	b083      	sub	sp, #12
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d6:	4770      	bx	lr

080030d8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80030d8:	b480      	push	{r7}
 80030da:	b083      	sub	sp, #12
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80030e0:	bf00      	nop
 80030e2:	370c      	adds	r7, #12
 80030e4:	46bd      	mov	sp, r7
 80030e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ea:	4770      	bx	lr

080030ec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80030ec:	b480      	push	{r7}
 80030ee:	b083      	sub	sp, #12
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030fe:	4770      	bx	lr

08003100 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003100:	b480      	push	{r7}
 8003102:	b085      	sub	sp, #20
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
 8003108:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	4a40      	ldr	r2, [pc, #256]	; (8003214 <TIM_Base_SetConfig+0x114>)
 8003114:	4293      	cmp	r3, r2
 8003116:	d013      	beq.n	8003140 <TIM_Base_SetConfig+0x40>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800311e:	d00f      	beq.n	8003140 <TIM_Base_SetConfig+0x40>
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	4a3d      	ldr	r2, [pc, #244]	; (8003218 <TIM_Base_SetConfig+0x118>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d00b      	beq.n	8003140 <TIM_Base_SetConfig+0x40>
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	4a3c      	ldr	r2, [pc, #240]	; (800321c <TIM_Base_SetConfig+0x11c>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d007      	beq.n	8003140 <TIM_Base_SetConfig+0x40>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	4a3b      	ldr	r2, [pc, #236]	; (8003220 <TIM_Base_SetConfig+0x120>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d003      	beq.n	8003140 <TIM_Base_SetConfig+0x40>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	4a3a      	ldr	r2, [pc, #232]	; (8003224 <TIM_Base_SetConfig+0x124>)
 800313c:	4293      	cmp	r3, r2
 800313e:	d108      	bne.n	8003152 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003146:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	68fa      	ldr	r2, [r7, #12]
 800314e:	4313      	orrs	r3, r2
 8003150:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	4a2f      	ldr	r2, [pc, #188]	; (8003214 <TIM_Base_SetConfig+0x114>)
 8003156:	4293      	cmp	r3, r2
 8003158:	d01f      	beq.n	800319a <TIM_Base_SetConfig+0x9a>
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003160:	d01b      	beq.n	800319a <TIM_Base_SetConfig+0x9a>
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	4a2c      	ldr	r2, [pc, #176]	; (8003218 <TIM_Base_SetConfig+0x118>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d017      	beq.n	800319a <TIM_Base_SetConfig+0x9a>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	4a2b      	ldr	r2, [pc, #172]	; (800321c <TIM_Base_SetConfig+0x11c>)
 800316e:	4293      	cmp	r3, r2
 8003170:	d013      	beq.n	800319a <TIM_Base_SetConfig+0x9a>
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	4a2a      	ldr	r2, [pc, #168]	; (8003220 <TIM_Base_SetConfig+0x120>)
 8003176:	4293      	cmp	r3, r2
 8003178:	d00f      	beq.n	800319a <TIM_Base_SetConfig+0x9a>
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	4a29      	ldr	r2, [pc, #164]	; (8003224 <TIM_Base_SetConfig+0x124>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d00b      	beq.n	800319a <TIM_Base_SetConfig+0x9a>
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	4a28      	ldr	r2, [pc, #160]	; (8003228 <TIM_Base_SetConfig+0x128>)
 8003186:	4293      	cmp	r3, r2
 8003188:	d007      	beq.n	800319a <TIM_Base_SetConfig+0x9a>
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4a27      	ldr	r2, [pc, #156]	; (800322c <TIM_Base_SetConfig+0x12c>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d003      	beq.n	800319a <TIM_Base_SetConfig+0x9a>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	4a26      	ldr	r2, [pc, #152]	; (8003230 <TIM_Base_SetConfig+0x130>)
 8003196:	4293      	cmp	r3, r2
 8003198:	d108      	bne.n	80031ac <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	68fa      	ldr	r2, [r7, #12]
 80031a8:	4313      	orrs	r3, r2
 80031aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	695b      	ldr	r3, [r3, #20]
 80031b6:	4313      	orrs	r3, r2
 80031b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	68fa      	ldr	r2, [r7, #12]
 80031be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031c0:	683b      	ldr	r3, [r7, #0]
 80031c2:	689a      	ldr	r2, [r3, #8]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031c8:	683b      	ldr	r3, [r7, #0]
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	4a10      	ldr	r2, [pc, #64]	; (8003214 <TIM_Base_SetConfig+0x114>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d00f      	beq.n	80031f8 <TIM_Base_SetConfig+0xf8>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	4a12      	ldr	r2, [pc, #72]	; (8003224 <TIM_Base_SetConfig+0x124>)
 80031dc:	4293      	cmp	r3, r2
 80031de:	d00b      	beq.n	80031f8 <TIM_Base_SetConfig+0xf8>
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	4a11      	ldr	r2, [pc, #68]	; (8003228 <TIM_Base_SetConfig+0x128>)
 80031e4:	4293      	cmp	r3, r2
 80031e6:	d007      	beq.n	80031f8 <TIM_Base_SetConfig+0xf8>
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	4a10      	ldr	r2, [pc, #64]	; (800322c <TIM_Base_SetConfig+0x12c>)
 80031ec:	4293      	cmp	r3, r2
 80031ee:	d003      	beq.n	80031f8 <TIM_Base_SetConfig+0xf8>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	4a0f      	ldr	r2, [pc, #60]	; (8003230 <TIM_Base_SetConfig+0x130>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d103      	bne.n	8003200 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80031f8:	683b      	ldr	r3, [r7, #0]
 80031fa:	691a      	ldr	r2, [r3, #16]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2201      	movs	r2, #1
 8003204:	615a      	str	r2, [r3, #20]
}
 8003206:	bf00      	nop
 8003208:	3714      	adds	r7, #20
 800320a:	46bd      	mov	sp, r7
 800320c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003210:	4770      	bx	lr
 8003212:	bf00      	nop
 8003214:	40012c00 	.word	0x40012c00
 8003218:	40000400 	.word	0x40000400
 800321c:	40000800 	.word	0x40000800
 8003220:	40000c00 	.word	0x40000c00
 8003224:	40013400 	.word	0x40013400
 8003228:	40014000 	.word	0x40014000
 800322c:	40014400 	.word	0x40014400
 8003230:	40014800 	.word	0x40014800

08003234 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003234:	b480      	push	{r7}
 8003236:	b083      	sub	sp, #12
 8003238:	af00      	add	r7, sp, #0
 800323a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800323c:	bf00      	nop
 800323e:	370c      	adds	r7, #12
 8003240:	46bd      	mov	sp, r7
 8003242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003246:	4770      	bx	lr

08003248 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003250:	bf00      	nop
 8003252:	370c      	adds	r7, #12
 8003254:	46bd      	mov	sp, r7
 8003256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800325a:	4770      	bx	lr

0800325c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800325c:	b480      	push	{r7}
 800325e:	b083      	sub	sp, #12
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326e:	4770      	bx	lr

08003270 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	b082      	sub	sp, #8
 8003274:	af00      	add	r7, sp, #0
 8003276:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2b00      	cmp	r3, #0
 800327c:	d101      	bne.n	8003282 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e042      	b.n	8003308 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003288:	2b00      	cmp	r3, #0
 800328a:	d106      	bne.n	800329a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	2200      	movs	r2, #0
 8003290:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003294:	6878      	ldr	r0, [r7, #4]
 8003296:	f7fd fc15 	bl	8000ac4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	2224      	movs	r2, #36	; 0x24
 800329e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	681a      	ldr	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f022 0201 	bic.w	r2, r2, #1
 80032b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d002      	beq.n	80032c0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80032ba:	6878      	ldr	r0, [r7, #4]
 80032bc:	f000 fbb4 	bl	8003a28 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80032c0:	6878      	ldr	r0, [r7, #4]
 80032c2:	f000 f8b5 	bl	8003430 <UART_SetConfig>
 80032c6:	4603      	mov	r3, r0
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d101      	bne.n	80032d0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e01b      	b.n	8003308 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	685a      	ldr	r2, [r3, #4]
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80032de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	689a      	ldr	r2, [r3, #8]
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80032ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f042 0201 	orr.w	r2, r2, #1
 80032fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003300:	6878      	ldr	r0, [r7, #4]
 8003302:	f000 fc33 	bl	8003b6c <UART_CheckIdleState>
 8003306:	4603      	mov	r3, r0
}
 8003308:	4618      	mov	r0, r3
 800330a:	3708      	adds	r7, #8
 800330c:	46bd      	mov	sp, r7
 800330e:	bd80      	pop	{r7, pc}

08003310 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b08a      	sub	sp, #40	; 0x28
 8003314:	af02      	add	r7, sp, #8
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	603b      	str	r3, [r7, #0]
 800331c:	4613      	mov	r3, r2
 800331e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003326:	2b20      	cmp	r3, #32
 8003328:	d17c      	bne.n	8003424 <HAL_UART_Transmit+0x114>
  {
    if ((pData == NULL) || (Size == 0U))
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d002      	beq.n	8003336 <HAL_UART_Transmit+0x26>
 8003330:	88fb      	ldrh	r3, [r7, #6]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d101      	bne.n	800333a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e075      	b.n	8003426 <HAL_UART_Transmit+0x116>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	2200      	movs	r2, #0
 800333e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	2221      	movs	r2, #33	; 0x21
 8003346:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800334a:	f7fd fd11 	bl	8000d70 <HAL_GetTick>
 800334e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	88fa      	ldrh	r2, [r7, #6]
 8003354:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	88fa      	ldrh	r2, [r7, #6]
 800335c:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003368:	d108      	bne.n	800337c <HAL_UART_Transmit+0x6c>
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	691b      	ldr	r3, [r3, #16]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d104      	bne.n	800337c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003372:	2300      	movs	r3, #0
 8003374:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003376:	68bb      	ldr	r3, [r7, #8]
 8003378:	61bb      	str	r3, [r7, #24]
 800337a:	e003      	b.n	8003384 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800337c:	68bb      	ldr	r3, [r7, #8]
 800337e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003380:	2300      	movs	r3, #0
 8003382:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003384:	e031      	b.n	80033ea <HAL_UART_Transmit+0xda>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003386:	683b      	ldr	r3, [r7, #0]
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	2200      	movs	r2, #0
 800338e:	2180      	movs	r1, #128	; 0x80
 8003390:	68f8      	ldr	r0, [r7, #12]
 8003392:	f000 fc95 	bl	8003cc0 <UART_WaitOnFlagUntilTimeout>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d005      	beq.n	80033a8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	2220      	movs	r2, #32
 80033a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80033a4:	2303      	movs	r3, #3
 80033a6:	e03e      	b.n	8003426 <HAL_UART_Transmit+0x116>
      }
      if (pdata8bits == NULL)
 80033a8:	69fb      	ldr	r3, [r7, #28]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d10b      	bne.n	80033c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80033ae:	69bb      	ldr	r3, [r7, #24]
 80033b0:	881a      	ldrh	r2, [r3, #0]
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80033ba:	b292      	uxth	r2, r2
 80033bc:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80033be:	69bb      	ldr	r3, [r7, #24]
 80033c0:	3302      	adds	r3, #2
 80033c2:	61bb      	str	r3, [r7, #24]
 80033c4:	e008      	b.n	80033d8 <HAL_UART_Transmit+0xc8>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80033c6:	69fb      	ldr	r3, [r7, #28]
 80033c8:	781a      	ldrb	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	b292      	uxth	r2, r2
 80033d0:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80033d2:	69fb      	ldr	r3, [r7, #28]
 80033d4:	3301      	adds	r3, #1
 80033d6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80033de:	b29b      	uxth	r3, r3
 80033e0:	3b01      	subs	r3, #1
 80033e2:	b29a      	uxth	r2, r3
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d1c7      	bne.n	8003386 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	9300      	str	r3, [sp, #0]
 80033fa:	697b      	ldr	r3, [r7, #20]
 80033fc:	2200      	movs	r2, #0
 80033fe:	2140      	movs	r1, #64	; 0x40
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f000 fc5d 	bl	8003cc0 <UART_WaitOnFlagUntilTimeout>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d005      	beq.n	8003418 <HAL_UART_Transmit+0x108>
    {
      huart->gState = HAL_UART_STATE_READY;
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	2220      	movs	r2, #32
 8003410:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 8003414:	2303      	movs	r3, #3
 8003416:	e006      	b.n	8003426 <HAL_UART_Transmit+0x116>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	2220      	movs	r2, #32
 800341c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8003420:	2300      	movs	r3, #0
 8003422:	e000      	b.n	8003426 <HAL_UART_Transmit+0x116>
  }
  else
  {
    return HAL_BUSY;
 8003424:	2302      	movs	r3, #2
  }
}
 8003426:	4618      	mov	r0, r3
 8003428:	3720      	adds	r7, #32
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
	...

08003430 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003430:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003434:	b08c      	sub	sp, #48	; 0x30
 8003436:	af00      	add	r7, sp, #0
 8003438:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800343a:	2300      	movs	r3, #0
 800343c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	689a      	ldr	r2, [r3, #8]
 8003444:	697b      	ldr	r3, [r7, #20]
 8003446:	691b      	ldr	r3, [r3, #16]
 8003448:	431a      	orrs	r2, r3
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	695b      	ldr	r3, [r3, #20]
 800344e:	431a      	orrs	r2, r3
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	69db      	ldr	r3, [r3, #28]
 8003454:	4313      	orrs	r3, r2
 8003456:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	4baa      	ldr	r3, [pc, #680]	; (8003708 <UART_SetConfig+0x2d8>)
 8003460:	4013      	ands	r3, r2
 8003462:	697a      	ldr	r2, [r7, #20]
 8003464:	6812      	ldr	r2, [r2, #0]
 8003466:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003468:	430b      	orrs	r3, r1
 800346a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800346c:	697b      	ldr	r3, [r7, #20]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003476:	697b      	ldr	r3, [r7, #20]
 8003478:	68da      	ldr	r2, [r3, #12]
 800347a:	697b      	ldr	r3, [r7, #20]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	430a      	orrs	r2, r1
 8003480:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	699b      	ldr	r3, [r3, #24]
 8003486:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	4a9f      	ldr	r2, [pc, #636]	; (800370c <UART_SetConfig+0x2dc>)
 800348e:	4293      	cmp	r3, r2
 8003490:	d004      	beq.n	800349c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	6a1b      	ldr	r3, [r3, #32]
 8003496:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003498:	4313      	orrs	r3, r2
 800349a:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800349c:	697b      	ldr	r3, [r7, #20]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	689b      	ldr	r3, [r3, #8]
 80034a2:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80034a6:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	6812      	ldr	r2, [r2, #0]
 80034ae:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80034b0:	430b      	orrs	r3, r1
 80034b2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80034b4:	697b      	ldr	r3, [r7, #20]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034ba:	f023 010f 	bic.w	r1, r3, #15
 80034be:	697b      	ldr	r3, [r7, #20]
 80034c0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80034c2:	697b      	ldr	r3, [r7, #20]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	430a      	orrs	r2, r1
 80034c8:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80034ca:	697b      	ldr	r3, [r7, #20]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a90      	ldr	r2, [pc, #576]	; (8003710 <UART_SetConfig+0x2e0>)
 80034d0:	4293      	cmp	r3, r2
 80034d2:	d125      	bne.n	8003520 <UART_SetConfig+0xf0>
 80034d4:	4b8f      	ldr	r3, [pc, #572]	; (8003714 <UART_SetConfig+0x2e4>)
 80034d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80034da:	f003 0303 	and.w	r3, r3, #3
 80034de:	2b03      	cmp	r3, #3
 80034e0:	d81a      	bhi.n	8003518 <UART_SetConfig+0xe8>
 80034e2:	a201      	add	r2, pc, #4	; (adr r2, 80034e8 <UART_SetConfig+0xb8>)
 80034e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034e8:	080034f9 	.word	0x080034f9
 80034ec:	08003509 	.word	0x08003509
 80034f0:	08003501 	.word	0x08003501
 80034f4:	08003511 	.word	0x08003511
 80034f8:	2301      	movs	r3, #1
 80034fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80034fe:	e116      	b.n	800372e <UART_SetConfig+0x2fe>
 8003500:	2302      	movs	r3, #2
 8003502:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003506:	e112      	b.n	800372e <UART_SetConfig+0x2fe>
 8003508:	2304      	movs	r3, #4
 800350a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800350e:	e10e      	b.n	800372e <UART_SetConfig+0x2fe>
 8003510:	2308      	movs	r3, #8
 8003512:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003516:	e10a      	b.n	800372e <UART_SetConfig+0x2fe>
 8003518:	2310      	movs	r3, #16
 800351a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800351e:	e106      	b.n	800372e <UART_SetConfig+0x2fe>
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	4a7c      	ldr	r2, [pc, #496]	; (8003718 <UART_SetConfig+0x2e8>)
 8003526:	4293      	cmp	r3, r2
 8003528:	d138      	bne.n	800359c <UART_SetConfig+0x16c>
 800352a:	4b7a      	ldr	r3, [pc, #488]	; (8003714 <UART_SetConfig+0x2e4>)
 800352c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003530:	f003 030c 	and.w	r3, r3, #12
 8003534:	2b0c      	cmp	r3, #12
 8003536:	d82d      	bhi.n	8003594 <UART_SetConfig+0x164>
 8003538:	a201      	add	r2, pc, #4	; (adr r2, 8003540 <UART_SetConfig+0x110>)
 800353a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800353e:	bf00      	nop
 8003540:	08003575 	.word	0x08003575
 8003544:	08003595 	.word	0x08003595
 8003548:	08003595 	.word	0x08003595
 800354c:	08003595 	.word	0x08003595
 8003550:	08003585 	.word	0x08003585
 8003554:	08003595 	.word	0x08003595
 8003558:	08003595 	.word	0x08003595
 800355c:	08003595 	.word	0x08003595
 8003560:	0800357d 	.word	0x0800357d
 8003564:	08003595 	.word	0x08003595
 8003568:	08003595 	.word	0x08003595
 800356c:	08003595 	.word	0x08003595
 8003570:	0800358d 	.word	0x0800358d
 8003574:	2300      	movs	r3, #0
 8003576:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800357a:	e0d8      	b.n	800372e <UART_SetConfig+0x2fe>
 800357c:	2302      	movs	r3, #2
 800357e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003582:	e0d4      	b.n	800372e <UART_SetConfig+0x2fe>
 8003584:	2304      	movs	r3, #4
 8003586:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800358a:	e0d0      	b.n	800372e <UART_SetConfig+0x2fe>
 800358c:	2308      	movs	r3, #8
 800358e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003592:	e0cc      	b.n	800372e <UART_SetConfig+0x2fe>
 8003594:	2310      	movs	r3, #16
 8003596:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800359a:	e0c8      	b.n	800372e <UART_SetConfig+0x2fe>
 800359c:	697b      	ldr	r3, [r7, #20]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	4a5e      	ldr	r2, [pc, #376]	; (800371c <UART_SetConfig+0x2ec>)
 80035a2:	4293      	cmp	r3, r2
 80035a4:	d125      	bne.n	80035f2 <UART_SetConfig+0x1c2>
 80035a6:	4b5b      	ldr	r3, [pc, #364]	; (8003714 <UART_SetConfig+0x2e4>)
 80035a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035ac:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80035b0:	2b30      	cmp	r3, #48	; 0x30
 80035b2:	d016      	beq.n	80035e2 <UART_SetConfig+0x1b2>
 80035b4:	2b30      	cmp	r3, #48	; 0x30
 80035b6:	d818      	bhi.n	80035ea <UART_SetConfig+0x1ba>
 80035b8:	2b20      	cmp	r3, #32
 80035ba:	d00a      	beq.n	80035d2 <UART_SetConfig+0x1a2>
 80035bc:	2b20      	cmp	r3, #32
 80035be:	d814      	bhi.n	80035ea <UART_SetConfig+0x1ba>
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d002      	beq.n	80035ca <UART_SetConfig+0x19a>
 80035c4:	2b10      	cmp	r3, #16
 80035c6:	d008      	beq.n	80035da <UART_SetConfig+0x1aa>
 80035c8:	e00f      	b.n	80035ea <UART_SetConfig+0x1ba>
 80035ca:	2300      	movs	r3, #0
 80035cc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035d0:	e0ad      	b.n	800372e <UART_SetConfig+0x2fe>
 80035d2:	2302      	movs	r3, #2
 80035d4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035d8:	e0a9      	b.n	800372e <UART_SetConfig+0x2fe>
 80035da:	2304      	movs	r3, #4
 80035dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035e0:	e0a5      	b.n	800372e <UART_SetConfig+0x2fe>
 80035e2:	2308      	movs	r3, #8
 80035e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035e8:	e0a1      	b.n	800372e <UART_SetConfig+0x2fe>
 80035ea:	2310      	movs	r3, #16
 80035ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80035f0:	e09d      	b.n	800372e <UART_SetConfig+0x2fe>
 80035f2:	697b      	ldr	r3, [r7, #20]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	4a4a      	ldr	r2, [pc, #296]	; (8003720 <UART_SetConfig+0x2f0>)
 80035f8:	4293      	cmp	r3, r2
 80035fa:	d125      	bne.n	8003648 <UART_SetConfig+0x218>
 80035fc:	4b45      	ldr	r3, [pc, #276]	; (8003714 <UART_SetConfig+0x2e4>)
 80035fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003602:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003606:	2bc0      	cmp	r3, #192	; 0xc0
 8003608:	d016      	beq.n	8003638 <UART_SetConfig+0x208>
 800360a:	2bc0      	cmp	r3, #192	; 0xc0
 800360c:	d818      	bhi.n	8003640 <UART_SetConfig+0x210>
 800360e:	2b80      	cmp	r3, #128	; 0x80
 8003610:	d00a      	beq.n	8003628 <UART_SetConfig+0x1f8>
 8003612:	2b80      	cmp	r3, #128	; 0x80
 8003614:	d814      	bhi.n	8003640 <UART_SetConfig+0x210>
 8003616:	2b00      	cmp	r3, #0
 8003618:	d002      	beq.n	8003620 <UART_SetConfig+0x1f0>
 800361a:	2b40      	cmp	r3, #64	; 0x40
 800361c:	d008      	beq.n	8003630 <UART_SetConfig+0x200>
 800361e:	e00f      	b.n	8003640 <UART_SetConfig+0x210>
 8003620:	2300      	movs	r3, #0
 8003622:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003626:	e082      	b.n	800372e <UART_SetConfig+0x2fe>
 8003628:	2302      	movs	r3, #2
 800362a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800362e:	e07e      	b.n	800372e <UART_SetConfig+0x2fe>
 8003630:	2304      	movs	r3, #4
 8003632:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003636:	e07a      	b.n	800372e <UART_SetConfig+0x2fe>
 8003638:	2308      	movs	r3, #8
 800363a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800363e:	e076      	b.n	800372e <UART_SetConfig+0x2fe>
 8003640:	2310      	movs	r3, #16
 8003642:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003646:	e072      	b.n	800372e <UART_SetConfig+0x2fe>
 8003648:	697b      	ldr	r3, [r7, #20]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4a35      	ldr	r2, [pc, #212]	; (8003724 <UART_SetConfig+0x2f4>)
 800364e:	4293      	cmp	r3, r2
 8003650:	d12a      	bne.n	80036a8 <UART_SetConfig+0x278>
 8003652:	4b30      	ldr	r3, [pc, #192]	; (8003714 <UART_SetConfig+0x2e4>)
 8003654:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003658:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800365c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003660:	d01a      	beq.n	8003698 <UART_SetConfig+0x268>
 8003662:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003666:	d81b      	bhi.n	80036a0 <UART_SetConfig+0x270>
 8003668:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800366c:	d00c      	beq.n	8003688 <UART_SetConfig+0x258>
 800366e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003672:	d815      	bhi.n	80036a0 <UART_SetConfig+0x270>
 8003674:	2b00      	cmp	r3, #0
 8003676:	d003      	beq.n	8003680 <UART_SetConfig+0x250>
 8003678:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800367c:	d008      	beq.n	8003690 <UART_SetConfig+0x260>
 800367e:	e00f      	b.n	80036a0 <UART_SetConfig+0x270>
 8003680:	2300      	movs	r3, #0
 8003682:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003686:	e052      	b.n	800372e <UART_SetConfig+0x2fe>
 8003688:	2302      	movs	r3, #2
 800368a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800368e:	e04e      	b.n	800372e <UART_SetConfig+0x2fe>
 8003690:	2304      	movs	r3, #4
 8003692:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003696:	e04a      	b.n	800372e <UART_SetConfig+0x2fe>
 8003698:	2308      	movs	r3, #8
 800369a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800369e:	e046      	b.n	800372e <UART_SetConfig+0x2fe>
 80036a0:	2310      	movs	r3, #16
 80036a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036a6:	e042      	b.n	800372e <UART_SetConfig+0x2fe>
 80036a8:	697b      	ldr	r3, [r7, #20]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	4a17      	ldr	r2, [pc, #92]	; (800370c <UART_SetConfig+0x2dc>)
 80036ae:	4293      	cmp	r3, r2
 80036b0:	d13a      	bne.n	8003728 <UART_SetConfig+0x2f8>
 80036b2:	4b18      	ldr	r3, [pc, #96]	; (8003714 <UART_SetConfig+0x2e4>)
 80036b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80036b8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80036bc:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80036c0:	d01a      	beq.n	80036f8 <UART_SetConfig+0x2c8>
 80036c2:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80036c6:	d81b      	bhi.n	8003700 <UART_SetConfig+0x2d0>
 80036c8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036cc:	d00c      	beq.n	80036e8 <UART_SetConfig+0x2b8>
 80036ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80036d2:	d815      	bhi.n	8003700 <UART_SetConfig+0x2d0>
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d003      	beq.n	80036e0 <UART_SetConfig+0x2b0>
 80036d8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80036dc:	d008      	beq.n	80036f0 <UART_SetConfig+0x2c0>
 80036de:	e00f      	b.n	8003700 <UART_SetConfig+0x2d0>
 80036e0:	2300      	movs	r3, #0
 80036e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036e6:	e022      	b.n	800372e <UART_SetConfig+0x2fe>
 80036e8:	2302      	movs	r3, #2
 80036ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036ee:	e01e      	b.n	800372e <UART_SetConfig+0x2fe>
 80036f0:	2304      	movs	r3, #4
 80036f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036f6:	e01a      	b.n	800372e <UART_SetConfig+0x2fe>
 80036f8:	2308      	movs	r3, #8
 80036fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80036fe:	e016      	b.n	800372e <UART_SetConfig+0x2fe>
 8003700:	2310      	movs	r3, #16
 8003702:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003706:	e012      	b.n	800372e <UART_SetConfig+0x2fe>
 8003708:	cfff69f3 	.word	0xcfff69f3
 800370c:	40008000 	.word	0x40008000
 8003710:	40013800 	.word	0x40013800
 8003714:	40021000 	.word	0x40021000
 8003718:	40004400 	.word	0x40004400
 800371c:	40004800 	.word	0x40004800
 8003720:	40004c00 	.word	0x40004c00
 8003724:	40005000 	.word	0x40005000
 8003728:	2310      	movs	r3, #16
 800372a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800372e:	697b      	ldr	r3, [r7, #20]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	4aae      	ldr	r2, [pc, #696]	; (80039ec <UART_SetConfig+0x5bc>)
 8003734:	4293      	cmp	r3, r2
 8003736:	f040 8097 	bne.w	8003868 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800373a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800373e:	2b08      	cmp	r3, #8
 8003740:	d823      	bhi.n	800378a <UART_SetConfig+0x35a>
 8003742:	a201      	add	r2, pc, #4	; (adr r2, 8003748 <UART_SetConfig+0x318>)
 8003744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003748:	0800376d 	.word	0x0800376d
 800374c:	0800378b 	.word	0x0800378b
 8003750:	08003775 	.word	0x08003775
 8003754:	0800378b 	.word	0x0800378b
 8003758:	0800377b 	.word	0x0800377b
 800375c:	0800378b 	.word	0x0800378b
 8003760:	0800378b 	.word	0x0800378b
 8003764:	0800378b 	.word	0x0800378b
 8003768:	08003783 	.word	0x08003783
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800376c:	f7fe fc96 	bl	800209c <HAL_RCC_GetPCLK1Freq>
 8003770:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003772:	e010      	b.n	8003796 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003774:	4b9e      	ldr	r3, [pc, #632]	; (80039f0 <UART_SetConfig+0x5c0>)
 8003776:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003778:	e00d      	b.n	8003796 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800377a:	f7fe fbf7 	bl	8001f6c <HAL_RCC_GetSysClockFreq>
 800377e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003780:	e009      	b.n	8003796 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003782:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003786:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003788:	e005      	b.n	8003796 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800378a:	2300      	movs	r3, #0
 800378c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8003794:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003798:	2b00      	cmp	r3, #0
 800379a:	f000 8130 	beq.w	80039fe <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800379e:	697b      	ldr	r3, [r7, #20]
 80037a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037a2:	4a94      	ldr	r2, [pc, #592]	; (80039f4 <UART_SetConfig+0x5c4>)
 80037a4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037a8:	461a      	mov	r2, r3
 80037aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ac:	fbb3 f3f2 	udiv	r3, r3, r2
 80037b0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	685a      	ldr	r2, [r3, #4]
 80037b6:	4613      	mov	r3, r2
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	4413      	add	r3, r2
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	429a      	cmp	r2, r3
 80037c0:	d305      	bcc.n	80037ce <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80037c2:	697b      	ldr	r3, [r7, #20]
 80037c4:	685b      	ldr	r3, [r3, #4]
 80037c6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80037c8:	69ba      	ldr	r2, [r7, #24]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d903      	bls.n	80037d6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80037d4:	e113      	b.n	80039fe <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80037d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d8:	2200      	movs	r2, #0
 80037da:	60bb      	str	r3, [r7, #8]
 80037dc:	60fa      	str	r2, [r7, #12]
 80037de:	697b      	ldr	r3, [r7, #20]
 80037e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037e2:	4a84      	ldr	r2, [pc, #528]	; (80039f4 <UART_SetConfig+0x5c4>)
 80037e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80037e8:	b29b      	uxth	r3, r3
 80037ea:	2200      	movs	r2, #0
 80037ec:	603b      	str	r3, [r7, #0]
 80037ee:	607a      	str	r2, [r7, #4]
 80037f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80037f4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80037f8:	f7fc fd0a 	bl	8000210 <__aeabi_uldivmod>
 80037fc:	4602      	mov	r2, r0
 80037fe:	460b      	mov	r3, r1
 8003800:	4610      	mov	r0, r2
 8003802:	4619      	mov	r1, r3
 8003804:	f04f 0200 	mov.w	r2, #0
 8003808:	f04f 0300 	mov.w	r3, #0
 800380c:	020b      	lsls	r3, r1, #8
 800380e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003812:	0202      	lsls	r2, r0, #8
 8003814:	6979      	ldr	r1, [r7, #20]
 8003816:	6849      	ldr	r1, [r1, #4]
 8003818:	0849      	lsrs	r1, r1, #1
 800381a:	2000      	movs	r0, #0
 800381c:	460c      	mov	r4, r1
 800381e:	4605      	mov	r5, r0
 8003820:	eb12 0804 	adds.w	r8, r2, r4
 8003824:	eb43 0905 	adc.w	r9, r3, r5
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	2200      	movs	r2, #0
 800382e:	469a      	mov	sl, r3
 8003830:	4693      	mov	fp, r2
 8003832:	4652      	mov	r2, sl
 8003834:	465b      	mov	r3, fp
 8003836:	4640      	mov	r0, r8
 8003838:	4649      	mov	r1, r9
 800383a:	f7fc fce9 	bl	8000210 <__aeabi_uldivmod>
 800383e:	4602      	mov	r2, r0
 8003840:	460b      	mov	r3, r1
 8003842:	4613      	mov	r3, r2
 8003844:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003846:	6a3b      	ldr	r3, [r7, #32]
 8003848:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800384c:	d308      	bcc.n	8003860 <UART_SetConfig+0x430>
 800384e:	6a3b      	ldr	r3, [r7, #32]
 8003850:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003854:	d204      	bcs.n	8003860 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8003856:	697b      	ldr	r3, [r7, #20]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	6a3a      	ldr	r2, [r7, #32]
 800385c:	60da      	str	r2, [r3, #12]
 800385e:	e0ce      	b.n	80039fe <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8003866:	e0ca      	b.n	80039fe <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	69db      	ldr	r3, [r3, #28]
 800386c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003870:	d166      	bne.n	8003940 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003872:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003876:	2b08      	cmp	r3, #8
 8003878:	d827      	bhi.n	80038ca <UART_SetConfig+0x49a>
 800387a:	a201      	add	r2, pc, #4	; (adr r2, 8003880 <UART_SetConfig+0x450>)
 800387c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003880:	080038a5 	.word	0x080038a5
 8003884:	080038ad 	.word	0x080038ad
 8003888:	080038b5 	.word	0x080038b5
 800388c:	080038cb 	.word	0x080038cb
 8003890:	080038bb 	.word	0x080038bb
 8003894:	080038cb 	.word	0x080038cb
 8003898:	080038cb 	.word	0x080038cb
 800389c:	080038cb 	.word	0x080038cb
 80038a0:	080038c3 	.word	0x080038c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80038a4:	f7fe fbfa 	bl	800209c <HAL_RCC_GetPCLK1Freq>
 80038a8:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80038aa:	e014      	b.n	80038d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80038ac:	f7fe fc0c 	bl	80020c8 <HAL_RCC_GetPCLK2Freq>
 80038b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80038b2:	e010      	b.n	80038d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80038b4:	4b4e      	ldr	r3, [pc, #312]	; (80039f0 <UART_SetConfig+0x5c0>)
 80038b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80038b8:	e00d      	b.n	80038d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80038ba:	f7fe fb57 	bl	8001f6c <HAL_RCC_GetSysClockFreq>
 80038be:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80038c0:	e009      	b.n	80038d6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80038c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80038c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80038c8:	e005      	b.n	80038d6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80038ca:	2300      	movs	r3, #0
 80038cc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80038d4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80038d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d8:	2b00      	cmp	r3, #0
 80038da:	f000 8090 	beq.w	80039fe <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038e2:	4a44      	ldr	r2, [pc, #272]	; (80039f4 <UART_SetConfig+0x5c4>)
 80038e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80038e8:	461a      	mov	r2, r3
 80038ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038ec:	fbb3 f3f2 	udiv	r3, r3, r2
 80038f0:	005a      	lsls	r2, r3, #1
 80038f2:	697b      	ldr	r3, [r7, #20]
 80038f4:	685b      	ldr	r3, [r3, #4]
 80038f6:	085b      	lsrs	r3, r3, #1
 80038f8:	441a      	add	r2, r3
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003902:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003904:	6a3b      	ldr	r3, [r7, #32]
 8003906:	2b0f      	cmp	r3, #15
 8003908:	d916      	bls.n	8003938 <UART_SetConfig+0x508>
 800390a:	6a3b      	ldr	r3, [r7, #32]
 800390c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003910:	d212      	bcs.n	8003938 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003912:	6a3b      	ldr	r3, [r7, #32]
 8003914:	b29b      	uxth	r3, r3
 8003916:	f023 030f 	bic.w	r3, r3, #15
 800391a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800391c:	6a3b      	ldr	r3, [r7, #32]
 800391e:	085b      	lsrs	r3, r3, #1
 8003920:	b29b      	uxth	r3, r3
 8003922:	f003 0307 	and.w	r3, r3, #7
 8003926:	b29a      	uxth	r2, r3
 8003928:	8bfb      	ldrh	r3, [r7, #30]
 800392a:	4313      	orrs	r3, r2
 800392c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800392e:	697b      	ldr	r3, [r7, #20]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	8bfa      	ldrh	r2, [r7, #30]
 8003934:	60da      	str	r2, [r3, #12]
 8003936:	e062      	b.n	80039fe <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8003938:	2301      	movs	r3, #1
 800393a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800393e:	e05e      	b.n	80039fe <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003940:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003944:	2b08      	cmp	r3, #8
 8003946:	d828      	bhi.n	800399a <UART_SetConfig+0x56a>
 8003948:	a201      	add	r2, pc, #4	; (adr r2, 8003950 <UART_SetConfig+0x520>)
 800394a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800394e:	bf00      	nop
 8003950:	08003975 	.word	0x08003975
 8003954:	0800397d 	.word	0x0800397d
 8003958:	08003985 	.word	0x08003985
 800395c:	0800399b 	.word	0x0800399b
 8003960:	0800398b 	.word	0x0800398b
 8003964:	0800399b 	.word	0x0800399b
 8003968:	0800399b 	.word	0x0800399b
 800396c:	0800399b 	.word	0x0800399b
 8003970:	08003993 	.word	0x08003993
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003974:	f7fe fb92 	bl	800209c <HAL_RCC_GetPCLK1Freq>
 8003978:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800397a:	e014      	b.n	80039a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800397c:	f7fe fba4 	bl	80020c8 <HAL_RCC_GetPCLK2Freq>
 8003980:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003982:	e010      	b.n	80039a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003984:	4b1a      	ldr	r3, [pc, #104]	; (80039f0 <UART_SetConfig+0x5c0>)
 8003986:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003988:	e00d      	b.n	80039a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800398a:	f7fe faef 	bl	8001f6c <HAL_RCC_GetSysClockFreq>
 800398e:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8003990:	e009      	b.n	80039a6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003992:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003996:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8003998:	e005      	b.n	80039a6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800399a:	2300      	movs	r3, #0
 800399c:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80039a4:	bf00      	nop
    }

    if (pclk != 0U)
 80039a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d028      	beq.n	80039fe <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80039ac:	697b      	ldr	r3, [r7, #20]
 80039ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039b0:	4a10      	ldr	r2, [pc, #64]	; (80039f4 <UART_SetConfig+0x5c4>)
 80039b2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80039b6:	461a      	mov	r2, r3
 80039b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ba:	fbb3 f2f2 	udiv	r2, r3, r2
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	685b      	ldr	r3, [r3, #4]
 80039c2:	085b      	lsrs	r3, r3, #1
 80039c4:	441a      	add	r2, r3
 80039c6:	697b      	ldr	r3, [r7, #20]
 80039c8:	685b      	ldr	r3, [r3, #4]
 80039ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ce:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80039d0:	6a3b      	ldr	r3, [r7, #32]
 80039d2:	2b0f      	cmp	r3, #15
 80039d4:	d910      	bls.n	80039f8 <UART_SetConfig+0x5c8>
 80039d6:	6a3b      	ldr	r3, [r7, #32]
 80039d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039dc:	d20c      	bcs.n	80039f8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80039de:	6a3b      	ldr	r3, [r7, #32]
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	60da      	str	r2, [r3, #12]
 80039e8:	e009      	b.n	80039fe <UART_SetConfig+0x5ce>
 80039ea:	bf00      	nop
 80039ec:	40008000 	.word	0x40008000
 80039f0:	00f42400 	.word	0x00f42400
 80039f4:	08006d6c 	.word	0x08006d6c
      }
      else
      {
        ret = HAL_ERROR;
 80039f8:	2301      	movs	r3, #1
 80039fa:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80039fe:	697b      	ldr	r3, [r7, #20]
 8003a00:	2201      	movs	r2, #1
 8003a02:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8003a06:	697b      	ldr	r3, [r7, #20]
 8003a08:	2201      	movs	r2, #1
 8003a0a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	2200      	movs	r2, #0
 8003a12:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	2200      	movs	r2, #0
 8003a18:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8003a1a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3730      	adds	r7, #48	; 0x30
 8003a22:	46bd      	mov	sp, r7
 8003a24:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003a28 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a34:	f003 0308 	and.w	r3, r3, #8
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d00a      	beq.n	8003a52 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	430a      	orrs	r2, r1
 8003a50:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a56:	f003 0301 	and.w	r3, r3, #1
 8003a5a:	2b00      	cmp	r3, #0
 8003a5c:	d00a      	beq.n	8003a74 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	430a      	orrs	r2, r1
 8003a72:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a78:	f003 0302 	and.w	r3, r3, #2
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d00a      	beq.n	8003a96 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	685b      	ldr	r3, [r3, #4]
 8003a86:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	430a      	orrs	r2, r1
 8003a94:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a9a:	f003 0304 	and.w	r3, r3, #4
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d00a      	beq.n	8003ab8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685b      	ldr	r3, [r3, #4]
 8003aa8:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	430a      	orrs	r2, r1
 8003ab6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003abc:	f003 0310 	and.w	r3, r3, #16
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d00a      	beq.n	8003ada <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	689b      	ldr	r3, [r3, #8]
 8003aca:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	430a      	orrs	r2, r1
 8003ad8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ade:	f003 0320 	and.w	r3, r3, #32
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00a      	beq.n	8003afc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	430a      	orrs	r2, r1
 8003afa:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d01a      	beq.n	8003b3e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	685b      	ldr	r3, [r3, #4]
 8003b0e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	430a      	orrs	r2, r1
 8003b1c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b22:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003b26:	d10a      	bne.n	8003b3e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	685b      	ldr	r3, [r3, #4]
 8003b2e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	430a      	orrs	r2, r1
 8003b3c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00a      	beq.n	8003b60 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	605a      	str	r2, [r3, #4]
  }
}
 8003b60:	bf00      	nop
 8003b62:	370c      	adds	r7, #12
 8003b64:	46bd      	mov	sp, r7
 8003b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6a:	4770      	bx	lr

08003b6c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b098      	sub	sp, #96	; 0x60
 8003b70:	af02      	add	r7, sp, #8
 8003b72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2200      	movs	r2, #0
 8003b78:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003b7c:	f7fd f8f8 	bl	8000d70 <HAL_GetTick>
 8003b80:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f003 0308 	and.w	r3, r3, #8
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d12f      	bne.n	8003bf0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b90:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003b94:	9300      	str	r3, [sp, #0]
 8003b96:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	f000 f88e 	bl	8003cc0 <UART_WaitOnFlagUntilTimeout>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d022      	beq.n	8003bf0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bb2:	e853 3f00 	ldrex	r3, [r3]
 8003bb6:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003bb8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bba:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003bbe:	653b      	str	r3, [r7, #80]	; 0x50
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	461a      	mov	r2, r3
 8003bc6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003bc8:	647b      	str	r3, [r7, #68]	; 0x44
 8003bca:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bcc:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003bce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003bd0:	e841 2300 	strex	r3, r2, [r1]
 8003bd4:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003bd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d1e6      	bne.n	8003baa <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2220      	movs	r2, #32
 8003be0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003bec:	2303      	movs	r3, #3
 8003bee:	e063      	b.n	8003cb8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f003 0304 	and.w	r3, r3, #4
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d149      	bne.n	8003c92 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bfe:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003c02:	9300      	str	r3, [sp, #0]
 8003c04:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c06:	2200      	movs	r2, #0
 8003c08:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003c0c:	6878      	ldr	r0, [r7, #4]
 8003c0e:	f000 f857 	bl	8003cc0 <UART_WaitOnFlagUntilTimeout>
 8003c12:	4603      	mov	r3, r0
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d03c      	beq.n	8003c92 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c20:	e853 3f00 	ldrex	r3, [r3]
 8003c24:	623b      	str	r3, [r7, #32]
   return(result);
 8003c26:	6a3b      	ldr	r3, [r7, #32]
 8003c28:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003c2c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	461a      	mov	r2, r3
 8003c34:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c36:	633b      	str	r3, [r7, #48]	; 0x30
 8003c38:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c3a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003c3c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003c3e:	e841 2300 	strex	r3, r2, [r1]
 8003c42:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003c44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d1e6      	bne.n	8003c18 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	3308      	adds	r3, #8
 8003c50:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c52:	693b      	ldr	r3, [r7, #16]
 8003c54:	e853 3f00 	ldrex	r3, [r3]
 8003c58:	60fb      	str	r3, [r7, #12]
   return(result);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f023 0301 	bic.w	r3, r3, #1
 8003c60:	64bb      	str	r3, [r7, #72]	; 0x48
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	3308      	adds	r3, #8
 8003c68:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c6a:	61fa      	str	r2, [r7, #28]
 8003c6c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c6e:	69b9      	ldr	r1, [r7, #24]
 8003c70:	69fa      	ldr	r2, [r7, #28]
 8003c72:	e841 2300 	strex	r3, r2, [r1]
 8003c76:	617b      	str	r3, [r7, #20]
   return(result);
 8003c78:	697b      	ldr	r3, [r7, #20]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1e5      	bne.n	8003c4a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2220      	movs	r2, #32
 8003c82:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e012      	b.n	8003cb8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	2220      	movs	r2, #32
 8003c96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2220      	movs	r2, #32
 8003c9e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2200      	movs	r2, #0
 8003cac:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003cb6:	2300      	movs	r3, #0
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3758      	adds	r7, #88	; 0x58
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}

08003cc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	60f8      	str	r0, [r7, #12]
 8003cc8:	60b9      	str	r1, [r7, #8]
 8003cca:	603b      	str	r3, [r7, #0]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003cd0:	e049      	b.n	8003d66 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cd2:	69bb      	ldr	r3, [r7, #24]
 8003cd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cd8:	d045      	beq.n	8003d66 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cda:	f7fd f849 	bl	8000d70 <HAL_GetTick>
 8003cde:	4602      	mov	r2, r0
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	1ad3      	subs	r3, r2, r3
 8003ce4:	69ba      	ldr	r2, [r7, #24]
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	d302      	bcc.n	8003cf0 <UART_WaitOnFlagUntilTimeout+0x30>
 8003cea:	69bb      	ldr	r3, [r7, #24]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d101      	bne.n	8003cf4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003cf0:	2303      	movs	r3, #3
 8003cf2:	e048      	b.n	8003d86 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	681b      	ldr	r3, [r3, #0]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0304 	and.w	r3, r3, #4
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d031      	beq.n	8003d66 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	69db      	ldr	r3, [r3, #28]
 8003d08:	f003 0308 	and.w	r3, r3, #8
 8003d0c:	2b08      	cmp	r3, #8
 8003d0e:	d110      	bne.n	8003d32 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	2208      	movs	r2, #8
 8003d16:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d18:	68f8      	ldr	r0, [r7, #12]
 8003d1a:	f000 f838 	bl	8003d8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	2208      	movs	r2, #8
 8003d22:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8003d2e:	2301      	movs	r3, #1
 8003d30:	e029      	b.n	8003d86 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	69db      	ldr	r3, [r3, #28]
 8003d38:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003d3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d40:	d111      	bne.n	8003d66 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003d4a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 f81e 	bl	8003d8e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2220      	movs	r2, #32
 8003d56:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	2200      	movs	r2, #0
 8003d5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8003d62:	2303      	movs	r3, #3
 8003d64:	e00f      	b.n	8003d86 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	69da      	ldr	r2, [r3, #28]
 8003d6c:	68bb      	ldr	r3, [r7, #8]
 8003d6e:	4013      	ands	r3, r2
 8003d70:	68ba      	ldr	r2, [r7, #8]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	bf0c      	ite	eq
 8003d76:	2301      	moveq	r3, #1
 8003d78:	2300      	movne	r3, #0
 8003d7a:	b2db      	uxtb	r3, r3
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	79fb      	ldrb	r3, [r7, #7]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d0a6      	beq.n	8003cd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003d84:	2300      	movs	r3, #0
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3710      	adds	r7, #16
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003d8e:	b480      	push	{r7}
 8003d90:	b095      	sub	sp, #84	; 0x54
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d9e:	e853 3f00 	ldrex	r3, [r3]
 8003da2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003da4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003da6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003daa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	461a      	mov	r2, r3
 8003db2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003db4:	643b      	str	r3, [r7, #64]	; 0x40
 8003db6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003dba:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003dbc:	e841 2300 	strex	r3, r2, [r1]
 8003dc0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003dc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d1e6      	bne.n	8003d96 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	3308      	adds	r3, #8
 8003dce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd0:	6a3b      	ldr	r3, [r7, #32]
 8003dd2:	e853 3f00 	ldrex	r3, [r3]
 8003dd6:	61fb      	str	r3, [r7, #28]
   return(result);
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003dde:	f023 0301 	bic.w	r3, r3, #1
 8003de2:	64bb      	str	r3, [r7, #72]	; 0x48
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	3308      	adds	r3, #8
 8003dea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003dec:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003dee:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003df2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003df4:	e841 2300 	strex	r3, r2, [r1]
 8003df8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003dfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1e3      	bne.n	8003dc8 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d118      	bne.n	8003e3a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	e853 3f00 	ldrex	r3, [r3]
 8003e14:	60bb      	str	r3, [r7, #8]
   return(result);
 8003e16:	68bb      	ldr	r3, [r7, #8]
 8003e18:	f023 0310 	bic.w	r3, r3, #16
 8003e1c:	647b      	str	r3, [r7, #68]	; 0x44
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	461a      	mov	r2, r3
 8003e24:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e26:	61bb      	str	r3, [r7, #24]
 8003e28:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e2a:	6979      	ldr	r1, [r7, #20]
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	e841 2300 	strex	r3, r2, [r1]
 8003e32:	613b      	str	r3, [r7, #16]
   return(result);
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d1e6      	bne.n	8003e08 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2220      	movs	r2, #32
 8003e3e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2200      	movs	r2, #0
 8003e46:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	675a      	str	r2, [r3, #116]	; 0x74
}
 8003e4e:	bf00      	nop
 8003e50:	3754      	adds	r7, #84	; 0x54
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr

08003e5a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8003e5a:	b480      	push	{r7}
 8003e5c:	b085      	sub	sp, #20
 8003e5e:	af00      	add	r7, sp, #0
 8003e60:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003e68:	2b01      	cmp	r3, #1
 8003e6a:	d101      	bne.n	8003e70 <HAL_UARTEx_DisableFifoMode+0x16>
 8003e6c:	2302      	movs	r3, #2
 8003e6e:	e027      	b.n	8003ec0 <HAL_UARTEx_DisableFifoMode+0x66>
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	2201      	movs	r2, #1
 8003e74:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2224      	movs	r2, #36	; 0x24
 8003e7c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0201 	bic.w	r2, r2, #1
 8003e96:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8003e9e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	2220      	movs	r2, #32
 8003eb2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003ebe:	2300      	movs	r3, #0
}
 8003ec0:	4618      	mov	r0, r3
 8003ec2:	3714      	adds	r7, #20
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr

08003ecc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003ecc:	b580      	push	{r7, lr}
 8003ece:	b084      	sub	sp, #16
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
 8003ed4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d101      	bne.n	8003ee4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	e02d      	b.n	8003f40 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2224      	movs	r2, #36	; 0x24
 8003ef0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681a      	ldr	r2, [r3, #0]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f022 0201 	bic.w	r2, r2, #1
 8003f0a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	689b      	ldr	r3, [r3, #8]
 8003f12:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	683a      	ldr	r2, [r7, #0]
 8003f1c:	430a      	orrs	r2, r1
 8003f1e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f000 f84f 	bl	8003fc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68fa      	ldr	r2, [r7, #12]
 8003f2c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2220      	movs	r2, #32
 8003f32:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003f3e:	2300      	movs	r3, #0
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	3710      	adds	r7, #16
 8003f44:	46bd      	mov	sp, r7
 8003f46:	bd80      	pop	{r7, pc}

08003f48 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b084      	sub	sp, #16
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
 8003f50:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d101      	bne.n	8003f60 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	e02d      	b.n	8003fbc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	2201      	movs	r2, #1
 8003f64:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2224      	movs	r2, #36	; 0x24
 8003f6c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	681b      	ldr	r3, [r3, #0]
 8003f76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f022 0201 	bic.w	r2, r2, #1
 8003f86:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	689b      	ldr	r3, [r3, #8]
 8003f8e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	683a      	ldr	r2, [r7, #0]
 8003f98:	430a      	orrs	r2, r1
 8003f9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8003f9c:	6878      	ldr	r0, [r7, #4]
 8003f9e:	f000 f811 	bl	8003fc4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	68fa      	ldr	r2, [r7, #12]
 8003fa8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2220      	movs	r2, #32
 8003fae:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8003fba:	2300      	movs	r3, #0
}
 8003fbc:	4618      	mov	r0, r3
 8003fbe:	3710      	adds	r7, #16
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	bd80      	pop	{r7, pc}

08003fc4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003fc4:	b480      	push	{r7}
 8003fc6:	b085      	sub	sp, #20
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d108      	bne.n	8003fe6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003fe4:	e031      	b.n	800404a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8003fe6:	2308      	movs	r3, #8
 8003fe8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8003fea:	2308      	movs	r3, #8
 8003fec:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	689b      	ldr	r3, [r3, #8]
 8003ff4:	0e5b      	lsrs	r3, r3, #25
 8003ff6:	b2db      	uxtb	r3, r3
 8003ff8:	f003 0307 	and.w	r3, r3, #7
 8003ffc:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	0f5b      	lsrs	r3, r3, #29
 8004006:	b2db      	uxtb	r3, r3
 8004008:	f003 0307 	and.w	r3, r3, #7
 800400c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800400e:	7bbb      	ldrb	r3, [r7, #14]
 8004010:	7b3a      	ldrb	r2, [r7, #12]
 8004012:	4911      	ldr	r1, [pc, #68]	; (8004058 <UARTEx_SetNbDataToProcess+0x94>)
 8004014:	5c8a      	ldrb	r2, [r1, r2]
 8004016:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800401a:	7b3a      	ldrb	r2, [r7, #12]
 800401c:	490f      	ldr	r1, [pc, #60]	; (800405c <UARTEx_SetNbDataToProcess+0x98>)
 800401e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004020:	fb93 f3f2 	sdiv	r3, r3, r2
 8004024:	b29a      	uxth	r2, r3
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800402c:	7bfb      	ldrb	r3, [r7, #15]
 800402e:	7b7a      	ldrb	r2, [r7, #13]
 8004030:	4909      	ldr	r1, [pc, #36]	; (8004058 <UARTEx_SetNbDataToProcess+0x94>)
 8004032:	5c8a      	ldrb	r2, [r1, r2]
 8004034:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004038:	7b7a      	ldrb	r2, [r7, #13]
 800403a:	4908      	ldr	r1, [pc, #32]	; (800405c <UARTEx_SetNbDataToProcess+0x98>)
 800403c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800403e:	fb93 f3f2 	sdiv	r3, r3, r2
 8004042:	b29a      	uxth	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800404a:	bf00      	nop
 800404c:	3714      	adds	r7, #20
 800404e:	46bd      	mov	sp, r7
 8004050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004054:	4770      	bx	lr
 8004056:	bf00      	nop
 8004058:	08006d84 	.word	0x08006d84
 800405c:	08006d8c 	.word	0x08006d8c

08004060 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004060:	b480      	push	{r7}
 8004062:	b083      	sub	sp, #12
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	f103 0208 	add.w	r2, r3, #8
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f04f 32ff 	mov.w	r2, #4294967295
 8004078:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f103 0208 	add.w	r2, r3, #8
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	f103 0208 	add.w	r2, r3, #8
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	2200      	movs	r2, #0
 8004092:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004094:	bf00      	nop
 8004096:	370c      	adds	r7, #12
 8004098:	46bd      	mov	sp, r7
 800409a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409e:	4770      	bx	lr

080040a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80040a0:	b480      	push	{r7}
 80040a2:	b083      	sub	sp, #12
 80040a4:	af00      	add	r7, sp, #0
 80040a6:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2200      	movs	r2, #0
 80040ac:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80040ae:	bf00      	nop
 80040b0:	370c      	adds	r7, #12
 80040b2:	46bd      	mov	sp, r7
 80040b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b8:	4770      	bx	lr

080040ba <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80040ba:	b480      	push	{r7}
 80040bc:	b085      	sub	sp, #20
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
 80040c2:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80040ca:	68bb      	ldr	r3, [r7, #8]
 80040cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040d0:	d103      	bne.n	80040da <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	60fb      	str	r3, [r7, #12]
 80040d8:	e00c      	b.n	80040f4 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	3308      	adds	r3, #8
 80040de:	60fb      	str	r3, [r7, #12]
 80040e0:	e002      	b.n	80040e8 <vListInsert+0x2e>
 80040e2:	68fb      	ldr	r3, [r7, #12]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	60fb      	str	r3, [r7, #12]
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	685b      	ldr	r3, [r3, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68ba      	ldr	r2, [r7, #8]
 80040f0:	429a      	cmp	r2, r3
 80040f2:	d2f6      	bcs.n	80040e2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	685a      	ldr	r2, [r3, #4]
 80040f8:	683b      	ldr	r3, [r7, #0]
 80040fa:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8004104:	683b      	ldr	r3, [r7, #0]
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	1c5a      	adds	r2, r3, #1
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	601a      	str	r2, [r3, #0]
}
 8004120:	bf00      	nop
 8004122:	3714      	adds	r7, #20
 8004124:	46bd      	mov	sp, r7
 8004126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412a:	4770      	bx	lr

0800412c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800412c:	b480      	push	{r7}
 800412e:	b085      	sub	sp, #20
 8004130:	af00      	add	r7, sp, #0
 8004132:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	691b      	ldr	r3, [r3, #16]
 8004138:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	6892      	ldr	r2, [r2, #8]
 8004142:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	689b      	ldr	r3, [r3, #8]
 8004148:	687a      	ldr	r2, [r7, #4]
 800414a:	6852      	ldr	r2, [r2, #4]
 800414c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	429a      	cmp	r2, r3
 8004156:	d103      	bne.n	8004160 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	689a      	ldr	r2, [r3, #8]
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2200      	movs	r2, #0
 8004164:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	1e5a      	subs	r2, r3, #1
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	681b      	ldr	r3, [r3, #0]
}
 8004174:	4618      	mov	r0, r3
 8004176:	3714      	adds	r7, #20
 8004178:	46bd      	mov	sp, r7
 800417a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417e:	4770      	bx	lr

08004180 <xQueueGenericReset>:
    }
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b086      	sub	sp, #24
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800418a:	2301      	movs	r3, #1
 800418c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	613b      	str	r3, [r7, #16]

    configASSERT( pxQueue );
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	2b00      	cmp	r3, #0
 8004196:	d10a      	bne.n	80041ae <xQueueGenericReset+0x2e>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8004198:	f04f 0350 	mov.w	r3, #80	; 0x50
 800419c:	f383 8811 	msr	BASEPRI, r3
 80041a0:	f3bf 8f6f 	isb	sy
 80041a4:	f3bf 8f4f 	dsb	sy
 80041a8:	60fb      	str	r3, [r7, #12]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80041aa:	bf00      	nop
 80041ac:	e7fe      	b.n	80041ac <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80041ae:	693b      	ldr	r3, [r7, #16]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d05d      	beq.n	8004270 <xQueueGenericReset+0xf0>
        ( pxQueue->uxLength >= 1U ) &&
 80041b4:	693b      	ldr	r3, [r7, #16]
 80041b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    if( ( pxQueue != NULL ) &&
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d059      	beq.n	8004270 <xQueueGenericReset+0xf0>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80041c0:	693b      	ldr	r3, [r7, #16]
 80041c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041c4:	2100      	movs	r1, #0
 80041c6:	fba3 2302 	umull	r2, r3, r3, r2
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d000      	beq.n	80041d0 <xQueueGenericReset+0x50>
 80041ce:	2101      	movs	r1, #1
 80041d0:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d14c      	bne.n	8004270 <xQueueGenericReset+0xf0>
    {
        taskENTER_CRITICAL();
 80041d6:	f002 fa37 	bl	8006648 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	693b      	ldr	r3, [r7, #16]
 80041e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80041e2:	6939      	ldr	r1, [r7, #16]
 80041e4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80041e6:	fb01 f303 	mul.w	r3, r1, r3
 80041ea:	441a      	add	r2, r3
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80041f0:	693b      	ldr	r3, [r7, #16]
 80041f2:	2200      	movs	r2, #0
 80041f4:	639a      	str	r2, [r3, #56]	; 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80041f6:	693b      	ldr	r3, [r7, #16]
 80041f8:	681a      	ldr	r2, [r3, #0]
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	681a      	ldr	r2, [r3, #0]
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004206:	3b01      	subs	r3, #1
 8004208:	6939      	ldr	r1, [r7, #16]
 800420a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800420c:	fb01 f303 	mul.w	r3, r1, r3
 8004210:	441a      	add	r2, r3
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	22ff      	movs	r2, #255	; 0xff
 800421a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 800421e:	693b      	ldr	r3, [r7, #16]
 8004220:	22ff      	movs	r2, #255	; 0xff
 8004222:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

            if( xNewQueue == pdFALSE )
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	2b00      	cmp	r3, #0
 800422a:	d114      	bne.n	8004256 <xQueueGenericReset+0xd6>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	2b00      	cmp	r3, #0
 8004232:	d01a      	beq.n	800426a <xQueueGenericReset+0xea>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004234:	693b      	ldr	r3, [r7, #16]
 8004236:	3310      	adds	r3, #16
 8004238:	4618      	mov	r0, r3
 800423a:	f001 f9b1 	bl	80055a0 <xTaskRemoveFromEventList>
 800423e:	4603      	mov	r3, r0
 8004240:	2b00      	cmp	r3, #0
 8004242:	d012      	beq.n	800426a <xQueueGenericReset+0xea>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8004244:	4b15      	ldr	r3, [pc, #84]	; (800429c <xQueueGenericReset+0x11c>)
 8004246:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800424a:	601a      	str	r2, [r3, #0]
 800424c:	f3bf 8f4f 	dsb	sy
 8004250:	f3bf 8f6f 	isb	sy
 8004254:	e009      	b.n	800426a <xQueueGenericReset+0xea>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004256:	693b      	ldr	r3, [r7, #16]
 8004258:	3310      	adds	r3, #16
 800425a:	4618      	mov	r0, r3
 800425c:	f7ff ff00 	bl	8004060 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	3324      	adds	r3, #36	; 0x24
 8004264:	4618      	mov	r0, r3
 8004266:	f7ff fefb 	bl	8004060 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 800426a:	f002 fa1d 	bl	80066a8 <vPortExitCritical>
 800426e:	e001      	b.n	8004274 <xQueueGenericReset+0xf4>
    }
    else
    {
        xReturn = pdFAIL;
 8004270:	2300      	movs	r3, #0
 8004272:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 8004274:	697b      	ldr	r3, [r7, #20]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d10a      	bne.n	8004290 <xQueueGenericReset+0x110>
        __asm volatile
 800427a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800427e:	f383 8811 	msr	BASEPRI, r3
 8004282:	f3bf 8f6f 	isb	sy
 8004286:	f3bf 8f4f 	dsb	sy
 800428a:	60bb      	str	r3, [r7, #8]
    }
 800428c:	bf00      	nop
 800428e:	e7fe      	b.n	800428e <xQueueGenericReset+0x10e>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return xReturn;
 8004290:	697b      	ldr	r3, [r7, #20]
}
 8004292:	4618      	mov	r0, r3
 8004294:	3718      	adds	r7, #24
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}
 800429a:	bf00      	nop
 800429c:	e000ed04 	.word	0xe000ed04

080042a0 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b08a      	sub	sp, #40	; 0x28
 80042a4:	af02      	add	r7, sp, #8
 80042a6:	60f8      	str	r0, [r7, #12]
 80042a8:	60b9      	str	r1, [r7, #8]
 80042aa:	4613      	mov	r3, r2
 80042ac:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80042ae:	2300      	movs	r3, #0
 80042b0:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d02e      	beq.n	8004316 <xQueueGenericCreate+0x76>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80042b8:	2100      	movs	r1, #0
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	fba3 2302 	umull	r2, r3, r3, r2
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d000      	beq.n	80042c8 <xQueueGenericCreate+0x28>
 80042c6:	2101      	movs	r1, #1
 80042c8:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d123      	bne.n	8004316 <xQueueGenericCreate+0x76>
            /* Check for addition overflow. */
            ( ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	68ba      	ldr	r2, [r7, #8]
 80042d2:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80042d6:	f113 0f49 	cmn.w	r3, #73	; 0x49
 80042da:	d81c      	bhi.n	8004316 <xQueueGenericCreate+0x76>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	68ba      	ldr	r2, [r7, #8]
 80042e0:	fb02 f303 	mul.w	r3, r2, r3
 80042e4:	61bb      	str	r3, [r7, #24]
             * alignment requirements of the Queue_t structure - which in this case
             * is an int8_t *.  Therefore, whenever the stack alignment requirements
             * are greater than or equal to the pointer to char requirements the cast
             * is safe.  In other cases alignment requirements are not strict (one or
             * two bytes). */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80042e6:	69bb      	ldr	r3, [r7, #24]
 80042e8:	3348      	adds	r3, #72	; 0x48
 80042ea:	4618      	mov	r0, r3
 80042ec:	f002 fa8e 	bl	800680c <pvPortMalloc>
 80042f0:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	2b00      	cmp	r3, #0
 80042f6:	d01c      	beq.n	8004332 <xQueueGenericCreate+0x92>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80042f8:	69fb      	ldr	r3, [r7, #28]
 80042fa:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80042fc:	697b      	ldr	r3, [r7, #20]
 80042fe:	3348      	adds	r3, #72	; 0x48
 8004300:	617b      	str	r3, [r7, #20]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004302:	79fa      	ldrb	r2, [r7, #7]
 8004304:	69fb      	ldr	r3, [r7, #28]
 8004306:	9300      	str	r3, [sp, #0]
 8004308:	4613      	mov	r3, r2
 800430a:	697a      	ldr	r2, [r7, #20]
 800430c:	68b9      	ldr	r1, [r7, #8]
 800430e:	68f8      	ldr	r0, [r7, #12]
 8004310:	f000 f814 	bl	800433c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8004314:	e00d      	b.n	8004332 <xQueueGenericCreate+0x92>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8004316:	69fb      	ldr	r3, [r7, #28]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10a      	bne.n	8004332 <xQueueGenericCreate+0x92>
        __asm volatile
 800431c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004320:	f383 8811 	msr	BASEPRI, r3
 8004324:	f3bf 8f6f 	isb	sy
 8004328:	f3bf 8f4f 	dsb	sy
 800432c:	613b      	str	r3, [r7, #16]
    }
 800432e:	bf00      	nop
 8004330:	e7fe      	b.n	8004330 <xQueueGenericCreate+0x90>
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 8004332:	69fb      	ldr	r3, [r7, #28]
    }
 8004334:	4618      	mov	r0, r3
 8004336:	3720      	adds	r7, #32
 8004338:	46bd      	mov	sp, r7
 800433a:	bd80      	pop	{r7, pc}

0800433c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b084      	sub	sp, #16
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	607a      	str	r2, [r7, #4]
 8004348:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	2b00      	cmp	r3, #0
 800434e:	d103      	bne.n	8004358 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004350:	69bb      	ldr	r3, [r7, #24]
 8004352:	69ba      	ldr	r2, [r7, #24]
 8004354:	601a      	str	r2, [r3, #0]
 8004356:	e002      	b.n	800435e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800435e:	69bb      	ldr	r3, [r7, #24]
 8004360:	68fa      	ldr	r2, [r7, #12]
 8004362:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	68ba      	ldr	r2, [r7, #8]
 8004368:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800436a:	2101      	movs	r1, #1
 800436c:	69b8      	ldr	r0, [r7, #24]
 800436e:	f7ff ff07 	bl	8004180 <xQueueGenericReset>
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8004372:	bf00      	nop
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}
	...

0800437c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b08e      	sub	sp, #56	; 0x38
 8004380:	af00      	add	r7, sp, #0
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	60b9      	str	r1, [r7, #8]
 8004386:	607a      	str	r2, [r7, #4]
 8004388:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800438a:	2300      	movs	r3, #0
 800438c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8004392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004394:	2b00      	cmp	r3, #0
 8004396:	d10a      	bne.n	80043ae <xQueueGenericSend+0x32>
        __asm volatile
 8004398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800439c:	f383 8811 	msr	BASEPRI, r3
 80043a0:	f3bf 8f6f 	isb	sy
 80043a4:	f3bf 8f4f 	dsb	sy
 80043a8:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80043aa:	bf00      	nop
 80043ac:	e7fe      	b.n	80043ac <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d103      	bne.n	80043bc <xQueueGenericSend+0x40>
 80043b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d101      	bne.n	80043c0 <xQueueGenericSend+0x44>
 80043bc:	2301      	movs	r3, #1
 80043be:	e000      	b.n	80043c2 <xQueueGenericSend+0x46>
 80043c0:	2300      	movs	r3, #0
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d10a      	bne.n	80043dc <xQueueGenericSend+0x60>
        __asm volatile
 80043c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043ca:	f383 8811 	msr	BASEPRI, r3
 80043ce:	f3bf 8f6f 	isb	sy
 80043d2:	f3bf 8f4f 	dsb	sy
 80043d6:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80043d8:	bf00      	nop
 80043da:	e7fe      	b.n	80043da <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	2b02      	cmp	r3, #2
 80043e0:	d103      	bne.n	80043ea <xQueueGenericSend+0x6e>
 80043e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80043e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e6:	2b01      	cmp	r3, #1
 80043e8:	d101      	bne.n	80043ee <xQueueGenericSend+0x72>
 80043ea:	2301      	movs	r3, #1
 80043ec:	e000      	b.n	80043f0 <xQueueGenericSend+0x74>
 80043ee:	2300      	movs	r3, #0
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d10a      	bne.n	800440a <xQueueGenericSend+0x8e>
        __asm volatile
 80043f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043f8:	f383 8811 	msr	BASEPRI, r3
 80043fc:	f3bf 8f6f 	isb	sy
 8004400:	f3bf 8f4f 	dsb	sy
 8004404:	623b      	str	r3, [r7, #32]
    }
 8004406:	bf00      	nop
 8004408:	e7fe      	b.n	8004408 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800440a:	f001 fac9 	bl	80059a0 <xTaskGetSchedulerState>
 800440e:	4603      	mov	r3, r0
 8004410:	2b00      	cmp	r3, #0
 8004412:	d102      	bne.n	800441a <xQueueGenericSend+0x9e>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d101      	bne.n	800441e <xQueueGenericSend+0xa2>
 800441a:	2301      	movs	r3, #1
 800441c:	e000      	b.n	8004420 <xQueueGenericSend+0xa4>
 800441e:	2300      	movs	r3, #0
 8004420:	2b00      	cmp	r3, #0
 8004422:	d10a      	bne.n	800443a <xQueueGenericSend+0xbe>
        __asm volatile
 8004424:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004428:	f383 8811 	msr	BASEPRI, r3
 800442c:	f3bf 8f6f 	isb	sy
 8004430:	f3bf 8f4f 	dsb	sy
 8004434:	61fb      	str	r3, [r7, #28]
    }
 8004436:	bf00      	nop
 8004438:	e7fe      	b.n	8004438 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800443a:	f002 f905 	bl	8006648 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800443e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004440:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004442:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004444:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004446:	429a      	cmp	r2, r3
 8004448:	d302      	bcc.n	8004450 <xQueueGenericSend+0xd4>
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	2b02      	cmp	r3, #2
 800444e:	d129      	bne.n	80044a4 <xQueueGenericSend+0x128>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004450:	683a      	ldr	r2, [r7, #0]
 8004452:	68b9      	ldr	r1, [r7, #8]
 8004454:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004456:	f000 fa85 	bl	8004964 <prvCopyDataToQueue>
 800445a:	62f8      	str	r0, [r7, #44]	; 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800445c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800445e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004460:	2b00      	cmp	r3, #0
 8004462:	d010      	beq.n	8004486 <xQueueGenericSend+0x10a>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004466:	3324      	adds	r3, #36	; 0x24
 8004468:	4618      	mov	r0, r3
 800446a:	f001 f899 	bl	80055a0 <xTaskRemoveFromEventList>
 800446e:	4603      	mov	r3, r0
 8004470:	2b00      	cmp	r3, #0
 8004472:	d013      	beq.n	800449c <xQueueGenericSend+0x120>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8004474:	4b3f      	ldr	r3, [pc, #252]	; (8004574 <xQueueGenericSend+0x1f8>)
 8004476:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800447a:	601a      	str	r2, [r3, #0]
 800447c:	f3bf 8f4f 	dsb	sy
 8004480:	f3bf 8f6f 	isb	sy
 8004484:	e00a      	b.n	800449c <xQueueGenericSend+0x120>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8004486:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004488:	2b00      	cmp	r3, #0
 800448a:	d007      	beq.n	800449c <xQueueGenericSend+0x120>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 800448c:	4b39      	ldr	r3, [pc, #228]	; (8004574 <xQueueGenericSend+0x1f8>)
 800448e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004492:	601a      	str	r2, [r3, #0]
 8004494:	f3bf 8f4f 	dsb	sy
 8004498:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800449c:	f002 f904 	bl	80066a8 <vPortExitCritical>
                return pdPASS;
 80044a0:	2301      	movs	r3, #1
 80044a2:	e063      	b.n	800456c <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d103      	bne.n	80044b2 <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80044aa:	f002 f8fd 	bl	80066a8 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80044ae:	2300      	movs	r3, #0
 80044b0:	e05c      	b.n	800456c <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 80044b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d106      	bne.n	80044c6 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80044b8:	f107 0314 	add.w	r3, r7, #20
 80044bc:	4618      	mov	r0, r3
 80044be:	f001 f945 	bl	800574c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80044c2:	2301      	movs	r3, #1
 80044c4:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80044c6:	f002 f8ef 	bl	80066a8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80044ca:	f000 fd73 	bl	8004fb4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80044ce:	f002 f8bb 	bl	8006648 <vPortEnterCritical>
 80044d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80044d8:	b25b      	sxtb	r3, r3
 80044da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044de:	d103      	bne.n	80044e8 <xQueueGenericSend+0x16c>
 80044e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044e2:	2200      	movs	r2, #0
 80044e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80044e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80044ee:	b25b      	sxtb	r3, r3
 80044f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044f4:	d103      	bne.n	80044fe <xQueueGenericSend+0x182>
 80044f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80044fe:	f002 f8d3 	bl	80066a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004502:	1d3a      	adds	r2, r7, #4
 8004504:	f107 0314 	add.w	r3, r7, #20
 8004508:	4611      	mov	r1, r2
 800450a:	4618      	mov	r0, r3
 800450c:	f001 f934 	bl	8005778 <xTaskCheckForTimeOut>
 8004510:	4603      	mov	r3, r0
 8004512:	2b00      	cmp	r3, #0
 8004514:	d124      	bne.n	8004560 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004516:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004518:	f000 fb1c 	bl	8004b54 <prvIsQueueFull>
 800451c:	4603      	mov	r3, r0
 800451e:	2b00      	cmp	r3, #0
 8004520:	d018      	beq.n	8004554 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004522:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004524:	3310      	adds	r3, #16
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	4611      	mov	r1, r2
 800452a:	4618      	mov	r0, r3
 800452c:	f000 ffce 	bl	80054cc <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8004530:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004532:	f000 faa7 	bl	8004a84 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8004536:	f000 fd4b 	bl	8004fd0 <xTaskResumeAll>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	f47f af7c 	bne.w	800443a <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8004542:	4b0c      	ldr	r3, [pc, #48]	; (8004574 <xQueueGenericSend+0x1f8>)
 8004544:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004548:	601a      	str	r2, [r3, #0]
 800454a:	f3bf 8f4f 	dsb	sy
 800454e:	f3bf 8f6f 	isb	sy
 8004552:	e772      	b.n	800443a <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8004554:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004556:	f000 fa95 	bl	8004a84 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800455a:	f000 fd39 	bl	8004fd0 <xTaskResumeAll>
 800455e:	e76c      	b.n	800443a <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8004560:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8004562:	f000 fa8f 	bl	8004a84 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004566:	f000 fd33 	bl	8004fd0 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 800456a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800456c:	4618      	mov	r0, r3
 800456e:	3738      	adds	r7, #56	; 0x38
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	e000ed04 	.word	0xe000ed04

08004578 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b08c      	sub	sp, #48	; 0x30
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004584:	2300      	movs	r3, #0
 8004586:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800458c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800458e:	2b00      	cmp	r3, #0
 8004590:	d10a      	bne.n	80045a8 <xQueueReceive+0x30>
        __asm volatile
 8004592:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004596:	f383 8811 	msr	BASEPRI, r3
 800459a:	f3bf 8f6f 	isb	sy
 800459e:	f3bf 8f4f 	dsb	sy
 80045a2:	623b      	str	r3, [r7, #32]
    }
 80045a4:	bf00      	nop
 80045a6:	e7fe      	b.n	80045a6 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d103      	bne.n	80045b6 <xQueueReceive+0x3e>
 80045ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d101      	bne.n	80045ba <xQueueReceive+0x42>
 80045b6:	2301      	movs	r3, #1
 80045b8:	e000      	b.n	80045bc <xQueueReceive+0x44>
 80045ba:	2300      	movs	r3, #0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10a      	bne.n	80045d6 <xQueueReceive+0x5e>
        __asm volatile
 80045c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045c4:	f383 8811 	msr	BASEPRI, r3
 80045c8:	f3bf 8f6f 	isb	sy
 80045cc:	f3bf 8f4f 	dsb	sy
 80045d0:	61fb      	str	r3, [r7, #28]
    }
 80045d2:	bf00      	nop
 80045d4:	e7fe      	b.n	80045d4 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80045d6:	f001 f9e3 	bl	80059a0 <xTaskGetSchedulerState>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d102      	bne.n	80045e6 <xQueueReceive+0x6e>
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d101      	bne.n	80045ea <xQueueReceive+0x72>
 80045e6:	2301      	movs	r3, #1
 80045e8:	e000      	b.n	80045ec <xQueueReceive+0x74>
 80045ea:	2300      	movs	r3, #0
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d10a      	bne.n	8004606 <xQueueReceive+0x8e>
        __asm volatile
 80045f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80045f4:	f383 8811 	msr	BASEPRI, r3
 80045f8:	f3bf 8f6f 	isb	sy
 80045fc:	f3bf 8f4f 	dsb	sy
 8004600:	61bb      	str	r3, [r7, #24]
    }
 8004602:	bf00      	nop
 8004604:	e7fe      	b.n	8004604 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004606:	f002 f81f 	bl	8006648 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800460a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800460c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800460e:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004612:	2b00      	cmp	r3, #0
 8004614:	d01f      	beq.n	8004656 <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004616:	68b9      	ldr	r1, [r7, #8]
 8004618:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800461a:	f000 fa0d 	bl	8004a38 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800461e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004620:	1e5a      	subs	r2, r3, #1
 8004622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004624:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004626:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004628:	691b      	ldr	r3, [r3, #16]
 800462a:	2b00      	cmp	r3, #0
 800462c:	d00f      	beq.n	800464e <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800462e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004630:	3310      	adds	r3, #16
 8004632:	4618      	mov	r0, r3
 8004634:	f000 ffb4 	bl	80055a0 <xTaskRemoveFromEventList>
 8004638:	4603      	mov	r3, r0
 800463a:	2b00      	cmp	r3, #0
 800463c:	d007      	beq.n	800464e <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800463e:	4b3d      	ldr	r3, [pc, #244]	; (8004734 <xQueueReceive+0x1bc>)
 8004640:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004644:	601a      	str	r2, [r3, #0]
 8004646:	f3bf 8f4f 	dsb	sy
 800464a:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800464e:	f002 f82b 	bl	80066a8 <vPortExitCritical>
                return pdPASS;
 8004652:	2301      	movs	r3, #1
 8004654:	e069      	b.n	800472a <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d103      	bne.n	8004664 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 800465c:	f002 f824 	bl	80066a8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 8004660:	2300      	movs	r3, #0
 8004662:	e062      	b.n	800472a <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004664:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004666:	2b00      	cmp	r3, #0
 8004668:	d106      	bne.n	8004678 <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800466a:	f107 0310 	add.w	r3, r7, #16
 800466e:	4618      	mov	r0, r3
 8004670:	f001 f86c 	bl	800574c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004674:	2301      	movs	r3, #1
 8004676:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004678:	f002 f816 	bl	80066a8 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800467c:	f000 fc9a 	bl	8004fb4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8004680:	f001 ffe2 	bl	8006648 <vPortEnterCritical>
 8004684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004686:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800468a:	b25b      	sxtb	r3, r3
 800468c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004690:	d103      	bne.n	800469a <xQueueReceive+0x122>
 8004692:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004694:	2200      	movs	r2, #0
 8004696:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800469a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800469c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80046a0:	b25b      	sxtb	r3, r3
 80046a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046a6:	d103      	bne.n	80046b0 <xQueueReceive+0x138>
 80046a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046b0:	f001 fffa 	bl	80066a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80046b4:	1d3a      	adds	r2, r7, #4
 80046b6:	f107 0310 	add.w	r3, r7, #16
 80046ba:	4611      	mov	r1, r2
 80046bc:	4618      	mov	r0, r3
 80046be:	f001 f85b 	bl	8005778 <xTaskCheckForTimeOut>
 80046c2:	4603      	mov	r3, r0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d123      	bne.n	8004710 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80046c8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046ca:	f000 fa2d 	bl	8004b28 <prvIsQueueEmpty>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d017      	beq.n	8004704 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80046d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046d6:	3324      	adds	r3, #36	; 0x24
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	4611      	mov	r1, r2
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 fef5 	bl	80054cc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80046e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80046e4:	f000 f9ce 	bl	8004a84 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80046e8:	f000 fc72 	bl	8004fd0 <xTaskResumeAll>
 80046ec:	4603      	mov	r3, r0
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d189      	bne.n	8004606 <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 80046f2:	4b10      	ldr	r3, [pc, #64]	; (8004734 <xQueueReceive+0x1bc>)
 80046f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046f8:	601a      	str	r2, [r3, #0]
 80046fa:	f3bf 8f4f 	dsb	sy
 80046fe:	f3bf 8f6f 	isb	sy
 8004702:	e780      	b.n	8004606 <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8004704:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004706:	f000 f9bd 	bl	8004a84 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800470a:	f000 fc61 	bl	8004fd0 <xTaskResumeAll>
 800470e:	e77a      	b.n	8004606 <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8004710:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004712:	f000 f9b7 	bl	8004a84 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004716:	f000 fc5b 	bl	8004fd0 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800471a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800471c:	f000 fa04 	bl	8004b28 <prvIsQueueEmpty>
 8004720:	4603      	mov	r3, r0
 8004722:	2b00      	cmp	r3, #0
 8004724:	f43f af6f 	beq.w	8004606 <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8004728:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800472a:	4618      	mov	r0, r3
 800472c:	3730      	adds	r7, #48	; 0x30
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	e000ed04 	.word	0xe000ed04

08004738 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8004738:	b580      	push	{r7, lr}
 800473a:	b08c      	sub	sp, #48	; 0x30
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
 8004740:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8004742:	2300      	movs	r3, #0
 8004744:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	627b      	str	r3, [r7, #36]	; 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 800474a:	2300      	movs	r3, #0
 800474c:	62bb      	str	r3, [r7, #40]	; 0x28
    #endif

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 800474e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004750:	2b00      	cmp	r3, #0
 8004752:	d10a      	bne.n	800476a <xQueueSemaphoreTake+0x32>
        __asm volatile
 8004754:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004758:	f383 8811 	msr	BASEPRI, r3
 800475c:	f3bf 8f6f 	isb	sy
 8004760:	f3bf 8f4f 	dsb	sy
 8004764:	61bb      	str	r3, [r7, #24]
    }
 8004766:	bf00      	nop
 8004768:	e7fe      	b.n	8004768 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 800476a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	2b00      	cmp	r3, #0
 8004770:	d00a      	beq.n	8004788 <xQueueSemaphoreTake+0x50>
        __asm volatile
 8004772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004776:	f383 8811 	msr	BASEPRI, r3
 800477a:	f3bf 8f6f 	isb	sy
 800477e:	f3bf 8f4f 	dsb	sy
 8004782:	617b      	str	r3, [r7, #20]
    }
 8004784:	bf00      	nop
 8004786:	e7fe      	b.n	8004786 <xQueueSemaphoreTake+0x4e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004788:	f001 f90a 	bl	80059a0 <xTaskGetSchedulerState>
 800478c:	4603      	mov	r3, r0
 800478e:	2b00      	cmp	r3, #0
 8004790:	d102      	bne.n	8004798 <xQueueSemaphoreTake+0x60>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b00      	cmp	r3, #0
 8004796:	d101      	bne.n	800479c <xQueueSemaphoreTake+0x64>
 8004798:	2301      	movs	r3, #1
 800479a:	e000      	b.n	800479e <xQueueSemaphoreTake+0x66>
 800479c:	2300      	movs	r3, #0
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d10a      	bne.n	80047b8 <xQueueSemaphoreTake+0x80>
        __asm volatile
 80047a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a6:	f383 8811 	msr	BASEPRI, r3
 80047aa:	f3bf 8f6f 	isb	sy
 80047ae:	f3bf 8f4f 	dsb	sy
 80047b2:	613b      	str	r3, [r7, #16]
    }
 80047b4:	bf00      	nop
 80047b6:	e7fe      	b.n	80047b6 <xQueueSemaphoreTake+0x7e>
    /*lint -save -e904 This function relaxes the coding standard somewhat to allow return
     * statements within the function itself.  This is done in the interest
     * of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 80047b8:	f001 ff46 	bl	8006648 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80047bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047c0:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80047c2:	6a3b      	ldr	r3, [r7, #32]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d024      	beq.n	8004812 <xQueueSemaphoreTake+0xda>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80047c8:	6a3b      	ldr	r3, [r7, #32]
 80047ca:	1e5a      	subs	r2, r3, #1
 80047cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ce:	639a      	str	r2, [r3, #56]	; 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80047d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d104      	bne.n	80047e2 <xQueueSemaphoreTake+0xaa>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80047d8:	f001 fafa 	bl	8005dd0 <pvTaskIncrementMutexHeldCount>
 80047dc:	4602      	mov	r2, r0
 80047de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e0:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80047e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e4:	691b      	ldr	r3, [r3, #16]
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d00f      	beq.n	800480a <xQueueSemaphoreTake+0xd2>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80047ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ec:	3310      	adds	r3, #16
 80047ee:	4618      	mov	r0, r3
 80047f0:	f000 fed6 	bl	80055a0 <xTaskRemoveFromEventList>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d007      	beq.n	800480a <xQueueSemaphoreTake+0xd2>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80047fa:	4b4d      	ldr	r3, [pc, #308]	; (8004930 <xQueueSemaphoreTake+0x1f8>)
 80047fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004800:	601a      	str	r2, [r3, #0]
 8004802:	f3bf 8f4f 	dsb	sy
 8004806:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800480a:	f001 ff4d 	bl	80066a8 <vPortExitCritical>
                return pdPASS;
 800480e:	2301      	movs	r3, #1
 8004810:	e089      	b.n	8004926 <xQueueSemaphoreTake+0x1ee>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	2b00      	cmp	r3, #0
 8004816:	d103      	bne.n	8004820 <xQueueSemaphoreTake+0xe8>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8004818:	f001 ff46 	bl	80066a8 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 800481c:	2300      	movs	r3, #0
 800481e:	e082      	b.n	8004926 <xQueueSemaphoreTake+0x1ee>
                }
                else if( xEntryTimeSet == pdFALSE )
 8004820:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004822:	2b00      	cmp	r3, #0
 8004824:	d106      	bne.n	8004834 <xQueueSemaphoreTake+0xfc>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8004826:	f107 0308 	add.w	r3, r7, #8
 800482a:	4618      	mov	r0, r3
 800482c:	f000 ff8e 	bl	800574c <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8004830:	2301      	movs	r3, #1
 8004832:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8004834:	f001 ff38 	bl	80066a8 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8004838:	f000 fbbc 	bl	8004fb4 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 800483c:	f001 ff04 	bl	8006648 <vPortEnterCritical>
 8004840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004842:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004846:	b25b      	sxtb	r3, r3
 8004848:	f1b3 3fff 	cmp.w	r3, #4294967295
 800484c:	d103      	bne.n	8004856 <xQueueSemaphoreTake+0x11e>
 800484e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004850:	2200      	movs	r2, #0
 8004852:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004858:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800485c:	b25b      	sxtb	r3, r3
 800485e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004862:	d103      	bne.n	800486c <xQueueSemaphoreTake+0x134>
 8004864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004866:	2200      	movs	r2, #0
 8004868:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800486c:	f001 ff1c 	bl	80066a8 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004870:	463a      	mov	r2, r7
 8004872:	f107 0308 	add.w	r3, r7, #8
 8004876:	4611      	mov	r1, r2
 8004878:	4618      	mov	r0, r3
 800487a:	f000 ff7d 	bl	8005778 <xTaskCheckForTimeOut>
 800487e:	4603      	mov	r3, r0
 8004880:	2b00      	cmp	r3, #0
 8004882:	d132      	bne.n	80048ea <xQueueSemaphoreTake+0x1b2>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004884:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004886:	f000 f94f 	bl	8004b28 <prvIsQueueEmpty>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	d026      	beq.n	80048de <xQueueSemaphoreTake+0x1a6>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2b00      	cmp	r3, #0
 8004896:	d109      	bne.n	80048ac <xQueueSemaphoreTake+0x174>
                    {
                        taskENTER_CRITICAL();
 8004898:	f001 fed6 	bl	8006648 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800489c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	4618      	mov	r0, r3
 80048a2:	f001 f89b 	bl	80059dc <xTaskPriorityInherit>
 80048a6:	62b8      	str	r0, [r7, #40]	; 0x28
                        }
                        taskEXIT_CRITICAL();
 80048a8:	f001 fefe 	bl	80066a8 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80048ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ae:	3324      	adds	r3, #36	; 0x24
 80048b0:	683a      	ldr	r2, [r7, #0]
 80048b2:	4611      	mov	r1, r2
 80048b4:	4618      	mov	r0, r3
 80048b6:	f000 fe09 	bl	80054cc <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 80048ba:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80048bc:	f000 f8e2 	bl	8004a84 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 80048c0:	f000 fb86 	bl	8004fd0 <xTaskResumeAll>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	f47f af76 	bne.w	80047b8 <xQueueSemaphoreTake+0x80>
                {
                    portYIELD_WITHIN_API();
 80048cc:	4b18      	ldr	r3, [pc, #96]	; (8004930 <xQueueSemaphoreTake+0x1f8>)
 80048ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80048d2:	601a      	str	r2, [r3, #0]
 80048d4:	f3bf 8f4f 	dsb	sy
 80048d8:	f3bf 8f6f 	isb	sy
 80048dc:	e76c      	b.n	80047b8 <xQueueSemaphoreTake+0x80>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 80048de:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80048e0:	f000 f8d0 	bl	8004a84 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80048e4:	f000 fb74 	bl	8004fd0 <xTaskResumeAll>
 80048e8:	e766      	b.n	80047b8 <xQueueSemaphoreTake+0x80>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 80048ea:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80048ec:	f000 f8ca 	bl	8004a84 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80048f0:	f000 fb6e 	bl	8004fd0 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80048f4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80048f6:	f000 f917 	bl	8004b28 <prvIsQueueEmpty>
 80048fa:	4603      	mov	r3, r0
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	f43f af5b 	beq.w	80047b8 <xQueueSemaphoreTake+0x80>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8004902:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004904:	2b00      	cmp	r3, #0
 8004906:	d00d      	beq.n	8004924 <xQueueSemaphoreTake+0x1ec>
                    {
                        taskENTER_CRITICAL();
 8004908:	f001 fe9e 	bl	8006648 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800490c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800490e:	f000 f811 	bl	8004934 <prvGetDisinheritPriorityAfterTimeout>
 8004912:	61f8      	str	r0, [r7, #28]
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8004914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004916:	689b      	ldr	r3, [r3, #8]
 8004918:	69f9      	ldr	r1, [r7, #28]
 800491a:	4618      	mov	r0, r3
 800491c:	f001 f9a0 	bl	8005c60 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8004920:	f001 fec2 	bl	80066a8 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 8004924:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 8004926:	4618      	mov	r0, r3
 8004928:	3730      	adds	r7, #48	; 0x30
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	e000ed04 	.word	0xe000ed04

08004934 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004940:	2b00      	cmp	r3, #0
 8004942:	d006      	beq.n	8004952 <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	f1c3 0305 	rsb	r3, r3, #5
 800494e:	60fb      	str	r3, [r7, #12]
 8004950:	e001      	b.n	8004956 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004952:	2300      	movs	r3, #0
 8004954:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8004956:	68fb      	ldr	r3, [r7, #12]
    }
 8004958:	4618      	mov	r0, r3
 800495a:	3714      	adds	r7, #20
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b086      	sub	sp, #24
 8004968:	af00      	add	r7, sp, #0
 800496a:	60f8      	str	r0, [r7, #12]
 800496c:	60b9      	str	r1, [r7, #8]
 800496e:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8004970:	2300      	movs	r3, #0
 8004972:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004978:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800497e:	2b00      	cmp	r3, #0
 8004980:	d10d      	bne.n	800499e <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	2b00      	cmp	r3, #0
 8004988:	d14d      	bne.n	8004a26 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	689b      	ldr	r3, [r3, #8]
 800498e:	4618      	mov	r0, r3
 8004990:	f001 f8c2 	bl	8005b18 <xTaskPriorityDisinherit>
 8004994:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	2200      	movs	r2, #0
 800499a:	609a      	str	r2, [r3, #8]
 800499c:	e043      	b.n	8004a26 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d119      	bne.n	80049d8 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	6858      	ldr	r0, [r3, #4]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ac:	461a      	mov	r2, r3
 80049ae:	68b9      	ldr	r1, [r7, #8]
 80049b0:	f002 f924 	bl	8006bfc <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	685a      	ldr	r2, [r3, #4]
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049bc:	441a      	add	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	685a      	ldr	r2, [r3, #4]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d32b      	bcc.n	8004a26 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	681a      	ldr	r2, [r3, #0]
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	605a      	str	r2, [r3, #4]
 80049d6:	e026      	b.n	8004a26 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	68d8      	ldr	r0, [r3, #12]
 80049dc:	68fb      	ldr	r3, [r7, #12]
 80049de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049e0:	461a      	mov	r2, r3
 80049e2:	68b9      	ldr	r1, [r7, #8]
 80049e4:	f002 f90a 	bl	8006bfc <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	68da      	ldr	r2, [r3, #12]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049f0:	425b      	negs	r3, r3
 80049f2:	441a      	add	r2, r3
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	68da      	ldr	r2, [r3, #12]
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	429a      	cmp	r2, r3
 8004a02:	d207      	bcs.n	8004a14 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	689a      	ldr	r2, [r3, #8]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a0c:	425b      	negs	r3, r3
 8004a0e:	441a      	add	r2, r3
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d105      	bne.n	8004a26 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d002      	beq.n	8004a26 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8004a20:	693b      	ldr	r3, [r7, #16]
 8004a22:	3b01      	subs	r3, #1
 8004a24:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004a26:	693b      	ldr	r3, [r7, #16]
 8004a28:	1c5a      	adds	r2, r3, #1
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8004a2e:	697b      	ldr	r3, [r7, #20]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3718      	adds	r7, #24
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}

08004a38 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b082      	sub	sp, #8
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d018      	beq.n	8004a7c <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	68da      	ldr	r2, [r3, #12]
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a52:	441a      	add	r2, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	68da      	ldr	r2, [r3, #12]
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	689b      	ldr	r3, [r3, #8]
 8004a60:	429a      	cmp	r2, r3
 8004a62:	d303      	bcc.n	8004a6c <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681a      	ldr	r2, [r3, #0]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	68d9      	ldr	r1, [r3, #12]
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a74:	461a      	mov	r2, r3
 8004a76:	6838      	ldr	r0, [r7, #0]
 8004a78:	f002 f8c0 	bl	8006bfc <memcpy>
    }
}
 8004a7c:	bf00      	nop
 8004a7e:	3708      	adds	r7, #8
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}

08004a84 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004a84:	b580      	push	{r7, lr}
 8004a86:	b084      	sub	sp, #16
 8004a88:	af00      	add	r7, sp, #0
 8004a8a:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8004a8c:	f001 fddc 	bl	8006648 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004a96:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004a98:	e011      	b.n	8004abe <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d012      	beq.n	8004ac8 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	3324      	adds	r3, #36	; 0x24
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 fd7a 	bl	80055a0 <xTaskRemoveFromEventList>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8004ab2:	f000 fec7 	bl	8005844 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8004ab6:	7bfb      	ldrb	r3, [r7, #15]
 8004ab8:	3b01      	subs	r3, #1
 8004aba:	b2db      	uxtb	r3, r3
 8004abc:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004abe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	dce9      	bgt.n	8004a9a <prvUnlockQueue+0x16>
 8004ac6:	e000      	b.n	8004aca <prvUnlockQueue+0x46>
                    break;
 8004ac8:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	22ff      	movs	r2, #255	; 0xff
 8004ace:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8004ad2:	f001 fde9 	bl	80066a8 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8004ad6:	f001 fdb7 	bl	8006648 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004ae0:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004ae2:	e011      	b.n	8004b08 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d012      	beq.n	8004b12 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	3310      	adds	r3, #16
 8004af0:	4618      	mov	r0, r3
 8004af2:	f000 fd55 	bl	80055a0 <xTaskRemoveFromEventList>
 8004af6:	4603      	mov	r3, r0
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d001      	beq.n	8004b00 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004afc:	f000 fea2 	bl	8005844 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004b00:	7bbb      	ldrb	r3, [r7, #14]
 8004b02:	3b01      	subs	r3, #1
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004b08:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	dce9      	bgt.n	8004ae4 <prvUnlockQueue+0x60>
 8004b10:	e000      	b.n	8004b14 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004b12:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	22ff      	movs	r2, #255	; 0xff
 8004b18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8004b1c:	f001 fdc4 	bl	80066a8 <vPortExitCritical>
}
 8004b20:	bf00      	nop
 8004b22:	3710      	adds	r7, #16
 8004b24:	46bd      	mov	sp, r7
 8004b26:	bd80      	pop	{r7, pc}

08004b28 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b084      	sub	sp, #16
 8004b2c:	af00      	add	r7, sp, #0
 8004b2e:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004b30:	f001 fd8a 	bl	8006648 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d102      	bne.n	8004b42 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004b3c:	2301      	movs	r3, #1
 8004b3e:	60fb      	str	r3, [r7, #12]
 8004b40:	e001      	b.n	8004b46 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8004b42:	2300      	movs	r3, #0
 8004b44:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004b46:	f001 fdaf 	bl	80066a8 <vPortExitCritical>

    return xReturn;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
}
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	3710      	adds	r7, #16
 8004b50:	46bd      	mov	sp, r7
 8004b52:	bd80      	pop	{r7, pc}

08004b54 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b084      	sub	sp, #16
 8004b58:	af00      	add	r7, sp, #0
 8004b5a:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004b5c:	f001 fd74 	bl	8006648 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	d102      	bne.n	8004b72 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	e001      	b.n	8004b76 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8004b72:	2300      	movs	r3, #0
 8004b74:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8004b76:	f001 fd97 	bl	80066a8 <vPortExitCritical>

    return xReturn;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3710      	adds	r7, #16
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004b84:	b580      	push	{r7, lr}
 8004b86:	b086      	sub	sp, #24
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	60f8      	str	r0, [r7, #12]
 8004b8c:	60b9      	str	r1, [r7, #8]
 8004b8e:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004b94:	f001 fd58 	bl	8006648 <vPortEnterCritical>
 8004b98:	697b      	ldr	r3, [r7, #20]
 8004b9a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8004b9e:	b25b      	sxtb	r3, r3
 8004ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ba4:	d103      	bne.n	8004bae <vQueueWaitForMessageRestricted+0x2a>
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8004bb4:	b25b      	sxtb	r3, r3
 8004bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bba:	d103      	bne.n	8004bc4 <vQueueWaitForMessageRestricted+0x40>
 8004bbc:	697b      	ldr	r3, [r7, #20]
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004bc4:	f001 fd70 	bl	80066a8 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8004bc8:	697b      	ldr	r3, [r7, #20]
 8004bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d106      	bne.n	8004bde <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004bd0:	697b      	ldr	r3, [r7, #20]
 8004bd2:	3324      	adds	r3, #36	; 0x24
 8004bd4:	687a      	ldr	r2, [r7, #4]
 8004bd6:	68b9      	ldr	r1, [r7, #8]
 8004bd8:	4618      	mov	r0, r3
 8004bda:	f000 fc9b 	bl	8005514 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8004bde:	6978      	ldr	r0, [r7, #20]
 8004be0:	f7ff ff50 	bl	8004a84 <prvUnlockQueue>
    }
 8004be4:	bf00      	nop
 8004be6:	3718      	adds	r7, #24
 8004be8:	46bd      	mov	sp, r7
 8004bea:	bd80      	pop	{r7, pc}

08004bec <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004bec:	b580      	push	{r7, lr}
 8004bee:	b08c      	sub	sp, #48	; 0x30
 8004bf0:	af04      	add	r7, sp, #16
 8004bf2:	60f8      	str	r0, [r7, #12]
 8004bf4:	60b9      	str	r1, [r7, #8]
 8004bf6:	603b      	str	r3, [r7, #0]
 8004bf8:	4613      	mov	r3, r2
 8004bfa:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
        {
            StackType_t * pxStack;

            /* Allocate space for the stack used by the task being created. */
            pxStack = pvPortMallocStack( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004bfc:	88fb      	ldrh	r3, [r7, #6]
 8004bfe:	009b      	lsls	r3, r3, #2
 8004c00:	4618      	mov	r0, r3
 8004c02:	f001 fe03 	bl	800680c <pvPortMalloc>
 8004c06:	6178      	str	r0, [r7, #20]

            if( pxStack != NULL )
 8004c08:	697b      	ldr	r3, [r7, #20]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d013      	beq.n	8004c36 <xTaskCreate+0x4a>
            {
                /* Allocate space for the TCB. */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004c0e:	2050      	movs	r0, #80	; 0x50
 8004c10:	f001 fdfc 	bl	800680c <pvPortMalloc>
 8004c14:	61f8      	str	r0, [r7, #28]

                if( pxNewTCB != NULL )
 8004c16:	69fb      	ldr	r3, [r7, #28]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d008      	beq.n	8004c2e <xTaskCreate+0x42>
                {
                    memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8004c1c:	2250      	movs	r2, #80	; 0x50
 8004c1e:	2100      	movs	r1, #0
 8004c20:	69f8      	ldr	r0, [r7, #28]
 8004c22:	f001 ffbf 	bl	8006ba4 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8004c26:	69fb      	ldr	r3, [r7, #28]
 8004c28:	697a      	ldr	r2, [r7, #20]
 8004c2a:	631a      	str	r2, [r3, #48]	; 0x30
 8004c2c:	e005      	b.n	8004c3a <xTaskCreate+0x4e>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8004c2e:	6978      	ldr	r0, [r7, #20]
 8004c30:	f001 fea6 	bl	8006980 <vPortFree>
 8004c34:	e001      	b.n	8004c3a <xTaskCreate+0x4e>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8004c36:	2300      	movs	r3, #0
 8004c38:	61fb      	str	r3, [r7, #28]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004c3a:	69fb      	ldr	r3, [r7, #28]
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d013      	beq.n	8004c68 <xTaskCreate+0x7c>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004c40:	88fa      	ldrh	r2, [r7, #6]
 8004c42:	2300      	movs	r3, #0
 8004c44:	9303      	str	r3, [sp, #12]
 8004c46:	69fb      	ldr	r3, [r7, #28]
 8004c48:	9302      	str	r3, [sp, #8]
 8004c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c4c:	9301      	str	r3, [sp, #4]
 8004c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c50:	9300      	str	r3, [sp, #0]
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	68b9      	ldr	r1, [r7, #8]
 8004c56:	68f8      	ldr	r0, [r7, #12]
 8004c58:	f000 f80e 	bl	8004c78 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8004c5c:	69f8      	ldr	r0, [r7, #28]
 8004c5e:	f000 f891 	bl	8004d84 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004c62:	2301      	movs	r3, #1
 8004c64:	61bb      	str	r3, [r7, #24]
 8004c66:	e002      	b.n	8004c6e <xTaskCreate+0x82>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004c68:	f04f 33ff 	mov.w	r3, #4294967295
 8004c6c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8004c6e:	69bb      	ldr	r3, [r7, #24]
    }
 8004c70:	4618      	mov	r0, r3
 8004c72:	3720      	adds	r7, #32
 8004c74:	46bd      	mov	sp, r7
 8004c76:	bd80      	pop	{r7, pc}

08004c78 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b088      	sub	sp, #32
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
 8004c84:	603b      	str	r3, [r7, #0]
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004c86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004c90:	3b01      	subs	r3, #1
 8004c92:	009b      	lsls	r3, r3, #2
 8004c94:	4413      	add	r3, r2
 8004c96:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004c98:	69bb      	ldr	r3, [r7, #24]
 8004c9a:	f023 0307 	bic.w	r3, r3, #7
 8004c9e:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004ca0:	69bb      	ldr	r3, [r7, #24]
 8004ca2:	f003 0307 	and.w	r3, r3, #7
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d00a      	beq.n	8004cc0 <prvInitialiseNewTask+0x48>
        __asm volatile
 8004caa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cae:	f383 8811 	msr	BASEPRI, r3
 8004cb2:	f3bf 8f6f 	isb	sy
 8004cb6:	f3bf 8f4f 	dsb	sy
 8004cba:	617b      	str	r3, [r7, #20]
    }
 8004cbc:	bf00      	nop
 8004cbe:	e7fe      	b.n	8004cbe <prvInitialiseNewTask+0x46>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004cc0:	68bb      	ldr	r3, [r7, #8]
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d01e      	beq.n	8004d04 <prvInitialiseNewTask+0x8c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	61fb      	str	r3, [r7, #28]
 8004cca:	e012      	b.n	8004cf2 <prvInitialiseNewTask+0x7a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	4413      	add	r3, r2
 8004cd2:	7819      	ldrb	r1, [r3, #0]
 8004cd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	4413      	add	r3, r2
 8004cda:	3334      	adds	r3, #52	; 0x34
 8004cdc:	460a      	mov	r2, r1
 8004cde:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004ce0:	68ba      	ldr	r2, [r7, #8]
 8004ce2:	69fb      	ldr	r3, [r7, #28]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	781b      	ldrb	r3, [r3, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d006      	beq.n	8004cfa <prvInitialiseNewTask+0x82>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	3301      	adds	r3, #1
 8004cf0:	61fb      	str	r3, [r7, #28]
 8004cf2:	69fb      	ldr	r3, [r7, #28]
 8004cf4:	2b09      	cmp	r3, #9
 8004cf6:	d9e9      	bls.n	8004ccc <prvInitialiseNewTask+0x54>
 8004cf8:	e000      	b.n	8004cfc <prvInitialiseNewTask+0x84>
            {
                break;
 8004cfa:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8004cfc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004cfe:	2200      	movs	r2, #0
 8004d00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8004d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d06:	2b04      	cmp	r3, #4
 8004d08:	d90a      	bls.n	8004d20 <prvInitialiseNewTask+0xa8>
        __asm volatile
 8004d0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d0e:	f383 8811 	msr	BASEPRI, r3
 8004d12:	f3bf 8f6f 	isb	sy
 8004d16:	f3bf 8f4f 	dsb	sy
 8004d1a:	613b      	str	r3, [r7, #16]
    }
 8004d1c:	bf00      	nop
 8004d1e:	e7fe      	b.n	8004d1e <prvInitialiseNewTask+0xa6>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d22:	2b04      	cmp	r3, #4
 8004d24:	d901      	bls.n	8004d2a <prvInitialiseNewTask+0xb2>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004d26:	2304      	movs	r3, #4
 8004d28:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004d2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d2e:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8004d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004d34:	641a      	str	r2, [r3, #64]	; 0x40
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d38:	3304      	adds	r3, #4
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f7ff f9b0 	bl	80040a0 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d42:	3318      	adds	r3, #24
 8004d44:	4618      	mov	r0, r3
 8004d46:	f7ff f9ab 	bl	80040a0 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d4c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d4e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d52:	f1c3 0205 	rsb	r2, r3, #5
 8004d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d58:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d5c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d5e:	625a      	str	r2, [r3, #36]	; 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004d60:	683a      	ldr	r2, [r7, #0]
 8004d62:	68f9      	ldr	r1, [r7, #12]
 8004d64:	69b8      	ldr	r0, [r7, #24]
 8004d66:	f001 fb3f 	bl	80063e8 <pxPortInitialiseStack>
 8004d6a:	4602      	mov	r2, r0
 8004d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d6e:	601a      	str	r2, [r3, #0]
        }
        #endif /* portHAS_STACK_OVERFLOW_CHECKING */
    }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8004d70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d002      	beq.n	8004d7c <prvInitialiseNewTask+0x104>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d7a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004d7c:	bf00      	nop
 8004d7e:	3720      	adds	r7, #32
 8004d80:	46bd      	mov	sp, r7
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b084      	sub	sp, #16
 8004d88:	af00      	add	r7, sp, #0
 8004d8a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8004d8c:	f001 fc5c 	bl	8006648 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8004d90:	4b3e      	ldr	r3, [pc, #248]	; (8004e8c <prvAddNewTaskToReadyList+0x108>)
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	3301      	adds	r3, #1
 8004d96:	4a3d      	ldr	r2, [pc, #244]	; (8004e8c <prvAddNewTaskToReadyList+0x108>)
 8004d98:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8004d9a:	4b3d      	ldr	r3, [pc, #244]	; (8004e90 <prvAddNewTaskToReadyList+0x10c>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d109      	bne.n	8004db6 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8004da2:	4a3b      	ldr	r2, [pc, #236]	; (8004e90 <prvAddNewTaskToReadyList+0x10c>)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004da8:	4b38      	ldr	r3, [pc, #224]	; (8004e8c <prvAddNewTaskToReadyList+0x108>)
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	2b01      	cmp	r3, #1
 8004dae:	d110      	bne.n	8004dd2 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8004db0:	f000 fd5c 	bl	800586c <prvInitialiseTaskLists>
 8004db4:	e00d      	b.n	8004dd2 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8004db6:	4b37      	ldr	r3, [pc, #220]	; (8004e94 <prvAddNewTaskToReadyList+0x110>)
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	2b00      	cmp	r3, #0
 8004dbc:	d109      	bne.n	8004dd2 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004dbe:	4b34      	ldr	r3, [pc, #208]	; (8004e90 <prvAddNewTaskToReadyList+0x10c>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d802      	bhi.n	8004dd2 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8004dcc:	4a30      	ldr	r2, [pc, #192]	; (8004e90 <prvAddNewTaskToReadyList+0x10c>)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8004dd2:	4b31      	ldr	r3, [pc, #196]	; (8004e98 <prvAddNewTaskToReadyList+0x114>)
 8004dd4:	681b      	ldr	r3, [r3, #0]
 8004dd6:	3301      	adds	r3, #1
 8004dd8:	4a2f      	ldr	r2, [pc, #188]	; (8004e98 <prvAddNewTaskToReadyList+0x114>)
 8004dda:	6013      	str	r3, [r2, #0]
            pxNewTCB->uxTCBNumber = uxTaskNumber;
        }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004de0:	2201      	movs	r2, #1
 8004de2:	409a      	lsls	r2, r3
 8004de4:	4b2d      	ldr	r3, [pc, #180]	; (8004e9c <prvAddNewTaskToReadyList+0x118>)
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4313      	orrs	r3, r2
 8004dea:	4a2c      	ldr	r2, [pc, #176]	; (8004e9c <prvAddNewTaskToReadyList+0x118>)
 8004dec:	6013      	str	r3, [r2, #0]
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004df2:	492b      	ldr	r1, [pc, #172]	; (8004ea0 <prvAddNewTaskToReadyList+0x11c>)
 8004df4:	4613      	mov	r3, r2
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	009b      	lsls	r3, r3, #2
 8004dfc:	440b      	add	r3, r1
 8004dfe:	3304      	adds	r3, #4
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	60fb      	str	r3, [r7, #12]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	609a      	str	r2, [r3, #8]
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	689a      	ldr	r2, [r3, #8]
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	60da      	str	r2, [r3, #12]
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	687a      	ldr	r2, [r7, #4]
 8004e18:	3204      	adds	r2, #4
 8004e1a:	605a      	str	r2, [r3, #4]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	1d1a      	adds	r2, r3, #4
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	609a      	str	r2, [r3, #8]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e28:	4613      	mov	r3, r2
 8004e2a:	009b      	lsls	r3, r3, #2
 8004e2c:	4413      	add	r3, r2
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4a1b      	ldr	r2, [pc, #108]	; (8004ea0 <prvAddNewTaskToReadyList+0x11c>)
 8004e32:	441a      	add	r2, r3
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	615a      	str	r2, [r3, #20]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e3c:	4918      	ldr	r1, [pc, #96]	; (8004ea0 <prvAddNewTaskToReadyList+0x11c>)
 8004e3e:	4613      	mov	r3, r2
 8004e40:	009b      	lsls	r3, r3, #2
 8004e42:	4413      	add	r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	440b      	add	r3, r1
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	1c59      	adds	r1, r3, #1
 8004e4c:	4814      	ldr	r0, [pc, #80]	; (8004ea0 <prvAddNewTaskToReadyList+0x11c>)
 8004e4e:	4613      	mov	r3, r2
 8004e50:	009b      	lsls	r3, r3, #2
 8004e52:	4413      	add	r3, r2
 8004e54:	009b      	lsls	r3, r3, #2
 8004e56:	4403      	add	r3, r0
 8004e58:	6019      	str	r1, [r3, #0]

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8004e5a:	f001 fc25 	bl	80066a8 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8004e5e:	4b0d      	ldr	r3, [pc, #52]	; (8004e94 <prvAddNewTaskToReadyList+0x110>)
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d00e      	beq.n	8004e84 <prvAddNewTaskToReadyList+0x100>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004e66:	4b0a      	ldr	r3, [pc, #40]	; (8004e90 <prvAddNewTaskToReadyList+0x10c>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e70:	429a      	cmp	r2, r3
 8004e72:	d207      	bcs.n	8004e84 <prvAddNewTaskToReadyList+0x100>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8004e74:	4b0b      	ldr	r3, [pc, #44]	; (8004ea4 <prvAddNewTaskToReadyList+0x120>)
 8004e76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e7a:	601a      	str	r2, [r3, #0]
 8004e7c:	f3bf 8f4f 	dsb	sy
 8004e80:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004e84:	bf00      	nop
 8004e86:	3710      	adds	r7, #16
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	bd80      	pop	{r7, pc}
 8004e8c:	200001f0 	.word	0x200001f0
 8004e90:	20000118 	.word	0x20000118
 8004e94:	200001fc 	.word	0x200001fc
 8004e98:	2000020c 	.word	0x2000020c
 8004e9c:	200001f8 	.word	0x200001f8
 8004ea0:	2000011c 	.word	0x2000011c
 8004ea4:	e000ed04 	.word	0xe000ed04

08004ea8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b084      	sub	sp, #16
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d017      	beq.n	8004eea <vTaskDelay+0x42>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 8004eba:	4b13      	ldr	r3, [pc, #76]	; (8004f08 <vTaskDelay+0x60>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d00a      	beq.n	8004ed8 <vTaskDelay+0x30>
        __asm volatile
 8004ec2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec6:	f383 8811 	msr	BASEPRI, r3
 8004eca:	f3bf 8f6f 	isb	sy
 8004ece:	f3bf 8f4f 	dsb	sy
 8004ed2:	60bb      	str	r3, [r7, #8]
    }
 8004ed4:	bf00      	nop
 8004ed6:	e7fe      	b.n	8004ed6 <vTaskDelay+0x2e>
            vTaskSuspendAll();
 8004ed8:	f000 f86c 	bl	8004fb4 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004edc:	2100      	movs	r1, #0
 8004ede:	6878      	ldr	r0, [r7, #4]
 8004ee0:	f000 ff8a 	bl	8005df8 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8004ee4:	f000 f874 	bl	8004fd0 <xTaskResumeAll>
 8004ee8:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d107      	bne.n	8004f00 <vTaskDelay+0x58>
        {
            portYIELD_WITHIN_API();
 8004ef0:	4b06      	ldr	r3, [pc, #24]	; (8004f0c <vTaskDelay+0x64>)
 8004ef2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ef6:	601a      	str	r2, [r3, #0]
 8004ef8:	f3bf 8f4f 	dsb	sy
 8004efc:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8004f00:	bf00      	nop
 8004f02:	3710      	adds	r7, #16
 8004f04:	46bd      	mov	sp, r7
 8004f06:	bd80      	pop	{r7, pc}
 8004f08:	20000218 	.word	0x20000218
 8004f0c:	e000ed04 	.word	0xe000ed04

08004f10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b086      	sub	sp, #24
 8004f14:	af02      	add	r7, sp, #8
        }
    }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
    {
        /* The Idle task is being created using dynamically allocated RAM. */
        xReturn = xTaskCreate( prvIdleTask,
 8004f16:	4b20      	ldr	r3, [pc, #128]	; (8004f98 <vTaskStartScheduler+0x88>)
 8004f18:	9301      	str	r3, [sp, #4]
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	9300      	str	r3, [sp, #0]
 8004f1e:	2300      	movs	r3, #0
 8004f20:	2280      	movs	r2, #128	; 0x80
 8004f22:	491e      	ldr	r1, [pc, #120]	; (8004f9c <vTaskStartScheduler+0x8c>)
 8004f24:	481e      	ldr	r0, [pc, #120]	; (8004fa0 <vTaskStartScheduler+0x90>)
 8004f26:	f7ff fe61 	bl	8004bec <xTaskCreate>
 8004f2a:	60f8      	str	r0, [r7, #12]
    }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	2b01      	cmp	r3, #1
 8004f30:	d102      	bne.n	8004f38 <vTaskStartScheduler+0x28>
        {
            xReturn = xTimerCreateTimerTask();
 8004f32:	f000 ffe1 	bl	8005ef8 <xTimerCreateTimerTask>
 8004f36:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	2b01      	cmp	r3, #1
 8004f3c:	d116      	bne.n	8004f6c <vTaskStartScheduler+0x5c>
        __asm volatile
 8004f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f42:	f383 8811 	msr	BASEPRI, r3
 8004f46:	f3bf 8f6f 	isb	sy
 8004f4a:	f3bf 8f4f 	dsb	sy
 8004f4e:	60bb      	str	r3, [r7, #8]
    }
 8004f50:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8004f52:	4b14      	ldr	r3, [pc, #80]	; (8004fa4 <vTaskStartScheduler+0x94>)
 8004f54:	f04f 32ff 	mov.w	r2, #4294967295
 8004f58:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8004f5a:	4b13      	ldr	r3, [pc, #76]	; (8004fa8 <vTaskStartScheduler+0x98>)
 8004f5c:	2201      	movs	r2, #1
 8004f5e:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004f60:	4b12      	ldr	r3, [pc, #72]	; (8004fac <vTaskStartScheduler+0x9c>)
 8004f62:	2200      	movs	r2, #0
 8004f64:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        xPortStartScheduler();
 8004f66:	f001 facd 	bl	8006504 <xPortStartScheduler>
 8004f6a:	e00e      	b.n	8004f8a <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f72:	d10a      	bne.n	8004f8a <vTaskStartScheduler+0x7a>
        __asm volatile
 8004f74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f78:	f383 8811 	msr	BASEPRI, r3
 8004f7c:	f3bf 8f6f 	isb	sy
 8004f80:	f3bf 8f4f 	dsb	sy
 8004f84:	607b      	str	r3, [r7, #4]
    }
 8004f86:	bf00      	nop
 8004f88:	e7fe      	b.n	8004f88 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004f8a:	4b09      	ldr	r3, [pc, #36]	; (8004fb0 <vTaskStartScheduler+0xa0>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
}
 8004f8e:	bf00      	nop
 8004f90:	3710      	adds	r7, #16
 8004f92:	46bd      	mov	sp, r7
 8004f94:	bd80      	pop	{r7, pc}
 8004f96:	bf00      	nop
 8004f98:	20000214 	.word	0x20000214
 8004f9c:	08006d14 	.word	0x08006d14
 8004fa0:	0800585d 	.word	0x0800585d
 8004fa4:	20000210 	.word	0x20000210
 8004fa8:	200001fc 	.word	0x200001fc
 8004fac:	200001f4 	.word	0x200001f4
 8004fb0:	2000000c 	.word	0x2000000c

08004fb4 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8004fb8:	4b04      	ldr	r3, [pc, #16]	; (8004fcc <vTaskSuspendAll+0x18>)
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	3301      	adds	r3, #1
 8004fbe:	4a03      	ldr	r2, [pc, #12]	; (8004fcc <vTaskSuspendAll+0x18>)
 8004fc0:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8004fc2:	bf00      	nop
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr
 8004fcc:	20000218 	.word	0x20000218

08004fd0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	b088      	sub	sp, #32
 8004fd4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	61bb      	str	r3, [r7, #24]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8004fde:	4b71      	ldr	r3, [pc, #452]	; (80051a4 <xTaskResumeAll+0x1d4>)
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d10a      	bne.n	8004ffc <xTaskResumeAll+0x2c>
        __asm volatile
 8004fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fea:	f383 8811 	msr	BASEPRI, r3
 8004fee:	f3bf 8f6f 	isb	sy
 8004ff2:	f3bf 8f4f 	dsb	sy
 8004ff6:	607b      	str	r3, [r7, #4]
    }
 8004ff8:	bf00      	nop
 8004ffa:	e7fe      	b.n	8004ffa <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8004ffc:	f001 fb24 	bl	8006648 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8005000:	4b68      	ldr	r3, [pc, #416]	; (80051a4 <xTaskResumeAll+0x1d4>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	3b01      	subs	r3, #1
 8005006:	4a67      	ldr	r2, [pc, #412]	; (80051a4 <xTaskResumeAll+0x1d4>)
 8005008:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800500a:	4b66      	ldr	r3, [pc, #408]	; (80051a4 <xTaskResumeAll+0x1d4>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2b00      	cmp	r3, #0
 8005010:	f040 80c0 	bne.w	8005194 <xTaskResumeAll+0x1c4>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005014:	4b64      	ldr	r3, [pc, #400]	; (80051a8 <xTaskResumeAll+0x1d8>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	2b00      	cmp	r3, #0
 800501a:	f000 80bb 	beq.w	8005194 <xTaskResumeAll+0x1c4>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800501e:	e08a      	b.n	8005136 <xTaskResumeAll+0x166>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005020:	4b62      	ldr	r3, [pc, #392]	; (80051ac <xTaskResumeAll+0x1dc>)
 8005022:	68db      	ldr	r3, [r3, #12]
 8005024:	68db      	ldr	r3, [r3, #12]
 8005026:	61fb      	str	r3, [r7, #28]
                    listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8005028:	69fb      	ldr	r3, [r7, #28]
 800502a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800502c:	613b      	str	r3, [r7, #16]
 800502e:	69fb      	ldr	r3, [r7, #28]
 8005030:	69db      	ldr	r3, [r3, #28]
 8005032:	69fa      	ldr	r2, [r7, #28]
 8005034:	6a12      	ldr	r2, [r2, #32]
 8005036:	609a      	str	r2, [r3, #8]
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	6a1b      	ldr	r3, [r3, #32]
 800503c:	69fa      	ldr	r2, [r7, #28]
 800503e:	69d2      	ldr	r2, [r2, #28]
 8005040:	605a      	str	r2, [r3, #4]
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	685a      	ldr	r2, [r3, #4]
 8005046:	69fb      	ldr	r3, [r7, #28]
 8005048:	3318      	adds	r3, #24
 800504a:	429a      	cmp	r2, r3
 800504c:	d103      	bne.n	8005056 <xTaskResumeAll+0x86>
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	6a1a      	ldr	r2, [r3, #32]
 8005052:	693b      	ldr	r3, [r7, #16]
 8005054:	605a      	str	r2, [r3, #4]
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	2200      	movs	r2, #0
 800505a:	629a      	str	r2, [r3, #40]	; 0x28
 800505c:	693b      	ldr	r3, [r7, #16]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	1e5a      	subs	r2, r3, #1
 8005062:	693b      	ldr	r3, [r7, #16]
 8005064:	601a      	str	r2, [r3, #0]
                    portMEMORY_BARRIER();
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005066:	69fb      	ldr	r3, [r7, #28]
 8005068:	695b      	ldr	r3, [r3, #20]
 800506a:	60fb      	str	r3, [r7, #12]
 800506c:	69fb      	ldr	r3, [r7, #28]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	69fa      	ldr	r2, [r7, #28]
 8005072:	68d2      	ldr	r2, [r2, #12]
 8005074:	609a      	str	r2, [r3, #8]
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	69fa      	ldr	r2, [r7, #28]
 800507c:	6892      	ldr	r2, [r2, #8]
 800507e:	605a      	str	r2, [r3, #4]
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	685a      	ldr	r2, [r3, #4]
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	3304      	adds	r3, #4
 8005088:	429a      	cmp	r2, r3
 800508a:	d103      	bne.n	8005094 <xTaskResumeAll+0xc4>
 800508c:	69fb      	ldr	r3, [r7, #28]
 800508e:	68da      	ldr	r2, [r3, #12]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	605a      	str	r2, [r3, #4]
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	2200      	movs	r2, #0
 8005098:	615a      	str	r2, [r3, #20]
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	1e5a      	subs	r2, r3, #1
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050a8:	2201      	movs	r2, #1
 80050aa:	409a      	lsls	r2, r3
 80050ac:	4b40      	ldr	r3, [pc, #256]	; (80051b0 <xTaskResumeAll+0x1e0>)
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	4a3f      	ldr	r2, [pc, #252]	; (80051b0 <xTaskResumeAll+0x1e0>)
 80050b4:	6013      	str	r3, [r2, #0]
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050ba:	493e      	ldr	r1, [pc, #248]	; (80051b4 <xTaskResumeAll+0x1e4>)
 80050bc:	4613      	mov	r3, r2
 80050be:	009b      	lsls	r3, r3, #2
 80050c0:	4413      	add	r3, r2
 80050c2:	009b      	lsls	r3, r3, #2
 80050c4:	440b      	add	r3, r1
 80050c6:	3304      	adds	r3, #4
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	60bb      	str	r3, [r7, #8]
 80050cc:	69fb      	ldr	r3, [r7, #28]
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	609a      	str	r2, [r3, #8]
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	689a      	ldr	r2, [r3, #8]
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	60da      	str	r2, [r3, #12]
 80050da:	68bb      	ldr	r3, [r7, #8]
 80050dc:	689b      	ldr	r3, [r3, #8]
 80050de:	69fa      	ldr	r2, [r7, #28]
 80050e0:	3204      	adds	r2, #4
 80050e2:	605a      	str	r2, [r3, #4]
 80050e4:	69fb      	ldr	r3, [r7, #28]
 80050e6:	1d1a      	adds	r2, r3, #4
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	609a      	str	r2, [r3, #8]
 80050ec:	69fb      	ldr	r3, [r7, #28]
 80050ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80050f0:	4613      	mov	r3, r2
 80050f2:	009b      	lsls	r3, r3, #2
 80050f4:	4413      	add	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	4a2e      	ldr	r2, [pc, #184]	; (80051b4 <xTaskResumeAll+0x1e4>)
 80050fa:	441a      	add	r2, r3
 80050fc:	69fb      	ldr	r3, [r7, #28]
 80050fe:	615a      	str	r2, [r3, #20]
 8005100:	69fb      	ldr	r3, [r7, #28]
 8005102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005104:	492b      	ldr	r1, [pc, #172]	; (80051b4 <xTaskResumeAll+0x1e4>)
 8005106:	4613      	mov	r3, r2
 8005108:	009b      	lsls	r3, r3, #2
 800510a:	4413      	add	r3, r2
 800510c:	009b      	lsls	r3, r3, #2
 800510e:	440b      	add	r3, r1
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	1c59      	adds	r1, r3, #1
 8005114:	4827      	ldr	r0, [pc, #156]	; (80051b4 <xTaskResumeAll+0x1e4>)
 8005116:	4613      	mov	r3, r2
 8005118:	009b      	lsls	r3, r3, #2
 800511a:	4413      	add	r3, r2
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	4403      	add	r3, r0
 8005120:	6019      	str	r1, [r3, #0]

                    /* If the moved task has a priority higher than or equal to
                     * the current task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005122:	69fb      	ldr	r3, [r7, #28]
 8005124:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005126:	4b24      	ldr	r3, [pc, #144]	; (80051b8 <xTaskResumeAll+0x1e8>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800512c:	429a      	cmp	r2, r3
 800512e:	d302      	bcc.n	8005136 <xTaskResumeAll+0x166>
                    {
                        xYieldPending = pdTRUE;
 8005130:	4b22      	ldr	r3, [pc, #136]	; (80051bc <xTaskResumeAll+0x1ec>)
 8005132:	2201      	movs	r2, #1
 8005134:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005136:	4b1d      	ldr	r3, [pc, #116]	; (80051ac <xTaskResumeAll+0x1dc>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	2b00      	cmp	r3, #0
 800513c:	f47f af70 	bne.w	8005020 <xTaskResumeAll+0x50>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8005140:	69fb      	ldr	r3, [r7, #28]
 8005142:	2b00      	cmp	r3, #0
 8005144:	d001      	beq.n	800514a <xTaskResumeAll+0x17a>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8005146:	f000 fc0f 	bl	8005968 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800514a:	4b1d      	ldr	r3, [pc, #116]	; (80051c0 <xTaskResumeAll+0x1f0>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	617b      	str	r3, [r7, #20]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	2b00      	cmp	r3, #0
 8005154:	d010      	beq.n	8005178 <xTaskResumeAll+0x1a8>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8005156:	f000 f847 	bl	80051e8 <xTaskIncrementTick>
 800515a:	4603      	mov	r3, r0
 800515c:	2b00      	cmp	r3, #0
 800515e:	d002      	beq.n	8005166 <xTaskResumeAll+0x196>
                            {
                                xYieldPending = pdTRUE;
 8005160:	4b16      	ldr	r3, [pc, #88]	; (80051bc <xTaskResumeAll+0x1ec>)
 8005162:	2201      	movs	r2, #1
 8005164:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	3b01      	subs	r3, #1
 800516a:	617b      	str	r3, [r7, #20]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d1f1      	bne.n	8005156 <xTaskResumeAll+0x186>

                        xPendedTicks = 0;
 8005172:	4b13      	ldr	r3, [pc, #76]	; (80051c0 <xTaskResumeAll+0x1f0>)
 8005174:	2200      	movs	r2, #0
 8005176:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8005178:	4b10      	ldr	r3, [pc, #64]	; (80051bc <xTaskResumeAll+0x1ec>)
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d009      	beq.n	8005194 <xTaskResumeAll+0x1c4>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                    {
                        xAlreadyYielded = pdTRUE;
 8005180:	2301      	movs	r3, #1
 8005182:	61bb      	str	r3, [r7, #24]
                    }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 8005184:	4b0f      	ldr	r3, [pc, #60]	; (80051c4 <xTaskResumeAll+0x1f4>)
 8005186:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800518a:	601a      	str	r2, [r3, #0]
 800518c:	f3bf 8f4f 	dsb	sy
 8005190:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8005194:	f001 fa88 	bl	80066a8 <vPortExitCritical>

    return xAlreadyYielded;
 8005198:	69bb      	ldr	r3, [r7, #24]
}
 800519a:	4618      	mov	r0, r3
 800519c:	3720      	adds	r7, #32
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}
 80051a2:	bf00      	nop
 80051a4:	20000218 	.word	0x20000218
 80051a8:	200001f0 	.word	0x200001f0
 80051ac:	200001b0 	.word	0x200001b0
 80051b0:	200001f8 	.word	0x200001f8
 80051b4:	2000011c 	.word	0x2000011c
 80051b8:	20000118 	.word	0x20000118
 80051bc:	20000204 	.word	0x20000204
 80051c0:	20000200 	.word	0x20000200
 80051c4:	e000ed04 	.word	0xe000ed04

080051c8 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 80051ce:	4b05      	ldr	r3, [pc, #20]	; (80051e4 <xTaskGetTickCount+0x1c>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 80051d4:	687b      	ldr	r3, [r7, #4]
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	370c      	adds	r7, #12
 80051da:	46bd      	mov	sp, r7
 80051dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051e0:	4770      	bx	lr
 80051e2:	bf00      	nop
 80051e4:	200001f4 	.word	0x200001f4

080051e8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b08a      	sub	sp, #40	; 0x28
 80051ec:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80051ee:	2300      	movs	r3, #0
 80051f0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80051f2:	4b7d      	ldr	r3, [pc, #500]	; (80053e8 <xTaskIncrementTick+0x200>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	f040 80ec 	bne.w	80053d4 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80051fc:	4b7b      	ldr	r3, [pc, #492]	; (80053ec <xTaskIncrementTick+0x204>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	3301      	adds	r3, #1
 8005202:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8005204:	4a79      	ldr	r2, [pc, #484]	; (80053ec <xTaskIncrementTick+0x204>)
 8005206:	6a3b      	ldr	r3, [r7, #32]
 8005208:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800520a:	6a3b      	ldr	r3, [r7, #32]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d120      	bne.n	8005252 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8005210:	4b77      	ldr	r3, [pc, #476]	; (80053f0 <xTaskIncrementTick+0x208>)
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d00a      	beq.n	8005230 <xTaskIncrementTick+0x48>
        __asm volatile
 800521a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800521e:	f383 8811 	msr	BASEPRI, r3
 8005222:	f3bf 8f6f 	isb	sy
 8005226:	f3bf 8f4f 	dsb	sy
 800522a:	607b      	str	r3, [r7, #4]
    }
 800522c:	bf00      	nop
 800522e:	e7fe      	b.n	800522e <xTaskIncrementTick+0x46>
 8005230:	4b6f      	ldr	r3, [pc, #444]	; (80053f0 <xTaskIncrementTick+0x208>)
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	61fb      	str	r3, [r7, #28]
 8005236:	4b6f      	ldr	r3, [pc, #444]	; (80053f4 <xTaskIncrementTick+0x20c>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a6d      	ldr	r2, [pc, #436]	; (80053f0 <xTaskIncrementTick+0x208>)
 800523c:	6013      	str	r3, [r2, #0]
 800523e:	4a6d      	ldr	r2, [pc, #436]	; (80053f4 <xTaskIncrementTick+0x20c>)
 8005240:	69fb      	ldr	r3, [r7, #28]
 8005242:	6013      	str	r3, [r2, #0]
 8005244:	4b6c      	ldr	r3, [pc, #432]	; (80053f8 <xTaskIncrementTick+0x210>)
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	3301      	adds	r3, #1
 800524a:	4a6b      	ldr	r2, [pc, #428]	; (80053f8 <xTaskIncrementTick+0x210>)
 800524c:	6013      	str	r3, [r2, #0]
 800524e:	f000 fb8b 	bl	8005968 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8005252:	4b6a      	ldr	r3, [pc, #424]	; (80053fc <xTaskIncrementTick+0x214>)
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	6a3a      	ldr	r2, [r7, #32]
 8005258:	429a      	cmp	r2, r3
 800525a:	f0c0 80a6 	bcc.w	80053aa <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800525e:	4b64      	ldr	r3, [pc, #400]	; (80053f0 <xTaskIncrementTick+0x208>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d104      	bne.n	8005272 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005268:	4b64      	ldr	r3, [pc, #400]	; (80053fc <xTaskIncrementTick+0x214>)
 800526a:	f04f 32ff 	mov.w	r2, #4294967295
 800526e:	601a      	str	r2, [r3, #0]
                    break;
 8005270:	e09b      	b.n	80053aa <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005272:	4b5f      	ldr	r3, [pc, #380]	; (80053f0 <xTaskIncrementTick+0x208>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68db      	ldr	r3, [r3, #12]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800527c:	69bb      	ldr	r3, [r7, #24]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8005282:	6a3a      	ldr	r2, [r7, #32]
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	429a      	cmp	r2, r3
 8005288:	d203      	bcs.n	8005292 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800528a:	4a5c      	ldr	r2, [pc, #368]	; (80053fc <xTaskIncrementTick+0x214>)
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8005290:	e08b      	b.n	80053aa <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	695b      	ldr	r3, [r3, #20]
 8005296:	613b      	str	r3, [r7, #16]
 8005298:	69bb      	ldr	r3, [r7, #24]
 800529a:	689b      	ldr	r3, [r3, #8]
 800529c:	69ba      	ldr	r2, [r7, #24]
 800529e:	68d2      	ldr	r2, [r2, #12]
 80052a0:	609a      	str	r2, [r3, #8]
 80052a2:	69bb      	ldr	r3, [r7, #24]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	69ba      	ldr	r2, [r7, #24]
 80052a8:	6892      	ldr	r2, [r2, #8]
 80052aa:	605a      	str	r2, [r3, #4]
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	685a      	ldr	r2, [r3, #4]
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	3304      	adds	r3, #4
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d103      	bne.n	80052c0 <xTaskIncrementTick+0xd8>
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	68da      	ldr	r2, [r3, #12]
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	605a      	str	r2, [r3, #4]
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	2200      	movs	r2, #0
 80052c4:	615a      	str	r2, [r3, #20]
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	1e5a      	subs	r2, r3, #1
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d01e      	beq.n	8005316 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052dc:	60fb      	str	r3, [r7, #12]
 80052de:	69bb      	ldr	r3, [r7, #24]
 80052e0:	69db      	ldr	r3, [r3, #28]
 80052e2:	69ba      	ldr	r2, [r7, #24]
 80052e4:	6a12      	ldr	r2, [r2, #32]
 80052e6:	609a      	str	r2, [r3, #8]
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	6a1b      	ldr	r3, [r3, #32]
 80052ec:	69ba      	ldr	r2, [r7, #24]
 80052ee:	69d2      	ldr	r2, [r2, #28]
 80052f0:	605a      	str	r2, [r3, #4]
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	685a      	ldr	r2, [r3, #4]
 80052f6:	69bb      	ldr	r3, [r7, #24]
 80052f8:	3318      	adds	r3, #24
 80052fa:	429a      	cmp	r2, r3
 80052fc:	d103      	bne.n	8005306 <xTaskIncrementTick+0x11e>
 80052fe:	69bb      	ldr	r3, [r7, #24]
 8005300:	6a1a      	ldr	r2, [r3, #32]
 8005302:	68fb      	ldr	r3, [r7, #12]
 8005304:	605a      	str	r2, [r3, #4]
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	2200      	movs	r2, #0
 800530a:	629a      	str	r2, [r3, #40]	; 0x28
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	1e5a      	subs	r2, r3, #1
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800531a:	2201      	movs	r2, #1
 800531c:	409a      	lsls	r2, r3
 800531e:	4b38      	ldr	r3, [pc, #224]	; (8005400 <xTaskIncrementTick+0x218>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4313      	orrs	r3, r2
 8005324:	4a36      	ldr	r2, [pc, #216]	; (8005400 <xTaskIncrementTick+0x218>)
 8005326:	6013      	str	r3, [r2, #0]
 8005328:	69bb      	ldr	r3, [r7, #24]
 800532a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800532c:	4935      	ldr	r1, [pc, #212]	; (8005404 <xTaskIncrementTick+0x21c>)
 800532e:	4613      	mov	r3, r2
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	4413      	add	r3, r2
 8005334:	009b      	lsls	r3, r3, #2
 8005336:	440b      	add	r3, r1
 8005338:	3304      	adds	r3, #4
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	60bb      	str	r3, [r7, #8]
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	68ba      	ldr	r2, [r7, #8]
 8005342:	609a      	str	r2, [r3, #8]
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	689a      	ldr	r2, [r3, #8]
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	60da      	str	r2, [r3, #12]
 800534c:	68bb      	ldr	r3, [r7, #8]
 800534e:	689b      	ldr	r3, [r3, #8]
 8005350:	69ba      	ldr	r2, [r7, #24]
 8005352:	3204      	adds	r2, #4
 8005354:	605a      	str	r2, [r3, #4]
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	1d1a      	adds	r2, r3, #4
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	609a      	str	r2, [r3, #8]
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005362:	4613      	mov	r3, r2
 8005364:	009b      	lsls	r3, r3, #2
 8005366:	4413      	add	r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	4a26      	ldr	r2, [pc, #152]	; (8005404 <xTaskIncrementTick+0x21c>)
 800536c:	441a      	add	r2, r3
 800536e:	69bb      	ldr	r3, [r7, #24]
 8005370:	615a      	str	r2, [r3, #20]
 8005372:	69bb      	ldr	r3, [r7, #24]
 8005374:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005376:	4923      	ldr	r1, [pc, #140]	; (8005404 <xTaskIncrementTick+0x21c>)
 8005378:	4613      	mov	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	440b      	add	r3, r1
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	1c59      	adds	r1, r3, #1
 8005386:	481f      	ldr	r0, [pc, #124]	; (8005404 <xTaskIncrementTick+0x21c>)
 8005388:	4613      	mov	r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	4413      	add	r3, r2
 800538e:	009b      	lsls	r3, r3, #2
 8005390:	4403      	add	r3, r0
 8005392:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005394:	69bb      	ldr	r3, [r7, #24]
 8005396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005398:	4b1b      	ldr	r3, [pc, #108]	; (8005408 <xTaskIncrementTick+0x220>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800539e:	429a      	cmp	r2, r3
 80053a0:	f67f af5d 	bls.w	800525e <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 80053a4:	2301      	movs	r3, #1
 80053a6:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80053a8:	e759      	b.n	800525e <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80053aa:	4b17      	ldr	r3, [pc, #92]	; (8005408 <xTaskIncrementTick+0x220>)
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80053b0:	4914      	ldr	r1, [pc, #80]	; (8005404 <xTaskIncrementTick+0x21c>)
 80053b2:	4613      	mov	r3, r2
 80053b4:	009b      	lsls	r3, r3, #2
 80053b6:	4413      	add	r3, r2
 80053b8:	009b      	lsls	r3, r3, #2
 80053ba:	440b      	add	r3, r1
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	2b01      	cmp	r3, #1
 80053c0:	d901      	bls.n	80053c6 <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 80053c2:	2301      	movs	r3, #1
 80053c4:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80053c6:	4b11      	ldr	r3, [pc, #68]	; (800540c <xTaskIncrementTick+0x224>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d007      	beq.n	80053de <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 80053ce:	2301      	movs	r3, #1
 80053d0:	627b      	str	r3, [r7, #36]	; 0x24
 80053d2:	e004      	b.n	80053de <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80053d4:	4b0e      	ldr	r3, [pc, #56]	; (8005410 <xTaskIncrementTick+0x228>)
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	3301      	adds	r3, #1
 80053da:	4a0d      	ldr	r2, [pc, #52]	; (8005410 <xTaskIncrementTick+0x228>)
 80053dc:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80053de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	3728      	adds	r7, #40	; 0x28
 80053e4:	46bd      	mov	sp, r7
 80053e6:	bd80      	pop	{r7, pc}
 80053e8:	20000218 	.word	0x20000218
 80053ec:	200001f4 	.word	0x200001f4
 80053f0:	200001a8 	.word	0x200001a8
 80053f4:	200001ac 	.word	0x200001ac
 80053f8:	20000208 	.word	0x20000208
 80053fc:	20000210 	.word	0x20000210
 8005400:	200001f8 	.word	0x200001f8
 8005404:	2000011c 	.word	0x2000011c
 8005408:	20000118 	.word	0x20000118
 800540c:	20000204 	.word	0x20000204
 8005410:	20000200 	.word	0x20000200

08005414 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005414:	b480      	push	{r7}
 8005416:	b087      	sub	sp, #28
 8005418:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800541a:	4b27      	ldr	r3, [pc, #156]	; (80054b8 <vTaskSwitchContext+0xa4>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d003      	beq.n	800542a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8005422:	4b26      	ldr	r3, [pc, #152]	; (80054bc <vTaskSwitchContext+0xa8>)
 8005424:	2201      	movs	r2, #1
 8005426:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8005428:	e03f      	b.n	80054aa <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 800542a:	4b24      	ldr	r3, [pc, #144]	; (80054bc <vTaskSwitchContext+0xa8>)
 800542c:	2200      	movs	r2, #0
 800542e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005430:	4b23      	ldr	r3, [pc, #140]	; (80054c0 <vTaskSwitchContext+0xac>)
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	fab3 f383 	clz	r3, r3
 800543c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800543e:	7afb      	ldrb	r3, [r7, #11]
 8005440:	f1c3 031f 	rsb	r3, r3, #31
 8005444:	617b      	str	r3, [r7, #20]
 8005446:	491f      	ldr	r1, [pc, #124]	; (80054c4 <vTaskSwitchContext+0xb0>)
 8005448:	697a      	ldr	r2, [r7, #20]
 800544a:	4613      	mov	r3, r2
 800544c:	009b      	lsls	r3, r3, #2
 800544e:	4413      	add	r3, r2
 8005450:	009b      	lsls	r3, r3, #2
 8005452:	440b      	add	r3, r1
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	2b00      	cmp	r3, #0
 8005458:	d10a      	bne.n	8005470 <vTaskSwitchContext+0x5c>
        __asm volatile
 800545a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800545e:	f383 8811 	msr	BASEPRI, r3
 8005462:	f3bf 8f6f 	isb	sy
 8005466:	f3bf 8f4f 	dsb	sy
 800546a:	607b      	str	r3, [r7, #4]
    }
 800546c:	bf00      	nop
 800546e:	e7fe      	b.n	800546e <vTaskSwitchContext+0x5a>
 8005470:	697a      	ldr	r2, [r7, #20]
 8005472:	4613      	mov	r3, r2
 8005474:	009b      	lsls	r3, r3, #2
 8005476:	4413      	add	r3, r2
 8005478:	009b      	lsls	r3, r3, #2
 800547a:	4a12      	ldr	r2, [pc, #72]	; (80054c4 <vTaskSwitchContext+0xb0>)
 800547c:	4413      	add	r3, r2
 800547e:	613b      	str	r3, [r7, #16]
 8005480:	693b      	ldr	r3, [r7, #16]
 8005482:	685b      	ldr	r3, [r3, #4]
 8005484:	685a      	ldr	r2, [r3, #4]
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	605a      	str	r2, [r3, #4]
 800548a:	693b      	ldr	r3, [r7, #16]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	3308      	adds	r3, #8
 8005492:	429a      	cmp	r2, r3
 8005494:	d104      	bne.n	80054a0 <vTaskSwitchContext+0x8c>
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	685b      	ldr	r3, [r3, #4]
 800549a:	685a      	ldr	r2, [r3, #4]
 800549c:	693b      	ldr	r3, [r7, #16]
 800549e:	605a      	str	r2, [r3, #4]
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	685b      	ldr	r3, [r3, #4]
 80054a4:	68db      	ldr	r3, [r3, #12]
 80054a6:	4a08      	ldr	r2, [pc, #32]	; (80054c8 <vTaskSwitchContext+0xb4>)
 80054a8:	6013      	str	r3, [r2, #0]
}
 80054aa:	bf00      	nop
 80054ac:	371c      	adds	r7, #28
 80054ae:	46bd      	mov	sp, r7
 80054b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b4:	4770      	bx	lr
 80054b6:	bf00      	nop
 80054b8:	20000218 	.word	0x20000218
 80054bc:	20000204 	.word	0x20000204
 80054c0:	200001f8 	.word	0x200001f8
 80054c4:	2000011c 	.word	0x2000011c
 80054c8:	20000118 	.word	0x20000118

080054cc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80054cc:	b580      	push	{r7, lr}
 80054ce:	b084      	sub	sp, #16
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	6078      	str	r0, [r7, #4]
 80054d4:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d10a      	bne.n	80054f2 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 80054dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e0:	f383 8811 	msr	BASEPRI, r3
 80054e4:	f3bf 8f6f 	isb	sy
 80054e8:	f3bf 8f4f 	dsb	sy
 80054ec:	60fb      	str	r3, [r7, #12]
    }
 80054ee:	bf00      	nop
 80054f0:	e7fe      	b.n	80054f0 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80054f2:	4b07      	ldr	r3, [pc, #28]	; (8005510 <vTaskPlaceOnEventList+0x44>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	3318      	adds	r3, #24
 80054f8:	4619      	mov	r1, r3
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f7fe fddd 	bl	80040ba <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005500:	2101      	movs	r1, #1
 8005502:	6838      	ldr	r0, [r7, #0]
 8005504:	f000 fc78 	bl	8005df8 <prvAddCurrentTaskToDelayedList>
}
 8005508:	bf00      	nop
 800550a:	3710      	adds	r7, #16
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	20000118 	.word	0x20000118

08005514 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8005514:	b580      	push	{r7, lr}
 8005516:	b086      	sub	sp, #24
 8005518:	af00      	add	r7, sp, #0
 800551a:	60f8      	str	r0, [r7, #12]
 800551c:	60b9      	str	r1, [r7, #8]
 800551e:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10a      	bne.n	800553c <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 8005526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800552a:	f383 8811 	msr	BASEPRI, r3
 800552e:	f3bf 8f6f 	isb	sy
 8005532:	f3bf 8f4f 	dsb	sy
 8005536:	613b      	str	r3, [r7, #16]
    }
 8005538:	bf00      	nop
 800553a:	e7fe      	b.n	800553a <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	617b      	str	r3, [r7, #20]
 8005542:	4b16      	ldr	r3, [pc, #88]	; (800559c <vTaskPlaceOnEventListRestricted+0x88>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	61da      	str	r2, [r3, #28]
 800554a:	4b14      	ldr	r3, [pc, #80]	; (800559c <vTaskPlaceOnEventListRestricted+0x88>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	697a      	ldr	r2, [r7, #20]
 8005550:	6892      	ldr	r2, [r2, #8]
 8005552:	621a      	str	r2, [r3, #32]
 8005554:	4b11      	ldr	r3, [pc, #68]	; (800559c <vTaskPlaceOnEventListRestricted+0x88>)
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	689b      	ldr	r3, [r3, #8]
 800555c:	3218      	adds	r2, #24
 800555e:	605a      	str	r2, [r3, #4]
 8005560:	4b0e      	ldr	r3, [pc, #56]	; (800559c <vTaskPlaceOnEventListRestricted+0x88>)
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	f103 0218 	add.w	r2, r3, #24
 8005568:	697b      	ldr	r3, [r7, #20]
 800556a:	609a      	str	r2, [r3, #8]
 800556c:	4b0b      	ldr	r3, [pc, #44]	; (800559c <vTaskPlaceOnEventListRestricted+0x88>)
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	629a      	str	r2, [r3, #40]	; 0x28
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	1c5a      	adds	r2, r3, #1
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	2b00      	cmp	r3, #0
 8005582:	d002      	beq.n	800558a <vTaskPlaceOnEventListRestricted+0x76>
        {
            xTicksToWait = portMAX_DELAY;
 8005584:	f04f 33ff 	mov.w	r3, #4294967295
 8005588:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800558a:	6879      	ldr	r1, [r7, #4]
 800558c:	68b8      	ldr	r0, [r7, #8]
 800558e:	f000 fc33 	bl	8005df8 <prvAddCurrentTaskToDelayedList>
    }
 8005592:	bf00      	nop
 8005594:	3718      	adds	r7, #24
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	20000118 	.word	0x20000118

080055a0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80055a0:	b480      	push	{r7}
 80055a2:	b08b      	sub	sp, #44	; 0x2c
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 80055b0:	6a3b      	ldr	r3, [r7, #32]
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d10a      	bne.n	80055cc <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 80055b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055ba:	f383 8811 	msr	BASEPRI, r3
 80055be:	f3bf 8f6f 	isb	sy
 80055c2:	f3bf 8f4f 	dsb	sy
 80055c6:	60fb      	str	r3, [r7, #12]
    }
 80055c8:	bf00      	nop
 80055ca:	e7fe      	b.n	80055ca <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80055cc:	6a3b      	ldr	r3, [r7, #32]
 80055ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055d0:	61fb      	str	r3, [r7, #28]
 80055d2:	6a3b      	ldr	r3, [r7, #32]
 80055d4:	69db      	ldr	r3, [r3, #28]
 80055d6:	6a3a      	ldr	r2, [r7, #32]
 80055d8:	6a12      	ldr	r2, [r2, #32]
 80055da:	609a      	str	r2, [r3, #8]
 80055dc:	6a3b      	ldr	r3, [r7, #32]
 80055de:	6a1b      	ldr	r3, [r3, #32]
 80055e0:	6a3a      	ldr	r2, [r7, #32]
 80055e2:	69d2      	ldr	r2, [r2, #28]
 80055e4:	605a      	str	r2, [r3, #4]
 80055e6:	69fb      	ldr	r3, [r7, #28]
 80055e8:	685a      	ldr	r2, [r3, #4]
 80055ea:	6a3b      	ldr	r3, [r7, #32]
 80055ec:	3318      	adds	r3, #24
 80055ee:	429a      	cmp	r2, r3
 80055f0:	d103      	bne.n	80055fa <xTaskRemoveFromEventList+0x5a>
 80055f2:	6a3b      	ldr	r3, [r7, #32]
 80055f4:	6a1a      	ldr	r2, [r3, #32]
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	605a      	str	r2, [r3, #4]
 80055fa:	6a3b      	ldr	r3, [r7, #32]
 80055fc:	2200      	movs	r2, #0
 80055fe:	629a      	str	r2, [r3, #40]	; 0x28
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	1e5a      	subs	r2, r3, #1
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800560a:	4b4a      	ldr	r3, [pc, #296]	; (8005734 <xTaskRemoveFromEventList+0x194>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d15e      	bne.n	80056d0 <xTaskRemoveFromEventList+0x130>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 8005612:	6a3b      	ldr	r3, [r7, #32]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	617b      	str	r3, [r7, #20]
 8005618:	6a3b      	ldr	r3, [r7, #32]
 800561a:	689b      	ldr	r3, [r3, #8]
 800561c:	6a3a      	ldr	r2, [r7, #32]
 800561e:	68d2      	ldr	r2, [r2, #12]
 8005620:	609a      	str	r2, [r3, #8]
 8005622:	6a3b      	ldr	r3, [r7, #32]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	6a3a      	ldr	r2, [r7, #32]
 8005628:	6892      	ldr	r2, [r2, #8]
 800562a:	605a      	str	r2, [r3, #4]
 800562c:	697b      	ldr	r3, [r7, #20]
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	6a3b      	ldr	r3, [r7, #32]
 8005632:	3304      	adds	r3, #4
 8005634:	429a      	cmp	r2, r3
 8005636:	d103      	bne.n	8005640 <xTaskRemoveFromEventList+0xa0>
 8005638:	6a3b      	ldr	r3, [r7, #32]
 800563a:	68da      	ldr	r2, [r3, #12]
 800563c:	697b      	ldr	r3, [r7, #20]
 800563e:	605a      	str	r2, [r3, #4]
 8005640:	6a3b      	ldr	r3, [r7, #32]
 8005642:	2200      	movs	r2, #0
 8005644:	615a      	str	r2, [r3, #20]
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	1e5a      	subs	r2, r3, #1
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8005650:	6a3b      	ldr	r3, [r7, #32]
 8005652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005654:	2201      	movs	r2, #1
 8005656:	409a      	lsls	r2, r3
 8005658:	4b37      	ldr	r3, [pc, #220]	; (8005738 <xTaskRemoveFromEventList+0x198>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	4313      	orrs	r3, r2
 800565e:	4a36      	ldr	r2, [pc, #216]	; (8005738 <xTaskRemoveFromEventList+0x198>)
 8005660:	6013      	str	r3, [r2, #0]
 8005662:	6a3b      	ldr	r3, [r7, #32]
 8005664:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005666:	4935      	ldr	r1, [pc, #212]	; (800573c <xTaskRemoveFromEventList+0x19c>)
 8005668:	4613      	mov	r3, r2
 800566a:	009b      	lsls	r3, r3, #2
 800566c:	4413      	add	r3, r2
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	440b      	add	r3, r1
 8005672:	3304      	adds	r3, #4
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	613b      	str	r3, [r7, #16]
 8005678:	6a3b      	ldr	r3, [r7, #32]
 800567a:	693a      	ldr	r2, [r7, #16]
 800567c:	609a      	str	r2, [r3, #8]
 800567e:	693b      	ldr	r3, [r7, #16]
 8005680:	689a      	ldr	r2, [r3, #8]
 8005682:	6a3b      	ldr	r3, [r7, #32]
 8005684:	60da      	str	r2, [r3, #12]
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	6a3a      	ldr	r2, [r7, #32]
 800568c:	3204      	adds	r2, #4
 800568e:	605a      	str	r2, [r3, #4]
 8005690:	6a3b      	ldr	r3, [r7, #32]
 8005692:	1d1a      	adds	r2, r3, #4
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	609a      	str	r2, [r3, #8]
 8005698:	6a3b      	ldr	r3, [r7, #32]
 800569a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800569c:	4613      	mov	r3, r2
 800569e:	009b      	lsls	r3, r3, #2
 80056a0:	4413      	add	r3, r2
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4a25      	ldr	r2, [pc, #148]	; (800573c <xTaskRemoveFromEventList+0x19c>)
 80056a6:	441a      	add	r2, r3
 80056a8:	6a3b      	ldr	r3, [r7, #32]
 80056aa:	615a      	str	r2, [r3, #20]
 80056ac:	6a3b      	ldr	r3, [r7, #32]
 80056ae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80056b0:	4922      	ldr	r1, [pc, #136]	; (800573c <xTaskRemoveFromEventList+0x19c>)
 80056b2:	4613      	mov	r3, r2
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	4413      	add	r3, r2
 80056b8:	009b      	lsls	r3, r3, #2
 80056ba:	440b      	add	r3, r1
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	1c59      	adds	r1, r3, #1
 80056c0:	481e      	ldr	r0, [pc, #120]	; (800573c <xTaskRemoveFromEventList+0x19c>)
 80056c2:	4613      	mov	r3, r2
 80056c4:	009b      	lsls	r3, r3, #2
 80056c6:	4413      	add	r3, r2
 80056c8:	009b      	lsls	r3, r3, #2
 80056ca:	4403      	add	r3, r0
 80056cc:	6019      	str	r1, [r3, #0]
 80056ce:	e01b      	b.n	8005708 <xTaskRemoveFromEventList+0x168>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80056d0:	4b1b      	ldr	r3, [pc, #108]	; (8005740 <xTaskRemoveFromEventList+0x1a0>)
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	61bb      	str	r3, [r7, #24]
 80056d6:	6a3b      	ldr	r3, [r7, #32]
 80056d8:	69ba      	ldr	r2, [r7, #24]
 80056da:	61da      	str	r2, [r3, #28]
 80056dc:	69bb      	ldr	r3, [r7, #24]
 80056de:	689a      	ldr	r2, [r3, #8]
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	621a      	str	r2, [r3, #32]
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	6a3a      	ldr	r2, [r7, #32]
 80056ea:	3218      	adds	r2, #24
 80056ec:	605a      	str	r2, [r3, #4]
 80056ee:	6a3b      	ldr	r3, [r7, #32]
 80056f0:	f103 0218 	add.w	r2, r3, #24
 80056f4:	69bb      	ldr	r3, [r7, #24]
 80056f6:	609a      	str	r2, [r3, #8]
 80056f8:	6a3b      	ldr	r3, [r7, #32]
 80056fa:	4a11      	ldr	r2, [pc, #68]	; (8005740 <xTaskRemoveFromEventList+0x1a0>)
 80056fc:	629a      	str	r2, [r3, #40]	; 0x28
 80056fe:	4b10      	ldr	r3, [pc, #64]	; (8005740 <xTaskRemoveFromEventList+0x1a0>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	3301      	adds	r3, #1
 8005704:	4a0e      	ldr	r2, [pc, #56]	; (8005740 <xTaskRemoveFromEventList+0x1a0>)
 8005706:	6013      	str	r3, [r2, #0]
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005708:	6a3b      	ldr	r3, [r7, #32]
 800570a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800570c:	4b0d      	ldr	r3, [pc, #52]	; (8005744 <xTaskRemoveFromEventList+0x1a4>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005712:	429a      	cmp	r2, r3
 8005714:	d905      	bls.n	8005722 <xTaskRemoveFromEventList+0x182>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 8005716:	2301      	movs	r3, #1
 8005718:	627b      	str	r3, [r7, #36]	; 0x24

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 800571a:	4b0b      	ldr	r3, [pc, #44]	; (8005748 <xTaskRemoveFromEventList+0x1a8>)
 800571c:	2201      	movs	r2, #1
 800571e:	601a      	str	r2, [r3, #0]
 8005720:	e001      	b.n	8005726 <xTaskRemoveFromEventList+0x186>
    }
    else
    {
        xReturn = pdFALSE;
 8005722:	2300      	movs	r3, #0
 8005724:	627b      	str	r3, [r7, #36]	; 0x24
    }

    return xReturn;
 8005726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005728:	4618      	mov	r0, r3
 800572a:	372c      	adds	r7, #44	; 0x2c
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr
 8005734:	20000218 	.word	0x20000218
 8005738:	200001f8 	.word	0x200001f8
 800573c:	2000011c 	.word	0x2000011c
 8005740:	200001b0 	.word	0x200001b0
 8005744:	20000118 	.word	0x20000118
 8005748:	20000204 	.word	0x20000204

0800574c <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800574c:	b480      	push	{r7}
 800574e:	b083      	sub	sp, #12
 8005750:	af00      	add	r7, sp, #0
 8005752:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005754:	4b06      	ldr	r3, [pc, #24]	; (8005770 <vTaskInternalSetTimeOutState+0x24>)
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800575c:	4b05      	ldr	r3, [pc, #20]	; (8005774 <vTaskInternalSetTimeOutState+0x28>)
 800575e:	681a      	ldr	r2, [r3, #0]
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	605a      	str	r2, [r3, #4]
}
 8005764:	bf00      	nop
 8005766:	370c      	adds	r7, #12
 8005768:	46bd      	mov	sp, r7
 800576a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800576e:	4770      	bx	lr
 8005770:	20000208 	.word	0x20000208
 8005774:	200001f4 	.word	0x200001f4

08005778 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b088      	sub	sp, #32
 800577c:	af00      	add	r7, sp, #0
 800577e:	6078      	str	r0, [r7, #4]
 8005780:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2b00      	cmp	r3, #0
 8005786:	d10a      	bne.n	800579e <xTaskCheckForTimeOut+0x26>
        __asm volatile
 8005788:	f04f 0350 	mov.w	r3, #80	; 0x50
 800578c:	f383 8811 	msr	BASEPRI, r3
 8005790:	f3bf 8f6f 	isb	sy
 8005794:	f3bf 8f4f 	dsb	sy
 8005798:	613b      	str	r3, [r7, #16]
    }
 800579a:	bf00      	nop
 800579c:	e7fe      	b.n	800579c <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d10a      	bne.n	80057ba <xTaskCheckForTimeOut+0x42>
        __asm volatile
 80057a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80057a8:	f383 8811 	msr	BASEPRI, r3
 80057ac:	f3bf 8f6f 	isb	sy
 80057b0:	f3bf 8f4f 	dsb	sy
 80057b4:	60fb      	str	r3, [r7, #12]
    }
 80057b6:	bf00      	nop
 80057b8:	e7fe      	b.n	80057b8 <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 80057ba:	f000 ff45 	bl	8006648 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80057be:	4b1f      	ldr	r3, [pc, #124]	; (800583c <xTaskCheckForTimeOut+0xc4>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	69ba      	ldr	r2, [r7, #24]
 80057ca:	1ad3      	subs	r3, r2, r3
 80057cc:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80057ce:	683b      	ldr	r3, [r7, #0]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057d6:	d102      	bne.n	80057de <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80057d8:	2300      	movs	r3, #0
 80057da:	61fb      	str	r3, [r7, #28]
 80057dc:	e026      	b.n	800582c <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681a      	ldr	r2, [r3, #0]
 80057e2:	4b17      	ldr	r3, [pc, #92]	; (8005840 <xTaskCheckForTimeOut+0xc8>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	429a      	cmp	r2, r3
 80057e8:	d00a      	beq.n	8005800 <xTaskCheckForTimeOut+0x88>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	685b      	ldr	r3, [r3, #4]
 80057ee:	69ba      	ldr	r2, [r7, #24]
 80057f0:	429a      	cmp	r2, r3
 80057f2:	d305      	bcc.n	8005800 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80057f4:	2301      	movs	r3, #1
 80057f6:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80057f8:	683b      	ldr	r3, [r7, #0]
 80057fa:	2200      	movs	r2, #0
 80057fc:	601a      	str	r2, [r3, #0]
 80057fe:	e015      	b.n	800582c <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005800:	683b      	ldr	r3, [r7, #0]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	697a      	ldr	r2, [r7, #20]
 8005806:	429a      	cmp	r2, r3
 8005808:	d20b      	bcs.n	8005822 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	681a      	ldr	r2, [r3, #0]
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	1ad2      	subs	r2, r2, r3
 8005812:	683b      	ldr	r3, [r7, #0]
 8005814:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f7ff ff98 	bl	800574c <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800581c:	2300      	movs	r3, #0
 800581e:	61fb      	str	r3, [r7, #28]
 8005820:	e004      	b.n	800582c <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8005822:	683b      	ldr	r3, [r7, #0]
 8005824:	2200      	movs	r2, #0
 8005826:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8005828:	2301      	movs	r3, #1
 800582a:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800582c:	f000 ff3c 	bl	80066a8 <vPortExitCritical>

    return xReturn;
 8005830:	69fb      	ldr	r3, [r7, #28]
}
 8005832:	4618      	mov	r0, r3
 8005834:	3720      	adds	r7, #32
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}
 800583a:	bf00      	nop
 800583c:	200001f4 	.word	0x200001f4
 8005840:	20000208 	.word	0x20000208

08005844 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005844:	b480      	push	{r7}
 8005846:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 8005848:	4b03      	ldr	r3, [pc, #12]	; (8005858 <vTaskMissedYield+0x14>)
 800584a:	2201      	movs	r2, #1
 800584c:	601a      	str	r2, [r3, #0]
}
 800584e:	bf00      	nop
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr
 8005858:	20000204 	.word	0x20000204

0800585c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800585c:	b580      	push	{r7, lr}
 800585e:	b082      	sub	sp, #8
 8005860:	af00      	add	r7, sp, #0
 8005862:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8005864:	f000 f842 	bl	80058ec <prvCheckTasksWaitingTermination>
 8005868:	e7fc      	b.n	8005864 <prvIdleTask+0x8>
	...

0800586c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b082      	sub	sp, #8
 8005870:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005872:	2300      	movs	r3, #0
 8005874:	607b      	str	r3, [r7, #4]
 8005876:	e00c      	b.n	8005892 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	4613      	mov	r3, r2
 800587c:	009b      	lsls	r3, r3, #2
 800587e:	4413      	add	r3, r2
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	4a12      	ldr	r2, [pc, #72]	; (80058cc <prvInitialiseTaskLists+0x60>)
 8005884:	4413      	add	r3, r2
 8005886:	4618      	mov	r0, r3
 8005888:	f7fe fbea 	bl	8004060 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	3301      	adds	r3, #1
 8005890:	607b      	str	r3, [r7, #4]
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	2b04      	cmp	r3, #4
 8005896:	d9ef      	bls.n	8005878 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8005898:	480d      	ldr	r0, [pc, #52]	; (80058d0 <prvInitialiseTaskLists+0x64>)
 800589a:	f7fe fbe1 	bl	8004060 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800589e:	480d      	ldr	r0, [pc, #52]	; (80058d4 <prvInitialiseTaskLists+0x68>)
 80058a0:	f7fe fbde 	bl	8004060 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80058a4:	480c      	ldr	r0, [pc, #48]	; (80058d8 <prvInitialiseTaskLists+0x6c>)
 80058a6:	f7fe fbdb 	bl	8004060 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80058aa:	480c      	ldr	r0, [pc, #48]	; (80058dc <prvInitialiseTaskLists+0x70>)
 80058ac:	f7fe fbd8 	bl	8004060 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80058b0:	480b      	ldr	r0, [pc, #44]	; (80058e0 <prvInitialiseTaskLists+0x74>)
 80058b2:	f7fe fbd5 	bl	8004060 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80058b6:	4b0b      	ldr	r3, [pc, #44]	; (80058e4 <prvInitialiseTaskLists+0x78>)
 80058b8:	4a05      	ldr	r2, [pc, #20]	; (80058d0 <prvInitialiseTaskLists+0x64>)
 80058ba:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80058bc:	4b0a      	ldr	r3, [pc, #40]	; (80058e8 <prvInitialiseTaskLists+0x7c>)
 80058be:	4a05      	ldr	r2, [pc, #20]	; (80058d4 <prvInitialiseTaskLists+0x68>)
 80058c0:	601a      	str	r2, [r3, #0]
}
 80058c2:	bf00      	nop
 80058c4:	3708      	adds	r7, #8
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop
 80058cc:	2000011c 	.word	0x2000011c
 80058d0:	20000180 	.word	0x20000180
 80058d4:	20000194 	.word	0x20000194
 80058d8:	200001b0 	.word	0x200001b0
 80058dc:	200001c4 	.word	0x200001c4
 80058e0:	200001dc 	.word	0x200001dc
 80058e4:	200001a8 	.word	0x200001a8
 80058e8:	200001ac 	.word	0x200001ac

080058ec <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b082      	sub	sp, #8
 80058f0:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80058f2:	e019      	b.n	8005928 <prvCheckTasksWaitingTermination+0x3c>
        {
            taskENTER_CRITICAL();
 80058f4:	f000 fea8 	bl	8006648 <vPortEnterCritical>
            {
                pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80058f8:	4b10      	ldr	r3, [pc, #64]	; (800593c <prvCheckTasksWaitingTermination+0x50>)
 80058fa:	68db      	ldr	r3, [r3, #12]
 80058fc:	68db      	ldr	r3, [r3, #12]
 80058fe:	607b      	str	r3, [r7, #4]
                ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	3304      	adds	r3, #4
 8005904:	4618      	mov	r0, r3
 8005906:	f7fe fc11 	bl	800412c <uxListRemove>
                --uxCurrentNumberOfTasks;
 800590a:	4b0d      	ldr	r3, [pc, #52]	; (8005940 <prvCheckTasksWaitingTermination+0x54>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	3b01      	subs	r3, #1
 8005910:	4a0b      	ldr	r2, [pc, #44]	; (8005940 <prvCheckTasksWaitingTermination+0x54>)
 8005912:	6013      	str	r3, [r2, #0]
                --uxDeletedTasksWaitingCleanUp;
 8005914:	4b0b      	ldr	r3, [pc, #44]	; (8005944 <prvCheckTasksWaitingTermination+0x58>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	3b01      	subs	r3, #1
 800591a:	4a0a      	ldr	r2, [pc, #40]	; (8005944 <prvCheckTasksWaitingTermination+0x58>)
 800591c:	6013      	str	r3, [r2, #0]
            }
            taskEXIT_CRITICAL();
 800591e:	f000 fec3 	bl	80066a8 <vPortExitCritical>

            prvDeleteTCB( pxTCB );
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 f810 	bl	8005948 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005928:	4b06      	ldr	r3, [pc, #24]	; (8005944 <prvCheckTasksWaitingTermination+0x58>)
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2b00      	cmp	r3, #0
 800592e:	d1e1      	bne.n	80058f4 <prvCheckTasksWaitingTermination+0x8>
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8005930:	bf00      	nop
 8005932:	bf00      	nop
 8005934:	3708      	adds	r7, #8
 8005936:	46bd      	mov	sp, r7
 8005938:	bd80      	pop	{r7, pc}
 800593a:	bf00      	nop
 800593c:	200001c4 	.word	0x200001c4
 8005940:	200001f0 	.word	0x200001f0
 8005944:	200001d8 	.word	0x200001d8

08005948 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8005948:	b580      	push	{r7, lr}
 800594a:	b082      	sub	sp, #8
 800594c:	af00      	add	r7, sp, #0
 800594e:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005954:	4618      	mov	r0, r3
 8005956:	f001 f813 	bl	8006980 <vPortFree>
            vPortFree( pxTCB );
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f001 f810 	bl	8006980 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8005960:	bf00      	nop
 8005962:	3708      	adds	r7, #8
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005968:	b480      	push	{r7}
 800596a:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800596c:	4b0a      	ldr	r3, [pc, #40]	; (8005998 <prvResetNextTaskUnblockTime+0x30>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d104      	bne.n	8005980 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8005976:	4b09      	ldr	r3, [pc, #36]	; (800599c <prvResetNextTaskUnblockTime+0x34>)
 8005978:	f04f 32ff 	mov.w	r2, #4294967295
 800597c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800597e:	e005      	b.n	800598c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005980:	4b05      	ldr	r3, [pc, #20]	; (8005998 <prvResetNextTaskUnblockTime+0x30>)
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	68db      	ldr	r3, [r3, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	4a04      	ldr	r2, [pc, #16]	; (800599c <prvResetNextTaskUnblockTime+0x34>)
 800598a:	6013      	str	r3, [r2, #0]
}
 800598c:	bf00      	nop
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	200001a8 	.word	0x200001a8
 800599c:	20000210 	.word	0x20000210

080059a0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 80059a0:	b480      	push	{r7}
 80059a2:	b083      	sub	sp, #12
 80059a4:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 80059a6:	4b0b      	ldr	r3, [pc, #44]	; (80059d4 <xTaskGetSchedulerState+0x34>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d102      	bne.n	80059b4 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 80059ae:	2301      	movs	r3, #1
 80059b0:	607b      	str	r3, [r7, #4]
 80059b2:	e008      	b.n	80059c6 <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80059b4:	4b08      	ldr	r3, [pc, #32]	; (80059d8 <xTaskGetSchedulerState+0x38>)
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d102      	bne.n	80059c2 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 80059bc:	2302      	movs	r3, #2
 80059be:	607b      	str	r3, [r7, #4]
 80059c0:	e001      	b.n	80059c6 <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 80059c2:	2300      	movs	r3, #0
 80059c4:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 80059c6:	687b      	ldr	r3, [r7, #4]
    }
 80059c8:	4618      	mov	r0, r3
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr
 80059d4:	200001fc 	.word	0x200001fc
 80059d8:	20000218 	.word	0x20000218

080059dc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 80059dc:	b580      	push	{r7, lr}
 80059de:	b086      	sub	sp, #24
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 80059e8:	2300      	movs	r3, #0
 80059ea:	617b      	str	r3, [r7, #20]

        /* If the mutex was given back by an interrupt while the queue was
         * locked then the mutex holder might now be NULL.  _RB_ Is this still
         * needed as interrupts can no longer use mutexes? */
        if( pxMutexHolder != NULL )
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	f000 8087 	beq.w	8005b02 <xTaskPriorityInherit+0x126>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80059f4:	693b      	ldr	r3, [r7, #16]
 80059f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80059f8:	4b44      	ldr	r3, [pc, #272]	; (8005b0c <xTaskPriorityInherit+0x130>)
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059fe:	429a      	cmp	r2, r3
 8005a00:	d276      	bcs.n	8005af0 <xTaskPriorityInherit+0x114>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	db06      	blt.n	8005a18 <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a0a:	4b40      	ldr	r3, [pc, #256]	; (8005b0c <xTaskPriorityInherit+0x130>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a10:	f1c3 0205 	rsb	r2, r3, #5
 8005a14:	693b      	ldr	r3, [r7, #16]
 8005a16:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	6959      	ldr	r1, [r3, #20]
 8005a1c:	693b      	ldr	r3, [r7, #16]
 8005a1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a20:	4613      	mov	r3, r2
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4413      	add	r3, r2
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	4a39      	ldr	r2, [pc, #228]	; (8005b10 <xTaskPriorityInherit+0x134>)
 8005a2a:	4413      	add	r3, r2
 8005a2c:	4299      	cmp	r1, r3
 8005a2e:	d157      	bne.n	8005ae0 <xTaskPriorityInherit+0x104>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	3304      	adds	r3, #4
 8005a34:	4618      	mov	r0, r3
 8005a36:	f7fe fb79 	bl	800412c <uxListRemove>
 8005a3a:	4603      	mov	r3, r0
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d10a      	bne.n	8005a56 <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a44:	2201      	movs	r2, #1
 8005a46:	fa02 f303 	lsl.w	r3, r2, r3
 8005a4a:	43da      	mvns	r2, r3
 8005a4c:	4b31      	ldr	r3, [pc, #196]	; (8005b14 <xTaskPriorityInherit+0x138>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4013      	ands	r3, r2
 8005a52:	4a30      	ldr	r2, [pc, #192]	; (8005b14 <xTaskPriorityInherit+0x138>)
 8005a54:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005a56:	4b2d      	ldr	r3, [pc, #180]	; (8005b0c <xTaskPriorityInherit+0x130>)
 8005a58:	681b      	ldr	r3, [r3, #0]
 8005a5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	62da      	str	r2, [r3, #44]	; 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a64:	2201      	movs	r2, #1
 8005a66:	409a      	lsls	r2, r3
 8005a68:	4b2a      	ldr	r3, [pc, #168]	; (8005b14 <xTaskPriorityInherit+0x138>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	4a29      	ldr	r2, [pc, #164]	; (8005b14 <xTaskPriorityInherit+0x138>)
 8005a70:	6013      	str	r3, [r2, #0]
 8005a72:	693b      	ldr	r3, [r7, #16]
 8005a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005a76:	4926      	ldr	r1, [pc, #152]	; (8005b10 <xTaskPriorityInherit+0x134>)
 8005a78:	4613      	mov	r3, r2
 8005a7a:	009b      	lsls	r3, r3, #2
 8005a7c:	4413      	add	r3, r2
 8005a7e:	009b      	lsls	r3, r3, #2
 8005a80:	440b      	add	r3, r1
 8005a82:	3304      	adds	r3, #4
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	60fb      	str	r3, [r7, #12]
 8005a88:	693b      	ldr	r3, [r7, #16]
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	609a      	str	r2, [r3, #8]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	689a      	ldr	r2, [r3, #8]
 8005a92:	693b      	ldr	r3, [r7, #16]
 8005a94:	60da      	str	r2, [r3, #12]
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	693a      	ldr	r2, [r7, #16]
 8005a9c:	3204      	adds	r2, #4
 8005a9e:	605a      	str	r2, [r3, #4]
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	1d1a      	adds	r2, r3, #4
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	609a      	str	r2, [r3, #8]
 8005aa8:	693b      	ldr	r3, [r7, #16]
 8005aaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005aac:	4613      	mov	r3, r2
 8005aae:	009b      	lsls	r3, r3, #2
 8005ab0:	4413      	add	r3, r2
 8005ab2:	009b      	lsls	r3, r3, #2
 8005ab4:	4a16      	ldr	r2, [pc, #88]	; (8005b10 <xTaskPriorityInherit+0x134>)
 8005ab6:	441a      	add	r2, r3
 8005ab8:	693b      	ldr	r3, [r7, #16]
 8005aba:	615a      	str	r2, [r3, #20]
 8005abc:	693b      	ldr	r3, [r7, #16]
 8005abe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ac0:	4913      	ldr	r1, [pc, #76]	; (8005b10 <xTaskPriorityInherit+0x134>)
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	009b      	lsls	r3, r3, #2
 8005ac6:	4413      	add	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	440b      	add	r3, r1
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	1c59      	adds	r1, r3, #1
 8005ad0:	480f      	ldr	r0, [pc, #60]	; (8005b10 <xTaskPriorityInherit+0x134>)
 8005ad2:	4613      	mov	r3, r2
 8005ad4:	009b      	lsls	r3, r3, #2
 8005ad6:	4413      	add	r3, r2
 8005ad8:	009b      	lsls	r3, r3, #2
 8005ada:	4403      	add	r3, r0
 8005adc:	6019      	str	r1, [r3, #0]
 8005ade:	e004      	b.n	8005aea <xTaskPriorityInherit+0x10e>
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005ae0:	4b0a      	ldr	r3, [pc, #40]	; (8005b0c <xTaskPriorityInherit+0x130>)
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	62da      	str	r2, [r3, #44]	; 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 8005aea:	2301      	movs	r3, #1
 8005aec:	617b      	str	r3, [r7, #20]
 8005aee:	e008      	b.n	8005b02 <xTaskPriorityInherit+0x126>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005af0:	693b      	ldr	r3, [r7, #16]
 8005af2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005af4:	4b05      	ldr	r3, [pc, #20]	; (8005b0c <xTaskPriorityInherit+0x130>)
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005afa:	429a      	cmp	r2, r3
 8005afc:	d201      	bcs.n	8005b02 <xTaskPriorityInherit+0x126>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 8005afe:	2301      	movs	r3, #1
 8005b00:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8005b02:	697b      	ldr	r3, [r7, #20]
    }
 8005b04:	4618      	mov	r0, r3
 8005b06:	3718      	adds	r7, #24
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bd80      	pop	{r7, pc}
 8005b0c:	20000118 	.word	0x20000118
 8005b10:	2000011c 	.word	0x2000011c
 8005b14:	200001f8 	.word	0x200001f8

08005b18 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b088      	sub	sp, #32
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 8005b24:	2300      	movs	r3, #0
 8005b26:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	f000 808c 	beq.w	8005c48 <xTaskPriorityDisinherit+0x130>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 8005b30:	4b48      	ldr	r3, [pc, #288]	; (8005c54 <xTaskPriorityDisinherit+0x13c>)
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	69ba      	ldr	r2, [r7, #24]
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d00a      	beq.n	8005b50 <xTaskPriorityDisinherit+0x38>
        __asm volatile
 8005b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b3e:	f383 8811 	msr	BASEPRI, r3
 8005b42:	f3bf 8f6f 	isb	sy
 8005b46:	f3bf 8f4f 	dsb	sy
 8005b4a:	613b      	str	r3, [r7, #16]
    }
 8005b4c:	bf00      	nop
 8005b4e:	e7fe      	b.n	8005b4e <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 8005b50:	69bb      	ldr	r3, [r7, #24]
 8005b52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10a      	bne.n	8005b6e <xTaskPriorityDisinherit+0x56>
        __asm volatile
 8005b58:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005b5c:	f383 8811 	msr	BASEPRI, r3
 8005b60:	f3bf 8f6f 	isb	sy
 8005b64:	f3bf 8f4f 	dsb	sy
 8005b68:	60fb      	str	r3, [r7, #12]
    }
 8005b6a:	bf00      	nop
 8005b6c:	e7fe      	b.n	8005b6c <xTaskPriorityDisinherit+0x54>
            ( pxTCB->uxMutexesHeld )--;
 8005b6e:	69bb      	ldr	r3, [r7, #24]
 8005b70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b72:	1e5a      	subs	r2, r3, #1
 8005b74:	69bb      	ldr	r3, [r7, #24]
 8005b76:	645a      	str	r2, [r3, #68]	; 0x44

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b78:	69bb      	ldr	r3, [r7, #24]
 8005b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b7c:	69bb      	ldr	r3, [r7, #24]
 8005b7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d061      	beq.n	8005c48 <xTaskPriorityDisinherit+0x130>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d15d      	bne.n	8005c48 <xTaskPriorityDisinherit+0x130>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b8c:	69bb      	ldr	r3, [r7, #24]
 8005b8e:	3304      	adds	r3, #4
 8005b90:	4618      	mov	r0, r3
 8005b92:	f7fe facb 	bl	800412c <uxListRemove>
 8005b96:	4603      	mov	r3, r0
 8005b98:	2b00      	cmp	r3, #0
 8005b9a:	d10a      	bne.n	8005bb2 <xTaskPriorityDisinherit+0x9a>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005b9c:	69bb      	ldr	r3, [r7, #24]
 8005b9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ba0:	2201      	movs	r2, #1
 8005ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8005ba6:	43da      	mvns	r2, r3
 8005ba8:	4b2b      	ldr	r3, [pc, #172]	; (8005c58 <xTaskPriorityDisinherit+0x140>)
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	4013      	ands	r3, r2
 8005bae:	4a2a      	ldr	r2, [pc, #168]	; (8005c58 <xTaskPriorityDisinherit+0x140>)
 8005bb0:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005bb2:	69bb      	ldr	r3, [r7, #24]
 8005bb4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bba:	69bb      	ldr	r3, [r7, #24]
 8005bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bbe:	f1c3 0205 	rsb	r2, r3, #5
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8005bc6:	69bb      	ldr	r3, [r7, #24]
 8005bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bca:	2201      	movs	r2, #1
 8005bcc:	409a      	lsls	r2, r3
 8005bce:	4b22      	ldr	r3, [pc, #136]	; (8005c58 <xTaskPriorityDisinherit+0x140>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	4313      	orrs	r3, r2
 8005bd4:	4a20      	ldr	r2, [pc, #128]	; (8005c58 <xTaskPriorityDisinherit+0x140>)
 8005bd6:	6013      	str	r3, [r2, #0]
 8005bd8:	69bb      	ldr	r3, [r7, #24]
 8005bda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bdc:	491f      	ldr	r1, [pc, #124]	; (8005c5c <xTaskPriorityDisinherit+0x144>)
 8005bde:	4613      	mov	r3, r2
 8005be0:	009b      	lsls	r3, r3, #2
 8005be2:	4413      	add	r3, r2
 8005be4:	009b      	lsls	r3, r3, #2
 8005be6:	440b      	add	r3, r1
 8005be8:	3304      	adds	r3, #4
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	617b      	str	r3, [r7, #20]
 8005bee:	69bb      	ldr	r3, [r7, #24]
 8005bf0:	697a      	ldr	r2, [r7, #20]
 8005bf2:	609a      	str	r2, [r3, #8]
 8005bf4:	697b      	ldr	r3, [r7, #20]
 8005bf6:	689a      	ldr	r2, [r3, #8]
 8005bf8:	69bb      	ldr	r3, [r7, #24]
 8005bfa:	60da      	str	r2, [r3, #12]
 8005bfc:	697b      	ldr	r3, [r7, #20]
 8005bfe:	689b      	ldr	r3, [r3, #8]
 8005c00:	69ba      	ldr	r2, [r7, #24]
 8005c02:	3204      	adds	r2, #4
 8005c04:	605a      	str	r2, [r3, #4]
 8005c06:	69bb      	ldr	r3, [r7, #24]
 8005c08:	1d1a      	adds	r2, r3, #4
 8005c0a:	697b      	ldr	r3, [r7, #20]
 8005c0c:	609a      	str	r2, [r3, #8]
 8005c0e:	69bb      	ldr	r3, [r7, #24]
 8005c10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c12:	4613      	mov	r3, r2
 8005c14:	009b      	lsls	r3, r3, #2
 8005c16:	4413      	add	r3, r2
 8005c18:	009b      	lsls	r3, r3, #2
 8005c1a:	4a10      	ldr	r2, [pc, #64]	; (8005c5c <xTaskPriorityDisinherit+0x144>)
 8005c1c:	441a      	add	r2, r3
 8005c1e:	69bb      	ldr	r3, [r7, #24]
 8005c20:	615a      	str	r2, [r3, #20]
 8005c22:	69bb      	ldr	r3, [r7, #24]
 8005c24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c26:	490d      	ldr	r1, [pc, #52]	; (8005c5c <xTaskPriorityDisinherit+0x144>)
 8005c28:	4613      	mov	r3, r2
 8005c2a:	009b      	lsls	r3, r3, #2
 8005c2c:	4413      	add	r3, r2
 8005c2e:	009b      	lsls	r3, r3, #2
 8005c30:	440b      	add	r3, r1
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	1c59      	adds	r1, r3, #1
 8005c36:	4809      	ldr	r0, [pc, #36]	; (8005c5c <xTaskPriorityDisinherit+0x144>)
 8005c38:	4613      	mov	r3, r2
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	4413      	add	r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	4403      	add	r3, r0
 8005c42:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8005c44:	2301      	movs	r3, #1
 8005c46:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8005c48:	69fb      	ldr	r3, [r7, #28]
    }
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	3720      	adds	r7, #32
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	bd80      	pop	{r7, pc}
 8005c52:	bf00      	nop
 8005c54:	20000118 	.word	0x20000118
 8005c58:	200001f8 	.word	0x200001f8
 8005c5c:	2000011c 	.word	0x2000011c

08005c60 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b08a      	sub	sp, #40	; 0x28
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8005c6e:	2301      	movs	r3, #1
 8005c70:	61fb      	str	r3, [r7, #28]

        if( pxMutexHolder != NULL )
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	f000 80a1 	beq.w	8005dbc <vTaskPriorityDisinheritAfterTimeout+0x15c>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8005c7a:	6a3b      	ldr	r3, [r7, #32]
 8005c7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d10a      	bne.n	8005c98 <vTaskPriorityDisinheritAfterTimeout+0x38>
        __asm volatile
 8005c82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c86:	f383 8811 	msr	BASEPRI, r3
 8005c8a:	f3bf 8f6f 	isb	sy
 8005c8e:	f3bf 8f4f 	dsb	sy
 8005c92:	613b      	str	r3, [r7, #16]
    }
 8005c94:	bf00      	nop
 8005c96:	e7fe      	b.n	8005c96 <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005c98:	6a3b      	ldr	r3, [r7, #32]
 8005c9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005c9c:	683a      	ldr	r2, [r7, #0]
 8005c9e:	429a      	cmp	r2, r3
 8005ca0:	d902      	bls.n	8005ca8 <vTaskPriorityDisinheritAfterTimeout+0x48>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8005ca2:	683b      	ldr	r3, [r7, #0]
 8005ca4:	627b      	str	r3, [r7, #36]	; 0x24
 8005ca6:	e002      	b.n	8005cae <vTaskPriorityDisinheritAfterTimeout+0x4e>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8005ca8:	6a3b      	ldr	r3, [r7, #32]
 8005caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cac:	627b      	str	r3, [r7, #36]	; 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8005cae:	6a3b      	ldr	r3, [r7, #32]
 8005cb0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cb2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cb4:	429a      	cmp	r2, r3
 8005cb6:	f000 8081 	beq.w	8005dbc <vTaskPriorityDisinheritAfterTimeout+0x15c>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8005cba:	6a3b      	ldr	r3, [r7, #32]
 8005cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cbe:	69fa      	ldr	r2, [r7, #28]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d17b      	bne.n	8005dbc <vTaskPriorityDisinheritAfterTimeout+0x15c>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8005cc4:	4b3f      	ldr	r3, [pc, #252]	; (8005dc4 <vTaskPriorityDisinheritAfterTimeout+0x164>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	6a3a      	ldr	r2, [r7, #32]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d10a      	bne.n	8005ce4 <vTaskPriorityDisinheritAfterTimeout+0x84>
        __asm volatile
 8005cce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cd2:	f383 8811 	msr	BASEPRI, r3
 8005cd6:	f3bf 8f6f 	isb	sy
 8005cda:	f3bf 8f4f 	dsb	sy
 8005cde:	60fb      	str	r3, [r7, #12]
    }
 8005ce0:	bf00      	nop
 8005ce2:	e7fe      	b.n	8005ce2 <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8005ce4:	6a3b      	ldr	r3, [r7, #32]
 8005ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ce8:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8005cea:	6a3b      	ldr	r3, [r7, #32]
 8005cec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cee:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8005cf0:	6a3b      	ldr	r3, [r7, #32]
 8005cf2:	699b      	ldr	r3, [r3, #24]
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	db04      	blt.n	8005d02 <vTaskPriorityDisinheritAfterTimeout+0xa2>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005cf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cfa:	f1c3 0205 	rsb	r2, r3, #5
 8005cfe:	6a3b      	ldr	r3, [r7, #32]
 8005d00:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005d02:	6a3b      	ldr	r3, [r7, #32]
 8005d04:	6959      	ldr	r1, [r3, #20]
 8005d06:	69ba      	ldr	r2, [r7, #24]
 8005d08:	4613      	mov	r3, r2
 8005d0a:	009b      	lsls	r3, r3, #2
 8005d0c:	4413      	add	r3, r2
 8005d0e:	009b      	lsls	r3, r3, #2
 8005d10:	4a2d      	ldr	r2, [pc, #180]	; (8005dc8 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 8005d12:	4413      	add	r3, r2
 8005d14:	4299      	cmp	r1, r3
 8005d16:	d151      	bne.n	8005dbc <vTaskPriorityDisinheritAfterTimeout+0x15c>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005d18:	6a3b      	ldr	r3, [r7, #32]
 8005d1a:	3304      	adds	r3, #4
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	f7fe fa05 	bl	800412c <uxListRemove>
 8005d22:	4603      	mov	r3, r0
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d10a      	bne.n	8005d3e <vTaskPriorityDisinheritAfterTimeout+0xde>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8005d28:	6a3b      	ldr	r3, [r7, #32]
 8005d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d32:	43da      	mvns	r2, r3
 8005d34:	4b25      	ldr	r3, [pc, #148]	; (8005dcc <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4013      	ands	r3, r2
 8005d3a:	4a24      	ldr	r2, [pc, #144]	; (8005dcc <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 8005d3c:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8005d3e:	6a3b      	ldr	r3, [r7, #32]
 8005d40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d42:	2201      	movs	r2, #1
 8005d44:	409a      	lsls	r2, r3
 8005d46:	4b21      	ldr	r3, [pc, #132]	; (8005dcc <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	4a1f      	ldr	r2, [pc, #124]	; (8005dcc <vTaskPriorityDisinheritAfterTimeout+0x16c>)
 8005d4e:	6013      	str	r3, [r2, #0]
 8005d50:	6a3b      	ldr	r3, [r7, #32]
 8005d52:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d54:	491c      	ldr	r1, [pc, #112]	; (8005dc8 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 8005d56:	4613      	mov	r3, r2
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	4413      	add	r3, r2
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	440b      	add	r3, r1
 8005d60:	3304      	adds	r3, #4
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	617b      	str	r3, [r7, #20]
 8005d66:	6a3b      	ldr	r3, [r7, #32]
 8005d68:	697a      	ldr	r2, [r7, #20]
 8005d6a:	609a      	str	r2, [r3, #8]
 8005d6c:	697b      	ldr	r3, [r7, #20]
 8005d6e:	689a      	ldr	r2, [r3, #8]
 8005d70:	6a3b      	ldr	r3, [r7, #32]
 8005d72:	60da      	str	r2, [r3, #12]
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	689b      	ldr	r3, [r3, #8]
 8005d78:	6a3a      	ldr	r2, [r7, #32]
 8005d7a:	3204      	adds	r2, #4
 8005d7c:	605a      	str	r2, [r3, #4]
 8005d7e:	6a3b      	ldr	r3, [r7, #32]
 8005d80:	1d1a      	adds	r2, r3, #4
 8005d82:	697b      	ldr	r3, [r7, #20]
 8005d84:	609a      	str	r2, [r3, #8]
 8005d86:	6a3b      	ldr	r3, [r7, #32]
 8005d88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d8a:	4613      	mov	r3, r2
 8005d8c:	009b      	lsls	r3, r3, #2
 8005d8e:	4413      	add	r3, r2
 8005d90:	009b      	lsls	r3, r3, #2
 8005d92:	4a0d      	ldr	r2, [pc, #52]	; (8005dc8 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 8005d94:	441a      	add	r2, r3
 8005d96:	6a3b      	ldr	r3, [r7, #32]
 8005d98:	615a      	str	r2, [r3, #20]
 8005d9a:	6a3b      	ldr	r3, [r7, #32]
 8005d9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005d9e:	490a      	ldr	r1, [pc, #40]	; (8005dc8 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 8005da0:	4613      	mov	r3, r2
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	4413      	add	r3, r2
 8005da6:	009b      	lsls	r3, r3, #2
 8005da8:	440b      	add	r3, r1
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	1c59      	adds	r1, r3, #1
 8005dae:	4806      	ldr	r0, [pc, #24]	; (8005dc8 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 8005db0:	4613      	mov	r3, r2
 8005db2:	009b      	lsls	r3, r3, #2
 8005db4:	4413      	add	r3, r2
 8005db6:	009b      	lsls	r3, r3, #2
 8005db8:	4403      	add	r3, r0
 8005dba:	6019      	str	r1, [r3, #0]
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8005dbc:	bf00      	nop
 8005dbe:	3728      	adds	r7, #40	; 0x28
 8005dc0:	46bd      	mov	sp, r7
 8005dc2:	bd80      	pop	{r7, pc}
 8005dc4:	20000118 	.word	0x20000118
 8005dc8:	2000011c 	.word	0x2000011c
 8005dcc:	200001f8 	.word	0x200001f8

08005dd0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8005dd0:	b480      	push	{r7}
 8005dd2:	af00      	add	r7, sp, #0
        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxCurrentTCB != NULL )
 8005dd4:	4b07      	ldr	r3, [pc, #28]	; (8005df4 <pvTaskIncrementMutexHeldCount+0x24>)
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d004      	beq.n	8005de6 <pvTaskIncrementMutexHeldCount+0x16>
        {
            ( pxCurrentTCB->uxMutexesHeld )++;
 8005ddc:	4b05      	ldr	r3, [pc, #20]	; (8005df4 <pvTaskIncrementMutexHeldCount+0x24>)
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005de2:	3201      	adds	r2, #1
 8005de4:	645a      	str	r2, [r3, #68]	; 0x44
        }

        return pxCurrentTCB;
 8005de6:	4b03      	ldr	r3, [pc, #12]	; (8005df4 <pvTaskIncrementMutexHeldCount+0x24>)
 8005de8:	681b      	ldr	r3, [r3, #0]
    }
 8005dea:	4618      	mov	r0, r3
 8005dec:	46bd      	mov	sp, r7
 8005dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df2:	4770      	bx	lr
 8005df4:	20000118 	.word	0x20000118

08005df8 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b086      	sub	sp, #24
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005e02:	4b36      	ldr	r3, [pc, #216]	; (8005edc <prvAddCurrentTaskToDelayedList+0xe4>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005e08:	4b35      	ldr	r3, [pc, #212]	; (8005ee0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	3304      	adds	r3, #4
 8005e0e:	4618      	mov	r0, r3
 8005e10:	f7fe f98c 	bl	800412c <uxListRemove>
 8005e14:	4603      	mov	r3, r0
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	d10b      	bne.n	8005e32 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005e1a:	4b31      	ldr	r3, [pc, #196]	; (8005ee0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e20:	2201      	movs	r2, #1
 8005e22:	fa02 f303 	lsl.w	r3, r2, r3
 8005e26:	43da      	mvns	r2, r3
 8005e28:	4b2e      	ldr	r3, [pc, #184]	; (8005ee4 <prvAddCurrentTaskToDelayedList+0xec>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	4013      	ands	r3, r2
 8005e2e:	4a2d      	ldr	r2, [pc, #180]	; (8005ee4 <prvAddCurrentTaskToDelayedList+0xec>)
 8005e30:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e38:	d124      	bne.n	8005e84 <prvAddCurrentTaskToDelayedList+0x8c>
 8005e3a:	683b      	ldr	r3, [r7, #0]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d021      	beq.n	8005e84 <prvAddCurrentTaskToDelayedList+0x8c>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e40:	4b29      	ldr	r3, [pc, #164]	; (8005ee8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005e42:	685b      	ldr	r3, [r3, #4]
 8005e44:	613b      	str	r3, [r7, #16]
 8005e46:	4b26      	ldr	r3, [pc, #152]	; (8005ee0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	693a      	ldr	r2, [r7, #16]
 8005e4c:	609a      	str	r2, [r3, #8]
 8005e4e:	4b24      	ldr	r3, [pc, #144]	; (8005ee0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	693a      	ldr	r2, [r7, #16]
 8005e54:	6892      	ldr	r2, [r2, #8]
 8005e56:	60da      	str	r2, [r3, #12]
 8005e58:	4b21      	ldr	r3, [pc, #132]	; (8005ee0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005e5a:	681a      	ldr	r2, [r3, #0]
 8005e5c:	693b      	ldr	r3, [r7, #16]
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	3204      	adds	r2, #4
 8005e62:	605a      	str	r2, [r3, #4]
 8005e64:	4b1e      	ldr	r3, [pc, #120]	; (8005ee0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	1d1a      	adds	r2, r3, #4
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	609a      	str	r2, [r3, #8]
 8005e6e:	4b1c      	ldr	r3, [pc, #112]	; (8005ee0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	4a1d      	ldr	r2, [pc, #116]	; (8005ee8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005e74:	615a      	str	r2, [r3, #20]
 8005e76:	4b1c      	ldr	r3, [pc, #112]	; (8005ee8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	3301      	adds	r3, #1
 8005e7c:	4a1a      	ldr	r2, [pc, #104]	; (8005ee8 <prvAddCurrentTaskToDelayedList+0xf0>)
 8005e7e:	6013      	str	r3, [r2, #0]
 8005e80:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005e82:	e026      	b.n	8005ed2 <prvAddCurrentTaskToDelayedList+0xda>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8005e84:	697a      	ldr	r2, [r7, #20]
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4413      	add	r3, r2
 8005e8a:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005e8c:	4b14      	ldr	r3, [pc, #80]	; (8005ee0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	68fa      	ldr	r2, [r7, #12]
 8005e92:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8005e94:	68fa      	ldr	r2, [r7, #12]
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	429a      	cmp	r2, r3
 8005e9a:	d209      	bcs.n	8005eb0 <prvAddCurrentTaskToDelayedList+0xb8>
                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005e9c:	4b13      	ldr	r3, [pc, #76]	; (8005eec <prvAddCurrentTaskToDelayedList+0xf4>)
 8005e9e:	681a      	ldr	r2, [r3, #0]
 8005ea0:	4b0f      	ldr	r3, [pc, #60]	; (8005ee0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	3304      	adds	r3, #4
 8005ea6:	4619      	mov	r1, r3
 8005ea8:	4610      	mov	r0, r2
 8005eaa:	f7fe f906 	bl	80040ba <vListInsert>
}
 8005eae:	e010      	b.n	8005ed2 <prvAddCurrentTaskToDelayedList+0xda>
                vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005eb0:	4b0f      	ldr	r3, [pc, #60]	; (8005ef0 <prvAddCurrentTaskToDelayedList+0xf8>)
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	4b0a      	ldr	r3, [pc, #40]	; (8005ee0 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	3304      	adds	r3, #4
 8005eba:	4619      	mov	r1, r3
 8005ebc:	4610      	mov	r0, r2
 8005ebe:	f7fe f8fc 	bl	80040ba <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8005ec2:	4b0c      	ldr	r3, [pc, #48]	; (8005ef4 <prvAddCurrentTaskToDelayedList+0xfc>)
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	68fa      	ldr	r2, [r7, #12]
 8005ec8:	429a      	cmp	r2, r3
 8005eca:	d202      	bcs.n	8005ed2 <prvAddCurrentTaskToDelayedList+0xda>
                    xNextTaskUnblockTime = xTimeToWake;
 8005ecc:	4a09      	ldr	r2, [pc, #36]	; (8005ef4 <prvAddCurrentTaskToDelayedList+0xfc>)
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	6013      	str	r3, [r2, #0]
}
 8005ed2:	bf00      	nop
 8005ed4:	3718      	adds	r7, #24
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	bd80      	pop	{r7, pc}
 8005eda:	bf00      	nop
 8005edc:	200001f4 	.word	0x200001f4
 8005ee0:	20000118 	.word	0x20000118
 8005ee4:	200001f8 	.word	0x200001f8
 8005ee8:	200001dc 	.word	0x200001dc
 8005eec:	200001ac 	.word	0x200001ac
 8005ef0:	200001a8 	.word	0x200001a8
 8005ef4:	20000210 	.word	0x20000210

08005ef8 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	b084      	sub	sp, #16
 8005efc:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8005efe:	2300      	movs	r3, #0
 8005f00:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8005f02:	f000 fa47 	bl	8006394 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8005f06:	4b11      	ldr	r3, [pc, #68]	; (8005f4c <xTimerCreateTimerTask+0x54>)
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d00a      	beq.n	8005f24 <xTimerCreateTimerTask+0x2c>
                    xReturn = pdPASS;
                }
            }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
            {
                xReturn = xTaskCreate( prvTimerTask,
 8005f0e:	4b10      	ldr	r3, [pc, #64]	; (8005f50 <xTimerCreateTimerTask+0x58>)
 8005f10:	9301      	str	r3, [sp, #4]
 8005f12:	2303      	movs	r3, #3
 8005f14:	9300      	str	r3, [sp, #0]
 8005f16:	2300      	movs	r3, #0
 8005f18:	2280      	movs	r2, #128	; 0x80
 8005f1a:	490e      	ldr	r1, [pc, #56]	; (8005f54 <xTimerCreateTimerTask+0x5c>)
 8005f1c:	480e      	ldr	r0, [pc, #56]	; (8005f58 <xTimerCreateTimerTask+0x60>)
 8005f1e:	f7fe fe65 	bl	8004bec <xTaskCreate>
 8005f22:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d10a      	bne.n	8005f40 <xTimerCreateTimerTask+0x48>
        __asm volatile
 8005f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f2e:	f383 8811 	msr	BASEPRI, r3
 8005f32:	f3bf 8f6f 	isb	sy
 8005f36:	f3bf 8f4f 	dsb	sy
 8005f3a:	603b      	str	r3, [r7, #0]
    }
 8005f3c:	bf00      	nop
 8005f3e:	e7fe      	b.n	8005f3e <xTimerCreateTimerTask+0x46>
        return xReturn;
 8005f40:	687b      	ldr	r3, [r7, #4]
    }
 8005f42:	4618      	mov	r0, r3
 8005f44:	3708      	adds	r7, #8
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
 8005f4a:	bf00      	nop
 8005f4c:	2000024c 	.word	0x2000024c
 8005f50:	20000250 	.word	0x20000250
 8005f54:	08006d1c 	.word	0x08006d1c
 8005f58:	08006001 	.word	0x08006001

08005f5c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8005f5c:	b580      	push	{r7, lr}
 8005f5e:	b084      	sub	sp, #16
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	60f8      	str	r0, [r7, #12]
 8005f64:	60b9      	str	r1, [r7, #8]
 8005f66:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005f68:	e008      	b.n	8005f7c <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	699b      	ldr	r3, [r3, #24]
 8005f6e:	68ba      	ldr	r2, [r7, #8]
 8005f70:	4413      	add	r3, r2
 8005f72:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	699a      	ldr	r2, [r3, #24]
 8005f80:	68bb      	ldr	r3, [r7, #8]
 8005f82:	18d1      	adds	r1, r2, r3
 8005f84:	68bb      	ldr	r3, [r7, #8]
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	68f8      	ldr	r0, [r7, #12]
 8005f8a:	f000 f8dd 	bl	8006148 <prvInsertTimerInActiveList>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d1ea      	bne.n	8005f6a <prvReloadTimer+0xe>
        }
    }
 8005f94:	bf00      	nop
 8005f96:	bf00      	nop
 8005f98:	3710      	adds	r7, #16
 8005f9a:	46bd      	mov	sp, r7
 8005f9c:	bd80      	pop	{r7, pc}
	...

08005fa0 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005fa0:	b580      	push	{r7, lr}
 8005fa2:	b084      	sub	sp, #16
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
 8005fa8:	6039      	str	r1, [r7, #0]
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005faa:	4b14      	ldr	r3, [pc, #80]	; (8005ffc <prvProcessExpiredTimer+0x5c>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	68db      	ldr	r3, [r3, #12]
 8005fb2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	3304      	adds	r3, #4
 8005fb8:	4618      	mov	r0, r3
 8005fba:	f7fe f8b7 	bl	800412c <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005fc4:	f003 0304 	and.w	r3, r3, #4
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d005      	beq.n	8005fd8 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8005fcc:	683a      	ldr	r2, [r7, #0]
 8005fce:	6879      	ldr	r1, [r7, #4]
 8005fd0:	68f8      	ldr	r0, [r7, #12]
 8005fd2:	f7ff ffc3 	bl	8005f5c <prvReloadTimer>
 8005fd6:	e008      	b.n	8005fea <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005fde:	f023 0301 	bic.w	r3, r3, #1
 8005fe2:	b2da      	uxtb	r2, r3
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	6a1b      	ldr	r3, [r3, #32]
 8005fee:	68f8      	ldr	r0, [r7, #12]
 8005ff0:	4798      	blx	r3
    }
 8005ff2:	bf00      	nop
 8005ff4:	3710      	adds	r7, #16
 8005ff6:	46bd      	mov	sp, r7
 8005ff8:	bd80      	pop	{r7, pc}
 8005ffa:	bf00      	nop
 8005ffc:	20000244 	.word	0x20000244

08006000 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006008:	f107 0308 	add.w	r3, r7, #8
 800600c:	4618      	mov	r0, r3
 800600e:	f000 f857 	bl	80060c0 <prvGetNextExpireTime>
 8006012:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006014:	68bb      	ldr	r3, [r7, #8]
 8006016:	4619      	mov	r1, r3
 8006018:	68f8      	ldr	r0, [r7, #12]
 800601a:	f000 f803 	bl	8006024 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800601e:	f000 f8d5 	bl	80061cc <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006022:	e7f1      	b.n	8006008 <prvTimerTask+0x8>

08006024 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
 800602c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800602e:	f7fe ffc1 	bl	8004fb4 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006032:	f107 0308 	add.w	r3, r7, #8
 8006036:	4618      	mov	r0, r3
 8006038:	f000 f866 	bl	8006108 <prvSampleTimeNow>
 800603c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800603e:	68bb      	ldr	r3, [r7, #8]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d130      	bne.n	80060a6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d10a      	bne.n	8006060 <prvProcessTimerOrBlockTask+0x3c>
 800604a:	687a      	ldr	r2, [r7, #4]
 800604c:	68fb      	ldr	r3, [r7, #12]
 800604e:	429a      	cmp	r2, r3
 8006050:	d806      	bhi.n	8006060 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8006052:	f7fe ffbd 	bl	8004fd0 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006056:	68f9      	ldr	r1, [r7, #12]
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f7ff ffa1 	bl	8005fa0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800605e:	e024      	b.n	80060aa <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	2b00      	cmp	r3, #0
 8006064:	d008      	beq.n	8006078 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006066:	4b13      	ldr	r3, [pc, #76]	; (80060b4 <prvProcessTimerOrBlockTask+0x90>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d101      	bne.n	8006074 <prvProcessTimerOrBlockTask+0x50>
 8006070:	2301      	movs	r3, #1
 8006072:	e000      	b.n	8006076 <prvProcessTimerOrBlockTask+0x52>
 8006074:	2300      	movs	r3, #0
 8006076:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006078:	4b0f      	ldr	r3, [pc, #60]	; (80060b8 <prvProcessTimerOrBlockTask+0x94>)
 800607a:	6818      	ldr	r0, [r3, #0]
 800607c:	687a      	ldr	r2, [r7, #4]
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	1ad3      	subs	r3, r2, r3
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	4619      	mov	r1, r3
 8006086:	f7fe fd7d 	bl	8004b84 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800608a:	f7fe ffa1 	bl	8004fd0 <xTaskResumeAll>
 800608e:	4603      	mov	r3, r0
 8006090:	2b00      	cmp	r3, #0
 8006092:	d10a      	bne.n	80060aa <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8006094:	4b09      	ldr	r3, [pc, #36]	; (80060bc <prvProcessTimerOrBlockTask+0x98>)
 8006096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800609a:	601a      	str	r2, [r3, #0]
 800609c:	f3bf 8f4f 	dsb	sy
 80060a0:	f3bf 8f6f 	isb	sy
    }
 80060a4:	e001      	b.n	80060aa <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 80060a6:	f7fe ff93 	bl	8004fd0 <xTaskResumeAll>
    }
 80060aa:	bf00      	nop
 80060ac:	3710      	adds	r7, #16
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	20000248 	.word	0x20000248
 80060b8:	2000024c 	.word	0x2000024c
 80060bc:	e000ed04 	.word	0xe000ed04

080060c0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 80060c0:	b480      	push	{r7}
 80060c2:	b085      	sub	sp, #20
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80060c8:	4b0e      	ldr	r3, [pc, #56]	; (8006104 <prvGetNextExpireTime+0x44>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d101      	bne.n	80060d6 <prvGetNextExpireTime+0x16>
 80060d2:	2201      	movs	r2, #1
 80060d4:	e000      	b.n	80060d8 <prvGetNextExpireTime+0x18>
 80060d6:	2200      	movs	r2, #0
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d105      	bne.n	80060f0 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80060e4:	4b07      	ldr	r3, [pc, #28]	; (8006104 <prvGetNextExpireTime+0x44>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	68db      	ldr	r3, [r3, #12]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	60fb      	str	r3, [r7, #12]
 80060ee:	e001      	b.n	80060f4 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 80060f0:	2300      	movs	r3, #0
 80060f2:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 80060f4:	68fb      	ldr	r3, [r7, #12]
    }
 80060f6:	4618      	mov	r0, r3
 80060f8:	3714      	adds	r7, #20
 80060fa:	46bd      	mov	sp, r7
 80060fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	20000244 	.word	0x20000244

08006108 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8006108:	b580      	push	{r7, lr}
 800610a:	b084      	sub	sp, #16
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8006110:	f7ff f85a 	bl	80051c8 <xTaskGetTickCount>
 8006114:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8006116:	4b0b      	ldr	r3, [pc, #44]	; (8006144 <prvSampleTimeNow+0x3c>)
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	68fa      	ldr	r2, [r7, #12]
 800611c:	429a      	cmp	r2, r3
 800611e:	d205      	bcs.n	800612c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8006120:	f000 f912 	bl	8006348 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	601a      	str	r2, [r3, #0]
 800612a:	e002      	b.n	8006132 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2200      	movs	r2, #0
 8006130:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8006132:	4a04      	ldr	r2, [pc, #16]	; (8006144 <prvSampleTimeNow+0x3c>)
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8006138:	68fb      	ldr	r3, [r7, #12]
    }
 800613a:	4618      	mov	r0, r3
 800613c:	3710      	adds	r7, #16
 800613e:	46bd      	mov	sp, r7
 8006140:	bd80      	pop	{r7, pc}
 8006142:	bf00      	nop
 8006144:	20000254 	.word	0x20000254

08006148 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8006148:	b580      	push	{r7, lr}
 800614a:	b086      	sub	sp, #24
 800614c:	af00      	add	r7, sp, #0
 800614e:	60f8      	str	r0, [r7, #12]
 8006150:	60b9      	str	r1, [r7, #8]
 8006152:	607a      	str	r2, [r7, #4]
 8006154:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8006156:	2300      	movs	r3, #0
 8006158:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800615a:	68fb      	ldr	r3, [r7, #12]
 800615c:	68ba      	ldr	r2, [r7, #8]
 800615e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	68fa      	ldr	r2, [r7, #12]
 8006164:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8006166:	68ba      	ldr	r2, [r7, #8]
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	429a      	cmp	r2, r3
 800616c:	d812      	bhi.n	8006194 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	1ad2      	subs	r2, r2, r3
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	699b      	ldr	r3, [r3, #24]
 8006178:	429a      	cmp	r2, r3
 800617a:	d302      	bcc.n	8006182 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800617c:	2301      	movs	r3, #1
 800617e:	617b      	str	r3, [r7, #20]
 8006180:	e01b      	b.n	80061ba <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006182:	4b10      	ldr	r3, [pc, #64]	; (80061c4 <prvInsertTimerInActiveList+0x7c>)
 8006184:	681a      	ldr	r2, [r3, #0]
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	3304      	adds	r3, #4
 800618a:	4619      	mov	r1, r3
 800618c:	4610      	mov	r0, r2
 800618e:	f7fd ff94 	bl	80040ba <vListInsert>
 8006192:	e012      	b.n	80061ba <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006194:	687a      	ldr	r2, [r7, #4]
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	429a      	cmp	r2, r3
 800619a:	d206      	bcs.n	80061aa <prvInsertTimerInActiveList+0x62>
 800619c:	68ba      	ldr	r2, [r7, #8]
 800619e:	683b      	ldr	r3, [r7, #0]
 80061a0:	429a      	cmp	r2, r3
 80061a2:	d302      	bcc.n	80061aa <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80061a4:	2301      	movs	r3, #1
 80061a6:	617b      	str	r3, [r7, #20]
 80061a8:	e007      	b.n	80061ba <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80061aa:	4b07      	ldr	r3, [pc, #28]	; (80061c8 <prvInsertTimerInActiveList+0x80>)
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	3304      	adds	r3, #4
 80061b2:	4619      	mov	r1, r3
 80061b4:	4610      	mov	r0, r2
 80061b6:	f7fd ff80 	bl	80040ba <vListInsert>
            }
        }

        return xProcessTimerNow;
 80061ba:	697b      	ldr	r3, [r7, #20]
    }
 80061bc:	4618      	mov	r0, r3
 80061be:	3718      	adds	r7, #24
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bd80      	pop	{r7, pc}
 80061c4:	20000248 	.word	0x20000248
 80061c8:	20000244 	.word	0x20000244

080061cc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80061cc:	b580      	push	{r7, lr}
 80061ce:	b088      	sub	sp, #32
 80061d0:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80061d2:	e0a6      	b.n	8006322 <prvProcessReceivedCommands+0x156>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80061d4:	68bb      	ldr	r3, [r7, #8]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	f2c0 80a3 	blt.w	8006322 <prvProcessReceivedCommands+0x156>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80061dc:	693b      	ldr	r3, [r7, #16]
 80061de:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80061e0:	69fb      	ldr	r3, [r7, #28]
 80061e2:	695b      	ldr	r3, [r3, #20]
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d004      	beq.n	80061f2 <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	3304      	adds	r3, #4
 80061ec:	4618      	mov	r0, r3
 80061ee:	f7fd ff9d 	bl	800412c <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80061f2:	1d3b      	adds	r3, r7, #4
 80061f4:	4618      	mov	r0, r3
 80061f6:	f7ff ff87 	bl	8006108 <prvSampleTimeNow>
 80061fa:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 80061fc:	68bb      	ldr	r3, [r7, #8]
 80061fe:	3b01      	subs	r3, #1
 8006200:	2b08      	cmp	r3, #8
 8006202:	f200 808d 	bhi.w	8006320 <prvProcessReceivedCommands+0x154>
 8006206:	a201      	add	r2, pc, #4	; (adr r2, 800620c <prvProcessReceivedCommands+0x40>)
 8006208:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800620c:	08006231 	.word	0x08006231
 8006210:	08006231 	.word	0x08006231
 8006214:	08006299 	.word	0x08006299
 8006218:	080062ad 	.word	0x080062ad
 800621c:	080062f7 	.word	0x080062f7
 8006220:	08006231 	.word	0x08006231
 8006224:	08006231 	.word	0x08006231
 8006228:	08006299 	.word	0x08006299
 800622c:	080062ad 	.word	0x080062ad
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006230:	69fb      	ldr	r3, [r7, #28]
 8006232:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006236:	f043 0301 	orr.w	r3, r3, #1
 800623a:	b2da      	uxtb	r2, r3
 800623c:	69fb      	ldr	r3, [r7, #28]
 800623e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006242:	68fa      	ldr	r2, [r7, #12]
 8006244:	69fb      	ldr	r3, [r7, #28]
 8006246:	699b      	ldr	r3, [r3, #24]
 8006248:	18d1      	adds	r1, r2, r3
 800624a:	68fb      	ldr	r3, [r7, #12]
 800624c:	69ba      	ldr	r2, [r7, #24]
 800624e:	69f8      	ldr	r0, [r7, #28]
 8006250:	f7ff ff7a 	bl	8006148 <prvInsertTimerInActiveList>
 8006254:	4603      	mov	r3, r0
 8006256:	2b00      	cmp	r3, #0
 8006258:	d063      	beq.n	8006322 <prvProcessReceivedCommands+0x156>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800625a:	69fb      	ldr	r3, [r7, #28]
 800625c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006260:	f003 0304 	and.w	r3, r3, #4
 8006264:	2b00      	cmp	r3, #0
 8006266:	d009      	beq.n	800627c <prvProcessReceivedCommands+0xb0>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8006268:	68fa      	ldr	r2, [r7, #12]
 800626a:	69fb      	ldr	r3, [r7, #28]
 800626c:	699b      	ldr	r3, [r3, #24]
 800626e:	4413      	add	r3, r2
 8006270:	69ba      	ldr	r2, [r7, #24]
 8006272:	4619      	mov	r1, r3
 8006274:	69f8      	ldr	r0, [r7, #28]
 8006276:	f7ff fe71 	bl	8005f5c <prvReloadTimer>
 800627a:	e008      	b.n	800628e <prvProcessReceivedCommands+0xc2>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800627c:	69fb      	ldr	r3, [r7, #28]
 800627e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006282:	f023 0301 	bic.w	r3, r3, #1
 8006286:	b2da      	uxtb	r2, r3
 8006288:	69fb      	ldr	r3, [r7, #28]
 800628a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800628e:	69fb      	ldr	r3, [r7, #28]
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	69f8      	ldr	r0, [r7, #28]
 8006294:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 8006296:	e044      	b.n	8006322 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8006298:	69fb      	ldr	r3, [r7, #28]
 800629a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800629e:	f023 0301 	bic.w	r3, r3, #1
 80062a2:	b2da      	uxtb	r2, r3
 80062a4:	69fb      	ldr	r3, [r7, #28]
 80062a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                        break;
 80062aa:	e03a      	b.n	8006322 <prvProcessReceivedCommands+0x156>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80062ac:	69fb      	ldr	r3, [r7, #28]
 80062ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80062b2:	f043 0301 	orr.w	r3, r3, #1
 80062b6:	b2da      	uxtb	r2, r3
 80062b8:	69fb      	ldr	r3, [r7, #28]
 80062ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80062be:	68fa      	ldr	r2, [r7, #12]
 80062c0:	69fb      	ldr	r3, [r7, #28]
 80062c2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80062c4:	69fb      	ldr	r3, [r7, #28]
 80062c6:	699b      	ldr	r3, [r3, #24]
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d10a      	bne.n	80062e2 <prvProcessReceivedCommands+0x116>
        __asm volatile
 80062cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d0:	f383 8811 	msr	BASEPRI, r3
 80062d4:	f3bf 8f6f 	isb	sy
 80062d8:	f3bf 8f4f 	dsb	sy
 80062dc:	617b      	str	r3, [r7, #20]
    }
 80062de:	bf00      	nop
 80062e0:	e7fe      	b.n	80062e0 <prvProcessReceivedCommands+0x114>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80062e2:	69fb      	ldr	r3, [r7, #28]
 80062e4:	699a      	ldr	r2, [r3, #24]
 80062e6:	69bb      	ldr	r3, [r7, #24]
 80062e8:	18d1      	adds	r1, r2, r3
 80062ea:	69bb      	ldr	r3, [r7, #24]
 80062ec:	69ba      	ldr	r2, [r7, #24]
 80062ee:	69f8      	ldr	r0, [r7, #28]
 80062f0:	f7ff ff2a 	bl	8006148 <prvInsertTimerInActiveList>
                        break;
 80062f4:	e015      	b.n	8006322 <prvProcessReceivedCommands+0x156>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80062f6:	69fb      	ldr	r3, [r7, #28]
 80062f8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80062fc:	f003 0302 	and.w	r3, r3, #2
 8006300:	2b00      	cmp	r3, #0
 8006302:	d103      	bne.n	800630c <prvProcessReceivedCommands+0x140>
                            {
                                vPortFree( pxTimer );
 8006304:	69f8      	ldr	r0, [r7, #28]
 8006306:	f000 fb3b 	bl	8006980 <vPortFree>
 800630a:	e00a      	b.n	8006322 <prvProcessReceivedCommands+0x156>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800630c:	69fb      	ldr	r3, [r7, #28]
 800630e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006312:	f023 0301 	bic.w	r3, r3, #1
 8006316:	b2da      	uxtb	r2, r3
 8006318:	69fb      	ldr	r3, [r7, #28]
 800631a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800631e:	e000      	b.n	8006322 <prvProcessReceivedCommands+0x156>

                    default:
                        /* Don't expect to get here. */
                        break;
 8006320:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006322:	4b08      	ldr	r3, [pc, #32]	; (8006344 <prvProcessReceivedCommands+0x178>)
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	f107 0108 	add.w	r1, r7, #8
 800632a:	2200      	movs	r2, #0
 800632c:	4618      	mov	r0, r3
 800632e:	f7fe f923 	bl	8004578 <xQueueReceive>
 8006332:	4603      	mov	r3, r0
 8006334:	2b00      	cmp	r3, #0
 8006336:	f47f af4d 	bne.w	80061d4 <prvProcessReceivedCommands+0x8>
                }
            }
        }
    }
 800633a:	bf00      	nop
 800633c:	bf00      	nop
 800633e:	3720      	adds	r7, #32
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}
 8006344:	2000024c 	.word	0x2000024c

08006348 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8006348:	b580      	push	{r7, lr}
 800634a:	b082      	sub	sp, #8
 800634c:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800634e:	e009      	b.n	8006364 <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006350:	4b0e      	ldr	r3, [pc, #56]	; (800638c <prvSwitchTimerLists+0x44>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	68db      	ldr	r3, [r3, #12]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800635a:	f04f 31ff 	mov.w	r1, #4294967295
 800635e:	6838      	ldr	r0, [r7, #0]
 8006360:	f7ff fe1e 	bl	8005fa0 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006364:	4b09      	ldr	r3, [pc, #36]	; (800638c <prvSwitchTimerLists+0x44>)
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d1f0      	bne.n	8006350 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800636e:	4b07      	ldr	r3, [pc, #28]	; (800638c <prvSwitchTimerLists+0x44>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 8006374:	4b06      	ldr	r3, [pc, #24]	; (8006390 <prvSwitchTimerLists+0x48>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	4a04      	ldr	r2, [pc, #16]	; (800638c <prvSwitchTimerLists+0x44>)
 800637a:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800637c:	4a04      	ldr	r2, [pc, #16]	; (8006390 <prvSwitchTimerLists+0x48>)
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	6013      	str	r3, [r2, #0]
    }
 8006382:	bf00      	nop
 8006384:	3708      	adds	r7, #8
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	20000244 	.word	0x20000244
 8006390:	20000248 	.word	0x20000248

08006394 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8006394:	b580      	push	{r7, lr}
 8006396:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8006398:	f000 f956 	bl	8006648 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800639c:	4b0d      	ldr	r3, [pc, #52]	; (80063d4 <prvCheckForValidListAndQueue+0x40>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d113      	bne.n	80063cc <prvCheckForValidListAndQueue+0x38>
            {
                vListInitialise( &xActiveTimerList1 );
 80063a4:	480c      	ldr	r0, [pc, #48]	; (80063d8 <prvCheckForValidListAndQueue+0x44>)
 80063a6:	f7fd fe5b 	bl	8004060 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80063aa:	480c      	ldr	r0, [pc, #48]	; (80063dc <prvCheckForValidListAndQueue+0x48>)
 80063ac:	f7fd fe58 	bl	8004060 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80063b0:	4b0b      	ldr	r3, [pc, #44]	; (80063e0 <prvCheckForValidListAndQueue+0x4c>)
 80063b2:	4a09      	ldr	r2, [pc, #36]	; (80063d8 <prvCheckForValidListAndQueue+0x44>)
 80063b4:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80063b6:	4b0b      	ldr	r3, [pc, #44]	; (80063e4 <prvCheckForValidListAndQueue+0x50>)
 80063b8:	4a08      	ldr	r2, [pc, #32]	; (80063dc <prvCheckForValidListAndQueue+0x48>)
 80063ba:	601a      	str	r2, [r3, #0]

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                }
                #else
                {
                    xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80063bc:	2200      	movs	r2, #0
 80063be:	210c      	movs	r1, #12
 80063c0:	2005      	movs	r0, #5
 80063c2:	f7fd ff6d 	bl	80042a0 <xQueueGenericCreate>
 80063c6:	4603      	mov	r3, r0
 80063c8:	4a02      	ldr	r2, [pc, #8]	; (80063d4 <prvCheckForValidListAndQueue+0x40>)
 80063ca:	6013      	str	r3, [r2, #0]
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 80063cc:	f000 f96c 	bl	80066a8 <vPortExitCritical>
    }
 80063d0:	bf00      	nop
 80063d2:	bd80      	pop	{r7, pc}
 80063d4:	2000024c 	.word	0x2000024c
 80063d8:	2000021c 	.word	0x2000021c
 80063dc:	20000230 	.word	0x20000230
 80063e0:	20000244 	.word	0x20000244
 80063e4:	20000248 	.word	0x20000248

080063e8 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 80063e8:	b480      	push	{r7}
 80063ea:	b085      	sub	sp, #20
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	60f8      	str	r0, [r7, #12]
 80063f0:	60b9      	str	r1, [r7, #8]
 80063f2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 80063f4:	68fb      	ldr	r3, [r7, #12]
 80063f6:	3b04      	subs	r3, #4
 80063f8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006400:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	3b04      	subs	r3, #4
 8006406:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	f023 0201 	bic.w	r2, r3, #1
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	3b04      	subs	r3, #4
 8006416:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8006418:	4a0c      	ldr	r2, [pc, #48]	; (800644c <pxPortInitialiseStack+0x64>)
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	3b14      	subs	r3, #20
 8006422:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	3b04      	subs	r3, #4
 800642e:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f06f 0202 	mvn.w	r2, #2
 8006436:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	3b20      	subs	r3, #32
 800643c:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800643e:	68fb      	ldr	r3, [r7, #12]
}
 8006440:	4618      	mov	r0, r3
 8006442:	3714      	adds	r7, #20
 8006444:	46bd      	mov	sp, r7
 8006446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644a:	4770      	bx	lr
 800644c:	08006451 	.word	0x08006451

08006450 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006450:	b480      	push	{r7}
 8006452:	b085      	sub	sp, #20
 8006454:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8006456:	2300      	movs	r3, #0
 8006458:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800645a:	4b12      	ldr	r3, [pc, #72]	; (80064a4 <prvTaskExitError+0x54>)
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006462:	d00a      	beq.n	800647a <prvTaskExitError+0x2a>
        __asm volatile
 8006464:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006468:	f383 8811 	msr	BASEPRI, r3
 800646c:	f3bf 8f6f 	isb	sy
 8006470:	f3bf 8f4f 	dsb	sy
 8006474:	60fb      	str	r3, [r7, #12]
    }
 8006476:	bf00      	nop
 8006478:	e7fe      	b.n	8006478 <prvTaskExitError+0x28>
        __asm volatile
 800647a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800647e:	f383 8811 	msr	BASEPRI, r3
 8006482:	f3bf 8f6f 	isb	sy
 8006486:	f3bf 8f4f 	dsb	sy
 800648a:	60bb      	str	r3, [r7, #8]
    }
 800648c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800648e:	bf00      	nop
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d0fc      	beq.n	8006490 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8006496:	bf00      	nop
 8006498:	bf00      	nop
 800649a:	3714      	adds	r7, #20
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr
 80064a4:	20000010 	.word	0x20000010
	...

080064b0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80064b0:	4b07      	ldr	r3, [pc, #28]	; (80064d0 <pxCurrentTCBConst2>)
 80064b2:	6819      	ldr	r1, [r3, #0]
 80064b4:	6808      	ldr	r0, [r1, #0]
 80064b6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064ba:	f380 8809 	msr	PSP, r0
 80064be:	f3bf 8f6f 	isb	sy
 80064c2:	f04f 0000 	mov.w	r0, #0
 80064c6:	f380 8811 	msr	BASEPRI, r0
 80064ca:	4770      	bx	lr
 80064cc:	f3af 8000 	nop.w

080064d0 <pxCurrentTCBConst2>:
 80064d0:	20000118 	.word	0x20000118
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 80064d4:	bf00      	nop
 80064d6:	bf00      	nop

080064d8 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 80064d8:	4808      	ldr	r0, [pc, #32]	; (80064fc <prvPortStartFirstTask+0x24>)
 80064da:	6800      	ldr	r0, [r0, #0]
 80064dc:	6800      	ldr	r0, [r0, #0]
 80064de:	f380 8808 	msr	MSP, r0
 80064e2:	f04f 0000 	mov.w	r0, #0
 80064e6:	f380 8814 	msr	CONTROL, r0
 80064ea:	b662      	cpsie	i
 80064ec:	b661      	cpsie	f
 80064ee:	f3bf 8f4f 	dsb	sy
 80064f2:	f3bf 8f6f 	isb	sy
 80064f6:	df00      	svc	0
 80064f8:	bf00      	nop
 80064fa:	0000      	.short	0x0000
 80064fc:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8006500:	bf00      	nop
 8006502:	bf00      	nop

08006504 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b086      	sub	sp, #24
 8006508:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800650a:	4b46      	ldr	r3, [pc, #280]	; (8006624 <xPortStartScheduler+0x120>)
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	4a46      	ldr	r2, [pc, #280]	; (8006628 <xPortStartScheduler+0x124>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d10a      	bne.n	800652a <xPortStartScheduler+0x26>
        __asm volatile
 8006514:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006518:	f383 8811 	msr	BASEPRI, r3
 800651c:	f3bf 8f6f 	isb	sy
 8006520:	f3bf 8f4f 	dsb	sy
 8006524:	613b      	str	r3, [r7, #16]
    }
 8006526:	bf00      	nop
 8006528:	e7fe      	b.n	8006528 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800652a:	4b3e      	ldr	r3, [pc, #248]	; (8006624 <xPortStartScheduler+0x120>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a3f      	ldr	r2, [pc, #252]	; (800662c <xPortStartScheduler+0x128>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d10a      	bne.n	800654a <xPortStartScheduler+0x46>
        __asm volatile
 8006534:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006538:	f383 8811 	msr	BASEPRI, r3
 800653c:	f3bf 8f6f 	isb	sy
 8006540:	f3bf 8f4f 	dsb	sy
 8006544:	60fb      	str	r3, [r7, #12]
    }
 8006546:	bf00      	nop
 8006548:	e7fe      	b.n	8006548 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint32_t ulOriginalPriority;
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800654a:	4b39      	ldr	r3, [pc, #228]	; (8006630 <xPortStartScheduler+0x12c>)
 800654c:	617b      	str	r3, [r7, #20]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ulOriginalPriority = *pucFirstUserPriorityRegister;
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	781b      	ldrb	r3, [r3, #0]
 8006552:	b2db      	uxtb	r3, r3
 8006554:	607b      	str	r3, [r7, #4]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006556:	697b      	ldr	r3, [r7, #20]
 8006558:	22ff      	movs	r2, #255	; 0xff
 800655a:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800655c:	697b      	ldr	r3, [r7, #20]
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	b2db      	uxtb	r3, r3
 8006562:	70fb      	strb	r3, [r7, #3]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006564:	78fb      	ldrb	r3, [r7, #3]
 8006566:	b2db      	uxtb	r3, r3
 8006568:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800656c:	b2da      	uxtb	r2, r3
 800656e:	4b31      	ldr	r3, [pc, #196]	; (8006634 <xPortStartScheduler+0x130>)
 8006570:	701a      	strb	r2, [r3, #0]

        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */
        ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006572:	4b31      	ldr	r3, [pc, #196]	; (8006638 <xPortStartScheduler+0x134>)
 8006574:	2207      	movs	r2, #7
 8006576:	601a      	str	r2, [r3, #0]

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006578:	e009      	b.n	800658e <xPortStartScheduler+0x8a>
        {
            ulMaxPRIGROUPValue--;
 800657a:	4b2f      	ldr	r3, [pc, #188]	; (8006638 <xPortStartScheduler+0x134>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	3b01      	subs	r3, #1
 8006580:	4a2d      	ldr	r2, [pc, #180]	; (8006638 <xPortStartScheduler+0x134>)
 8006582:	6013      	str	r3, [r2, #0]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006584:	78fb      	ldrb	r3, [r7, #3]
 8006586:	b2db      	uxtb	r3, r3
 8006588:	005b      	lsls	r3, r3, #1
 800658a:	b2db      	uxtb	r3, r3
 800658c:	70fb      	strb	r3, [r7, #3]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800658e:	78fb      	ldrb	r3, [r7, #3]
 8006590:	b2db      	uxtb	r3, r3
 8006592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006596:	2b80      	cmp	r3, #128	; 0x80
 8006598:	d0ef      	beq.n	800657a <xPortStartScheduler+0x76>
        #ifdef configPRIO_BITS
        {
            /* Check the FreeRTOS configuration that defines the number of
             * priority bits matches the number of priority bits actually queried
             * from the hardware. */
            configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800659a:	4b27      	ldr	r3, [pc, #156]	; (8006638 <xPortStartScheduler+0x134>)
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	f1c3 0307 	rsb	r3, r3, #7
 80065a2:	2b04      	cmp	r3, #4
 80065a4:	d00a      	beq.n	80065bc <xPortStartScheduler+0xb8>
        __asm volatile
 80065a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065aa:	f383 8811 	msr	BASEPRI, r3
 80065ae:	f3bf 8f6f 	isb	sy
 80065b2:	f3bf 8f4f 	dsb	sy
 80065b6:	60bb      	str	r3, [r7, #8]
    }
 80065b8:	bf00      	nop
 80065ba:	e7fe      	b.n	80065ba <xPortStartScheduler+0xb6>
        }
        #endif

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80065bc:	4b1e      	ldr	r3, [pc, #120]	; (8006638 <xPortStartScheduler+0x134>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	021b      	lsls	r3, r3, #8
 80065c2:	4a1d      	ldr	r2, [pc, #116]	; (8006638 <xPortStartScheduler+0x134>)
 80065c4:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80065c6:	4b1c      	ldr	r3, [pc, #112]	; (8006638 <xPortStartScheduler+0x134>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80065ce:	4a1a      	ldr	r2, [pc, #104]	; (8006638 <xPortStartScheduler+0x134>)
 80065d0:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ulOriginalPriority;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	b2da      	uxtb	r2, r3
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80065da:	4b18      	ldr	r3, [pc, #96]	; (800663c <xPortStartScheduler+0x138>)
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	4a17      	ldr	r2, [pc, #92]	; (800663c <xPortStartScheduler+0x138>)
 80065e0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80065e4:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80065e6:	4b15      	ldr	r3, [pc, #84]	; (800663c <xPortStartScheduler+0x138>)
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	4a14      	ldr	r2, [pc, #80]	; (800663c <xPortStartScheduler+0x138>)
 80065ec:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80065f0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80065f2:	f000 f8db 	bl	80067ac <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80065f6:	4b12      	ldr	r3, [pc, #72]	; (8006640 <xPortStartScheduler+0x13c>)
 80065f8:	2200      	movs	r2, #0
 80065fa:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80065fc:	f000 f8fa 	bl	80067f4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006600:	4b10      	ldr	r3, [pc, #64]	; (8006644 <xPortStartScheduler+0x140>)
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	4a0f      	ldr	r2, [pc, #60]	; (8006644 <xPortStartScheduler+0x140>)
 8006606:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800660a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800660c:	f7ff ff64 	bl	80064d8 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8006610:	f7fe ff00 	bl	8005414 <vTaskSwitchContext>
    prvTaskExitError();
 8006614:	f7ff ff1c 	bl	8006450 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8006618:	2300      	movs	r3, #0
}
 800661a:	4618      	mov	r0, r3
 800661c:	3718      	adds	r7, #24
 800661e:	46bd      	mov	sp, r7
 8006620:	bd80      	pop	{r7, pc}
 8006622:	bf00      	nop
 8006624:	e000ed00 	.word	0xe000ed00
 8006628:	410fc271 	.word	0x410fc271
 800662c:	410fc270 	.word	0x410fc270
 8006630:	e000e400 	.word	0xe000e400
 8006634:	20000258 	.word	0x20000258
 8006638:	2000025c 	.word	0x2000025c
 800663c:	e000ed20 	.word	0xe000ed20
 8006640:	20000010 	.word	0x20000010
 8006644:	e000ef34 	.word	0xe000ef34

08006648 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006648:	b480      	push	{r7}
 800664a:	b083      	sub	sp, #12
 800664c:	af00      	add	r7, sp, #0
        __asm volatile
 800664e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006652:	f383 8811 	msr	BASEPRI, r3
 8006656:	f3bf 8f6f 	isb	sy
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	607b      	str	r3, [r7, #4]
    }
 8006660:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8006662:	4b0f      	ldr	r3, [pc, #60]	; (80066a0 <vPortEnterCritical+0x58>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	3301      	adds	r3, #1
 8006668:	4a0d      	ldr	r2, [pc, #52]	; (80066a0 <vPortEnterCritical+0x58>)
 800666a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800666c:	4b0c      	ldr	r3, [pc, #48]	; (80066a0 <vPortEnterCritical+0x58>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d10f      	bne.n	8006694 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006674:	4b0b      	ldr	r3, [pc, #44]	; (80066a4 <vPortEnterCritical+0x5c>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	b2db      	uxtb	r3, r3
 800667a:	2b00      	cmp	r3, #0
 800667c:	d00a      	beq.n	8006694 <vPortEnterCritical+0x4c>
        __asm volatile
 800667e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006682:	f383 8811 	msr	BASEPRI, r3
 8006686:	f3bf 8f6f 	isb	sy
 800668a:	f3bf 8f4f 	dsb	sy
 800668e:	603b      	str	r3, [r7, #0]
    }
 8006690:	bf00      	nop
 8006692:	e7fe      	b.n	8006692 <vPortEnterCritical+0x4a>
    }
}
 8006694:	bf00      	nop
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr
 80066a0:	20000010 	.word	0x20000010
 80066a4:	e000ed04 	.word	0xe000ed04

080066a8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80066a8:	b480      	push	{r7}
 80066aa:	b083      	sub	sp, #12
 80066ac:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 80066ae:	4b12      	ldr	r3, [pc, #72]	; (80066f8 <vPortExitCritical+0x50>)
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d10a      	bne.n	80066cc <vPortExitCritical+0x24>
        __asm volatile
 80066b6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80066ba:	f383 8811 	msr	BASEPRI, r3
 80066be:	f3bf 8f6f 	isb	sy
 80066c2:	f3bf 8f4f 	dsb	sy
 80066c6:	607b      	str	r3, [r7, #4]
    }
 80066c8:	bf00      	nop
 80066ca:	e7fe      	b.n	80066ca <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80066cc:	4b0a      	ldr	r3, [pc, #40]	; (80066f8 <vPortExitCritical+0x50>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	3b01      	subs	r3, #1
 80066d2:	4a09      	ldr	r2, [pc, #36]	; (80066f8 <vPortExitCritical+0x50>)
 80066d4:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80066d6:	4b08      	ldr	r3, [pc, #32]	; (80066f8 <vPortExitCritical+0x50>)
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d105      	bne.n	80066ea <vPortExitCritical+0x42>
 80066de:	2300      	movs	r3, #0
 80066e0:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80066e2:	683b      	ldr	r3, [r7, #0]
 80066e4:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80066e8:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80066ea:	bf00      	nop
 80066ec:	370c      	adds	r7, #12
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr
 80066f6:	bf00      	nop
 80066f8:	20000010 	.word	0x20000010
 80066fc:	00000000 	.word	0x00000000

08006700 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8006700:	f3ef 8009 	mrs	r0, PSP
 8006704:	f3bf 8f6f 	isb	sy
 8006708:	4b15      	ldr	r3, [pc, #84]	; (8006760 <pxCurrentTCBConst>)
 800670a:	681a      	ldr	r2, [r3, #0]
 800670c:	f01e 0f10 	tst.w	lr, #16
 8006710:	bf08      	it	eq
 8006712:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006716:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800671a:	6010      	str	r0, [r2, #0]
 800671c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006720:	f04f 0050 	mov.w	r0, #80	; 0x50
 8006724:	f380 8811 	msr	BASEPRI, r0
 8006728:	f3bf 8f4f 	dsb	sy
 800672c:	f3bf 8f6f 	isb	sy
 8006730:	f7fe fe70 	bl	8005414 <vTaskSwitchContext>
 8006734:	f04f 0000 	mov.w	r0, #0
 8006738:	f380 8811 	msr	BASEPRI, r0
 800673c:	bc09      	pop	{r0, r3}
 800673e:	6819      	ldr	r1, [r3, #0]
 8006740:	6808      	ldr	r0, [r1, #0]
 8006742:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006746:	f01e 0f10 	tst.w	lr, #16
 800674a:	bf08      	it	eq
 800674c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006750:	f380 8809 	msr	PSP, r0
 8006754:	f3bf 8f6f 	isb	sy
 8006758:	4770      	bx	lr
 800675a:	bf00      	nop
 800675c:	f3af 8000 	nop.w

08006760 <pxCurrentTCBConst>:
 8006760:	20000118 	.word	0x20000118
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006764:	bf00      	nop
 8006766:	bf00      	nop

08006768 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b082      	sub	sp, #8
 800676c:	af00      	add	r7, sp, #0
        __asm volatile
 800676e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006772:	f383 8811 	msr	BASEPRI, r3
 8006776:	f3bf 8f6f 	isb	sy
 800677a:	f3bf 8f4f 	dsb	sy
 800677e:	607b      	str	r3, [r7, #4]
    }
 8006780:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006782:	f7fe fd31 	bl	80051e8 <xTaskIncrementTick>
 8006786:	4603      	mov	r3, r0
 8006788:	2b00      	cmp	r3, #0
 800678a:	d003      	beq.n	8006794 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800678c:	4b06      	ldr	r3, [pc, #24]	; (80067a8 <SysTick_Handler+0x40>)
 800678e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006792:	601a      	str	r2, [r3, #0]
 8006794:	2300      	movs	r3, #0
 8006796:	603b      	str	r3, [r7, #0]
        __asm volatile
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	f383 8811 	msr	BASEPRI, r3
    }
 800679e:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80067a0:	bf00      	nop
 80067a2:	3708      	adds	r7, #8
 80067a4:	46bd      	mov	sp, r7
 80067a6:	bd80      	pop	{r7, pc}
 80067a8:	e000ed04 	.word	0xe000ed04

080067ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80067ac:	b480      	push	{r7}
 80067ae:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80067b0:	4b0b      	ldr	r3, [pc, #44]	; (80067e0 <vPortSetupTimerInterrupt+0x34>)
 80067b2:	2200      	movs	r2, #0
 80067b4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80067b6:	4b0b      	ldr	r3, [pc, #44]	; (80067e4 <vPortSetupTimerInterrupt+0x38>)
 80067b8:	2200      	movs	r2, #0
 80067ba:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80067bc:	4b0a      	ldr	r3, [pc, #40]	; (80067e8 <vPortSetupTimerInterrupt+0x3c>)
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a0a      	ldr	r2, [pc, #40]	; (80067ec <vPortSetupTimerInterrupt+0x40>)
 80067c2:	fba2 2303 	umull	r2, r3, r2, r3
 80067c6:	099b      	lsrs	r3, r3, #6
 80067c8:	4a09      	ldr	r2, [pc, #36]	; (80067f0 <vPortSetupTimerInterrupt+0x44>)
 80067ca:	3b01      	subs	r3, #1
 80067cc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80067ce:	4b04      	ldr	r3, [pc, #16]	; (80067e0 <vPortSetupTimerInterrupt+0x34>)
 80067d0:	2207      	movs	r2, #7
 80067d2:	601a      	str	r2, [r3, #0]
}
 80067d4:	bf00      	nop
 80067d6:	46bd      	mov	sp, r7
 80067d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	e000e010 	.word	0xe000e010
 80067e4:	e000e018 	.word	0xe000e018
 80067e8:	20000000 	.word	0x20000000
 80067ec:	10624dd3 	.word	0x10624dd3
 80067f0:	e000e014 	.word	0xe000e014

080067f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80067f4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8006804 <vPortEnableVFP+0x10>
 80067f8:	6801      	ldr	r1, [r0, #0]
 80067fa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80067fe:	6001      	str	r1, [r0, #0]
 8006800:	4770      	bx	lr
 8006802:	0000      	.short	0x0000
 8006804:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8006808:	bf00      	nop
 800680a:	bf00      	nop

0800680c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800680c:	b580      	push	{r7, lr}
 800680e:	b08a      	sub	sp, #40	; 0x28
 8006810:	af00      	add	r7, sp, #0
 8006812:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8006814:	2300      	movs	r3, #0
 8006816:	61fb      	str	r3, [r7, #28]
    size_t xAdditionalRequiredSize;

    vTaskSuspendAll();
 8006818:	f7fe fbcc 	bl	8004fb4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800681c:	4b53      	ldr	r3, [pc, #332]	; (800696c <pvPortMalloc+0x160>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	2b00      	cmp	r3, #0
 8006822:	d101      	bne.n	8006828 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8006824:	f000 f908 	bl	8006a38 <prvHeapInit>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xWantedSize > 0 )
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2b00      	cmp	r3, #0
 800682c:	d012      	beq.n	8006854 <pvPortMalloc+0x48>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. Some
             * additional increment may also be needed for alignment. */
            xAdditionalRequiredSize = xHeapStructSize + portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800682e:	2208      	movs	r2, #8
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	f003 0307 	and.w	r3, r3, #7
 8006836:	1ad3      	subs	r3, r2, r3
 8006838:	3308      	adds	r3, #8
 800683a:	61bb      	str	r3, [r7, #24]

            if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800683c:	69bb      	ldr	r3, [r7, #24]
 800683e:	43db      	mvns	r3, r3
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	429a      	cmp	r2, r3
 8006844:	d804      	bhi.n	8006850 <pvPortMalloc+0x44>
            {
                xWantedSize += xAdditionalRequiredSize;
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	69bb      	ldr	r3, [r7, #24]
 800684a:	4413      	add	r3, r2
 800684c:	607b      	str	r3, [r7, #4]
 800684e:	e001      	b.n	8006854 <pvPortMalloc+0x48>
            }
            else
            {
                xWantedSize = 0;
 8006850:	2300      	movs	r3, #0
 8006852:	607b      	str	r3, [r7, #4]

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2b00      	cmp	r3, #0
 8006858:	db70      	blt.n	800693c <pvPortMalloc+0x130>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	2b00      	cmp	r3, #0
 800685e:	d06d      	beq.n	800693c <pvPortMalloc+0x130>
 8006860:	4b43      	ldr	r3, [pc, #268]	; (8006970 <pvPortMalloc+0x164>)
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	687a      	ldr	r2, [r7, #4]
 8006866:	429a      	cmp	r2, r3
 8006868:	d868      	bhi.n	800693c <pvPortMalloc+0x130>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800686a:	4b42      	ldr	r3, [pc, #264]	; (8006974 <pvPortMalloc+0x168>)
 800686c:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 800686e:	4b41      	ldr	r3, [pc, #260]	; (8006974 <pvPortMalloc+0x168>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006874:	e004      	b.n	8006880 <pvPortMalloc+0x74>
                {
                    pxPreviousBlock = pxBlock;
 8006876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006878:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 800687a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	687a      	ldr	r2, [r7, #4]
 8006886:	429a      	cmp	r2, r3
 8006888:	d903      	bls.n	8006892 <pvPortMalloc+0x86>
 800688a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d1f1      	bne.n	8006876 <pvPortMalloc+0x6a>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8006892:	4b36      	ldr	r3, [pc, #216]	; (800696c <pvPortMalloc+0x160>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006898:	429a      	cmp	r2, r3
 800689a:	d04f      	beq.n	800693c <pvPortMalloc+0x130>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800689c:	6a3b      	ldr	r3, [r7, #32]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	2208      	movs	r2, #8
 80068a2:	4413      	add	r3, r2
 80068a4:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80068a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	6a3b      	ldr	r3, [r7, #32]
 80068ac:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80068ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068b0:	685a      	ldr	r2, [r3, #4]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	1ad2      	subs	r2, r2, r3
 80068b6:	2308      	movs	r3, #8
 80068b8:	005b      	lsls	r3, r3, #1
 80068ba:	429a      	cmp	r2, r3
 80068bc:	d91f      	bls.n	80068fe <pvPortMalloc+0xf2>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80068be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4413      	add	r3, r2
 80068c4:	617b      	str	r3, [r7, #20]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	f003 0307 	and.w	r3, r3, #7
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d00a      	beq.n	80068e6 <pvPortMalloc+0xda>
        __asm volatile
 80068d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80068d4:	f383 8811 	msr	BASEPRI, r3
 80068d8:	f3bf 8f6f 	isb	sy
 80068dc:	f3bf 8f4f 	dsb	sy
 80068e0:	613b      	str	r3, [r7, #16]
    }
 80068e2:	bf00      	nop
 80068e4:	e7fe      	b.n	80068e4 <pvPortMalloc+0xd8>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80068e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068e8:	685a      	ldr	r2, [r3, #4]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	1ad2      	subs	r2, r2, r3
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 80068f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 80068f8:	6978      	ldr	r0, [r7, #20]
 80068fa:	f000 f8f9 	bl	8006af0 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 80068fe:	4b1c      	ldr	r3, [pc, #112]	; (8006970 <pvPortMalloc+0x164>)
 8006900:	681a      	ldr	r2, [r3, #0]
 8006902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006904:	685b      	ldr	r3, [r3, #4]
 8006906:	1ad3      	subs	r3, r2, r3
 8006908:	4a19      	ldr	r2, [pc, #100]	; (8006970 <pvPortMalloc+0x164>)
 800690a:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800690c:	4b18      	ldr	r3, [pc, #96]	; (8006970 <pvPortMalloc+0x164>)
 800690e:	681a      	ldr	r2, [r3, #0]
 8006910:	4b19      	ldr	r3, [pc, #100]	; (8006978 <pvPortMalloc+0x16c>)
 8006912:	681b      	ldr	r3, [r3, #0]
 8006914:	429a      	cmp	r2, r3
 8006916:	d203      	bcs.n	8006920 <pvPortMalloc+0x114>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006918:	4b15      	ldr	r3, [pc, #84]	; (8006970 <pvPortMalloc+0x164>)
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	4a16      	ldr	r2, [pc, #88]	; (8006978 <pvPortMalloc+0x16c>)
 800691e:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8006920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006922:	685b      	ldr	r3, [r3, #4]
 8006924:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8006928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692a:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800692c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692e:	2200      	movs	r2, #0
 8006930:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8006932:	4b12      	ldr	r3, [pc, #72]	; (800697c <pvPortMalloc+0x170>)
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	3301      	adds	r3, #1
 8006938:	4a10      	ldr	r2, [pc, #64]	; (800697c <pvPortMalloc+0x170>)
 800693a:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800693c:	f7fe fb48 	bl	8004fd0 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006940:	69fb      	ldr	r3, [r7, #28]
 8006942:	f003 0307 	and.w	r3, r3, #7
 8006946:	2b00      	cmp	r3, #0
 8006948:	d00a      	beq.n	8006960 <pvPortMalloc+0x154>
        __asm volatile
 800694a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800694e:	f383 8811 	msr	BASEPRI, r3
 8006952:	f3bf 8f6f 	isb	sy
 8006956:	f3bf 8f4f 	dsb	sy
 800695a:	60fb      	str	r3, [r7, #12]
    }
 800695c:	bf00      	nop
 800695e:	e7fe      	b.n	800695e <pvPortMalloc+0x152>
    return pvReturn;
 8006960:	69fb      	ldr	r3, [r7, #28]
}
 8006962:	4618      	mov	r0, r3
 8006964:	3728      	adds	r7, #40	; 0x28
 8006966:	46bd      	mov	sp, r7
 8006968:	bd80      	pop	{r7, pc}
 800696a:	bf00      	nop
 800696c:	2001e268 	.word	0x2001e268
 8006970:	2001e26c 	.word	0x2001e26c
 8006974:	2001e260 	.word	0x2001e260
 8006978:	2001e270 	.word	0x2001e270
 800697c:	2001e274 	.word	0x2001e274

08006980 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b086      	sub	sp, #24
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2b00      	cmp	r3, #0
 8006990:	d049      	beq.n	8006a26 <vPortFree+0xa6>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8006992:	2308      	movs	r3, #8
 8006994:	425b      	negs	r3, r3
 8006996:	697a      	ldr	r2, [r7, #20]
 8006998:	4413      	add	r3, r2
 800699a:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800699c:	697b      	ldr	r3, [r7, #20]
 800699e:	613b      	str	r3, [r7, #16]

        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 80069a0:	693b      	ldr	r3, [r7, #16]
 80069a2:	685b      	ldr	r3, [r3, #4]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	db0a      	blt.n	80069be <vPortFree+0x3e>
        __asm volatile
 80069a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ac:	f383 8811 	msr	BASEPRI, r3
 80069b0:	f3bf 8f6f 	isb	sy
 80069b4:	f3bf 8f4f 	dsb	sy
 80069b8:	60fb      	str	r3, [r7, #12]
    }
 80069ba:	bf00      	nop
 80069bc:	e7fe      	b.n	80069bc <vPortFree+0x3c>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80069be:	693b      	ldr	r3, [r7, #16]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d00a      	beq.n	80069dc <vPortFree+0x5c>
        __asm volatile
 80069c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80069ca:	f383 8811 	msr	BASEPRI, r3
 80069ce:	f3bf 8f6f 	isb	sy
 80069d2:	f3bf 8f4f 	dsb	sy
 80069d6:	60bb      	str	r3, [r7, #8]
    }
 80069d8:	bf00      	nop
 80069da:	e7fe      	b.n	80069da <vPortFree+0x5a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	685b      	ldr	r3, [r3, #4]
 80069e0:	0fdb      	lsrs	r3, r3, #31
 80069e2:	f003 0301 	and.w	r3, r3, #1
 80069e6:	b2db      	uxtb	r3, r3
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d01c      	beq.n	8006a26 <vPortFree+0xa6>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d118      	bne.n	8006a26 <vPortFree+0xa6>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	685b      	ldr	r3, [r3, #4]
 80069f8:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80069fc:	693b      	ldr	r3, [r7, #16]
 80069fe:	605a      	str	r2, [r3, #4]
                {
                    ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                }
                #endif

                vTaskSuspendAll();
 8006a00:	f7fe fad8 	bl	8004fb4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006a04:	693b      	ldr	r3, [r7, #16]
 8006a06:	685a      	ldr	r2, [r3, #4]
 8006a08:	4b09      	ldr	r3, [pc, #36]	; (8006a30 <vPortFree+0xb0>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	4413      	add	r3, r2
 8006a0e:	4a08      	ldr	r2, [pc, #32]	; (8006a30 <vPortFree+0xb0>)
 8006a10:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006a12:	6938      	ldr	r0, [r7, #16]
 8006a14:	f000 f86c 	bl	8006af0 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006a18:	4b06      	ldr	r3, [pc, #24]	; (8006a34 <vPortFree+0xb4>)
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	3301      	adds	r3, #1
 8006a1e:	4a05      	ldr	r2, [pc, #20]	; (8006a34 <vPortFree+0xb4>)
 8006a20:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8006a22:	f7fe fad5 	bl	8004fd0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8006a26:	bf00      	nop
 8006a28:	3718      	adds	r7, #24
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}
 8006a2e:	bf00      	nop
 8006a30:	2001e26c 	.word	0x2001e26c
 8006a34:	2001e278 	.word	0x2001e278

08006a38 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b085      	sub	sp, #20
 8006a3c:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    portPOINTER_SIZE_TYPE uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006a3e:	f44f 33f0 	mov.w	r3, #122880	; 0x1e000
 8006a42:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8006a44:	4b25      	ldr	r3, [pc, #148]	; (8006adc <prvHeapInit+0xa4>)
 8006a46:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	f003 0307 	and.w	r3, r3, #7
 8006a4e:	2b00      	cmp	r3, #0
 8006a50:	d00c      	beq.n	8006a6c <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	3307      	adds	r3, #7
 8006a56:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	f023 0307 	bic.w	r3, r3, #7
 8006a5e:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( portPOINTER_SIZE_TYPE ) ucHeap;
 8006a60:	68ba      	ldr	r2, [r7, #8]
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	1ad3      	subs	r3, r2, r3
 8006a66:	4a1d      	ldr	r2, [pc, #116]	; (8006adc <prvHeapInit+0xa4>)
 8006a68:	4413      	add	r3, r2
 8006a6a:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006a70:	4a1b      	ldr	r2, [pc, #108]	; (8006ae0 <prvHeapInit+0xa8>)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8006a76:	4b1a      	ldr	r3, [pc, #104]	; (8006ae0 <prvHeapInit+0xa8>)
 8006a78:	2200      	movs	r2, #0
 8006a7a:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( portPOINTER_SIZE_TYPE ) pucAlignedHeap ) + xTotalHeapSize;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	68ba      	ldr	r2, [r7, #8]
 8006a80:	4413      	add	r3, r2
 8006a82:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 8006a84:	2208      	movs	r2, #8
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	1a9b      	subs	r3, r3, r2
 8006a8a:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	f023 0307 	bic.w	r3, r3, #7
 8006a92:	60fb      	str	r3, [r7, #12]
    pxEnd = ( BlockLink_t * ) uxAddress;
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	4a13      	ldr	r2, [pc, #76]	; (8006ae4 <prvHeapInit+0xac>)
 8006a98:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8006a9a:	4b12      	ldr	r3, [pc, #72]	; (8006ae4 <prvHeapInit+0xac>)
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	2200      	movs	r2, #0
 8006aa0:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 8006aa2:	4b10      	ldr	r3, [pc, #64]	; (8006ae4 <prvHeapInit+0xac>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) pucAlignedHeap;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	68fa      	ldr	r2, [r7, #12]
 8006ab2:	1ad2      	subs	r2, r2, r3
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006ab8:	4b0a      	ldr	r3, [pc, #40]	; (8006ae4 <prvHeapInit+0xac>)
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	4a08      	ldr	r2, [pc, #32]	; (8006ae8 <prvHeapInit+0xb0>)
 8006ac6:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006ac8:	683b      	ldr	r3, [r7, #0]
 8006aca:	685b      	ldr	r3, [r3, #4]
 8006acc:	4a07      	ldr	r2, [pc, #28]	; (8006aec <prvHeapInit+0xb4>)
 8006ace:	6013      	str	r3, [r2, #0]
}
 8006ad0:	bf00      	nop
 8006ad2:	3714      	adds	r7, #20
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ada:	4770      	bx	lr
 8006adc:	20000260 	.word	0x20000260
 8006ae0:	2001e260 	.word	0x2001e260
 8006ae4:	2001e268 	.word	0x2001e268
 8006ae8:	2001e270 	.word	0x2001e270
 8006aec:	2001e26c 	.word	0x2001e26c

08006af0 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006af8:	4b28      	ldr	r3, [pc, #160]	; (8006b9c <prvInsertBlockIntoFreeList+0xac>)
 8006afa:	60fb      	str	r3, [r7, #12]
 8006afc:	e002      	b.n	8006b04 <prvInsertBlockIntoFreeList+0x14>
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	60fb      	str	r3, [r7, #12]
 8006b04:	68fb      	ldr	r3, [r7, #12]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	687a      	ldr	r2, [r7, #4]
 8006b0a:	429a      	cmp	r2, r3
 8006b0c:	d8f7      	bhi.n	8006afe <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	68ba      	ldr	r2, [r7, #8]
 8006b18:	4413      	add	r3, r2
 8006b1a:	687a      	ldr	r2, [r7, #4]
 8006b1c:	429a      	cmp	r2, r3
 8006b1e:	d108      	bne.n	8006b32 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	685a      	ldr	r2, [r3, #4]
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	685b      	ldr	r3, [r3, #4]
 8006b28:	441a      	add	r2, r3
 8006b2a:	68fb      	ldr	r3, [r7, #12]
 8006b2c:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	685b      	ldr	r3, [r3, #4]
 8006b3a:	68ba      	ldr	r2, [r7, #8]
 8006b3c:	441a      	add	r2, r3
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	429a      	cmp	r2, r3
 8006b44:	d118      	bne.n	8006b78 <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	4b15      	ldr	r3, [pc, #84]	; (8006ba0 <prvInsertBlockIntoFreeList+0xb0>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	d00d      	beq.n	8006b6e <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	685a      	ldr	r2, [r3, #4]
 8006b56:	68fb      	ldr	r3, [r7, #12]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	441a      	add	r2, r3
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	681a      	ldr	r2, [r3, #0]
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	601a      	str	r2, [r3, #0]
 8006b6c:	e008      	b.n	8006b80 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006b6e:	4b0c      	ldr	r3, [pc, #48]	; (8006ba0 <prvInsertBlockIntoFreeList+0xb0>)
 8006b70:	681a      	ldr	r2, [r3, #0]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	601a      	str	r2, [r3, #0]
 8006b76:	e003      	b.n	8006b80 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006b78:	68fb      	ldr	r3, [r7, #12]
 8006b7a:	681a      	ldr	r2, [r3, #0]
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d002      	beq.n	8006b8e <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	687a      	ldr	r2, [r7, #4]
 8006b8c:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006b8e:	bf00      	nop
 8006b90:	3714      	adds	r7, #20
 8006b92:	46bd      	mov	sp, r7
 8006b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b98:	4770      	bx	lr
 8006b9a:	bf00      	nop
 8006b9c:	2001e260 	.word	0x2001e260
 8006ba0:	2001e268 	.word	0x2001e268

08006ba4 <memset>:
 8006ba4:	4402      	add	r2, r0
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	4293      	cmp	r3, r2
 8006baa:	d100      	bne.n	8006bae <memset+0xa>
 8006bac:	4770      	bx	lr
 8006bae:	f803 1b01 	strb.w	r1, [r3], #1
 8006bb2:	e7f9      	b.n	8006ba8 <memset+0x4>

08006bb4 <__libc_init_array>:
 8006bb4:	b570      	push	{r4, r5, r6, lr}
 8006bb6:	4d0d      	ldr	r5, [pc, #52]	; (8006bec <__libc_init_array+0x38>)
 8006bb8:	4c0d      	ldr	r4, [pc, #52]	; (8006bf0 <__libc_init_array+0x3c>)
 8006bba:	1b64      	subs	r4, r4, r5
 8006bbc:	10a4      	asrs	r4, r4, #2
 8006bbe:	2600      	movs	r6, #0
 8006bc0:	42a6      	cmp	r6, r4
 8006bc2:	d109      	bne.n	8006bd8 <__libc_init_array+0x24>
 8006bc4:	4d0b      	ldr	r5, [pc, #44]	; (8006bf4 <__libc_init_array+0x40>)
 8006bc6:	4c0c      	ldr	r4, [pc, #48]	; (8006bf8 <__libc_init_array+0x44>)
 8006bc8:	f000 f826 	bl	8006c18 <_init>
 8006bcc:	1b64      	subs	r4, r4, r5
 8006bce:	10a4      	asrs	r4, r4, #2
 8006bd0:	2600      	movs	r6, #0
 8006bd2:	42a6      	cmp	r6, r4
 8006bd4:	d105      	bne.n	8006be2 <__libc_init_array+0x2e>
 8006bd6:	bd70      	pop	{r4, r5, r6, pc}
 8006bd8:	f855 3b04 	ldr.w	r3, [r5], #4
 8006bdc:	4798      	blx	r3
 8006bde:	3601      	adds	r6, #1
 8006be0:	e7ee      	b.n	8006bc0 <__libc_init_array+0xc>
 8006be2:	f855 3b04 	ldr.w	r3, [r5], #4
 8006be6:	4798      	blx	r3
 8006be8:	3601      	adds	r6, #1
 8006bea:	e7f2      	b.n	8006bd2 <__libc_init_array+0x1e>
 8006bec:	08006d9c 	.word	0x08006d9c
 8006bf0:	08006d9c 	.word	0x08006d9c
 8006bf4:	08006d9c 	.word	0x08006d9c
 8006bf8:	08006da0 	.word	0x08006da0

08006bfc <memcpy>:
 8006bfc:	440a      	add	r2, r1
 8006bfe:	4291      	cmp	r1, r2
 8006c00:	f100 33ff 	add.w	r3, r0, #4294967295
 8006c04:	d100      	bne.n	8006c08 <memcpy+0xc>
 8006c06:	4770      	bx	lr
 8006c08:	b510      	push	{r4, lr}
 8006c0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c0e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006c12:	4291      	cmp	r1, r2
 8006c14:	d1f9      	bne.n	8006c0a <memcpy+0xe>
 8006c16:	bd10      	pop	{r4, pc}

08006c18 <_init>:
 8006c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c1a:	bf00      	nop
 8006c1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c1e:	bc08      	pop	{r3}
 8006c20:	469e      	mov	lr, r3
 8006c22:	4770      	bx	lr

08006c24 <_fini>:
 8006c24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006c26:	bf00      	nop
 8006c28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006c2a:	bc08      	pop	{r3}
 8006c2c:	469e      	mov	lr, r3
 8006c2e:	4770      	bx	lr
