in_source: |
  section_data
  max_limit . 1000  ; Лимит для проверки чисел (1000)
  zero . 0          ; Константа для нуля
  three . 3         ; Константа для числа 3
  five . 5          ; Константа для числа 5
  one . 1

  section_program
    ; Инициализация
    LD zero R6    ; R6 = 0 (счетчик)
    LD zero R7    ; R7 = 0 (сумма кратных 3 или 5)
    LD one R1
    LD max_limit R9; R9 = 1000
    LD three R8; R8 = 3
    LD five R15; R15 = 5
  check_loop:
    ADD R6 R1 R6          ; Увеличить счетчик на 1: R6 = R6 + 1
    SUB R9 R6 R10         ; R10 = max_limit - R6
    JZ end_program        ; Если R6 >= 1000, закончить
    ; Проверить кратность числа 3
    MOD R6 R8 R11         ; R11 = R6 % 3
    JZ is_divisible       ; Если R6 делится на 3, перейти к добавлению
    ; Проверить кратность числа 5
    MOD R6 R15 R11         ; R11 = R6 % 5
    JZ is_divisible       ; Если R6 делится на 5, перейти к добавлению
  next_number:
    JUMP check_loop       ; Перейти к следующему числу
  is_divisible:
    ; Добавить число к сумме
    ADD R7 R6 R7          ; R7 += R6
    JUMP next_number      ; Перейти к следующему числу
  end_program:
    OUT R7         ; Вывести сумму кратных чисел
    HLT                   ; Остановить программу


in_stdin: ""
out_code: |
  Instruction counter: 0, LD ['zero', 'R6']
  Instruction counter: 1, LD ['zero', 'R7']
  Instruction counter: 2, LD ['one', 'R1']
  Instruction counter: 3, LD ['max_limit', 'R9']
  Instruction counter: 4, LD ['three', 'R8']
  Instruction counter: 5, LD ['five', 'R15']
  Instruction counter: 6, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8, JZ [16]
  Instruction counter: 9, MOD ['R6', 'R8', 'R11']
  Instruction counter: 10, JZ [14]
  Instruction counter: 11, MOD ['R6', 'R15', 'R11']
  Instruction counter: 12, JZ [14]
  Instruction counter: 13, JUMP [6]
  Instruction counter: 14, ADD ['R6', 'R1', 'R6']
  Instruction counter: 15, SUB ['R9', 'R6', 'R10']
  Instruction counter: 16, JZ [16]
  Instruction counter: 17, MOD ['R6', 'R8', 'R11']
  Instruction counter: 18, JZ [14]
  Instruction counter: 19, MOD ['R6', 'R15', 'R11']
  Instruction counter: 20, JZ [14]
  Instruction counter: 21, JUMP [6]
  Instruction counter: 22, ADD ['R6', 'R1', 'R6']
  Instruction counter: 23, SUB ['R9', 'R6', 'R10']
  Instruction counter: 24, JZ [16]
  Instruction counter: 25, MOD ['R6', 'R8', 'R11']
  Instruction counter: 26, JZ [14]
  Instruction counter: 27, ADD ['R7', 'R6', 'R7']
  Instruction counter: 28, JUMP [13]
  Instruction counter: 29, JUMP [6]
  Instruction counter: 30, ADD ['R6', 'R1', 'R6']
  Instruction counter: 31, SUB ['R9', 'R6', 'R10']
  Instruction counter: 32, JZ [16]
  Instruction counter: 33, MOD ['R6', 'R8', 'R11']
  Instruction counter: 34, JZ [14]
  Instruction counter: 35, MOD ['R6', 'R15', 'R11']
  Instruction counter: 36, JZ [14]
  Instruction counter: 37, JUMP [6]
  Instruction counter: 38, ADD ['R6', 'R1', 'R6']
  Instruction counter: 39, SUB ['R9', 'R6', 'R10']
  Instruction counter: 40, JZ [16]
  Instruction counter: 41, MOD ['R6', 'R8', 'R11']
  Instruction counter: 42, JZ [14]
  Instruction counter: 43, MOD ['R6', 'R15', 'R11']
  Instruction counter: 44, JZ [14]
  Instruction counter: 45, ADD ['R7', 'R6', 'R7']
  Instruction counter: 46, JUMP [13]
  Instruction counter: 47, JUMP [6]
  Instruction counter: 48, ADD ['R6', 'R1', 'R6']
  Instruction counter: 49, SUB ['R9', 'R6', 'R10']
  Instruction counter: 50, JZ [16]
  Instruction counter: 51, MOD ['R6', 'R8', 'R11']
  Instruction counter: 52, JZ [14]
  Instruction counter: 53, ADD ['R7', 'R6', 'R7']
  Instruction counter: 54, JUMP [13]
  Instruction counter: 55, JUMP [6]
  Instruction counter: 56, ADD ['R6', 'R1', 'R6']
  Instruction counter: 57, SUB ['R9', 'R6', 'R10']
  Instruction counter: 58, JZ [16]
  Instruction counter: 59, MOD ['R6', 'R8', 'R11']
  Instruction counter: 60, JZ [14]
  Instruction counter: 61, MOD ['R6', 'R15', 'R11']
  Instruction counter: 62, JZ [14]
  Instruction counter: 63, JUMP [6]
  Instruction counter: 64, ADD ['R6', 'R1', 'R6']
  Instruction counter: 65, SUB ['R9', 'R6', 'R10']
  Instruction counter: 66, JZ [16]
  Instruction counter: 67, MOD ['R6', 'R8', 'R11']
  Instruction counter: 68, JZ [14]
  Instruction counter: 69, MOD ['R6', 'R15', 'R11']
  Instruction counter: 70, JZ [14]
  Instruction counter: 71, JUMP [6]
  Instruction counter: 72, ADD ['R6', 'R1', 'R6']
  Instruction counter: 73, SUB ['R9', 'R6', 'R10']
  Instruction counter: 74, JZ [16]
  Instruction counter: 75, MOD ['R6', 'R8', 'R11']
  Instruction counter: 76, JZ [14]
  Instruction counter: 77, ADD ['R7', 'R6', 'R7']
  Instruction counter: 78, JUMP [13]
  Instruction counter: 79, JUMP [6]
  Instruction counter: 80, ADD ['R6', 'R1', 'R6']
  Instruction counter: 81, SUB ['R9', 'R6', 'R10']
  Instruction counter: 82, JZ [16]
  Instruction counter: 83, MOD ['R6', 'R8', 'R11']
  Instruction counter: 84, JZ [14]
  Instruction counter: 85, MOD ['R6', 'R15', 'R11']
  Instruction counter: 86, JZ [14]
  Instruction counter: 87, ADD ['R7', 'R6', 'R7']
  Instruction counter: 88, JUMP [13]
  Instruction counter: 89, JUMP [6]
  Instruction counter: 90, ADD ['R6', 'R1', 'R6']
  Instruction counter: 91, SUB ['R9', 'R6', 'R10']
  Instruction counter: 92, JZ [16]
  Instruction counter: 93, MOD ['R6', 'R8', 'R11']
  Instruction counter: 94, JZ [14]
  Instruction counter: 95, MOD ['R6', 'R15', 'R11']
  Instruction counter: 96, JZ [14]
  Instruction counter: 97, JUMP [6]
  Instruction counter: 98, ADD ['R6', 'R1', 'R6']
  Instruction counter: 99, SUB ['R9', 'R6', 'R10']
  Instruction counter: 100, JZ [16]
  Instruction counter: 101, MOD ['R6', 'R8', 'R11']
  Instruction counter: 102, JZ [14]
  Instruction counter: 103, ADD ['R7', 'R6', 'R7']
  Instruction counter: 104, JUMP [13]
  Instruction counter: 105, JUMP [6]
  Instruction counter: 106, ADD ['R6', 'R1', 'R6']
  Instruction counter: 107, SUB ['R9', 'R6', 'R10']
  Instruction counter: 108, JZ [16]
  Instruction counter: 109, MOD ['R6', 'R8', 'R11']
  Instruction counter: 110, JZ [14]
  Instruction counter: 111, MOD ['R6', 'R15', 'R11']
  Instruction counter: 112, JZ [14]
  Instruction counter: 113, JUMP [6]
  Instruction counter: 114, ADD ['R6', 'R1', 'R6']
  Instruction counter: 115, SUB ['R9', 'R6', 'R10']
  Instruction counter: 116, JZ [16]
  Instruction counter: 117, MOD ['R6', 'R8', 'R11']
  Instruction counter: 118, JZ [14]
  Instruction counter: 119, MOD ['R6', 'R15', 'R11']
  Instruction counter: 120, JZ [14]
  Instruction counter: 121, JUMP [6]
  Instruction counter: 122, ADD ['R6', 'R1', 'R6']
  Instruction counter: 123, SUB ['R9', 'R6', 'R10']
  Instruction counter: 124, JZ [16]
  Instruction counter: 125, MOD ['R6', 'R8', 'R11']
  Instruction counter: 126, JZ [14]
  Instruction counter: 127, ADD ['R7', 'R6', 'R7']
  Instruction counter: 128, JUMP [13]
  Instruction counter: 129, JUMP [6]
  Instruction counter: 130, ADD ['R6', 'R1', 'R6']
  Instruction counter: 131, SUB ['R9', 'R6', 'R10']
  Instruction counter: 132, JZ [16]
  Instruction counter: 133, MOD ['R6', 'R8', 'R11']
  Instruction counter: 134, JZ [14]
  Instruction counter: 135, MOD ['R6', 'R15', 'R11']
  Instruction counter: 136, JZ [14]
  Instruction counter: 137, JUMP [6]
  Instruction counter: 138, ADD ['R6', 'R1', 'R6']
  Instruction counter: 139, SUB ['R9', 'R6', 'R10']
  Instruction counter: 140, JZ [16]
  Instruction counter: 141, MOD ['R6', 'R8', 'R11']
  Instruction counter: 142, JZ [14]
  Instruction counter: 143, MOD ['R6', 'R15', 'R11']
  Instruction counter: 144, JZ [14]
  Instruction counter: 145, JUMP [6]
  Instruction counter: 146, ADD ['R6', 'R1', 'R6']
  Instruction counter: 147, SUB ['R9', 'R6', 'R10']
  Instruction counter: 148, JZ [16]
  Instruction counter: 149, MOD ['R6', 'R8', 'R11']
  Instruction counter: 150, JZ [14]
  Instruction counter: 151, ADD ['R7', 'R6', 'R7']
  Instruction counter: 152, JUMP [13]
  Instruction counter: 153, JUMP [6]
  Instruction counter: 154, ADD ['R6', 'R1', 'R6']
  Instruction counter: 155, SUB ['R9', 'R6', 'R10']
  Instruction counter: 156, JZ [16]
  Instruction counter: 157, MOD ['R6', 'R8', 'R11']
  Instruction counter: 158, JZ [14]
  Instruction counter: 159, MOD ['R6', 'R15', 'R11']
  Instruction counter: 160, JZ [14]
  Instruction counter: 161, JUMP [6]
  Instruction counter: 162, ADD ['R6', 'R1', 'R6']
  Instruction counter: 163, SUB ['R9', 'R6', 'R10']
  Instruction counter: 164, JZ [16]
  Instruction counter: 165, MOD ['R6', 'R8', 'R11']
  Instruction counter: 166, JZ [14]
  Instruction counter: 167, MOD ['R6', 'R15', 'R11']
  Instruction counter: 168, JZ [14]
  Instruction counter: 169, ADD ['R7', 'R6', 'R7']
  Instruction counter: 170, JUMP [13]
  Instruction counter: 171, JUMP [6]
  Instruction counter: 172, ADD ['R6', 'R1', 'R6']
  Instruction counter: 173, SUB ['R9', 'R6', 'R10']
  Instruction counter: 174, JZ [16]
  Instruction counter: 175, MOD ['R6', 'R8', 'R11']
  Instruction counter: 176, JZ [14]
  Instruction counter: 177, ADD ['R7', 'R6', 'R7']
  Instruction counter: 178, JUMP [13]
  Instruction counter: 179, JUMP [6]
  Instruction counter: 180, ADD ['R6', 'R1', 'R6']
  Instruction counter: 181, SUB ['R9', 'R6', 'R10']
  Instruction counter: 182, JZ [16]
  Instruction counter: 183, MOD ['R6', 'R8', 'R11']
  Instruction counter: 184, JZ [14]
  Instruction counter: 185, MOD ['R6', 'R15', 'R11']
  Instruction counter: 186, JZ [14]
  Instruction counter: 187, JUMP [6]
  Instruction counter: 188, ADD ['R6', 'R1', 'R6']
  Instruction counter: 189, SUB ['R9', 'R6', 'R10']
  Instruction counter: 190, JZ [16]
  Instruction counter: 191, MOD ['R6', 'R8', 'R11']
  Instruction counter: 192, JZ [14]
  Instruction counter: 193, MOD ['R6', 'R15', 'R11']
  Instruction counter: 194, JZ [14]
  Instruction counter: 195, JUMP [6]
  Instruction counter: 196, ADD ['R6', 'R1', 'R6']
  Instruction counter: 197, SUB ['R9', 'R6', 'R10']
  Instruction counter: 198, JZ [16]
  Instruction counter: 199, MOD ['R6', 'R8', 'R11']
  Instruction counter: 200, JZ [14]
  Instruction counter: 201, ADD ['R7', 'R6', 'R7']
  Instruction counter: 202, JUMP [13]
  Instruction counter: 203, JUMP [6]
  Instruction counter: 204, ADD ['R6', 'R1', 'R6']
  Instruction counter: 205, SUB ['R9', 'R6', 'R10']
  Instruction counter: 206, JZ [16]
  Instruction counter: 207, MOD ['R6', 'R8', 'R11']
  Instruction counter: 208, JZ [14]
  Instruction counter: 209, MOD ['R6', 'R15', 'R11']
  Instruction counter: 210, JZ [14]
  Instruction counter: 211, ADD ['R7', 'R6', 'R7']
  Instruction counter: 212, JUMP [13]
  Instruction counter: 213, JUMP [6]
  Instruction counter: 214, ADD ['R6', 'R1', 'R6']
  Instruction counter: 215, SUB ['R9', 'R6', 'R10']
  Instruction counter: 216, JZ [16]
  Instruction counter: 217, MOD ['R6', 'R8', 'R11']
  Instruction counter: 218, JZ [14]
  Instruction counter: 219, MOD ['R6', 'R15', 'R11']
  Instruction counter: 220, JZ [14]
  Instruction counter: 221, JUMP [6]
  Instruction counter: 222, ADD ['R6', 'R1', 'R6']
  Instruction counter: 223, SUB ['R9', 'R6', 'R10']
  Instruction counter: 224, JZ [16]
  Instruction counter: 225, MOD ['R6', 'R8', 'R11']
  Instruction counter: 226, JZ [14]
  Instruction counter: 227, ADD ['R7', 'R6', 'R7']
  Instruction counter: 228, JUMP [13]
  Instruction counter: 229, JUMP [6]
  Instruction counter: 230, ADD ['R6', 'R1', 'R6']
  Instruction counter: 231, SUB ['R9', 'R6', 'R10']
  Instruction counter: 232, JZ [16]
  Instruction counter: 233, MOD ['R6', 'R8', 'R11']
  Instruction counter: 234, JZ [14]
  Instruction counter: 235, MOD ['R6', 'R15', 'R11']
  Instruction counter: 236, JZ [14]
  Instruction counter: 237, JUMP [6]
  Instruction counter: 238, ADD ['R6', 'R1', 'R6']
  Instruction counter: 239, SUB ['R9', 'R6', 'R10']
  Instruction counter: 240, JZ [16]
  Instruction counter: 241, MOD ['R6', 'R8', 'R11']
  Instruction counter: 242, JZ [14]
  Instruction counter: 243, MOD ['R6', 'R15', 'R11']
  Instruction counter: 244, JZ [14]
  Instruction counter: 245, JUMP [6]
  Instruction counter: 246, ADD ['R6', 'R1', 'R6']
  Instruction counter: 247, SUB ['R9', 'R6', 'R10']
  Instruction counter: 248, JZ [16]
  Instruction counter: 249, MOD ['R6', 'R8', 'R11']
  Instruction counter: 250, JZ [14]
  Instruction counter: 251, ADD ['R7', 'R6', 'R7']
  Instruction counter: 252, JUMP [13]
  Instruction counter: 253, JUMP [6]
  Instruction counter: 254, ADD ['R6', 'R1', 'R6']
  Instruction counter: 255, SUB ['R9', 'R6', 'R10']
  Instruction counter: 256, JZ [16]
  Instruction counter: 257, MOD ['R6', 'R8', 'R11']
  Instruction counter: 258, JZ [14]
  Instruction counter: 259, MOD ['R6', 'R15', 'R11']
  Instruction counter: 260, JZ [14]
  Instruction counter: 261, JUMP [6]
  Instruction counter: 262, ADD ['R6', 'R1', 'R6']
  Instruction counter: 263, SUB ['R9', 'R6', 'R10']
  Instruction counter: 264, JZ [16]
  Instruction counter: 265, MOD ['R6', 'R8', 'R11']
  Instruction counter: 266, JZ [14]
  Instruction counter: 267, MOD ['R6', 'R15', 'R11']
  Instruction counter: 268, JZ [14]
  Instruction counter: 269, JUMP [6]
  Instruction counter: 270, ADD ['R6', 'R1', 'R6']
  Instruction counter: 271, SUB ['R9', 'R6', 'R10']
  Instruction counter: 272, JZ [16]
  Instruction counter: 273, MOD ['R6', 'R8', 'R11']
  Instruction counter: 274, JZ [14]
  Instruction counter: 275, ADD ['R7', 'R6', 'R7']
  Instruction counter: 276, JUMP [13]
  Instruction counter: 277, JUMP [6]
  Instruction counter: 278, ADD ['R6', 'R1', 'R6']
  Instruction counter: 279, SUB ['R9', 'R6', 'R10']
  Instruction counter: 280, JZ [16]
  Instruction counter: 281, MOD ['R6', 'R8', 'R11']
  Instruction counter: 282, JZ [14]
  Instruction counter: 283, MOD ['R6', 'R15', 'R11']
  Instruction counter: 284, JZ [14]
  Instruction counter: 285, JUMP [6]
  Instruction counter: 286, ADD ['R6', 'R1', 'R6']
  Instruction counter: 287, SUB ['R9', 'R6', 'R10']
  Instruction counter: 288, JZ [16]
  Instruction counter: 289, MOD ['R6', 'R8', 'R11']
  Instruction counter: 290, JZ [14]
  Instruction counter: 291, MOD ['R6', 'R15', 'R11']
  Instruction counter: 292, JZ [14]
  Instruction counter: 293, ADD ['R7', 'R6', 'R7']
  Instruction counter: 294, JUMP [13]
  Instruction counter: 295, JUMP [6]
  Instruction counter: 296, ADD ['R6', 'R1', 'R6']
  Instruction counter: 297, SUB ['R9', 'R6', 'R10']
  Instruction counter: 298, JZ [16]
  Instruction counter: 299, MOD ['R6', 'R8', 'R11']
  Instruction counter: 300, JZ [14]
  Instruction counter: 301, ADD ['R7', 'R6', 'R7']
  Instruction counter: 302, JUMP [13]
  Instruction counter: 303, JUMP [6]
  Instruction counter: 304, ADD ['R6', 'R1', 'R6']
  Instruction counter: 305, SUB ['R9', 'R6', 'R10']
  Instruction counter: 306, JZ [16]
  Instruction counter: 307, MOD ['R6', 'R8', 'R11']
  Instruction counter: 308, JZ [14]
  Instruction counter: 309, MOD ['R6', 'R15', 'R11']
  Instruction counter: 310, JZ [14]
  Instruction counter: 311, JUMP [6]
  Instruction counter: 312, ADD ['R6', 'R1', 'R6']
  Instruction counter: 313, SUB ['R9', 'R6', 'R10']
  Instruction counter: 314, JZ [16]
  Instruction counter: 315, MOD ['R6', 'R8', 'R11']
  Instruction counter: 316, JZ [14]
  Instruction counter: 317, MOD ['R6', 'R15', 'R11']
  Instruction counter: 318, JZ [14]
  Instruction counter: 319, JUMP [6]
  Instruction counter: 320, ADD ['R6', 'R1', 'R6']
  Instruction counter: 321, SUB ['R9', 'R6', 'R10']
  Instruction counter: 322, JZ [16]
  Instruction counter: 323, MOD ['R6', 'R8', 'R11']
  Instruction counter: 324, JZ [14]
  Instruction counter: 325, ADD ['R7', 'R6', 'R7']
  Instruction counter: 326, JUMP [13]
  Instruction counter: 327, JUMP [6]
  Instruction counter: 328, ADD ['R6', 'R1', 'R6']
  Instruction counter: 329, SUB ['R9', 'R6', 'R10']
  Instruction counter: 330, JZ [16]
  Instruction counter: 331, MOD ['R6', 'R8', 'R11']
  Instruction counter: 332, JZ [14]
  Instruction counter: 333, MOD ['R6', 'R15', 'R11']
  Instruction counter: 334, JZ [14]
  Instruction counter: 335, ADD ['R7', 'R6', 'R7']
  Instruction counter: 336, JUMP [13]
  Instruction counter: 337, JUMP [6]
  Instruction counter: 338, ADD ['R6', 'R1', 'R6']
  Instruction counter: 339, SUB ['R9', 'R6', 'R10']
  Instruction counter: 340, JZ [16]
  Instruction counter: 341, MOD ['R6', 'R8', 'R11']
  Instruction counter: 342, JZ [14]
  Instruction counter: 343, MOD ['R6', 'R15', 'R11']
  Instruction counter: 344, JZ [14]
  Instruction counter: 345, JUMP [6]
  Instruction counter: 346, ADD ['R6', 'R1', 'R6']
  Instruction counter: 347, SUB ['R9', 'R6', 'R10']
  Instruction counter: 348, JZ [16]
  Instruction counter: 349, MOD ['R6', 'R8', 'R11']
  Instruction counter: 350, JZ [14]
  Instruction counter: 351, ADD ['R7', 'R6', 'R7']
  Instruction counter: 352, JUMP [13]
  Instruction counter: 353, JUMP [6]
  Instruction counter: 354, ADD ['R6', 'R1', 'R6']
  Instruction counter: 355, SUB ['R9', 'R6', 'R10']
  Instruction counter: 356, JZ [16]
  Instruction counter: 357, MOD ['R6', 'R8', 'R11']
  Instruction counter: 358, JZ [14]
  Instruction counter: 359, MOD ['R6', 'R15', 'R11']
  Instruction counter: 360, JZ [14]
  Instruction counter: 361, JUMP [6]
  Instruction counter: 362, ADD ['R6', 'R1', 'R6']
  Instruction counter: 363, SUB ['R9', 'R6', 'R10']
  Instruction counter: 364, JZ [16]
  Instruction counter: 365, MOD ['R6', 'R8', 'R11']
  Instruction counter: 366, JZ [14]
  Instruction counter: 367, MOD ['R6', 'R15', 'R11']
  Instruction counter: 368, JZ [14]
  Instruction counter: 369, JUMP [6]
  Instruction counter: 370, ADD ['R6', 'R1', 'R6']
  Instruction counter: 371, SUB ['R9', 'R6', 'R10']
  Instruction counter: 372, JZ [16]
  Instruction counter: 373, MOD ['R6', 'R8', 'R11']
  Instruction counter: 374, JZ [14]
  Instruction counter: 375, ADD ['R7', 'R6', 'R7']
  Instruction counter: 376, JUMP [13]
  Instruction counter: 377, JUMP [6]
  Instruction counter: 378, ADD ['R6', 'R1', 'R6']
  Instruction counter: 379, SUB ['R9', 'R6', 'R10']
  Instruction counter: 380, JZ [16]
  Instruction counter: 381, MOD ['R6', 'R8', 'R11']
  Instruction counter: 382, JZ [14]
  Instruction counter: 383, MOD ['R6', 'R15', 'R11']
  Instruction counter: 384, JZ [14]
  Instruction counter: 385, JUMP [6]
  Instruction counter: 386, ADD ['R6', 'R1', 'R6']
  Instruction counter: 387, SUB ['R9', 'R6', 'R10']
  Instruction counter: 388, JZ [16]
  Instruction counter: 389, MOD ['R6', 'R8', 'R11']
  Instruction counter: 390, JZ [14]
  Instruction counter: 391, MOD ['R6', 'R15', 'R11']
  Instruction counter: 392, JZ [14]
  Instruction counter: 393, JUMP [6]
  Instruction counter: 394, ADD ['R6', 'R1', 'R6']
  Instruction counter: 395, SUB ['R9', 'R6', 'R10']
  Instruction counter: 396, JZ [16]
  Instruction counter: 397, MOD ['R6', 'R8', 'R11']
  Instruction counter: 398, JZ [14]
  Instruction counter: 399, ADD ['R7', 'R6', 'R7']
  Instruction counter: 400, JUMP [13]
  Instruction counter: 401, JUMP [6]
  Instruction counter: 402, ADD ['R6', 'R1', 'R6']
  Instruction counter: 403, SUB ['R9', 'R6', 'R10']
  Instruction counter: 404, JZ [16]
  Instruction counter: 405, MOD ['R6', 'R8', 'R11']
  Instruction counter: 406, JZ [14]
  Instruction counter: 407, MOD ['R6', 'R15', 'R11']
  Instruction counter: 408, JZ [14]
  Instruction counter: 409, JUMP [6]
  Instruction counter: 410, ADD ['R6', 'R1', 'R6']
  Instruction counter: 411, SUB ['R9', 'R6', 'R10']
  Instruction counter: 412, JZ [16]
  Instruction counter: 413, MOD ['R6', 'R8', 'R11']
  Instruction counter: 414, JZ [14]
  Instruction counter: 415, MOD ['R6', 'R15', 'R11']
  Instruction counter: 416, JZ [14]
  Instruction counter: 417, ADD ['R7', 'R6', 'R7']
  Instruction counter: 418, JUMP [13]
  Instruction counter: 419, JUMP [6]
  Instruction counter: 420, ADD ['R6', 'R1', 'R6']
  Instruction counter: 421, SUB ['R9', 'R6', 'R10']
  Instruction counter: 422, JZ [16]
  Instruction counter: 423, MOD ['R6', 'R8', 'R11']
  Instruction counter: 424, JZ [14]
  Instruction counter: 425, ADD ['R7', 'R6', 'R7']
  Instruction counter: 426, JUMP [13]
  Instruction counter: 427, JUMP [6]
  Instruction counter: 428, ADD ['R6', 'R1', 'R6']
  Instruction counter: 429, SUB ['R9', 'R6', 'R10']
  Instruction counter: 430, JZ [16]
  Instruction counter: 431, MOD ['R6', 'R8', 'R11']
  Instruction counter: 432, JZ [14]
  Instruction counter: 433, MOD ['R6', 'R15', 'R11']
  Instruction counter: 434, JZ [14]
  Instruction counter: 435, JUMP [6]
  Instruction counter: 436, ADD ['R6', 'R1', 'R6']
  Instruction counter: 437, SUB ['R9', 'R6', 'R10']
  Instruction counter: 438, JZ [16]
  Instruction counter: 439, MOD ['R6', 'R8', 'R11']
  Instruction counter: 440, JZ [14]
  Instruction counter: 441, MOD ['R6', 'R15', 'R11']
  Instruction counter: 442, JZ [14]
  Instruction counter: 443, JUMP [6]
  Instruction counter: 444, ADD ['R6', 'R1', 'R6']
  Instruction counter: 445, SUB ['R9', 'R6', 'R10']
  Instruction counter: 446, JZ [16]
  Instruction counter: 447, MOD ['R6', 'R8', 'R11']
  Instruction counter: 448, JZ [14]
  Instruction counter: 449, ADD ['R7', 'R6', 'R7']
  Instruction counter: 450, JUMP [13]
  Instruction counter: 451, JUMP [6]
  Instruction counter: 452, ADD ['R6', 'R1', 'R6']
  Instruction counter: 453, SUB ['R9', 'R6', 'R10']
  Instruction counter: 454, JZ [16]
  Instruction counter: 455, MOD ['R6', 'R8', 'R11']
  Instruction counter: 456, JZ [14]
  Instruction counter: 457, MOD ['R6', 'R15', 'R11']
  Instruction counter: 458, JZ [14]
  Instruction counter: 459, ADD ['R7', 'R6', 'R7']
  Instruction counter: 460, JUMP [13]
  Instruction counter: 461, JUMP [6]
  Instruction counter: 462, ADD ['R6', 'R1', 'R6']
  Instruction counter: 463, SUB ['R9', 'R6', 'R10']
  Instruction counter: 464, JZ [16]
  Instruction counter: 465, MOD ['R6', 'R8', 'R11']
  Instruction counter: 466, JZ [14]
  Instruction counter: 467, MOD ['R6', 'R15', 'R11']
  Instruction counter: 468, JZ [14]
  Instruction counter: 469, JUMP [6]
  Instruction counter: 470, ADD ['R6', 'R1', 'R6']
  Instruction counter: 471, SUB ['R9', 'R6', 'R10']
  Instruction counter: 472, JZ [16]
  Instruction counter: 473, MOD ['R6', 'R8', 'R11']
  Instruction counter: 474, JZ [14]
  Instruction counter: 475, ADD ['R7', 'R6', 'R7']
  Instruction counter: 476, JUMP [13]
  Instruction counter: 477, JUMP [6]
  Instruction counter: 478, ADD ['R6', 'R1', 'R6']
  Instruction counter: 479, SUB ['R9', 'R6', 'R10']
  Instruction counter: 480, JZ [16]
  Instruction counter: 481, MOD ['R6', 'R8', 'R11']
  Instruction counter: 482, JZ [14]
  Instruction counter: 483, MOD ['R6', 'R15', 'R11']
  Instruction counter: 484, JZ [14]
  Instruction counter: 485, JUMP [6]
  Instruction counter: 486, ADD ['R6', 'R1', 'R6']
  Instruction counter: 487, SUB ['R9', 'R6', 'R10']
  Instruction counter: 488, JZ [16]
  Instruction counter: 489, MOD ['R6', 'R8', 'R11']
  Instruction counter: 490, JZ [14]
  Instruction counter: 491, MOD ['R6', 'R15', 'R11']
  Instruction counter: 492, JZ [14]
  Instruction counter: 493, JUMP [6]
  Instruction counter: 494, ADD ['R6', 'R1', 'R6']
  Instruction counter: 495, SUB ['R9', 'R6', 'R10']
  Instruction counter: 496, JZ [16]
  Instruction counter: 497, MOD ['R6', 'R8', 'R11']
  Instruction counter: 498, JZ [14]
  Instruction counter: 499, ADD ['R7', 'R6', 'R7']
  Instruction counter: 500, JUMP [13]
  Instruction counter: 501, JUMP [6]
  Instruction counter: 502, ADD ['R6', 'R1', 'R6']
  Instruction counter: 503, SUB ['R9', 'R6', 'R10']
  Instruction counter: 504, JZ [16]
  Instruction counter: 505, MOD ['R6', 'R8', 'R11']
  Instruction counter: 506, JZ [14]
  Instruction counter: 507, MOD ['R6', 'R15', 'R11']
  Instruction counter: 508, JZ [14]
  Instruction counter: 509, JUMP [6]
  Instruction counter: 510, ADD ['R6', 'R1', 'R6']
  Instruction counter: 511, SUB ['R9', 'R6', 'R10']
  Instruction counter: 512, JZ [16]
  Instruction counter: 513, MOD ['R6', 'R8', 'R11']
  Instruction counter: 514, JZ [14]
  Instruction counter: 515, MOD ['R6', 'R15', 'R11']
  Instruction counter: 516, JZ [14]
  Instruction counter: 517, JUMP [6]
  Instruction counter: 518, ADD ['R6', 'R1', 'R6']
  Instruction counter: 519, SUB ['R9', 'R6', 'R10']
  Instruction counter: 520, JZ [16]
  Instruction counter: 521, MOD ['R6', 'R8', 'R11']
  Instruction counter: 522, JZ [14]
  Instruction counter: 523, ADD ['R7', 'R6', 'R7']
  Instruction counter: 524, JUMP [13]
  Instruction counter: 525, JUMP [6]
  Instruction counter: 526, ADD ['R6', 'R1', 'R6']
  Instruction counter: 527, SUB ['R9', 'R6', 'R10']
  Instruction counter: 528, JZ [16]
  Instruction counter: 529, MOD ['R6', 'R8', 'R11']
  Instruction counter: 530, JZ [14]
  Instruction counter: 531, MOD ['R6', 'R15', 'R11']
  Instruction counter: 532, JZ [14]
  Instruction counter: 533, JUMP [6]
  Instruction counter: 534, ADD ['R6', 'R1', 'R6']
  Instruction counter: 535, SUB ['R9', 'R6', 'R10']
  Instruction counter: 536, JZ [16]
  Instruction counter: 537, MOD ['R6', 'R8', 'R11']
  Instruction counter: 538, JZ [14]
  Instruction counter: 539, MOD ['R6', 'R15', 'R11']
  Instruction counter: 540, JZ [14]
  Instruction counter: 541, ADD ['R7', 'R6', 'R7']
  Instruction counter: 542, JUMP [13]
  Instruction counter: 543, JUMP [6]
  Instruction counter: 544, ADD ['R6', 'R1', 'R6']
  Instruction counter: 545, SUB ['R9', 'R6', 'R10']
  Instruction counter: 546, JZ [16]
  Instruction counter: 547, MOD ['R6', 'R8', 'R11']
  Instruction counter: 548, JZ [14]
  Instruction counter: 549, ADD ['R7', 'R6', 'R7']
  Instruction counter: 550, JUMP [13]
  Instruction counter: 551, JUMP [6]
  Instruction counter: 552, ADD ['R6', 'R1', 'R6']
  Instruction counter: 553, SUB ['R9', 'R6', 'R10']
  Instruction counter: 554, JZ [16]
  Instruction counter: 555, MOD ['R6', 'R8', 'R11']
  Instruction counter: 556, JZ [14]
  Instruction counter: 557, MOD ['R6', 'R15', 'R11']
  Instruction counter: 558, JZ [14]
  Instruction counter: 559, JUMP [6]
  Instruction counter: 560, ADD ['R6', 'R1', 'R6']
  Instruction counter: 561, SUB ['R9', 'R6', 'R10']
  Instruction counter: 562, JZ [16]
  Instruction counter: 563, MOD ['R6', 'R8', 'R11']
  Instruction counter: 564, JZ [14]
  Instruction counter: 565, MOD ['R6', 'R15', 'R11']
  Instruction counter: 566, JZ [14]
  Instruction counter: 567, JUMP [6]
  Instruction counter: 568, ADD ['R6', 'R1', 'R6']
  Instruction counter: 569, SUB ['R9', 'R6', 'R10']
  Instruction counter: 570, JZ [16]
  Instruction counter: 571, MOD ['R6', 'R8', 'R11']
  Instruction counter: 572, JZ [14]
  Instruction counter: 573, ADD ['R7', 'R6', 'R7']
  Instruction counter: 574, JUMP [13]
  Instruction counter: 575, JUMP [6]
  Instruction counter: 576, ADD ['R6', 'R1', 'R6']
  Instruction counter: 577, SUB ['R9', 'R6', 'R10']
  Instruction counter: 578, JZ [16]
  Instruction counter: 579, MOD ['R6', 'R8', 'R11']
  Instruction counter: 580, JZ [14]
  Instruction counter: 581, MOD ['R6', 'R15', 'R11']
  Instruction counter: 582, JZ [14]
  Instruction counter: 583, ADD ['R7', 'R6', 'R7']
  Instruction counter: 584, JUMP [13]
  Instruction counter: 585, JUMP [6]
  Instruction counter: 586, ADD ['R6', 'R1', 'R6']
  Instruction counter: 587, SUB ['R9', 'R6', 'R10']
  Instruction counter: 588, JZ [16]
  Instruction counter: 589, MOD ['R6', 'R8', 'R11']
  Instruction counter: 590, JZ [14]
  Instruction counter: 591, MOD ['R6', 'R15', 'R11']
  Instruction counter: 592, JZ [14]
  Instruction counter: 593, JUMP [6]
  Instruction counter: 594, ADD ['R6', 'R1', 'R6']
  Instruction counter: 595, SUB ['R9', 'R6', 'R10']
  Instruction counter: 596, JZ [16]
  Instruction counter: 597, MOD ['R6', 'R8', 'R11']
  Instruction counter: 598, JZ [14]
  Instruction counter: 599, ADD ['R7', 'R6', 'R7']
  Instruction counter: 600, JUMP [13]
  Instruction counter: 601, JUMP [6]
  Instruction counter: 602, ADD ['R6', 'R1', 'R6']
  Instruction counter: 603, SUB ['R9', 'R6', 'R10']
  Instruction counter: 604, JZ [16]
  Instruction counter: 605, MOD ['R6', 'R8', 'R11']
  Instruction counter: 606, JZ [14]
  Instruction counter: 607, MOD ['R6', 'R15', 'R11']
  Instruction counter: 608, JZ [14]
  Instruction counter: 609, JUMP [6]
  Instruction counter: 610, ADD ['R6', 'R1', 'R6']
  Instruction counter: 611, SUB ['R9', 'R6', 'R10']
  Instruction counter: 612, JZ [16]
  Instruction counter: 613, MOD ['R6', 'R8', 'R11']
  Instruction counter: 614, JZ [14]
  Instruction counter: 615, MOD ['R6', 'R15', 'R11']
  Instruction counter: 616, JZ [14]
  Instruction counter: 617, JUMP [6]
  Instruction counter: 618, ADD ['R6', 'R1', 'R6']
  Instruction counter: 619, SUB ['R9', 'R6', 'R10']
  Instruction counter: 620, JZ [16]
  Instruction counter: 621, MOD ['R6', 'R8', 'R11']
  Instruction counter: 622, JZ [14]
  Instruction counter: 623, ADD ['R7', 'R6', 'R7']
  Instruction counter: 624, JUMP [13]
  Instruction counter: 625, JUMP [6]
  Instruction counter: 626, ADD ['R6', 'R1', 'R6']
  Instruction counter: 627, SUB ['R9', 'R6', 'R10']
  Instruction counter: 628, JZ [16]
  Instruction counter: 629, MOD ['R6', 'R8', 'R11']
  Instruction counter: 630, JZ [14]
  Instruction counter: 631, MOD ['R6', 'R15', 'R11']
  Instruction counter: 632, JZ [14]
  Instruction counter: 633, JUMP [6]
  Instruction counter: 634, ADD ['R6', 'R1', 'R6']
  Instruction counter: 635, SUB ['R9', 'R6', 'R10']
  Instruction counter: 636, JZ [16]
  Instruction counter: 637, MOD ['R6', 'R8', 'R11']
  Instruction counter: 638, JZ [14]
  Instruction counter: 639, MOD ['R6', 'R15', 'R11']
  Instruction counter: 640, JZ [14]
  Instruction counter: 641, JUMP [6]
  Instruction counter: 642, ADD ['R6', 'R1', 'R6']
  Instruction counter: 643, SUB ['R9', 'R6', 'R10']
  Instruction counter: 644, JZ [16]
  Instruction counter: 645, MOD ['R6', 'R8', 'R11']
  Instruction counter: 646, JZ [14]
  Instruction counter: 647, ADD ['R7', 'R6', 'R7']
  Instruction counter: 648, JUMP [13]
  Instruction counter: 649, JUMP [6]
  Instruction counter: 650, ADD ['R6', 'R1', 'R6']
  Instruction counter: 651, SUB ['R9', 'R6', 'R10']
  Instruction counter: 652, JZ [16]
  Instruction counter: 653, MOD ['R6', 'R8', 'R11']
  Instruction counter: 654, JZ [14]
  Instruction counter: 655, MOD ['R6', 'R15', 'R11']
  Instruction counter: 656, JZ [14]
  Instruction counter: 657, JUMP [6]
  Instruction counter: 658, ADD ['R6', 'R1', 'R6']
  Instruction counter: 659, SUB ['R9', 'R6', 'R10']
  Instruction counter: 660, JZ [16]
  Instruction counter: 661, MOD ['R6', 'R8', 'R11']
  Instruction counter: 662, JZ [14]
  Instruction counter: 663, MOD ['R6', 'R15', 'R11']
  Instruction counter: 664, JZ [14]
  Instruction counter: 665, ADD ['R7', 'R6', 'R7']
  Instruction counter: 666, JUMP [13]
  Instruction counter: 667, JUMP [6]
  Instruction counter: 668, ADD ['R6', 'R1', 'R6']
  Instruction counter: 669, SUB ['R9', 'R6', 'R10']
  Instruction counter: 670, JZ [16]
  Instruction counter: 671, MOD ['R6', 'R8', 'R11']
  Instruction counter: 672, JZ [14]
  Instruction counter: 673, ADD ['R7', 'R6', 'R7']
  Instruction counter: 674, JUMP [13]
  Instruction counter: 675, JUMP [6]
  Instruction counter: 676, ADD ['R6', 'R1', 'R6']
  Instruction counter: 677, SUB ['R9', 'R6', 'R10']
  Instruction counter: 678, JZ [16]
  Instruction counter: 679, MOD ['R6', 'R8', 'R11']
  Instruction counter: 680, JZ [14]
  Instruction counter: 681, MOD ['R6', 'R15', 'R11']
  Instruction counter: 682, JZ [14]
  Instruction counter: 683, JUMP [6]
  Instruction counter: 684, ADD ['R6', 'R1', 'R6']
  Instruction counter: 685, SUB ['R9', 'R6', 'R10']
  Instruction counter: 686, JZ [16]
  Instruction counter: 687, MOD ['R6', 'R8', 'R11']
  Instruction counter: 688, JZ [14]
  Instruction counter: 689, MOD ['R6', 'R15', 'R11']
  Instruction counter: 690, JZ [14]
  Instruction counter: 691, JUMP [6]
  Instruction counter: 692, ADD ['R6', 'R1', 'R6']
  Instruction counter: 693, SUB ['R9', 'R6', 'R10']
  Instruction counter: 694, JZ [16]
  Instruction counter: 695, MOD ['R6', 'R8', 'R11']
  Instruction counter: 696, JZ [14]
  Instruction counter: 697, ADD ['R7', 'R6', 'R7']
  Instruction counter: 698, JUMP [13]
  Instruction counter: 699, JUMP [6]
  Instruction counter: 700, ADD ['R6', 'R1', 'R6']
  Instruction counter: 701, SUB ['R9', 'R6', 'R10']
  Instruction counter: 702, JZ [16]
  Instruction counter: 703, MOD ['R6', 'R8', 'R11']
  Instruction counter: 704, JZ [14]
  Instruction counter: 705, MOD ['R6', 'R15', 'R11']
  Instruction counter: 706, JZ [14]
  Instruction counter: 707, ADD ['R7', 'R6', 'R7']
  Instruction counter: 708, JUMP [13]
  Instruction counter: 709, JUMP [6]
  Instruction counter: 710, ADD ['R6', 'R1', 'R6']
  Instruction counter: 711, SUB ['R9', 'R6', 'R10']
  Instruction counter: 712, JZ [16]
  Instruction counter: 713, MOD ['R6', 'R8', 'R11']
  Instruction counter: 714, JZ [14]
  Instruction counter: 715, MOD ['R6', 'R15', 'R11']
  Instruction counter: 716, JZ [14]
  Instruction counter: 717, JUMP [6]
  Instruction counter: 718, ADD ['R6', 'R1', 'R6']
  Instruction counter: 719, SUB ['R9', 'R6', 'R10']
  Instruction counter: 720, JZ [16]
  Instruction counter: 721, MOD ['R6', 'R8', 'R11']
  Instruction counter: 722, JZ [14]
  Instruction counter: 723, ADD ['R7', 'R6', 'R7']
  Instruction counter: 724, JUMP [13]
  Instruction counter: 725, JUMP [6]
  Instruction counter: 726, ADD ['R6', 'R1', 'R6']
  Instruction counter: 727, SUB ['R9', 'R6', 'R10']
  Instruction counter: 728, JZ [16]
  Instruction counter: 729, MOD ['R6', 'R8', 'R11']
  Instruction counter: 730, JZ [14]
  Instruction counter: 731, MOD ['R6', 'R15', 'R11']
  Instruction counter: 732, JZ [14]
  Instruction counter: 733, JUMP [6]
  Instruction counter: 734, ADD ['R6', 'R1', 'R6']
  Instruction counter: 735, SUB ['R9', 'R6', 'R10']
  Instruction counter: 736, JZ [16]
  Instruction counter: 737, MOD ['R6', 'R8', 'R11']
  Instruction counter: 738, JZ [14]
  Instruction counter: 739, MOD ['R6', 'R15', 'R11']
  Instruction counter: 740, JZ [14]
  Instruction counter: 741, JUMP [6]
  Instruction counter: 742, ADD ['R6', 'R1', 'R6']
  Instruction counter: 743, SUB ['R9', 'R6', 'R10']
  Instruction counter: 744, JZ [16]
  Instruction counter: 745, MOD ['R6', 'R8', 'R11']
  Instruction counter: 746, JZ [14]
  Instruction counter: 747, ADD ['R7', 'R6', 'R7']
  Instruction counter: 748, JUMP [13]
  Instruction counter: 749, JUMP [6]
  Instruction counter: 750, ADD ['R6', 'R1', 'R6']
  Instruction counter: 751, SUB ['R9', 'R6', 'R10']
  Instruction counter: 752, JZ [16]
  Instruction counter: 753, MOD ['R6', 'R8', 'R11']
  Instruction counter: 754, JZ [14]
  Instruction counter: 755, MOD ['R6', 'R15', 'R11']
  Instruction counter: 756, JZ [14]
  Instruction counter: 757, JUMP [6]
  Instruction counter: 758, ADD ['R6', 'R1', 'R6']
  Instruction counter: 759, SUB ['R9', 'R6', 'R10']
  Instruction counter: 760, JZ [16]
  Instruction counter: 761, MOD ['R6', 'R8', 'R11']
  Instruction counter: 762, JZ [14]
  Instruction counter: 763, MOD ['R6', 'R15', 'R11']
  Instruction counter: 764, JZ [14]
  Instruction counter: 765, JUMP [6]
  Instruction counter: 766, ADD ['R6', 'R1', 'R6']
  Instruction counter: 767, SUB ['R9', 'R6', 'R10']
  Instruction counter: 768, JZ [16]
  Instruction counter: 769, MOD ['R6', 'R8', 'R11']
  Instruction counter: 770, JZ [14]
  Instruction counter: 771, ADD ['R7', 'R6', 'R7']
  Instruction counter: 772, JUMP [13]
  Instruction counter: 773, JUMP [6]
  Instruction counter: 774, ADD ['R6', 'R1', 'R6']
  Instruction counter: 775, SUB ['R9', 'R6', 'R10']
  Instruction counter: 776, JZ [16]
  Instruction counter: 777, MOD ['R6', 'R8', 'R11']
  Instruction counter: 778, JZ [14]
  Instruction counter: 779, MOD ['R6', 'R15', 'R11']
  Instruction counter: 780, JZ [14]
  Instruction counter: 781, JUMP [6]
  Instruction counter: 782, ADD ['R6', 'R1', 'R6']
  Instruction counter: 783, SUB ['R9', 'R6', 'R10']
  Instruction counter: 784, JZ [16]
  Instruction counter: 785, MOD ['R6', 'R8', 'R11']
  Instruction counter: 786, JZ [14]
  Instruction counter: 787, MOD ['R6', 'R15', 'R11']
  Instruction counter: 788, JZ [14]
  Instruction counter: 789, ADD ['R7', 'R6', 'R7']
  Instruction counter: 790, JUMP [13]
  Instruction counter: 791, JUMP [6]
  Instruction counter: 792, ADD ['R6', 'R1', 'R6']
  Instruction counter: 793, SUB ['R9', 'R6', 'R10']
  Instruction counter: 794, JZ [16]
  Instruction counter: 795, MOD ['R6', 'R8', 'R11']
  Instruction counter: 796, JZ [14]
  Instruction counter: 797, ADD ['R7', 'R6', 'R7']
  Instruction counter: 798, JUMP [13]
  Instruction counter: 799, JUMP [6]
  Instruction counter: 800, ADD ['R6', 'R1', 'R6']
  Instruction counter: 801, SUB ['R9', 'R6', 'R10']
  Instruction counter: 802, JZ [16]
  Instruction counter: 803, MOD ['R6', 'R8', 'R11']
  Instruction counter: 804, JZ [14]
  Instruction counter: 805, MOD ['R6', 'R15', 'R11']
  Instruction counter: 806, JZ [14]
  Instruction counter: 807, JUMP [6]
  Instruction counter: 808, ADD ['R6', 'R1', 'R6']
  Instruction counter: 809, SUB ['R9', 'R6', 'R10']
  Instruction counter: 810, JZ [16]
  Instruction counter: 811, MOD ['R6', 'R8', 'R11']
  Instruction counter: 812, JZ [14]
  Instruction counter: 813, MOD ['R6', 'R15', 'R11']
  Instruction counter: 814, JZ [14]
  Instruction counter: 815, JUMP [6]
  Instruction counter: 816, ADD ['R6', 'R1', 'R6']
  Instruction counter: 817, SUB ['R9', 'R6', 'R10']
  Instruction counter: 818, JZ [16]
  Instruction counter: 819, MOD ['R6', 'R8', 'R11']
  Instruction counter: 820, JZ [14]
  Instruction counter: 821, ADD ['R7', 'R6', 'R7']
  Instruction counter: 822, JUMP [13]
  Instruction counter: 823, JUMP [6]
  Instruction counter: 824, ADD ['R6', 'R1', 'R6']
  Instruction counter: 825, SUB ['R9', 'R6', 'R10']
  Instruction counter: 826, JZ [16]
  Instruction counter: 827, MOD ['R6', 'R8', 'R11']
  Instruction counter: 828, JZ [14]
  Instruction counter: 829, MOD ['R6', 'R15', 'R11']
  Instruction counter: 830, JZ [14]
  Instruction counter: 831, ADD ['R7', 'R6', 'R7']
  Instruction counter: 832, JUMP [13]
  Instruction counter: 833, JUMP [6]
  Instruction counter: 834, ADD ['R6', 'R1', 'R6']
  Instruction counter: 835, SUB ['R9', 'R6', 'R10']
  Instruction counter: 836, JZ [16]
  Instruction counter: 837, MOD ['R6', 'R8', 'R11']
  Instruction counter: 838, JZ [14]
  Instruction counter: 839, MOD ['R6', 'R15', 'R11']
  Instruction counter: 840, JZ [14]
  Instruction counter: 841, JUMP [6]
  Instruction counter: 842, ADD ['R6', 'R1', 'R6']
  Instruction counter: 843, SUB ['R9', 'R6', 'R10']
  Instruction counter: 844, JZ [16]
  Instruction counter: 845, MOD ['R6', 'R8', 'R11']
  Instruction counter: 846, JZ [14]
  Instruction counter: 847, ADD ['R7', 'R6', 'R7']
  Instruction counter: 848, JUMP [13]
  Instruction counter: 849, JUMP [6]
  Instruction counter: 850, ADD ['R6', 'R1', 'R6']
  Instruction counter: 851, SUB ['R9', 'R6', 'R10']
  Instruction counter: 852, JZ [16]
  Instruction counter: 853, MOD ['R6', 'R8', 'R11']
  Instruction counter: 854, JZ [14]
  Instruction counter: 855, MOD ['R6', 'R15', 'R11']
  Instruction counter: 856, JZ [14]
  Instruction counter: 857, JUMP [6]
  Instruction counter: 858, ADD ['R6', 'R1', 'R6']
  Instruction counter: 859, SUB ['R9', 'R6', 'R10']
  Instruction counter: 860, JZ [16]
  Instruction counter: 861, MOD ['R6', 'R8', 'R11']
  Instruction counter: 862, JZ [14]
  Instruction counter: 863, MOD ['R6', 'R15', 'R11']
  Instruction counter: 864, JZ [14]
  Instruction counter: 865, JUMP [6]
  Instruction counter: 866, ADD ['R6', 'R1', 'R6']
  Instruction counter: 867, SUB ['R9', 'R6', 'R10']
  Instruction counter: 868, JZ [16]
  Instruction counter: 869, MOD ['R6', 'R8', 'R11']
  Instruction counter: 870, JZ [14]
  Instruction counter: 871, ADD ['R7', 'R6', 'R7']
  Instruction counter: 872, JUMP [13]
  Instruction counter: 873, JUMP [6]
  Instruction counter: 874, ADD ['R6', 'R1', 'R6']
  Instruction counter: 875, SUB ['R9', 'R6', 'R10']
  Instruction counter: 876, JZ [16]
  Instruction counter: 877, MOD ['R6', 'R8', 'R11']
  Instruction counter: 878, JZ [14]
  Instruction counter: 879, MOD ['R6', 'R15', 'R11']
  Instruction counter: 880, JZ [14]
  Instruction counter: 881, JUMP [6]
  Instruction counter: 882, ADD ['R6', 'R1', 'R6']
  Instruction counter: 883, SUB ['R9', 'R6', 'R10']
  Instruction counter: 884, JZ [16]
  Instruction counter: 885, MOD ['R6', 'R8', 'R11']
  Instruction counter: 886, JZ [14]
  Instruction counter: 887, MOD ['R6', 'R15', 'R11']
  Instruction counter: 888, JZ [14]
  Instruction counter: 889, JUMP [6]
  Instruction counter: 890, ADD ['R6', 'R1', 'R6']
  Instruction counter: 891, SUB ['R9', 'R6', 'R10']
  Instruction counter: 892, JZ [16]
  Instruction counter: 893, MOD ['R6', 'R8', 'R11']
  Instruction counter: 894, JZ [14]
  Instruction counter: 895, ADD ['R7', 'R6', 'R7']
  Instruction counter: 896, JUMP [13]
  Instruction counter: 897, JUMP [6]
  Instruction counter: 898, ADD ['R6', 'R1', 'R6']
  Instruction counter: 899, SUB ['R9', 'R6', 'R10']
  Instruction counter: 900, JZ [16]
  Instruction counter: 901, MOD ['R6', 'R8', 'R11']
  Instruction counter: 902, JZ [14]
  Instruction counter: 903, MOD ['R6', 'R15', 'R11']
  Instruction counter: 904, JZ [14]
  Instruction counter: 905, JUMP [6]
  Instruction counter: 906, ADD ['R6', 'R1', 'R6']
  Instruction counter: 907, SUB ['R9', 'R6', 'R10']
  Instruction counter: 908, JZ [16]
  Instruction counter: 909, MOD ['R6', 'R8', 'R11']
  Instruction counter: 910, JZ [14]
  Instruction counter: 911, MOD ['R6', 'R15', 'R11']
  Instruction counter: 912, JZ [14]
  Instruction counter: 913, ADD ['R7', 'R6', 'R7']
  Instruction counter: 914, JUMP [13]
  Instruction counter: 915, JUMP [6]
  Instruction counter: 916, ADD ['R6', 'R1', 'R6']
  Instruction counter: 917, SUB ['R9', 'R6', 'R10']
  Instruction counter: 918, JZ [16]
  Instruction counter: 919, MOD ['R6', 'R8', 'R11']
  Instruction counter: 920, JZ [14]
  Instruction counter: 921, ADD ['R7', 'R6', 'R7']
  Instruction counter: 922, JUMP [13]
  Instruction counter: 923, JUMP [6]
  Instruction counter: 924, ADD ['R6', 'R1', 'R6']
  Instruction counter: 925, SUB ['R9', 'R6', 'R10']
  Instruction counter: 926, JZ [16]
  Instruction counter: 927, MOD ['R6', 'R8', 'R11']
  Instruction counter: 928, JZ [14]
  Instruction counter: 929, MOD ['R6', 'R15', 'R11']
  Instruction counter: 930, JZ [14]
  Instruction counter: 931, JUMP [6]
  Instruction counter: 932, ADD ['R6', 'R1', 'R6']
  Instruction counter: 933, SUB ['R9', 'R6', 'R10']
  Instruction counter: 934, JZ [16]
  Instruction counter: 935, MOD ['R6', 'R8', 'R11']
  Instruction counter: 936, JZ [14]
  Instruction counter: 937, MOD ['R6', 'R15', 'R11']
  Instruction counter: 938, JZ [14]
  Instruction counter: 939, JUMP [6]
  Instruction counter: 940, ADD ['R6', 'R1', 'R6']
  Instruction counter: 941, SUB ['R9', 'R6', 'R10']
  Instruction counter: 942, JZ [16]
  Instruction counter: 943, MOD ['R6', 'R8', 'R11']
  Instruction counter: 944, JZ [14]
  Instruction counter: 945, ADD ['R7', 'R6', 'R7']
  Instruction counter: 946, JUMP [13]
  Instruction counter: 947, JUMP [6]
  Instruction counter: 948, ADD ['R6', 'R1', 'R6']
  Instruction counter: 949, SUB ['R9', 'R6', 'R10']
  Instruction counter: 950, JZ [16]
  Instruction counter: 951, MOD ['R6', 'R8', 'R11']
  Instruction counter: 952, JZ [14]
  Instruction counter: 953, MOD ['R6', 'R15', 'R11']
  Instruction counter: 954, JZ [14]
  Instruction counter: 955, ADD ['R7', 'R6', 'R7']
  Instruction counter: 956, JUMP [13]
  Instruction counter: 957, JUMP [6]
  Instruction counter: 958, ADD ['R6', 'R1', 'R6']
  Instruction counter: 959, SUB ['R9', 'R6', 'R10']
  Instruction counter: 960, JZ [16]
  Instruction counter: 961, MOD ['R6', 'R8', 'R11']
  Instruction counter: 962, JZ [14]
  Instruction counter: 963, MOD ['R6', 'R15', 'R11']
  Instruction counter: 964, JZ [14]
  Instruction counter: 965, JUMP [6]
  Instruction counter: 966, ADD ['R6', 'R1', 'R6']
  Instruction counter: 967, SUB ['R9', 'R6', 'R10']
  Instruction counter: 968, JZ [16]
  Instruction counter: 969, MOD ['R6', 'R8', 'R11']
  Instruction counter: 970, JZ [14]
  Instruction counter: 971, ADD ['R7', 'R6', 'R7']
  Instruction counter: 972, JUMP [13]
  Instruction counter: 973, JUMP [6]
  Instruction counter: 974, ADD ['R6', 'R1', 'R6']
  Instruction counter: 975, SUB ['R9', 'R6', 'R10']
  Instruction counter: 976, JZ [16]
  Instruction counter: 977, MOD ['R6', 'R8', 'R11']
  Instruction counter: 978, JZ [14]
  Instruction counter: 979, MOD ['R6', 'R15', 'R11']
  Instruction counter: 980, JZ [14]
  Instruction counter: 981, JUMP [6]
  Instruction counter: 982, ADD ['R6', 'R1', 'R6']
  Instruction counter: 983, SUB ['R9', 'R6', 'R10']
  Instruction counter: 984, JZ [16]
  Instruction counter: 985, MOD ['R6', 'R8', 'R11']
  Instruction counter: 986, JZ [14]
  Instruction counter: 987, MOD ['R6', 'R15', 'R11']
  Instruction counter: 988, JZ [14]
  Instruction counter: 989, JUMP [6]
  Instruction counter: 990, ADD ['R6', 'R1', 'R6']
  Instruction counter: 991, SUB ['R9', 'R6', 'R10']
  Instruction counter: 992, JZ [16]
  Instruction counter: 993, MOD ['R6', 'R8', 'R11']
  Instruction counter: 994, JZ [14]
  Instruction counter: 995, ADD ['R7', 'R6', 'R7']
  Instruction counter: 996, JUMP [13]
  Instruction counter: 997, JUMP [6]
  Instruction counter: 998, ADD ['R6', 'R1', 'R6']
  Instruction counter: 999, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1000, JZ [16]
  Instruction counter: 1001, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1002, JZ [14]
  Instruction counter: 1003, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1004, JZ [14]
  Instruction counter: 1005, JUMP [6]
  Instruction counter: 1006, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1007, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1008, JZ [16]
  Instruction counter: 1009, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1010, JZ [14]
  Instruction counter: 1011, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1012, JZ [14]
  Instruction counter: 1013, JUMP [6]
  Instruction counter: 1014, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1015, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1016, JZ [16]
  Instruction counter: 1017, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1018, JZ [14]
  Instruction counter: 1019, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1020, JUMP [13]
  Instruction counter: 1021, JUMP [6]
  Instruction counter: 1022, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1023, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1024, JZ [16]
  Instruction counter: 1025, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1026, JZ [14]
  Instruction counter: 1027, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1028, JZ [14]
  Instruction counter: 1029, JUMP [6]
  Instruction counter: 1030, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1031, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1032, JZ [16]
  Instruction counter: 1033, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1034, JZ [14]
  Instruction counter: 1035, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1036, JZ [14]
  Instruction counter: 1037, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1038, JUMP [13]
  Instruction counter: 1039, JUMP [6]
  Instruction counter: 1040, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1041, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1042, JZ [16]
  Instruction counter: 1043, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1044, JZ [14]
  Instruction counter: 1045, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1046, JUMP [13]
  Instruction counter: 1047, JUMP [6]
  Instruction counter: 1048, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1049, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1050, JZ [16]
  Instruction counter: 1051, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1052, JZ [14]
  Instruction counter: 1053, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1054, JZ [14]
  Instruction counter: 1055, JUMP [6]
  Instruction counter: 1056, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1057, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1058, JZ [16]
  Instruction counter: 1059, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1060, JZ [14]
  Instruction counter: 1061, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1062, JZ [14]
  Instruction counter: 1063, JUMP [6]
  Instruction counter: 1064, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1065, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1066, JZ [16]
  Instruction counter: 1067, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1068, JZ [14]
  Instruction counter: 1069, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1070, JUMP [13]
  Instruction counter: 1071, JUMP [6]
  Instruction counter: 1072, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1073, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1074, JZ [16]
  Instruction counter: 1075, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1076, JZ [14]
  Instruction counter: 1077, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1078, JZ [14]
  Instruction counter: 1079, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1080, JUMP [13]
  Instruction counter: 1081, JUMP [6]
  Instruction counter: 1082, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1083, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1084, JZ [16]
  Instruction counter: 1085, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1086, JZ [14]
  Instruction counter: 1087, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1088, JZ [14]
  Instruction counter: 1089, JUMP [6]
  Instruction counter: 1090, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1091, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1092, JZ [16]
  Instruction counter: 1093, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1094, JZ [14]
  Instruction counter: 1095, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1096, JUMP [13]
  Instruction counter: 1097, JUMP [6]
  Instruction counter: 1098, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1099, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1100, JZ [16]
  Instruction counter: 1101, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1102, JZ [14]
  Instruction counter: 1103, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1104, JZ [14]
  Instruction counter: 1105, JUMP [6]
  Instruction counter: 1106, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1107, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1108, JZ [16]
  Instruction counter: 1109, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1110, JZ [14]
  Instruction counter: 1111, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1112, JZ [14]
  Instruction counter: 1113, JUMP [6]
  Instruction counter: 1114, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1115, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1116, JZ [16]
  Instruction counter: 1117, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1118, JZ [14]
  Instruction counter: 1119, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1120, JUMP [13]
  Instruction counter: 1121, JUMP [6]
  Instruction counter: 1122, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1123, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1124, JZ [16]
  Instruction counter: 1125, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1126, JZ [14]
  Instruction counter: 1127, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1128, JZ [14]
  Instruction counter: 1129, JUMP [6]
  Instruction counter: 1130, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1131, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1132, JZ [16]
  Instruction counter: 1133, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1134, JZ [14]
  Instruction counter: 1135, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1136, JZ [14]
  Instruction counter: 1137, JUMP [6]
  Instruction counter: 1138, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1139, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1140, JZ [16]
  Instruction counter: 1141, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1142, JZ [14]
  Instruction counter: 1143, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1144, JUMP [13]
  Instruction counter: 1145, JUMP [6]
  Instruction counter: 1146, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1147, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1148, JZ [16]
  Instruction counter: 1149, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1150, JZ [14]
  Instruction counter: 1151, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1152, JZ [14]
  Instruction counter: 1153, JUMP [6]
  Instruction counter: 1154, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1155, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1156, JZ [16]
  Instruction counter: 1157, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1158, JZ [14]
  Instruction counter: 1159, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1160, JZ [14]
  Instruction counter: 1161, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1162, JUMP [13]
  Instruction counter: 1163, JUMP [6]
  Instruction counter: 1164, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1165, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1166, JZ [16]
  Instruction counter: 1167, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1168, JZ [14]
  Instruction counter: 1169, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1170, JUMP [13]
  Instruction counter: 1171, JUMP [6]
  Instruction counter: 1172, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1173, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1174, JZ [16]
  Instruction counter: 1175, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1176, JZ [14]
  Instruction counter: 1177, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1178, JZ [14]
  Instruction counter: 1179, JUMP [6]
  Instruction counter: 1180, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1181, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1182, JZ [16]
  Instruction counter: 1183, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1184, JZ [14]
  Instruction counter: 1185, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1186, JZ [14]
  Instruction counter: 1187, JUMP [6]
  Instruction counter: 1188, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1189, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1190, JZ [16]
  Instruction counter: 1191, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1192, JZ [14]
  Instruction counter: 1193, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1194, JUMP [13]
  Instruction counter: 1195, JUMP [6]
  Instruction counter: 1196, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1197, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1198, JZ [16]
  Instruction counter: 1199, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1200, JZ [14]
  Instruction counter: 1201, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1202, JZ [14]
  Instruction counter: 1203, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1204, JUMP [13]
  Instruction counter: 1205, JUMP [6]
  Instruction counter: 1206, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1207, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1208, JZ [16]
  Instruction counter: 1209, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1210, JZ [14]
  Instruction counter: 1211, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1212, JZ [14]
  Instruction counter: 1213, JUMP [6]
  Instruction counter: 1214, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1215, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1216, JZ [16]
  Instruction counter: 1217, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1218, JZ [14]
  Instruction counter: 1219, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1220, JUMP [13]
  Instruction counter: 1221, JUMP [6]
  Instruction counter: 1222, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1223, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1224, JZ [16]
  Instruction counter: 1225, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1226, JZ [14]
  Instruction counter: 1227, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1228, JZ [14]
  Instruction counter: 1229, JUMP [6]
  Instruction counter: 1230, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1231, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1232, JZ [16]
  Instruction counter: 1233, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1234, JZ [14]
  Instruction counter: 1235, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1236, JZ [14]
  Instruction counter: 1237, JUMP [6]
  Instruction counter: 1238, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1239, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1240, JZ [16]
  Instruction counter: 1241, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1242, JZ [14]
  Instruction counter: 1243, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1244, JUMP [13]
  Instruction counter: 1245, JUMP [6]
  Instruction counter: 1246, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1247, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1248, JZ [16]
  Instruction counter: 1249, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1250, JZ [14]
  Instruction counter: 1251, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1252, JZ [14]
  Instruction counter: 1253, JUMP [6]
  Instruction counter: 1254, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1255, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1256, JZ [16]
  Instruction counter: 1257, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1258, JZ [14]
  Instruction counter: 1259, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1260, JZ [14]
  Instruction counter: 1261, JUMP [6]
  Instruction counter: 1262, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1263, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1264, JZ [16]
  Instruction counter: 1265, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1266, JZ [14]
  Instruction counter: 1267, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1268, JUMP [13]
  Instruction counter: 1269, JUMP [6]
  Instruction counter: 1270, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1271, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1272, JZ [16]
  Instruction counter: 1273, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1274, JZ [14]
  Instruction counter: 1275, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1276, JZ [14]
  Instruction counter: 1277, JUMP [6]
  Instruction counter: 1278, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1279, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1280, JZ [16]
  Instruction counter: 1281, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1282, JZ [14]
  Instruction counter: 1283, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1284, JZ [14]
  Instruction counter: 1285, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1286, JUMP [13]
  Instruction counter: 1287, JUMP [6]
  Instruction counter: 1288, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1289, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1290, JZ [16]
  Instruction counter: 1291, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1292, JZ [14]
  Instruction counter: 1293, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1294, JUMP [13]
  Instruction counter: 1295, JUMP [6]
  Instruction counter: 1296, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1297, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1298, JZ [16]
  Instruction counter: 1299, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1300, JZ [14]
  Instruction counter: 1301, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1302, JZ [14]
  Instruction counter: 1303, JUMP [6]
  Instruction counter: 1304, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1305, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1306, JZ [16]
  Instruction counter: 1307, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1308, JZ [14]
  Instruction counter: 1309, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1310, JZ [14]
  Instruction counter: 1311, JUMP [6]
  Instruction counter: 1312, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1313, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1314, JZ [16]
  Instruction counter: 1315, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1316, JZ [14]
  Instruction counter: 1317, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1318, JUMP [13]
  Instruction counter: 1319, JUMP [6]
  Instruction counter: 1320, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1321, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1322, JZ [16]
  Instruction counter: 1323, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1324, JZ [14]
  Instruction counter: 1325, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1326, JZ [14]
  Instruction counter: 1327, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1328, JUMP [13]
  Instruction counter: 1329, JUMP [6]
  Instruction counter: 1330, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1331, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1332, JZ [16]
  Instruction counter: 1333, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1334, JZ [14]
  Instruction counter: 1335, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1336, JZ [14]
  Instruction counter: 1337, JUMP [6]
  Instruction counter: 1338, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1339, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1340, JZ [16]
  Instruction counter: 1341, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1342, JZ [14]
  Instruction counter: 1343, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1344, JUMP [13]
  Instruction counter: 1345, JUMP [6]
  Instruction counter: 1346, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1347, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1348, JZ [16]
  Instruction counter: 1349, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1350, JZ [14]
  Instruction counter: 1351, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1352, JZ [14]
  Instruction counter: 1353, JUMP [6]
  Instruction counter: 1354, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1355, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1356, JZ [16]
  Instruction counter: 1357, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1358, JZ [14]
  Instruction counter: 1359, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1360, JZ [14]
  Instruction counter: 1361, JUMP [6]
  Instruction counter: 1362, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1363, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1364, JZ [16]
  Instruction counter: 1365, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1366, JZ [14]
  Instruction counter: 1367, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1368, JUMP [13]
  Instruction counter: 1369, JUMP [6]
  Instruction counter: 1370, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1371, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1372, JZ [16]
  Instruction counter: 1373, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1374, JZ [14]
  Instruction counter: 1375, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1376, JZ [14]
  Instruction counter: 1377, JUMP [6]
  Instruction counter: 1378, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1379, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1380, JZ [16]
  Instruction counter: 1381, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1382, JZ [14]
  Instruction counter: 1383, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1384, JZ [14]
  Instruction counter: 1385, JUMP [6]
  Instruction counter: 1386, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1387, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1388, JZ [16]
  Instruction counter: 1389, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1390, JZ [14]
  Instruction counter: 1391, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1392, JUMP [13]
  Instruction counter: 1393, JUMP [6]
  Instruction counter: 1394, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1395, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1396, JZ [16]
  Instruction counter: 1397, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1398, JZ [14]
  Instruction counter: 1399, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1400, JZ [14]
  Instruction counter: 1401, JUMP [6]
  Instruction counter: 1402, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1403, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1404, JZ [16]
  Instruction counter: 1405, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1406, JZ [14]
  Instruction counter: 1407, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1408, JZ [14]
  Instruction counter: 1409, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1410, JUMP [13]
  Instruction counter: 1411, JUMP [6]
  Instruction counter: 1412, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1413, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1414, JZ [16]
  Instruction counter: 1415, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1416, JZ [14]
  Instruction counter: 1417, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1418, JUMP [13]
  Instruction counter: 1419, JUMP [6]
  Instruction counter: 1420, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1421, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1422, JZ [16]
  Instruction counter: 1423, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1424, JZ [14]
  Instruction counter: 1425, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1426, JZ [14]
  Instruction counter: 1427, JUMP [6]
  Instruction counter: 1428, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1429, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1430, JZ [16]
  Instruction counter: 1431, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1432, JZ [14]
  Instruction counter: 1433, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1434, JZ [14]
  Instruction counter: 1435, JUMP [6]
  Instruction counter: 1436, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1437, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1438, JZ [16]
  Instruction counter: 1439, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1440, JZ [14]
  Instruction counter: 1441, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1442, JUMP [13]
  Instruction counter: 1443, JUMP [6]
  Instruction counter: 1444, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1445, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1446, JZ [16]
  Instruction counter: 1447, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1448, JZ [14]
  Instruction counter: 1449, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1450, JZ [14]
  Instruction counter: 1451, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1452, JUMP [13]
  Instruction counter: 1453, JUMP [6]
  Instruction counter: 1454, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1455, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1456, JZ [16]
  Instruction counter: 1457, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1458, JZ [14]
  Instruction counter: 1459, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1460, JZ [14]
  Instruction counter: 1461, JUMP [6]
  Instruction counter: 1462, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1463, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1464, JZ [16]
  Instruction counter: 1465, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1466, JZ [14]
  Instruction counter: 1467, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1468, JUMP [13]
  Instruction counter: 1469, JUMP [6]
  Instruction counter: 1470, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1471, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1472, JZ [16]
  Instruction counter: 1473, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1474, JZ [14]
  Instruction counter: 1475, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1476, JZ [14]
  Instruction counter: 1477, JUMP [6]
  Instruction counter: 1478, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1479, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1480, JZ [16]
  Instruction counter: 1481, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1482, JZ [14]
  Instruction counter: 1483, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1484, JZ [14]
  Instruction counter: 1485, JUMP [6]
  Instruction counter: 1486, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1487, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1488, JZ [16]
  Instruction counter: 1489, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1490, JZ [14]
  Instruction counter: 1491, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1492, JUMP [13]
  Instruction counter: 1493, JUMP [6]
  Instruction counter: 1494, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1495, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1496, JZ [16]
  Instruction counter: 1497, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1498, JZ [14]
  Instruction counter: 1499, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1500, JZ [14]
  Instruction counter: 1501, JUMP [6]
  Instruction counter: 1502, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1503, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1504, JZ [16]
  Instruction counter: 1505, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1506, JZ [14]
  Instruction counter: 1507, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1508, JZ [14]
  Instruction counter: 1509, JUMP [6]
  Instruction counter: 1510, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1511, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1512, JZ [16]
  Instruction counter: 1513, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1514, JZ [14]
  Instruction counter: 1515, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1516, JUMP [13]
  Instruction counter: 1517, JUMP [6]
  Instruction counter: 1518, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1519, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1520, JZ [16]
  Instruction counter: 1521, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1522, JZ [14]
  Instruction counter: 1523, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1524, JZ [14]
  Instruction counter: 1525, JUMP [6]
  Instruction counter: 1526, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1527, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1528, JZ [16]
  Instruction counter: 1529, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1530, JZ [14]
  Instruction counter: 1531, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1532, JZ [14]
  Instruction counter: 1533, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1534, JUMP [13]
  Instruction counter: 1535, JUMP [6]
  Instruction counter: 1536, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1537, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1538, JZ [16]
  Instruction counter: 1539, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1540, JZ [14]
  Instruction counter: 1541, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1542, JUMP [13]
  Instruction counter: 1543, JUMP [6]
  Instruction counter: 1544, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1545, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1546, JZ [16]
  Instruction counter: 1547, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1548, JZ [14]
  Instruction counter: 1549, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1550, JZ [14]
  Instruction counter: 1551, JUMP [6]
  Instruction counter: 1552, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1553, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1554, JZ [16]
  Instruction counter: 1555, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1556, JZ [14]
  Instruction counter: 1557, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1558, JZ [14]
  Instruction counter: 1559, JUMP [6]
  Instruction counter: 1560, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1561, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1562, JZ [16]
  Instruction counter: 1563, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1564, JZ [14]
  Instruction counter: 1565, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1566, JUMP [13]
  Instruction counter: 1567, JUMP [6]
  Instruction counter: 1568, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1569, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1570, JZ [16]
  Instruction counter: 1571, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1572, JZ [14]
  Instruction counter: 1573, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1574, JZ [14]
  Instruction counter: 1575, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1576, JUMP [13]
  Instruction counter: 1577, JUMP [6]
  Instruction counter: 1578, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1579, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1580, JZ [16]
  Instruction counter: 1581, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1582, JZ [14]
  Instruction counter: 1583, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1584, JZ [14]
  Instruction counter: 1585, JUMP [6]
  Instruction counter: 1586, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1587, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1588, JZ [16]
  Instruction counter: 1589, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1590, JZ [14]
  Instruction counter: 1591, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1592, JUMP [13]
  Instruction counter: 1593, JUMP [6]
  Instruction counter: 1594, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1595, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1596, JZ [16]
  Instruction counter: 1597, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1598, JZ [14]
  Instruction counter: 1599, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1600, JZ [14]
  Instruction counter: 1601, JUMP [6]
  Instruction counter: 1602, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1603, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1604, JZ [16]
  Instruction counter: 1605, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1606, JZ [14]
  Instruction counter: 1607, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1608, JZ [14]
  Instruction counter: 1609, JUMP [6]
  Instruction counter: 1610, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1611, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1612, JZ [16]
  Instruction counter: 1613, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1614, JZ [14]
  Instruction counter: 1615, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1616, JUMP [13]
  Instruction counter: 1617, JUMP [6]
  Instruction counter: 1618, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1619, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1620, JZ [16]
  Instruction counter: 1621, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1622, JZ [14]
  Instruction counter: 1623, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1624, JZ [14]
  Instruction counter: 1625, JUMP [6]
  Instruction counter: 1626, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1627, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1628, JZ [16]
  Instruction counter: 1629, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1630, JZ [14]
  Instruction counter: 1631, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1632, JZ [14]
  Instruction counter: 1633, JUMP [6]
  Instruction counter: 1634, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1635, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1636, JZ [16]
  Instruction counter: 1637, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1638, JZ [14]
  Instruction counter: 1639, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1640, JUMP [13]
  Instruction counter: 1641, JUMP [6]
  Instruction counter: 1642, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1643, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1644, JZ [16]
  Instruction counter: 1645, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1646, JZ [14]
  Instruction counter: 1647, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1648, JZ [14]
  Instruction counter: 1649, JUMP [6]
  Instruction counter: 1650, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1651, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1652, JZ [16]
  Instruction counter: 1653, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1654, JZ [14]
  Instruction counter: 1655, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1656, JZ [14]
  Instruction counter: 1657, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1658, JUMP [13]
  Instruction counter: 1659, JUMP [6]
  Instruction counter: 1660, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1661, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1662, JZ [16]
  Instruction counter: 1663, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1664, JZ [14]
  Instruction counter: 1665, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1666, JUMP [13]
  Instruction counter: 1667, JUMP [6]
  Instruction counter: 1668, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1669, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1670, JZ [16]
  Instruction counter: 1671, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1672, JZ [14]
  Instruction counter: 1673, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1674, JZ [14]
  Instruction counter: 1675, JUMP [6]
  Instruction counter: 1676, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1677, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1678, JZ [16]
  Instruction counter: 1679, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1680, JZ [14]
  Instruction counter: 1681, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1682, JZ [14]
  Instruction counter: 1683, JUMP [6]
  Instruction counter: 1684, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1685, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1686, JZ [16]
  Instruction counter: 1687, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1688, JZ [14]
  Instruction counter: 1689, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1690, JUMP [13]
  Instruction counter: 1691, JUMP [6]
  Instruction counter: 1692, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1693, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1694, JZ [16]
  Instruction counter: 1695, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1696, JZ [14]
  Instruction counter: 1697, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1698, JZ [14]
  Instruction counter: 1699, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1700, JUMP [13]
  Instruction counter: 1701, JUMP [6]
  Instruction counter: 1702, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1703, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1704, JZ [16]
  Instruction counter: 1705, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1706, JZ [14]
  Instruction counter: 1707, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1708, JZ [14]
  Instruction counter: 1709, JUMP [6]
  Instruction counter: 1710, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1711, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1712, JZ [16]
  Instruction counter: 1713, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1714, JZ [14]
  Instruction counter: 1715, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1716, JUMP [13]
  Instruction counter: 1717, JUMP [6]
  Instruction counter: 1718, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1719, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1720, JZ [16]
  Instruction counter: 1721, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1722, JZ [14]
  Instruction counter: 1723, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1724, JZ [14]
  Instruction counter: 1725, JUMP [6]
  Instruction counter: 1726, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1727, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1728, JZ [16]
  Instruction counter: 1729, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1730, JZ [14]
  Instruction counter: 1731, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1732, JZ [14]
  Instruction counter: 1733, JUMP [6]
  Instruction counter: 1734, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1735, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1736, JZ [16]
  Instruction counter: 1737, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1738, JZ [14]
  Instruction counter: 1739, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1740, JUMP [13]
  Instruction counter: 1741, JUMP [6]
  Instruction counter: 1742, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1743, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1744, JZ [16]
  Instruction counter: 1745, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1746, JZ [14]
  Instruction counter: 1747, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1748, JZ [14]
  Instruction counter: 1749, JUMP [6]
  Instruction counter: 1750, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1751, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1752, JZ [16]
  Instruction counter: 1753, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1754, JZ [14]
  Instruction counter: 1755, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1756, JZ [14]
  Instruction counter: 1757, JUMP [6]
  Instruction counter: 1758, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1759, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1760, JZ [16]
  Instruction counter: 1761, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1762, JZ [14]
  Instruction counter: 1763, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1764, JUMP [13]
  Instruction counter: 1765, JUMP [6]
  Instruction counter: 1766, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1767, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1768, JZ [16]
  Instruction counter: 1769, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1770, JZ [14]
  Instruction counter: 1771, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1772, JZ [14]
  Instruction counter: 1773, JUMP [6]
  Instruction counter: 1774, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1775, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1776, JZ [16]
  Instruction counter: 1777, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1778, JZ [14]
  Instruction counter: 1779, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1780, JZ [14]
  Instruction counter: 1781, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1782, JUMP [13]
  Instruction counter: 1783, JUMP [6]
  Instruction counter: 1784, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1785, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1786, JZ [16]
  Instruction counter: 1787, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1788, JZ [14]
  Instruction counter: 1789, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1790, JUMP [13]
  Instruction counter: 1791, JUMP [6]
  Instruction counter: 1792, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1793, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1794, JZ [16]
  Instruction counter: 1795, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1796, JZ [14]
  Instruction counter: 1797, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1798, JZ [14]
  Instruction counter: 1799, JUMP [6]
  Instruction counter: 1800, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1801, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1802, JZ [16]
  Instruction counter: 1803, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1804, JZ [14]
  Instruction counter: 1805, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1806, JZ [14]
  Instruction counter: 1807, JUMP [6]
  Instruction counter: 1808, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1809, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1810, JZ [16]
  Instruction counter: 1811, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1812, JZ [14]
  Instruction counter: 1813, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1814, JUMP [13]
  Instruction counter: 1815, JUMP [6]
  Instruction counter: 1816, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1817, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1818, JZ [16]
  Instruction counter: 1819, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1820, JZ [14]
  Instruction counter: 1821, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1822, JZ [14]
  Instruction counter: 1823, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1824, JUMP [13]
  Instruction counter: 1825, JUMP [6]
  Instruction counter: 1826, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1827, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1828, JZ [16]
  Instruction counter: 1829, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1830, JZ [14]
  Instruction counter: 1831, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1832, JZ [14]
  Instruction counter: 1833, JUMP [6]
  Instruction counter: 1834, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1835, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1836, JZ [16]
  Instruction counter: 1837, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1838, JZ [14]
  Instruction counter: 1839, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1840, JUMP [13]
  Instruction counter: 1841, JUMP [6]
  Instruction counter: 1842, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1843, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1844, JZ [16]
  Instruction counter: 1845, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1846, JZ [14]
  Instruction counter: 1847, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1848, JZ [14]
  Instruction counter: 1849, JUMP [6]
  Instruction counter: 1850, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1851, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1852, JZ [16]
  Instruction counter: 1853, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1854, JZ [14]
  Instruction counter: 1855, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1856, JZ [14]
  Instruction counter: 1857, JUMP [6]
  Instruction counter: 1858, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1859, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1860, JZ [16]
  Instruction counter: 1861, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1862, JZ [14]
  Instruction counter: 1863, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1864, JUMP [13]
  Instruction counter: 1865, JUMP [6]
  Instruction counter: 1866, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1867, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1868, JZ [16]
  Instruction counter: 1869, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1870, JZ [14]
  Instruction counter: 1871, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1872, JZ [14]
  Instruction counter: 1873, JUMP [6]
  Instruction counter: 1874, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1875, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1876, JZ [16]
  Instruction counter: 1877, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1878, JZ [14]
  Instruction counter: 1879, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1880, JZ [14]
  Instruction counter: 1881, JUMP [6]
  Instruction counter: 1882, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1883, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1884, JZ [16]
  Instruction counter: 1885, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1886, JZ [14]
  Instruction counter: 1887, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1888, JUMP [13]
  Instruction counter: 1889, JUMP [6]
  Instruction counter: 1890, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1891, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1892, JZ [16]
  Instruction counter: 1893, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1894, JZ [14]
  Instruction counter: 1895, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1896, JZ [14]
  Instruction counter: 1897, JUMP [6]
  Instruction counter: 1898, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1899, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1900, JZ [16]
  Instruction counter: 1901, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1902, JZ [14]
  Instruction counter: 1903, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1904, JZ [14]
  Instruction counter: 1905, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1906, JUMP [13]
  Instruction counter: 1907, JUMP [6]
  Instruction counter: 1908, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1909, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1910, JZ [16]
  Instruction counter: 1911, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1912, JZ [14]
  Instruction counter: 1913, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1914, JUMP [13]
  Instruction counter: 1915, JUMP [6]
  Instruction counter: 1916, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1917, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1918, JZ [16]
  Instruction counter: 1919, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1920, JZ [14]
  Instruction counter: 1921, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1922, JZ [14]
  Instruction counter: 1923, JUMP [6]
  Instruction counter: 1924, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1925, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1926, JZ [16]
  Instruction counter: 1927, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1928, JZ [14]
  Instruction counter: 1929, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1930, JZ [14]
  Instruction counter: 1931, JUMP [6]
  Instruction counter: 1932, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1933, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1934, JZ [16]
  Instruction counter: 1935, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1936, JZ [14]
  Instruction counter: 1937, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1938, JUMP [13]
  Instruction counter: 1939, JUMP [6]
  Instruction counter: 1940, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1941, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1942, JZ [16]
  Instruction counter: 1943, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1944, JZ [14]
  Instruction counter: 1945, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1946, JZ [14]
  Instruction counter: 1947, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1948, JUMP [13]
  Instruction counter: 1949, JUMP [6]
  Instruction counter: 1950, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1951, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1952, JZ [16]
  Instruction counter: 1953, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1954, JZ [14]
  Instruction counter: 1955, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1956, JZ [14]
  Instruction counter: 1957, JUMP [6]
  Instruction counter: 1958, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1959, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1960, JZ [16]
  Instruction counter: 1961, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1962, JZ [14]
  Instruction counter: 1963, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1964, JUMP [13]
  Instruction counter: 1965, JUMP [6]
  Instruction counter: 1966, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1967, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1968, JZ [16]
  Instruction counter: 1969, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1970, JZ [14]
  Instruction counter: 1971, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1972, JZ [14]
  Instruction counter: 1973, JUMP [6]
  Instruction counter: 1974, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1975, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1976, JZ [16]
  Instruction counter: 1977, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1978, JZ [14]
  Instruction counter: 1979, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1980, JZ [14]
  Instruction counter: 1981, JUMP [6]
  Instruction counter: 1982, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1983, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1984, JZ [16]
  Instruction counter: 1985, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1986, JZ [14]
  Instruction counter: 1987, ADD ['R7', 'R6', 'R7']
  Instruction counter: 1988, JUMP [13]
  Instruction counter: 1989, JUMP [6]
  Instruction counter: 1990, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1991, SUB ['R9', 'R6', 'R10']
  Instruction counter: 1992, JZ [16]
  Instruction counter: 1993, MOD ['R6', 'R8', 'R11']
  Instruction counter: 1994, JZ [14]
  Instruction counter: 1995, MOD ['R6', 'R15', 'R11']
  Instruction counter: 1996, JZ [14]
  Instruction counter: 1997, JUMP [6]
  Instruction counter: 1998, ADD ['R6', 'R1', 'R6']
  Instruction counter: 1999, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2000, JZ [16]
  Instruction counter: 2001, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2002, JZ [14]
  Instruction counter: 2003, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2004, JZ [14]
  Instruction counter: 2005, JUMP [6]
  Instruction counter: 2006, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2007, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2008, JZ [16]
  Instruction counter: 2009, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2010, JZ [14]
  Instruction counter: 2011, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2012, JUMP [13]
  Instruction counter: 2013, JUMP [6]
  Instruction counter: 2014, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2015, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2016, JZ [16]
  Instruction counter: 2017, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2018, JZ [14]
  Instruction counter: 2019, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2020, JZ [14]
  Instruction counter: 2021, JUMP [6]
  Instruction counter: 2022, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2023, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2024, JZ [16]
  Instruction counter: 2025, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2026, JZ [14]
  Instruction counter: 2027, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2028, JZ [14]
  Instruction counter: 2029, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2030, JUMP [13]
  Instruction counter: 2031, JUMP [6]
  Instruction counter: 2032, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2033, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2034, JZ [16]
  Instruction counter: 2035, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2036, JZ [14]
  Instruction counter: 2037, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2038, JUMP [13]
  Instruction counter: 2039, JUMP [6]
  Instruction counter: 2040, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2041, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2042, JZ [16]
  Instruction counter: 2043, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2044, JZ [14]
  Instruction counter: 2045, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2046, JZ [14]
  Instruction counter: 2047, JUMP [6]
  Instruction counter: 2048, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2049, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2050, JZ [16]
  Instruction counter: 2051, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2052, JZ [14]
  Instruction counter: 2053, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2054, JZ [14]
  Instruction counter: 2055, JUMP [6]
  Instruction counter: 2056, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2057, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2058, JZ [16]
  Instruction counter: 2059, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2060, JZ [14]
  Instruction counter: 2061, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2062, JUMP [13]
  Instruction counter: 2063, JUMP [6]
  Instruction counter: 2064, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2065, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2066, JZ [16]
  Instruction counter: 2067, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2068, JZ [14]
  Instruction counter: 2069, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2070, JZ [14]
  Instruction counter: 2071, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2072, JUMP [13]
  Instruction counter: 2073, JUMP [6]
  Instruction counter: 2074, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2075, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2076, JZ [16]
  Instruction counter: 2077, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2078, JZ [14]
  Instruction counter: 2079, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2080, JZ [14]
  Instruction counter: 2081, JUMP [6]
  Instruction counter: 2082, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2083, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2084, JZ [16]
  Instruction counter: 2085, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2086, JZ [14]
  Instruction counter: 2087, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2088, JUMP [13]
  Instruction counter: 2089, JUMP [6]
  Instruction counter: 2090, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2091, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2092, JZ [16]
  Instruction counter: 2093, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2094, JZ [14]
  Instruction counter: 2095, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2096, JZ [14]
  Instruction counter: 2097, JUMP [6]
  Instruction counter: 2098, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2099, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2100, JZ [16]
  Instruction counter: 2101, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2102, JZ [14]
  Instruction counter: 2103, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2104, JZ [14]
  Instruction counter: 2105, JUMP [6]
  Instruction counter: 2106, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2107, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2108, JZ [16]
  Instruction counter: 2109, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2110, JZ [14]
  Instruction counter: 2111, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2112, JUMP [13]
  Instruction counter: 2113, JUMP [6]
  Instruction counter: 2114, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2115, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2116, JZ [16]
  Instruction counter: 2117, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2118, JZ [14]
  Instruction counter: 2119, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2120, JZ [14]
  Instruction counter: 2121, JUMP [6]
  Instruction counter: 2122, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2123, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2124, JZ [16]
  Instruction counter: 2125, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2126, JZ [14]
  Instruction counter: 2127, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2128, JZ [14]
  Instruction counter: 2129, JUMP [6]
  Instruction counter: 2130, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2131, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2132, JZ [16]
  Instruction counter: 2133, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2134, JZ [14]
  Instruction counter: 2135, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2136, JUMP [13]
  Instruction counter: 2137, JUMP [6]
  Instruction counter: 2138, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2139, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2140, JZ [16]
  Instruction counter: 2141, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2142, JZ [14]
  Instruction counter: 2143, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2144, JZ [14]
  Instruction counter: 2145, JUMP [6]
  Instruction counter: 2146, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2147, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2148, JZ [16]
  Instruction counter: 2149, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2150, JZ [14]
  Instruction counter: 2151, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2152, JZ [14]
  Instruction counter: 2153, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2154, JUMP [13]
  Instruction counter: 2155, JUMP [6]
  Instruction counter: 2156, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2157, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2158, JZ [16]
  Instruction counter: 2159, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2160, JZ [14]
  Instruction counter: 2161, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2162, JUMP [13]
  Instruction counter: 2163, JUMP [6]
  Instruction counter: 2164, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2165, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2166, JZ [16]
  Instruction counter: 2167, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2168, JZ [14]
  Instruction counter: 2169, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2170, JZ [14]
  Instruction counter: 2171, JUMP [6]
  Instruction counter: 2172, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2173, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2174, JZ [16]
  Instruction counter: 2175, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2176, JZ [14]
  Instruction counter: 2177, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2178, JZ [14]
  Instruction counter: 2179, JUMP [6]
  Instruction counter: 2180, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2181, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2182, JZ [16]
  Instruction counter: 2183, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2184, JZ [14]
  Instruction counter: 2185, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2186, JUMP [13]
  Instruction counter: 2187, JUMP [6]
  Instruction counter: 2188, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2189, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2190, JZ [16]
  Instruction counter: 2191, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2192, JZ [14]
  Instruction counter: 2193, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2194, JZ [14]
  Instruction counter: 2195, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2196, JUMP [13]
  Instruction counter: 2197, JUMP [6]
  Instruction counter: 2198, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2199, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2200, JZ [16]
  Instruction counter: 2201, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2202, JZ [14]
  Instruction counter: 2203, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2204, JZ [14]
  Instruction counter: 2205, JUMP [6]
  Instruction counter: 2206, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2207, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2208, JZ [16]
  Instruction counter: 2209, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2210, JZ [14]
  Instruction counter: 2211, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2212, JUMP [13]
  Instruction counter: 2213, JUMP [6]
  Instruction counter: 2214, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2215, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2216, JZ [16]
  Instruction counter: 2217, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2218, JZ [14]
  Instruction counter: 2219, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2220, JZ [14]
  Instruction counter: 2221, JUMP [6]
  Instruction counter: 2222, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2223, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2224, JZ [16]
  Instruction counter: 2225, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2226, JZ [14]
  Instruction counter: 2227, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2228, JZ [14]
  Instruction counter: 2229, JUMP [6]
  Instruction counter: 2230, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2231, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2232, JZ [16]
  Instruction counter: 2233, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2234, JZ [14]
  Instruction counter: 2235, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2236, JUMP [13]
  Instruction counter: 2237, JUMP [6]
  Instruction counter: 2238, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2239, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2240, JZ [16]
  Instruction counter: 2241, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2242, JZ [14]
  Instruction counter: 2243, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2244, JZ [14]
  Instruction counter: 2245, JUMP [6]
  Instruction counter: 2246, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2247, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2248, JZ [16]
  Instruction counter: 2249, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2250, JZ [14]
  Instruction counter: 2251, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2252, JZ [14]
  Instruction counter: 2253, JUMP [6]
  Instruction counter: 2254, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2255, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2256, JZ [16]
  Instruction counter: 2257, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2258, JZ [14]
  Instruction counter: 2259, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2260, JUMP [13]
  Instruction counter: 2261, JUMP [6]
  Instruction counter: 2262, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2263, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2264, JZ [16]
  Instruction counter: 2265, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2266, JZ [14]
  Instruction counter: 2267, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2268, JZ [14]
  Instruction counter: 2269, JUMP [6]
  Instruction counter: 2270, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2271, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2272, JZ [16]
  Instruction counter: 2273, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2274, JZ [14]
  Instruction counter: 2275, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2276, JZ [14]
  Instruction counter: 2277, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2278, JUMP [13]
  Instruction counter: 2279, JUMP [6]
  Instruction counter: 2280, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2281, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2282, JZ [16]
  Instruction counter: 2283, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2284, JZ [14]
  Instruction counter: 2285, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2286, JUMP [13]
  Instruction counter: 2287, JUMP [6]
  Instruction counter: 2288, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2289, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2290, JZ [16]
  Instruction counter: 2291, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2292, JZ [14]
  Instruction counter: 2293, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2294, JZ [14]
  Instruction counter: 2295, JUMP [6]
  Instruction counter: 2296, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2297, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2298, JZ [16]
  Instruction counter: 2299, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2300, JZ [14]
  Instruction counter: 2301, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2302, JZ [14]
  Instruction counter: 2303, JUMP [6]
  Instruction counter: 2304, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2305, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2306, JZ [16]
  Instruction counter: 2307, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2308, JZ [14]
  Instruction counter: 2309, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2310, JUMP [13]
  Instruction counter: 2311, JUMP [6]
  Instruction counter: 2312, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2313, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2314, JZ [16]
  Instruction counter: 2315, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2316, JZ [14]
  Instruction counter: 2317, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2318, JZ [14]
  Instruction counter: 2319, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2320, JUMP [13]
  Instruction counter: 2321, JUMP [6]
  Instruction counter: 2322, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2323, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2324, JZ [16]
  Instruction counter: 2325, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2326, JZ [14]
  Instruction counter: 2327, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2328, JZ [14]
  Instruction counter: 2329, JUMP [6]
  Instruction counter: 2330, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2331, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2332, JZ [16]
  Instruction counter: 2333, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2334, JZ [14]
  Instruction counter: 2335, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2336, JUMP [13]
  Instruction counter: 2337, JUMP [6]
  Instruction counter: 2338, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2339, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2340, JZ [16]
  Instruction counter: 2341, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2342, JZ [14]
  Instruction counter: 2343, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2344, JZ [14]
  Instruction counter: 2345, JUMP [6]
  Instruction counter: 2346, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2347, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2348, JZ [16]
  Instruction counter: 2349, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2350, JZ [14]
  Instruction counter: 2351, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2352, JZ [14]
  Instruction counter: 2353, JUMP [6]
  Instruction counter: 2354, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2355, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2356, JZ [16]
  Instruction counter: 2357, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2358, JZ [14]
  Instruction counter: 2359, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2360, JUMP [13]
  Instruction counter: 2361, JUMP [6]
  Instruction counter: 2362, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2363, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2364, JZ [16]
  Instruction counter: 2365, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2366, JZ [14]
  Instruction counter: 2367, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2368, JZ [14]
  Instruction counter: 2369, JUMP [6]
  Instruction counter: 2370, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2371, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2372, JZ [16]
  Instruction counter: 2373, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2374, JZ [14]
  Instruction counter: 2375, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2376, JZ [14]
  Instruction counter: 2377, JUMP [6]
  Instruction counter: 2378, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2379, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2380, JZ [16]
  Instruction counter: 2381, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2382, JZ [14]
  Instruction counter: 2383, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2384, JUMP [13]
  Instruction counter: 2385, JUMP [6]
  Instruction counter: 2386, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2387, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2388, JZ [16]
  Instruction counter: 2389, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2390, JZ [14]
  Instruction counter: 2391, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2392, JZ [14]
  Instruction counter: 2393, JUMP [6]
  Instruction counter: 2394, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2395, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2396, JZ [16]
  Instruction counter: 2397, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2398, JZ [14]
  Instruction counter: 2399, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2400, JZ [14]
  Instruction counter: 2401, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2402, JUMP [13]
  Instruction counter: 2403, JUMP [6]
  Instruction counter: 2404, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2405, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2406, JZ [16]
  Instruction counter: 2407, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2408, JZ [14]
  Instruction counter: 2409, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2410, JUMP [13]
  Instruction counter: 2411, JUMP [6]
  Instruction counter: 2412, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2413, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2414, JZ [16]
  Instruction counter: 2415, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2416, JZ [14]
  Instruction counter: 2417, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2418, JZ [14]
  Instruction counter: 2419, JUMP [6]
  Instruction counter: 2420, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2421, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2422, JZ [16]
  Instruction counter: 2423, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2424, JZ [14]
  Instruction counter: 2425, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2426, JZ [14]
  Instruction counter: 2427, JUMP [6]
  Instruction counter: 2428, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2429, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2430, JZ [16]
  Instruction counter: 2431, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2432, JZ [14]
  Instruction counter: 2433, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2434, JUMP [13]
  Instruction counter: 2435, JUMP [6]
  Instruction counter: 2436, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2437, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2438, JZ [16]
  Instruction counter: 2439, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2440, JZ [14]
  Instruction counter: 2441, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2442, JZ [14]
  Instruction counter: 2443, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2444, JUMP [13]
  Instruction counter: 2445, JUMP [6]
  Instruction counter: 2446, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2447, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2448, JZ [16]
  Instruction counter: 2449, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2450, JZ [14]
  Instruction counter: 2451, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2452, JZ [14]
  Instruction counter: 2453, JUMP [6]
  Instruction counter: 2454, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2455, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2456, JZ [16]
  Instruction counter: 2457, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2458, JZ [14]
  Instruction counter: 2459, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2460, JUMP [13]
  Instruction counter: 2461, JUMP [6]
  Instruction counter: 2462, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2463, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2464, JZ [16]
  Instruction counter: 2465, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2466, JZ [14]
  Instruction counter: 2467, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2468, JZ [14]
  Instruction counter: 2469, JUMP [6]
  Instruction counter: 2470, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2471, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2472, JZ [16]
  Instruction counter: 2473, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2474, JZ [14]
  Instruction counter: 2475, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2476, JZ [14]
  Instruction counter: 2477, JUMP [6]
  Instruction counter: 2478, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2479, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2480, JZ [16]
  Instruction counter: 2481, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2482, JZ [14]
  Instruction counter: 2483, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2484, JUMP [13]
  Instruction counter: 2485, JUMP [6]
  Instruction counter: 2486, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2487, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2488, JZ [16]
  Instruction counter: 2489, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2490, JZ [14]
  Instruction counter: 2491, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2492, JZ [14]
  Instruction counter: 2493, JUMP [6]
  Instruction counter: 2494, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2495, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2496, JZ [16]
  Instruction counter: 2497, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2498, JZ [14]
  Instruction counter: 2499, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2500, JZ [14]
  Instruction counter: 2501, JUMP [6]
  Instruction counter: 2502, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2503, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2504, JZ [16]
  Instruction counter: 2505, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2506, JZ [14]
  Instruction counter: 2507, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2508, JUMP [13]
  Instruction counter: 2509, JUMP [6]
  Instruction counter: 2510, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2511, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2512, JZ [16]
  Instruction counter: 2513, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2514, JZ [14]
  Instruction counter: 2515, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2516, JZ [14]
  Instruction counter: 2517, JUMP [6]
  Instruction counter: 2518, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2519, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2520, JZ [16]
  Instruction counter: 2521, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2522, JZ [14]
  Instruction counter: 2523, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2524, JZ [14]
  Instruction counter: 2525, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2526, JUMP [13]
  Instruction counter: 2527, JUMP [6]
  Instruction counter: 2528, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2529, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2530, JZ [16]
  Instruction counter: 2531, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2532, JZ [14]
  Instruction counter: 2533, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2534, JUMP [13]
  Instruction counter: 2535, JUMP [6]
  Instruction counter: 2536, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2537, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2538, JZ [16]
  Instruction counter: 2539, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2540, JZ [14]
  Instruction counter: 2541, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2542, JZ [14]
  Instruction counter: 2543, JUMP [6]
  Instruction counter: 2544, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2545, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2546, JZ [16]
  Instruction counter: 2547, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2548, JZ [14]
  Instruction counter: 2549, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2550, JZ [14]
  Instruction counter: 2551, JUMP [6]
  Instruction counter: 2552, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2553, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2554, JZ [16]
  Instruction counter: 2555, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2556, JZ [14]
  Instruction counter: 2557, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2558, JUMP [13]
  Instruction counter: 2559, JUMP [6]
  Instruction counter: 2560, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2561, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2562, JZ [16]
  Instruction counter: 2563, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2564, JZ [14]
  Instruction counter: 2565, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2566, JZ [14]
  Instruction counter: 2567, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2568, JUMP [13]
  Instruction counter: 2569, JUMP [6]
  Instruction counter: 2570, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2571, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2572, JZ [16]
  Instruction counter: 2573, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2574, JZ [14]
  Instruction counter: 2575, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2576, JZ [14]
  Instruction counter: 2577, JUMP [6]
  Instruction counter: 2578, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2579, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2580, JZ [16]
  Instruction counter: 2581, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2582, JZ [14]
  Instruction counter: 2583, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2584, JUMP [13]
  Instruction counter: 2585, JUMP [6]
  Instruction counter: 2586, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2587, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2588, JZ [16]
  Instruction counter: 2589, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2590, JZ [14]
  Instruction counter: 2591, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2592, JZ [14]
  Instruction counter: 2593, JUMP [6]
  Instruction counter: 2594, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2595, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2596, JZ [16]
  Instruction counter: 2597, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2598, JZ [14]
  Instruction counter: 2599, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2600, JZ [14]
  Instruction counter: 2601, JUMP [6]
  Instruction counter: 2602, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2603, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2604, JZ [16]
  Instruction counter: 2605, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2606, JZ [14]
  Instruction counter: 2607, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2608, JUMP [13]
  Instruction counter: 2609, JUMP [6]
  Instruction counter: 2610, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2611, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2612, JZ [16]
  Instruction counter: 2613, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2614, JZ [14]
  Instruction counter: 2615, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2616, JZ [14]
  Instruction counter: 2617, JUMP [6]
  Instruction counter: 2618, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2619, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2620, JZ [16]
  Instruction counter: 2621, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2622, JZ [14]
  Instruction counter: 2623, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2624, JZ [14]
  Instruction counter: 2625, JUMP [6]
  Instruction counter: 2626, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2627, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2628, JZ [16]
  Instruction counter: 2629, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2630, JZ [14]
  Instruction counter: 2631, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2632, JUMP [13]
  Instruction counter: 2633, JUMP [6]
  Instruction counter: 2634, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2635, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2636, JZ [16]
  Instruction counter: 2637, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2638, JZ [14]
  Instruction counter: 2639, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2640, JZ [14]
  Instruction counter: 2641, JUMP [6]
  Instruction counter: 2642, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2643, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2644, JZ [16]
  Instruction counter: 2645, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2646, JZ [14]
  Instruction counter: 2647, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2648, JZ [14]
  Instruction counter: 2649, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2650, JUMP [13]
  Instruction counter: 2651, JUMP [6]
  Instruction counter: 2652, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2653, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2654, JZ [16]
  Instruction counter: 2655, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2656, JZ [14]
  Instruction counter: 2657, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2658, JUMP [13]
  Instruction counter: 2659, JUMP [6]
  Instruction counter: 2660, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2661, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2662, JZ [16]
  Instruction counter: 2663, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2664, JZ [14]
  Instruction counter: 2665, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2666, JZ [14]
  Instruction counter: 2667, JUMP [6]
  Instruction counter: 2668, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2669, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2670, JZ [16]
  Instruction counter: 2671, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2672, JZ [14]
  Instruction counter: 2673, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2674, JZ [14]
  Instruction counter: 2675, JUMP [6]
  Instruction counter: 2676, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2677, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2678, JZ [16]
  Instruction counter: 2679, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2680, JZ [14]
  Instruction counter: 2681, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2682, JUMP [13]
  Instruction counter: 2683, JUMP [6]
  Instruction counter: 2684, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2685, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2686, JZ [16]
  Instruction counter: 2687, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2688, JZ [14]
  Instruction counter: 2689, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2690, JZ [14]
  Instruction counter: 2691, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2692, JUMP [13]
  Instruction counter: 2693, JUMP [6]
  Instruction counter: 2694, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2695, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2696, JZ [16]
  Instruction counter: 2697, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2698, JZ [14]
  Instruction counter: 2699, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2700, JZ [14]
  Instruction counter: 2701, JUMP [6]
  Instruction counter: 2702, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2703, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2704, JZ [16]
  Instruction counter: 2705, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2706, JZ [14]
  Instruction counter: 2707, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2708, JUMP [13]
  Instruction counter: 2709, JUMP [6]
  Instruction counter: 2710, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2711, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2712, JZ [16]
  Instruction counter: 2713, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2714, JZ [14]
  Instruction counter: 2715, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2716, JZ [14]
  Instruction counter: 2717, JUMP [6]
  Instruction counter: 2718, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2719, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2720, JZ [16]
  Instruction counter: 2721, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2722, JZ [14]
  Instruction counter: 2723, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2724, JZ [14]
  Instruction counter: 2725, JUMP [6]
  Instruction counter: 2726, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2727, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2728, JZ [16]
  Instruction counter: 2729, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2730, JZ [14]
  Instruction counter: 2731, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2732, JUMP [13]
  Instruction counter: 2733, JUMP [6]
  Instruction counter: 2734, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2735, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2736, JZ [16]
  Instruction counter: 2737, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2738, JZ [14]
  Instruction counter: 2739, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2740, JZ [14]
  Instruction counter: 2741, JUMP [6]
  Instruction counter: 2742, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2743, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2744, JZ [16]
  Instruction counter: 2745, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2746, JZ [14]
  Instruction counter: 2747, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2748, JZ [14]
  Instruction counter: 2749, JUMP [6]
  Instruction counter: 2750, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2751, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2752, JZ [16]
  Instruction counter: 2753, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2754, JZ [14]
  Instruction counter: 2755, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2756, JUMP [13]
  Instruction counter: 2757, JUMP [6]
  Instruction counter: 2758, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2759, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2760, JZ [16]
  Instruction counter: 2761, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2762, JZ [14]
  Instruction counter: 2763, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2764, JZ [14]
  Instruction counter: 2765, JUMP [6]
  Instruction counter: 2766, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2767, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2768, JZ [16]
  Instruction counter: 2769, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2770, JZ [14]
  Instruction counter: 2771, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2772, JZ [14]
  Instruction counter: 2773, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2774, JUMP [13]
  Instruction counter: 2775, JUMP [6]
  Instruction counter: 2776, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2777, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2778, JZ [16]
  Instruction counter: 2779, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2780, JZ [14]
  Instruction counter: 2781, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2782, JUMP [13]
  Instruction counter: 2783, JUMP [6]
  Instruction counter: 2784, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2785, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2786, JZ [16]
  Instruction counter: 2787, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2788, JZ [14]
  Instruction counter: 2789, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2790, JZ [14]
  Instruction counter: 2791, JUMP [6]
  Instruction counter: 2792, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2793, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2794, JZ [16]
  Instruction counter: 2795, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2796, JZ [14]
  Instruction counter: 2797, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2798, JZ [14]
  Instruction counter: 2799, JUMP [6]
  Instruction counter: 2800, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2801, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2802, JZ [16]
  Instruction counter: 2803, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2804, JZ [14]
  Instruction counter: 2805, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2806, JUMP [13]
  Instruction counter: 2807, JUMP [6]
  Instruction counter: 2808, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2809, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2810, JZ [16]
  Instruction counter: 2811, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2812, JZ [14]
  Instruction counter: 2813, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2814, JZ [14]
  Instruction counter: 2815, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2816, JUMP [13]
  Instruction counter: 2817, JUMP [6]
  Instruction counter: 2818, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2819, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2820, JZ [16]
  Instruction counter: 2821, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2822, JZ [14]
  Instruction counter: 2823, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2824, JZ [14]
  Instruction counter: 2825, JUMP [6]
  Instruction counter: 2826, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2827, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2828, JZ [16]
  Instruction counter: 2829, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2830, JZ [14]
  Instruction counter: 2831, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2832, JUMP [13]
  Instruction counter: 2833, JUMP [6]
  Instruction counter: 2834, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2835, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2836, JZ [16]
  Instruction counter: 2837, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2838, JZ [14]
  Instruction counter: 2839, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2840, JZ [14]
  Instruction counter: 2841, JUMP [6]
  Instruction counter: 2842, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2843, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2844, JZ [16]
  Instruction counter: 2845, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2846, JZ [14]
  Instruction counter: 2847, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2848, JZ [14]
  Instruction counter: 2849, JUMP [6]
  Instruction counter: 2850, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2851, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2852, JZ [16]
  Instruction counter: 2853, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2854, JZ [14]
  Instruction counter: 2855, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2856, JUMP [13]
  Instruction counter: 2857, JUMP [6]
  Instruction counter: 2858, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2859, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2860, JZ [16]
  Instruction counter: 2861, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2862, JZ [14]
  Instruction counter: 2863, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2864, JZ [14]
  Instruction counter: 2865, JUMP [6]
  Instruction counter: 2866, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2867, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2868, JZ [16]
  Instruction counter: 2869, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2870, JZ [14]
  Instruction counter: 2871, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2872, JZ [14]
  Instruction counter: 2873, JUMP [6]
  Instruction counter: 2874, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2875, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2876, JZ [16]
  Instruction counter: 2877, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2878, JZ [14]
  Instruction counter: 2879, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2880, JUMP [13]
  Instruction counter: 2881, JUMP [6]
  Instruction counter: 2882, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2883, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2884, JZ [16]
  Instruction counter: 2885, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2886, JZ [14]
  Instruction counter: 2887, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2888, JZ [14]
  Instruction counter: 2889, JUMP [6]
  Instruction counter: 2890, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2891, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2892, JZ [16]
  Instruction counter: 2893, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2894, JZ [14]
  Instruction counter: 2895, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2896, JZ [14]
  Instruction counter: 2897, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2898, JUMP [13]
  Instruction counter: 2899, JUMP [6]
  Instruction counter: 2900, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2901, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2902, JZ [16]
  Instruction counter: 2903, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2904, JZ [14]
  Instruction counter: 2905, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2906, JUMP [13]
  Instruction counter: 2907, JUMP [6]
  Instruction counter: 2908, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2909, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2910, JZ [16]
  Instruction counter: 2911, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2912, JZ [14]
  Instruction counter: 2913, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2914, JZ [14]
  Instruction counter: 2915, JUMP [6]
  Instruction counter: 2916, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2917, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2918, JZ [16]
  Instruction counter: 2919, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2920, JZ [14]
  Instruction counter: 2921, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2922, JZ [14]
  Instruction counter: 2923, JUMP [6]
  Instruction counter: 2924, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2925, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2926, JZ [16]
  Instruction counter: 2927, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2928, JZ [14]
  Instruction counter: 2929, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2930, JUMP [13]
  Instruction counter: 2931, JUMP [6]
  Instruction counter: 2932, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2933, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2934, JZ [16]
  Instruction counter: 2935, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2936, JZ [14]
  Instruction counter: 2937, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2938, JZ [14]
  Instruction counter: 2939, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2940, JUMP [13]
  Instruction counter: 2941, JUMP [6]
  Instruction counter: 2942, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2943, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2944, JZ [16]
  Instruction counter: 2945, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2946, JZ [14]
  Instruction counter: 2947, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2948, JZ [14]
  Instruction counter: 2949, JUMP [6]
  Instruction counter: 2950, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2951, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2952, JZ [16]
  Instruction counter: 2953, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2954, JZ [14]
  Instruction counter: 2955, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2956, JUMP [13]
  Instruction counter: 2957, JUMP [6]
  Instruction counter: 2958, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2959, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2960, JZ [16]
  Instruction counter: 2961, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2962, JZ [14]
  Instruction counter: 2963, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2964, JZ [14]
  Instruction counter: 2965, JUMP [6]
  Instruction counter: 2966, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2967, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2968, JZ [16]
  Instruction counter: 2969, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2970, JZ [14]
  Instruction counter: 2971, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2972, JZ [14]
  Instruction counter: 2973, JUMP [6]
  Instruction counter: 2974, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2975, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2976, JZ [16]
  Instruction counter: 2977, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2978, JZ [14]
  Instruction counter: 2979, ADD ['R7', 'R6', 'R7']
  Instruction counter: 2980, JUMP [13]
  Instruction counter: 2981, JUMP [6]
  Instruction counter: 2982, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2983, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2984, JZ [16]
  Instruction counter: 2985, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2986, JZ [14]
  Instruction counter: 2987, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2988, JZ [14]
  Instruction counter: 2989, JUMP [6]
  Instruction counter: 2990, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2991, SUB ['R9', 'R6', 'R10']
  Instruction counter: 2992, JZ [16]
  Instruction counter: 2993, MOD ['R6', 'R8', 'R11']
  Instruction counter: 2994, JZ [14]
  Instruction counter: 2995, MOD ['R6', 'R15', 'R11']
  Instruction counter: 2996, JZ [14]
  Instruction counter: 2997, JUMP [6]
  Instruction counter: 2998, ADD ['R6', 'R1', 'R6']
  Instruction counter: 2999, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3000, JZ [16]
  Instruction counter: 3001, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3002, JZ [14]
  Instruction counter: 3003, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3004, JUMP [13]
  Instruction counter: 3005, JUMP [6]
  Instruction counter: 3006, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3007, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3008, JZ [16]
  Instruction counter: 3009, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3010, JZ [14]
  Instruction counter: 3011, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3012, JZ [14]
  Instruction counter: 3013, JUMP [6]
  Instruction counter: 3014, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3015, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3016, JZ [16]
  Instruction counter: 3017, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3018, JZ [14]
  Instruction counter: 3019, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3020, JZ [14]
  Instruction counter: 3021, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3022, JUMP [13]
  Instruction counter: 3023, JUMP [6]
  Instruction counter: 3024, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3025, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3026, JZ [16]
  Instruction counter: 3027, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3028, JZ [14]
  Instruction counter: 3029, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3030, JUMP [13]
  Instruction counter: 3031, JUMP [6]
  Instruction counter: 3032, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3033, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3034, JZ [16]
  Instruction counter: 3035, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3036, JZ [14]
  Instruction counter: 3037, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3038, JZ [14]
  Instruction counter: 3039, JUMP [6]
  Instruction counter: 3040, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3041, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3042, JZ [16]
  Instruction counter: 3043, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3044, JZ [14]
  Instruction counter: 3045, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3046, JZ [14]
  Instruction counter: 3047, JUMP [6]
  Instruction counter: 3048, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3049, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3050, JZ [16]
  Instruction counter: 3051, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3052, JZ [14]
  Instruction counter: 3053, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3054, JUMP [13]
  Instruction counter: 3055, JUMP [6]
  Instruction counter: 3056, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3057, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3058, JZ [16]
  Instruction counter: 3059, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3060, JZ [14]
  Instruction counter: 3061, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3062, JZ [14]
  Instruction counter: 3063, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3064, JUMP [13]
  Instruction counter: 3065, JUMP [6]
  Instruction counter: 3066, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3067, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3068, JZ [16]
  Instruction counter: 3069, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3070, JZ [14]
  Instruction counter: 3071, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3072, JZ [14]
  Instruction counter: 3073, JUMP [6]
  Instruction counter: 3074, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3075, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3076, JZ [16]
  Instruction counter: 3077, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3078, JZ [14]
  Instruction counter: 3079, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3080, JUMP [13]
  Instruction counter: 3081, JUMP [6]
  Instruction counter: 3082, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3083, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3084, JZ [16]
  Instruction counter: 3085, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3086, JZ [14]
  Instruction counter: 3087, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3088, JZ [14]
  Instruction counter: 3089, JUMP [6]
  Instruction counter: 3090, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3091, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3092, JZ [16]
  Instruction counter: 3093, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3094, JZ [14]
  Instruction counter: 3095, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3096, JZ [14]
  Instruction counter: 3097, JUMP [6]
  Instruction counter: 3098, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3099, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3100, JZ [16]
  Instruction counter: 3101, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3102, JZ [14]
  Instruction counter: 3103, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3104, JUMP [13]
  Instruction counter: 3105, JUMP [6]
  Instruction counter: 3106, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3107, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3108, JZ [16]
  Instruction counter: 3109, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3110, JZ [14]
  Instruction counter: 3111, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3112, JZ [14]
  Instruction counter: 3113, JUMP [6]
  Instruction counter: 3114, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3115, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3116, JZ [16]
  Instruction counter: 3117, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3118, JZ [14]
  Instruction counter: 3119, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3120, JZ [14]
  Instruction counter: 3121, JUMP [6]
  Instruction counter: 3122, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3123, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3124, JZ [16]
  Instruction counter: 3125, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3126, JZ [14]
  Instruction counter: 3127, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3128, JUMP [13]
  Instruction counter: 3129, JUMP [6]
  Instruction counter: 3130, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3131, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3132, JZ [16]
  Instruction counter: 3133, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3134, JZ [14]
  Instruction counter: 3135, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3136, JZ [14]
  Instruction counter: 3137, JUMP [6]
  Instruction counter: 3138, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3139, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3140, JZ [16]
  Instruction counter: 3141, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3142, JZ [14]
  Instruction counter: 3143, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3144, JZ [14]
  Instruction counter: 3145, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3146, JUMP [13]
  Instruction counter: 3147, JUMP [6]
  Instruction counter: 3148, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3149, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3150, JZ [16]
  Instruction counter: 3151, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3152, JZ [14]
  Instruction counter: 3153, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3154, JUMP [13]
  Instruction counter: 3155, JUMP [6]
  Instruction counter: 3156, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3157, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3158, JZ [16]
  Instruction counter: 3159, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3160, JZ [14]
  Instruction counter: 3161, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3162, JZ [14]
  Instruction counter: 3163, JUMP [6]
  Instruction counter: 3164, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3165, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3166, JZ [16]
  Instruction counter: 3167, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3168, JZ [14]
  Instruction counter: 3169, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3170, JZ [14]
  Instruction counter: 3171, JUMP [6]
  Instruction counter: 3172, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3173, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3174, JZ [16]
  Instruction counter: 3175, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3176, JZ [14]
  Instruction counter: 3177, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3178, JUMP [13]
  Instruction counter: 3179, JUMP [6]
  Instruction counter: 3180, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3181, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3182, JZ [16]
  Instruction counter: 3183, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3184, JZ [14]
  Instruction counter: 3185, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3186, JZ [14]
  Instruction counter: 3187, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3188, JUMP [13]
  Instruction counter: 3189, JUMP [6]
  Instruction counter: 3190, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3191, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3192, JZ [16]
  Instruction counter: 3193, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3194, JZ [14]
  Instruction counter: 3195, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3196, JZ [14]
  Instruction counter: 3197, JUMP [6]
  Instruction counter: 3198, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3199, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3200, JZ [16]
  Instruction counter: 3201, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3202, JZ [14]
  Instruction counter: 3203, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3204, JUMP [13]
  Instruction counter: 3205, JUMP [6]
  Instruction counter: 3206, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3207, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3208, JZ [16]
  Instruction counter: 3209, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3210, JZ [14]
  Instruction counter: 3211, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3212, JZ [14]
  Instruction counter: 3213, JUMP [6]
  Instruction counter: 3214, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3215, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3216, JZ [16]
  Instruction counter: 3217, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3218, JZ [14]
  Instruction counter: 3219, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3220, JZ [14]
  Instruction counter: 3221, JUMP [6]
  Instruction counter: 3222, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3223, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3224, JZ [16]
  Instruction counter: 3225, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3226, JZ [14]
  Instruction counter: 3227, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3228, JUMP [13]
  Instruction counter: 3229, JUMP [6]
  Instruction counter: 3230, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3231, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3232, JZ [16]
  Instruction counter: 3233, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3234, JZ [14]
  Instruction counter: 3235, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3236, JZ [14]
  Instruction counter: 3237, JUMP [6]
  Instruction counter: 3238, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3239, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3240, JZ [16]
  Instruction counter: 3241, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3242, JZ [14]
  Instruction counter: 3243, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3244, JZ [14]
  Instruction counter: 3245, JUMP [6]
  Instruction counter: 3246, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3247, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3248, JZ [16]
  Instruction counter: 3249, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3250, JZ [14]
  Instruction counter: 3251, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3252, JUMP [13]
  Instruction counter: 3253, JUMP [6]
  Instruction counter: 3254, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3255, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3256, JZ [16]
  Instruction counter: 3257, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3258, JZ [14]
  Instruction counter: 3259, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3260, JZ [14]
  Instruction counter: 3261, JUMP [6]
  Instruction counter: 3262, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3263, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3264, JZ [16]
  Instruction counter: 3265, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3266, JZ [14]
  Instruction counter: 3267, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3268, JZ [14]
  Instruction counter: 3269, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3270, JUMP [13]
  Instruction counter: 3271, JUMP [6]
  Instruction counter: 3272, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3273, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3274, JZ [16]
  Instruction counter: 3275, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3276, JZ [14]
  Instruction counter: 3277, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3278, JUMP [13]
  Instruction counter: 3279, JUMP [6]
  Instruction counter: 3280, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3281, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3282, JZ [16]
  Instruction counter: 3283, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3284, JZ [14]
  Instruction counter: 3285, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3286, JZ [14]
  Instruction counter: 3287, JUMP [6]
  Instruction counter: 3288, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3289, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3290, JZ [16]
  Instruction counter: 3291, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3292, JZ [14]
  Instruction counter: 3293, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3294, JZ [14]
  Instruction counter: 3295, JUMP [6]
  Instruction counter: 3296, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3297, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3298, JZ [16]
  Instruction counter: 3299, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3300, JZ [14]
  Instruction counter: 3301, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3302, JUMP [13]
  Instruction counter: 3303, JUMP [6]
  Instruction counter: 3304, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3305, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3306, JZ [16]
  Instruction counter: 3307, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3308, JZ [14]
  Instruction counter: 3309, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3310, JZ [14]
  Instruction counter: 3311, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3312, JUMP [13]
  Instruction counter: 3313, JUMP [6]
  Instruction counter: 3314, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3315, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3316, JZ [16]
  Instruction counter: 3317, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3318, JZ [14]
  Instruction counter: 3319, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3320, JZ [14]
  Instruction counter: 3321, JUMP [6]
  Instruction counter: 3322, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3323, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3324, JZ [16]
  Instruction counter: 3325, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3326, JZ [14]
  Instruction counter: 3327, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3328, JUMP [13]
  Instruction counter: 3329, JUMP [6]
  Instruction counter: 3330, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3331, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3332, JZ [16]
  Instruction counter: 3333, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3334, JZ [14]
  Instruction counter: 3335, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3336, JZ [14]
  Instruction counter: 3337, JUMP [6]
  Instruction counter: 3338, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3339, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3340, JZ [16]
  Instruction counter: 3341, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3342, JZ [14]
  Instruction counter: 3343, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3344, JZ [14]
  Instruction counter: 3345, JUMP [6]
  Instruction counter: 3346, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3347, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3348, JZ [16]
  Instruction counter: 3349, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3350, JZ [14]
  Instruction counter: 3351, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3352, JUMP [13]
  Instruction counter: 3353, JUMP [6]
  Instruction counter: 3354, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3355, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3356, JZ [16]
  Instruction counter: 3357, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3358, JZ [14]
  Instruction counter: 3359, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3360, JZ [14]
  Instruction counter: 3361, JUMP [6]
  Instruction counter: 3362, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3363, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3364, JZ [16]
  Instruction counter: 3365, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3366, JZ [14]
  Instruction counter: 3367, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3368, JZ [14]
  Instruction counter: 3369, JUMP [6]
  Instruction counter: 3370, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3371, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3372, JZ [16]
  Instruction counter: 3373, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3374, JZ [14]
  Instruction counter: 3375, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3376, JUMP [13]
  Instruction counter: 3377, JUMP [6]
  Instruction counter: 3378, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3379, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3380, JZ [16]
  Instruction counter: 3381, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3382, JZ [14]
  Instruction counter: 3383, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3384, JZ [14]
  Instruction counter: 3385, JUMP [6]
  Instruction counter: 3386, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3387, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3388, JZ [16]
  Instruction counter: 3389, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3390, JZ [14]
  Instruction counter: 3391, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3392, JZ [14]
  Instruction counter: 3393, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3394, JUMP [13]
  Instruction counter: 3395, JUMP [6]
  Instruction counter: 3396, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3397, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3398, JZ [16]
  Instruction counter: 3399, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3400, JZ [14]
  Instruction counter: 3401, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3402, JUMP [13]
  Instruction counter: 3403, JUMP [6]
  Instruction counter: 3404, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3405, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3406, JZ [16]
  Instruction counter: 3407, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3408, JZ [14]
  Instruction counter: 3409, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3410, JZ [14]
  Instruction counter: 3411, JUMP [6]
  Instruction counter: 3412, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3413, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3414, JZ [16]
  Instruction counter: 3415, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3416, JZ [14]
  Instruction counter: 3417, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3418, JZ [14]
  Instruction counter: 3419, JUMP [6]
  Instruction counter: 3420, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3421, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3422, JZ [16]
  Instruction counter: 3423, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3424, JZ [14]
  Instruction counter: 3425, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3426, JUMP [13]
  Instruction counter: 3427, JUMP [6]
  Instruction counter: 3428, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3429, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3430, JZ [16]
  Instruction counter: 3431, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3432, JZ [14]
  Instruction counter: 3433, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3434, JZ [14]
  Instruction counter: 3435, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3436, JUMP [13]
  Instruction counter: 3437, JUMP [6]
  Instruction counter: 3438, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3439, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3440, JZ [16]
  Instruction counter: 3441, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3442, JZ [14]
  Instruction counter: 3443, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3444, JZ [14]
  Instruction counter: 3445, JUMP [6]
  Instruction counter: 3446, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3447, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3448, JZ [16]
  Instruction counter: 3449, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3450, JZ [14]
  Instruction counter: 3451, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3452, JUMP [13]
  Instruction counter: 3453, JUMP [6]
  Instruction counter: 3454, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3455, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3456, JZ [16]
  Instruction counter: 3457, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3458, JZ [14]
  Instruction counter: 3459, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3460, JZ [14]
  Instruction counter: 3461, JUMP [6]
  Instruction counter: 3462, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3463, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3464, JZ [16]
  Instruction counter: 3465, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3466, JZ [14]
  Instruction counter: 3467, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3468, JZ [14]
  Instruction counter: 3469, JUMP [6]
  Instruction counter: 3470, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3471, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3472, JZ [16]
  Instruction counter: 3473, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3474, JZ [14]
  Instruction counter: 3475, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3476, JUMP [13]
  Instruction counter: 3477, JUMP [6]
  Instruction counter: 3478, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3479, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3480, JZ [16]
  Instruction counter: 3481, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3482, JZ [14]
  Instruction counter: 3483, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3484, JZ [14]
  Instruction counter: 3485, JUMP [6]
  Instruction counter: 3486, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3487, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3488, JZ [16]
  Instruction counter: 3489, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3490, JZ [14]
  Instruction counter: 3491, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3492, JZ [14]
  Instruction counter: 3493, JUMP [6]
  Instruction counter: 3494, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3495, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3496, JZ [16]
  Instruction counter: 3497, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3498, JZ [14]
  Instruction counter: 3499, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3500, JUMP [13]
  Instruction counter: 3501, JUMP [6]
  Instruction counter: 3502, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3503, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3504, JZ [16]
  Instruction counter: 3505, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3506, JZ [14]
  Instruction counter: 3507, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3508, JZ [14]
  Instruction counter: 3509, JUMP [6]
  Instruction counter: 3510, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3511, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3512, JZ [16]
  Instruction counter: 3513, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3514, JZ [14]
  Instruction counter: 3515, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3516, JZ [14]
  Instruction counter: 3517, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3518, JUMP [13]
  Instruction counter: 3519, JUMP [6]
  Instruction counter: 3520, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3521, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3522, JZ [16]
  Instruction counter: 3523, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3524, JZ [14]
  Instruction counter: 3525, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3526, JUMP [13]
  Instruction counter: 3527, JUMP [6]
  Instruction counter: 3528, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3529, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3530, JZ [16]
  Instruction counter: 3531, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3532, JZ [14]
  Instruction counter: 3533, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3534, JZ [14]
  Instruction counter: 3535, JUMP [6]
  Instruction counter: 3536, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3537, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3538, JZ [16]
  Instruction counter: 3539, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3540, JZ [14]
  Instruction counter: 3541, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3542, JZ [14]
  Instruction counter: 3543, JUMP [6]
  Instruction counter: 3544, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3545, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3546, JZ [16]
  Instruction counter: 3547, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3548, JZ [14]
  Instruction counter: 3549, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3550, JUMP [13]
  Instruction counter: 3551, JUMP [6]
  Instruction counter: 3552, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3553, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3554, JZ [16]
  Instruction counter: 3555, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3556, JZ [14]
  Instruction counter: 3557, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3558, JZ [14]
  Instruction counter: 3559, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3560, JUMP [13]
  Instruction counter: 3561, JUMP [6]
  Instruction counter: 3562, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3563, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3564, JZ [16]
  Instruction counter: 3565, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3566, JZ [14]
  Instruction counter: 3567, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3568, JZ [14]
  Instruction counter: 3569, JUMP [6]
  Instruction counter: 3570, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3571, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3572, JZ [16]
  Instruction counter: 3573, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3574, JZ [14]
  Instruction counter: 3575, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3576, JUMP [13]
  Instruction counter: 3577, JUMP [6]
  Instruction counter: 3578, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3579, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3580, JZ [16]
  Instruction counter: 3581, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3582, JZ [14]
  Instruction counter: 3583, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3584, JZ [14]
  Instruction counter: 3585, JUMP [6]
  Instruction counter: 3586, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3587, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3588, JZ [16]
  Instruction counter: 3589, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3590, JZ [14]
  Instruction counter: 3591, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3592, JZ [14]
  Instruction counter: 3593, JUMP [6]
  Instruction counter: 3594, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3595, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3596, JZ [16]
  Instruction counter: 3597, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3598, JZ [14]
  Instruction counter: 3599, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3600, JUMP [13]
  Instruction counter: 3601, JUMP [6]
  Instruction counter: 3602, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3603, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3604, JZ [16]
  Instruction counter: 3605, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3606, JZ [14]
  Instruction counter: 3607, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3608, JZ [14]
  Instruction counter: 3609, JUMP [6]
  Instruction counter: 3610, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3611, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3612, JZ [16]
  Instruction counter: 3613, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3614, JZ [14]
  Instruction counter: 3615, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3616, JZ [14]
  Instruction counter: 3617, JUMP [6]
  Instruction counter: 3618, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3619, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3620, JZ [16]
  Instruction counter: 3621, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3622, JZ [14]
  Instruction counter: 3623, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3624, JUMP [13]
  Instruction counter: 3625, JUMP [6]
  Instruction counter: 3626, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3627, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3628, JZ [16]
  Instruction counter: 3629, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3630, JZ [14]
  Instruction counter: 3631, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3632, JZ [14]
  Instruction counter: 3633, JUMP [6]
  Instruction counter: 3634, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3635, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3636, JZ [16]
  Instruction counter: 3637, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3638, JZ [14]
  Instruction counter: 3639, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3640, JZ [14]
  Instruction counter: 3641, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3642, JUMP [13]
  Instruction counter: 3643, JUMP [6]
  Instruction counter: 3644, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3645, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3646, JZ [16]
  Instruction counter: 3647, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3648, JZ [14]
  Instruction counter: 3649, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3650, JUMP [13]
  Instruction counter: 3651, JUMP [6]
  Instruction counter: 3652, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3653, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3654, JZ [16]
  Instruction counter: 3655, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3656, JZ [14]
  Instruction counter: 3657, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3658, JZ [14]
  Instruction counter: 3659, JUMP [6]
  Instruction counter: 3660, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3661, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3662, JZ [16]
  Instruction counter: 3663, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3664, JZ [14]
  Instruction counter: 3665, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3666, JZ [14]
  Instruction counter: 3667, JUMP [6]
  Instruction counter: 3668, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3669, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3670, JZ [16]
  Instruction counter: 3671, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3672, JZ [14]
  Instruction counter: 3673, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3674, JUMP [13]
  Instruction counter: 3675, JUMP [6]
  Instruction counter: 3676, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3677, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3678, JZ [16]
  Instruction counter: 3679, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3680, JZ [14]
  Instruction counter: 3681, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3682, JZ [14]
  Instruction counter: 3683, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3684, JUMP [13]
  Instruction counter: 3685, JUMP [6]
  Instruction counter: 3686, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3687, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3688, JZ [16]
  Instruction counter: 3689, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3690, JZ [14]
  Instruction counter: 3691, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3692, JZ [14]
  Instruction counter: 3693, JUMP [6]
  Instruction counter: 3694, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3695, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3696, JZ [16]
  Instruction counter: 3697, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3698, JZ [14]
  Instruction counter: 3699, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3700, JUMP [13]
  Instruction counter: 3701, JUMP [6]
  Instruction counter: 3702, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3703, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3704, JZ [16]
  Instruction counter: 3705, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3706, JZ [14]
  Instruction counter: 3707, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3708, JZ [14]
  Instruction counter: 3709, JUMP [6]
  Instruction counter: 3710, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3711, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3712, JZ [16]
  Instruction counter: 3713, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3714, JZ [14]
  Instruction counter: 3715, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3716, JZ [14]
  Instruction counter: 3717, JUMP [6]
  Instruction counter: 3718, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3719, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3720, JZ [16]
  Instruction counter: 3721, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3722, JZ [14]
  Instruction counter: 3723, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3724, JUMP [13]
  Instruction counter: 3725, JUMP [6]
  Instruction counter: 3726, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3727, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3728, JZ [16]
  Instruction counter: 3729, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3730, JZ [14]
  Instruction counter: 3731, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3732, JZ [14]
  Instruction counter: 3733, JUMP [6]
  Instruction counter: 3734, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3735, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3736, JZ [16]
  Instruction counter: 3737, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3738, JZ [14]
  Instruction counter: 3739, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3740, JZ [14]
  Instruction counter: 3741, JUMP [6]
  Instruction counter: 3742, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3743, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3744, JZ [16]
  Instruction counter: 3745, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3746, JZ [14]
  Instruction counter: 3747, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3748, JUMP [13]
  Instruction counter: 3749, JUMP [6]
  Instruction counter: 3750, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3751, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3752, JZ [16]
  Instruction counter: 3753, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3754, JZ [14]
  Instruction counter: 3755, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3756, JZ [14]
  Instruction counter: 3757, JUMP [6]
  Instruction counter: 3758, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3759, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3760, JZ [16]
  Instruction counter: 3761, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3762, JZ [14]
  Instruction counter: 3763, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3764, JZ [14]
  Instruction counter: 3765, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3766, JUMP [13]
  Instruction counter: 3767, JUMP [6]
  Instruction counter: 3768, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3769, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3770, JZ [16]
  Instruction counter: 3771, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3772, JZ [14]
  Instruction counter: 3773, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3774, JUMP [13]
  Instruction counter: 3775, JUMP [6]
  Instruction counter: 3776, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3777, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3778, JZ [16]
  Instruction counter: 3779, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3780, JZ [14]
  Instruction counter: 3781, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3782, JZ [14]
  Instruction counter: 3783, JUMP [6]
  Instruction counter: 3784, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3785, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3786, JZ [16]
  Instruction counter: 3787, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3788, JZ [14]
  Instruction counter: 3789, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3790, JZ [14]
  Instruction counter: 3791, JUMP [6]
  Instruction counter: 3792, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3793, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3794, JZ [16]
  Instruction counter: 3795, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3796, JZ [14]
  Instruction counter: 3797, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3798, JUMP [13]
  Instruction counter: 3799, JUMP [6]
  Instruction counter: 3800, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3801, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3802, JZ [16]
  Instruction counter: 3803, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3804, JZ [14]
  Instruction counter: 3805, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3806, JZ [14]
  Instruction counter: 3807, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3808, JUMP [13]
  Instruction counter: 3809, JUMP [6]
  Instruction counter: 3810, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3811, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3812, JZ [16]
  Instruction counter: 3813, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3814, JZ [14]
  Instruction counter: 3815, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3816, JZ [14]
  Instruction counter: 3817, JUMP [6]
  Instruction counter: 3818, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3819, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3820, JZ [16]
  Instruction counter: 3821, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3822, JZ [14]
  Instruction counter: 3823, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3824, JUMP [13]
  Instruction counter: 3825, JUMP [6]
  Instruction counter: 3826, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3827, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3828, JZ [16]
  Instruction counter: 3829, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3830, JZ [14]
  Instruction counter: 3831, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3832, JZ [14]
  Instruction counter: 3833, JUMP [6]
  Instruction counter: 3834, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3835, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3836, JZ [16]
  Instruction counter: 3837, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3838, JZ [14]
  Instruction counter: 3839, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3840, JZ [14]
  Instruction counter: 3841, JUMP [6]
  Instruction counter: 3842, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3843, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3844, JZ [16]
  Instruction counter: 3845, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3846, JZ [14]
  Instruction counter: 3847, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3848, JUMP [13]
  Instruction counter: 3849, JUMP [6]
  Instruction counter: 3850, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3851, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3852, JZ [16]
  Instruction counter: 3853, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3854, JZ [14]
  Instruction counter: 3855, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3856, JZ [14]
  Instruction counter: 3857, JUMP [6]
  Instruction counter: 3858, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3859, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3860, JZ [16]
  Instruction counter: 3861, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3862, JZ [14]
  Instruction counter: 3863, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3864, JZ [14]
  Instruction counter: 3865, JUMP [6]
  Instruction counter: 3866, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3867, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3868, JZ [16]
  Instruction counter: 3869, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3870, JZ [14]
  Instruction counter: 3871, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3872, JUMP [13]
  Instruction counter: 3873, JUMP [6]
  Instruction counter: 3874, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3875, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3876, JZ [16]
  Instruction counter: 3877, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3878, JZ [14]
  Instruction counter: 3879, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3880, JZ [14]
  Instruction counter: 3881, JUMP [6]
  Instruction counter: 3882, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3883, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3884, JZ [16]
  Instruction counter: 3885, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3886, JZ [14]
  Instruction counter: 3887, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3888, JZ [14]
  Instruction counter: 3889, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3890, JUMP [13]
  Instruction counter: 3891, JUMP [6]
  Instruction counter: 3892, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3893, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3894, JZ [16]
  Instruction counter: 3895, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3896, JZ [14]
  Instruction counter: 3897, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3898, JUMP [13]
  Instruction counter: 3899, JUMP [6]
  Instruction counter: 3900, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3901, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3902, JZ [16]
  Instruction counter: 3903, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3904, JZ [14]
  Instruction counter: 3905, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3906, JZ [14]
  Instruction counter: 3907, JUMP [6]
  Instruction counter: 3908, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3909, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3910, JZ [16]
  Instruction counter: 3911, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3912, JZ [14]
  Instruction counter: 3913, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3914, JZ [14]
  Instruction counter: 3915, JUMP [6]
  Instruction counter: 3916, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3917, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3918, JZ [16]
  Instruction counter: 3919, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3920, JZ [14]
  Instruction counter: 3921, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3922, JUMP [13]
  Instruction counter: 3923, JUMP [6]
  Instruction counter: 3924, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3925, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3926, JZ [16]
  Instruction counter: 3927, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3928, JZ [14]
  Instruction counter: 3929, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3930, JZ [14]
  Instruction counter: 3931, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3932, JUMP [13]
  Instruction counter: 3933, JUMP [6]
  Instruction counter: 3934, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3935, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3936, JZ [16]
  Instruction counter: 3937, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3938, JZ [14]
  Instruction counter: 3939, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3940, JZ [14]
  Instruction counter: 3941, JUMP [6]
  Instruction counter: 3942, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3943, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3944, JZ [16]
  Instruction counter: 3945, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3946, JZ [14]
  Instruction counter: 3947, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3948, JUMP [13]
  Instruction counter: 3949, JUMP [6]
  Instruction counter: 3950, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3951, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3952, JZ [16]
  Instruction counter: 3953, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3954, JZ [14]
  Instruction counter: 3955, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3956, JZ [14]
  Instruction counter: 3957, JUMP [6]
  Instruction counter: 3958, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3959, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3960, JZ [16]
  Instruction counter: 3961, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3962, JZ [14]
  Instruction counter: 3963, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3964, JZ [14]
  Instruction counter: 3965, JUMP [6]
  Instruction counter: 3966, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3967, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3968, JZ [16]
  Instruction counter: 3969, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3970, JZ [14]
  Instruction counter: 3971, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3972, JUMP [13]
  Instruction counter: 3973, JUMP [6]
  Instruction counter: 3974, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3975, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3976, JZ [16]
  Instruction counter: 3977, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3978, JZ [14]
  Instruction counter: 3979, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3980, JZ [14]
  Instruction counter: 3981, JUMP [6]
  Instruction counter: 3982, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3983, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3984, JZ [16]
  Instruction counter: 3985, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3986, JZ [14]
  Instruction counter: 3987, MOD ['R6', 'R15', 'R11']
  Instruction counter: 3988, JZ [14]
  Instruction counter: 3989, JUMP [6]
  Instruction counter: 3990, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3991, SUB ['R9', 'R6', 'R10']
  Instruction counter: 3992, JZ [16]
  Instruction counter: 3993, MOD ['R6', 'R8', 'R11']
  Instruction counter: 3994, JZ [14]
  Instruction counter: 3995, ADD ['R7', 'R6', 'R7']
  Instruction counter: 3996, JUMP [13]
  Instruction counter: 3997, JUMP [6]
  Instruction counter: 3998, ADD ['R6', 'R1', 'R6']
  Instruction counter: 3999, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4000, JZ [16]
  Instruction counter: 4001, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4002, JZ [14]
  Instruction counter: 4003, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4004, JZ [14]
  Instruction counter: 4005, JUMP [6]
  Instruction counter: 4006, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4007, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4008, JZ [16]
  Instruction counter: 4009, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4010, JZ [14]
  Instruction counter: 4011, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4012, JZ [14]
  Instruction counter: 4013, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4014, JUMP [13]
  Instruction counter: 4015, JUMP [6]
  Instruction counter: 4016, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4017, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4018, JZ [16]
  Instruction counter: 4019, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4020, JZ [14]
  Instruction counter: 4021, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4022, JUMP [13]
  Instruction counter: 4023, JUMP [6]
  Instruction counter: 4024, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4025, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4026, JZ [16]
  Instruction counter: 4027, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4028, JZ [14]
  Instruction counter: 4029, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4030, JZ [14]
  Instruction counter: 4031, JUMP [6]
  Instruction counter: 4032, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4033, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4034, JZ [16]
  Instruction counter: 4035, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4036, JZ [14]
  Instruction counter: 4037, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4038, JZ [14]
  Instruction counter: 4039, JUMP [6]
  Instruction counter: 4040, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4041, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4042, JZ [16]
  Instruction counter: 4043, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4044, JZ [14]
  Instruction counter: 4045, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4046, JUMP [13]
  Instruction counter: 4047, JUMP [6]
  Instruction counter: 4048, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4049, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4050, JZ [16]
  Instruction counter: 4051, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4052, JZ [14]
  Instruction counter: 4053, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4054, JZ [14]
  Instruction counter: 4055, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4056, JUMP [13]
  Instruction counter: 4057, JUMP [6]
  Instruction counter: 4058, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4059, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4060, JZ [16]
  Instruction counter: 4061, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4062, JZ [14]
  Instruction counter: 4063, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4064, JZ [14]
  Instruction counter: 4065, JUMP [6]
  Instruction counter: 4066, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4067, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4068, JZ [16]
  Instruction counter: 4069, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4070, JZ [14]
  Instruction counter: 4071, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4072, JUMP [13]
  Instruction counter: 4073, JUMP [6]
  Instruction counter: 4074, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4075, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4076, JZ [16]
  Instruction counter: 4077, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4078, JZ [14]
  Instruction counter: 4079, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4080, JZ [14]
  Instruction counter: 4081, JUMP [6]
  Instruction counter: 4082, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4083, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4084, JZ [16]
  Instruction counter: 4085, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4086, JZ [14]
  Instruction counter: 4087, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4088, JZ [14]
  Instruction counter: 4089, JUMP [6]
  Instruction counter: 4090, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4091, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4092, JZ [16]
  Instruction counter: 4093, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4094, JZ [14]
  Instruction counter: 4095, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4096, JUMP [13]
  Instruction counter: 4097, JUMP [6]
  Instruction counter: 4098, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4099, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4100, JZ [16]
  Instruction counter: 4101, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4102, JZ [14]
  Instruction counter: 4103, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4104, JZ [14]
  Instruction counter: 4105, JUMP [6]
  Instruction counter: 4106, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4107, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4108, JZ [16]
  Instruction counter: 4109, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4110, JZ [14]
  Instruction counter: 4111, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4112, JZ [14]
  Instruction counter: 4113, JUMP [6]
  Instruction counter: 4114, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4115, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4116, JZ [16]
  Instruction counter: 4117, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4118, JZ [14]
  Instruction counter: 4119, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4120, JUMP [13]
  Instruction counter: 4121, JUMP [6]
  Instruction counter: 4122, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4123, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4124, JZ [16]
  Instruction counter: 4125, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4126, JZ [14]
  Instruction counter: 4127, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4128, JZ [14]
  Instruction counter: 4129, JUMP [6]
  Instruction counter: 4130, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4131, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4132, JZ [16]
  Instruction counter: 4133, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4134, JZ [14]
  Instruction counter: 4135, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4136, JZ [14]
  Instruction counter: 4137, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4138, JUMP [13]
  Instruction counter: 4139, JUMP [6]
  Instruction counter: 4140, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4141, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4142, JZ [16]
  Instruction counter: 4143, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4144, JZ [14]
  Instruction counter: 4145, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4146, JUMP [13]
  Instruction counter: 4147, JUMP [6]
  Instruction counter: 4148, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4149, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4150, JZ [16]
  Instruction counter: 4151, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4152, JZ [14]
  Instruction counter: 4153, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4154, JZ [14]
  Instruction counter: 4155, JUMP [6]
  Instruction counter: 4156, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4157, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4158, JZ [16]
  Instruction counter: 4159, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4160, JZ [14]
  Instruction counter: 4161, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4162, JZ [14]
  Instruction counter: 4163, JUMP [6]
  Instruction counter: 4164, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4165, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4166, JZ [16]
  Instruction counter: 4167, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4168, JZ [14]
  Instruction counter: 4169, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4170, JUMP [13]
  Instruction counter: 4171, JUMP [6]
  Instruction counter: 4172, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4173, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4174, JZ [16]
  Instruction counter: 4175, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4176, JZ [14]
  Instruction counter: 4177, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4178, JZ [14]
  Instruction counter: 4179, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4180, JUMP [13]
  Instruction counter: 4181, JUMP [6]
  Instruction counter: 4182, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4183, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4184, JZ [16]
  Instruction counter: 4185, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4186, JZ [14]
  Instruction counter: 4187, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4188, JZ [14]
  Instruction counter: 4189, JUMP [6]
  Instruction counter: 4190, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4191, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4192, JZ [16]
  Instruction counter: 4193, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4194, JZ [14]
  Instruction counter: 4195, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4196, JUMP [13]
  Instruction counter: 4197, JUMP [6]
  Instruction counter: 4198, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4199, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4200, JZ [16]
  Instruction counter: 4201, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4202, JZ [14]
  Instruction counter: 4203, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4204, JZ [14]
  Instruction counter: 4205, JUMP [6]
  Instruction counter: 4206, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4207, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4208, JZ [16]
  Instruction counter: 4209, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4210, JZ [14]
  Instruction counter: 4211, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4212, JZ [14]
  Instruction counter: 4213, JUMP [6]
  Instruction counter: 4214, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4215, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4216, JZ [16]
  Instruction counter: 4217, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4218, JZ [14]
  Instruction counter: 4219, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4220, JUMP [13]
  Instruction counter: 4221, JUMP [6]
  Instruction counter: 4222, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4223, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4224, JZ [16]
  Instruction counter: 4225, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4226, JZ [14]
  Instruction counter: 4227, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4228, JZ [14]
  Instruction counter: 4229, JUMP [6]
  Instruction counter: 4230, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4231, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4232, JZ [16]
  Instruction counter: 4233, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4234, JZ [14]
  Instruction counter: 4235, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4236, JZ [14]
  Instruction counter: 4237, JUMP [6]
  Instruction counter: 4238, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4239, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4240, JZ [16]
  Instruction counter: 4241, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4242, JZ [14]
  Instruction counter: 4243, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4244, JUMP [13]
  Instruction counter: 4245, JUMP [6]
  Instruction counter: 4246, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4247, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4248, JZ [16]
  Instruction counter: 4249, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4250, JZ [14]
  Instruction counter: 4251, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4252, JZ [14]
  Instruction counter: 4253, JUMP [6]
  Instruction counter: 4254, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4255, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4256, JZ [16]
  Instruction counter: 4257, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4258, JZ [14]
  Instruction counter: 4259, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4260, JZ [14]
  Instruction counter: 4261, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4262, JUMP [13]
  Instruction counter: 4263, JUMP [6]
  Instruction counter: 4264, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4265, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4266, JZ [16]
  Instruction counter: 4267, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4268, JZ [14]
  Instruction counter: 4269, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4270, JUMP [13]
  Instruction counter: 4271, JUMP [6]
  Instruction counter: 4272, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4273, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4274, JZ [16]
  Instruction counter: 4275, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4276, JZ [14]
  Instruction counter: 4277, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4278, JZ [14]
  Instruction counter: 4279, JUMP [6]
  Instruction counter: 4280, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4281, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4282, JZ [16]
  Instruction counter: 4283, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4284, JZ [14]
  Instruction counter: 4285, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4286, JZ [14]
  Instruction counter: 4287, JUMP [6]
  Instruction counter: 4288, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4289, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4290, JZ [16]
  Instruction counter: 4291, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4292, JZ [14]
  Instruction counter: 4293, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4294, JUMP [13]
  Instruction counter: 4295, JUMP [6]
  Instruction counter: 4296, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4297, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4298, JZ [16]
  Instruction counter: 4299, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4300, JZ [14]
  Instruction counter: 4301, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4302, JZ [14]
  Instruction counter: 4303, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4304, JUMP [13]
  Instruction counter: 4305, JUMP [6]
  Instruction counter: 4306, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4307, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4308, JZ [16]
  Instruction counter: 4309, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4310, JZ [14]
  Instruction counter: 4311, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4312, JZ [14]
  Instruction counter: 4313, JUMP [6]
  Instruction counter: 4314, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4315, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4316, JZ [16]
  Instruction counter: 4317, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4318, JZ [14]
  Instruction counter: 4319, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4320, JUMP [13]
  Instruction counter: 4321, JUMP [6]
  Instruction counter: 4322, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4323, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4324, JZ [16]
  Instruction counter: 4325, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4326, JZ [14]
  Instruction counter: 4327, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4328, JZ [14]
  Instruction counter: 4329, JUMP [6]
  Instruction counter: 4330, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4331, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4332, JZ [16]
  Instruction counter: 4333, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4334, JZ [14]
  Instruction counter: 4335, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4336, JZ [14]
  Instruction counter: 4337, JUMP [6]
  Instruction counter: 4338, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4339, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4340, JZ [16]
  Instruction counter: 4341, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4342, JZ [14]
  Instruction counter: 4343, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4344, JUMP [13]
  Instruction counter: 4345, JUMP [6]
  Instruction counter: 4346, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4347, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4348, JZ [16]
  Instruction counter: 4349, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4350, JZ [14]
  Instruction counter: 4351, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4352, JZ [14]
  Instruction counter: 4353, JUMP [6]
  Instruction counter: 4354, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4355, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4356, JZ [16]
  Instruction counter: 4357, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4358, JZ [14]
  Instruction counter: 4359, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4360, JZ [14]
  Instruction counter: 4361, JUMP [6]
  Instruction counter: 4362, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4363, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4364, JZ [16]
  Instruction counter: 4365, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4366, JZ [14]
  Instruction counter: 4367, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4368, JUMP [13]
  Instruction counter: 4369, JUMP [6]
  Instruction counter: 4370, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4371, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4372, JZ [16]
  Instruction counter: 4373, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4374, JZ [14]
  Instruction counter: 4375, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4376, JZ [14]
  Instruction counter: 4377, JUMP [6]
  Instruction counter: 4378, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4379, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4380, JZ [16]
  Instruction counter: 4381, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4382, JZ [14]
  Instruction counter: 4383, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4384, JZ [14]
  Instruction counter: 4385, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4386, JUMP [13]
  Instruction counter: 4387, JUMP [6]
  Instruction counter: 4388, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4389, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4390, JZ [16]
  Instruction counter: 4391, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4392, JZ [14]
  Instruction counter: 4393, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4394, JUMP [13]
  Instruction counter: 4395, JUMP [6]
  Instruction counter: 4396, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4397, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4398, JZ [16]
  Instruction counter: 4399, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4400, JZ [14]
  Instruction counter: 4401, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4402, JZ [14]
  Instruction counter: 4403, JUMP [6]
  Instruction counter: 4404, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4405, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4406, JZ [16]
  Instruction counter: 4407, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4408, JZ [14]
  Instruction counter: 4409, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4410, JZ [14]
  Instruction counter: 4411, JUMP [6]
  Instruction counter: 4412, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4413, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4414, JZ [16]
  Instruction counter: 4415, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4416, JZ [14]
  Instruction counter: 4417, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4418, JUMP [13]
  Instruction counter: 4419, JUMP [6]
  Instruction counter: 4420, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4421, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4422, JZ [16]
  Instruction counter: 4423, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4424, JZ [14]
  Instruction counter: 4425, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4426, JZ [14]
  Instruction counter: 4427, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4428, JUMP [13]
  Instruction counter: 4429, JUMP [6]
  Instruction counter: 4430, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4431, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4432, JZ [16]
  Instruction counter: 4433, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4434, JZ [14]
  Instruction counter: 4435, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4436, JZ [14]
  Instruction counter: 4437, JUMP [6]
  Instruction counter: 4438, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4439, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4440, JZ [16]
  Instruction counter: 4441, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4442, JZ [14]
  Instruction counter: 4443, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4444, JUMP [13]
  Instruction counter: 4445, JUMP [6]
  Instruction counter: 4446, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4447, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4448, JZ [16]
  Instruction counter: 4449, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4450, JZ [14]
  Instruction counter: 4451, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4452, JZ [14]
  Instruction counter: 4453, JUMP [6]
  Instruction counter: 4454, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4455, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4456, JZ [16]
  Instruction counter: 4457, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4458, JZ [14]
  Instruction counter: 4459, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4460, JZ [14]
  Instruction counter: 4461, JUMP [6]
  Instruction counter: 4462, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4463, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4464, JZ [16]
  Instruction counter: 4465, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4466, JZ [14]
  Instruction counter: 4467, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4468, JUMP [13]
  Instruction counter: 4469, JUMP [6]
  Instruction counter: 4470, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4471, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4472, JZ [16]
  Instruction counter: 4473, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4474, JZ [14]
  Instruction counter: 4475, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4476, JZ [14]
  Instruction counter: 4477, JUMP [6]
  Instruction counter: 4478, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4479, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4480, JZ [16]
  Instruction counter: 4481, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4482, JZ [14]
  Instruction counter: 4483, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4484, JZ [14]
  Instruction counter: 4485, JUMP [6]
  Instruction counter: 4486, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4487, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4488, JZ [16]
  Instruction counter: 4489, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4490, JZ [14]
  Instruction counter: 4491, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4492, JUMP [13]
  Instruction counter: 4493, JUMP [6]
  Instruction counter: 4494, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4495, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4496, JZ [16]
  Instruction counter: 4497, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4498, JZ [14]
  Instruction counter: 4499, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4500, JZ [14]
  Instruction counter: 4501, JUMP [6]
  Instruction counter: 4502, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4503, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4504, JZ [16]
  Instruction counter: 4505, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4506, JZ [14]
  Instruction counter: 4507, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4508, JZ [14]
  Instruction counter: 4509, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4510, JUMP [13]
  Instruction counter: 4511, JUMP [6]
  Instruction counter: 4512, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4513, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4514, JZ [16]
  Instruction counter: 4515, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4516, JZ [14]
  Instruction counter: 4517, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4518, JUMP [13]
  Instruction counter: 4519, JUMP [6]
  Instruction counter: 4520, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4521, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4522, JZ [16]
  Instruction counter: 4523, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4524, JZ [14]
  Instruction counter: 4525, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4526, JZ [14]
  Instruction counter: 4527, JUMP [6]
  Instruction counter: 4528, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4529, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4530, JZ [16]
  Instruction counter: 4531, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4532, JZ [14]
  Instruction counter: 4533, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4534, JZ [14]
  Instruction counter: 4535, JUMP [6]
  Instruction counter: 4536, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4537, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4538, JZ [16]
  Instruction counter: 4539, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4540, JZ [14]
  Instruction counter: 4541, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4542, JUMP [13]
  Instruction counter: 4543, JUMP [6]
  Instruction counter: 4544, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4545, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4546, JZ [16]
  Instruction counter: 4547, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4548, JZ [14]
  Instruction counter: 4549, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4550, JZ [14]
  Instruction counter: 4551, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4552, JUMP [13]
  Instruction counter: 4553, JUMP [6]
  Instruction counter: 4554, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4555, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4556, JZ [16]
  Instruction counter: 4557, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4558, JZ [14]
  Instruction counter: 4559, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4560, JZ [14]
  Instruction counter: 4561, JUMP [6]
  Instruction counter: 4562, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4563, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4564, JZ [16]
  Instruction counter: 4565, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4566, JZ [14]
  Instruction counter: 4567, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4568, JUMP [13]
  Instruction counter: 4569, JUMP [6]
  Instruction counter: 4570, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4571, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4572, JZ [16]
  Instruction counter: 4573, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4574, JZ [14]
  Instruction counter: 4575, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4576, JZ [14]
  Instruction counter: 4577, JUMP [6]
  Instruction counter: 4578, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4579, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4580, JZ [16]
  Instruction counter: 4581, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4582, JZ [14]
  Instruction counter: 4583, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4584, JZ [14]
  Instruction counter: 4585, JUMP [6]
  Instruction counter: 4586, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4587, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4588, JZ [16]
  Instruction counter: 4589, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4590, JZ [14]
  Instruction counter: 4591, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4592, JUMP [13]
  Instruction counter: 4593, JUMP [6]
  Instruction counter: 4594, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4595, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4596, JZ [16]
  Instruction counter: 4597, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4598, JZ [14]
  Instruction counter: 4599, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4600, JZ [14]
  Instruction counter: 4601, JUMP [6]
  Instruction counter: 4602, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4603, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4604, JZ [16]
  Instruction counter: 4605, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4606, JZ [14]
  Instruction counter: 4607, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4608, JZ [14]
  Instruction counter: 4609, JUMP [6]
  Instruction counter: 4610, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4611, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4612, JZ [16]
  Instruction counter: 4613, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4614, JZ [14]
  Instruction counter: 4615, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4616, JUMP [13]
  Instruction counter: 4617, JUMP [6]
  Instruction counter: 4618, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4619, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4620, JZ [16]
  Instruction counter: 4621, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4622, JZ [14]
  Instruction counter: 4623, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4624, JZ [14]
  Instruction counter: 4625, JUMP [6]
  Instruction counter: 4626, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4627, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4628, JZ [16]
  Instruction counter: 4629, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4630, JZ [14]
  Instruction counter: 4631, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4632, JZ [14]
  Instruction counter: 4633, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4634, JUMP [13]
  Instruction counter: 4635, JUMP [6]
  Instruction counter: 4636, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4637, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4638, JZ [16]
  Instruction counter: 4639, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4640, JZ [14]
  Instruction counter: 4641, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4642, JUMP [13]
  Instruction counter: 4643, JUMP [6]
  Instruction counter: 4644, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4645, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4646, JZ [16]
  Instruction counter: 4647, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4648, JZ [14]
  Instruction counter: 4649, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4650, JZ [14]
  Instruction counter: 4651, JUMP [6]
  Instruction counter: 4652, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4653, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4654, JZ [16]
  Instruction counter: 4655, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4656, JZ [14]
  Instruction counter: 4657, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4658, JZ [14]
  Instruction counter: 4659, JUMP [6]
  Instruction counter: 4660, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4661, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4662, JZ [16]
  Instruction counter: 4663, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4664, JZ [14]
  Instruction counter: 4665, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4666, JUMP [13]
  Instruction counter: 4667, JUMP [6]
  Instruction counter: 4668, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4669, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4670, JZ [16]
  Instruction counter: 4671, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4672, JZ [14]
  Instruction counter: 4673, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4674, JZ [14]
  Instruction counter: 4675, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4676, JUMP [13]
  Instruction counter: 4677, JUMP [6]
  Instruction counter: 4678, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4679, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4680, JZ [16]
  Instruction counter: 4681, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4682, JZ [14]
  Instruction counter: 4683, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4684, JZ [14]
  Instruction counter: 4685, JUMP [6]
  Instruction counter: 4686, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4687, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4688, JZ [16]
  Instruction counter: 4689, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4690, JZ [14]
  Instruction counter: 4691, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4692, JUMP [13]
  Instruction counter: 4693, JUMP [6]
  Instruction counter: 4694, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4695, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4696, JZ [16]
  Instruction counter: 4697, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4698, JZ [14]
  Instruction counter: 4699, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4700, JZ [14]
  Instruction counter: 4701, JUMP [6]
  Instruction counter: 4702, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4703, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4704, JZ [16]
  Instruction counter: 4705, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4706, JZ [14]
  Instruction counter: 4707, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4708, JZ [14]
  Instruction counter: 4709, JUMP [6]
  Instruction counter: 4710, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4711, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4712, JZ [16]
  Instruction counter: 4713, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4714, JZ [14]
  Instruction counter: 4715, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4716, JUMP [13]
  Instruction counter: 4717, JUMP [6]
  Instruction counter: 4718, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4719, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4720, JZ [16]
  Instruction counter: 4721, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4722, JZ [14]
  Instruction counter: 4723, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4724, JZ [14]
  Instruction counter: 4725, JUMP [6]
  Instruction counter: 4726, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4727, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4728, JZ [16]
  Instruction counter: 4729, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4730, JZ [14]
  Instruction counter: 4731, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4732, JZ [14]
  Instruction counter: 4733, JUMP [6]
  Instruction counter: 4734, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4735, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4736, JZ [16]
  Instruction counter: 4737, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4738, JZ [14]
  Instruction counter: 4739, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4740, JUMP [13]
  Instruction counter: 4741, JUMP [6]
  Instruction counter: 4742, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4743, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4744, JZ [16]
  Instruction counter: 4745, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4746, JZ [14]
  Instruction counter: 4747, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4748, JZ [14]
  Instruction counter: 4749, JUMP [6]
  Instruction counter: 4750, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4751, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4752, JZ [16]
  Instruction counter: 4753, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4754, JZ [14]
  Instruction counter: 4755, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4756, JZ [14]
  Instruction counter: 4757, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4758, JUMP [13]
  Instruction counter: 4759, JUMP [6]
  Instruction counter: 4760, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4761, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4762, JZ [16]
  Instruction counter: 4763, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4764, JZ [14]
  Instruction counter: 4765, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4766, JUMP [13]
  Instruction counter: 4767, JUMP [6]
  Instruction counter: 4768, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4769, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4770, JZ [16]
  Instruction counter: 4771, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4772, JZ [14]
  Instruction counter: 4773, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4774, JZ [14]
  Instruction counter: 4775, JUMP [6]
  Instruction counter: 4776, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4777, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4778, JZ [16]
  Instruction counter: 4779, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4780, JZ [14]
  Instruction counter: 4781, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4782, JZ [14]
  Instruction counter: 4783, JUMP [6]
  Instruction counter: 4784, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4785, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4786, JZ [16]
  Instruction counter: 4787, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4788, JZ [14]
  Instruction counter: 4789, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4790, JUMP [13]
  Instruction counter: 4791, JUMP [6]
  Instruction counter: 4792, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4793, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4794, JZ [16]
  Instruction counter: 4795, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4796, JZ [14]
  Instruction counter: 4797, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4798, JZ [14]
  Instruction counter: 4799, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4800, JUMP [13]
  Instruction counter: 4801, JUMP [6]
  Instruction counter: 4802, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4803, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4804, JZ [16]
  Instruction counter: 4805, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4806, JZ [14]
  Instruction counter: 4807, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4808, JZ [14]
  Instruction counter: 4809, JUMP [6]
  Instruction counter: 4810, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4811, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4812, JZ [16]
  Instruction counter: 4813, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4814, JZ [14]
  Instruction counter: 4815, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4816, JUMP [13]
  Instruction counter: 4817, JUMP [6]
  Instruction counter: 4818, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4819, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4820, JZ [16]
  Instruction counter: 4821, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4822, JZ [14]
  Instruction counter: 4823, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4824, JZ [14]
  Instruction counter: 4825, JUMP [6]
  Instruction counter: 4826, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4827, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4828, JZ [16]
  Instruction counter: 4829, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4830, JZ [14]
  Instruction counter: 4831, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4832, JZ [14]
  Instruction counter: 4833, JUMP [6]
  Instruction counter: 4834, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4835, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4836, JZ [16]
  Instruction counter: 4837, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4838, JZ [14]
  Instruction counter: 4839, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4840, JUMP [13]
  Instruction counter: 4841, JUMP [6]
  Instruction counter: 4842, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4843, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4844, JZ [16]
  Instruction counter: 4845, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4846, JZ [14]
  Instruction counter: 4847, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4848, JZ [14]
  Instruction counter: 4849, JUMP [6]
  Instruction counter: 4850, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4851, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4852, JZ [16]
  Instruction counter: 4853, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4854, JZ [14]
  Instruction counter: 4855, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4856, JZ [14]
  Instruction counter: 4857, JUMP [6]
  Instruction counter: 4858, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4859, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4860, JZ [16]
  Instruction counter: 4861, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4862, JZ [14]
  Instruction counter: 4863, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4864, JUMP [13]
  Instruction counter: 4865, JUMP [6]
  Instruction counter: 4866, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4867, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4868, JZ [16]
  Instruction counter: 4869, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4870, JZ [14]
  Instruction counter: 4871, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4872, JZ [14]
  Instruction counter: 4873, JUMP [6]
  Instruction counter: 4874, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4875, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4876, JZ [16]
  Instruction counter: 4877, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4878, JZ [14]
  Instruction counter: 4879, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4880, JZ [14]
  Instruction counter: 4881, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4882, JUMP [13]
  Instruction counter: 4883, JUMP [6]
  Instruction counter: 4884, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4885, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4886, JZ [16]
  Instruction counter: 4887, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4888, JZ [14]
  Instruction counter: 4889, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4890, JUMP [13]
  Instruction counter: 4891, JUMP [6]
  Instruction counter: 4892, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4893, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4894, JZ [16]
  Instruction counter: 4895, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4896, JZ [14]
  Instruction counter: 4897, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4898, JZ [14]
  Instruction counter: 4899, JUMP [6]
  Instruction counter: 4900, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4901, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4902, JZ [16]
  Instruction counter: 4903, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4904, JZ [14]
  Instruction counter: 4905, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4906, JZ [14]
  Instruction counter: 4907, JUMP [6]
  Instruction counter: 4908, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4909, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4910, JZ [16]
  Instruction counter: 4911, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4912, JZ [14]
  Instruction counter: 4913, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4914, JUMP [13]
  Instruction counter: 4915, JUMP [6]
  Instruction counter: 4916, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4917, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4918, JZ [16]
  Instruction counter: 4919, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4920, JZ [14]
  Instruction counter: 4921, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4922, JZ [14]
  Instruction counter: 4923, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4924, JUMP [13]
  Instruction counter: 4925, JUMP [6]
  Instruction counter: 4926, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4927, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4928, JZ [16]
  Instruction counter: 4929, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4930, JZ [14]
  Instruction counter: 4931, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4932, JZ [14]
  Instruction counter: 4933, JUMP [6]
  Instruction counter: 4934, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4935, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4936, JZ [16]
  Instruction counter: 4937, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4938, JZ [14]
  Instruction counter: 4939, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4940, JUMP [13]
  Instruction counter: 4941, JUMP [6]
  Instruction counter: 4942, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4943, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4944, JZ [16]
  Instruction counter: 4945, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4946, JZ [14]
  Instruction counter: 4947, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4948, JZ [14]
  Instruction counter: 4949, JUMP [6]
  Instruction counter: 4950, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4951, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4952, JZ [16]
  Instruction counter: 4953, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4954, JZ [14]
  Instruction counter: 4955, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4956, JZ [14]
  Instruction counter: 4957, JUMP [6]
  Instruction counter: 4958, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4959, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4960, JZ [16]
  Instruction counter: 4961, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4962, JZ [14]
  Instruction counter: 4963, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4964, JUMP [13]
  Instruction counter: 4965, JUMP [6]
  Instruction counter: 4966, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4967, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4968, JZ [16]
  Instruction counter: 4969, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4970, JZ [14]
  Instruction counter: 4971, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4972, JZ [14]
  Instruction counter: 4973, JUMP [6]
  Instruction counter: 4974, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4975, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4976, JZ [16]
  Instruction counter: 4977, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4978, JZ [14]
  Instruction counter: 4979, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4980, JZ [14]
  Instruction counter: 4981, JUMP [6]
  Instruction counter: 4982, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4983, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4984, JZ [16]
  Instruction counter: 4985, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4986, JZ [14]
  Instruction counter: 4987, ADD ['R7', 'R6', 'R7']
  Instruction counter: 4988, JUMP [13]
  Instruction counter: 4989, JUMP [6]
  Instruction counter: 4990, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4991, SUB ['R9', 'R6', 'R10']
  Instruction counter: 4992, JZ [16]
  Instruction counter: 4993, MOD ['R6', 'R8', 'R11']
  Instruction counter: 4994, JZ [14]
  Instruction counter: 4995, MOD ['R6', 'R15', 'R11']
  Instruction counter: 4996, JZ [14]
  Instruction counter: 4997, JUMP [6]
  Instruction counter: 4998, ADD ['R6', 'R1', 'R6']
  Instruction counter: 4999, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5000, JZ [16]
  Instruction counter: 5001, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5002, JZ [14]
  Instruction counter: 5003, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5004, JZ [14]
  Instruction counter: 5005, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5006, JUMP [13]
  Instruction counter: 5007, JUMP [6]
  Instruction counter: 5008, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5009, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5010, JZ [16]
  Instruction counter: 5011, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5012, JZ [14]
  Instruction counter: 5013, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5014, JUMP [13]
  Instruction counter: 5015, JUMP [6]
  Instruction counter: 5016, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5017, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5018, JZ [16]
  Instruction counter: 5019, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5020, JZ [14]
  Instruction counter: 5021, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5022, JZ [14]
  Instruction counter: 5023, JUMP [6]
  Instruction counter: 5024, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5025, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5026, JZ [16]
  Instruction counter: 5027, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5028, JZ [14]
  Instruction counter: 5029, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5030, JZ [14]
  Instruction counter: 5031, JUMP [6]
  Instruction counter: 5032, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5033, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5034, JZ [16]
  Instruction counter: 5035, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5036, JZ [14]
  Instruction counter: 5037, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5038, JUMP [13]
  Instruction counter: 5039, JUMP [6]
  Instruction counter: 5040, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5041, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5042, JZ [16]
  Instruction counter: 5043, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5044, JZ [14]
  Instruction counter: 5045, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5046, JZ [14]
  Instruction counter: 5047, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5048, JUMP [13]
  Instruction counter: 5049, JUMP [6]
  Instruction counter: 5050, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5051, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5052, JZ [16]
  Instruction counter: 5053, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5054, JZ [14]
  Instruction counter: 5055, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5056, JZ [14]
  Instruction counter: 5057, JUMP [6]
  Instruction counter: 5058, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5059, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5060, JZ [16]
  Instruction counter: 5061, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5062, JZ [14]
  Instruction counter: 5063, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5064, JUMP [13]
  Instruction counter: 5065, JUMP [6]
  Instruction counter: 5066, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5067, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5068, JZ [16]
  Instruction counter: 5069, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5070, JZ [14]
  Instruction counter: 5071, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5072, JZ [14]
  Instruction counter: 5073, JUMP [6]
  Instruction counter: 5074, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5075, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5076, JZ [16]
  Instruction counter: 5077, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5078, JZ [14]
  Instruction counter: 5079, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5080, JZ [14]
  Instruction counter: 5081, JUMP [6]
  Instruction counter: 5082, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5083, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5084, JZ [16]
  Instruction counter: 5085, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5086, JZ [14]
  Instruction counter: 5087, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5088, JUMP [13]
  Instruction counter: 5089, JUMP [6]
  Instruction counter: 5090, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5091, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5092, JZ [16]
  Instruction counter: 5093, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5094, JZ [14]
  Instruction counter: 5095, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5096, JZ [14]
  Instruction counter: 5097, JUMP [6]
  Instruction counter: 5098, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5099, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5100, JZ [16]
  Instruction counter: 5101, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5102, JZ [14]
  Instruction counter: 5103, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5104, JZ [14]
  Instruction counter: 5105, JUMP [6]
  Instruction counter: 5106, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5107, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5108, JZ [16]
  Instruction counter: 5109, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5110, JZ [14]
  Instruction counter: 5111, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5112, JUMP [13]
  Instruction counter: 5113, JUMP [6]
  Instruction counter: 5114, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5115, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5116, JZ [16]
  Instruction counter: 5117, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5118, JZ [14]
  Instruction counter: 5119, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5120, JZ [14]
  Instruction counter: 5121, JUMP [6]
  Instruction counter: 5122, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5123, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5124, JZ [16]
  Instruction counter: 5125, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5126, JZ [14]
  Instruction counter: 5127, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5128, JZ [14]
  Instruction counter: 5129, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5130, JUMP [13]
  Instruction counter: 5131, JUMP [6]
  Instruction counter: 5132, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5133, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5134, JZ [16]
  Instruction counter: 5135, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5136, JZ [14]
  Instruction counter: 5137, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5138, JUMP [13]
  Instruction counter: 5139, JUMP [6]
  Instruction counter: 5140, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5141, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5142, JZ [16]
  Instruction counter: 5143, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5144, JZ [14]
  Instruction counter: 5145, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5146, JZ [14]
  Instruction counter: 5147, JUMP [6]
  Instruction counter: 5148, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5149, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5150, JZ [16]
  Instruction counter: 5151, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5152, JZ [14]
  Instruction counter: 5153, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5154, JZ [14]
  Instruction counter: 5155, JUMP [6]
  Instruction counter: 5156, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5157, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5158, JZ [16]
  Instruction counter: 5159, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5160, JZ [14]
  Instruction counter: 5161, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5162, JUMP [13]
  Instruction counter: 5163, JUMP [6]
  Instruction counter: 5164, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5165, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5166, JZ [16]
  Instruction counter: 5167, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5168, JZ [14]
  Instruction counter: 5169, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5170, JZ [14]
  Instruction counter: 5171, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5172, JUMP [13]
  Instruction counter: 5173, JUMP [6]
  Instruction counter: 5174, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5175, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5176, JZ [16]
  Instruction counter: 5177, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5178, JZ [14]
  Instruction counter: 5179, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5180, JZ [14]
  Instruction counter: 5181, JUMP [6]
  Instruction counter: 5182, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5183, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5184, JZ [16]
  Instruction counter: 5185, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5186, JZ [14]
  Instruction counter: 5187, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5188, JUMP [13]
  Instruction counter: 5189, JUMP [6]
  Instruction counter: 5190, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5191, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5192, JZ [16]
  Instruction counter: 5193, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5194, JZ [14]
  Instruction counter: 5195, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5196, JZ [14]
  Instruction counter: 5197, JUMP [6]
  Instruction counter: 5198, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5199, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5200, JZ [16]
  Instruction counter: 5201, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5202, JZ [14]
  Instruction counter: 5203, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5204, JZ [14]
  Instruction counter: 5205, JUMP [6]
  Instruction counter: 5206, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5207, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5208, JZ [16]
  Instruction counter: 5209, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5210, JZ [14]
  Instruction counter: 5211, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5212, JUMP [13]
  Instruction counter: 5213, JUMP [6]
  Instruction counter: 5214, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5215, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5216, JZ [16]
  Instruction counter: 5217, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5218, JZ [14]
  Instruction counter: 5219, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5220, JZ [14]
  Instruction counter: 5221, JUMP [6]
  Instruction counter: 5222, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5223, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5224, JZ [16]
  Instruction counter: 5225, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5226, JZ [14]
  Instruction counter: 5227, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5228, JZ [14]
  Instruction counter: 5229, JUMP [6]
  Instruction counter: 5230, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5231, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5232, JZ [16]
  Instruction counter: 5233, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5234, JZ [14]
  Instruction counter: 5235, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5236, JUMP [13]
  Instruction counter: 5237, JUMP [6]
  Instruction counter: 5238, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5239, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5240, JZ [16]
  Instruction counter: 5241, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5242, JZ [14]
  Instruction counter: 5243, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5244, JZ [14]
  Instruction counter: 5245, JUMP [6]
  Instruction counter: 5246, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5247, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5248, JZ [16]
  Instruction counter: 5249, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5250, JZ [14]
  Instruction counter: 5251, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5252, JZ [14]
  Instruction counter: 5253, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5254, JUMP [13]
  Instruction counter: 5255, JUMP [6]
  Instruction counter: 5256, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5257, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5258, JZ [16]
  Instruction counter: 5259, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5260, JZ [14]
  Instruction counter: 5261, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5262, JUMP [13]
  Instruction counter: 5263, JUMP [6]
  Instruction counter: 5264, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5265, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5266, JZ [16]
  Instruction counter: 5267, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5268, JZ [14]
  Instruction counter: 5269, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5270, JZ [14]
  Instruction counter: 5271, JUMP [6]
  Instruction counter: 5272, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5273, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5274, JZ [16]
  Instruction counter: 5275, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5276, JZ [14]
  Instruction counter: 5277, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5278, JZ [14]
  Instruction counter: 5279, JUMP [6]
  Instruction counter: 5280, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5281, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5282, JZ [16]
  Instruction counter: 5283, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5284, JZ [14]
  Instruction counter: 5285, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5286, JUMP [13]
  Instruction counter: 5287, JUMP [6]
  Instruction counter: 5288, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5289, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5290, JZ [16]
  Instruction counter: 5291, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5292, JZ [14]
  Instruction counter: 5293, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5294, JZ [14]
  Instruction counter: 5295, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5296, JUMP [13]
  Instruction counter: 5297, JUMP [6]
  Instruction counter: 5298, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5299, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5300, JZ [16]
  Instruction counter: 5301, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5302, JZ [14]
  Instruction counter: 5303, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5304, JZ [14]
  Instruction counter: 5305, JUMP [6]
  Instruction counter: 5306, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5307, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5308, JZ [16]
  Instruction counter: 5309, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5310, JZ [14]
  Instruction counter: 5311, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5312, JUMP [13]
  Instruction counter: 5313, JUMP [6]
  Instruction counter: 5314, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5315, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5316, JZ [16]
  Instruction counter: 5317, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5318, JZ [14]
  Instruction counter: 5319, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5320, JZ [14]
  Instruction counter: 5321, JUMP [6]
  Instruction counter: 5322, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5323, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5324, JZ [16]
  Instruction counter: 5325, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5326, JZ [14]
  Instruction counter: 5327, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5328, JZ [14]
  Instruction counter: 5329, JUMP [6]
  Instruction counter: 5330, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5331, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5332, JZ [16]
  Instruction counter: 5333, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5334, JZ [14]
  Instruction counter: 5335, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5336, JUMP [13]
  Instruction counter: 5337, JUMP [6]
  Instruction counter: 5338, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5339, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5340, JZ [16]
  Instruction counter: 5341, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5342, JZ [14]
  Instruction counter: 5343, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5344, JZ [14]
  Instruction counter: 5345, JUMP [6]
  Instruction counter: 5346, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5347, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5348, JZ [16]
  Instruction counter: 5349, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5350, JZ [14]
  Instruction counter: 5351, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5352, JZ [14]
  Instruction counter: 5353, JUMP [6]
  Instruction counter: 5354, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5355, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5356, JZ [16]
  Instruction counter: 5357, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5358, JZ [14]
  Instruction counter: 5359, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5360, JUMP [13]
  Instruction counter: 5361, JUMP [6]
  Instruction counter: 5362, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5363, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5364, JZ [16]
  Instruction counter: 5365, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5366, JZ [14]
  Instruction counter: 5367, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5368, JZ [14]
  Instruction counter: 5369, JUMP [6]
  Instruction counter: 5370, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5371, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5372, JZ [16]
  Instruction counter: 5373, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5374, JZ [14]
  Instruction counter: 5375, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5376, JZ [14]
  Instruction counter: 5377, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5378, JUMP [13]
  Instruction counter: 5379, JUMP [6]
  Instruction counter: 5380, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5381, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5382, JZ [16]
  Instruction counter: 5383, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5384, JZ [14]
  Instruction counter: 5385, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5386, JUMP [13]
  Instruction counter: 5387, JUMP [6]
  Instruction counter: 5388, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5389, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5390, JZ [16]
  Instruction counter: 5391, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5392, JZ [14]
  Instruction counter: 5393, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5394, JZ [14]
  Instruction counter: 5395, JUMP [6]
  Instruction counter: 5396, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5397, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5398, JZ [16]
  Instruction counter: 5399, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5400, JZ [14]
  Instruction counter: 5401, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5402, JZ [14]
  Instruction counter: 5403, JUMP [6]
  Instruction counter: 5404, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5405, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5406, JZ [16]
  Instruction counter: 5407, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5408, JZ [14]
  Instruction counter: 5409, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5410, JUMP [13]
  Instruction counter: 5411, JUMP [6]
  Instruction counter: 5412, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5413, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5414, JZ [16]
  Instruction counter: 5415, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5416, JZ [14]
  Instruction counter: 5417, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5418, JZ [14]
  Instruction counter: 5419, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5420, JUMP [13]
  Instruction counter: 5421, JUMP [6]
  Instruction counter: 5422, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5423, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5424, JZ [16]
  Instruction counter: 5425, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5426, JZ [14]
  Instruction counter: 5427, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5428, JZ [14]
  Instruction counter: 5429, JUMP [6]
  Instruction counter: 5430, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5431, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5432, JZ [16]
  Instruction counter: 5433, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5434, JZ [14]
  Instruction counter: 5435, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5436, JUMP [13]
  Instruction counter: 5437, JUMP [6]
  Instruction counter: 5438, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5439, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5440, JZ [16]
  Instruction counter: 5441, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5442, JZ [14]
  Instruction counter: 5443, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5444, JZ [14]
  Instruction counter: 5445, JUMP [6]
  Instruction counter: 5446, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5447, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5448, JZ [16]
  Instruction counter: 5449, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5450, JZ [14]
  Instruction counter: 5451, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5452, JZ [14]
  Instruction counter: 5453, JUMP [6]
  Instruction counter: 5454, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5455, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5456, JZ [16]
  Instruction counter: 5457, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5458, JZ [14]
  Instruction counter: 5459, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5460, JUMP [13]
  Instruction counter: 5461, JUMP [6]
  Instruction counter: 5462, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5463, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5464, JZ [16]
  Instruction counter: 5465, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5466, JZ [14]
  Instruction counter: 5467, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5468, JZ [14]
  Instruction counter: 5469, JUMP [6]
  Instruction counter: 5470, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5471, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5472, JZ [16]
  Instruction counter: 5473, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5474, JZ [14]
  Instruction counter: 5475, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5476, JZ [14]
  Instruction counter: 5477, JUMP [6]
  Instruction counter: 5478, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5479, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5480, JZ [16]
  Instruction counter: 5481, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5482, JZ [14]
  Instruction counter: 5483, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5484, JUMP [13]
  Instruction counter: 5485, JUMP [6]
  Instruction counter: 5486, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5487, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5488, JZ [16]
  Instruction counter: 5489, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5490, JZ [14]
  Instruction counter: 5491, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5492, JZ [14]
  Instruction counter: 5493, JUMP [6]
  Instruction counter: 5494, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5495, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5496, JZ [16]
  Instruction counter: 5497, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5498, JZ [14]
  Instruction counter: 5499, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5500, JZ [14]
  Instruction counter: 5501, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5502, JUMP [13]
  Instruction counter: 5503, JUMP [6]
  Instruction counter: 5504, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5505, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5506, JZ [16]
  Instruction counter: 5507, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5508, JZ [14]
  Instruction counter: 5509, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5510, JUMP [13]
  Instruction counter: 5511, JUMP [6]
  Instruction counter: 5512, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5513, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5514, JZ [16]
  Instruction counter: 5515, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5516, JZ [14]
  Instruction counter: 5517, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5518, JZ [14]
  Instruction counter: 5519, JUMP [6]
  Instruction counter: 5520, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5521, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5522, JZ [16]
  Instruction counter: 5523, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5524, JZ [14]
  Instruction counter: 5525, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5526, JZ [14]
  Instruction counter: 5527, JUMP [6]
  Instruction counter: 5528, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5529, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5530, JZ [16]
  Instruction counter: 5531, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5532, JZ [14]
  Instruction counter: 5533, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5534, JUMP [13]
  Instruction counter: 5535, JUMP [6]
  Instruction counter: 5536, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5537, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5538, JZ [16]
  Instruction counter: 5539, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5540, JZ [14]
  Instruction counter: 5541, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5542, JZ [14]
  Instruction counter: 5543, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5544, JUMP [13]
  Instruction counter: 5545, JUMP [6]
  Instruction counter: 5546, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5547, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5548, JZ [16]
  Instruction counter: 5549, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5550, JZ [14]
  Instruction counter: 5551, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5552, JZ [14]
  Instruction counter: 5553, JUMP [6]
  Instruction counter: 5554, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5555, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5556, JZ [16]
  Instruction counter: 5557, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5558, JZ [14]
  Instruction counter: 5559, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5560, JUMP [13]
  Instruction counter: 5561, JUMP [6]
  Instruction counter: 5562, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5563, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5564, JZ [16]
  Instruction counter: 5565, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5566, JZ [14]
  Instruction counter: 5567, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5568, JZ [14]
  Instruction counter: 5569, JUMP [6]
  Instruction counter: 5570, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5571, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5572, JZ [16]
  Instruction counter: 5573, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5574, JZ [14]
  Instruction counter: 5575, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5576, JZ [14]
  Instruction counter: 5577, JUMP [6]
  Instruction counter: 5578, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5579, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5580, JZ [16]
  Instruction counter: 5581, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5582, JZ [14]
  Instruction counter: 5583, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5584, JUMP [13]
  Instruction counter: 5585, JUMP [6]
  Instruction counter: 5586, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5587, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5588, JZ [16]
  Instruction counter: 5589, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5590, JZ [14]
  Instruction counter: 5591, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5592, JZ [14]
  Instruction counter: 5593, JUMP [6]
  Instruction counter: 5594, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5595, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5596, JZ [16]
  Instruction counter: 5597, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5598, JZ [14]
  Instruction counter: 5599, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5600, JZ [14]
  Instruction counter: 5601, JUMP [6]
  Instruction counter: 5602, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5603, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5604, JZ [16]
  Instruction counter: 5605, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5606, JZ [14]
  Instruction counter: 5607, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5608, JUMP [13]
  Instruction counter: 5609, JUMP [6]
  Instruction counter: 5610, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5611, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5612, JZ [16]
  Instruction counter: 5613, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5614, JZ [14]
  Instruction counter: 5615, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5616, JZ [14]
  Instruction counter: 5617, JUMP [6]
  Instruction counter: 5618, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5619, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5620, JZ [16]
  Instruction counter: 5621, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5622, JZ [14]
  Instruction counter: 5623, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5624, JZ [14]
  Instruction counter: 5625, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5626, JUMP [13]
  Instruction counter: 5627, JUMP [6]
  Instruction counter: 5628, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5629, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5630, JZ [16]
  Instruction counter: 5631, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5632, JZ [14]
  Instruction counter: 5633, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5634, JUMP [13]
  Instruction counter: 5635, JUMP [6]
  Instruction counter: 5636, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5637, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5638, JZ [16]
  Instruction counter: 5639, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5640, JZ [14]
  Instruction counter: 5641, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5642, JZ [14]
  Instruction counter: 5643, JUMP [6]
  Instruction counter: 5644, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5645, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5646, JZ [16]
  Instruction counter: 5647, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5648, JZ [14]
  Instruction counter: 5649, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5650, JZ [14]
  Instruction counter: 5651, JUMP [6]
  Instruction counter: 5652, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5653, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5654, JZ [16]
  Instruction counter: 5655, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5656, JZ [14]
  Instruction counter: 5657, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5658, JUMP [13]
  Instruction counter: 5659, JUMP [6]
  Instruction counter: 5660, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5661, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5662, JZ [16]
  Instruction counter: 5663, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5664, JZ [14]
  Instruction counter: 5665, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5666, JZ [14]
  Instruction counter: 5667, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5668, JUMP [13]
  Instruction counter: 5669, JUMP [6]
  Instruction counter: 5670, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5671, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5672, JZ [16]
  Instruction counter: 5673, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5674, JZ [14]
  Instruction counter: 5675, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5676, JZ [14]
  Instruction counter: 5677, JUMP [6]
  Instruction counter: 5678, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5679, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5680, JZ [16]
  Instruction counter: 5681, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5682, JZ [14]
  Instruction counter: 5683, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5684, JUMP [13]
  Instruction counter: 5685, JUMP [6]
  Instruction counter: 5686, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5687, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5688, JZ [16]
  Instruction counter: 5689, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5690, JZ [14]
  Instruction counter: 5691, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5692, JZ [14]
  Instruction counter: 5693, JUMP [6]
  Instruction counter: 5694, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5695, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5696, JZ [16]
  Instruction counter: 5697, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5698, JZ [14]
  Instruction counter: 5699, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5700, JZ [14]
  Instruction counter: 5701, JUMP [6]
  Instruction counter: 5702, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5703, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5704, JZ [16]
  Instruction counter: 5705, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5706, JZ [14]
  Instruction counter: 5707, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5708, JUMP [13]
  Instruction counter: 5709, JUMP [6]
  Instruction counter: 5710, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5711, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5712, JZ [16]
  Instruction counter: 5713, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5714, JZ [14]
  Instruction counter: 5715, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5716, JZ [14]
  Instruction counter: 5717, JUMP [6]
  Instruction counter: 5718, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5719, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5720, JZ [16]
  Instruction counter: 5721, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5722, JZ [14]
  Instruction counter: 5723, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5724, JZ [14]
  Instruction counter: 5725, JUMP [6]
  Instruction counter: 5726, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5727, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5728, JZ [16]
  Instruction counter: 5729, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5730, JZ [14]
  Instruction counter: 5731, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5732, JUMP [13]
  Instruction counter: 5733, JUMP [6]
  Instruction counter: 5734, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5735, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5736, JZ [16]
  Instruction counter: 5737, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5738, JZ [14]
  Instruction counter: 5739, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5740, JZ [14]
  Instruction counter: 5741, JUMP [6]
  Instruction counter: 5742, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5743, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5744, JZ [16]
  Instruction counter: 5745, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5746, JZ [14]
  Instruction counter: 5747, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5748, JZ [14]
  Instruction counter: 5749, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5750, JUMP [13]
  Instruction counter: 5751, JUMP [6]
  Instruction counter: 5752, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5753, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5754, JZ [16]
  Instruction counter: 5755, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5756, JZ [14]
  Instruction counter: 5757, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5758, JUMP [13]
  Instruction counter: 5759, JUMP [6]
  Instruction counter: 5760, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5761, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5762, JZ [16]
  Instruction counter: 5763, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5764, JZ [14]
  Instruction counter: 5765, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5766, JZ [14]
  Instruction counter: 5767, JUMP [6]
  Instruction counter: 5768, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5769, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5770, JZ [16]
  Instruction counter: 5771, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5772, JZ [14]
  Instruction counter: 5773, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5774, JZ [14]
  Instruction counter: 5775, JUMP [6]
  Instruction counter: 5776, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5777, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5778, JZ [16]
  Instruction counter: 5779, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5780, JZ [14]
  Instruction counter: 5781, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5782, JUMP [13]
  Instruction counter: 5783, JUMP [6]
  Instruction counter: 5784, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5785, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5786, JZ [16]
  Instruction counter: 5787, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5788, JZ [14]
  Instruction counter: 5789, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5790, JZ [14]
  Instruction counter: 5791, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5792, JUMP [13]
  Instruction counter: 5793, JUMP [6]
  Instruction counter: 5794, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5795, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5796, JZ [16]
  Instruction counter: 5797, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5798, JZ [14]
  Instruction counter: 5799, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5800, JZ [14]
  Instruction counter: 5801, JUMP [6]
  Instruction counter: 5802, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5803, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5804, JZ [16]
  Instruction counter: 5805, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5806, JZ [14]
  Instruction counter: 5807, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5808, JUMP [13]
  Instruction counter: 5809, JUMP [6]
  Instruction counter: 5810, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5811, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5812, JZ [16]
  Instruction counter: 5813, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5814, JZ [14]
  Instruction counter: 5815, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5816, JZ [14]
  Instruction counter: 5817, JUMP [6]
  Instruction counter: 5818, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5819, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5820, JZ [16]
  Instruction counter: 5821, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5822, JZ [14]
  Instruction counter: 5823, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5824, JZ [14]
  Instruction counter: 5825, JUMP [6]
  Instruction counter: 5826, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5827, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5828, JZ [16]
  Instruction counter: 5829, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5830, JZ [14]
  Instruction counter: 5831, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5832, JUMP [13]
  Instruction counter: 5833, JUMP [6]
  Instruction counter: 5834, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5835, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5836, JZ [16]
  Instruction counter: 5837, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5838, JZ [14]
  Instruction counter: 5839, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5840, JZ [14]
  Instruction counter: 5841, JUMP [6]
  Instruction counter: 5842, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5843, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5844, JZ [16]
  Instruction counter: 5845, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5846, JZ [14]
  Instruction counter: 5847, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5848, JZ [14]
  Instruction counter: 5849, JUMP [6]
  Instruction counter: 5850, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5851, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5852, JZ [16]
  Instruction counter: 5853, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5854, JZ [14]
  Instruction counter: 5855, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5856, JUMP [13]
  Instruction counter: 5857, JUMP [6]
  Instruction counter: 5858, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5859, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5860, JZ [16]
  Instruction counter: 5861, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5862, JZ [14]
  Instruction counter: 5863, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5864, JZ [14]
  Instruction counter: 5865, JUMP [6]
  Instruction counter: 5866, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5867, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5868, JZ [16]
  Instruction counter: 5869, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5870, JZ [14]
  Instruction counter: 5871, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5872, JZ [14]
  Instruction counter: 5873, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5874, JUMP [13]
  Instruction counter: 5875, JUMP [6]
  Instruction counter: 5876, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5877, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5878, JZ [16]
  Instruction counter: 5879, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5880, JZ [14]
  Instruction counter: 5881, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5882, JUMP [13]
  Instruction counter: 5883, JUMP [6]
  Instruction counter: 5884, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5885, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5886, JZ [16]
  Instruction counter: 5887, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5888, JZ [14]
  Instruction counter: 5889, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5890, JZ [14]
  Instruction counter: 5891, JUMP [6]
  Instruction counter: 5892, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5893, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5894, JZ [16]
  Instruction counter: 5895, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5896, JZ [14]
  Instruction counter: 5897, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5898, JZ [14]
  Instruction counter: 5899, JUMP [6]
  Instruction counter: 5900, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5901, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5902, JZ [16]
  Instruction counter: 5903, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5904, JZ [14]
  Instruction counter: 5905, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5906, JUMP [13]
  Instruction counter: 5907, JUMP [6]
  Instruction counter: 5908, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5909, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5910, JZ [16]
  Instruction counter: 5911, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5912, JZ [14]
  Instruction counter: 5913, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5914, JZ [14]
  Instruction counter: 5915, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5916, JUMP [13]
  Instruction counter: 5917, JUMP [6]
  Instruction counter: 5918, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5919, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5920, JZ [16]
  Instruction counter: 5921, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5922, JZ [14]
  Instruction counter: 5923, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5924, JZ [14]
  Instruction counter: 5925, JUMP [6]
  Instruction counter: 5926, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5927, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5928, JZ [16]
  Instruction counter: 5929, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5930, JZ [14]
  Instruction counter: 5931, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5932, JUMP [13]
  Instruction counter: 5933, JUMP [6]
  Instruction counter: 5934, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5935, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5936, JZ [16]
  Instruction counter: 5937, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5938, JZ [14]
  Instruction counter: 5939, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5940, JZ [14]
  Instruction counter: 5941, JUMP [6]
  Instruction counter: 5942, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5943, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5944, JZ [16]
  Instruction counter: 5945, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5946, JZ [14]
  Instruction counter: 5947, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5948, JZ [14]
  Instruction counter: 5949, JUMP [6]
  Instruction counter: 5950, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5951, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5952, JZ [16]
  Instruction counter: 5953, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5954, JZ [14]
  Instruction counter: 5955, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5956, JUMP [13]
  Instruction counter: 5957, JUMP [6]
  Instruction counter: 5958, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5959, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5960, JZ [16]
  Instruction counter: 5961, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5962, JZ [14]
  Instruction counter: 5963, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5964, JZ [14]
  Instruction counter: 5965, JUMP [6]
  Instruction counter: 5966, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5967, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5968, JZ [16]
  Instruction counter: 5969, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5970, JZ [14]
  Instruction counter: 5971, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5972, JZ [14]
  Instruction counter: 5973, JUMP [6]
  Instruction counter: 5974, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5975, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5976, JZ [16]
  Instruction counter: 5977, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5978, JZ [14]
  Instruction counter: 5979, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5980, JUMP [13]
  Instruction counter: 5981, JUMP [6]
  Instruction counter: 5982, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5983, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5984, JZ [16]
  Instruction counter: 5985, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5986, JZ [14]
  Instruction counter: 5987, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5988, JZ [14]
  Instruction counter: 5989, JUMP [6]
  Instruction counter: 5990, ADD ['R6', 'R1', 'R6']
  Instruction counter: 5991, SUB ['R9', 'R6', 'R10']
  Instruction counter: 5992, JZ [16]
  Instruction counter: 5993, MOD ['R6', 'R8', 'R11']
  Instruction counter: 5994, JZ [14]
  Instruction counter: 5995, MOD ['R6', 'R15', 'R11']
  Instruction counter: 5996, JZ [14]
  Instruction counter: 5997, ADD ['R7', 'R6', 'R7']
  Instruction counter: 5998, JUMP [13]
  Instruction counter: 5999, JUMP [6]
  Instruction counter: 6000, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6001, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6002, JZ [16]
  Instruction counter: 6003, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6004, JZ [14]
  Instruction counter: 6005, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6006, JUMP [13]
  Instruction counter: 6007, JUMP [6]
  Instruction counter: 6008, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6009, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6010, JZ [16]
  Instruction counter: 6011, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6012, JZ [14]
  Instruction counter: 6013, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6014, JZ [14]
  Instruction counter: 6015, JUMP [6]
  Instruction counter: 6016, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6017, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6018, JZ [16]
  Instruction counter: 6019, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6020, JZ [14]
  Instruction counter: 6021, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6022, JZ [14]
  Instruction counter: 6023, JUMP [6]
  Instruction counter: 6024, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6025, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6026, JZ [16]
  Instruction counter: 6027, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6028, JZ [14]
  Instruction counter: 6029, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6030, JUMP [13]
  Instruction counter: 6031, JUMP [6]
  Instruction counter: 6032, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6033, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6034, JZ [16]
  Instruction counter: 6035, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6036, JZ [14]
  Instruction counter: 6037, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6038, JZ [14]
  Instruction counter: 6039, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6040, JUMP [13]
  Instruction counter: 6041, JUMP [6]
  Instruction counter: 6042, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6043, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6044, JZ [16]
  Instruction counter: 6045, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6046, JZ [14]
  Instruction counter: 6047, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6048, JZ [14]
  Instruction counter: 6049, JUMP [6]
  Instruction counter: 6050, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6051, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6052, JZ [16]
  Instruction counter: 6053, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6054, JZ [14]
  Instruction counter: 6055, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6056, JUMP [13]
  Instruction counter: 6057, JUMP [6]
  Instruction counter: 6058, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6059, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6060, JZ [16]
  Instruction counter: 6061, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6062, JZ [14]
  Instruction counter: 6063, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6064, JZ [14]
  Instruction counter: 6065, JUMP [6]
  Instruction counter: 6066, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6067, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6068, JZ [16]
  Instruction counter: 6069, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6070, JZ [14]
  Instruction counter: 6071, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6072, JZ [14]
  Instruction counter: 6073, JUMP [6]
  Instruction counter: 6074, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6075, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6076, JZ [16]
  Instruction counter: 6077, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6078, JZ [14]
  Instruction counter: 6079, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6080, JUMP [13]
  Instruction counter: 6081, JUMP [6]
  Instruction counter: 6082, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6083, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6084, JZ [16]
  Instruction counter: 6085, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6086, JZ [14]
  Instruction counter: 6087, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6088, JZ [14]
  Instruction counter: 6089, JUMP [6]
  Instruction counter: 6090, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6091, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6092, JZ [16]
  Instruction counter: 6093, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6094, JZ [14]
  Instruction counter: 6095, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6096, JZ [14]
  Instruction counter: 6097, JUMP [6]
  Instruction counter: 6098, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6099, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6100, JZ [16]
  Instruction counter: 6101, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6102, JZ [14]
  Instruction counter: 6103, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6104, JUMP [13]
  Instruction counter: 6105, JUMP [6]
  Instruction counter: 6106, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6107, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6108, JZ [16]
  Instruction counter: 6109, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6110, JZ [14]
  Instruction counter: 6111, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6112, JZ [14]
  Instruction counter: 6113, JUMP [6]
  Instruction counter: 6114, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6115, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6116, JZ [16]
  Instruction counter: 6117, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6118, JZ [14]
  Instruction counter: 6119, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6120, JZ [14]
  Instruction counter: 6121, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6122, JUMP [13]
  Instruction counter: 6123, JUMP [6]
  Instruction counter: 6124, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6125, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6126, JZ [16]
  Instruction counter: 6127, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6128, JZ [14]
  Instruction counter: 6129, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6130, JUMP [13]
  Instruction counter: 6131, JUMP [6]
  Instruction counter: 6132, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6133, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6134, JZ [16]
  Instruction counter: 6135, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6136, JZ [14]
  Instruction counter: 6137, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6138, JZ [14]
  Instruction counter: 6139, JUMP [6]
  Instruction counter: 6140, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6141, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6142, JZ [16]
  Instruction counter: 6143, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6144, JZ [14]
  Instruction counter: 6145, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6146, JZ [14]
  Instruction counter: 6147, JUMP [6]
  Instruction counter: 6148, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6149, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6150, JZ [16]
  Instruction counter: 6151, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6152, JZ [14]
  Instruction counter: 6153, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6154, JUMP [13]
  Instruction counter: 6155, JUMP [6]
  Instruction counter: 6156, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6157, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6158, JZ [16]
  Instruction counter: 6159, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6160, JZ [14]
  Instruction counter: 6161, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6162, JZ [14]
  Instruction counter: 6163, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6164, JUMP [13]
  Instruction counter: 6165, JUMP [6]
  Instruction counter: 6166, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6167, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6168, JZ [16]
  Instruction counter: 6169, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6170, JZ [14]
  Instruction counter: 6171, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6172, JZ [14]
  Instruction counter: 6173, JUMP [6]
  Instruction counter: 6174, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6175, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6176, JZ [16]
  Instruction counter: 6177, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6178, JZ [14]
  Instruction counter: 6179, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6180, JUMP [13]
  Instruction counter: 6181, JUMP [6]
  Instruction counter: 6182, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6183, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6184, JZ [16]
  Instruction counter: 6185, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6186, JZ [14]
  Instruction counter: 6187, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6188, JZ [14]
  Instruction counter: 6189, JUMP [6]
  Instruction counter: 6190, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6191, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6192, JZ [16]
  Instruction counter: 6193, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6194, JZ [14]
  Instruction counter: 6195, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6196, JZ [14]
  Instruction counter: 6197, JUMP [6]
  Instruction counter: 6198, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6199, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6200, JZ [16]
  Instruction counter: 6201, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6202, JZ [14]
  Instruction counter: 6203, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6204, JUMP [13]
  Instruction counter: 6205, JUMP [6]
  Instruction counter: 6206, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6207, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6208, JZ [16]
  Instruction counter: 6209, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6210, JZ [14]
  Instruction counter: 6211, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6212, JZ [14]
  Instruction counter: 6213, JUMP [6]
  Instruction counter: 6214, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6215, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6216, JZ [16]
  Instruction counter: 6217, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6218, JZ [14]
  Instruction counter: 6219, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6220, JZ [14]
  Instruction counter: 6221, JUMP [6]
  Instruction counter: 6222, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6223, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6224, JZ [16]
  Instruction counter: 6225, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6226, JZ [14]
  Instruction counter: 6227, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6228, JUMP [13]
  Instruction counter: 6229, JUMP [6]
  Instruction counter: 6230, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6231, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6232, JZ [16]
  Instruction counter: 6233, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6234, JZ [14]
  Instruction counter: 6235, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6236, JZ [14]
  Instruction counter: 6237, JUMP [6]
  Instruction counter: 6238, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6239, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6240, JZ [16]
  Instruction counter: 6241, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6242, JZ [14]
  Instruction counter: 6243, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6244, JZ [14]
  Instruction counter: 6245, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6246, JUMP [13]
  Instruction counter: 6247, JUMP [6]
  Instruction counter: 6248, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6249, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6250, JZ [16]
  Instruction counter: 6251, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6252, JZ [14]
  Instruction counter: 6253, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6254, JUMP [13]
  Instruction counter: 6255, JUMP [6]
  Instruction counter: 6256, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6257, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6258, JZ [16]
  Instruction counter: 6259, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6260, JZ [14]
  Instruction counter: 6261, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6262, JZ [14]
  Instruction counter: 6263, JUMP [6]
  Instruction counter: 6264, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6265, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6266, JZ [16]
  Instruction counter: 6267, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6268, JZ [14]
  Instruction counter: 6269, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6270, JZ [14]
  Instruction counter: 6271, JUMP [6]
  Instruction counter: 6272, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6273, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6274, JZ [16]
  Instruction counter: 6275, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6276, JZ [14]
  Instruction counter: 6277, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6278, JUMP [13]
  Instruction counter: 6279, JUMP [6]
  Instruction counter: 6280, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6281, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6282, JZ [16]
  Instruction counter: 6283, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6284, JZ [14]
  Instruction counter: 6285, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6286, JZ [14]
  Instruction counter: 6287, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6288, JUMP [13]
  Instruction counter: 6289, JUMP [6]
  Instruction counter: 6290, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6291, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6292, JZ [16]
  Instruction counter: 6293, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6294, JZ [14]
  Instruction counter: 6295, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6296, JZ [14]
  Instruction counter: 6297, JUMP [6]
  Instruction counter: 6298, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6299, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6300, JZ [16]
  Instruction counter: 6301, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6302, JZ [14]
  Instruction counter: 6303, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6304, JUMP [13]
  Instruction counter: 6305, JUMP [6]
  Instruction counter: 6306, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6307, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6308, JZ [16]
  Instruction counter: 6309, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6310, JZ [14]
  Instruction counter: 6311, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6312, JZ [14]
  Instruction counter: 6313, JUMP [6]
  Instruction counter: 6314, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6315, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6316, JZ [16]
  Instruction counter: 6317, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6318, JZ [14]
  Instruction counter: 6319, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6320, JZ [14]
  Instruction counter: 6321, JUMP [6]
  Instruction counter: 6322, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6323, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6324, JZ [16]
  Instruction counter: 6325, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6326, JZ [14]
  Instruction counter: 6327, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6328, JUMP [13]
  Instruction counter: 6329, JUMP [6]
  Instruction counter: 6330, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6331, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6332, JZ [16]
  Instruction counter: 6333, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6334, JZ [14]
  Instruction counter: 6335, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6336, JZ [14]
  Instruction counter: 6337, JUMP [6]
  Instruction counter: 6338, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6339, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6340, JZ [16]
  Instruction counter: 6341, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6342, JZ [14]
  Instruction counter: 6343, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6344, JZ [14]
  Instruction counter: 6345, JUMP [6]
  Instruction counter: 6346, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6347, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6348, JZ [16]
  Instruction counter: 6349, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6350, JZ [14]
  Instruction counter: 6351, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6352, JUMP [13]
  Instruction counter: 6353, JUMP [6]
  Instruction counter: 6354, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6355, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6356, JZ [16]
  Instruction counter: 6357, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6358, JZ [14]
  Instruction counter: 6359, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6360, JZ [14]
  Instruction counter: 6361, JUMP [6]
  Instruction counter: 6362, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6363, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6364, JZ [16]
  Instruction counter: 6365, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6366, JZ [14]
  Instruction counter: 6367, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6368, JZ [14]
  Instruction counter: 6369, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6370, JUMP [13]
  Instruction counter: 6371, JUMP [6]
  Instruction counter: 6372, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6373, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6374, JZ [16]
  Instruction counter: 6375, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6376, JZ [14]
  Instruction counter: 6377, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6378, JUMP [13]
  Instruction counter: 6379, JUMP [6]
  Instruction counter: 6380, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6381, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6382, JZ [16]
  Instruction counter: 6383, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6384, JZ [14]
  Instruction counter: 6385, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6386, JZ [14]
  Instruction counter: 6387, JUMP [6]
  Instruction counter: 6388, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6389, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6390, JZ [16]
  Instruction counter: 6391, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6392, JZ [14]
  Instruction counter: 6393, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6394, JZ [14]
  Instruction counter: 6395, JUMP [6]
  Instruction counter: 6396, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6397, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6398, JZ [16]
  Instruction counter: 6399, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6400, JZ [14]
  Instruction counter: 6401, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6402, JUMP [13]
  Instruction counter: 6403, JUMP [6]
  Instruction counter: 6404, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6405, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6406, JZ [16]
  Instruction counter: 6407, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6408, JZ [14]
  Instruction counter: 6409, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6410, JZ [14]
  Instruction counter: 6411, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6412, JUMP [13]
  Instruction counter: 6413, JUMP [6]
  Instruction counter: 6414, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6415, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6416, JZ [16]
  Instruction counter: 6417, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6418, JZ [14]
  Instruction counter: 6419, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6420, JZ [14]
  Instruction counter: 6421, JUMP [6]
  Instruction counter: 6422, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6423, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6424, JZ [16]
  Instruction counter: 6425, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6426, JZ [14]
  Instruction counter: 6427, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6428, JUMP [13]
  Instruction counter: 6429, JUMP [6]
  Instruction counter: 6430, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6431, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6432, JZ [16]
  Instruction counter: 6433, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6434, JZ [14]
  Instruction counter: 6435, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6436, JZ [14]
  Instruction counter: 6437, JUMP [6]
  Instruction counter: 6438, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6439, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6440, JZ [16]
  Instruction counter: 6441, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6442, JZ [14]
  Instruction counter: 6443, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6444, JZ [14]
  Instruction counter: 6445, JUMP [6]
  Instruction counter: 6446, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6447, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6448, JZ [16]
  Instruction counter: 6449, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6450, JZ [14]
  Instruction counter: 6451, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6452, JUMP [13]
  Instruction counter: 6453, JUMP [6]
  Instruction counter: 6454, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6455, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6456, JZ [16]
  Instruction counter: 6457, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6458, JZ [14]
  Instruction counter: 6459, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6460, JZ [14]
  Instruction counter: 6461, JUMP [6]
  Instruction counter: 6462, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6463, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6464, JZ [16]
  Instruction counter: 6465, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6466, JZ [14]
  Instruction counter: 6467, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6468, JZ [14]
  Instruction counter: 6469, JUMP [6]
  Instruction counter: 6470, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6471, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6472, JZ [16]
  Instruction counter: 6473, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6474, JZ [14]
  Instruction counter: 6475, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6476, JUMP [13]
  Instruction counter: 6477, JUMP [6]
  Instruction counter: 6478, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6479, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6480, JZ [16]
  Instruction counter: 6481, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6482, JZ [14]
  Instruction counter: 6483, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6484, JZ [14]
  Instruction counter: 6485, JUMP [6]
  Instruction counter: 6486, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6487, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6488, JZ [16]
  Instruction counter: 6489, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6490, JZ [14]
  Instruction counter: 6491, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6492, JZ [14]
  Instruction counter: 6493, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6494, JUMP [13]
  Instruction counter: 6495, JUMP [6]
  Instruction counter: 6496, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6497, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6498, JZ [16]
  Instruction counter: 6499, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6500, JZ [14]
  Instruction counter: 6501, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6502, JUMP [13]
  Instruction counter: 6503, JUMP [6]
  Instruction counter: 6504, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6505, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6506, JZ [16]
  Instruction counter: 6507, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6508, JZ [14]
  Instruction counter: 6509, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6510, JZ [14]
  Instruction counter: 6511, JUMP [6]
  Instruction counter: 6512, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6513, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6514, JZ [16]
  Instruction counter: 6515, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6516, JZ [14]
  Instruction counter: 6517, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6518, JZ [14]
  Instruction counter: 6519, JUMP [6]
  Instruction counter: 6520, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6521, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6522, JZ [16]
  Instruction counter: 6523, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6524, JZ [14]
  Instruction counter: 6525, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6526, JUMP [13]
  Instruction counter: 6527, JUMP [6]
  Instruction counter: 6528, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6529, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6530, JZ [16]
  Instruction counter: 6531, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6532, JZ [14]
  Instruction counter: 6533, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6534, JZ [14]
  Instruction counter: 6535, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6536, JUMP [13]
  Instruction counter: 6537, JUMP [6]
  Instruction counter: 6538, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6539, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6540, JZ [16]
  Instruction counter: 6541, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6542, JZ [14]
  Instruction counter: 6543, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6544, JZ [14]
  Instruction counter: 6545, JUMP [6]
  Instruction counter: 6546, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6547, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6548, JZ [16]
  Instruction counter: 6549, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6550, JZ [14]
  Instruction counter: 6551, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6552, JUMP [13]
  Instruction counter: 6553, JUMP [6]
  Instruction counter: 6554, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6555, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6556, JZ [16]
  Instruction counter: 6557, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6558, JZ [14]
  Instruction counter: 6559, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6560, JZ [14]
  Instruction counter: 6561, JUMP [6]
  Instruction counter: 6562, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6563, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6564, JZ [16]
  Instruction counter: 6565, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6566, JZ [14]
  Instruction counter: 6567, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6568, JZ [14]
  Instruction counter: 6569, JUMP [6]
  Instruction counter: 6570, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6571, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6572, JZ [16]
  Instruction counter: 6573, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6574, JZ [14]
  Instruction counter: 6575, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6576, JUMP [13]
  Instruction counter: 6577, JUMP [6]
  Instruction counter: 6578, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6579, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6580, JZ [16]
  Instruction counter: 6581, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6582, JZ [14]
  Instruction counter: 6583, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6584, JZ [14]
  Instruction counter: 6585, JUMP [6]
  Instruction counter: 6586, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6587, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6588, JZ [16]
  Instruction counter: 6589, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6590, JZ [14]
  Instruction counter: 6591, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6592, JZ [14]
  Instruction counter: 6593, JUMP [6]
  Instruction counter: 6594, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6595, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6596, JZ [16]
  Instruction counter: 6597, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6598, JZ [14]
  Instruction counter: 6599, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6600, JUMP [13]
  Instruction counter: 6601, JUMP [6]
  Instruction counter: 6602, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6603, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6604, JZ [16]
  Instruction counter: 6605, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6606, JZ [14]
  Instruction counter: 6607, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6608, JZ [14]
  Instruction counter: 6609, JUMP [6]
  Instruction counter: 6610, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6611, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6612, JZ [16]
  Instruction counter: 6613, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6614, JZ [14]
  Instruction counter: 6615, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6616, JZ [14]
  Instruction counter: 6617, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6618, JUMP [13]
  Instruction counter: 6619, JUMP [6]
  Instruction counter: 6620, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6621, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6622, JZ [16]
  Instruction counter: 6623, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6624, JZ [14]
  Instruction counter: 6625, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6626, JUMP [13]
  Instruction counter: 6627, JUMP [6]
  Instruction counter: 6628, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6629, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6630, JZ [16]
  Instruction counter: 6631, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6632, JZ [14]
  Instruction counter: 6633, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6634, JZ [14]
  Instruction counter: 6635, JUMP [6]
  Instruction counter: 6636, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6637, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6638, JZ [16]
  Instruction counter: 6639, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6640, JZ [14]
  Instruction counter: 6641, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6642, JZ [14]
  Instruction counter: 6643, JUMP [6]
  Instruction counter: 6644, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6645, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6646, JZ [16]
  Instruction counter: 6647, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6648, JZ [14]
  Instruction counter: 6649, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6650, JUMP [13]
  Instruction counter: 6651, JUMP [6]
  Instruction counter: 6652, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6653, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6654, JZ [16]
  Instruction counter: 6655, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6656, JZ [14]
  Instruction counter: 6657, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6658, JZ [14]
  Instruction counter: 6659, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6660, JUMP [13]
  Instruction counter: 6661, JUMP [6]
  Instruction counter: 6662, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6663, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6664, JZ [16]
  Instruction counter: 6665, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6666, JZ [14]
  Instruction counter: 6667, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6668, JZ [14]
  Instruction counter: 6669, JUMP [6]
  Instruction counter: 6670, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6671, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6672, JZ [16]
  Instruction counter: 6673, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6674, JZ [14]
  Instruction counter: 6675, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6676, JUMP [13]
  Instruction counter: 6677, JUMP [6]
  Instruction counter: 6678, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6679, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6680, JZ [16]
  Instruction counter: 6681, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6682, JZ [14]
  Instruction counter: 6683, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6684, JZ [14]
  Instruction counter: 6685, JUMP [6]
  Instruction counter: 6686, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6687, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6688, JZ [16]
  Instruction counter: 6689, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6690, JZ [14]
  Instruction counter: 6691, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6692, JZ [14]
  Instruction counter: 6693, JUMP [6]
  Instruction counter: 6694, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6695, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6696, JZ [16]
  Instruction counter: 6697, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6698, JZ [14]
  Instruction counter: 6699, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6700, JUMP [13]
  Instruction counter: 6701, JUMP [6]
  Instruction counter: 6702, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6703, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6704, JZ [16]
  Instruction counter: 6705, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6706, JZ [14]
  Instruction counter: 6707, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6708, JZ [14]
  Instruction counter: 6709, JUMP [6]
  Instruction counter: 6710, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6711, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6712, JZ [16]
  Instruction counter: 6713, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6714, JZ [14]
  Instruction counter: 6715, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6716, JZ [14]
  Instruction counter: 6717, JUMP [6]
  Instruction counter: 6718, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6719, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6720, JZ [16]
  Instruction counter: 6721, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6722, JZ [14]
  Instruction counter: 6723, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6724, JUMP [13]
  Instruction counter: 6725, JUMP [6]
  Instruction counter: 6726, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6727, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6728, JZ [16]
  Instruction counter: 6729, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6730, JZ [14]
  Instruction counter: 6731, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6732, JZ [14]
  Instruction counter: 6733, JUMP [6]
  Instruction counter: 6734, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6735, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6736, JZ [16]
  Instruction counter: 6737, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6738, JZ [14]
  Instruction counter: 6739, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6740, JZ [14]
  Instruction counter: 6741, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6742, JUMP [13]
  Instruction counter: 6743, JUMP [6]
  Instruction counter: 6744, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6745, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6746, JZ [16]
  Instruction counter: 6747, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6748, JZ [14]
  Instruction counter: 6749, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6750, JUMP [13]
  Instruction counter: 6751, JUMP [6]
  Instruction counter: 6752, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6753, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6754, JZ [16]
  Instruction counter: 6755, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6756, JZ [14]
  Instruction counter: 6757, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6758, JZ [14]
  Instruction counter: 6759, JUMP [6]
  Instruction counter: 6760, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6761, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6762, JZ [16]
  Instruction counter: 6763, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6764, JZ [14]
  Instruction counter: 6765, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6766, JZ [14]
  Instruction counter: 6767, JUMP [6]
  Instruction counter: 6768, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6769, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6770, JZ [16]
  Instruction counter: 6771, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6772, JZ [14]
  Instruction counter: 6773, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6774, JUMP [13]
  Instruction counter: 6775, JUMP [6]
  Instruction counter: 6776, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6777, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6778, JZ [16]
  Instruction counter: 6779, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6780, JZ [14]
  Instruction counter: 6781, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6782, JZ [14]
  Instruction counter: 6783, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6784, JUMP [13]
  Instruction counter: 6785, JUMP [6]
  Instruction counter: 6786, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6787, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6788, JZ [16]
  Instruction counter: 6789, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6790, JZ [14]
  Instruction counter: 6791, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6792, JZ [14]
  Instruction counter: 6793, JUMP [6]
  Instruction counter: 6794, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6795, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6796, JZ [16]
  Instruction counter: 6797, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6798, JZ [14]
  Instruction counter: 6799, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6800, JUMP [13]
  Instruction counter: 6801, JUMP [6]
  Instruction counter: 6802, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6803, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6804, JZ [16]
  Instruction counter: 6805, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6806, JZ [14]
  Instruction counter: 6807, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6808, JZ [14]
  Instruction counter: 6809, JUMP [6]
  Instruction counter: 6810, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6811, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6812, JZ [16]
  Instruction counter: 6813, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6814, JZ [14]
  Instruction counter: 6815, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6816, JZ [14]
  Instruction counter: 6817, JUMP [6]
  Instruction counter: 6818, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6819, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6820, JZ [16]
  Instruction counter: 6821, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6822, JZ [14]
  Instruction counter: 6823, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6824, JUMP [13]
  Instruction counter: 6825, JUMP [6]
  Instruction counter: 6826, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6827, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6828, JZ [16]
  Instruction counter: 6829, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6830, JZ [14]
  Instruction counter: 6831, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6832, JZ [14]
  Instruction counter: 6833, JUMP [6]
  Instruction counter: 6834, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6835, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6836, JZ [16]
  Instruction counter: 6837, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6838, JZ [14]
  Instruction counter: 6839, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6840, JZ [14]
  Instruction counter: 6841, JUMP [6]
  Instruction counter: 6842, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6843, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6844, JZ [16]
  Instruction counter: 6845, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6846, JZ [14]
  Instruction counter: 6847, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6848, JUMP [13]
  Instruction counter: 6849, JUMP [6]
  Instruction counter: 6850, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6851, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6852, JZ [16]
  Instruction counter: 6853, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6854, JZ [14]
  Instruction counter: 6855, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6856, JZ [14]
  Instruction counter: 6857, JUMP [6]
  Instruction counter: 6858, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6859, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6860, JZ [16]
  Instruction counter: 6861, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6862, JZ [14]
  Instruction counter: 6863, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6864, JZ [14]
  Instruction counter: 6865, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6866, JUMP [13]
  Instruction counter: 6867, JUMP [6]
  Instruction counter: 6868, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6869, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6870, JZ [16]
  Instruction counter: 6871, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6872, JZ [14]
  Instruction counter: 6873, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6874, JUMP [13]
  Instruction counter: 6875, JUMP [6]
  Instruction counter: 6876, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6877, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6878, JZ [16]
  Instruction counter: 6879, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6880, JZ [14]
  Instruction counter: 6881, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6882, JZ [14]
  Instruction counter: 6883, JUMP [6]
  Instruction counter: 6884, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6885, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6886, JZ [16]
  Instruction counter: 6887, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6888, JZ [14]
  Instruction counter: 6889, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6890, JZ [14]
  Instruction counter: 6891, JUMP [6]
  Instruction counter: 6892, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6893, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6894, JZ [16]
  Instruction counter: 6895, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6896, JZ [14]
  Instruction counter: 6897, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6898, JUMP [13]
  Instruction counter: 6899, JUMP [6]
  Instruction counter: 6900, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6901, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6902, JZ [16]
  Instruction counter: 6903, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6904, JZ [14]
  Instruction counter: 6905, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6906, JZ [14]
  Instruction counter: 6907, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6908, JUMP [13]
  Instruction counter: 6909, JUMP [6]
  Instruction counter: 6910, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6911, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6912, JZ [16]
  Instruction counter: 6913, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6914, JZ [14]
  Instruction counter: 6915, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6916, JZ [14]
  Instruction counter: 6917, JUMP [6]
  Instruction counter: 6918, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6919, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6920, JZ [16]
  Instruction counter: 6921, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6922, JZ [14]
  Instruction counter: 6923, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6924, JUMP [13]
  Instruction counter: 6925, JUMP [6]
  Instruction counter: 6926, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6927, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6928, JZ [16]
  Instruction counter: 6929, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6930, JZ [14]
  Instruction counter: 6931, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6932, JZ [14]
  Instruction counter: 6933, JUMP [6]
  Instruction counter: 6934, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6935, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6936, JZ [16]
  Instruction counter: 6937, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6938, JZ [14]
  Instruction counter: 6939, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6940, JZ [14]
  Instruction counter: 6941, JUMP [6]
  Instruction counter: 6942, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6943, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6944, JZ [16]
  Instruction counter: 6945, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6946, JZ [14]
  Instruction counter: 6947, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6948, JUMP [13]
  Instruction counter: 6949, JUMP [6]
  Instruction counter: 6950, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6951, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6952, JZ [16]
  Instruction counter: 6953, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6954, JZ [14]
  Instruction counter: 6955, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6956, JZ [14]
  Instruction counter: 6957, JUMP [6]
  Instruction counter: 6958, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6959, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6960, JZ [16]
  Instruction counter: 6961, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6962, JZ [14]
  Instruction counter: 6963, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6964, JZ [14]
  Instruction counter: 6965, JUMP [6]
  Instruction counter: 6966, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6967, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6968, JZ [16]
  Instruction counter: 6969, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6970, JZ [14]
  Instruction counter: 6971, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6972, JUMP [13]
  Instruction counter: 6973, JUMP [6]
  Instruction counter: 6974, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6975, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6976, JZ [16]
  Instruction counter: 6977, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6978, JZ [14]
  Instruction counter: 6979, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6980, JZ [14]
  Instruction counter: 6981, JUMP [6]
  Instruction counter: 6982, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6983, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6984, JZ [16]
  Instruction counter: 6985, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6986, JZ [14]
  Instruction counter: 6987, MOD ['R6', 'R15', 'R11']
  Instruction counter: 6988, JZ [14]
  Instruction counter: 6989, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6990, JUMP [13]
  Instruction counter: 6991, JUMP [6]
  Instruction counter: 6992, ADD ['R6', 'R1', 'R6']
  Instruction counter: 6993, SUB ['R9', 'R6', 'R10']
  Instruction counter: 6994, JZ [16]
  Instruction counter: 6995, MOD ['R6', 'R8', 'R11']
  Instruction counter: 6996, JZ [14]
  Instruction counter: 6997, ADD ['R7', 'R6', 'R7']
  Instruction counter: 6998, JUMP [13]
  Instruction counter: 6999, JUMP [6]
  Instruction counter: 7000, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7001, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7002, JZ [16]
  Instruction counter: 7003, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7004, JZ [14]
  Instruction counter: 7005, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7006, JZ [14]
  Instruction counter: 7007, JUMP [6]
  Instruction counter: 7008, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7009, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7010, JZ [16]
  Instruction counter: 7011, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7012, JZ [14]
  Instruction counter: 7013, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7014, JZ [14]
  Instruction counter: 7015, JUMP [6]
  Instruction counter: 7016, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7017, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7018, JZ [16]
  Instruction counter: 7019, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7020, JZ [14]
  Instruction counter: 7021, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7022, JUMP [13]
  Instruction counter: 7023, JUMP [6]
  Instruction counter: 7024, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7025, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7026, JZ [16]
  Instruction counter: 7027, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7028, JZ [14]
  Instruction counter: 7029, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7030, JZ [14]
  Instruction counter: 7031, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7032, JUMP [13]
  Instruction counter: 7033, JUMP [6]
  Instruction counter: 7034, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7035, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7036, JZ [16]
  Instruction counter: 7037, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7038, JZ [14]
  Instruction counter: 7039, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7040, JZ [14]
  Instruction counter: 7041, JUMP [6]
  Instruction counter: 7042, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7043, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7044, JZ [16]
  Instruction counter: 7045, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7046, JZ [14]
  Instruction counter: 7047, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7048, JUMP [13]
  Instruction counter: 7049, JUMP [6]
  Instruction counter: 7050, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7051, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7052, JZ [16]
  Instruction counter: 7053, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7054, JZ [14]
  Instruction counter: 7055, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7056, JZ [14]
  Instruction counter: 7057, JUMP [6]
  Instruction counter: 7058, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7059, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7060, JZ [16]
  Instruction counter: 7061, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7062, JZ [14]
  Instruction counter: 7063, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7064, JZ [14]
  Instruction counter: 7065, JUMP [6]
  Instruction counter: 7066, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7067, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7068, JZ [16]
  Instruction counter: 7069, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7070, JZ [14]
  Instruction counter: 7071, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7072, JUMP [13]
  Instruction counter: 7073, JUMP [6]
  Instruction counter: 7074, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7075, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7076, JZ [16]
  Instruction counter: 7077, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7078, JZ [14]
  Instruction counter: 7079, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7080, JZ [14]
  Instruction counter: 7081, JUMP [6]
  Instruction counter: 7082, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7083, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7084, JZ [16]
  Instruction counter: 7085, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7086, JZ [14]
  Instruction counter: 7087, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7088, JZ [14]
  Instruction counter: 7089, JUMP [6]
  Instruction counter: 7090, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7091, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7092, JZ [16]
  Instruction counter: 7093, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7094, JZ [14]
  Instruction counter: 7095, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7096, JUMP [13]
  Instruction counter: 7097, JUMP [6]
  Instruction counter: 7098, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7099, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7100, JZ [16]
  Instruction counter: 7101, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7102, JZ [14]
  Instruction counter: 7103, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7104, JZ [14]
  Instruction counter: 7105, JUMP [6]
  Instruction counter: 7106, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7107, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7108, JZ [16]
  Instruction counter: 7109, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7110, JZ [14]
  Instruction counter: 7111, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7112, JZ [14]
  Instruction counter: 7113, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7114, JUMP [13]
  Instruction counter: 7115, JUMP [6]
  Instruction counter: 7116, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7117, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7118, JZ [16]
  Instruction counter: 7119, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7120, JZ [14]
  Instruction counter: 7121, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7122, JUMP [13]
  Instruction counter: 7123, JUMP [6]
  Instruction counter: 7124, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7125, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7126, JZ [16]
  Instruction counter: 7127, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7128, JZ [14]
  Instruction counter: 7129, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7130, JZ [14]
  Instruction counter: 7131, JUMP [6]
  Instruction counter: 7132, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7133, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7134, JZ [16]
  Instruction counter: 7135, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7136, JZ [14]
  Instruction counter: 7137, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7138, JZ [14]
  Instruction counter: 7139, JUMP [6]
  Instruction counter: 7140, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7141, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7142, JZ [16]
  Instruction counter: 7143, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7144, JZ [14]
  Instruction counter: 7145, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7146, JUMP [13]
  Instruction counter: 7147, JUMP [6]
  Instruction counter: 7148, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7149, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7150, JZ [16]
  Instruction counter: 7151, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7152, JZ [14]
  Instruction counter: 7153, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7154, JZ [14]
  Instruction counter: 7155, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7156, JUMP [13]
  Instruction counter: 7157, JUMP [6]
  Instruction counter: 7158, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7159, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7160, JZ [16]
  Instruction counter: 7161, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7162, JZ [14]
  Instruction counter: 7163, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7164, JZ [14]
  Instruction counter: 7165, JUMP [6]
  Instruction counter: 7166, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7167, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7168, JZ [16]
  Instruction counter: 7169, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7170, JZ [14]
  Instruction counter: 7171, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7172, JUMP [13]
  Instruction counter: 7173, JUMP [6]
  Instruction counter: 7174, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7175, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7176, JZ [16]
  Instruction counter: 7177, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7178, JZ [14]
  Instruction counter: 7179, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7180, JZ [14]
  Instruction counter: 7181, JUMP [6]
  Instruction counter: 7182, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7183, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7184, JZ [16]
  Instruction counter: 7185, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7186, JZ [14]
  Instruction counter: 7187, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7188, JZ [14]
  Instruction counter: 7189, JUMP [6]
  Instruction counter: 7190, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7191, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7192, JZ [16]
  Instruction counter: 7193, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7194, JZ [14]
  Instruction counter: 7195, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7196, JUMP [13]
  Instruction counter: 7197, JUMP [6]
  Instruction counter: 7198, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7199, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7200, JZ [16]
  Instruction counter: 7201, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7202, JZ [14]
  Instruction counter: 7203, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7204, JZ [14]
  Instruction counter: 7205, JUMP [6]
  Instruction counter: 7206, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7207, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7208, JZ [16]
  Instruction counter: 7209, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7210, JZ [14]
  Instruction counter: 7211, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7212, JZ [14]
  Instruction counter: 7213, JUMP [6]
  Instruction counter: 7214, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7215, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7216, JZ [16]
  Instruction counter: 7217, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7218, JZ [14]
  Instruction counter: 7219, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7220, JUMP [13]
  Instruction counter: 7221, JUMP [6]
  Instruction counter: 7222, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7223, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7224, JZ [16]
  Instruction counter: 7225, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7226, JZ [14]
  Instruction counter: 7227, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7228, JZ [14]
  Instruction counter: 7229, JUMP [6]
  Instruction counter: 7230, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7231, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7232, JZ [16]
  Instruction counter: 7233, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7234, JZ [14]
  Instruction counter: 7235, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7236, JZ [14]
  Instruction counter: 7237, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7238, JUMP [13]
  Instruction counter: 7239, JUMP [6]
  Instruction counter: 7240, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7241, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7242, JZ [16]
  Instruction counter: 7243, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7244, JZ [14]
  Instruction counter: 7245, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7246, JUMP [13]
  Instruction counter: 7247, JUMP [6]
  Instruction counter: 7248, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7249, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7250, JZ [16]
  Instruction counter: 7251, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7252, JZ [14]
  Instruction counter: 7253, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7254, JZ [14]
  Instruction counter: 7255, JUMP [6]
  Instruction counter: 7256, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7257, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7258, JZ [16]
  Instruction counter: 7259, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7260, JZ [14]
  Instruction counter: 7261, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7262, JZ [14]
  Instruction counter: 7263, JUMP [6]
  Instruction counter: 7264, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7265, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7266, JZ [16]
  Instruction counter: 7267, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7268, JZ [14]
  Instruction counter: 7269, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7270, JUMP [13]
  Instruction counter: 7271, JUMP [6]
  Instruction counter: 7272, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7273, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7274, JZ [16]
  Instruction counter: 7275, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7276, JZ [14]
  Instruction counter: 7277, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7278, JZ [14]
  Instruction counter: 7279, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7280, JUMP [13]
  Instruction counter: 7281, JUMP [6]
  Instruction counter: 7282, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7283, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7284, JZ [16]
  Instruction counter: 7285, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7286, JZ [14]
  Instruction counter: 7287, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7288, JZ [14]
  Instruction counter: 7289, JUMP [6]
  Instruction counter: 7290, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7291, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7292, JZ [16]
  Instruction counter: 7293, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7294, JZ [14]
  Instruction counter: 7295, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7296, JUMP [13]
  Instruction counter: 7297, JUMP [6]
  Instruction counter: 7298, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7299, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7300, JZ [16]
  Instruction counter: 7301, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7302, JZ [14]
  Instruction counter: 7303, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7304, JZ [14]
  Instruction counter: 7305, JUMP [6]
  Instruction counter: 7306, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7307, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7308, JZ [16]
  Instruction counter: 7309, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7310, JZ [14]
  Instruction counter: 7311, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7312, JZ [14]
  Instruction counter: 7313, JUMP [6]
  Instruction counter: 7314, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7315, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7316, JZ [16]
  Instruction counter: 7317, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7318, JZ [14]
  Instruction counter: 7319, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7320, JUMP [13]
  Instruction counter: 7321, JUMP [6]
  Instruction counter: 7322, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7323, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7324, JZ [16]
  Instruction counter: 7325, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7326, JZ [14]
  Instruction counter: 7327, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7328, JZ [14]
  Instruction counter: 7329, JUMP [6]
  Instruction counter: 7330, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7331, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7332, JZ [16]
  Instruction counter: 7333, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7334, JZ [14]
  Instruction counter: 7335, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7336, JZ [14]
  Instruction counter: 7337, JUMP [6]
  Instruction counter: 7338, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7339, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7340, JZ [16]
  Instruction counter: 7341, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7342, JZ [14]
  Instruction counter: 7343, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7344, JUMP [13]
  Instruction counter: 7345, JUMP [6]
  Instruction counter: 7346, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7347, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7348, JZ [16]
  Instruction counter: 7349, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7350, JZ [14]
  Instruction counter: 7351, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7352, JZ [14]
  Instruction counter: 7353, JUMP [6]
  Instruction counter: 7354, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7355, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7356, JZ [16]
  Instruction counter: 7357, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7358, JZ [14]
  Instruction counter: 7359, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7360, JZ [14]
  Instruction counter: 7361, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7362, JUMP [13]
  Instruction counter: 7363, JUMP [6]
  Instruction counter: 7364, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7365, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7366, JZ [16]
  Instruction counter: 7367, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7368, JZ [14]
  Instruction counter: 7369, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7370, JUMP [13]
  Instruction counter: 7371, JUMP [6]
  Instruction counter: 7372, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7373, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7374, JZ [16]
  Instruction counter: 7375, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7376, JZ [14]
  Instruction counter: 7377, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7378, JZ [14]
  Instruction counter: 7379, JUMP [6]
  Instruction counter: 7380, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7381, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7382, JZ [16]
  Instruction counter: 7383, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7384, JZ [14]
  Instruction counter: 7385, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7386, JZ [14]
  Instruction counter: 7387, JUMP [6]
  Instruction counter: 7388, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7389, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7390, JZ [16]
  Instruction counter: 7391, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7392, JZ [14]
  Instruction counter: 7393, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7394, JUMP [13]
  Instruction counter: 7395, JUMP [6]
  Instruction counter: 7396, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7397, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7398, JZ [16]
  Instruction counter: 7399, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7400, JZ [14]
  Instruction counter: 7401, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7402, JZ [14]
  Instruction counter: 7403, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7404, JUMP [13]
  Instruction counter: 7405, JUMP [6]
  Instruction counter: 7406, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7407, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7408, JZ [16]
  Instruction counter: 7409, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7410, JZ [14]
  Instruction counter: 7411, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7412, JZ [14]
  Instruction counter: 7413, JUMP [6]
  Instruction counter: 7414, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7415, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7416, JZ [16]
  Instruction counter: 7417, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7418, JZ [14]
  Instruction counter: 7419, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7420, JUMP [13]
  Instruction counter: 7421, JUMP [6]
  Instruction counter: 7422, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7423, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7424, JZ [16]
  Instruction counter: 7425, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7426, JZ [14]
  Instruction counter: 7427, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7428, JZ [14]
  Instruction counter: 7429, JUMP [6]
  Instruction counter: 7430, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7431, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7432, JZ [16]
  Instruction counter: 7433, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7434, JZ [14]
  Instruction counter: 7435, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7436, JZ [14]
  Instruction counter: 7437, JUMP [6]
  Instruction counter: 7438, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7439, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7440, JZ [16]
  Instruction counter: 7441, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7442, JZ [14]
  Instruction counter: 7443, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7444, JUMP [13]
  Instruction counter: 7445, JUMP [6]
  Instruction counter: 7446, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7447, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7448, JZ [16]
  Instruction counter: 7449, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7450, JZ [14]
  Instruction counter: 7451, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7452, JZ [14]
  Instruction counter: 7453, JUMP [6]
  Instruction counter: 7454, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7455, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7456, JZ [16]
  Instruction counter: 7457, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7458, JZ [14]
  Instruction counter: 7459, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7460, JZ [14]
  Instruction counter: 7461, JUMP [6]
  Instruction counter: 7462, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7463, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7464, JZ [16]
  Instruction counter: 7465, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7466, JZ [14]
  Instruction counter: 7467, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7468, JUMP [13]
  Instruction counter: 7469, JUMP [6]
  Instruction counter: 7470, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7471, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7472, JZ [16]
  Instruction counter: 7473, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7474, JZ [14]
  Instruction counter: 7475, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7476, JZ [14]
  Instruction counter: 7477, JUMP [6]
  Instruction counter: 7478, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7479, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7480, JZ [16]
  Instruction counter: 7481, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7482, JZ [14]
  Instruction counter: 7483, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7484, JZ [14]
  Instruction counter: 7485, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7486, JUMP [13]
  Instruction counter: 7487, JUMP [6]
  Instruction counter: 7488, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7489, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7490, JZ [16]
  Instruction counter: 7491, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7492, JZ [14]
  Instruction counter: 7493, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7494, JUMP [13]
  Instruction counter: 7495, JUMP [6]
  Instruction counter: 7496, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7497, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7498, JZ [16]
  Instruction counter: 7499, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7500, JZ [14]
  Instruction counter: 7501, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7502, JZ [14]
  Instruction counter: 7503, JUMP [6]
  Instruction counter: 7504, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7505, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7506, JZ [16]
  Instruction counter: 7507, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7508, JZ [14]
  Instruction counter: 7509, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7510, JZ [14]
  Instruction counter: 7511, JUMP [6]
  Instruction counter: 7512, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7513, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7514, JZ [16]
  Instruction counter: 7515, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7516, JZ [14]
  Instruction counter: 7517, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7518, JUMP [13]
  Instruction counter: 7519, JUMP [6]
  Instruction counter: 7520, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7521, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7522, JZ [16]
  Instruction counter: 7523, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7524, JZ [14]
  Instruction counter: 7525, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7526, JZ [14]
  Instruction counter: 7527, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7528, JUMP [13]
  Instruction counter: 7529, JUMP [6]
  Instruction counter: 7530, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7531, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7532, JZ [16]
  Instruction counter: 7533, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7534, JZ [14]
  Instruction counter: 7535, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7536, JZ [14]
  Instruction counter: 7537, JUMP [6]
  Instruction counter: 7538, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7539, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7540, JZ [16]
  Instruction counter: 7541, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7542, JZ [14]
  Instruction counter: 7543, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7544, JUMP [13]
  Instruction counter: 7545, JUMP [6]
  Instruction counter: 7546, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7547, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7548, JZ [16]
  Instruction counter: 7549, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7550, JZ [14]
  Instruction counter: 7551, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7552, JZ [14]
  Instruction counter: 7553, JUMP [6]
  Instruction counter: 7554, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7555, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7556, JZ [16]
  Instruction counter: 7557, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7558, JZ [14]
  Instruction counter: 7559, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7560, JZ [14]
  Instruction counter: 7561, JUMP [6]
  Instruction counter: 7562, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7563, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7564, JZ [16]
  Instruction counter: 7565, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7566, JZ [14]
  Instruction counter: 7567, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7568, JUMP [13]
  Instruction counter: 7569, JUMP [6]
  Instruction counter: 7570, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7571, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7572, JZ [16]
  Instruction counter: 7573, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7574, JZ [14]
  Instruction counter: 7575, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7576, JZ [14]
  Instruction counter: 7577, JUMP [6]
  Instruction counter: 7578, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7579, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7580, JZ [16]
  Instruction counter: 7581, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7582, JZ [14]
  Instruction counter: 7583, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7584, JZ [14]
  Instruction counter: 7585, JUMP [6]
  Instruction counter: 7586, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7587, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7588, JZ [16]
  Instruction counter: 7589, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7590, JZ [14]
  Instruction counter: 7591, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7592, JUMP [13]
  Instruction counter: 7593, JUMP [6]
  Instruction counter: 7594, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7595, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7596, JZ [16]
  Instruction counter: 7597, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7598, JZ [14]
  Instruction counter: 7599, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7600, JZ [14]
  Instruction counter: 7601, JUMP [6]
  Instruction counter: 7602, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7603, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7604, JZ [16]
  Instruction counter: 7605, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7606, JZ [14]
  Instruction counter: 7607, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7608, JZ [14]
  Instruction counter: 7609, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7610, JUMP [13]
  Instruction counter: 7611, JUMP [6]
  Instruction counter: 7612, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7613, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7614, JZ [16]
  Instruction counter: 7615, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7616, JZ [14]
  Instruction counter: 7617, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7618, JUMP [13]
  Instruction counter: 7619, JUMP [6]
  Instruction counter: 7620, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7621, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7622, JZ [16]
  Instruction counter: 7623, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7624, JZ [14]
  Instruction counter: 7625, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7626, JZ [14]
  Instruction counter: 7627, JUMP [6]
  Instruction counter: 7628, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7629, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7630, JZ [16]
  Instruction counter: 7631, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7632, JZ [14]
  Instruction counter: 7633, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7634, JZ [14]
  Instruction counter: 7635, JUMP [6]
  Instruction counter: 7636, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7637, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7638, JZ [16]
  Instruction counter: 7639, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7640, JZ [14]
  Instruction counter: 7641, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7642, JUMP [13]
  Instruction counter: 7643, JUMP [6]
  Instruction counter: 7644, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7645, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7646, JZ [16]
  Instruction counter: 7647, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7648, JZ [14]
  Instruction counter: 7649, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7650, JZ [14]
  Instruction counter: 7651, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7652, JUMP [13]
  Instruction counter: 7653, JUMP [6]
  Instruction counter: 7654, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7655, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7656, JZ [16]
  Instruction counter: 7657, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7658, JZ [14]
  Instruction counter: 7659, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7660, JZ [14]
  Instruction counter: 7661, JUMP [6]
  Instruction counter: 7662, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7663, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7664, JZ [16]
  Instruction counter: 7665, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7666, JZ [14]
  Instruction counter: 7667, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7668, JUMP [13]
  Instruction counter: 7669, JUMP [6]
  Instruction counter: 7670, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7671, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7672, JZ [16]
  Instruction counter: 7673, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7674, JZ [14]
  Instruction counter: 7675, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7676, JZ [14]
  Instruction counter: 7677, JUMP [6]
  Instruction counter: 7678, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7679, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7680, JZ [16]
  Instruction counter: 7681, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7682, JZ [14]
  Instruction counter: 7683, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7684, JZ [14]
  Instruction counter: 7685, JUMP [6]
  Instruction counter: 7686, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7687, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7688, JZ [16]
  Instruction counter: 7689, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7690, JZ [14]
  Instruction counter: 7691, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7692, JUMP [13]
  Instruction counter: 7693, JUMP [6]
  Instruction counter: 7694, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7695, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7696, JZ [16]
  Instruction counter: 7697, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7698, JZ [14]
  Instruction counter: 7699, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7700, JZ [14]
  Instruction counter: 7701, JUMP [6]
  Instruction counter: 7702, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7703, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7704, JZ [16]
  Instruction counter: 7705, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7706, JZ [14]
  Instruction counter: 7707, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7708, JZ [14]
  Instruction counter: 7709, JUMP [6]
  Instruction counter: 7710, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7711, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7712, JZ [16]
  Instruction counter: 7713, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7714, JZ [14]
  Instruction counter: 7715, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7716, JUMP [13]
  Instruction counter: 7717, JUMP [6]
  Instruction counter: 7718, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7719, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7720, JZ [16]
  Instruction counter: 7721, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7722, JZ [14]
  Instruction counter: 7723, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7724, JZ [14]
  Instruction counter: 7725, JUMP [6]
  Instruction counter: 7726, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7727, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7728, JZ [16]
  Instruction counter: 7729, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7730, JZ [14]
  Instruction counter: 7731, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7732, JZ [14]
  Instruction counter: 7733, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7734, JUMP [13]
  Instruction counter: 7735, JUMP [6]
  Instruction counter: 7736, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7737, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7738, JZ [16]
  Instruction counter: 7739, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7740, JZ [14]
  Instruction counter: 7741, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7742, JUMP [13]
  Instruction counter: 7743, JUMP [6]
  Instruction counter: 7744, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7745, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7746, JZ [16]
  Instruction counter: 7747, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7748, JZ [14]
  Instruction counter: 7749, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7750, JZ [14]
  Instruction counter: 7751, JUMP [6]
  Instruction counter: 7752, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7753, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7754, JZ [16]
  Instruction counter: 7755, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7756, JZ [14]
  Instruction counter: 7757, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7758, JZ [14]
  Instruction counter: 7759, JUMP [6]
  Instruction counter: 7760, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7761, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7762, JZ [16]
  Instruction counter: 7763, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7764, JZ [14]
  Instruction counter: 7765, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7766, JUMP [13]
  Instruction counter: 7767, JUMP [6]
  Instruction counter: 7768, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7769, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7770, JZ [16]
  Instruction counter: 7771, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7772, JZ [14]
  Instruction counter: 7773, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7774, JZ [14]
  Instruction counter: 7775, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7776, JUMP [13]
  Instruction counter: 7777, JUMP [6]
  Instruction counter: 7778, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7779, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7780, JZ [16]
  Instruction counter: 7781, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7782, JZ [14]
  Instruction counter: 7783, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7784, JZ [14]
  Instruction counter: 7785, JUMP [6]
  Instruction counter: 7786, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7787, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7788, JZ [16]
  Instruction counter: 7789, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7790, JZ [14]
  Instruction counter: 7791, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7792, JUMP [13]
  Instruction counter: 7793, JUMP [6]
  Instruction counter: 7794, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7795, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7796, JZ [16]
  Instruction counter: 7797, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7798, JZ [14]
  Instruction counter: 7799, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7800, JZ [14]
  Instruction counter: 7801, JUMP [6]
  Instruction counter: 7802, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7803, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7804, JZ [16]
  Instruction counter: 7805, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7806, JZ [14]
  Instruction counter: 7807, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7808, JZ [14]
  Instruction counter: 7809, JUMP [6]
  Instruction counter: 7810, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7811, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7812, JZ [16]
  Instruction counter: 7813, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7814, JZ [14]
  Instruction counter: 7815, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7816, JUMP [13]
  Instruction counter: 7817, JUMP [6]
  Instruction counter: 7818, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7819, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7820, JZ [16]
  Instruction counter: 7821, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7822, JZ [14]
  Instruction counter: 7823, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7824, JZ [14]
  Instruction counter: 7825, JUMP [6]
  Instruction counter: 7826, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7827, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7828, JZ [16]
  Instruction counter: 7829, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7830, JZ [14]
  Instruction counter: 7831, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7832, JZ [14]
  Instruction counter: 7833, JUMP [6]
  Instruction counter: 7834, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7835, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7836, JZ [16]
  Instruction counter: 7837, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7838, JZ [14]
  Instruction counter: 7839, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7840, JUMP [13]
  Instruction counter: 7841, JUMP [6]
  Instruction counter: 7842, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7843, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7844, JZ [16]
  Instruction counter: 7845, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7846, JZ [14]
  Instruction counter: 7847, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7848, JZ [14]
  Instruction counter: 7849, JUMP [6]
  Instruction counter: 7850, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7851, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7852, JZ [16]
  Instruction counter: 7853, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7854, JZ [14]
  Instruction counter: 7855, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7856, JZ [14]
  Instruction counter: 7857, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7858, JUMP [13]
  Instruction counter: 7859, JUMP [6]
  Instruction counter: 7860, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7861, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7862, JZ [16]
  Instruction counter: 7863, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7864, JZ [14]
  Instruction counter: 7865, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7866, JUMP [13]
  Instruction counter: 7867, JUMP [6]
  Instruction counter: 7868, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7869, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7870, JZ [16]
  Instruction counter: 7871, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7872, JZ [14]
  Instruction counter: 7873, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7874, JZ [14]
  Instruction counter: 7875, JUMP [6]
  Instruction counter: 7876, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7877, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7878, JZ [16]
  Instruction counter: 7879, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7880, JZ [14]
  Instruction counter: 7881, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7882, JZ [14]
  Instruction counter: 7883, JUMP [6]
  Instruction counter: 7884, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7885, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7886, JZ [16]
  Instruction counter: 7887, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7888, JZ [14]
  Instruction counter: 7889, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7890, JUMP [13]
  Instruction counter: 7891, JUMP [6]
  Instruction counter: 7892, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7893, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7894, JZ [16]
  Instruction counter: 7895, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7896, JZ [14]
  Instruction counter: 7897, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7898, JZ [14]
  Instruction counter: 7899, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7900, JUMP [13]
  Instruction counter: 7901, JUMP [6]
  Instruction counter: 7902, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7903, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7904, JZ [16]
  Instruction counter: 7905, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7906, JZ [14]
  Instruction counter: 7907, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7908, JZ [14]
  Instruction counter: 7909, JUMP [6]
  Instruction counter: 7910, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7911, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7912, JZ [16]
  Instruction counter: 7913, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7914, JZ [14]
  Instruction counter: 7915, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7916, JUMP [13]
  Instruction counter: 7917, JUMP [6]
  Instruction counter: 7918, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7919, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7920, JZ [16]
  Instruction counter: 7921, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7922, JZ [14]
  Instruction counter: 7923, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7924, JZ [14]
  Instruction counter: 7925, JUMP [6]
  Instruction counter: 7926, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7927, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7928, JZ [16]
  Instruction counter: 7929, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7930, JZ [14]
  Instruction counter: 7931, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7932, JZ [14]
  Instruction counter: 7933, JUMP [6]
  Instruction counter: 7934, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7935, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7936, JZ [16]
  Instruction counter: 7937, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7938, JZ [14]
  Instruction counter: 7939, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7940, JUMP [13]
  Instruction counter: 7941, JUMP [6]
  Instruction counter: 7942, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7943, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7944, JZ [16]
  Instruction counter: 7945, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7946, JZ [14]
  Instruction counter: 7947, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7948, JZ [14]
  Instruction counter: 7949, JUMP [6]
  Instruction counter: 7950, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7951, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7952, JZ [16]
  Instruction counter: 7953, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7954, JZ [14]
  Instruction counter: 7955, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7956, JZ [14]
  Instruction counter: 7957, JUMP [6]
  Instruction counter: 7958, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7959, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7960, JZ [16]
  Instruction counter: 7961, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7962, JZ [14]
  Instruction counter: 7963, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7964, JUMP [13]
  Instruction counter: 7965, JUMP [6]
  Instruction counter: 7966, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7967, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7968, JZ [16]
  Instruction counter: 7969, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7970, JZ [14]
  Instruction counter: 7971, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7972, JZ [14]
  Instruction counter: 7973, JUMP [6]
  Instruction counter: 7974, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7975, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7976, JZ [16]
  Instruction counter: 7977, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7978, JZ [14]
  Instruction counter: 7979, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7980, JZ [14]
  Instruction counter: 7981, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7982, JUMP [13]
  Instruction counter: 7983, JUMP [6]
  Instruction counter: 7984, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7985, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7986, JZ [16]
  Instruction counter: 7987, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7988, JZ [14]
  Instruction counter: 7989, ADD ['R7', 'R6', 'R7']
  Instruction counter: 7990, JUMP [13]
  Instruction counter: 7991, JUMP [6]
  Instruction counter: 7992, ADD ['R6', 'R1', 'R6']
  Instruction counter: 7993, SUB ['R9', 'R6', 'R10']
  Instruction counter: 7994, JZ [16]
  Instruction counter: 7995, MOD ['R6', 'R8', 'R11']
  Instruction counter: 7996, JZ [14]
  Instruction counter: 7997, MOD ['R6', 'R15', 'R11']
  Instruction counter: 7998, JZ [14]
  Instruction counter: 7999, JUMP [6]
  Instruction counter: 8000, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8001, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8002, JZ [16]
  Instruction counter: 8003, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8004, JZ [14]
  Instruction counter: 8005, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8006, JZ [14]
  Instruction counter: 8007, JUMP [6]
  Instruction counter: 8008, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8009, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8010, JZ [16]
  Instruction counter: 8011, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8012, JZ [14]
  Instruction counter: 8013, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8014, JUMP [13]
  Instruction counter: 8015, JUMP [6]
  Instruction counter: 8016, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8017, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8018, JZ [16]
  Instruction counter: 8019, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8020, JZ [14]
  Instruction counter: 8021, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8022, JZ [14]
  Instruction counter: 8023, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8024, JUMP [13]
  Instruction counter: 8025, JUMP [6]
  Instruction counter: 8026, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8027, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8028, JZ [16]
  Instruction counter: 8029, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8030, JZ [14]
  Instruction counter: 8031, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8032, JZ [14]
  Instruction counter: 8033, JUMP [6]
  Instruction counter: 8034, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8035, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8036, JZ [16]
  Instruction counter: 8037, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8038, JZ [14]
  Instruction counter: 8039, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8040, JUMP [13]
  Instruction counter: 8041, JUMP [6]
  Instruction counter: 8042, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8043, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8044, JZ [16]
  Instruction counter: 8045, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8046, JZ [14]
  Instruction counter: 8047, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8048, JZ [14]
  Instruction counter: 8049, JUMP [6]
  Instruction counter: 8050, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8051, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8052, JZ [16]
  Instruction counter: 8053, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8054, JZ [14]
  Instruction counter: 8055, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8056, JZ [14]
  Instruction counter: 8057, JUMP [6]
  Instruction counter: 8058, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8059, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8060, JZ [16]
  Instruction counter: 8061, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8062, JZ [14]
  Instruction counter: 8063, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8064, JUMP [13]
  Instruction counter: 8065, JUMP [6]
  Instruction counter: 8066, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8067, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8068, JZ [16]
  Instruction counter: 8069, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8070, JZ [14]
  Instruction counter: 8071, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8072, JZ [14]
  Instruction counter: 8073, JUMP [6]
  Instruction counter: 8074, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8075, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8076, JZ [16]
  Instruction counter: 8077, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8078, JZ [14]
  Instruction counter: 8079, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8080, JZ [14]
  Instruction counter: 8081, JUMP [6]
  Instruction counter: 8082, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8083, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8084, JZ [16]
  Instruction counter: 8085, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8086, JZ [14]
  Instruction counter: 8087, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8088, JUMP [13]
  Instruction counter: 8089, JUMP [6]
  Instruction counter: 8090, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8091, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8092, JZ [16]
  Instruction counter: 8093, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8094, JZ [14]
  Instruction counter: 8095, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8096, JZ [14]
  Instruction counter: 8097, JUMP [6]
  Instruction counter: 8098, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8099, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8100, JZ [16]
  Instruction counter: 8101, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8102, JZ [14]
  Instruction counter: 8103, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8104, JZ [14]
  Instruction counter: 8105, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8106, JUMP [13]
  Instruction counter: 8107, JUMP [6]
  Instruction counter: 8108, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8109, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8110, JZ [16]
  Instruction counter: 8111, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8112, JZ [14]
  Instruction counter: 8113, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8114, JUMP [13]
  Instruction counter: 8115, JUMP [6]
  Instruction counter: 8116, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8117, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8118, JZ [16]
  Instruction counter: 8119, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8120, JZ [14]
  Instruction counter: 8121, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8122, JZ [14]
  Instruction counter: 8123, JUMP [6]
  Instruction counter: 8124, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8125, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8126, JZ [16]
  Instruction counter: 8127, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8128, JZ [14]
  Instruction counter: 8129, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8130, JZ [14]
  Instruction counter: 8131, JUMP [6]
  Instruction counter: 8132, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8133, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8134, JZ [16]
  Instruction counter: 8135, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8136, JZ [14]
  Instruction counter: 8137, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8138, JUMP [13]
  Instruction counter: 8139, JUMP [6]
  Instruction counter: 8140, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8141, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8142, JZ [16]
  Instruction counter: 8143, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8144, JZ [14]
  Instruction counter: 8145, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8146, JZ [14]
  Instruction counter: 8147, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8148, JUMP [13]
  Instruction counter: 8149, JUMP [6]
  Instruction counter: 8150, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8151, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8152, JZ [16]
  Instruction counter: 8153, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8154, JZ [14]
  Instruction counter: 8155, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8156, JZ [14]
  Instruction counter: 8157, JUMP [6]
  Instruction counter: 8158, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8159, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8160, JZ [16]
  Instruction counter: 8161, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8162, JZ [14]
  Instruction counter: 8163, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8164, JUMP [13]
  Instruction counter: 8165, JUMP [6]
  Instruction counter: 8166, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8167, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8168, JZ [16]
  Instruction counter: 8169, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8170, JZ [14]
  Instruction counter: 8171, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8172, JZ [14]
  Instruction counter: 8173, JUMP [6]
  Instruction counter: 8174, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8175, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8176, JZ [16]
  Instruction counter: 8177, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8178, JZ [14]
  Instruction counter: 8179, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8180, JZ [14]
  Instruction counter: 8181, JUMP [6]
  Instruction counter: 8182, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8183, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8184, JZ [16]
  Instruction counter: 8185, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8186, JZ [14]
  Instruction counter: 8187, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8188, JUMP [13]
  Instruction counter: 8189, JUMP [6]
  Instruction counter: 8190, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8191, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8192, JZ [16]
  Instruction counter: 8193, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8194, JZ [14]
  Instruction counter: 8195, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8196, JZ [14]
  Instruction counter: 8197, JUMP [6]
  Instruction counter: 8198, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8199, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8200, JZ [16]
  Instruction counter: 8201, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8202, JZ [14]
  Instruction counter: 8203, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8204, JZ [14]
  Instruction counter: 8205, JUMP [6]
  Instruction counter: 8206, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8207, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8208, JZ [16]
  Instruction counter: 8209, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8210, JZ [14]
  Instruction counter: 8211, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8212, JUMP [13]
  Instruction counter: 8213, JUMP [6]
  Instruction counter: 8214, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8215, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8216, JZ [16]
  Instruction counter: 8217, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8218, JZ [14]
  Instruction counter: 8219, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8220, JZ [14]
  Instruction counter: 8221, JUMP [6]
  Instruction counter: 8222, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8223, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8224, JZ [16]
  Instruction counter: 8225, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8226, JZ [14]
  Instruction counter: 8227, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8228, JZ [14]
  Instruction counter: 8229, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8230, JUMP [13]
  Instruction counter: 8231, JUMP [6]
  Instruction counter: 8232, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8233, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8234, JZ [16]
  Instruction counter: 8235, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8236, JZ [14]
  Instruction counter: 8237, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8238, JUMP [13]
  Instruction counter: 8239, JUMP [6]
  Instruction counter: 8240, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8241, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8242, JZ [16]
  Instruction counter: 8243, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8244, JZ [14]
  Instruction counter: 8245, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8246, JZ [14]
  Instruction counter: 8247, JUMP [6]
  Instruction counter: 8248, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8249, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8250, JZ [16]
  Instruction counter: 8251, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8252, JZ [14]
  Instruction counter: 8253, MOD ['R6', 'R15', 'R11']
  Instruction counter: 8254, JZ [14]
  Instruction counter: 8255, JUMP [6]
  Instruction counter: 8256, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8257, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8258, JZ [16]
  Instruction counter: 8259, MOD ['R6', 'R8', 'R11']
  Instruction counter: 8260, JZ [14]
  Instruction counter: 8261, ADD ['R7', 'R6', 'R7']
  Instruction counter: 8262, JUMP [13]
  Instruction counter: 8263, JUMP [6]
  Instruction counter: 8264, ADD ['R6', 'R1', 'R6']
  Instruction counter: 8265, SUB ['R9', 'R6', 'R10']
  Instruction counter: 8266, JZ [16]
  Instruction counter: 8267, OUT ['R7']
  Instruction counter: 8268, HLT []
out_stdout: "233168"
out_log: |
  DEBUG    root:machine.py:250 LD ['zero', 'R6'] {PC: 0, REG0: 0, REG1: , REG2: , REG3: , REG4: , REG5: , REG6: , REG7: , REG8: , REG9: , REG10: , REG11: , REG12: , REG13: , REG14: , REG15: , OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 LD ['zero', 'R7'] {PC: 1, REG0: 0, REG1: , REG2: , REG3: , REG4: , REG5: , REG6: 0, REG7: , REG8: , REG9: , REG10: , REG11: , REG12: , REG13: , REG14: , REG15: , OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 LD ['one', 'R1'] {PC: 2, REG0: 0, REG1: , REG2: , REG3: , REG4: , REG5: , REG6: 0, REG7: 0, REG8: , REG9: , REG10: , REG11: , REG12: , REG13: , REG14: , REG15: , OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 LD ['max_limit', 'R9'] {PC: 3, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 0, REG7: 0, REG8: , REG9: , REG10: , REG11: , REG12: , REG13: , REG14: , REG15: , OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 LD ['three', 'R8'] {PC: 4, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 0, REG7: 0, REG8: , REG9: 1000, REG10: , REG11: , REG12: , REG13: , REG14: , REG15: , OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 LD ['five', 'R15'] {PC: 5, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 0, REG7: 0, REG8: 3, REG9: 1000, REG10: , REG11: , REG12: , REG13: , REG14: , REG15: , OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 0, REG7: 0, REG8: 3, REG9: 1000, REG10: , REG11: , REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1, REG7: 0, REG8: 3, REG9: 1000, REG10: , REG11: , REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1, REG7: 0, REG8: 3, REG9: 1000, REG10: 999, REG11: , REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1, REG7: 0, REG8: 3, REG9: 1000, REG10: 999, REG11: , REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1, REG7: 0, REG8: 3, REG9: 1000, REG10: 999, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1, REG7: 0, REG8: 3, REG9: 1000, REG10: 999, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1, REG7: 0, REG8: 3, REG9: 1000, REG10: 999, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1, REG7: 0, REG8: 3, REG9: 1000, REG10: 999, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1, REG7: 0, REG8: 3, REG9: 1000, REG10: 999, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 2, REG7: 0, REG8: 3, REG9: 1000, REG10: 999, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 2, REG7: 0, REG8: 3, REG9: 1000, REG10: 998, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 2, REG7: 0, REG8: 3, REG9: 1000, REG10: 998, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 2, REG7: 0, REG8: 3, REG9: 1000, REG10: 998, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 2, REG7: 0, REG8: 3, REG9: 1000, REG10: 998, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 2, REG7: 0, REG8: 3, REG9: 1000, REG10: 998, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 2, REG7: 0, REG8: 3, REG9: 1000, REG10: 998, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 2, REG7: 0, REG8: 3, REG9: 1000, REG10: 998, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 3, REG7: 0, REG8: 3, REG9: 1000, REG10: 998, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 3, REG7: 0, REG8: 3, REG9: 1000, REG10: 997, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 3, REG7: 0, REG8: 3, REG9: 1000, REG10: 997, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 3, REG7: 0, REG8: 3, REG9: 1000, REG10: 997, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 3, REG7: 0, REG8: 3, REG9: 1000, REG10: 997, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 3, REG7: 3, REG8: 3, REG9: 1000, REG10: 997, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 3, REG7: 3, REG8: 3, REG9: 1000, REG10: 997, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 3, REG7: 3, REG8: 3, REG9: 1000, REG10: 997, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 4, REG7: 3, REG8: 3, REG9: 1000, REG10: 997, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 4, REG7: 3, REG8: 3, REG9: 1000, REG10: 996, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 4, REG7: 3, REG8: 3, REG9: 1000, REG10: 996, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 4, REG7: 3, REG8: 3, REG9: 1000, REG10: 996, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 4, REG7: 3, REG8: 3, REG9: 1000, REG10: 996, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 4, REG7: 3, REG8: 3, REG9: 1000, REG10: 996, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 4, REG7: 3, REG8: 3, REG9: 1000, REG10: 996, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 4, REG7: 3, REG8: 3, REG9: 1000, REG10: 996, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 5, REG7: 3, REG8: 3, REG9: 1000, REG10: 996, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 5, REG7: 3, REG8: 3, REG9: 1000, REG10: 995, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 5, REG7: 3, REG8: 3, REG9: 1000, REG10: 995, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 5, REG7: 3, REG8: 3, REG9: 1000, REG10: 995, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 5, REG7: 3, REG8: 3, REG9: 1000, REG10: 995, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 5, REG7: 3, REG8: 3, REG9: 1000, REG10: 995, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 5, REG7: 3, REG8: 3, REG9: 1000, REG10: 995, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 5, REG7: 8, REG8: 3, REG9: 1000, REG10: 995, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 5, REG7: 8, REG8: 3, REG9: 1000, REG10: 995, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 5, REG7: 8, REG8: 3, REG9: 1000, REG10: 995, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 6, REG7: 8, REG8: 3, REG9: 1000, REG10: 995, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 6, REG7: 8, REG8: 3, REG9: 1000, REG10: 994, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 6, REG7: 8, REG8: 3, REG9: 1000, REG10: 994, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 6, REG7: 8, REG8: 3, REG9: 1000, REG10: 994, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 6, REG7: 8, REG8: 3, REG9: 1000, REG10: 994, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 6, REG7: 14, REG8: 3, REG9: 1000, REG10: 994, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 6, REG7: 14, REG8: 3, REG9: 1000, REG10: 994, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 6, REG7: 14, REG8: 3, REG9: 1000, REG10: 994, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 7, REG7: 14, REG8: 3, REG9: 1000, REG10: 994, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 7, REG7: 14, REG8: 3, REG9: 1000, REG10: 993, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 7, REG7: 14, REG8: 3, REG9: 1000, REG10: 993, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 7, REG7: 14, REG8: 3, REG9: 1000, REG10: 993, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 7, REG7: 14, REG8: 3, REG9: 1000, REG10: 993, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 7, REG7: 14, REG8: 3, REG9: 1000, REG10: 993, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 7, REG7: 14, REG8: 3, REG9: 1000, REG10: 993, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 7, REG7: 14, REG8: 3, REG9: 1000, REG10: 993, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 8, REG7: 14, REG8: 3, REG9: 1000, REG10: 993, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 8, REG7: 14, REG8: 3, REG9: 1000, REG10: 992, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 8, REG7: 14, REG8: 3, REG9: 1000, REG10: 992, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 8, REG7: 14, REG8: 3, REG9: 1000, REG10: 992, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 8, REG7: 14, REG8: 3, REG9: 1000, REG10: 992, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 8, REG7: 14, REG8: 3, REG9: 1000, REG10: 992, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 8, REG7: 14, REG8: 3, REG9: 1000, REG10: 992, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 8, REG7: 14, REG8: 3, REG9: 1000, REG10: 992, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 9, REG7: 14, REG8: 3, REG9: 1000, REG10: 992, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 9, REG7: 14, REG8: 3, REG9: 1000, REG10: 991, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 9, REG7: 14, REG8: 3, REG9: 1000, REG10: 991, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 9, REG7: 14, REG8: 3, REG9: 1000, REG10: 991, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 9, REG7: 14, REG8: 3, REG9: 1000, REG10: 991, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 9, REG7: 23, REG8: 3, REG9: 1000, REG10: 991, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 9, REG7: 23, REG8: 3, REG9: 1000, REG10: 991, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 9, REG7: 23, REG8: 3, REG9: 1000, REG10: 991, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 10, REG7: 23, REG8: 3, REG9: 1000, REG10: 991, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 10, REG7: 23, REG8: 3, REG9: 1000, REG10: 990, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 10, REG7: 23, REG8: 3, REG9: 1000, REG10: 990, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 10, REG7: 23, REG8: 3, REG9: 1000, REG10: 990, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 10, REG7: 23, REG8: 3, REG9: 1000, REG10: 990, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 10, REG7: 23, REG8: 3, REG9: 1000, REG10: 990, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 10, REG7: 23, REG8: 3, REG9: 1000, REG10: 990, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 10, REG7: 33, REG8: 3, REG9: 1000, REG10: 990, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 10, REG7: 33, REG8: 3, REG9: 1000, REG10: 990, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 10, REG7: 33, REG8: 3, REG9: 1000, REG10: 990, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 11, REG7: 33, REG8: 3, REG9: 1000, REG10: 990, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 11, REG7: 33, REG8: 3, REG9: 1000, REG10: 989, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 11, REG7: 33, REG8: 3, REG9: 1000, REG10: 989, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 11, REG7: 33, REG8: 3, REG9: 1000, REG10: 989, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 11, REG7: 33, REG8: 3, REG9: 1000, REG10: 989, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 11, REG7: 33, REG8: 3, REG9: 1000, REG10: 989, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 11, REG7: 33, REG8: 3, REG9: 1000, REG10: 989, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 11, REG7: 33, REG8: 3, REG9: 1000, REG10: 989, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 12, REG7: 33, REG8: 3, REG9: 1000, REG10: 989, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 12, REG7: 33, REG8: 3, REG9: 1000, REG10: 988, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 12, REG7: 33, REG8: 3, REG9: 1000, REG10: 988, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 12, REG7: 33, REG8: 3, REG9: 1000, REG10: 988, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 12, REG7: 33, REG8: 3, REG9: 1000, REG10: 988, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 12, REG7: 45, REG8: 3, REG9: 1000, REG10: 988, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 12, REG7: 45, REG8: 3, REG9: 1000, REG10: 988, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 12, REG7: 45, REG8: 3, REG9: 1000, REG10: 988, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 13, REG7: 45, REG8: 3, REG9: 1000, REG10: 988, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 13, REG7: 45, REG8: 3, REG9: 1000, REG10: 987, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 13, REG7: 45, REG8: 3, REG9: 1000, REG10: 987, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 13, REG7: 45, REG8: 3, REG9: 1000, REG10: 987, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 13, REG7: 45, REG8: 3, REG9: 1000, REG10: 987, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 13, REG7: 45, REG8: 3, REG9: 1000, REG10: 987, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 13, REG7: 45, REG8: 3, REG9: 1000, REG10: 987, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 13, REG7: 45, REG8: 3, REG9: 1000, REG10: 987, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 14, REG7: 45, REG8: 3, REG9: 1000, REG10: 987, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 14, REG7: 45, REG8: 3, REG9: 1000, REG10: 986, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 14, REG7: 45, REG8: 3, REG9: 1000, REG10: 986, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 14, REG7: 45, REG8: 3, REG9: 1000, REG10: 986, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 14, REG7: 45, REG8: 3, REG9: 1000, REG10: 986, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 14, REG7: 45, REG8: 3, REG9: 1000, REG10: 986, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 14, REG7: 45, REG8: 3, REG9: 1000, REG10: 986, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 14, REG7: 45, REG8: 3, REG9: 1000, REG10: 986, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 15, REG7: 45, REG8: 3, REG9: 1000, REG10: 986, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 15, REG7: 45, REG8: 3, REG9: 1000, REG10: 985, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 15, REG7: 45, REG8: 3, REG9: 1000, REG10: 985, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 15, REG7: 45, REG8: 3, REG9: 1000, REG10: 985, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 15, REG7: 45, REG8: 3, REG9: 1000, REG10: 985, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 15, REG7: 60, REG8: 3, REG9: 1000, REG10: 985, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 15, REG7: 60, REG8: 3, REG9: 1000, REG10: 985, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 15, REG7: 60, REG8: 3, REG9: 1000, REG10: 985, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 16, REG7: 60, REG8: 3, REG9: 1000, REG10: 985, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 16, REG7: 60, REG8: 3, REG9: 1000, REG10: 984, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 16, REG7: 60, REG8: 3, REG9: 1000, REG10: 984, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 16, REG7: 60, REG8: 3, REG9: 1000, REG10: 984, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 16, REG7: 60, REG8: 3, REG9: 1000, REG10: 984, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 16, REG7: 60, REG8: 3, REG9: 1000, REG10: 984, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 16, REG7: 60, REG8: 3, REG9: 1000, REG10: 984, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 16, REG7: 60, REG8: 3, REG9: 1000, REG10: 984, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 17, REG7: 60, REG8: 3, REG9: 1000, REG10: 984, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 17, REG7: 60, REG8: 3, REG9: 1000, REG10: 983, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 17, REG7: 60, REG8: 3, REG9: 1000, REG10: 983, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 17, REG7: 60, REG8: 3, REG9: 1000, REG10: 983, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 17, REG7: 60, REG8: 3, REG9: 1000, REG10: 983, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 17, REG7: 60, REG8: 3, REG9: 1000, REG10: 983, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 17, REG7: 60, REG8: 3, REG9: 1000, REG10: 983, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 17, REG7: 60, REG8: 3, REG9: 1000, REG10: 983, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 18, REG7: 60, REG8: 3, REG9: 1000, REG10: 983, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 18, REG7: 60, REG8: 3, REG9: 1000, REG10: 982, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 18, REG7: 60, REG8: 3, REG9: 1000, REG10: 982, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 18, REG7: 60, REG8: 3, REG9: 1000, REG10: 982, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 18, REG7: 60, REG8: 3, REG9: 1000, REG10: 982, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 18, REG7: 78, REG8: 3, REG9: 1000, REG10: 982, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 18, REG7: 78, REG8: 3, REG9: 1000, REG10: 982, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 18, REG7: 78, REG8: 3, REG9: 1000, REG10: 982, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 19, REG7: 78, REG8: 3, REG9: 1000, REG10: 982, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 19, REG7: 78, REG8: 3, REG9: 1000, REG10: 981, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 19, REG7: 78, REG8: 3, REG9: 1000, REG10: 981, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 19, REG7: 78, REG8: 3, REG9: 1000, REG10: 981, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 19, REG7: 78, REG8: 3, REG9: 1000, REG10: 981, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 19, REG7: 78, REG8: 3, REG9: 1000, REG10: 981, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 19, REG7: 78, REG8: 3, REG9: 1000, REG10: 981, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 19, REG7: 78, REG8: 3, REG9: 1000, REG10: 981, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 20, REG7: 78, REG8: 3, REG9: 1000, REG10: 981, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 20, REG7: 78, REG8: 3, REG9: 1000, REG10: 980, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 20, REG7: 78, REG8: 3, REG9: 1000, REG10: 980, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 20, REG7: 78, REG8: 3, REG9: 1000, REG10: 980, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 20, REG7: 78, REG8: 3, REG9: 1000, REG10: 980, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 20, REG7: 78, REG8: 3, REG9: 1000, REG10: 980, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 20, REG7: 78, REG8: 3, REG9: 1000, REG10: 980, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 20, REG7: 98, REG8: 3, REG9: 1000, REG10: 980, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 20, REG7: 98, REG8: 3, REG9: 1000, REG10: 980, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 20, REG7: 98, REG8: 3, REG9: 1000, REG10: 980, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 21, REG7: 98, REG8: 3, REG9: 1000, REG10: 980, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 21, REG7: 98, REG8: 3, REG9: 1000, REG10: 979, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 21, REG7: 98, REG8: 3, REG9: 1000, REG10: 979, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 21, REG7: 98, REG8: 3, REG9: 1000, REG10: 979, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 21, REG7: 98, REG8: 3, REG9: 1000, REG10: 979, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 21, REG7: 119, REG8: 3, REG9: 1000, REG10: 979, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 21, REG7: 119, REG8: 3, REG9: 1000, REG10: 979, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 21, REG7: 119, REG8: 3, REG9: 1000, REG10: 979, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 22, REG7: 119, REG8: 3, REG9: 1000, REG10: 979, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 22, REG7: 119, REG8: 3, REG9: 1000, REG10: 978, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 22, REG7: 119, REG8: 3, REG9: 1000, REG10: 978, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 22, REG7: 119, REG8: 3, REG9: 1000, REG10: 978, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 22, REG7: 119, REG8: 3, REG9: 1000, REG10: 978, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 22, REG7: 119, REG8: 3, REG9: 1000, REG10: 978, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 22, REG7: 119, REG8: 3, REG9: 1000, REG10: 978, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 22, REG7: 119, REG8: 3, REG9: 1000, REG10: 978, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 23, REG7: 119, REG8: 3, REG9: 1000, REG10: 978, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 23, REG7: 119, REG8: 3, REG9: 1000, REG10: 977, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 23, REG7: 119, REG8: 3, REG9: 1000, REG10: 977, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 23, REG7: 119, REG8: 3, REG9: 1000, REG10: 977, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 23, REG7: 119, REG8: 3, REG9: 1000, REG10: 977, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 23, REG7: 119, REG8: 3, REG9: 1000, REG10: 977, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 23, REG7: 119, REG8: 3, REG9: 1000, REG10: 977, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 23, REG7: 119, REG8: 3, REG9: 1000, REG10: 977, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 24, REG7: 119, REG8: 3, REG9: 1000, REG10: 977, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 24, REG7: 119, REG8: 3, REG9: 1000, REG10: 976, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 24, REG7: 119, REG8: 3, REG9: 1000, REG10: 976, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 24, REG7: 119, REG8: 3, REG9: 1000, REG10: 976, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 24, REG7: 119, REG8: 3, REG9: 1000, REG10: 976, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 24, REG7: 143, REG8: 3, REG9: 1000, REG10: 976, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 24, REG7: 143, REG8: 3, REG9: 1000, REG10: 976, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 24, REG7: 143, REG8: 3, REG9: 1000, REG10: 976, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 25, REG7: 143, REG8: 3, REG9: 1000, REG10: 976, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 25, REG7: 143, REG8: 3, REG9: 1000, REG10: 975, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 25, REG7: 143, REG8: 3, REG9: 1000, REG10: 975, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 25, REG7: 143, REG8: 3, REG9: 1000, REG10: 975, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 25, REG7: 143, REG8: 3, REG9: 1000, REG10: 975, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 25, REG7: 143, REG8: 3, REG9: 1000, REG10: 975, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 25, REG7: 143, REG8: 3, REG9: 1000, REG10: 975, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 25, REG7: 168, REG8: 3, REG9: 1000, REG10: 975, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 25, REG7: 168, REG8: 3, REG9: 1000, REG10: 975, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 25, REG7: 168, REG8: 3, REG9: 1000, REG10: 975, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 26, REG7: 168, REG8: 3, REG9: 1000, REG10: 975, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 26, REG7: 168, REG8: 3, REG9: 1000, REG10: 974, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 26, REG7: 168, REG8: 3, REG9: 1000, REG10: 974, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 26, REG7: 168, REG8: 3, REG9: 1000, REG10: 974, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 26, REG7: 168, REG8: 3, REG9: 1000, REG10: 974, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 26, REG7: 168, REG8: 3, REG9: 1000, REG10: 974, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 26, REG7: 168, REG8: 3, REG9: 1000, REG10: 974, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 26, REG7: 168, REG8: 3, REG9: 1000, REG10: 974, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 27, REG7: 168, REG8: 3, REG9: 1000, REG10: 974, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 27, REG7: 168, REG8: 3, REG9: 1000, REG10: 973, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 27, REG7: 168, REG8: 3, REG9: 1000, REG10: 973, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 27, REG7: 168, REG8: 3, REG9: 1000, REG10: 973, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 27, REG7: 168, REG8: 3, REG9: 1000, REG10: 973, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 27, REG7: 195, REG8: 3, REG9: 1000, REG10: 973, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 27, REG7: 195, REG8: 3, REG9: 1000, REG10: 973, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 27, REG7: 195, REG8: 3, REG9: 1000, REG10: 973, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 28, REG7: 195, REG8: 3, REG9: 1000, REG10: 973, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 28, REG7: 195, REG8: 3, REG9: 1000, REG10: 972, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 28, REG7: 195, REG8: 3, REG9: 1000, REG10: 972, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 28, REG7: 195, REG8: 3, REG9: 1000, REG10: 972, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 28, REG7: 195, REG8: 3, REG9: 1000, REG10: 972, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 28, REG7: 195, REG8: 3, REG9: 1000, REG10: 972, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 28, REG7: 195, REG8: 3, REG9: 1000, REG10: 972, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 28, REG7: 195, REG8: 3, REG9: 1000, REG10: 972, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 29, REG7: 195, REG8: 3, REG9: 1000, REG10: 972, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 29, REG7: 195, REG8: 3, REG9: 1000, REG10: 971, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 29, REG7: 195, REG8: 3, REG9: 1000, REG10: 971, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 29, REG7: 195, REG8: 3, REG9: 1000, REG10: 971, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 29, REG7: 195, REG8: 3, REG9: 1000, REG10: 971, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 29, REG7: 195, REG8: 3, REG9: 1000, REG10: 971, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 29, REG7: 195, REG8: 3, REG9: 1000, REG10: 971, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 29, REG7: 195, REG8: 3, REG9: 1000, REG10: 971, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 30, REG7: 195, REG8: 3, REG9: 1000, REG10: 971, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 30, REG7: 195, REG8: 3, REG9: 1000, REG10: 970, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 30, REG7: 195, REG8: 3, REG9: 1000, REG10: 970, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 30, REG7: 195, REG8: 3, REG9: 1000, REG10: 970, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 30, REG7: 195, REG8: 3, REG9: 1000, REG10: 970, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 30, REG7: 225, REG8: 3, REG9: 1000, REG10: 970, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 30, REG7: 225, REG8: 3, REG9: 1000, REG10: 970, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 30, REG7: 225, REG8: 3, REG9: 1000, REG10: 970, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 31, REG7: 225, REG8: 3, REG9: 1000, REG10: 970, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 31, REG7: 225, REG8: 3, REG9: 1000, REG10: 969, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 31, REG7: 225, REG8: 3, REG9: 1000, REG10: 969, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 31, REG7: 225, REG8: 3, REG9: 1000, REG10: 969, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 31, REG7: 225, REG8: 3, REG9: 1000, REG10: 969, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 31, REG7: 225, REG8: 3, REG9: 1000, REG10: 969, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 31, REG7: 225, REG8: 3, REG9: 1000, REG10: 969, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 31, REG7: 225, REG8: 3, REG9: 1000, REG10: 969, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 32, REG7: 225, REG8: 3, REG9: 1000, REG10: 969, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 32, REG7: 225, REG8: 3, REG9: 1000, REG10: 968, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 32, REG7: 225, REG8: 3, REG9: 1000, REG10: 968, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 32, REG7: 225, REG8: 3, REG9: 1000, REG10: 968, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 32, REG7: 225, REG8: 3, REG9: 1000, REG10: 968, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 32, REG7: 225, REG8: 3, REG9: 1000, REG10: 968, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 32, REG7: 225, REG8: 3, REG9: 1000, REG10: 968, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 32, REG7: 225, REG8: 3, REG9: 1000, REG10: 968, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 33, REG7: 225, REG8: 3, REG9: 1000, REG10: 968, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 33, REG7: 225, REG8: 3, REG9: 1000, REG10: 967, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 33, REG7: 225, REG8: 3, REG9: 1000, REG10: 967, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 33, REG7: 225, REG8: 3, REG9: 1000, REG10: 967, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 33, REG7: 225, REG8: 3, REG9: 1000, REG10: 967, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 33, REG7: 258, REG8: 3, REG9: 1000, REG10: 967, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 33, REG7: 258, REG8: 3, REG9: 1000, REG10: 967, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 33, REG7: 258, REG8: 3, REG9: 1000, REG10: 967, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 34, REG7: 258, REG8: 3, REG9: 1000, REG10: 967, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 34, REG7: 258, REG8: 3, REG9: 1000, REG10: 966, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 34, REG7: 258, REG8: 3, REG9: 1000, REG10: 966, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 34, REG7: 258, REG8: 3, REG9: 1000, REG10: 966, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 34, REG7: 258, REG8: 3, REG9: 1000, REG10: 966, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 34, REG7: 258, REG8: 3, REG9: 1000, REG10: 966, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 34, REG7: 258, REG8: 3, REG9: 1000, REG10: 966, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 34, REG7: 258, REG8: 3, REG9: 1000, REG10: 966, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 35, REG7: 258, REG8: 3, REG9: 1000, REG10: 966, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 35, REG7: 258, REG8: 3, REG9: 1000, REG10: 965, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 35, REG7: 258, REG8: 3, REG9: 1000, REG10: 965, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 35, REG7: 258, REG8: 3, REG9: 1000, REG10: 965, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 35, REG7: 258, REG8: 3, REG9: 1000, REG10: 965, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 35, REG7: 258, REG8: 3, REG9: 1000, REG10: 965, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 35, REG7: 258, REG8: 3, REG9: 1000, REG10: 965, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 35, REG7: 293, REG8: 3, REG9: 1000, REG10: 965, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 35, REG7: 293, REG8: 3, REG9: 1000, REG10: 965, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 35, REG7: 293, REG8: 3, REG9: 1000, REG10: 965, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 36, REG7: 293, REG8: 3, REG9: 1000, REG10: 965, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 36, REG7: 293, REG8: 3, REG9: 1000, REG10: 964, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 36, REG7: 293, REG8: 3, REG9: 1000, REG10: 964, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 36, REG7: 293, REG8: 3, REG9: 1000, REG10: 964, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 36, REG7: 293, REG8: 3, REG9: 1000, REG10: 964, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 36, REG7: 329, REG8: 3, REG9: 1000, REG10: 964, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 36, REG7: 329, REG8: 3, REG9: 1000, REG10: 964, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 36, REG7: 329, REG8: 3, REG9: 1000, REG10: 964, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 37, REG7: 329, REG8: 3, REG9: 1000, REG10: 964, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 37, REG7: 329, REG8: 3, REG9: 1000, REG10: 963, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 37, REG7: 329, REG8: 3, REG9: 1000, REG10: 963, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 37, REG7: 329, REG8: 3, REG9: 1000, REG10: 963, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 37, REG7: 329, REG8: 3, REG9: 1000, REG10: 963, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 37, REG7: 329, REG8: 3, REG9: 1000, REG10: 963, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 37, REG7: 329, REG8: 3, REG9: 1000, REG10: 963, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 37, REG7: 329, REG8: 3, REG9: 1000, REG10: 963, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 38, REG7: 329, REG8: 3, REG9: 1000, REG10: 963, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 38, REG7: 329, REG8: 3, REG9: 1000, REG10: 962, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 38, REG7: 329, REG8: 3, REG9: 1000, REG10: 962, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 38, REG7: 329, REG8: 3, REG9: 1000, REG10: 962, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 38, REG7: 329, REG8: 3, REG9: 1000, REG10: 962, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 38, REG7: 329, REG8: 3, REG9: 1000, REG10: 962, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 38, REG7: 329, REG8: 3, REG9: 1000, REG10: 962, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 38, REG7: 329, REG8: 3, REG9: 1000, REG10: 962, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 39, REG7: 329, REG8: 3, REG9: 1000, REG10: 962, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 39, REG7: 329, REG8: 3, REG9: 1000, REG10: 961, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 39, REG7: 329, REG8: 3, REG9: 1000, REG10: 961, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 39, REG7: 329, REG8: 3, REG9: 1000, REG10: 961, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 39, REG7: 329, REG8: 3, REG9: 1000, REG10: 961, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 39, REG7: 368, REG8: 3, REG9: 1000, REG10: 961, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 39, REG7: 368, REG8: 3, REG9: 1000, REG10: 961, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 39, REG7: 368, REG8: 3, REG9: 1000, REG10: 961, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 40, REG7: 368, REG8: 3, REG9: 1000, REG10: 961, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 40, REG7: 368, REG8: 3, REG9: 1000, REG10: 960, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 40, REG7: 368, REG8: 3, REG9: 1000, REG10: 960, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 40, REG7: 368, REG8: 3, REG9: 1000, REG10: 960, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 40, REG7: 368, REG8: 3, REG9: 1000, REG10: 960, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 40, REG7: 368, REG8: 3, REG9: 1000, REG10: 960, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 40, REG7: 368, REG8: 3, REG9: 1000, REG10: 960, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 40, REG7: 408, REG8: 3, REG9: 1000, REG10: 960, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 40, REG7: 408, REG8: 3, REG9: 1000, REG10: 960, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 40, REG7: 408, REG8: 3, REG9: 1000, REG10: 960, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 41, REG7: 408, REG8: 3, REG9: 1000, REG10: 960, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 41, REG7: 408, REG8: 3, REG9: 1000, REG10: 959, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 41, REG7: 408, REG8: 3, REG9: 1000, REG10: 959, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 41, REG7: 408, REG8: 3, REG9: 1000, REG10: 959, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 41, REG7: 408, REG8: 3, REG9: 1000, REG10: 959, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 41, REG7: 408, REG8: 3, REG9: 1000, REG10: 959, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 41, REG7: 408, REG8: 3, REG9: 1000, REG10: 959, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 41, REG7: 408, REG8: 3, REG9: 1000, REG10: 959, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 42, REG7: 408, REG8: 3, REG9: 1000, REG10: 959, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 42, REG7: 408, REG8: 3, REG9: 1000, REG10: 958, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 42, REG7: 408, REG8: 3, REG9: 1000, REG10: 958, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 42, REG7: 408, REG8: 3, REG9: 1000, REG10: 958, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 42, REG7: 408, REG8: 3, REG9: 1000, REG10: 958, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 42, REG7: 450, REG8: 3, REG9: 1000, REG10: 958, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 42, REG7: 450, REG8: 3, REG9: 1000, REG10: 958, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 42, REG7: 450, REG8: 3, REG9: 1000, REG10: 958, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 43, REG7: 450, REG8: 3, REG9: 1000, REG10: 958, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 43, REG7: 450, REG8: 3, REG9: 1000, REG10: 957, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 43, REG7: 450, REG8: 3, REG9: 1000, REG10: 957, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 43, REG7: 450, REG8: 3, REG9: 1000, REG10: 957, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 43, REG7: 450, REG8: 3, REG9: 1000, REG10: 957, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 43, REG7: 450, REG8: 3, REG9: 1000, REG10: 957, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 43, REG7: 450, REG8: 3, REG9: 1000, REG10: 957, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 43, REG7: 450, REG8: 3, REG9: 1000, REG10: 957, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 44, REG7: 450, REG8: 3, REG9: 1000, REG10: 957, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 44, REG7: 450, REG8: 3, REG9: 1000, REG10: 956, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 44, REG7: 450, REG8: 3, REG9: 1000, REG10: 956, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 44, REG7: 450, REG8: 3, REG9: 1000, REG10: 956, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 44, REG7: 450, REG8: 3, REG9: 1000, REG10: 956, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 44, REG7: 450, REG8: 3, REG9: 1000, REG10: 956, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 44, REG7: 450, REG8: 3, REG9: 1000, REG10: 956, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 44, REG7: 450, REG8: 3, REG9: 1000, REG10: 956, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 45, REG7: 450, REG8: 3, REG9: 1000, REG10: 956, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 45, REG7: 450, REG8: 3, REG9: 1000, REG10: 955, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 45, REG7: 450, REG8: 3, REG9: 1000, REG10: 955, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 45, REG7: 450, REG8: 3, REG9: 1000, REG10: 955, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 45, REG7: 450, REG8: 3, REG9: 1000, REG10: 955, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 45, REG7: 495, REG8: 3, REG9: 1000, REG10: 955, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 45, REG7: 495, REG8: 3, REG9: 1000, REG10: 955, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 45, REG7: 495, REG8: 3, REG9: 1000, REG10: 955, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 46, REG7: 495, REG8: 3, REG9: 1000, REG10: 955, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 46, REG7: 495, REG8: 3, REG9: 1000, REG10: 954, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 46, REG7: 495, REG8: 3, REG9: 1000, REG10: 954, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 46, REG7: 495, REG8: 3, REG9: 1000, REG10: 954, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 46, REG7: 495, REG8: 3, REG9: 1000, REG10: 954, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 46, REG7: 495, REG8: 3, REG9: 1000, REG10: 954, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 46, REG7: 495, REG8: 3, REG9: 1000, REG10: 954, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 46, REG7: 495, REG8: 3, REG9: 1000, REG10: 954, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 47, REG7: 495, REG8: 3, REG9: 1000, REG10: 954, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 47, REG7: 495, REG8: 3, REG9: 1000, REG10: 953, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 47, REG7: 495, REG8: 3, REG9: 1000, REG10: 953, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 47, REG7: 495, REG8: 3, REG9: 1000, REG10: 953, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 47, REG7: 495, REG8: 3, REG9: 1000, REG10: 953, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 47, REG7: 495, REG8: 3, REG9: 1000, REG10: 953, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 47, REG7: 495, REG8: 3, REG9: 1000, REG10: 953, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 47, REG7: 495, REG8: 3, REG9: 1000, REG10: 953, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 48, REG7: 495, REG8: 3, REG9: 1000, REG10: 953, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 48, REG7: 495, REG8: 3, REG9: 1000, REG10: 952, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 48, REG7: 495, REG8: 3, REG9: 1000, REG10: 952, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 48, REG7: 495, REG8: 3, REG9: 1000, REG10: 952, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 48, REG7: 495, REG8: 3, REG9: 1000, REG10: 952, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 48, REG7: 543, REG8: 3, REG9: 1000, REG10: 952, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 48, REG7: 543, REG8: 3, REG9: 1000, REG10: 952, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 48, REG7: 543, REG8: 3, REG9: 1000, REG10: 952, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 49, REG7: 543, REG8: 3, REG9: 1000, REG10: 952, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 49, REG7: 543, REG8: 3, REG9: 1000, REG10: 951, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 49, REG7: 543, REG8: 3, REG9: 1000, REG10: 951, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 49, REG7: 543, REG8: 3, REG9: 1000, REG10: 951, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 49, REG7: 543, REG8: 3, REG9: 1000, REG10: 951, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 49, REG7: 543, REG8: 3, REG9: 1000, REG10: 951, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 49, REG7: 543, REG8: 3, REG9: 1000, REG10: 951, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 49, REG7: 543, REG8: 3, REG9: 1000, REG10: 951, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 50, REG7: 543, REG8: 3, REG9: 1000, REG10: 951, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 50, REG7: 543, REG8: 3, REG9: 1000, REG10: 950, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 50, REG7: 543, REG8: 3, REG9: 1000, REG10: 950, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 50, REG7: 543, REG8: 3, REG9: 1000, REG10: 950, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 50, REG7: 543, REG8: 3, REG9: 1000, REG10: 950, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 50, REG7: 543, REG8: 3, REG9: 1000, REG10: 950, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 50, REG7: 543, REG8: 3, REG9: 1000, REG10: 950, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 50, REG7: 593, REG8: 3, REG9: 1000, REG10: 950, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 50, REG7: 593, REG8: 3, REG9: 1000, REG10: 950, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 50, REG7: 593, REG8: 3, REG9: 1000, REG10: 950, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 51, REG7: 593, REG8: 3, REG9: 1000, REG10: 950, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 51, REG7: 593, REG8: 3, REG9: 1000, REG10: 949, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 51, REG7: 593, REG8: 3, REG9: 1000, REG10: 949, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 51, REG7: 593, REG8: 3, REG9: 1000, REG10: 949, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 51, REG7: 593, REG8: 3, REG9: 1000, REG10: 949, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 51, REG7: 644, REG8: 3, REG9: 1000, REG10: 949, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 51, REG7: 644, REG8: 3, REG9: 1000, REG10: 949, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 51, REG7: 644, REG8: 3, REG9: 1000, REG10: 949, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 52, REG7: 644, REG8: 3, REG9: 1000, REG10: 949, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 52, REG7: 644, REG8: 3, REG9: 1000, REG10: 948, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 52, REG7: 644, REG8: 3, REG9: 1000, REG10: 948, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 52, REG7: 644, REG8: 3, REG9: 1000, REG10: 948, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 52, REG7: 644, REG8: 3, REG9: 1000, REG10: 948, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 52, REG7: 644, REG8: 3, REG9: 1000, REG10: 948, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 52, REG7: 644, REG8: 3, REG9: 1000, REG10: 948, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 52, REG7: 644, REG8: 3, REG9: 1000, REG10: 948, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 53, REG7: 644, REG8: 3, REG9: 1000, REG10: 948, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 53, REG7: 644, REG8: 3, REG9: 1000, REG10: 947, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 53, REG7: 644, REG8: 3, REG9: 1000, REG10: 947, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 53, REG7: 644, REG8: 3, REG9: 1000, REG10: 947, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 53, REG7: 644, REG8: 3, REG9: 1000, REG10: 947, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 53, REG7: 644, REG8: 3, REG9: 1000, REG10: 947, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 53, REG7: 644, REG8: 3, REG9: 1000, REG10: 947, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 53, REG7: 644, REG8: 3, REG9: 1000, REG10: 947, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 54, REG7: 644, REG8: 3, REG9: 1000, REG10: 947, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 54, REG7: 644, REG8: 3, REG9: 1000, REG10: 946, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 54, REG7: 644, REG8: 3, REG9: 1000, REG10: 946, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 54, REG7: 644, REG8: 3, REG9: 1000, REG10: 946, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 54, REG7: 644, REG8: 3, REG9: 1000, REG10: 946, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 54, REG7: 698, REG8: 3, REG9: 1000, REG10: 946, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 54, REG7: 698, REG8: 3, REG9: 1000, REG10: 946, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 54, REG7: 698, REG8: 3, REG9: 1000, REG10: 946, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 55, REG7: 698, REG8: 3, REG9: 1000, REG10: 946, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 55, REG7: 698, REG8: 3, REG9: 1000, REG10: 945, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 55, REG7: 698, REG8: 3, REG9: 1000, REG10: 945, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 55, REG7: 698, REG8: 3, REG9: 1000, REG10: 945, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 55, REG7: 698, REG8: 3, REG9: 1000, REG10: 945, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 55, REG7: 698, REG8: 3, REG9: 1000, REG10: 945, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 55, REG7: 698, REG8: 3, REG9: 1000, REG10: 945, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 55, REG7: 753, REG8: 3, REG9: 1000, REG10: 945, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 55, REG7: 753, REG8: 3, REG9: 1000, REG10: 945, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 55, REG7: 753, REG8: 3, REG9: 1000, REG10: 945, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 56, REG7: 753, REG8: 3, REG9: 1000, REG10: 945, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 56, REG7: 753, REG8: 3, REG9: 1000, REG10: 944, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 56, REG7: 753, REG8: 3, REG9: 1000, REG10: 944, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 56, REG7: 753, REG8: 3, REG9: 1000, REG10: 944, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 56, REG7: 753, REG8: 3, REG9: 1000, REG10: 944, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 56, REG7: 753, REG8: 3, REG9: 1000, REG10: 944, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 56, REG7: 753, REG8: 3, REG9: 1000, REG10: 944, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 56, REG7: 753, REG8: 3, REG9: 1000, REG10: 944, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 57, REG7: 753, REG8: 3, REG9: 1000, REG10: 944, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 57, REG7: 753, REG8: 3, REG9: 1000, REG10: 943, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 57, REG7: 753, REG8: 3, REG9: 1000, REG10: 943, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 57, REG7: 753, REG8: 3, REG9: 1000, REG10: 943, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 57, REG7: 753, REG8: 3, REG9: 1000, REG10: 943, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 57, REG7: 810, REG8: 3, REG9: 1000, REG10: 943, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 57, REG7: 810, REG8: 3, REG9: 1000, REG10: 943, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 57, REG7: 810, REG8: 3, REG9: 1000, REG10: 943, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 58, REG7: 810, REG8: 3, REG9: 1000, REG10: 943, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 58, REG7: 810, REG8: 3, REG9: 1000, REG10: 942, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 58, REG7: 810, REG8: 3, REG9: 1000, REG10: 942, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 58, REG7: 810, REG8: 3, REG9: 1000, REG10: 942, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 58, REG7: 810, REG8: 3, REG9: 1000, REG10: 942, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 58, REG7: 810, REG8: 3, REG9: 1000, REG10: 942, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 58, REG7: 810, REG8: 3, REG9: 1000, REG10: 942, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 58, REG7: 810, REG8: 3, REG9: 1000, REG10: 942, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 59, REG7: 810, REG8: 3, REG9: 1000, REG10: 942, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 59, REG7: 810, REG8: 3, REG9: 1000, REG10: 941, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 59, REG7: 810, REG8: 3, REG9: 1000, REG10: 941, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 59, REG7: 810, REG8: 3, REG9: 1000, REG10: 941, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 59, REG7: 810, REG8: 3, REG9: 1000, REG10: 941, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 59, REG7: 810, REG8: 3, REG9: 1000, REG10: 941, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 59, REG7: 810, REG8: 3, REG9: 1000, REG10: 941, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 59, REG7: 810, REG8: 3, REG9: 1000, REG10: 941, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 60, REG7: 810, REG8: 3, REG9: 1000, REG10: 941, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 60, REG7: 810, REG8: 3, REG9: 1000, REG10: 940, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 60, REG7: 810, REG8: 3, REG9: 1000, REG10: 940, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 60, REG7: 810, REG8: 3, REG9: 1000, REG10: 940, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 60, REG7: 810, REG8: 3, REG9: 1000, REG10: 940, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 60, REG7: 870, REG8: 3, REG9: 1000, REG10: 940, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 60, REG7: 870, REG8: 3, REG9: 1000, REG10: 940, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 60, REG7: 870, REG8: 3, REG9: 1000, REG10: 940, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 61, REG7: 870, REG8: 3, REG9: 1000, REG10: 940, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 61, REG7: 870, REG8: 3, REG9: 1000, REG10: 939, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 61, REG7: 870, REG8: 3, REG9: 1000, REG10: 939, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 61, REG7: 870, REG8: 3, REG9: 1000, REG10: 939, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 61, REG7: 870, REG8: 3, REG9: 1000, REG10: 939, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 61, REG7: 870, REG8: 3, REG9: 1000, REG10: 939, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 61, REG7: 870, REG8: 3, REG9: 1000, REG10: 939, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 61, REG7: 870, REG8: 3, REG9: 1000, REG10: 939, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 62, REG7: 870, REG8: 3, REG9: 1000, REG10: 939, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 62, REG7: 870, REG8: 3, REG9: 1000, REG10: 938, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 62, REG7: 870, REG8: 3, REG9: 1000, REG10: 938, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 62, REG7: 870, REG8: 3, REG9: 1000, REG10: 938, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 62, REG7: 870, REG8: 3, REG9: 1000, REG10: 938, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 62, REG7: 870, REG8: 3, REG9: 1000, REG10: 938, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 62, REG7: 870, REG8: 3, REG9: 1000, REG10: 938, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 62, REG7: 870, REG8: 3, REG9: 1000, REG10: 938, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 63, REG7: 870, REG8: 3, REG9: 1000, REG10: 938, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 63, REG7: 870, REG8: 3, REG9: 1000, REG10: 937, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 63, REG7: 870, REG8: 3, REG9: 1000, REG10: 937, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 63, REG7: 870, REG8: 3, REG9: 1000, REG10: 937, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 63, REG7: 870, REG8: 3, REG9: 1000, REG10: 937, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 63, REG7: 933, REG8: 3, REG9: 1000, REG10: 937, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 63, REG7: 933, REG8: 3, REG9: 1000, REG10: 937, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 63, REG7: 933, REG8: 3, REG9: 1000, REG10: 937, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 64, REG7: 933, REG8: 3, REG9: 1000, REG10: 937, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 64, REG7: 933, REG8: 3, REG9: 1000, REG10: 936, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 64, REG7: 933, REG8: 3, REG9: 1000, REG10: 936, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 64, REG7: 933, REG8: 3, REG9: 1000, REG10: 936, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 64, REG7: 933, REG8: 3, REG9: 1000, REG10: 936, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 64, REG7: 933, REG8: 3, REG9: 1000, REG10: 936, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 64, REG7: 933, REG8: 3, REG9: 1000, REG10: 936, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 64, REG7: 933, REG8: 3, REG9: 1000, REG10: 936, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 65, REG7: 933, REG8: 3, REG9: 1000, REG10: 936, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 65, REG7: 933, REG8: 3, REG9: 1000, REG10: 935, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 65, REG7: 933, REG8: 3, REG9: 1000, REG10: 935, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 65, REG7: 933, REG8: 3, REG9: 1000, REG10: 935, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 65, REG7: 933, REG8: 3, REG9: 1000, REG10: 935, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 65, REG7: 933, REG8: 3, REG9: 1000, REG10: 935, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 65, REG7: 933, REG8: 3, REG9: 1000, REG10: 935, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 65, REG7: 998, REG8: 3, REG9: 1000, REG10: 935, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 65, REG7: 998, REG8: 3, REG9: 1000, REG10: 935, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 65, REG7: 998, REG8: 3, REG9: 1000, REG10: 935, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 66, REG7: 998, REG8: 3, REG9: 1000, REG10: 935, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 66, REG7: 998, REG8: 3, REG9: 1000, REG10: 934, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 66, REG7: 998, REG8: 3, REG9: 1000, REG10: 934, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 66, REG7: 998, REG8: 3, REG9: 1000, REG10: 934, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 66, REG7: 998, REG8: 3, REG9: 1000, REG10: 934, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 66, REG7: 1064, REG8: 3, REG9: 1000, REG10: 934, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 66, REG7: 1064, REG8: 3, REG9: 1000, REG10: 934, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 66, REG7: 1064, REG8: 3, REG9: 1000, REG10: 934, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 67, REG7: 1064, REG8: 3, REG9: 1000, REG10: 934, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 67, REG7: 1064, REG8: 3, REG9: 1000, REG10: 933, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 67, REG7: 1064, REG8: 3, REG9: 1000, REG10: 933, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 67, REG7: 1064, REG8: 3, REG9: 1000, REG10: 933, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 67, REG7: 1064, REG8: 3, REG9: 1000, REG10: 933, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 67, REG7: 1064, REG8: 3, REG9: 1000, REG10: 933, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 67, REG7: 1064, REG8: 3, REG9: 1000, REG10: 933, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 67, REG7: 1064, REG8: 3, REG9: 1000, REG10: 933, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 68, REG7: 1064, REG8: 3, REG9: 1000, REG10: 933, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 68, REG7: 1064, REG8: 3, REG9: 1000, REG10: 932, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 68, REG7: 1064, REG8: 3, REG9: 1000, REG10: 932, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 68, REG7: 1064, REG8: 3, REG9: 1000, REG10: 932, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 68, REG7: 1064, REG8: 3, REG9: 1000, REG10: 932, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 68, REG7: 1064, REG8: 3, REG9: 1000, REG10: 932, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 68, REG7: 1064, REG8: 3, REG9: 1000, REG10: 932, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 68, REG7: 1064, REG8: 3, REG9: 1000, REG10: 932, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 69, REG7: 1064, REG8: 3, REG9: 1000, REG10: 932, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 69, REG7: 1064, REG8: 3, REG9: 1000, REG10: 931, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 69, REG7: 1064, REG8: 3, REG9: 1000, REG10: 931, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 69, REG7: 1064, REG8: 3, REG9: 1000, REG10: 931, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 69, REG7: 1064, REG8: 3, REG9: 1000, REG10: 931, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 69, REG7: 1133, REG8: 3, REG9: 1000, REG10: 931, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 69, REG7: 1133, REG8: 3, REG9: 1000, REG10: 931, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 69, REG7: 1133, REG8: 3, REG9: 1000, REG10: 931, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 70, REG7: 1133, REG8: 3, REG9: 1000, REG10: 931, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 70, REG7: 1133, REG8: 3, REG9: 1000, REG10: 930, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 70, REG7: 1133, REG8: 3, REG9: 1000, REG10: 930, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 70, REG7: 1133, REG8: 3, REG9: 1000, REG10: 930, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 70, REG7: 1133, REG8: 3, REG9: 1000, REG10: 930, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 70, REG7: 1133, REG8: 3, REG9: 1000, REG10: 930, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 70, REG7: 1133, REG8: 3, REG9: 1000, REG10: 930, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 70, REG7: 1203, REG8: 3, REG9: 1000, REG10: 930, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 70, REG7: 1203, REG8: 3, REG9: 1000, REG10: 930, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 70, REG7: 1203, REG8: 3, REG9: 1000, REG10: 930, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 71, REG7: 1203, REG8: 3, REG9: 1000, REG10: 930, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 71, REG7: 1203, REG8: 3, REG9: 1000, REG10: 929, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 71, REG7: 1203, REG8: 3, REG9: 1000, REG10: 929, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 71, REG7: 1203, REG8: 3, REG9: 1000, REG10: 929, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 71, REG7: 1203, REG8: 3, REG9: 1000, REG10: 929, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 71, REG7: 1203, REG8: 3, REG9: 1000, REG10: 929, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 71, REG7: 1203, REG8: 3, REG9: 1000, REG10: 929, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 71, REG7: 1203, REG8: 3, REG9: 1000, REG10: 929, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 72, REG7: 1203, REG8: 3, REG9: 1000, REG10: 929, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 72, REG7: 1203, REG8: 3, REG9: 1000, REG10: 928, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 72, REG7: 1203, REG8: 3, REG9: 1000, REG10: 928, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 72, REG7: 1203, REG8: 3, REG9: 1000, REG10: 928, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 72, REG7: 1203, REG8: 3, REG9: 1000, REG10: 928, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 72, REG7: 1275, REG8: 3, REG9: 1000, REG10: 928, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 72, REG7: 1275, REG8: 3, REG9: 1000, REG10: 928, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 72, REG7: 1275, REG8: 3, REG9: 1000, REG10: 928, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 73, REG7: 1275, REG8: 3, REG9: 1000, REG10: 928, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 73, REG7: 1275, REG8: 3, REG9: 1000, REG10: 927, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 73, REG7: 1275, REG8: 3, REG9: 1000, REG10: 927, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 73, REG7: 1275, REG8: 3, REG9: 1000, REG10: 927, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 73, REG7: 1275, REG8: 3, REG9: 1000, REG10: 927, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 73, REG7: 1275, REG8: 3, REG9: 1000, REG10: 927, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 73, REG7: 1275, REG8: 3, REG9: 1000, REG10: 927, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 73, REG7: 1275, REG8: 3, REG9: 1000, REG10: 927, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 74, REG7: 1275, REG8: 3, REG9: 1000, REG10: 927, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 74, REG7: 1275, REG8: 3, REG9: 1000, REG10: 926, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 74, REG7: 1275, REG8: 3, REG9: 1000, REG10: 926, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 74, REG7: 1275, REG8: 3, REG9: 1000, REG10: 926, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 74, REG7: 1275, REG8: 3, REG9: 1000, REG10: 926, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 74, REG7: 1275, REG8: 3, REG9: 1000, REG10: 926, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 74, REG7: 1275, REG8: 3, REG9: 1000, REG10: 926, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 74, REG7: 1275, REG8: 3, REG9: 1000, REG10: 926, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 75, REG7: 1275, REG8: 3, REG9: 1000, REG10: 926, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 75, REG7: 1275, REG8: 3, REG9: 1000, REG10: 925, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 75, REG7: 1275, REG8: 3, REG9: 1000, REG10: 925, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 75, REG7: 1275, REG8: 3, REG9: 1000, REG10: 925, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 75, REG7: 1275, REG8: 3, REG9: 1000, REG10: 925, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 75, REG7: 1350, REG8: 3, REG9: 1000, REG10: 925, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 75, REG7: 1350, REG8: 3, REG9: 1000, REG10: 925, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 75, REG7: 1350, REG8: 3, REG9: 1000, REG10: 925, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 76, REG7: 1350, REG8: 3, REG9: 1000, REG10: 925, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 76, REG7: 1350, REG8: 3, REG9: 1000, REG10: 924, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 76, REG7: 1350, REG8: 3, REG9: 1000, REG10: 924, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 76, REG7: 1350, REG8: 3, REG9: 1000, REG10: 924, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 76, REG7: 1350, REG8: 3, REG9: 1000, REG10: 924, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 76, REG7: 1350, REG8: 3, REG9: 1000, REG10: 924, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 76, REG7: 1350, REG8: 3, REG9: 1000, REG10: 924, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 76, REG7: 1350, REG8: 3, REG9: 1000, REG10: 924, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 77, REG7: 1350, REG8: 3, REG9: 1000, REG10: 924, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 77, REG7: 1350, REG8: 3, REG9: 1000, REG10: 923, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 77, REG7: 1350, REG8: 3, REG9: 1000, REG10: 923, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 77, REG7: 1350, REG8: 3, REG9: 1000, REG10: 923, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 77, REG7: 1350, REG8: 3, REG9: 1000, REG10: 923, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 77, REG7: 1350, REG8: 3, REG9: 1000, REG10: 923, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 77, REG7: 1350, REG8: 3, REG9: 1000, REG10: 923, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 77, REG7: 1350, REG8: 3, REG9: 1000, REG10: 923, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 78, REG7: 1350, REG8: 3, REG9: 1000, REG10: 923, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 78, REG7: 1350, REG8: 3, REG9: 1000, REG10: 922, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 78, REG7: 1350, REG8: 3, REG9: 1000, REG10: 922, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 78, REG7: 1350, REG8: 3, REG9: 1000, REG10: 922, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 78, REG7: 1350, REG8: 3, REG9: 1000, REG10: 922, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 78, REG7: 1428, REG8: 3, REG9: 1000, REG10: 922, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 78, REG7: 1428, REG8: 3, REG9: 1000, REG10: 922, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 78, REG7: 1428, REG8: 3, REG9: 1000, REG10: 922, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 79, REG7: 1428, REG8: 3, REG9: 1000, REG10: 922, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 79, REG7: 1428, REG8: 3, REG9: 1000, REG10: 921, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 79, REG7: 1428, REG8: 3, REG9: 1000, REG10: 921, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 79, REG7: 1428, REG8: 3, REG9: 1000, REG10: 921, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 79, REG7: 1428, REG8: 3, REG9: 1000, REG10: 921, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 79, REG7: 1428, REG8: 3, REG9: 1000, REG10: 921, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 79, REG7: 1428, REG8: 3, REG9: 1000, REG10: 921, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 79, REG7: 1428, REG8: 3, REG9: 1000, REG10: 921, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 80, REG7: 1428, REG8: 3, REG9: 1000, REG10: 921, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 80, REG7: 1428, REG8: 3, REG9: 1000, REG10: 920, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 80, REG7: 1428, REG8: 3, REG9: 1000, REG10: 920, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 80, REG7: 1428, REG8: 3, REG9: 1000, REG10: 920, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 80, REG7: 1428, REG8: 3, REG9: 1000, REG10: 920, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 80, REG7: 1428, REG8: 3, REG9: 1000, REG10: 920, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 80, REG7: 1428, REG8: 3, REG9: 1000, REG10: 920, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 80, REG7: 1508, REG8: 3, REG9: 1000, REG10: 920, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 80, REG7: 1508, REG8: 3, REG9: 1000, REG10: 920, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 80, REG7: 1508, REG8: 3, REG9: 1000, REG10: 920, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 81, REG7: 1508, REG8: 3, REG9: 1000, REG10: 920, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 81, REG7: 1508, REG8: 3, REG9: 1000, REG10: 919, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 81, REG7: 1508, REG8: 3, REG9: 1000, REG10: 919, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 81, REG7: 1508, REG8: 3, REG9: 1000, REG10: 919, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 81, REG7: 1508, REG8: 3, REG9: 1000, REG10: 919, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 81, REG7: 1589, REG8: 3, REG9: 1000, REG10: 919, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 81, REG7: 1589, REG8: 3, REG9: 1000, REG10: 919, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 81, REG7: 1589, REG8: 3, REG9: 1000, REG10: 919, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 82, REG7: 1589, REG8: 3, REG9: 1000, REG10: 919, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 82, REG7: 1589, REG8: 3, REG9: 1000, REG10: 918, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 82, REG7: 1589, REG8: 3, REG9: 1000, REG10: 918, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 82, REG7: 1589, REG8: 3, REG9: 1000, REG10: 918, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 82, REG7: 1589, REG8: 3, REG9: 1000, REG10: 918, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 82, REG7: 1589, REG8: 3, REG9: 1000, REG10: 918, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 82, REG7: 1589, REG8: 3, REG9: 1000, REG10: 918, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 82, REG7: 1589, REG8: 3, REG9: 1000, REG10: 918, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 83, REG7: 1589, REG8: 3, REG9: 1000, REG10: 918, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 83, REG7: 1589, REG8: 3, REG9: 1000, REG10: 917, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 83, REG7: 1589, REG8: 3, REG9: 1000, REG10: 917, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 83, REG7: 1589, REG8: 3, REG9: 1000, REG10: 917, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 83, REG7: 1589, REG8: 3, REG9: 1000, REG10: 917, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 83, REG7: 1589, REG8: 3, REG9: 1000, REG10: 917, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 83, REG7: 1589, REG8: 3, REG9: 1000, REG10: 917, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 83, REG7: 1589, REG8: 3, REG9: 1000, REG10: 917, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 84, REG7: 1589, REG8: 3, REG9: 1000, REG10: 917, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 84, REG7: 1589, REG8: 3, REG9: 1000, REG10: 916, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 84, REG7: 1589, REG8: 3, REG9: 1000, REG10: 916, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 84, REG7: 1589, REG8: 3, REG9: 1000, REG10: 916, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 84, REG7: 1589, REG8: 3, REG9: 1000, REG10: 916, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 84, REG7: 1673, REG8: 3, REG9: 1000, REG10: 916, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 84, REG7: 1673, REG8: 3, REG9: 1000, REG10: 916, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 84, REG7: 1673, REG8: 3, REG9: 1000, REG10: 916, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 85, REG7: 1673, REG8: 3, REG9: 1000, REG10: 916, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 85, REG7: 1673, REG8: 3, REG9: 1000, REG10: 915, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 85, REG7: 1673, REG8: 3, REG9: 1000, REG10: 915, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 85, REG7: 1673, REG8: 3, REG9: 1000, REG10: 915, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 85, REG7: 1673, REG8: 3, REG9: 1000, REG10: 915, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 85, REG7: 1673, REG8: 3, REG9: 1000, REG10: 915, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 85, REG7: 1673, REG8: 3, REG9: 1000, REG10: 915, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 85, REG7: 1758, REG8: 3, REG9: 1000, REG10: 915, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 85, REG7: 1758, REG8: 3, REG9: 1000, REG10: 915, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 85, REG7: 1758, REG8: 3, REG9: 1000, REG10: 915, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 86, REG7: 1758, REG8: 3, REG9: 1000, REG10: 915, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 86, REG7: 1758, REG8: 3, REG9: 1000, REG10: 914, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 86, REG7: 1758, REG8: 3, REG9: 1000, REG10: 914, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 86, REG7: 1758, REG8: 3, REG9: 1000, REG10: 914, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 86, REG7: 1758, REG8: 3, REG9: 1000, REG10: 914, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 86, REG7: 1758, REG8: 3, REG9: 1000, REG10: 914, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 86, REG7: 1758, REG8: 3, REG9: 1000, REG10: 914, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 86, REG7: 1758, REG8: 3, REG9: 1000, REG10: 914, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 87, REG7: 1758, REG8: 3, REG9: 1000, REG10: 914, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 87, REG7: 1758, REG8: 3, REG9: 1000, REG10: 913, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 87, REG7: 1758, REG8: 3, REG9: 1000, REG10: 913, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 87, REG7: 1758, REG8: 3, REG9: 1000, REG10: 913, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 87, REG7: 1758, REG8: 3, REG9: 1000, REG10: 913, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 87, REG7: 1845, REG8: 3, REG9: 1000, REG10: 913, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 87, REG7: 1845, REG8: 3, REG9: 1000, REG10: 913, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 87, REG7: 1845, REG8: 3, REG9: 1000, REG10: 913, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 88, REG7: 1845, REG8: 3, REG9: 1000, REG10: 913, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 88, REG7: 1845, REG8: 3, REG9: 1000, REG10: 912, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 88, REG7: 1845, REG8: 3, REG9: 1000, REG10: 912, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 88, REG7: 1845, REG8: 3, REG9: 1000, REG10: 912, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 88, REG7: 1845, REG8: 3, REG9: 1000, REG10: 912, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 88, REG7: 1845, REG8: 3, REG9: 1000, REG10: 912, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 88, REG7: 1845, REG8: 3, REG9: 1000, REG10: 912, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 88, REG7: 1845, REG8: 3, REG9: 1000, REG10: 912, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 89, REG7: 1845, REG8: 3, REG9: 1000, REG10: 912, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 89, REG7: 1845, REG8: 3, REG9: 1000, REG10: 911, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 89, REG7: 1845, REG8: 3, REG9: 1000, REG10: 911, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 89, REG7: 1845, REG8: 3, REG9: 1000, REG10: 911, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 89, REG7: 1845, REG8: 3, REG9: 1000, REG10: 911, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 89, REG7: 1845, REG8: 3, REG9: 1000, REG10: 911, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 89, REG7: 1845, REG8: 3, REG9: 1000, REG10: 911, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 89, REG7: 1845, REG8: 3, REG9: 1000, REG10: 911, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 90, REG7: 1845, REG8: 3, REG9: 1000, REG10: 911, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 90, REG7: 1845, REG8: 3, REG9: 1000, REG10: 910, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 90, REG7: 1845, REG8: 3, REG9: 1000, REG10: 910, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 90, REG7: 1845, REG8: 3, REG9: 1000, REG10: 910, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 90, REG7: 1845, REG8: 3, REG9: 1000, REG10: 910, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 90, REG7: 1935, REG8: 3, REG9: 1000, REG10: 910, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 90, REG7: 1935, REG8: 3, REG9: 1000, REG10: 910, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 90, REG7: 1935, REG8: 3, REG9: 1000, REG10: 910, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 91, REG7: 1935, REG8: 3, REG9: 1000, REG10: 910, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 91, REG7: 1935, REG8: 3, REG9: 1000, REG10: 909, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 91, REG7: 1935, REG8: 3, REG9: 1000, REG10: 909, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 91, REG7: 1935, REG8: 3, REG9: 1000, REG10: 909, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 91, REG7: 1935, REG8: 3, REG9: 1000, REG10: 909, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 91, REG7: 1935, REG8: 3, REG9: 1000, REG10: 909, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 91, REG7: 1935, REG8: 3, REG9: 1000, REG10: 909, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 91, REG7: 1935, REG8: 3, REG9: 1000, REG10: 909, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 92, REG7: 1935, REG8: 3, REG9: 1000, REG10: 909, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 92, REG7: 1935, REG8: 3, REG9: 1000, REG10: 908, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 92, REG7: 1935, REG8: 3, REG9: 1000, REG10: 908, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 92, REG7: 1935, REG8: 3, REG9: 1000, REG10: 908, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 92, REG7: 1935, REG8: 3, REG9: 1000, REG10: 908, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 92, REG7: 1935, REG8: 3, REG9: 1000, REG10: 908, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 92, REG7: 1935, REG8: 3, REG9: 1000, REG10: 908, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 92, REG7: 1935, REG8: 3, REG9: 1000, REG10: 908, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 93, REG7: 1935, REG8: 3, REG9: 1000, REG10: 908, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 93, REG7: 1935, REG8: 3, REG9: 1000, REG10: 907, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 93, REG7: 1935, REG8: 3, REG9: 1000, REG10: 907, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 93, REG7: 1935, REG8: 3, REG9: 1000, REG10: 907, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 93, REG7: 1935, REG8: 3, REG9: 1000, REG10: 907, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 93, REG7: 2028, REG8: 3, REG9: 1000, REG10: 907, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 93, REG7: 2028, REG8: 3, REG9: 1000, REG10: 907, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 93, REG7: 2028, REG8: 3, REG9: 1000, REG10: 907, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 94, REG7: 2028, REG8: 3, REG9: 1000, REG10: 907, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 94, REG7: 2028, REG8: 3, REG9: 1000, REG10: 906, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 94, REG7: 2028, REG8: 3, REG9: 1000, REG10: 906, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 94, REG7: 2028, REG8: 3, REG9: 1000, REG10: 906, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 94, REG7: 2028, REG8: 3, REG9: 1000, REG10: 906, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 94, REG7: 2028, REG8: 3, REG9: 1000, REG10: 906, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 94, REG7: 2028, REG8: 3, REG9: 1000, REG10: 906, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 94, REG7: 2028, REG8: 3, REG9: 1000, REG10: 906, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 95, REG7: 2028, REG8: 3, REG9: 1000, REG10: 906, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 95, REG7: 2028, REG8: 3, REG9: 1000, REG10: 905, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 95, REG7: 2028, REG8: 3, REG9: 1000, REG10: 905, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 95, REG7: 2028, REG8: 3, REG9: 1000, REG10: 905, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 95, REG7: 2028, REG8: 3, REG9: 1000, REG10: 905, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 95, REG7: 2028, REG8: 3, REG9: 1000, REG10: 905, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 95, REG7: 2028, REG8: 3, REG9: 1000, REG10: 905, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 95, REG7: 2123, REG8: 3, REG9: 1000, REG10: 905, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 95, REG7: 2123, REG8: 3, REG9: 1000, REG10: 905, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 95, REG7: 2123, REG8: 3, REG9: 1000, REG10: 905, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 96, REG7: 2123, REG8: 3, REG9: 1000, REG10: 905, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 96, REG7: 2123, REG8: 3, REG9: 1000, REG10: 904, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 96, REG7: 2123, REG8: 3, REG9: 1000, REG10: 904, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 96, REG7: 2123, REG8: 3, REG9: 1000, REG10: 904, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 96, REG7: 2123, REG8: 3, REG9: 1000, REG10: 904, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 96, REG7: 2219, REG8: 3, REG9: 1000, REG10: 904, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 96, REG7: 2219, REG8: 3, REG9: 1000, REG10: 904, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 96, REG7: 2219, REG8: 3, REG9: 1000, REG10: 904, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 97, REG7: 2219, REG8: 3, REG9: 1000, REG10: 904, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 97, REG7: 2219, REG8: 3, REG9: 1000, REG10: 903, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 97, REG7: 2219, REG8: 3, REG9: 1000, REG10: 903, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 97, REG7: 2219, REG8: 3, REG9: 1000, REG10: 903, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 97, REG7: 2219, REG8: 3, REG9: 1000, REG10: 903, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 97, REG7: 2219, REG8: 3, REG9: 1000, REG10: 903, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 97, REG7: 2219, REG8: 3, REG9: 1000, REG10: 903, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 97, REG7: 2219, REG8: 3, REG9: 1000, REG10: 903, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 98, REG7: 2219, REG8: 3, REG9: 1000, REG10: 903, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 98, REG7: 2219, REG8: 3, REG9: 1000, REG10: 902, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 98, REG7: 2219, REG8: 3, REG9: 1000, REG10: 902, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 98, REG7: 2219, REG8: 3, REG9: 1000, REG10: 902, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 98, REG7: 2219, REG8: 3, REG9: 1000, REG10: 902, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 98, REG7: 2219, REG8: 3, REG9: 1000, REG10: 902, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 98, REG7: 2219, REG8: 3, REG9: 1000, REG10: 902, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 98, REG7: 2219, REG8: 3, REG9: 1000, REG10: 902, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 99, REG7: 2219, REG8: 3, REG9: 1000, REG10: 902, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 99, REG7: 2219, REG8: 3, REG9: 1000, REG10: 901, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 99, REG7: 2219, REG8: 3, REG9: 1000, REG10: 901, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 99, REG7: 2219, REG8: 3, REG9: 1000, REG10: 901, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 99, REG7: 2219, REG8: 3, REG9: 1000, REG10: 901, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 99, REG7: 2318, REG8: 3, REG9: 1000, REG10: 901, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 99, REG7: 2318, REG8: 3, REG9: 1000, REG10: 901, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 99, REG7: 2318, REG8: 3, REG9: 1000, REG10: 901, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 100, REG7: 2318, REG8: 3, REG9: 1000, REG10: 901, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 100, REG7: 2318, REG8: 3, REG9: 1000, REG10: 900, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 100, REG7: 2318, REG8: 3, REG9: 1000, REG10: 900, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 100, REG7: 2318, REG8: 3, REG9: 1000, REG10: 900, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 100, REG7: 2318, REG8: 3, REG9: 1000, REG10: 900, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 100, REG7: 2318, REG8: 3, REG9: 1000, REG10: 900, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 100, REG7: 2318, REG8: 3, REG9: 1000, REG10: 900, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 100, REG7: 2418, REG8: 3, REG9: 1000, REG10: 900, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 100, REG7: 2418, REG8: 3, REG9: 1000, REG10: 900, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 100, REG7: 2418, REG8: 3, REG9: 1000, REG10: 900, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 101, REG7: 2418, REG8: 3, REG9: 1000, REG10: 900, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 101, REG7: 2418, REG8: 3, REG9: 1000, REG10: 899, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 101, REG7: 2418, REG8: 3, REG9: 1000, REG10: 899, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 101, REG7: 2418, REG8: 3, REG9: 1000, REG10: 899, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 101, REG7: 2418, REG8: 3, REG9: 1000, REG10: 899, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 101, REG7: 2418, REG8: 3, REG9: 1000, REG10: 899, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 101, REG7: 2418, REG8: 3, REG9: 1000, REG10: 899, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 101, REG7: 2418, REG8: 3, REG9: 1000, REG10: 899, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 102, REG7: 2418, REG8: 3, REG9: 1000, REG10: 899, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 102, REG7: 2418, REG8: 3, REG9: 1000, REG10: 898, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 102, REG7: 2418, REG8: 3, REG9: 1000, REG10: 898, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 102, REG7: 2418, REG8: 3, REG9: 1000, REG10: 898, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 102, REG7: 2418, REG8: 3, REG9: 1000, REG10: 898, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 102, REG7: 2520, REG8: 3, REG9: 1000, REG10: 898, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 102, REG7: 2520, REG8: 3, REG9: 1000, REG10: 898, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 102, REG7: 2520, REG8: 3, REG9: 1000, REG10: 898, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 103, REG7: 2520, REG8: 3, REG9: 1000, REG10: 898, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 103, REG7: 2520, REG8: 3, REG9: 1000, REG10: 897, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 103, REG7: 2520, REG8: 3, REG9: 1000, REG10: 897, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 103, REG7: 2520, REG8: 3, REG9: 1000, REG10: 897, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 103, REG7: 2520, REG8: 3, REG9: 1000, REG10: 897, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 103, REG7: 2520, REG8: 3, REG9: 1000, REG10: 897, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 103, REG7: 2520, REG8: 3, REG9: 1000, REG10: 897, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 103, REG7: 2520, REG8: 3, REG9: 1000, REG10: 897, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 104, REG7: 2520, REG8: 3, REG9: 1000, REG10: 897, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 104, REG7: 2520, REG8: 3, REG9: 1000, REG10: 896, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 104, REG7: 2520, REG8: 3, REG9: 1000, REG10: 896, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 104, REG7: 2520, REG8: 3, REG9: 1000, REG10: 896, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 104, REG7: 2520, REG8: 3, REG9: 1000, REG10: 896, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 104, REG7: 2520, REG8: 3, REG9: 1000, REG10: 896, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 104, REG7: 2520, REG8: 3, REG9: 1000, REG10: 896, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 104, REG7: 2520, REG8: 3, REG9: 1000, REG10: 896, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 105, REG7: 2520, REG8: 3, REG9: 1000, REG10: 896, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 105, REG7: 2520, REG8: 3, REG9: 1000, REG10: 895, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 105, REG7: 2520, REG8: 3, REG9: 1000, REG10: 895, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 105, REG7: 2520, REG8: 3, REG9: 1000, REG10: 895, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 105, REG7: 2520, REG8: 3, REG9: 1000, REG10: 895, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 105, REG7: 2625, REG8: 3, REG9: 1000, REG10: 895, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 105, REG7: 2625, REG8: 3, REG9: 1000, REG10: 895, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 105, REG7: 2625, REG8: 3, REG9: 1000, REG10: 895, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 106, REG7: 2625, REG8: 3, REG9: 1000, REG10: 895, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 106, REG7: 2625, REG8: 3, REG9: 1000, REG10: 894, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 106, REG7: 2625, REG8: 3, REG9: 1000, REG10: 894, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 106, REG7: 2625, REG8: 3, REG9: 1000, REG10: 894, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 106, REG7: 2625, REG8: 3, REG9: 1000, REG10: 894, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 106, REG7: 2625, REG8: 3, REG9: 1000, REG10: 894, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 106, REG7: 2625, REG8: 3, REG9: 1000, REG10: 894, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 106, REG7: 2625, REG8: 3, REG9: 1000, REG10: 894, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 107, REG7: 2625, REG8: 3, REG9: 1000, REG10: 894, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 107, REG7: 2625, REG8: 3, REG9: 1000, REG10: 893, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 107, REG7: 2625, REG8: 3, REG9: 1000, REG10: 893, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 107, REG7: 2625, REG8: 3, REG9: 1000, REG10: 893, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 107, REG7: 2625, REG8: 3, REG9: 1000, REG10: 893, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 107, REG7: 2625, REG8: 3, REG9: 1000, REG10: 893, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 107, REG7: 2625, REG8: 3, REG9: 1000, REG10: 893, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 107, REG7: 2625, REG8: 3, REG9: 1000, REG10: 893, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 108, REG7: 2625, REG8: 3, REG9: 1000, REG10: 893, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 108, REG7: 2625, REG8: 3, REG9: 1000, REG10: 892, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 108, REG7: 2625, REG8: 3, REG9: 1000, REG10: 892, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 108, REG7: 2625, REG8: 3, REG9: 1000, REG10: 892, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 108, REG7: 2625, REG8: 3, REG9: 1000, REG10: 892, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 108, REG7: 2733, REG8: 3, REG9: 1000, REG10: 892, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 108, REG7: 2733, REG8: 3, REG9: 1000, REG10: 892, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 108, REG7: 2733, REG8: 3, REG9: 1000, REG10: 892, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 109, REG7: 2733, REG8: 3, REG9: 1000, REG10: 892, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 109, REG7: 2733, REG8: 3, REG9: 1000, REG10: 891, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 109, REG7: 2733, REG8: 3, REG9: 1000, REG10: 891, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 109, REG7: 2733, REG8: 3, REG9: 1000, REG10: 891, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 109, REG7: 2733, REG8: 3, REG9: 1000, REG10: 891, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 109, REG7: 2733, REG8: 3, REG9: 1000, REG10: 891, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 109, REG7: 2733, REG8: 3, REG9: 1000, REG10: 891, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 109, REG7: 2733, REG8: 3, REG9: 1000, REG10: 891, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 110, REG7: 2733, REG8: 3, REG9: 1000, REG10: 891, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 110, REG7: 2733, REG8: 3, REG9: 1000, REG10: 890, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 110, REG7: 2733, REG8: 3, REG9: 1000, REG10: 890, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 110, REG7: 2733, REG8: 3, REG9: 1000, REG10: 890, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 110, REG7: 2733, REG8: 3, REG9: 1000, REG10: 890, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 110, REG7: 2733, REG8: 3, REG9: 1000, REG10: 890, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 110, REG7: 2733, REG8: 3, REG9: 1000, REG10: 890, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 110, REG7: 2843, REG8: 3, REG9: 1000, REG10: 890, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 110, REG7: 2843, REG8: 3, REG9: 1000, REG10: 890, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 110, REG7: 2843, REG8: 3, REG9: 1000, REG10: 890, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 111, REG7: 2843, REG8: 3, REG9: 1000, REG10: 890, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 111, REG7: 2843, REG8: 3, REG9: 1000, REG10: 889, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 111, REG7: 2843, REG8: 3, REG9: 1000, REG10: 889, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 111, REG7: 2843, REG8: 3, REG9: 1000, REG10: 889, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 111, REG7: 2843, REG8: 3, REG9: 1000, REG10: 889, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 111, REG7: 2954, REG8: 3, REG9: 1000, REG10: 889, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 111, REG7: 2954, REG8: 3, REG9: 1000, REG10: 889, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 111, REG7: 2954, REG8: 3, REG9: 1000, REG10: 889, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 112, REG7: 2954, REG8: 3, REG9: 1000, REG10: 889, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 112, REG7: 2954, REG8: 3, REG9: 1000, REG10: 888, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 112, REG7: 2954, REG8: 3, REG9: 1000, REG10: 888, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 112, REG7: 2954, REG8: 3, REG9: 1000, REG10: 888, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 112, REG7: 2954, REG8: 3, REG9: 1000, REG10: 888, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 112, REG7: 2954, REG8: 3, REG9: 1000, REG10: 888, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 112, REG7: 2954, REG8: 3, REG9: 1000, REG10: 888, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 112, REG7: 2954, REG8: 3, REG9: 1000, REG10: 888, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 113, REG7: 2954, REG8: 3, REG9: 1000, REG10: 888, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 113, REG7: 2954, REG8: 3, REG9: 1000, REG10: 887, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 113, REG7: 2954, REG8: 3, REG9: 1000, REG10: 887, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 113, REG7: 2954, REG8: 3, REG9: 1000, REG10: 887, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 113, REG7: 2954, REG8: 3, REG9: 1000, REG10: 887, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 113, REG7: 2954, REG8: 3, REG9: 1000, REG10: 887, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 113, REG7: 2954, REG8: 3, REG9: 1000, REG10: 887, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 113, REG7: 2954, REG8: 3, REG9: 1000, REG10: 887, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 114, REG7: 2954, REG8: 3, REG9: 1000, REG10: 887, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 114, REG7: 2954, REG8: 3, REG9: 1000, REG10: 886, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 114, REG7: 2954, REG8: 3, REG9: 1000, REG10: 886, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 114, REG7: 2954, REG8: 3, REG9: 1000, REG10: 886, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 114, REG7: 2954, REG8: 3, REG9: 1000, REG10: 886, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 114, REG7: 3068, REG8: 3, REG9: 1000, REG10: 886, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 114, REG7: 3068, REG8: 3, REG9: 1000, REG10: 886, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 114, REG7: 3068, REG8: 3, REG9: 1000, REG10: 886, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 115, REG7: 3068, REG8: 3, REG9: 1000, REG10: 886, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 115, REG7: 3068, REG8: 3, REG9: 1000, REG10: 885, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 115, REG7: 3068, REG8: 3, REG9: 1000, REG10: 885, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 115, REG7: 3068, REG8: 3, REG9: 1000, REG10: 885, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 115, REG7: 3068, REG8: 3, REG9: 1000, REG10: 885, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 115, REG7: 3068, REG8: 3, REG9: 1000, REG10: 885, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 115, REG7: 3068, REG8: 3, REG9: 1000, REG10: 885, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 115, REG7: 3183, REG8: 3, REG9: 1000, REG10: 885, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 115, REG7: 3183, REG8: 3, REG9: 1000, REG10: 885, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 115, REG7: 3183, REG8: 3, REG9: 1000, REG10: 885, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 116, REG7: 3183, REG8: 3, REG9: 1000, REG10: 885, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 116, REG7: 3183, REG8: 3, REG9: 1000, REG10: 884, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 116, REG7: 3183, REG8: 3, REG9: 1000, REG10: 884, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 116, REG7: 3183, REG8: 3, REG9: 1000, REG10: 884, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 116, REG7: 3183, REG8: 3, REG9: 1000, REG10: 884, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 116, REG7: 3183, REG8: 3, REG9: 1000, REG10: 884, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 116, REG7: 3183, REG8: 3, REG9: 1000, REG10: 884, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 116, REG7: 3183, REG8: 3, REG9: 1000, REG10: 884, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 117, REG7: 3183, REG8: 3, REG9: 1000, REG10: 884, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 117, REG7: 3183, REG8: 3, REG9: 1000, REG10: 883, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 117, REG7: 3183, REG8: 3, REG9: 1000, REG10: 883, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 117, REG7: 3183, REG8: 3, REG9: 1000, REG10: 883, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 117, REG7: 3183, REG8: 3, REG9: 1000, REG10: 883, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 117, REG7: 3300, REG8: 3, REG9: 1000, REG10: 883, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 117, REG7: 3300, REG8: 3, REG9: 1000, REG10: 883, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 117, REG7: 3300, REG8: 3, REG9: 1000, REG10: 883, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 118, REG7: 3300, REG8: 3, REG9: 1000, REG10: 883, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 118, REG7: 3300, REG8: 3, REG9: 1000, REG10: 882, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 118, REG7: 3300, REG8: 3, REG9: 1000, REG10: 882, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 118, REG7: 3300, REG8: 3, REG9: 1000, REG10: 882, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 118, REG7: 3300, REG8: 3, REG9: 1000, REG10: 882, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 118, REG7: 3300, REG8: 3, REG9: 1000, REG10: 882, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 118, REG7: 3300, REG8: 3, REG9: 1000, REG10: 882, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 118, REG7: 3300, REG8: 3, REG9: 1000, REG10: 882, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 119, REG7: 3300, REG8: 3, REG9: 1000, REG10: 882, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 119, REG7: 3300, REG8: 3, REG9: 1000, REG10: 881, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 119, REG7: 3300, REG8: 3, REG9: 1000, REG10: 881, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 119, REG7: 3300, REG8: 3, REG9: 1000, REG10: 881, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 119, REG7: 3300, REG8: 3, REG9: 1000, REG10: 881, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 119, REG7: 3300, REG8: 3, REG9: 1000, REG10: 881, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 119, REG7: 3300, REG8: 3, REG9: 1000, REG10: 881, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 119, REG7: 3300, REG8: 3, REG9: 1000, REG10: 881, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 120, REG7: 3300, REG8: 3, REG9: 1000, REG10: 881, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 120, REG7: 3300, REG8: 3, REG9: 1000, REG10: 880, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 120, REG7: 3300, REG8: 3, REG9: 1000, REG10: 880, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 120, REG7: 3300, REG8: 3, REG9: 1000, REG10: 880, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 120, REG7: 3300, REG8: 3, REG9: 1000, REG10: 880, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 120, REG7: 3420, REG8: 3, REG9: 1000, REG10: 880, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 120, REG7: 3420, REG8: 3, REG9: 1000, REG10: 880, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 120, REG7: 3420, REG8: 3, REG9: 1000, REG10: 880, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 121, REG7: 3420, REG8: 3, REG9: 1000, REG10: 880, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 121, REG7: 3420, REG8: 3, REG9: 1000, REG10: 879, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 121, REG7: 3420, REG8: 3, REG9: 1000, REG10: 879, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 121, REG7: 3420, REG8: 3, REG9: 1000, REG10: 879, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 121, REG7: 3420, REG8: 3, REG9: 1000, REG10: 879, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 121, REG7: 3420, REG8: 3, REG9: 1000, REG10: 879, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 121, REG7: 3420, REG8: 3, REG9: 1000, REG10: 879, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 121, REG7: 3420, REG8: 3, REG9: 1000, REG10: 879, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 122, REG7: 3420, REG8: 3, REG9: 1000, REG10: 879, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 122, REG7: 3420, REG8: 3, REG9: 1000, REG10: 878, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 122, REG7: 3420, REG8: 3, REG9: 1000, REG10: 878, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 122, REG7: 3420, REG8: 3, REG9: 1000, REG10: 878, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 122, REG7: 3420, REG8: 3, REG9: 1000, REG10: 878, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 122, REG7: 3420, REG8: 3, REG9: 1000, REG10: 878, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 122, REG7: 3420, REG8: 3, REG9: 1000, REG10: 878, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 122, REG7: 3420, REG8: 3, REG9: 1000, REG10: 878, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 123, REG7: 3420, REG8: 3, REG9: 1000, REG10: 878, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 123, REG7: 3420, REG8: 3, REG9: 1000, REG10: 877, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 123, REG7: 3420, REG8: 3, REG9: 1000, REG10: 877, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 123, REG7: 3420, REG8: 3, REG9: 1000, REG10: 877, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 123, REG7: 3420, REG8: 3, REG9: 1000, REG10: 877, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 123, REG7: 3543, REG8: 3, REG9: 1000, REG10: 877, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 123, REG7: 3543, REG8: 3, REG9: 1000, REG10: 877, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 123, REG7: 3543, REG8: 3, REG9: 1000, REG10: 877, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 124, REG7: 3543, REG8: 3, REG9: 1000, REG10: 877, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 124, REG7: 3543, REG8: 3, REG9: 1000, REG10: 876, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 124, REG7: 3543, REG8: 3, REG9: 1000, REG10: 876, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 124, REG7: 3543, REG8: 3, REG9: 1000, REG10: 876, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 124, REG7: 3543, REG8: 3, REG9: 1000, REG10: 876, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 124, REG7: 3543, REG8: 3, REG9: 1000, REG10: 876, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 124, REG7: 3543, REG8: 3, REG9: 1000, REG10: 876, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 124, REG7: 3543, REG8: 3, REG9: 1000, REG10: 876, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 125, REG7: 3543, REG8: 3, REG9: 1000, REG10: 876, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 125, REG7: 3543, REG8: 3, REG9: 1000, REG10: 875, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 125, REG7: 3543, REG8: 3, REG9: 1000, REG10: 875, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 125, REG7: 3543, REG8: 3, REG9: 1000, REG10: 875, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 125, REG7: 3543, REG8: 3, REG9: 1000, REG10: 875, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 125, REG7: 3543, REG8: 3, REG9: 1000, REG10: 875, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 125, REG7: 3543, REG8: 3, REG9: 1000, REG10: 875, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 125, REG7: 3668, REG8: 3, REG9: 1000, REG10: 875, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 125, REG7: 3668, REG8: 3, REG9: 1000, REG10: 875, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 125, REG7: 3668, REG8: 3, REG9: 1000, REG10: 875, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 126, REG7: 3668, REG8: 3, REG9: 1000, REG10: 875, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 126, REG7: 3668, REG8: 3, REG9: 1000, REG10: 874, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 126, REG7: 3668, REG8: 3, REG9: 1000, REG10: 874, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 126, REG7: 3668, REG8: 3, REG9: 1000, REG10: 874, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 126, REG7: 3668, REG8: 3, REG9: 1000, REG10: 874, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 126, REG7: 3794, REG8: 3, REG9: 1000, REG10: 874, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 126, REG7: 3794, REG8: 3, REG9: 1000, REG10: 874, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 126, REG7: 3794, REG8: 3, REG9: 1000, REG10: 874, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 127, REG7: 3794, REG8: 3, REG9: 1000, REG10: 874, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 127, REG7: 3794, REG8: 3, REG9: 1000, REG10: 873, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 127, REG7: 3794, REG8: 3, REG9: 1000, REG10: 873, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 127, REG7: 3794, REG8: 3, REG9: 1000, REG10: 873, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 127, REG7: 3794, REG8: 3, REG9: 1000, REG10: 873, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 127, REG7: 3794, REG8: 3, REG9: 1000, REG10: 873, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 127, REG7: 3794, REG8: 3, REG9: 1000, REG10: 873, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 127, REG7: 3794, REG8: 3, REG9: 1000, REG10: 873, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 128, REG7: 3794, REG8: 3, REG9: 1000, REG10: 873, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 128, REG7: 3794, REG8: 3, REG9: 1000, REG10: 872, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 128, REG7: 3794, REG8: 3, REG9: 1000, REG10: 872, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 128, REG7: 3794, REG8: 3, REG9: 1000, REG10: 872, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 128, REG7: 3794, REG8: 3, REG9: 1000, REG10: 872, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 128, REG7: 3794, REG8: 3, REG9: 1000, REG10: 872, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 128, REG7: 3794, REG8: 3, REG9: 1000, REG10: 872, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 128, REG7: 3794, REG8: 3, REG9: 1000, REG10: 872, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 129, REG7: 3794, REG8: 3, REG9: 1000, REG10: 872, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 129, REG7: 3794, REG8: 3, REG9: 1000, REG10: 871, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 129, REG7: 3794, REG8: 3, REG9: 1000, REG10: 871, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 129, REG7: 3794, REG8: 3, REG9: 1000, REG10: 871, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 129, REG7: 3794, REG8: 3, REG9: 1000, REG10: 871, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 129, REG7: 3923, REG8: 3, REG9: 1000, REG10: 871, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 129, REG7: 3923, REG8: 3, REG9: 1000, REG10: 871, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 129, REG7: 3923, REG8: 3, REG9: 1000, REG10: 871, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 130, REG7: 3923, REG8: 3, REG9: 1000, REG10: 871, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 130, REG7: 3923, REG8: 3, REG9: 1000, REG10: 870, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 130, REG7: 3923, REG8: 3, REG9: 1000, REG10: 870, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 130, REG7: 3923, REG8: 3, REG9: 1000, REG10: 870, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 130, REG7: 3923, REG8: 3, REG9: 1000, REG10: 870, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 130, REG7: 3923, REG8: 3, REG9: 1000, REG10: 870, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 130, REG7: 3923, REG8: 3, REG9: 1000, REG10: 870, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 130, REG7: 4053, REG8: 3, REG9: 1000, REG10: 870, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 130, REG7: 4053, REG8: 3, REG9: 1000, REG10: 870, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 130, REG7: 4053, REG8: 3, REG9: 1000, REG10: 870, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 131, REG7: 4053, REG8: 3, REG9: 1000, REG10: 870, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 131, REG7: 4053, REG8: 3, REG9: 1000, REG10: 869, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 131, REG7: 4053, REG8: 3, REG9: 1000, REG10: 869, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 131, REG7: 4053, REG8: 3, REG9: 1000, REG10: 869, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 131, REG7: 4053, REG8: 3, REG9: 1000, REG10: 869, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 131, REG7: 4053, REG8: 3, REG9: 1000, REG10: 869, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 131, REG7: 4053, REG8: 3, REG9: 1000, REG10: 869, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 131, REG7: 4053, REG8: 3, REG9: 1000, REG10: 869, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 132, REG7: 4053, REG8: 3, REG9: 1000, REG10: 869, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 132, REG7: 4053, REG8: 3, REG9: 1000, REG10: 868, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 132, REG7: 4053, REG8: 3, REG9: 1000, REG10: 868, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 132, REG7: 4053, REG8: 3, REG9: 1000, REG10: 868, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 132, REG7: 4053, REG8: 3, REG9: 1000, REG10: 868, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 132, REG7: 4185, REG8: 3, REG9: 1000, REG10: 868, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 132, REG7: 4185, REG8: 3, REG9: 1000, REG10: 868, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 132, REG7: 4185, REG8: 3, REG9: 1000, REG10: 868, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 133, REG7: 4185, REG8: 3, REG9: 1000, REG10: 868, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 133, REG7: 4185, REG8: 3, REG9: 1000, REG10: 867, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 133, REG7: 4185, REG8: 3, REG9: 1000, REG10: 867, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 133, REG7: 4185, REG8: 3, REG9: 1000, REG10: 867, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 133, REG7: 4185, REG8: 3, REG9: 1000, REG10: 867, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 133, REG7: 4185, REG8: 3, REG9: 1000, REG10: 867, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 133, REG7: 4185, REG8: 3, REG9: 1000, REG10: 867, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 133, REG7: 4185, REG8: 3, REG9: 1000, REG10: 867, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 134, REG7: 4185, REG8: 3, REG9: 1000, REG10: 867, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 134, REG7: 4185, REG8: 3, REG9: 1000, REG10: 866, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 134, REG7: 4185, REG8: 3, REG9: 1000, REG10: 866, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 134, REG7: 4185, REG8: 3, REG9: 1000, REG10: 866, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 134, REG7: 4185, REG8: 3, REG9: 1000, REG10: 866, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 134, REG7: 4185, REG8: 3, REG9: 1000, REG10: 866, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 134, REG7: 4185, REG8: 3, REG9: 1000, REG10: 866, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 134, REG7: 4185, REG8: 3, REG9: 1000, REG10: 866, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 135, REG7: 4185, REG8: 3, REG9: 1000, REG10: 866, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 135, REG7: 4185, REG8: 3, REG9: 1000, REG10: 865, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 135, REG7: 4185, REG8: 3, REG9: 1000, REG10: 865, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 135, REG7: 4185, REG8: 3, REG9: 1000, REG10: 865, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 135, REG7: 4185, REG8: 3, REG9: 1000, REG10: 865, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 135, REG7: 4320, REG8: 3, REG9: 1000, REG10: 865, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 135, REG7: 4320, REG8: 3, REG9: 1000, REG10: 865, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 135, REG7: 4320, REG8: 3, REG9: 1000, REG10: 865, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 136, REG7: 4320, REG8: 3, REG9: 1000, REG10: 865, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 136, REG7: 4320, REG8: 3, REG9: 1000, REG10: 864, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 136, REG7: 4320, REG8: 3, REG9: 1000, REG10: 864, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 136, REG7: 4320, REG8: 3, REG9: 1000, REG10: 864, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 136, REG7: 4320, REG8: 3, REG9: 1000, REG10: 864, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 136, REG7: 4320, REG8: 3, REG9: 1000, REG10: 864, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 136, REG7: 4320, REG8: 3, REG9: 1000, REG10: 864, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 136, REG7: 4320, REG8: 3, REG9: 1000, REG10: 864, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 137, REG7: 4320, REG8: 3, REG9: 1000, REG10: 864, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 137, REG7: 4320, REG8: 3, REG9: 1000, REG10: 863, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 137, REG7: 4320, REG8: 3, REG9: 1000, REG10: 863, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 137, REG7: 4320, REG8: 3, REG9: 1000, REG10: 863, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 137, REG7: 4320, REG8: 3, REG9: 1000, REG10: 863, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 137, REG7: 4320, REG8: 3, REG9: 1000, REG10: 863, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 137, REG7: 4320, REG8: 3, REG9: 1000, REG10: 863, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 137, REG7: 4320, REG8: 3, REG9: 1000, REG10: 863, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 138, REG7: 4320, REG8: 3, REG9: 1000, REG10: 863, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 138, REG7: 4320, REG8: 3, REG9: 1000, REG10: 862, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 138, REG7: 4320, REG8: 3, REG9: 1000, REG10: 862, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 138, REG7: 4320, REG8: 3, REG9: 1000, REG10: 862, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 138, REG7: 4320, REG8: 3, REG9: 1000, REG10: 862, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 138, REG7: 4458, REG8: 3, REG9: 1000, REG10: 862, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 138, REG7: 4458, REG8: 3, REG9: 1000, REG10: 862, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 138, REG7: 4458, REG8: 3, REG9: 1000, REG10: 862, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 139, REG7: 4458, REG8: 3, REG9: 1000, REG10: 862, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 139, REG7: 4458, REG8: 3, REG9: 1000, REG10: 861, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 139, REG7: 4458, REG8: 3, REG9: 1000, REG10: 861, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 139, REG7: 4458, REG8: 3, REG9: 1000, REG10: 861, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 139, REG7: 4458, REG8: 3, REG9: 1000, REG10: 861, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 139, REG7: 4458, REG8: 3, REG9: 1000, REG10: 861, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 139, REG7: 4458, REG8: 3, REG9: 1000, REG10: 861, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 139, REG7: 4458, REG8: 3, REG9: 1000, REG10: 861, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 140, REG7: 4458, REG8: 3, REG9: 1000, REG10: 861, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 140, REG7: 4458, REG8: 3, REG9: 1000, REG10: 860, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 140, REG7: 4458, REG8: 3, REG9: 1000, REG10: 860, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 140, REG7: 4458, REG8: 3, REG9: 1000, REG10: 860, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 140, REG7: 4458, REG8: 3, REG9: 1000, REG10: 860, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 140, REG7: 4458, REG8: 3, REG9: 1000, REG10: 860, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 140, REG7: 4458, REG8: 3, REG9: 1000, REG10: 860, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 140, REG7: 4598, REG8: 3, REG9: 1000, REG10: 860, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 140, REG7: 4598, REG8: 3, REG9: 1000, REG10: 860, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 140, REG7: 4598, REG8: 3, REG9: 1000, REG10: 860, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 141, REG7: 4598, REG8: 3, REG9: 1000, REG10: 860, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 141, REG7: 4598, REG8: 3, REG9: 1000, REG10: 859, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 141, REG7: 4598, REG8: 3, REG9: 1000, REG10: 859, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 141, REG7: 4598, REG8: 3, REG9: 1000, REG10: 859, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 141, REG7: 4598, REG8: 3, REG9: 1000, REG10: 859, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 141, REG7: 4739, REG8: 3, REG9: 1000, REG10: 859, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 141, REG7: 4739, REG8: 3, REG9: 1000, REG10: 859, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 141, REG7: 4739, REG8: 3, REG9: 1000, REG10: 859, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 142, REG7: 4739, REG8: 3, REG9: 1000, REG10: 859, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 142, REG7: 4739, REG8: 3, REG9: 1000, REG10: 858, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 142, REG7: 4739, REG8: 3, REG9: 1000, REG10: 858, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 142, REG7: 4739, REG8: 3, REG9: 1000, REG10: 858, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 142, REG7: 4739, REG8: 3, REG9: 1000, REG10: 858, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 142, REG7: 4739, REG8: 3, REG9: 1000, REG10: 858, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 142, REG7: 4739, REG8: 3, REG9: 1000, REG10: 858, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 142, REG7: 4739, REG8: 3, REG9: 1000, REG10: 858, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 143, REG7: 4739, REG8: 3, REG9: 1000, REG10: 858, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 143, REG7: 4739, REG8: 3, REG9: 1000, REG10: 857, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 143, REG7: 4739, REG8: 3, REG9: 1000, REG10: 857, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 143, REG7: 4739, REG8: 3, REG9: 1000, REG10: 857, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 143, REG7: 4739, REG8: 3, REG9: 1000, REG10: 857, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 143, REG7: 4739, REG8: 3, REG9: 1000, REG10: 857, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 143, REG7: 4739, REG8: 3, REG9: 1000, REG10: 857, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 143, REG7: 4739, REG8: 3, REG9: 1000, REG10: 857, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 144, REG7: 4739, REG8: 3, REG9: 1000, REG10: 857, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 144, REG7: 4739, REG8: 3, REG9: 1000, REG10: 856, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 144, REG7: 4739, REG8: 3, REG9: 1000, REG10: 856, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 144, REG7: 4739, REG8: 3, REG9: 1000, REG10: 856, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 144, REG7: 4739, REG8: 3, REG9: 1000, REG10: 856, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 144, REG7: 4883, REG8: 3, REG9: 1000, REG10: 856, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 144, REG7: 4883, REG8: 3, REG9: 1000, REG10: 856, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 144, REG7: 4883, REG8: 3, REG9: 1000, REG10: 856, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 145, REG7: 4883, REG8: 3, REG9: 1000, REG10: 856, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 145, REG7: 4883, REG8: 3, REG9: 1000, REG10: 855, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 145, REG7: 4883, REG8: 3, REG9: 1000, REG10: 855, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 145, REG7: 4883, REG8: 3, REG9: 1000, REG10: 855, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 145, REG7: 4883, REG8: 3, REG9: 1000, REG10: 855, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 145, REG7: 4883, REG8: 3, REG9: 1000, REG10: 855, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 145, REG7: 4883, REG8: 3, REG9: 1000, REG10: 855, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 145, REG7: 5028, REG8: 3, REG9: 1000, REG10: 855, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 145, REG7: 5028, REG8: 3, REG9: 1000, REG10: 855, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 145, REG7: 5028, REG8: 3, REG9: 1000, REG10: 855, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 146, REG7: 5028, REG8: 3, REG9: 1000, REG10: 855, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 146, REG7: 5028, REG8: 3, REG9: 1000, REG10: 854, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 146, REG7: 5028, REG8: 3, REG9: 1000, REG10: 854, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 146, REG7: 5028, REG8: 3, REG9: 1000, REG10: 854, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 146, REG7: 5028, REG8: 3, REG9: 1000, REG10: 854, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 146, REG7: 5028, REG8: 3, REG9: 1000, REG10: 854, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 146, REG7: 5028, REG8: 3, REG9: 1000, REG10: 854, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 146, REG7: 5028, REG8: 3, REG9: 1000, REG10: 854, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 147, REG7: 5028, REG8: 3, REG9: 1000, REG10: 854, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 147, REG7: 5028, REG8: 3, REG9: 1000, REG10: 853, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 147, REG7: 5028, REG8: 3, REG9: 1000, REG10: 853, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 147, REG7: 5028, REG8: 3, REG9: 1000, REG10: 853, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 147, REG7: 5028, REG8: 3, REG9: 1000, REG10: 853, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 147, REG7: 5175, REG8: 3, REG9: 1000, REG10: 853, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 147, REG7: 5175, REG8: 3, REG9: 1000, REG10: 853, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 147, REG7: 5175, REG8: 3, REG9: 1000, REG10: 853, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 148, REG7: 5175, REG8: 3, REG9: 1000, REG10: 853, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 148, REG7: 5175, REG8: 3, REG9: 1000, REG10: 852, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 148, REG7: 5175, REG8: 3, REG9: 1000, REG10: 852, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 148, REG7: 5175, REG8: 3, REG9: 1000, REG10: 852, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 148, REG7: 5175, REG8: 3, REG9: 1000, REG10: 852, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 148, REG7: 5175, REG8: 3, REG9: 1000, REG10: 852, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 148, REG7: 5175, REG8: 3, REG9: 1000, REG10: 852, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 148, REG7: 5175, REG8: 3, REG9: 1000, REG10: 852, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 149, REG7: 5175, REG8: 3, REG9: 1000, REG10: 852, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 149, REG7: 5175, REG8: 3, REG9: 1000, REG10: 851, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 149, REG7: 5175, REG8: 3, REG9: 1000, REG10: 851, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 149, REG7: 5175, REG8: 3, REG9: 1000, REG10: 851, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 149, REG7: 5175, REG8: 3, REG9: 1000, REG10: 851, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 149, REG7: 5175, REG8: 3, REG9: 1000, REG10: 851, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 149, REG7: 5175, REG8: 3, REG9: 1000, REG10: 851, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 149, REG7: 5175, REG8: 3, REG9: 1000, REG10: 851, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 150, REG7: 5175, REG8: 3, REG9: 1000, REG10: 851, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 150, REG7: 5175, REG8: 3, REG9: 1000, REG10: 850, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 150, REG7: 5175, REG8: 3, REG9: 1000, REG10: 850, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 150, REG7: 5175, REG8: 3, REG9: 1000, REG10: 850, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 150, REG7: 5175, REG8: 3, REG9: 1000, REG10: 850, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 150, REG7: 5325, REG8: 3, REG9: 1000, REG10: 850, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 150, REG7: 5325, REG8: 3, REG9: 1000, REG10: 850, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 150, REG7: 5325, REG8: 3, REG9: 1000, REG10: 850, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 151, REG7: 5325, REG8: 3, REG9: 1000, REG10: 850, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 151, REG7: 5325, REG8: 3, REG9: 1000, REG10: 849, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 151, REG7: 5325, REG8: 3, REG9: 1000, REG10: 849, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 151, REG7: 5325, REG8: 3, REG9: 1000, REG10: 849, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 151, REG7: 5325, REG8: 3, REG9: 1000, REG10: 849, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 151, REG7: 5325, REG8: 3, REG9: 1000, REG10: 849, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 151, REG7: 5325, REG8: 3, REG9: 1000, REG10: 849, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 151, REG7: 5325, REG8: 3, REG9: 1000, REG10: 849, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 152, REG7: 5325, REG8: 3, REG9: 1000, REG10: 849, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 152, REG7: 5325, REG8: 3, REG9: 1000, REG10: 848, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 152, REG7: 5325, REG8: 3, REG9: 1000, REG10: 848, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 152, REG7: 5325, REG8: 3, REG9: 1000, REG10: 848, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 152, REG7: 5325, REG8: 3, REG9: 1000, REG10: 848, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 152, REG7: 5325, REG8: 3, REG9: 1000, REG10: 848, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 152, REG7: 5325, REG8: 3, REG9: 1000, REG10: 848, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 152, REG7: 5325, REG8: 3, REG9: 1000, REG10: 848, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 153, REG7: 5325, REG8: 3, REG9: 1000, REG10: 848, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 153, REG7: 5325, REG8: 3, REG9: 1000, REG10: 847, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 153, REG7: 5325, REG8: 3, REG9: 1000, REG10: 847, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 153, REG7: 5325, REG8: 3, REG9: 1000, REG10: 847, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 153, REG7: 5325, REG8: 3, REG9: 1000, REG10: 847, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 153, REG7: 5478, REG8: 3, REG9: 1000, REG10: 847, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 153, REG7: 5478, REG8: 3, REG9: 1000, REG10: 847, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 153, REG7: 5478, REG8: 3, REG9: 1000, REG10: 847, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 154, REG7: 5478, REG8: 3, REG9: 1000, REG10: 847, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 154, REG7: 5478, REG8: 3, REG9: 1000, REG10: 846, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 154, REG7: 5478, REG8: 3, REG9: 1000, REG10: 846, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 154, REG7: 5478, REG8: 3, REG9: 1000, REG10: 846, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 154, REG7: 5478, REG8: 3, REG9: 1000, REG10: 846, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 154, REG7: 5478, REG8: 3, REG9: 1000, REG10: 846, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 154, REG7: 5478, REG8: 3, REG9: 1000, REG10: 846, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 154, REG7: 5478, REG8: 3, REG9: 1000, REG10: 846, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 155, REG7: 5478, REG8: 3, REG9: 1000, REG10: 846, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 155, REG7: 5478, REG8: 3, REG9: 1000, REG10: 845, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 155, REG7: 5478, REG8: 3, REG9: 1000, REG10: 845, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 155, REG7: 5478, REG8: 3, REG9: 1000, REG10: 845, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 155, REG7: 5478, REG8: 3, REG9: 1000, REG10: 845, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 155, REG7: 5478, REG8: 3, REG9: 1000, REG10: 845, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 155, REG7: 5478, REG8: 3, REG9: 1000, REG10: 845, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 155, REG7: 5633, REG8: 3, REG9: 1000, REG10: 845, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 155, REG7: 5633, REG8: 3, REG9: 1000, REG10: 845, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 155, REG7: 5633, REG8: 3, REG9: 1000, REG10: 845, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 156, REG7: 5633, REG8: 3, REG9: 1000, REG10: 845, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 156, REG7: 5633, REG8: 3, REG9: 1000, REG10: 844, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 156, REG7: 5633, REG8: 3, REG9: 1000, REG10: 844, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 156, REG7: 5633, REG8: 3, REG9: 1000, REG10: 844, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 156, REG7: 5633, REG8: 3, REG9: 1000, REG10: 844, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 156, REG7: 5789, REG8: 3, REG9: 1000, REG10: 844, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 156, REG7: 5789, REG8: 3, REG9: 1000, REG10: 844, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 156, REG7: 5789, REG8: 3, REG9: 1000, REG10: 844, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 157, REG7: 5789, REG8: 3, REG9: 1000, REG10: 844, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 157, REG7: 5789, REG8: 3, REG9: 1000, REG10: 843, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 157, REG7: 5789, REG8: 3, REG9: 1000, REG10: 843, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 157, REG7: 5789, REG8: 3, REG9: 1000, REG10: 843, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 157, REG7: 5789, REG8: 3, REG9: 1000, REG10: 843, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 157, REG7: 5789, REG8: 3, REG9: 1000, REG10: 843, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 157, REG7: 5789, REG8: 3, REG9: 1000, REG10: 843, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 157, REG7: 5789, REG8: 3, REG9: 1000, REG10: 843, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 158, REG7: 5789, REG8: 3, REG9: 1000, REG10: 843, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 158, REG7: 5789, REG8: 3, REG9: 1000, REG10: 842, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 158, REG7: 5789, REG8: 3, REG9: 1000, REG10: 842, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 158, REG7: 5789, REG8: 3, REG9: 1000, REG10: 842, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 158, REG7: 5789, REG8: 3, REG9: 1000, REG10: 842, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 158, REG7: 5789, REG8: 3, REG9: 1000, REG10: 842, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 158, REG7: 5789, REG8: 3, REG9: 1000, REG10: 842, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 158, REG7: 5789, REG8: 3, REG9: 1000, REG10: 842, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 159, REG7: 5789, REG8: 3, REG9: 1000, REG10: 842, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 159, REG7: 5789, REG8: 3, REG9: 1000, REG10: 841, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 159, REG7: 5789, REG8: 3, REG9: 1000, REG10: 841, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 159, REG7: 5789, REG8: 3, REG9: 1000, REG10: 841, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 159, REG7: 5789, REG8: 3, REG9: 1000, REG10: 841, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 159, REG7: 5948, REG8: 3, REG9: 1000, REG10: 841, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 159, REG7: 5948, REG8: 3, REG9: 1000, REG10: 841, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 159, REG7: 5948, REG8: 3, REG9: 1000, REG10: 841, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 160, REG7: 5948, REG8: 3, REG9: 1000, REG10: 841, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 160, REG7: 5948, REG8: 3, REG9: 1000, REG10: 840, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 160, REG7: 5948, REG8: 3, REG9: 1000, REG10: 840, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 160, REG7: 5948, REG8: 3, REG9: 1000, REG10: 840, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 160, REG7: 5948, REG8: 3, REG9: 1000, REG10: 840, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 160, REG7: 5948, REG8: 3, REG9: 1000, REG10: 840, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 160, REG7: 5948, REG8: 3, REG9: 1000, REG10: 840, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 160, REG7: 6108, REG8: 3, REG9: 1000, REG10: 840, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 160, REG7: 6108, REG8: 3, REG9: 1000, REG10: 840, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 160, REG7: 6108, REG8: 3, REG9: 1000, REG10: 840, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 161, REG7: 6108, REG8: 3, REG9: 1000, REG10: 840, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 161, REG7: 6108, REG8: 3, REG9: 1000, REG10: 839, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 161, REG7: 6108, REG8: 3, REG9: 1000, REG10: 839, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 161, REG7: 6108, REG8: 3, REG9: 1000, REG10: 839, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 161, REG7: 6108, REG8: 3, REG9: 1000, REG10: 839, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 161, REG7: 6108, REG8: 3, REG9: 1000, REG10: 839, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 161, REG7: 6108, REG8: 3, REG9: 1000, REG10: 839, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 161, REG7: 6108, REG8: 3, REG9: 1000, REG10: 839, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 162, REG7: 6108, REG8: 3, REG9: 1000, REG10: 839, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 162, REG7: 6108, REG8: 3, REG9: 1000, REG10: 838, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 162, REG7: 6108, REG8: 3, REG9: 1000, REG10: 838, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 162, REG7: 6108, REG8: 3, REG9: 1000, REG10: 838, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 162, REG7: 6108, REG8: 3, REG9: 1000, REG10: 838, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 162, REG7: 6270, REG8: 3, REG9: 1000, REG10: 838, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 162, REG7: 6270, REG8: 3, REG9: 1000, REG10: 838, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 162, REG7: 6270, REG8: 3, REG9: 1000, REG10: 838, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 163, REG7: 6270, REG8: 3, REG9: 1000, REG10: 838, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 163, REG7: 6270, REG8: 3, REG9: 1000, REG10: 837, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 163, REG7: 6270, REG8: 3, REG9: 1000, REG10: 837, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 163, REG7: 6270, REG8: 3, REG9: 1000, REG10: 837, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 163, REG7: 6270, REG8: 3, REG9: 1000, REG10: 837, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 163, REG7: 6270, REG8: 3, REG9: 1000, REG10: 837, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 163, REG7: 6270, REG8: 3, REG9: 1000, REG10: 837, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 163, REG7: 6270, REG8: 3, REG9: 1000, REG10: 837, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 164, REG7: 6270, REG8: 3, REG9: 1000, REG10: 837, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 164, REG7: 6270, REG8: 3, REG9: 1000, REG10: 836, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 164, REG7: 6270, REG8: 3, REG9: 1000, REG10: 836, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 164, REG7: 6270, REG8: 3, REG9: 1000, REG10: 836, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 164, REG7: 6270, REG8: 3, REG9: 1000, REG10: 836, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 164, REG7: 6270, REG8: 3, REG9: 1000, REG10: 836, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 164, REG7: 6270, REG8: 3, REG9: 1000, REG10: 836, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 164, REG7: 6270, REG8: 3, REG9: 1000, REG10: 836, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 165, REG7: 6270, REG8: 3, REG9: 1000, REG10: 836, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 165, REG7: 6270, REG8: 3, REG9: 1000, REG10: 835, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 165, REG7: 6270, REG8: 3, REG9: 1000, REG10: 835, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 165, REG7: 6270, REG8: 3, REG9: 1000, REG10: 835, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 165, REG7: 6270, REG8: 3, REG9: 1000, REG10: 835, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 165, REG7: 6435, REG8: 3, REG9: 1000, REG10: 835, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 165, REG7: 6435, REG8: 3, REG9: 1000, REG10: 835, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 165, REG7: 6435, REG8: 3, REG9: 1000, REG10: 835, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 166, REG7: 6435, REG8: 3, REG9: 1000, REG10: 835, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 166, REG7: 6435, REG8: 3, REG9: 1000, REG10: 834, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 166, REG7: 6435, REG8: 3, REG9: 1000, REG10: 834, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 166, REG7: 6435, REG8: 3, REG9: 1000, REG10: 834, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 166, REG7: 6435, REG8: 3, REG9: 1000, REG10: 834, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 166, REG7: 6435, REG8: 3, REG9: 1000, REG10: 834, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 166, REG7: 6435, REG8: 3, REG9: 1000, REG10: 834, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 166, REG7: 6435, REG8: 3, REG9: 1000, REG10: 834, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 167, REG7: 6435, REG8: 3, REG9: 1000, REG10: 834, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 167, REG7: 6435, REG8: 3, REG9: 1000, REG10: 833, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 167, REG7: 6435, REG8: 3, REG9: 1000, REG10: 833, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 167, REG7: 6435, REG8: 3, REG9: 1000, REG10: 833, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 167, REG7: 6435, REG8: 3, REG9: 1000, REG10: 833, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 167, REG7: 6435, REG8: 3, REG9: 1000, REG10: 833, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 167, REG7: 6435, REG8: 3, REG9: 1000, REG10: 833, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 167, REG7: 6435, REG8: 3, REG9: 1000, REG10: 833, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 168, REG7: 6435, REG8: 3, REG9: 1000, REG10: 833, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 168, REG7: 6435, REG8: 3, REG9: 1000, REG10: 832, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 168, REG7: 6435, REG8: 3, REG9: 1000, REG10: 832, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 168, REG7: 6435, REG8: 3, REG9: 1000, REG10: 832, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 168, REG7: 6435, REG8: 3, REG9: 1000, REG10: 832, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 168, REG7: 6603, REG8: 3, REG9: 1000, REG10: 832, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 168, REG7: 6603, REG8: 3, REG9: 1000, REG10: 832, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 168, REG7: 6603, REG8: 3, REG9: 1000, REG10: 832, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 169, REG7: 6603, REG8: 3, REG9: 1000, REG10: 832, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 169, REG7: 6603, REG8: 3, REG9: 1000, REG10: 831, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 169, REG7: 6603, REG8: 3, REG9: 1000, REG10: 831, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 169, REG7: 6603, REG8: 3, REG9: 1000, REG10: 831, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 169, REG7: 6603, REG8: 3, REG9: 1000, REG10: 831, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 169, REG7: 6603, REG8: 3, REG9: 1000, REG10: 831, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 169, REG7: 6603, REG8: 3, REG9: 1000, REG10: 831, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 169, REG7: 6603, REG8: 3, REG9: 1000, REG10: 831, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 170, REG7: 6603, REG8: 3, REG9: 1000, REG10: 831, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 170, REG7: 6603, REG8: 3, REG9: 1000, REG10: 830, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 170, REG7: 6603, REG8: 3, REG9: 1000, REG10: 830, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 170, REG7: 6603, REG8: 3, REG9: 1000, REG10: 830, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 170, REG7: 6603, REG8: 3, REG9: 1000, REG10: 830, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 170, REG7: 6603, REG8: 3, REG9: 1000, REG10: 830, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 170, REG7: 6603, REG8: 3, REG9: 1000, REG10: 830, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 170, REG7: 6773, REG8: 3, REG9: 1000, REG10: 830, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 170, REG7: 6773, REG8: 3, REG9: 1000, REG10: 830, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 170, REG7: 6773, REG8: 3, REG9: 1000, REG10: 830, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 171, REG7: 6773, REG8: 3, REG9: 1000, REG10: 830, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 171, REG7: 6773, REG8: 3, REG9: 1000, REG10: 829, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 171, REG7: 6773, REG8: 3, REG9: 1000, REG10: 829, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 171, REG7: 6773, REG8: 3, REG9: 1000, REG10: 829, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 171, REG7: 6773, REG8: 3, REG9: 1000, REG10: 829, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 171, REG7: 6944, REG8: 3, REG9: 1000, REG10: 829, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 171, REG7: 6944, REG8: 3, REG9: 1000, REG10: 829, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 171, REG7: 6944, REG8: 3, REG9: 1000, REG10: 829, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 172, REG7: 6944, REG8: 3, REG9: 1000, REG10: 829, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 172, REG7: 6944, REG8: 3, REG9: 1000, REG10: 828, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 172, REG7: 6944, REG8: 3, REG9: 1000, REG10: 828, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 172, REG7: 6944, REG8: 3, REG9: 1000, REG10: 828, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 172, REG7: 6944, REG8: 3, REG9: 1000, REG10: 828, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 172, REG7: 6944, REG8: 3, REG9: 1000, REG10: 828, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 172, REG7: 6944, REG8: 3, REG9: 1000, REG10: 828, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 172, REG7: 6944, REG8: 3, REG9: 1000, REG10: 828, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 173, REG7: 6944, REG8: 3, REG9: 1000, REG10: 828, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 173, REG7: 6944, REG8: 3, REG9: 1000, REG10: 827, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 173, REG7: 6944, REG8: 3, REG9: 1000, REG10: 827, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 173, REG7: 6944, REG8: 3, REG9: 1000, REG10: 827, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 173, REG7: 6944, REG8: 3, REG9: 1000, REG10: 827, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 173, REG7: 6944, REG8: 3, REG9: 1000, REG10: 827, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 173, REG7: 6944, REG8: 3, REG9: 1000, REG10: 827, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 173, REG7: 6944, REG8: 3, REG9: 1000, REG10: 827, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 174, REG7: 6944, REG8: 3, REG9: 1000, REG10: 827, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 174, REG7: 6944, REG8: 3, REG9: 1000, REG10: 826, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 174, REG7: 6944, REG8: 3, REG9: 1000, REG10: 826, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 174, REG7: 6944, REG8: 3, REG9: 1000, REG10: 826, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 174, REG7: 6944, REG8: 3, REG9: 1000, REG10: 826, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 174, REG7: 7118, REG8: 3, REG9: 1000, REG10: 826, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 174, REG7: 7118, REG8: 3, REG9: 1000, REG10: 826, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 174, REG7: 7118, REG8: 3, REG9: 1000, REG10: 826, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 175, REG7: 7118, REG8: 3, REG9: 1000, REG10: 826, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 175, REG7: 7118, REG8: 3, REG9: 1000, REG10: 825, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 175, REG7: 7118, REG8: 3, REG9: 1000, REG10: 825, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 175, REG7: 7118, REG8: 3, REG9: 1000, REG10: 825, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 175, REG7: 7118, REG8: 3, REG9: 1000, REG10: 825, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 175, REG7: 7118, REG8: 3, REG9: 1000, REG10: 825, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 175, REG7: 7118, REG8: 3, REG9: 1000, REG10: 825, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 175, REG7: 7293, REG8: 3, REG9: 1000, REG10: 825, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 175, REG7: 7293, REG8: 3, REG9: 1000, REG10: 825, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 175, REG7: 7293, REG8: 3, REG9: 1000, REG10: 825, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 176, REG7: 7293, REG8: 3, REG9: 1000, REG10: 825, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 176, REG7: 7293, REG8: 3, REG9: 1000, REG10: 824, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 176, REG7: 7293, REG8: 3, REG9: 1000, REG10: 824, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 176, REG7: 7293, REG8: 3, REG9: 1000, REG10: 824, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 176, REG7: 7293, REG8: 3, REG9: 1000, REG10: 824, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 176, REG7: 7293, REG8: 3, REG9: 1000, REG10: 824, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 176, REG7: 7293, REG8: 3, REG9: 1000, REG10: 824, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 176, REG7: 7293, REG8: 3, REG9: 1000, REG10: 824, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 177, REG7: 7293, REG8: 3, REG9: 1000, REG10: 824, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 177, REG7: 7293, REG8: 3, REG9: 1000, REG10: 823, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 177, REG7: 7293, REG8: 3, REG9: 1000, REG10: 823, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 177, REG7: 7293, REG8: 3, REG9: 1000, REG10: 823, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 177, REG7: 7293, REG8: 3, REG9: 1000, REG10: 823, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 177, REG7: 7470, REG8: 3, REG9: 1000, REG10: 823, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 177, REG7: 7470, REG8: 3, REG9: 1000, REG10: 823, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 177, REG7: 7470, REG8: 3, REG9: 1000, REG10: 823, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 178, REG7: 7470, REG8: 3, REG9: 1000, REG10: 823, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 178, REG7: 7470, REG8: 3, REG9: 1000, REG10: 822, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 178, REG7: 7470, REG8: 3, REG9: 1000, REG10: 822, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 178, REG7: 7470, REG8: 3, REG9: 1000, REG10: 822, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 178, REG7: 7470, REG8: 3, REG9: 1000, REG10: 822, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 178, REG7: 7470, REG8: 3, REG9: 1000, REG10: 822, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 178, REG7: 7470, REG8: 3, REG9: 1000, REG10: 822, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 178, REG7: 7470, REG8: 3, REG9: 1000, REG10: 822, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 179, REG7: 7470, REG8: 3, REG9: 1000, REG10: 822, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 179, REG7: 7470, REG8: 3, REG9: 1000, REG10: 821, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 179, REG7: 7470, REG8: 3, REG9: 1000, REG10: 821, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 179, REG7: 7470, REG8: 3, REG9: 1000, REG10: 821, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 179, REG7: 7470, REG8: 3, REG9: 1000, REG10: 821, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 179, REG7: 7470, REG8: 3, REG9: 1000, REG10: 821, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 179, REG7: 7470, REG8: 3, REG9: 1000, REG10: 821, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 179, REG7: 7470, REG8: 3, REG9: 1000, REG10: 821, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 180, REG7: 7470, REG8: 3, REG9: 1000, REG10: 821, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 180, REG7: 7470, REG8: 3, REG9: 1000, REG10: 820, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 180, REG7: 7470, REG8: 3, REG9: 1000, REG10: 820, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 180, REG7: 7470, REG8: 3, REG9: 1000, REG10: 820, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 180, REG7: 7470, REG8: 3, REG9: 1000, REG10: 820, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 180, REG7: 7650, REG8: 3, REG9: 1000, REG10: 820, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 180, REG7: 7650, REG8: 3, REG9: 1000, REG10: 820, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 180, REG7: 7650, REG8: 3, REG9: 1000, REG10: 820, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 181, REG7: 7650, REG8: 3, REG9: 1000, REG10: 820, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 181, REG7: 7650, REG8: 3, REG9: 1000, REG10: 819, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 181, REG7: 7650, REG8: 3, REG9: 1000, REG10: 819, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 181, REG7: 7650, REG8: 3, REG9: 1000, REG10: 819, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 181, REG7: 7650, REG8: 3, REG9: 1000, REG10: 819, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 181, REG7: 7650, REG8: 3, REG9: 1000, REG10: 819, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 181, REG7: 7650, REG8: 3, REG9: 1000, REG10: 819, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 181, REG7: 7650, REG8: 3, REG9: 1000, REG10: 819, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 182, REG7: 7650, REG8: 3, REG9: 1000, REG10: 819, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 182, REG7: 7650, REG8: 3, REG9: 1000, REG10: 818, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 182, REG7: 7650, REG8: 3, REG9: 1000, REG10: 818, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 182, REG7: 7650, REG8: 3, REG9: 1000, REG10: 818, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 182, REG7: 7650, REG8: 3, REG9: 1000, REG10: 818, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 182, REG7: 7650, REG8: 3, REG9: 1000, REG10: 818, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 182, REG7: 7650, REG8: 3, REG9: 1000, REG10: 818, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 182, REG7: 7650, REG8: 3, REG9: 1000, REG10: 818, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 183, REG7: 7650, REG8: 3, REG9: 1000, REG10: 818, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 183, REG7: 7650, REG8: 3, REG9: 1000, REG10: 817, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 183, REG7: 7650, REG8: 3, REG9: 1000, REG10: 817, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 183, REG7: 7650, REG8: 3, REG9: 1000, REG10: 817, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 183, REG7: 7650, REG8: 3, REG9: 1000, REG10: 817, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 183, REG7: 7833, REG8: 3, REG9: 1000, REG10: 817, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 183, REG7: 7833, REG8: 3, REG9: 1000, REG10: 817, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 183, REG7: 7833, REG8: 3, REG9: 1000, REG10: 817, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 184, REG7: 7833, REG8: 3, REG9: 1000, REG10: 817, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 184, REG7: 7833, REG8: 3, REG9: 1000, REG10: 816, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 184, REG7: 7833, REG8: 3, REG9: 1000, REG10: 816, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 184, REG7: 7833, REG8: 3, REG9: 1000, REG10: 816, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 184, REG7: 7833, REG8: 3, REG9: 1000, REG10: 816, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 184, REG7: 7833, REG8: 3, REG9: 1000, REG10: 816, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 184, REG7: 7833, REG8: 3, REG9: 1000, REG10: 816, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 184, REG7: 7833, REG8: 3, REG9: 1000, REG10: 816, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 185, REG7: 7833, REG8: 3, REG9: 1000, REG10: 816, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 185, REG7: 7833, REG8: 3, REG9: 1000, REG10: 815, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 185, REG7: 7833, REG8: 3, REG9: 1000, REG10: 815, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 185, REG7: 7833, REG8: 3, REG9: 1000, REG10: 815, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 185, REG7: 7833, REG8: 3, REG9: 1000, REG10: 815, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 185, REG7: 7833, REG8: 3, REG9: 1000, REG10: 815, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 185, REG7: 7833, REG8: 3, REG9: 1000, REG10: 815, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 185, REG7: 8018, REG8: 3, REG9: 1000, REG10: 815, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 185, REG7: 8018, REG8: 3, REG9: 1000, REG10: 815, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 185, REG7: 8018, REG8: 3, REG9: 1000, REG10: 815, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 186, REG7: 8018, REG8: 3, REG9: 1000, REG10: 815, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 186, REG7: 8018, REG8: 3, REG9: 1000, REG10: 814, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 186, REG7: 8018, REG8: 3, REG9: 1000, REG10: 814, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 186, REG7: 8018, REG8: 3, REG9: 1000, REG10: 814, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 186, REG7: 8018, REG8: 3, REG9: 1000, REG10: 814, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 186, REG7: 8204, REG8: 3, REG9: 1000, REG10: 814, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 186, REG7: 8204, REG8: 3, REG9: 1000, REG10: 814, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 186, REG7: 8204, REG8: 3, REG9: 1000, REG10: 814, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 187, REG7: 8204, REG8: 3, REG9: 1000, REG10: 814, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 187, REG7: 8204, REG8: 3, REG9: 1000, REG10: 813, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 187, REG7: 8204, REG8: 3, REG9: 1000, REG10: 813, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 187, REG7: 8204, REG8: 3, REG9: 1000, REG10: 813, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 187, REG7: 8204, REG8: 3, REG9: 1000, REG10: 813, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 187, REG7: 8204, REG8: 3, REG9: 1000, REG10: 813, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 187, REG7: 8204, REG8: 3, REG9: 1000, REG10: 813, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 187, REG7: 8204, REG8: 3, REG9: 1000, REG10: 813, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 188, REG7: 8204, REG8: 3, REG9: 1000, REG10: 813, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 188, REG7: 8204, REG8: 3, REG9: 1000, REG10: 812, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 188, REG7: 8204, REG8: 3, REG9: 1000, REG10: 812, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 188, REG7: 8204, REG8: 3, REG9: 1000, REG10: 812, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 188, REG7: 8204, REG8: 3, REG9: 1000, REG10: 812, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 188, REG7: 8204, REG8: 3, REG9: 1000, REG10: 812, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 188, REG7: 8204, REG8: 3, REG9: 1000, REG10: 812, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 188, REG7: 8204, REG8: 3, REG9: 1000, REG10: 812, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 189, REG7: 8204, REG8: 3, REG9: 1000, REG10: 812, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 189, REG7: 8204, REG8: 3, REG9: 1000, REG10: 811, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 189, REG7: 8204, REG8: 3, REG9: 1000, REG10: 811, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 189, REG7: 8204, REG8: 3, REG9: 1000, REG10: 811, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 189, REG7: 8204, REG8: 3, REG9: 1000, REG10: 811, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 189, REG7: 8393, REG8: 3, REG9: 1000, REG10: 811, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 189, REG7: 8393, REG8: 3, REG9: 1000, REG10: 811, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 189, REG7: 8393, REG8: 3, REG9: 1000, REG10: 811, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 190, REG7: 8393, REG8: 3, REG9: 1000, REG10: 811, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 190, REG7: 8393, REG8: 3, REG9: 1000, REG10: 810, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 190, REG7: 8393, REG8: 3, REG9: 1000, REG10: 810, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 190, REG7: 8393, REG8: 3, REG9: 1000, REG10: 810, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 190, REG7: 8393, REG8: 3, REG9: 1000, REG10: 810, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 190, REG7: 8393, REG8: 3, REG9: 1000, REG10: 810, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 190, REG7: 8393, REG8: 3, REG9: 1000, REG10: 810, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 190, REG7: 8583, REG8: 3, REG9: 1000, REG10: 810, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 190, REG7: 8583, REG8: 3, REG9: 1000, REG10: 810, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 190, REG7: 8583, REG8: 3, REG9: 1000, REG10: 810, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 191, REG7: 8583, REG8: 3, REG9: 1000, REG10: 810, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 191, REG7: 8583, REG8: 3, REG9: 1000, REG10: 809, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 191, REG7: 8583, REG8: 3, REG9: 1000, REG10: 809, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 191, REG7: 8583, REG8: 3, REG9: 1000, REG10: 809, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 191, REG7: 8583, REG8: 3, REG9: 1000, REG10: 809, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 191, REG7: 8583, REG8: 3, REG9: 1000, REG10: 809, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 191, REG7: 8583, REG8: 3, REG9: 1000, REG10: 809, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 191, REG7: 8583, REG8: 3, REG9: 1000, REG10: 809, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 192, REG7: 8583, REG8: 3, REG9: 1000, REG10: 809, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 192, REG7: 8583, REG8: 3, REG9: 1000, REG10: 808, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 192, REG7: 8583, REG8: 3, REG9: 1000, REG10: 808, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 192, REG7: 8583, REG8: 3, REG9: 1000, REG10: 808, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 192, REG7: 8583, REG8: 3, REG9: 1000, REG10: 808, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 192, REG7: 8775, REG8: 3, REG9: 1000, REG10: 808, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 192, REG7: 8775, REG8: 3, REG9: 1000, REG10: 808, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 192, REG7: 8775, REG8: 3, REG9: 1000, REG10: 808, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 193, REG7: 8775, REG8: 3, REG9: 1000, REG10: 808, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 193, REG7: 8775, REG8: 3, REG9: 1000, REG10: 807, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 193, REG7: 8775, REG8: 3, REG9: 1000, REG10: 807, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 193, REG7: 8775, REG8: 3, REG9: 1000, REG10: 807, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 193, REG7: 8775, REG8: 3, REG9: 1000, REG10: 807, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 193, REG7: 8775, REG8: 3, REG9: 1000, REG10: 807, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 193, REG7: 8775, REG8: 3, REG9: 1000, REG10: 807, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 193, REG7: 8775, REG8: 3, REG9: 1000, REG10: 807, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 194, REG7: 8775, REG8: 3, REG9: 1000, REG10: 807, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 194, REG7: 8775, REG8: 3, REG9: 1000, REG10: 806, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 194, REG7: 8775, REG8: 3, REG9: 1000, REG10: 806, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 194, REG7: 8775, REG8: 3, REG9: 1000, REG10: 806, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 194, REG7: 8775, REG8: 3, REG9: 1000, REG10: 806, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 194, REG7: 8775, REG8: 3, REG9: 1000, REG10: 806, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 194, REG7: 8775, REG8: 3, REG9: 1000, REG10: 806, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 194, REG7: 8775, REG8: 3, REG9: 1000, REG10: 806, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 195, REG7: 8775, REG8: 3, REG9: 1000, REG10: 806, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 195, REG7: 8775, REG8: 3, REG9: 1000, REG10: 805, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 195, REG7: 8775, REG8: 3, REG9: 1000, REG10: 805, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 195, REG7: 8775, REG8: 3, REG9: 1000, REG10: 805, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 195, REG7: 8775, REG8: 3, REG9: 1000, REG10: 805, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 195, REG7: 8970, REG8: 3, REG9: 1000, REG10: 805, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 195, REG7: 8970, REG8: 3, REG9: 1000, REG10: 805, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 195, REG7: 8970, REG8: 3, REG9: 1000, REG10: 805, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 196, REG7: 8970, REG8: 3, REG9: 1000, REG10: 805, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 196, REG7: 8970, REG8: 3, REG9: 1000, REG10: 804, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 196, REG7: 8970, REG8: 3, REG9: 1000, REG10: 804, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 196, REG7: 8970, REG8: 3, REG9: 1000, REG10: 804, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 196, REG7: 8970, REG8: 3, REG9: 1000, REG10: 804, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 196, REG7: 8970, REG8: 3, REG9: 1000, REG10: 804, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 196, REG7: 8970, REG8: 3, REG9: 1000, REG10: 804, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 196, REG7: 8970, REG8: 3, REG9: 1000, REG10: 804, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 197, REG7: 8970, REG8: 3, REG9: 1000, REG10: 804, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 197, REG7: 8970, REG8: 3, REG9: 1000, REG10: 803, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 197, REG7: 8970, REG8: 3, REG9: 1000, REG10: 803, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 197, REG7: 8970, REG8: 3, REG9: 1000, REG10: 803, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 197, REG7: 8970, REG8: 3, REG9: 1000, REG10: 803, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 197, REG7: 8970, REG8: 3, REG9: 1000, REG10: 803, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 197, REG7: 8970, REG8: 3, REG9: 1000, REG10: 803, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 197, REG7: 8970, REG8: 3, REG9: 1000, REG10: 803, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 198, REG7: 8970, REG8: 3, REG9: 1000, REG10: 803, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 198, REG7: 8970, REG8: 3, REG9: 1000, REG10: 802, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 198, REG7: 8970, REG8: 3, REG9: 1000, REG10: 802, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 198, REG7: 8970, REG8: 3, REG9: 1000, REG10: 802, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 198, REG7: 8970, REG8: 3, REG9: 1000, REG10: 802, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 198, REG7: 9168, REG8: 3, REG9: 1000, REG10: 802, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 198, REG7: 9168, REG8: 3, REG9: 1000, REG10: 802, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 198, REG7: 9168, REG8: 3, REG9: 1000, REG10: 802, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 199, REG7: 9168, REG8: 3, REG9: 1000, REG10: 802, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 199, REG7: 9168, REG8: 3, REG9: 1000, REG10: 801, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 199, REG7: 9168, REG8: 3, REG9: 1000, REG10: 801, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 199, REG7: 9168, REG8: 3, REG9: 1000, REG10: 801, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 199, REG7: 9168, REG8: 3, REG9: 1000, REG10: 801, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 199, REG7: 9168, REG8: 3, REG9: 1000, REG10: 801, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 199, REG7: 9168, REG8: 3, REG9: 1000, REG10: 801, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 199, REG7: 9168, REG8: 3, REG9: 1000, REG10: 801, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 200, REG7: 9168, REG8: 3, REG9: 1000, REG10: 801, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 200, REG7: 9168, REG8: 3, REG9: 1000, REG10: 800, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 200, REG7: 9168, REG8: 3, REG9: 1000, REG10: 800, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 200, REG7: 9168, REG8: 3, REG9: 1000, REG10: 800, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 200, REG7: 9168, REG8: 3, REG9: 1000, REG10: 800, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 200, REG7: 9168, REG8: 3, REG9: 1000, REG10: 800, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 200, REG7: 9168, REG8: 3, REG9: 1000, REG10: 800, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 200, REG7: 9368, REG8: 3, REG9: 1000, REG10: 800, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 200, REG7: 9368, REG8: 3, REG9: 1000, REG10: 800, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 200, REG7: 9368, REG8: 3, REG9: 1000, REG10: 800, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 201, REG7: 9368, REG8: 3, REG9: 1000, REG10: 800, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 201, REG7: 9368, REG8: 3, REG9: 1000, REG10: 799, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 201, REG7: 9368, REG8: 3, REG9: 1000, REG10: 799, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 201, REG7: 9368, REG8: 3, REG9: 1000, REG10: 799, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 201, REG7: 9368, REG8: 3, REG9: 1000, REG10: 799, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 201, REG7: 9569, REG8: 3, REG9: 1000, REG10: 799, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 201, REG7: 9569, REG8: 3, REG9: 1000, REG10: 799, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 201, REG7: 9569, REG8: 3, REG9: 1000, REG10: 799, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 202, REG7: 9569, REG8: 3, REG9: 1000, REG10: 799, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 202, REG7: 9569, REG8: 3, REG9: 1000, REG10: 798, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 202, REG7: 9569, REG8: 3, REG9: 1000, REG10: 798, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 202, REG7: 9569, REG8: 3, REG9: 1000, REG10: 798, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 202, REG7: 9569, REG8: 3, REG9: 1000, REG10: 798, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 202, REG7: 9569, REG8: 3, REG9: 1000, REG10: 798, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 202, REG7: 9569, REG8: 3, REG9: 1000, REG10: 798, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 202, REG7: 9569, REG8: 3, REG9: 1000, REG10: 798, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 203, REG7: 9569, REG8: 3, REG9: 1000, REG10: 798, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 203, REG7: 9569, REG8: 3, REG9: 1000, REG10: 797, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 203, REG7: 9569, REG8: 3, REG9: 1000, REG10: 797, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 203, REG7: 9569, REG8: 3, REG9: 1000, REG10: 797, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 203, REG7: 9569, REG8: 3, REG9: 1000, REG10: 797, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 203, REG7: 9569, REG8: 3, REG9: 1000, REG10: 797, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 203, REG7: 9569, REG8: 3, REG9: 1000, REG10: 797, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 203, REG7: 9569, REG8: 3, REG9: 1000, REG10: 797, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 204, REG7: 9569, REG8: 3, REG9: 1000, REG10: 797, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 204, REG7: 9569, REG8: 3, REG9: 1000, REG10: 796, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 204, REG7: 9569, REG8: 3, REG9: 1000, REG10: 796, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 204, REG7: 9569, REG8: 3, REG9: 1000, REG10: 796, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 204, REG7: 9569, REG8: 3, REG9: 1000, REG10: 796, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 204, REG7: 9773, REG8: 3, REG9: 1000, REG10: 796, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 204, REG7: 9773, REG8: 3, REG9: 1000, REG10: 796, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 204, REG7: 9773, REG8: 3, REG9: 1000, REG10: 796, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 205, REG7: 9773, REG8: 3, REG9: 1000, REG10: 796, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 205, REG7: 9773, REG8: 3, REG9: 1000, REG10: 795, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 205, REG7: 9773, REG8: 3, REG9: 1000, REG10: 795, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 205, REG7: 9773, REG8: 3, REG9: 1000, REG10: 795, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 205, REG7: 9773, REG8: 3, REG9: 1000, REG10: 795, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 205, REG7: 9773, REG8: 3, REG9: 1000, REG10: 795, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 205, REG7: 9773, REG8: 3, REG9: 1000, REG10: 795, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 205, REG7: 9978, REG8: 3, REG9: 1000, REG10: 795, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 205, REG7: 9978, REG8: 3, REG9: 1000, REG10: 795, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 205, REG7: 9978, REG8: 3, REG9: 1000, REG10: 795, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 206, REG7: 9978, REG8: 3, REG9: 1000, REG10: 795, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 206, REG7: 9978, REG8: 3, REG9: 1000, REG10: 794, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 206, REG7: 9978, REG8: 3, REG9: 1000, REG10: 794, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 206, REG7: 9978, REG8: 3, REG9: 1000, REG10: 794, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 206, REG7: 9978, REG8: 3, REG9: 1000, REG10: 794, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 206, REG7: 9978, REG8: 3, REG9: 1000, REG10: 794, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 206, REG7: 9978, REG8: 3, REG9: 1000, REG10: 794, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 206, REG7: 9978, REG8: 3, REG9: 1000, REG10: 794, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 207, REG7: 9978, REG8: 3, REG9: 1000, REG10: 794, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 207, REG7: 9978, REG8: 3, REG9: 1000, REG10: 793, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 207, REG7: 9978, REG8: 3, REG9: 1000, REG10: 793, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 207, REG7: 9978, REG8: 3, REG9: 1000, REG10: 793, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 207, REG7: 9978, REG8: 3, REG9: 1000, REG10: 793, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 207, REG7: 10185, REG8: 3, REG9: 1000, REG10: 793, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 207, REG7: 10185, REG8: 3, REG9: 1000, REG10: 793, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 207, REG7: 10185, REG8: 3, REG9: 1000, REG10: 793, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 208, REG7: 10185, REG8: 3, REG9: 1000, REG10: 793, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 208, REG7: 10185, REG8: 3, REG9: 1000, REG10: 792, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 208, REG7: 10185, REG8: 3, REG9: 1000, REG10: 792, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 208, REG7: 10185, REG8: 3, REG9: 1000, REG10: 792, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 208, REG7: 10185, REG8: 3, REG9: 1000, REG10: 792, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 208, REG7: 10185, REG8: 3, REG9: 1000, REG10: 792, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 208, REG7: 10185, REG8: 3, REG9: 1000, REG10: 792, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 208, REG7: 10185, REG8: 3, REG9: 1000, REG10: 792, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 209, REG7: 10185, REG8: 3, REG9: 1000, REG10: 792, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 209, REG7: 10185, REG8: 3, REG9: 1000, REG10: 791, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 209, REG7: 10185, REG8: 3, REG9: 1000, REG10: 791, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 209, REG7: 10185, REG8: 3, REG9: 1000, REG10: 791, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 209, REG7: 10185, REG8: 3, REG9: 1000, REG10: 791, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 209, REG7: 10185, REG8: 3, REG9: 1000, REG10: 791, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 209, REG7: 10185, REG8: 3, REG9: 1000, REG10: 791, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 209, REG7: 10185, REG8: 3, REG9: 1000, REG10: 791, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 210, REG7: 10185, REG8: 3, REG9: 1000, REG10: 791, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 210, REG7: 10185, REG8: 3, REG9: 1000, REG10: 790, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 210, REG7: 10185, REG8: 3, REG9: 1000, REG10: 790, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 210, REG7: 10185, REG8: 3, REG9: 1000, REG10: 790, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 210, REG7: 10185, REG8: 3, REG9: 1000, REG10: 790, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 210, REG7: 10395, REG8: 3, REG9: 1000, REG10: 790, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 210, REG7: 10395, REG8: 3, REG9: 1000, REG10: 790, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 210, REG7: 10395, REG8: 3, REG9: 1000, REG10: 790, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 211, REG7: 10395, REG8: 3, REG9: 1000, REG10: 790, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 211, REG7: 10395, REG8: 3, REG9: 1000, REG10: 789, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 211, REG7: 10395, REG8: 3, REG9: 1000, REG10: 789, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 211, REG7: 10395, REG8: 3, REG9: 1000, REG10: 789, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 211, REG7: 10395, REG8: 3, REG9: 1000, REG10: 789, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 211, REG7: 10395, REG8: 3, REG9: 1000, REG10: 789, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 211, REG7: 10395, REG8: 3, REG9: 1000, REG10: 789, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 211, REG7: 10395, REG8: 3, REG9: 1000, REG10: 789, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 212, REG7: 10395, REG8: 3, REG9: 1000, REG10: 789, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 212, REG7: 10395, REG8: 3, REG9: 1000, REG10: 788, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 212, REG7: 10395, REG8: 3, REG9: 1000, REG10: 788, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 212, REG7: 10395, REG8: 3, REG9: 1000, REG10: 788, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 212, REG7: 10395, REG8: 3, REG9: 1000, REG10: 788, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 212, REG7: 10395, REG8: 3, REG9: 1000, REG10: 788, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 212, REG7: 10395, REG8: 3, REG9: 1000, REG10: 788, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 212, REG7: 10395, REG8: 3, REG9: 1000, REG10: 788, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 213, REG7: 10395, REG8: 3, REG9: 1000, REG10: 788, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 213, REG7: 10395, REG8: 3, REG9: 1000, REG10: 787, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 213, REG7: 10395, REG8: 3, REG9: 1000, REG10: 787, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 213, REG7: 10395, REG8: 3, REG9: 1000, REG10: 787, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 213, REG7: 10395, REG8: 3, REG9: 1000, REG10: 787, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 213, REG7: 10608, REG8: 3, REG9: 1000, REG10: 787, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 213, REG7: 10608, REG8: 3, REG9: 1000, REG10: 787, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 213, REG7: 10608, REG8: 3, REG9: 1000, REG10: 787, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 214, REG7: 10608, REG8: 3, REG9: 1000, REG10: 787, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 214, REG7: 10608, REG8: 3, REG9: 1000, REG10: 786, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 214, REG7: 10608, REG8: 3, REG9: 1000, REG10: 786, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 214, REG7: 10608, REG8: 3, REG9: 1000, REG10: 786, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 214, REG7: 10608, REG8: 3, REG9: 1000, REG10: 786, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 214, REG7: 10608, REG8: 3, REG9: 1000, REG10: 786, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 214, REG7: 10608, REG8: 3, REG9: 1000, REG10: 786, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 214, REG7: 10608, REG8: 3, REG9: 1000, REG10: 786, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 215, REG7: 10608, REG8: 3, REG9: 1000, REG10: 786, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 215, REG7: 10608, REG8: 3, REG9: 1000, REG10: 785, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 215, REG7: 10608, REG8: 3, REG9: 1000, REG10: 785, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 215, REG7: 10608, REG8: 3, REG9: 1000, REG10: 785, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 215, REG7: 10608, REG8: 3, REG9: 1000, REG10: 785, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 215, REG7: 10608, REG8: 3, REG9: 1000, REG10: 785, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 215, REG7: 10608, REG8: 3, REG9: 1000, REG10: 785, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 215, REG7: 10823, REG8: 3, REG9: 1000, REG10: 785, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 215, REG7: 10823, REG8: 3, REG9: 1000, REG10: 785, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 215, REG7: 10823, REG8: 3, REG9: 1000, REG10: 785, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 216, REG7: 10823, REG8: 3, REG9: 1000, REG10: 785, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 216, REG7: 10823, REG8: 3, REG9: 1000, REG10: 784, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 216, REG7: 10823, REG8: 3, REG9: 1000, REG10: 784, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 216, REG7: 10823, REG8: 3, REG9: 1000, REG10: 784, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 216, REG7: 10823, REG8: 3, REG9: 1000, REG10: 784, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 216, REG7: 11039, REG8: 3, REG9: 1000, REG10: 784, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 216, REG7: 11039, REG8: 3, REG9: 1000, REG10: 784, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 216, REG7: 11039, REG8: 3, REG9: 1000, REG10: 784, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 217, REG7: 11039, REG8: 3, REG9: 1000, REG10: 784, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 217, REG7: 11039, REG8: 3, REG9: 1000, REG10: 783, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 217, REG7: 11039, REG8: 3, REG9: 1000, REG10: 783, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 217, REG7: 11039, REG8: 3, REG9: 1000, REG10: 783, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 217, REG7: 11039, REG8: 3, REG9: 1000, REG10: 783, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 217, REG7: 11039, REG8: 3, REG9: 1000, REG10: 783, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 217, REG7: 11039, REG8: 3, REG9: 1000, REG10: 783, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 217, REG7: 11039, REG8: 3, REG9: 1000, REG10: 783, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 218, REG7: 11039, REG8: 3, REG9: 1000, REG10: 783, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 218, REG7: 11039, REG8: 3, REG9: 1000, REG10: 782, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 218, REG7: 11039, REG8: 3, REG9: 1000, REG10: 782, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 218, REG7: 11039, REG8: 3, REG9: 1000, REG10: 782, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 218, REG7: 11039, REG8: 3, REG9: 1000, REG10: 782, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 218, REG7: 11039, REG8: 3, REG9: 1000, REG10: 782, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 218, REG7: 11039, REG8: 3, REG9: 1000, REG10: 782, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 218, REG7: 11039, REG8: 3, REG9: 1000, REG10: 782, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 219, REG7: 11039, REG8: 3, REG9: 1000, REG10: 782, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 219, REG7: 11039, REG8: 3, REG9: 1000, REG10: 781, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 219, REG7: 11039, REG8: 3, REG9: 1000, REG10: 781, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 219, REG7: 11039, REG8: 3, REG9: 1000, REG10: 781, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 219, REG7: 11039, REG8: 3, REG9: 1000, REG10: 781, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 219, REG7: 11258, REG8: 3, REG9: 1000, REG10: 781, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 219, REG7: 11258, REG8: 3, REG9: 1000, REG10: 781, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 219, REG7: 11258, REG8: 3, REG9: 1000, REG10: 781, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 220, REG7: 11258, REG8: 3, REG9: 1000, REG10: 781, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 220, REG7: 11258, REG8: 3, REG9: 1000, REG10: 780, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 220, REG7: 11258, REG8: 3, REG9: 1000, REG10: 780, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 220, REG7: 11258, REG8: 3, REG9: 1000, REG10: 780, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 220, REG7: 11258, REG8: 3, REG9: 1000, REG10: 780, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 220, REG7: 11258, REG8: 3, REG9: 1000, REG10: 780, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 220, REG7: 11258, REG8: 3, REG9: 1000, REG10: 780, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 220, REG7: 11478, REG8: 3, REG9: 1000, REG10: 780, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 220, REG7: 11478, REG8: 3, REG9: 1000, REG10: 780, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 220, REG7: 11478, REG8: 3, REG9: 1000, REG10: 780, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 221, REG7: 11478, REG8: 3, REG9: 1000, REG10: 780, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 221, REG7: 11478, REG8: 3, REG9: 1000, REG10: 779, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 221, REG7: 11478, REG8: 3, REG9: 1000, REG10: 779, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 221, REG7: 11478, REG8: 3, REG9: 1000, REG10: 779, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 221, REG7: 11478, REG8: 3, REG9: 1000, REG10: 779, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 221, REG7: 11478, REG8: 3, REG9: 1000, REG10: 779, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 221, REG7: 11478, REG8: 3, REG9: 1000, REG10: 779, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 221, REG7: 11478, REG8: 3, REG9: 1000, REG10: 779, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 222, REG7: 11478, REG8: 3, REG9: 1000, REG10: 779, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 222, REG7: 11478, REG8: 3, REG9: 1000, REG10: 778, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 222, REG7: 11478, REG8: 3, REG9: 1000, REG10: 778, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 222, REG7: 11478, REG8: 3, REG9: 1000, REG10: 778, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 222, REG7: 11478, REG8: 3, REG9: 1000, REG10: 778, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 222, REG7: 11700, REG8: 3, REG9: 1000, REG10: 778, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 222, REG7: 11700, REG8: 3, REG9: 1000, REG10: 778, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 222, REG7: 11700, REG8: 3, REG9: 1000, REG10: 778, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 223, REG7: 11700, REG8: 3, REG9: 1000, REG10: 778, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 223, REG7: 11700, REG8: 3, REG9: 1000, REG10: 777, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 223, REG7: 11700, REG8: 3, REG9: 1000, REG10: 777, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 223, REG7: 11700, REG8: 3, REG9: 1000, REG10: 777, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 223, REG7: 11700, REG8: 3, REG9: 1000, REG10: 777, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 223, REG7: 11700, REG8: 3, REG9: 1000, REG10: 777, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 223, REG7: 11700, REG8: 3, REG9: 1000, REG10: 777, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 223, REG7: 11700, REG8: 3, REG9: 1000, REG10: 777, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 224, REG7: 11700, REG8: 3, REG9: 1000, REG10: 777, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 224, REG7: 11700, REG8: 3, REG9: 1000, REG10: 776, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 224, REG7: 11700, REG8: 3, REG9: 1000, REG10: 776, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 224, REG7: 11700, REG8: 3, REG9: 1000, REG10: 776, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 224, REG7: 11700, REG8: 3, REG9: 1000, REG10: 776, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 224, REG7: 11700, REG8: 3, REG9: 1000, REG10: 776, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 224, REG7: 11700, REG8: 3, REG9: 1000, REG10: 776, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 224, REG7: 11700, REG8: 3, REG9: 1000, REG10: 776, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 225, REG7: 11700, REG8: 3, REG9: 1000, REG10: 776, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 225, REG7: 11700, REG8: 3, REG9: 1000, REG10: 775, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 225, REG7: 11700, REG8: 3, REG9: 1000, REG10: 775, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 225, REG7: 11700, REG8: 3, REG9: 1000, REG10: 775, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 225, REG7: 11700, REG8: 3, REG9: 1000, REG10: 775, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 225, REG7: 11925, REG8: 3, REG9: 1000, REG10: 775, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 225, REG7: 11925, REG8: 3, REG9: 1000, REG10: 775, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 225, REG7: 11925, REG8: 3, REG9: 1000, REG10: 775, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 226, REG7: 11925, REG8: 3, REG9: 1000, REG10: 775, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 226, REG7: 11925, REG8: 3, REG9: 1000, REG10: 774, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 226, REG7: 11925, REG8: 3, REG9: 1000, REG10: 774, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 226, REG7: 11925, REG8: 3, REG9: 1000, REG10: 774, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 226, REG7: 11925, REG8: 3, REG9: 1000, REG10: 774, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 226, REG7: 11925, REG8: 3, REG9: 1000, REG10: 774, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 226, REG7: 11925, REG8: 3, REG9: 1000, REG10: 774, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 226, REG7: 11925, REG8: 3, REG9: 1000, REG10: 774, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 227, REG7: 11925, REG8: 3, REG9: 1000, REG10: 774, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 227, REG7: 11925, REG8: 3, REG9: 1000, REG10: 773, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 227, REG7: 11925, REG8: 3, REG9: 1000, REG10: 773, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 227, REG7: 11925, REG8: 3, REG9: 1000, REG10: 773, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 227, REG7: 11925, REG8: 3, REG9: 1000, REG10: 773, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 227, REG7: 11925, REG8: 3, REG9: 1000, REG10: 773, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 227, REG7: 11925, REG8: 3, REG9: 1000, REG10: 773, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 227, REG7: 11925, REG8: 3, REG9: 1000, REG10: 773, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 228, REG7: 11925, REG8: 3, REG9: 1000, REG10: 773, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 228, REG7: 11925, REG8: 3, REG9: 1000, REG10: 772, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 228, REG7: 11925, REG8: 3, REG9: 1000, REG10: 772, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 228, REG7: 11925, REG8: 3, REG9: 1000, REG10: 772, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 228, REG7: 11925, REG8: 3, REG9: 1000, REG10: 772, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 228, REG7: 12153, REG8: 3, REG9: 1000, REG10: 772, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 228, REG7: 12153, REG8: 3, REG9: 1000, REG10: 772, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 228, REG7: 12153, REG8: 3, REG9: 1000, REG10: 772, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 229, REG7: 12153, REG8: 3, REG9: 1000, REG10: 772, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 229, REG7: 12153, REG8: 3, REG9: 1000, REG10: 771, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 229, REG7: 12153, REG8: 3, REG9: 1000, REG10: 771, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 229, REG7: 12153, REG8: 3, REG9: 1000, REG10: 771, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 229, REG7: 12153, REG8: 3, REG9: 1000, REG10: 771, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 229, REG7: 12153, REG8: 3, REG9: 1000, REG10: 771, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 229, REG7: 12153, REG8: 3, REG9: 1000, REG10: 771, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 229, REG7: 12153, REG8: 3, REG9: 1000, REG10: 771, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 230, REG7: 12153, REG8: 3, REG9: 1000, REG10: 771, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 230, REG7: 12153, REG8: 3, REG9: 1000, REG10: 770, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 230, REG7: 12153, REG8: 3, REG9: 1000, REG10: 770, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 230, REG7: 12153, REG8: 3, REG9: 1000, REG10: 770, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 230, REG7: 12153, REG8: 3, REG9: 1000, REG10: 770, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 230, REG7: 12153, REG8: 3, REG9: 1000, REG10: 770, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 230, REG7: 12153, REG8: 3, REG9: 1000, REG10: 770, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 230, REG7: 12383, REG8: 3, REG9: 1000, REG10: 770, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 230, REG7: 12383, REG8: 3, REG9: 1000, REG10: 770, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 230, REG7: 12383, REG8: 3, REG9: 1000, REG10: 770, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 231, REG7: 12383, REG8: 3, REG9: 1000, REG10: 770, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 231, REG7: 12383, REG8: 3, REG9: 1000, REG10: 769, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 231, REG7: 12383, REG8: 3, REG9: 1000, REG10: 769, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 231, REG7: 12383, REG8: 3, REG9: 1000, REG10: 769, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 231, REG7: 12383, REG8: 3, REG9: 1000, REG10: 769, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 231, REG7: 12614, REG8: 3, REG9: 1000, REG10: 769, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 231, REG7: 12614, REG8: 3, REG9: 1000, REG10: 769, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 231, REG7: 12614, REG8: 3, REG9: 1000, REG10: 769, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 232, REG7: 12614, REG8: 3, REG9: 1000, REG10: 769, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 232, REG7: 12614, REG8: 3, REG9: 1000, REG10: 768, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 232, REG7: 12614, REG8: 3, REG9: 1000, REG10: 768, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 232, REG7: 12614, REG8: 3, REG9: 1000, REG10: 768, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 232, REG7: 12614, REG8: 3, REG9: 1000, REG10: 768, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 232, REG7: 12614, REG8: 3, REG9: 1000, REG10: 768, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 232, REG7: 12614, REG8: 3, REG9: 1000, REG10: 768, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 232, REG7: 12614, REG8: 3, REG9: 1000, REG10: 768, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 233, REG7: 12614, REG8: 3, REG9: 1000, REG10: 768, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 233, REG7: 12614, REG8: 3, REG9: 1000, REG10: 767, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 233, REG7: 12614, REG8: 3, REG9: 1000, REG10: 767, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 233, REG7: 12614, REG8: 3, REG9: 1000, REG10: 767, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 233, REG7: 12614, REG8: 3, REG9: 1000, REG10: 767, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 233, REG7: 12614, REG8: 3, REG9: 1000, REG10: 767, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 233, REG7: 12614, REG8: 3, REG9: 1000, REG10: 767, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 233, REG7: 12614, REG8: 3, REG9: 1000, REG10: 767, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 234, REG7: 12614, REG8: 3, REG9: 1000, REG10: 767, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 234, REG7: 12614, REG8: 3, REG9: 1000, REG10: 766, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 234, REG7: 12614, REG8: 3, REG9: 1000, REG10: 766, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 234, REG7: 12614, REG8: 3, REG9: 1000, REG10: 766, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 234, REG7: 12614, REG8: 3, REG9: 1000, REG10: 766, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 234, REG7: 12848, REG8: 3, REG9: 1000, REG10: 766, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 234, REG7: 12848, REG8: 3, REG9: 1000, REG10: 766, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 234, REG7: 12848, REG8: 3, REG9: 1000, REG10: 766, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 235, REG7: 12848, REG8: 3, REG9: 1000, REG10: 766, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 235, REG7: 12848, REG8: 3, REG9: 1000, REG10: 765, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 235, REG7: 12848, REG8: 3, REG9: 1000, REG10: 765, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 235, REG7: 12848, REG8: 3, REG9: 1000, REG10: 765, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 235, REG7: 12848, REG8: 3, REG9: 1000, REG10: 765, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 235, REG7: 12848, REG8: 3, REG9: 1000, REG10: 765, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 235, REG7: 12848, REG8: 3, REG9: 1000, REG10: 765, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 235, REG7: 13083, REG8: 3, REG9: 1000, REG10: 765, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 235, REG7: 13083, REG8: 3, REG9: 1000, REG10: 765, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 235, REG7: 13083, REG8: 3, REG9: 1000, REG10: 765, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 236, REG7: 13083, REG8: 3, REG9: 1000, REG10: 765, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 236, REG7: 13083, REG8: 3, REG9: 1000, REG10: 764, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 236, REG7: 13083, REG8: 3, REG9: 1000, REG10: 764, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 236, REG7: 13083, REG8: 3, REG9: 1000, REG10: 764, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 236, REG7: 13083, REG8: 3, REG9: 1000, REG10: 764, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 236, REG7: 13083, REG8: 3, REG9: 1000, REG10: 764, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 236, REG7: 13083, REG8: 3, REG9: 1000, REG10: 764, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 236, REG7: 13083, REG8: 3, REG9: 1000, REG10: 764, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 237, REG7: 13083, REG8: 3, REG9: 1000, REG10: 764, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 237, REG7: 13083, REG8: 3, REG9: 1000, REG10: 763, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 237, REG7: 13083, REG8: 3, REG9: 1000, REG10: 763, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 237, REG7: 13083, REG8: 3, REG9: 1000, REG10: 763, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 237, REG7: 13083, REG8: 3, REG9: 1000, REG10: 763, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 237, REG7: 13320, REG8: 3, REG9: 1000, REG10: 763, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 237, REG7: 13320, REG8: 3, REG9: 1000, REG10: 763, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 237, REG7: 13320, REG8: 3, REG9: 1000, REG10: 763, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 238, REG7: 13320, REG8: 3, REG9: 1000, REG10: 763, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 238, REG7: 13320, REG8: 3, REG9: 1000, REG10: 762, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 238, REG7: 13320, REG8: 3, REG9: 1000, REG10: 762, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 238, REG7: 13320, REG8: 3, REG9: 1000, REG10: 762, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 238, REG7: 13320, REG8: 3, REG9: 1000, REG10: 762, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 238, REG7: 13320, REG8: 3, REG9: 1000, REG10: 762, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 238, REG7: 13320, REG8: 3, REG9: 1000, REG10: 762, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 238, REG7: 13320, REG8: 3, REG9: 1000, REG10: 762, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 239, REG7: 13320, REG8: 3, REG9: 1000, REG10: 762, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 239, REG7: 13320, REG8: 3, REG9: 1000, REG10: 761, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 239, REG7: 13320, REG8: 3, REG9: 1000, REG10: 761, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 239, REG7: 13320, REG8: 3, REG9: 1000, REG10: 761, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 239, REG7: 13320, REG8: 3, REG9: 1000, REG10: 761, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 239, REG7: 13320, REG8: 3, REG9: 1000, REG10: 761, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 239, REG7: 13320, REG8: 3, REG9: 1000, REG10: 761, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 239, REG7: 13320, REG8: 3, REG9: 1000, REG10: 761, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 240, REG7: 13320, REG8: 3, REG9: 1000, REG10: 761, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 240, REG7: 13320, REG8: 3, REG9: 1000, REG10: 760, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 240, REG7: 13320, REG8: 3, REG9: 1000, REG10: 760, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 240, REG7: 13320, REG8: 3, REG9: 1000, REG10: 760, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 240, REG7: 13320, REG8: 3, REG9: 1000, REG10: 760, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 240, REG7: 13560, REG8: 3, REG9: 1000, REG10: 760, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 240, REG7: 13560, REG8: 3, REG9: 1000, REG10: 760, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 240, REG7: 13560, REG8: 3, REG9: 1000, REG10: 760, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 241, REG7: 13560, REG8: 3, REG9: 1000, REG10: 760, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 241, REG7: 13560, REG8: 3, REG9: 1000, REG10: 759, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 241, REG7: 13560, REG8: 3, REG9: 1000, REG10: 759, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 241, REG7: 13560, REG8: 3, REG9: 1000, REG10: 759, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 241, REG7: 13560, REG8: 3, REG9: 1000, REG10: 759, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 241, REG7: 13560, REG8: 3, REG9: 1000, REG10: 759, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 241, REG7: 13560, REG8: 3, REG9: 1000, REG10: 759, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 241, REG7: 13560, REG8: 3, REG9: 1000, REG10: 759, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 242, REG7: 13560, REG8: 3, REG9: 1000, REG10: 759, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 242, REG7: 13560, REG8: 3, REG9: 1000, REG10: 758, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 242, REG7: 13560, REG8: 3, REG9: 1000, REG10: 758, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 242, REG7: 13560, REG8: 3, REG9: 1000, REG10: 758, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 242, REG7: 13560, REG8: 3, REG9: 1000, REG10: 758, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 242, REG7: 13560, REG8: 3, REG9: 1000, REG10: 758, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 242, REG7: 13560, REG8: 3, REG9: 1000, REG10: 758, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 242, REG7: 13560, REG8: 3, REG9: 1000, REG10: 758, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 243, REG7: 13560, REG8: 3, REG9: 1000, REG10: 758, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 243, REG7: 13560, REG8: 3, REG9: 1000, REG10: 757, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 243, REG7: 13560, REG8: 3, REG9: 1000, REG10: 757, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 243, REG7: 13560, REG8: 3, REG9: 1000, REG10: 757, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 243, REG7: 13560, REG8: 3, REG9: 1000, REG10: 757, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 243, REG7: 13803, REG8: 3, REG9: 1000, REG10: 757, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 243, REG7: 13803, REG8: 3, REG9: 1000, REG10: 757, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 243, REG7: 13803, REG8: 3, REG9: 1000, REG10: 757, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 244, REG7: 13803, REG8: 3, REG9: 1000, REG10: 757, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 244, REG7: 13803, REG8: 3, REG9: 1000, REG10: 756, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 244, REG7: 13803, REG8: 3, REG9: 1000, REG10: 756, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 244, REG7: 13803, REG8: 3, REG9: 1000, REG10: 756, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 244, REG7: 13803, REG8: 3, REG9: 1000, REG10: 756, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 244, REG7: 13803, REG8: 3, REG9: 1000, REG10: 756, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 244, REG7: 13803, REG8: 3, REG9: 1000, REG10: 756, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 244, REG7: 13803, REG8: 3, REG9: 1000, REG10: 756, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 245, REG7: 13803, REG8: 3, REG9: 1000, REG10: 756, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 245, REG7: 13803, REG8: 3, REG9: 1000, REG10: 755, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 245, REG7: 13803, REG8: 3, REG9: 1000, REG10: 755, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 245, REG7: 13803, REG8: 3, REG9: 1000, REG10: 755, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 245, REG7: 13803, REG8: 3, REG9: 1000, REG10: 755, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 245, REG7: 13803, REG8: 3, REG9: 1000, REG10: 755, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 245, REG7: 13803, REG8: 3, REG9: 1000, REG10: 755, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 245, REG7: 14048, REG8: 3, REG9: 1000, REG10: 755, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 245, REG7: 14048, REG8: 3, REG9: 1000, REG10: 755, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 245, REG7: 14048, REG8: 3, REG9: 1000, REG10: 755, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 246, REG7: 14048, REG8: 3, REG9: 1000, REG10: 755, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 246, REG7: 14048, REG8: 3, REG9: 1000, REG10: 754, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 246, REG7: 14048, REG8: 3, REG9: 1000, REG10: 754, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 246, REG7: 14048, REG8: 3, REG9: 1000, REG10: 754, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 246, REG7: 14048, REG8: 3, REG9: 1000, REG10: 754, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 246, REG7: 14294, REG8: 3, REG9: 1000, REG10: 754, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 246, REG7: 14294, REG8: 3, REG9: 1000, REG10: 754, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 246, REG7: 14294, REG8: 3, REG9: 1000, REG10: 754, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 247, REG7: 14294, REG8: 3, REG9: 1000, REG10: 754, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 247, REG7: 14294, REG8: 3, REG9: 1000, REG10: 753, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 247, REG7: 14294, REG8: 3, REG9: 1000, REG10: 753, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 247, REG7: 14294, REG8: 3, REG9: 1000, REG10: 753, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 247, REG7: 14294, REG8: 3, REG9: 1000, REG10: 753, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 247, REG7: 14294, REG8: 3, REG9: 1000, REG10: 753, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 247, REG7: 14294, REG8: 3, REG9: 1000, REG10: 753, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 247, REG7: 14294, REG8: 3, REG9: 1000, REG10: 753, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 248, REG7: 14294, REG8: 3, REG9: 1000, REG10: 753, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 248, REG7: 14294, REG8: 3, REG9: 1000, REG10: 752, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 248, REG7: 14294, REG8: 3, REG9: 1000, REG10: 752, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 248, REG7: 14294, REG8: 3, REG9: 1000, REG10: 752, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 248, REG7: 14294, REG8: 3, REG9: 1000, REG10: 752, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 248, REG7: 14294, REG8: 3, REG9: 1000, REG10: 752, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 248, REG7: 14294, REG8: 3, REG9: 1000, REG10: 752, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 248, REG7: 14294, REG8: 3, REG9: 1000, REG10: 752, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 249, REG7: 14294, REG8: 3, REG9: 1000, REG10: 752, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 249, REG7: 14294, REG8: 3, REG9: 1000, REG10: 751, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 249, REG7: 14294, REG8: 3, REG9: 1000, REG10: 751, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 249, REG7: 14294, REG8: 3, REG9: 1000, REG10: 751, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 249, REG7: 14294, REG8: 3, REG9: 1000, REG10: 751, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 249, REG7: 14543, REG8: 3, REG9: 1000, REG10: 751, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 249, REG7: 14543, REG8: 3, REG9: 1000, REG10: 751, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 249, REG7: 14543, REG8: 3, REG9: 1000, REG10: 751, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 250, REG7: 14543, REG8: 3, REG9: 1000, REG10: 751, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 250, REG7: 14543, REG8: 3, REG9: 1000, REG10: 750, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 250, REG7: 14543, REG8: 3, REG9: 1000, REG10: 750, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 250, REG7: 14543, REG8: 3, REG9: 1000, REG10: 750, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 250, REG7: 14543, REG8: 3, REG9: 1000, REG10: 750, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 250, REG7: 14543, REG8: 3, REG9: 1000, REG10: 750, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 250, REG7: 14543, REG8: 3, REG9: 1000, REG10: 750, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 250, REG7: 14793, REG8: 3, REG9: 1000, REG10: 750, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 250, REG7: 14793, REG8: 3, REG9: 1000, REG10: 750, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 250, REG7: 14793, REG8: 3, REG9: 1000, REG10: 750, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 251, REG7: 14793, REG8: 3, REG9: 1000, REG10: 750, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 251, REG7: 14793, REG8: 3, REG9: 1000, REG10: 749, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 251, REG7: 14793, REG8: 3, REG9: 1000, REG10: 749, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 251, REG7: 14793, REG8: 3, REG9: 1000, REG10: 749, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 251, REG7: 14793, REG8: 3, REG9: 1000, REG10: 749, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 251, REG7: 14793, REG8: 3, REG9: 1000, REG10: 749, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 251, REG7: 14793, REG8: 3, REG9: 1000, REG10: 749, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 251, REG7: 14793, REG8: 3, REG9: 1000, REG10: 749, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 252, REG7: 14793, REG8: 3, REG9: 1000, REG10: 749, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 252, REG7: 14793, REG8: 3, REG9: 1000, REG10: 748, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 252, REG7: 14793, REG8: 3, REG9: 1000, REG10: 748, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 252, REG7: 14793, REG8: 3, REG9: 1000, REG10: 748, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 252, REG7: 14793, REG8: 3, REG9: 1000, REG10: 748, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 252, REG7: 15045, REG8: 3, REG9: 1000, REG10: 748, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 252, REG7: 15045, REG8: 3, REG9: 1000, REG10: 748, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 252, REG7: 15045, REG8: 3, REG9: 1000, REG10: 748, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 253, REG7: 15045, REG8: 3, REG9: 1000, REG10: 748, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 253, REG7: 15045, REG8: 3, REG9: 1000, REG10: 747, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 253, REG7: 15045, REG8: 3, REG9: 1000, REG10: 747, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 253, REG7: 15045, REG8: 3, REG9: 1000, REG10: 747, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 253, REG7: 15045, REG8: 3, REG9: 1000, REG10: 747, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 253, REG7: 15045, REG8: 3, REG9: 1000, REG10: 747, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 253, REG7: 15045, REG8: 3, REG9: 1000, REG10: 747, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 253, REG7: 15045, REG8: 3, REG9: 1000, REG10: 747, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 254, REG7: 15045, REG8: 3, REG9: 1000, REG10: 747, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 254, REG7: 15045, REG8: 3, REG9: 1000, REG10: 746, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 254, REG7: 15045, REG8: 3, REG9: 1000, REG10: 746, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 254, REG7: 15045, REG8: 3, REG9: 1000, REG10: 746, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 254, REG7: 15045, REG8: 3, REG9: 1000, REG10: 746, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 254, REG7: 15045, REG8: 3, REG9: 1000, REG10: 746, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 254, REG7: 15045, REG8: 3, REG9: 1000, REG10: 746, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 254, REG7: 15045, REG8: 3, REG9: 1000, REG10: 746, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 255, REG7: 15045, REG8: 3, REG9: 1000, REG10: 746, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 255, REG7: 15045, REG8: 3, REG9: 1000, REG10: 745, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 255, REG7: 15045, REG8: 3, REG9: 1000, REG10: 745, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 255, REG7: 15045, REG8: 3, REG9: 1000, REG10: 745, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 255, REG7: 15045, REG8: 3, REG9: 1000, REG10: 745, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 255, REG7: 15300, REG8: 3, REG9: 1000, REG10: 745, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 255, REG7: 15300, REG8: 3, REG9: 1000, REG10: 745, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 255, REG7: 15300, REG8: 3, REG9: 1000, REG10: 745, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 256, REG7: 15300, REG8: 3, REG9: 1000, REG10: 745, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 256, REG7: 15300, REG8: 3, REG9: 1000, REG10: 744, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 256, REG7: 15300, REG8: 3, REG9: 1000, REG10: 744, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 256, REG7: 15300, REG8: 3, REG9: 1000, REG10: 744, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 256, REG7: 15300, REG8: 3, REG9: 1000, REG10: 744, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 256, REG7: 15300, REG8: 3, REG9: 1000, REG10: 744, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 256, REG7: 15300, REG8: 3, REG9: 1000, REG10: 744, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 256, REG7: 15300, REG8: 3, REG9: 1000, REG10: 744, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 257, REG7: 15300, REG8: 3, REG9: 1000, REG10: 744, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 257, REG7: 15300, REG8: 3, REG9: 1000, REG10: 743, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 257, REG7: 15300, REG8: 3, REG9: 1000, REG10: 743, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 257, REG7: 15300, REG8: 3, REG9: 1000, REG10: 743, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 257, REG7: 15300, REG8: 3, REG9: 1000, REG10: 743, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 257, REG7: 15300, REG8: 3, REG9: 1000, REG10: 743, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 257, REG7: 15300, REG8: 3, REG9: 1000, REG10: 743, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 257, REG7: 15300, REG8: 3, REG9: 1000, REG10: 743, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 258, REG7: 15300, REG8: 3, REG9: 1000, REG10: 743, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 258, REG7: 15300, REG8: 3, REG9: 1000, REG10: 742, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 258, REG7: 15300, REG8: 3, REG9: 1000, REG10: 742, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 258, REG7: 15300, REG8: 3, REG9: 1000, REG10: 742, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 258, REG7: 15300, REG8: 3, REG9: 1000, REG10: 742, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 258, REG7: 15558, REG8: 3, REG9: 1000, REG10: 742, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 258, REG7: 15558, REG8: 3, REG9: 1000, REG10: 742, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 258, REG7: 15558, REG8: 3, REG9: 1000, REG10: 742, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 259, REG7: 15558, REG8: 3, REG9: 1000, REG10: 742, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 259, REG7: 15558, REG8: 3, REG9: 1000, REG10: 741, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 259, REG7: 15558, REG8: 3, REG9: 1000, REG10: 741, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 259, REG7: 15558, REG8: 3, REG9: 1000, REG10: 741, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 259, REG7: 15558, REG8: 3, REG9: 1000, REG10: 741, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 259, REG7: 15558, REG8: 3, REG9: 1000, REG10: 741, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 259, REG7: 15558, REG8: 3, REG9: 1000, REG10: 741, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 259, REG7: 15558, REG8: 3, REG9: 1000, REG10: 741, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 260, REG7: 15558, REG8: 3, REG9: 1000, REG10: 741, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 260, REG7: 15558, REG8: 3, REG9: 1000, REG10: 740, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 260, REG7: 15558, REG8: 3, REG9: 1000, REG10: 740, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 260, REG7: 15558, REG8: 3, REG9: 1000, REG10: 740, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 260, REG7: 15558, REG8: 3, REG9: 1000, REG10: 740, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 260, REG7: 15558, REG8: 3, REG9: 1000, REG10: 740, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 260, REG7: 15558, REG8: 3, REG9: 1000, REG10: 740, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 260, REG7: 15818, REG8: 3, REG9: 1000, REG10: 740, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 260, REG7: 15818, REG8: 3, REG9: 1000, REG10: 740, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 260, REG7: 15818, REG8: 3, REG9: 1000, REG10: 740, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 261, REG7: 15818, REG8: 3, REG9: 1000, REG10: 740, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 261, REG7: 15818, REG8: 3, REG9: 1000, REG10: 739, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 261, REG7: 15818, REG8: 3, REG9: 1000, REG10: 739, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 261, REG7: 15818, REG8: 3, REG9: 1000, REG10: 739, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 261, REG7: 15818, REG8: 3, REG9: 1000, REG10: 739, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 261, REG7: 16079, REG8: 3, REG9: 1000, REG10: 739, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 261, REG7: 16079, REG8: 3, REG9: 1000, REG10: 739, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 261, REG7: 16079, REG8: 3, REG9: 1000, REG10: 739, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 262, REG7: 16079, REG8: 3, REG9: 1000, REG10: 739, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 262, REG7: 16079, REG8: 3, REG9: 1000, REG10: 738, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 262, REG7: 16079, REG8: 3, REG9: 1000, REG10: 738, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 262, REG7: 16079, REG8: 3, REG9: 1000, REG10: 738, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 262, REG7: 16079, REG8: 3, REG9: 1000, REG10: 738, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 262, REG7: 16079, REG8: 3, REG9: 1000, REG10: 738, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 262, REG7: 16079, REG8: 3, REG9: 1000, REG10: 738, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 262, REG7: 16079, REG8: 3, REG9: 1000, REG10: 738, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 263, REG7: 16079, REG8: 3, REG9: 1000, REG10: 738, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 263, REG7: 16079, REG8: 3, REG9: 1000, REG10: 737, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 263, REG7: 16079, REG8: 3, REG9: 1000, REG10: 737, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 263, REG7: 16079, REG8: 3, REG9: 1000, REG10: 737, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 263, REG7: 16079, REG8: 3, REG9: 1000, REG10: 737, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 263, REG7: 16079, REG8: 3, REG9: 1000, REG10: 737, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 263, REG7: 16079, REG8: 3, REG9: 1000, REG10: 737, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 263, REG7: 16079, REG8: 3, REG9: 1000, REG10: 737, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 264, REG7: 16079, REG8: 3, REG9: 1000, REG10: 737, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 264, REG7: 16079, REG8: 3, REG9: 1000, REG10: 736, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 264, REG7: 16079, REG8: 3, REG9: 1000, REG10: 736, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 264, REG7: 16079, REG8: 3, REG9: 1000, REG10: 736, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 264, REG7: 16079, REG8: 3, REG9: 1000, REG10: 736, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 264, REG7: 16343, REG8: 3, REG9: 1000, REG10: 736, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 264, REG7: 16343, REG8: 3, REG9: 1000, REG10: 736, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 264, REG7: 16343, REG8: 3, REG9: 1000, REG10: 736, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 265, REG7: 16343, REG8: 3, REG9: 1000, REG10: 736, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 265, REG7: 16343, REG8: 3, REG9: 1000, REG10: 735, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 265, REG7: 16343, REG8: 3, REG9: 1000, REG10: 735, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 265, REG7: 16343, REG8: 3, REG9: 1000, REG10: 735, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 265, REG7: 16343, REG8: 3, REG9: 1000, REG10: 735, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 265, REG7: 16343, REG8: 3, REG9: 1000, REG10: 735, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 265, REG7: 16343, REG8: 3, REG9: 1000, REG10: 735, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 265, REG7: 16608, REG8: 3, REG9: 1000, REG10: 735, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 265, REG7: 16608, REG8: 3, REG9: 1000, REG10: 735, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 265, REG7: 16608, REG8: 3, REG9: 1000, REG10: 735, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 266, REG7: 16608, REG8: 3, REG9: 1000, REG10: 735, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 266, REG7: 16608, REG8: 3, REG9: 1000, REG10: 734, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 266, REG7: 16608, REG8: 3, REG9: 1000, REG10: 734, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 266, REG7: 16608, REG8: 3, REG9: 1000, REG10: 734, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 266, REG7: 16608, REG8: 3, REG9: 1000, REG10: 734, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 266, REG7: 16608, REG8: 3, REG9: 1000, REG10: 734, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 266, REG7: 16608, REG8: 3, REG9: 1000, REG10: 734, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 266, REG7: 16608, REG8: 3, REG9: 1000, REG10: 734, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 267, REG7: 16608, REG8: 3, REG9: 1000, REG10: 734, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 267, REG7: 16608, REG8: 3, REG9: 1000, REG10: 733, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 267, REG7: 16608, REG8: 3, REG9: 1000, REG10: 733, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 267, REG7: 16608, REG8: 3, REG9: 1000, REG10: 733, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 267, REG7: 16608, REG8: 3, REG9: 1000, REG10: 733, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 267, REG7: 16875, REG8: 3, REG9: 1000, REG10: 733, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 267, REG7: 16875, REG8: 3, REG9: 1000, REG10: 733, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 267, REG7: 16875, REG8: 3, REG9: 1000, REG10: 733, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 268, REG7: 16875, REG8: 3, REG9: 1000, REG10: 733, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 268, REG7: 16875, REG8: 3, REG9: 1000, REG10: 732, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 268, REG7: 16875, REG8: 3, REG9: 1000, REG10: 732, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 268, REG7: 16875, REG8: 3, REG9: 1000, REG10: 732, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 268, REG7: 16875, REG8: 3, REG9: 1000, REG10: 732, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 268, REG7: 16875, REG8: 3, REG9: 1000, REG10: 732, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 268, REG7: 16875, REG8: 3, REG9: 1000, REG10: 732, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 268, REG7: 16875, REG8: 3, REG9: 1000, REG10: 732, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 269, REG7: 16875, REG8: 3, REG9: 1000, REG10: 732, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 269, REG7: 16875, REG8: 3, REG9: 1000, REG10: 731, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 269, REG7: 16875, REG8: 3, REG9: 1000, REG10: 731, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 269, REG7: 16875, REG8: 3, REG9: 1000, REG10: 731, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 269, REG7: 16875, REG8: 3, REG9: 1000, REG10: 731, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 269, REG7: 16875, REG8: 3, REG9: 1000, REG10: 731, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 269, REG7: 16875, REG8: 3, REG9: 1000, REG10: 731, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 269, REG7: 16875, REG8: 3, REG9: 1000, REG10: 731, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 270, REG7: 16875, REG8: 3, REG9: 1000, REG10: 731, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 270, REG7: 16875, REG8: 3, REG9: 1000, REG10: 730, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 270, REG7: 16875, REG8: 3, REG9: 1000, REG10: 730, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 270, REG7: 16875, REG8: 3, REG9: 1000, REG10: 730, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 270, REG7: 16875, REG8: 3, REG9: 1000, REG10: 730, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 270, REG7: 17145, REG8: 3, REG9: 1000, REG10: 730, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 270, REG7: 17145, REG8: 3, REG9: 1000, REG10: 730, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 270, REG7: 17145, REG8: 3, REG9: 1000, REG10: 730, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 271, REG7: 17145, REG8: 3, REG9: 1000, REG10: 730, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 271, REG7: 17145, REG8: 3, REG9: 1000, REG10: 729, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 271, REG7: 17145, REG8: 3, REG9: 1000, REG10: 729, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 271, REG7: 17145, REG8: 3, REG9: 1000, REG10: 729, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 271, REG7: 17145, REG8: 3, REG9: 1000, REG10: 729, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 271, REG7: 17145, REG8: 3, REG9: 1000, REG10: 729, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 271, REG7: 17145, REG8: 3, REG9: 1000, REG10: 729, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 271, REG7: 17145, REG8: 3, REG9: 1000, REG10: 729, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 272, REG7: 17145, REG8: 3, REG9: 1000, REG10: 729, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 272, REG7: 17145, REG8: 3, REG9: 1000, REG10: 728, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 272, REG7: 17145, REG8: 3, REG9: 1000, REG10: 728, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 272, REG7: 17145, REG8: 3, REG9: 1000, REG10: 728, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 272, REG7: 17145, REG8: 3, REG9: 1000, REG10: 728, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 272, REG7: 17145, REG8: 3, REG9: 1000, REG10: 728, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 272, REG7: 17145, REG8: 3, REG9: 1000, REG10: 728, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 272, REG7: 17145, REG8: 3, REG9: 1000, REG10: 728, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 273, REG7: 17145, REG8: 3, REG9: 1000, REG10: 728, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 273, REG7: 17145, REG8: 3, REG9: 1000, REG10: 727, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 273, REG7: 17145, REG8: 3, REG9: 1000, REG10: 727, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 273, REG7: 17145, REG8: 3, REG9: 1000, REG10: 727, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 273, REG7: 17145, REG8: 3, REG9: 1000, REG10: 727, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 273, REG7: 17418, REG8: 3, REG9: 1000, REG10: 727, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 273, REG7: 17418, REG8: 3, REG9: 1000, REG10: 727, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 273, REG7: 17418, REG8: 3, REG9: 1000, REG10: 727, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 274, REG7: 17418, REG8: 3, REG9: 1000, REG10: 727, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 274, REG7: 17418, REG8: 3, REG9: 1000, REG10: 726, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 274, REG7: 17418, REG8: 3, REG9: 1000, REG10: 726, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 274, REG7: 17418, REG8: 3, REG9: 1000, REG10: 726, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 274, REG7: 17418, REG8: 3, REG9: 1000, REG10: 726, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 274, REG7: 17418, REG8: 3, REG9: 1000, REG10: 726, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 274, REG7: 17418, REG8: 3, REG9: 1000, REG10: 726, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 274, REG7: 17418, REG8: 3, REG9: 1000, REG10: 726, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 275, REG7: 17418, REG8: 3, REG9: 1000, REG10: 726, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 275, REG7: 17418, REG8: 3, REG9: 1000, REG10: 725, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 275, REG7: 17418, REG8: 3, REG9: 1000, REG10: 725, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 275, REG7: 17418, REG8: 3, REG9: 1000, REG10: 725, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 275, REG7: 17418, REG8: 3, REG9: 1000, REG10: 725, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 275, REG7: 17418, REG8: 3, REG9: 1000, REG10: 725, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 275, REG7: 17418, REG8: 3, REG9: 1000, REG10: 725, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 275, REG7: 17693, REG8: 3, REG9: 1000, REG10: 725, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 275, REG7: 17693, REG8: 3, REG9: 1000, REG10: 725, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 275, REG7: 17693, REG8: 3, REG9: 1000, REG10: 725, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 276, REG7: 17693, REG8: 3, REG9: 1000, REG10: 725, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 276, REG7: 17693, REG8: 3, REG9: 1000, REG10: 724, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 276, REG7: 17693, REG8: 3, REG9: 1000, REG10: 724, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 276, REG7: 17693, REG8: 3, REG9: 1000, REG10: 724, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 276, REG7: 17693, REG8: 3, REG9: 1000, REG10: 724, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 276, REG7: 17969, REG8: 3, REG9: 1000, REG10: 724, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 276, REG7: 17969, REG8: 3, REG9: 1000, REG10: 724, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 276, REG7: 17969, REG8: 3, REG9: 1000, REG10: 724, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 277, REG7: 17969, REG8: 3, REG9: 1000, REG10: 724, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 277, REG7: 17969, REG8: 3, REG9: 1000, REG10: 723, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 277, REG7: 17969, REG8: 3, REG9: 1000, REG10: 723, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 277, REG7: 17969, REG8: 3, REG9: 1000, REG10: 723, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 277, REG7: 17969, REG8: 3, REG9: 1000, REG10: 723, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 277, REG7: 17969, REG8: 3, REG9: 1000, REG10: 723, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 277, REG7: 17969, REG8: 3, REG9: 1000, REG10: 723, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 277, REG7: 17969, REG8: 3, REG9: 1000, REG10: 723, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 278, REG7: 17969, REG8: 3, REG9: 1000, REG10: 723, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 278, REG7: 17969, REG8: 3, REG9: 1000, REG10: 722, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 278, REG7: 17969, REG8: 3, REG9: 1000, REG10: 722, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 278, REG7: 17969, REG8: 3, REG9: 1000, REG10: 722, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 278, REG7: 17969, REG8: 3, REG9: 1000, REG10: 722, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 278, REG7: 17969, REG8: 3, REG9: 1000, REG10: 722, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 278, REG7: 17969, REG8: 3, REG9: 1000, REG10: 722, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 278, REG7: 17969, REG8: 3, REG9: 1000, REG10: 722, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 279, REG7: 17969, REG8: 3, REG9: 1000, REG10: 722, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 279, REG7: 17969, REG8: 3, REG9: 1000, REG10: 721, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 279, REG7: 17969, REG8: 3, REG9: 1000, REG10: 721, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 279, REG7: 17969, REG8: 3, REG9: 1000, REG10: 721, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 279, REG7: 17969, REG8: 3, REG9: 1000, REG10: 721, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 279, REG7: 18248, REG8: 3, REG9: 1000, REG10: 721, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 279, REG7: 18248, REG8: 3, REG9: 1000, REG10: 721, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 279, REG7: 18248, REG8: 3, REG9: 1000, REG10: 721, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 280, REG7: 18248, REG8: 3, REG9: 1000, REG10: 721, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 280, REG7: 18248, REG8: 3, REG9: 1000, REG10: 720, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 280, REG7: 18248, REG8: 3, REG9: 1000, REG10: 720, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 280, REG7: 18248, REG8: 3, REG9: 1000, REG10: 720, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 280, REG7: 18248, REG8: 3, REG9: 1000, REG10: 720, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 280, REG7: 18248, REG8: 3, REG9: 1000, REG10: 720, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 280, REG7: 18248, REG8: 3, REG9: 1000, REG10: 720, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 280, REG7: 18528, REG8: 3, REG9: 1000, REG10: 720, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 280, REG7: 18528, REG8: 3, REG9: 1000, REG10: 720, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 280, REG7: 18528, REG8: 3, REG9: 1000, REG10: 720, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 281, REG7: 18528, REG8: 3, REG9: 1000, REG10: 720, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 281, REG7: 18528, REG8: 3, REG9: 1000, REG10: 719, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 281, REG7: 18528, REG8: 3, REG9: 1000, REG10: 719, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 281, REG7: 18528, REG8: 3, REG9: 1000, REG10: 719, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 281, REG7: 18528, REG8: 3, REG9: 1000, REG10: 719, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 281, REG7: 18528, REG8: 3, REG9: 1000, REG10: 719, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 281, REG7: 18528, REG8: 3, REG9: 1000, REG10: 719, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 281, REG7: 18528, REG8: 3, REG9: 1000, REG10: 719, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 282, REG7: 18528, REG8: 3, REG9: 1000, REG10: 719, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 282, REG7: 18528, REG8: 3, REG9: 1000, REG10: 718, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 282, REG7: 18528, REG8: 3, REG9: 1000, REG10: 718, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 282, REG7: 18528, REG8: 3, REG9: 1000, REG10: 718, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 282, REG7: 18528, REG8: 3, REG9: 1000, REG10: 718, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 282, REG7: 18810, REG8: 3, REG9: 1000, REG10: 718, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 282, REG7: 18810, REG8: 3, REG9: 1000, REG10: 718, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 282, REG7: 18810, REG8: 3, REG9: 1000, REG10: 718, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 283, REG7: 18810, REG8: 3, REG9: 1000, REG10: 718, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 283, REG7: 18810, REG8: 3, REG9: 1000, REG10: 717, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 283, REG7: 18810, REG8: 3, REG9: 1000, REG10: 717, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 283, REG7: 18810, REG8: 3, REG9: 1000, REG10: 717, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 283, REG7: 18810, REG8: 3, REG9: 1000, REG10: 717, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 283, REG7: 18810, REG8: 3, REG9: 1000, REG10: 717, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 283, REG7: 18810, REG8: 3, REG9: 1000, REG10: 717, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 283, REG7: 18810, REG8: 3, REG9: 1000, REG10: 717, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 284, REG7: 18810, REG8: 3, REG9: 1000, REG10: 717, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 284, REG7: 18810, REG8: 3, REG9: 1000, REG10: 716, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 284, REG7: 18810, REG8: 3, REG9: 1000, REG10: 716, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 284, REG7: 18810, REG8: 3, REG9: 1000, REG10: 716, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 284, REG7: 18810, REG8: 3, REG9: 1000, REG10: 716, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 284, REG7: 18810, REG8: 3, REG9: 1000, REG10: 716, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 284, REG7: 18810, REG8: 3, REG9: 1000, REG10: 716, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 284, REG7: 18810, REG8: 3, REG9: 1000, REG10: 716, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 285, REG7: 18810, REG8: 3, REG9: 1000, REG10: 716, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 285, REG7: 18810, REG8: 3, REG9: 1000, REG10: 715, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 285, REG7: 18810, REG8: 3, REG9: 1000, REG10: 715, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 285, REG7: 18810, REG8: 3, REG9: 1000, REG10: 715, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 285, REG7: 18810, REG8: 3, REG9: 1000, REG10: 715, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 285, REG7: 19095, REG8: 3, REG9: 1000, REG10: 715, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 285, REG7: 19095, REG8: 3, REG9: 1000, REG10: 715, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 285, REG7: 19095, REG8: 3, REG9: 1000, REG10: 715, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 286, REG7: 19095, REG8: 3, REG9: 1000, REG10: 715, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 286, REG7: 19095, REG8: 3, REG9: 1000, REG10: 714, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 286, REG7: 19095, REG8: 3, REG9: 1000, REG10: 714, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 286, REG7: 19095, REG8: 3, REG9: 1000, REG10: 714, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 286, REG7: 19095, REG8: 3, REG9: 1000, REG10: 714, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 286, REG7: 19095, REG8: 3, REG9: 1000, REG10: 714, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 286, REG7: 19095, REG8: 3, REG9: 1000, REG10: 714, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 286, REG7: 19095, REG8: 3, REG9: 1000, REG10: 714, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 287, REG7: 19095, REG8: 3, REG9: 1000, REG10: 714, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 287, REG7: 19095, REG8: 3, REG9: 1000, REG10: 713, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 287, REG7: 19095, REG8: 3, REG9: 1000, REG10: 713, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 287, REG7: 19095, REG8: 3, REG9: 1000, REG10: 713, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 287, REG7: 19095, REG8: 3, REG9: 1000, REG10: 713, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 287, REG7: 19095, REG8: 3, REG9: 1000, REG10: 713, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 287, REG7: 19095, REG8: 3, REG9: 1000, REG10: 713, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 287, REG7: 19095, REG8: 3, REG9: 1000, REG10: 713, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 288, REG7: 19095, REG8: 3, REG9: 1000, REG10: 713, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 288, REG7: 19095, REG8: 3, REG9: 1000, REG10: 712, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 288, REG7: 19095, REG8: 3, REG9: 1000, REG10: 712, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 288, REG7: 19095, REG8: 3, REG9: 1000, REG10: 712, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 288, REG7: 19095, REG8: 3, REG9: 1000, REG10: 712, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 288, REG7: 19383, REG8: 3, REG9: 1000, REG10: 712, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 288, REG7: 19383, REG8: 3, REG9: 1000, REG10: 712, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 288, REG7: 19383, REG8: 3, REG9: 1000, REG10: 712, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 289, REG7: 19383, REG8: 3, REG9: 1000, REG10: 712, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 289, REG7: 19383, REG8: 3, REG9: 1000, REG10: 711, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 289, REG7: 19383, REG8: 3, REG9: 1000, REG10: 711, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 289, REG7: 19383, REG8: 3, REG9: 1000, REG10: 711, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 289, REG7: 19383, REG8: 3, REG9: 1000, REG10: 711, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 289, REG7: 19383, REG8: 3, REG9: 1000, REG10: 711, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 289, REG7: 19383, REG8: 3, REG9: 1000, REG10: 711, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 289, REG7: 19383, REG8: 3, REG9: 1000, REG10: 711, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 290, REG7: 19383, REG8: 3, REG9: 1000, REG10: 711, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 290, REG7: 19383, REG8: 3, REG9: 1000, REG10: 710, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 290, REG7: 19383, REG8: 3, REG9: 1000, REG10: 710, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 290, REG7: 19383, REG8: 3, REG9: 1000, REG10: 710, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 290, REG7: 19383, REG8: 3, REG9: 1000, REG10: 710, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 290, REG7: 19383, REG8: 3, REG9: 1000, REG10: 710, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 290, REG7: 19383, REG8: 3, REG9: 1000, REG10: 710, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 290, REG7: 19673, REG8: 3, REG9: 1000, REG10: 710, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 290, REG7: 19673, REG8: 3, REG9: 1000, REG10: 710, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 290, REG7: 19673, REG8: 3, REG9: 1000, REG10: 710, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 291, REG7: 19673, REG8: 3, REG9: 1000, REG10: 710, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 291, REG7: 19673, REG8: 3, REG9: 1000, REG10: 709, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 291, REG7: 19673, REG8: 3, REG9: 1000, REG10: 709, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 291, REG7: 19673, REG8: 3, REG9: 1000, REG10: 709, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 291, REG7: 19673, REG8: 3, REG9: 1000, REG10: 709, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 291, REG7: 19964, REG8: 3, REG9: 1000, REG10: 709, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 291, REG7: 19964, REG8: 3, REG9: 1000, REG10: 709, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 291, REG7: 19964, REG8: 3, REG9: 1000, REG10: 709, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 292, REG7: 19964, REG8: 3, REG9: 1000, REG10: 709, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 292, REG7: 19964, REG8: 3, REG9: 1000, REG10: 708, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 292, REG7: 19964, REG8: 3, REG9: 1000, REG10: 708, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 292, REG7: 19964, REG8: 3, REG9: 1000, REG10: 708, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 292, REG7: 19964, REG8: 3, REG9: 1000, REG10: 708, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 292, REG7: 19964, REG8: 3, REG9: 1000, REG10: 708, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 292, REG7: 19964, REG8: 3, REG9: 1000, REG10: 708, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 292, REG7: 19964, REG8: 3, REG9: 1000, REG10: 708, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 293, REG7: 19964, REG8: 3, REG9: 1000, REG10: 708, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 293, REG7: 19964, REG8: 3, REG9: 1000, REG10: 707, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 293, REG7: 19964, REG8: 3, REG9: 1000, REG10: 707, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 293, REG7: 19964, REG8: 3, REG9: 1000, REG10: 707, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 293, REG7: 19964, REG8: 3, REG9: 1000, REG10: 707, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 293, REG7: 19964, REG8: 3, REG9: 1000, REG10: 707, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 293, REG7: 19964, REG8: 3, REG9: 1000, REG10: 707, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 293, REG7: 19964, REG8: 3, REG9: 1000, REG10: 707, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 294, REG7: 19964, REG8: 3, REG9: 1000, REG10: 707, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 294, REG7: 19964, REG8: 3, REG9: 1000, REG10: 706, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 294, REG7: 19964, REG8: 3, REG9: 1000, REG10: 706, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 294, REG7: 19964, REG8: 3, REG9: 1000, REG10: 706, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 294, REG7: 19964, REG8: 3, REG9: 1000, REG10: 706, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 294, REG7: 20258, REG8: 3, REG9: 1000, REG10: 706, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 294, REG7: 20258, REG8: 3, REG9: 1000, REG10: 706, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 294, REG7: 20258, REG8: 3, REG9: 1000, REG10: 706, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 295, REG7: 20258, REG8: 3, REG9: 1000, REG10: 706, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 295, REG7: 20258, REG8: 3, REG9: 1000, REG10: 705, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 295, REG7: 20258, REG8: 3, REG9: 1000, REG10: 705, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 295, REG7: 20258, REG8: 3, REG9: 1000, REG10: 705, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 295, REG7: 20258, REG8: 3, REG9: 1000, REG10: 705, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 295, REG7: 20258, REG8: 3, REG9: 1000, REG10: 705, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 295, REG7: 20258, REG8: 3, REG9: 1000, REG10: 705, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 295, REG7: 20553, REG8: 3, REG9: 1000, REG10: 705, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 295, REG7: 20553, REG8: 3, REG9: 1000, REG10: 705, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 295, REG7: 20553, REG8: 3, REG9: 1000, REG10: 705, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 296, REG7: 20553, REG8: 3, REG9: 1000, REG10: 705, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 296, REG7: 20553, REG8: 3, REG9: 1000, REG10: 704, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 296, REG7: 20553, REG8: 3, REG9: 1000, REG10: 704, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 296, REG7: 20553, REG8: 3, REG9: 1000, REG10: 704, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 296, REG7: 20553, REG8: 3, REG9: 1000, REG10: 704, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 296, REG7: 20553, REG8: 3, REG9: 1000, REG10: 704, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 296, REG7: 20553, REG8: 3, REG9: 1000, REG10: 704, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 296, REG7: 20553, REG8: 3, REG9: 1000, REG10: 704, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 297, REG7: 20553, REG8: 3, REG9: 1000, REG10: 704, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 297, REG7: 20553, REG8: 3, REG9: 1000, REG10: 703, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 297, REG7: 20553, REG8: 3, REG9: 1000, REG10: 703, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 297, REG7: 20553, REG8: 3, REG9: 1000, REG10: 703, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 297, REG7: 20553, REG8: 3, REG9: 1000, REG10: 703, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 297, REG7: 20850, REG8: 3, REG9: 1000, REG10: 703, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 297, REG7: 20850, REG8: 3, REG9: 1000, REG10: 703, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 297, REG7: 20850, REG8: 3, REG9: 1000, REG10: 703, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 298, REG7: 20850, REG8: 3, REG9: 1000, REG10: 703, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 298, REG7: 20850, REG8: 3, REG9: 1000, REG10: 702, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 298, REG7: 20850, REG8: 3, REG9: 1000, REG10: 702, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 298, REG7: 20850, REG8: 3, REG9: 1000, REG10: 702, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 298, REG7: 20850, REG8: 3, REG9: 1000, REG10: 702, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 298, REG7: 20850, REG8: 3, REG9: 1000, REG10: 702, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 298, REG7: 20850, REG8: 3, REG9: 1000, REG10: 702, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 298, REG7: 20850, REG8: 3, REG9: 1000, REG10: 702, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 299, REG7: 20850, REG8: 3, REG9: 1000, REG10: 702, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 299, REG7: 20850, REG8: 3, REG9: 1000, REG10: 701, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 299, REG7: 20850, REG8: 3, REG9: 1000, REG10: 701, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 299, REG7: 20850, REG8: 3, REG9: 1000, REG10: 701, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 299, REG7: 20850, REG8: 3, REG9: 1000, REG10: 701, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 299, REG7: 20850, REG8: 3, REG9: 1000, REG10: 701, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 299, REG7: 20850, REG8: 3, REG9: 1000, REG10: 701, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 299, REG7: 20850, REG8: 3, REG9: 1000, REG10: 701, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 300, REG7: 20850, REG8: 3, REG9: 1000, REG10: 701, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 300, REG7: 20850, REG8: 3, REG9: 1000, REG10: 700, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 300, REG7: 20850, REG8: 3, REG9: 1000, REG10: 700, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 300, REG7: 20850, REG8: 3, REG9: 1000, REG10: 700, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 300, REG7: 20850, REG8: 3, REG9: 1000, REG10: 700, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 300, REG7: 21150, REG8: 3, REG9: 1000, REG10: 700, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 300, REG7: 21150, REG8: 3, REG9: 1000, REG10: 700, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 300, REG7: 21150, REG8: 3, REG9: 1000, REG10: 700, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 301, REG7: 21150, REG8: 3, REG9: 1000, REG10: 700, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 301, REG7: 21150, REG8: 3, REG9: 1000, REG10: 699, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 301, REG7: 21150, REG8: 3, REG9: 1000, REG10: 699, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 301, REG7: 21150, REG8: 3, REG9: 1000, REG10: 699, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 301, REG7: 21150, REG8: 3, REG9: 1000, REG10: 699, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 301, REG7: 21150, REG8: 3, REG9: 1000, REG10: 699, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 301, REG7: 21150, REG8: 3, REG9: 1000, REG10: 699, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 301, REG7: 21150, REG8: 3, REG9: 1000, REG10: 699, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 302, REG7: 21150, REG8: 3, REG9: 1000, REG10: 699, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 302, REG7: 21150, REG8: 3, REG9: 1000, REG10: 698, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 302, REG7: 21150, REG8: 3, REG9: 1000, REG10: 698, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 302, REG7: 21150, REG8: 3, REG9: 1000, REG10: 698, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 302, REG7: 21150, REG8: 3, REG9: 1000, REG10: 698, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 302, REG7: 21150, REG8: 3, REG9: 1000, REG10: 698, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 302, REG7: 21150, REG8: 3, REG9: 1000, REG10: 698, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 302, REG7: 21150, REG8: 3, REG9: 1000, REG10: 698, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 303, REG7: 21150, REG8: 3, REG9: 1000, REG10: 698, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 303, REG7: 21150, REG8: 3, REG9: 1000, REG10: 697, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 303, REG7: 21150, REG8: 3, REG9: 1000, REG10: 697, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 303, REG7: 21150, REG8: 3, REG9: 1000, REG10: 697, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 303, REG7: 21150, REG8: 3, REG9: 1000, REG10: 697, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 303, REG7: 21453, REG8: 3, REG9: 1000, REG10: 697, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 303, REG7: 21453, REG8: 3, REG9: 1000, REG10: 697, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 303, REG7: 21453, REG8: 3, REG9: 1000, REG10: 697, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 304, REG7: 21453, REG8: 3, REG9: 1000, REG10: 697, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 304, REG7: 21453, REG8: 3, REG9: 1000, REG10: 696, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 304, REG7: 21453, REG8: 3, REG9: 1000, REG10: 696, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 304, REG7: 21453, REG8: 3, REG9: 1000, REG10: 696, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 304, REG7: 21453, REG8: 3, REG9: 1000, REG10: 696, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 304, REG7: 21453, REG8: 3, REG9: 1000, REG10: 696, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 304, REG7: 21453, REG8: 3, REG9: 1000, REG10: 696, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 304, REG7: 21453, REG8: 3, REG9: 1000, REG10: 696, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 305, REG7: 21453, REG8: 3, REG9: 1000, REG10: 696, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 305, REG7: 21453, REG8: 3, REG9: 1000, REG10: 695, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 305, REG7: 21453, REG8: 3, REG9: 1000, REG10: 695, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 305, REG7: 21453, REG8: 3, REG9: 1000, REG10: 695, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 305, REG7: 21453, REG8: 3, REG9: 1000, REG10: 695, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 305, REG7: 21453, REG8: 3, REG9: 1000, REG10: 695, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 305, REG7: 21453, REG8: 3, REG9: 1000, REG10: 695, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 305, REG7: 21758, REG8: 3, REG9: 1000, REG10: 695, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 305, REG7: 21758, REG8: 3, REG9: 1000, REG10: 695, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 305, REG7: 21758, REG8: 3, REG9: 1000, REG10: 695, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 306, REG7: 21758, REG8: 3, REG9: 1000, REG10: 695, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 306, REG7: 21758, REG8: 3, REG9: 1000, REG10: 694, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 306, REG7: 21758, REG8: 3, REG9: 1000, REG10: 694, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 306, REG7: 21758, REG8: 3, REG9: 1000, REG10: 694, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 306, REG7: 21758, REG8: 3, REG9: 1000, REG10: 694, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 306, REG7: 22064, REG8: 3, REG9: 1000, REG10: 694, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 306, REG7: 22064, REG8: 3, REG9: 1000, REG10: 694, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 306, REG7: 22064, REG8: 3, REG9: 1000, REG10: 694, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 307, REG7: 22064, REG8: 3, REG9: 1000, REG10: 694, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 307, REG7: 22064, REG8: 3, REG9: 1000, REG10: 693, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 307, REG7: 22064, REG8: 3, REG9: 1000, REG10: 693, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 307, REG7: 22064, REG8: 3, REG9: 1000, REG10: 693, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 307, REG7: 22064, REG8: 3, REG9: 1000, REG10: 693, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 307, REG7: 22064, REG8: 3, REG9: 1000, REG10: 693, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 307, REG7: 22064, REG8: 3, REG9: 1000, REG10: 693, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 307, REG7: 22064, REG8: 3, REG9: 1000, REG10: 693, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 308, REG7: 22064, REG8: 3, REG9: 1000, REG10: 693, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 308, REG7: 22064, REG8: 3, REG9: 1000, REG10: 692, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 308, REG7: 22064, REG8: 3, REG9: 1000, REG10: 692, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 308, REG7: 22064, REG8: 3, REG9: 1000, REG10: 692, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 308, REG7: 22064, REG8: 3, REG9: 1000, REG10: 692, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 308, REG7: 22064, REG8: 3, REG9: 1000, REG10: 692, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 308, REG7: 22064, REG8: 3, REG9: 1000, REG10: 692, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 308, REG7: 22064, REG8: 3, REG9: 1000, REG10: 692, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 309, REG7: 22064, REG8: 3, REG9: 1000, REG10: 692, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 309, REG7: 22064, REG8: 3, REG9: 1000, REG10: 691, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 309, REG7: 22064, REG8: 3, REG9: 1000, REG10: 691, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 309, REG7: 22064, REG8: 3, REG9: 1000, REG10: 691, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 309, REG7: 22064, REG8: 3, REG9: 1000, REG10: 691, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 309, REG7: 22373, REG8: 3, REG9: 1000, REG10: 691, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 309, REG7: 22373, REG8: 3, REG9: 1000, REG10: 691, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 309, REG7: 22373, REG8: 3, REG9: 1000, REG10: 691, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 310, REG7: 22373, REG8: 3, REG9: 1000, REG10: 691, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 310, REG7: 22373, REG8: 3, REG9: 1000, REG10: 690, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 310, REG7: 22373, REG8: 3, REG9: 1000, REG10: 690, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 310, REG7: 22373, REG8: 3, REG9: 1000, REG10: 690, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 310, REG7: 22373, REG8: 3, REG9: 1000, REG10: 690, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 310, REG7: 22373, REG8: 3, REG9: 1000, REG10: 690, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 310, REG7: 22373, REG8: 3, REG9: 1000, REG10: 690, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 310, REG7: 22683, REG8: 3, REG9: 1000, REG10: 690, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 310, REG7: 22683, REG8: 3, REG9: 1000, REG10: 690, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 310, REG7: 22683, REG8: 3, REG9: 1000, REG10: 690, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 311, REG7: 22683, REG8: 3, REG9: 1000, REG10: 690, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 311, REG7: 22683, REG8: 3, REG9: 1000, REG10: 689, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 311, REG7: 22683, REG8: 3, REG9: 1000, REG10: 689, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 311, REG7: 22683, REG8: 3, REG9: 1000, REG10: 689, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 311, REG7: 22683, REG8: 3, REG9: 1000, REG10: 689, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 311, REG7: 22683, REG8: 3, REG9: 1000, REG10: 689, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 311, REG7: 22683, REG8: 3, REG9: 1000, REG10: 689, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 311, REG7: 22683, REG8: 3, REG9: 1000, REG10: 689, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 312, REG7: 22683, REG8: 3, REG9: 1000, REG10: 689, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 312, REG7: 22683, REG8: 3, REG9: 1000, REG10: 688, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 312, REG7: 22683, REG8: 3, REG9: 1000, REG10: 688, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 312, REG7: 22683, REG8: 3, REG9: 1000, REG10: 688, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 312, REG7: 22683, REG8: 3, REG9: 1000, REG10: 688, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 312, REG7: 22995, REG8: 3, REG9: 1000, REG10: 688, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 312, REG7: 22995, REG8: 3, REG9: 1000, REG10: 688, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 312, REG7: 22995, REG8: 3, REG9: 1000, REG10: 688, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 313, REG7: 22995, REG8: 3, REG9: 1000, REG10: 688, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 313, REG7: 22995, REG8: 3, REG9: 1000, REG10: 687, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 313, REG7: 22995, REG8: 3, REG9: 1000, REG10: 687, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 313, REG7: 22995, REG8: 3, REG9: 1000, REG10: 687, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 313, REG7: 22995, REG8: 3, REG9: 1000, REG10: 687, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 313, REG7: 22995, REG8: 3, REG9: 1000, REG10: 687, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 313, REG7: 22995, REG8: 3, REG9: 1000, REG10: 687, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 313, REG7: 22995, REG8: 3, REG9: 1000, REG10: 687, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 314, REG7: 22995, REG8: 3, REG9: 1000, REG10: 687, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 314, REG7: 22995, REG8: 3, REG9: 1000, REG10: 686, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 314, REG7: 22995, REG8: 3, REG9: 1000, REG10: 686, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 314, REG7: 22995, REG8: 3, REG9: 1000, REG10: 686, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 314, REG7: 22995, REG8: 3, REG9: 1000, REG10: 686, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 314, REG7: 22995, REG8: 3, REG9: 1000, REG10: 686, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 314, REG7: 22995, REG8: 3, REG9: 1000, REG10: 686, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 314, REG7: 22995, REG8: 3, REG9: 1000, REG10: 686, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 315, REG7: 22995, REG8: 3, REG9: 1000, REG10: 686, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 315, REG7: 22995, REG8: 3, REG9: 1000, REG10: 685, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 315, REG7: 22995, REG8: 3, REG9: 1000, REG10: 685, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 315, REG7: 22995, REG8: 3, REG9: 1000, REG10: 685, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 315, REG7: 22995, REG8: 3, REG9: 1000, REG10: 685, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 315, REG7: 23310, REG8: 3, REG9: 1000, REG10: 685, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 315, REG7: 23310, REG8: 3, REG9: 1000, REG10: 685, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 315, REG7: 23310, REG8: 3, REG9: 1000, REG10: 685, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 316, REG7: 23310, REG8: 3, REG9: 1000, REG10: 685, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 316, REG7: 23310, REG8: 3, REG9: 1000, REG10: 684, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 316, REG7: 23310, REG8: 3, REG9: 1000, REG10: 684, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 316, REG7: 23310, REG8: 3, REG9: 1000, REG10: 684, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 316, REG7: 23310, REG8: 3, REG9: 1000, REG10: 684, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 316, REG7: 23310, REG8: 3, REG9: 1000, REG10: 684, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 316, REG7: 23310, REG8: 3, REG9: 1000, REG10: 684, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 316, REG7: 23310, REG8: 3, REG9: 1000, REG10: 684, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 317, REG7: 23310, REG8: 3, REG9: 1000, REG10: 684, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 317, REG7: 23310, REG8: 3, REG9: 1000, REG10: 683, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 317, REG7: 23310, REG8: 3, REG9: 1000, REG10: 683, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 317, REG7: 23310, REG8: 3, REG9: 1000, REG10: 683, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 317, REG7: 23310, REG8: 3, REG9: 1000, REG10: 683, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 317, REG7: 23310, REG8: 3, REG9: 1000, REG10: 683, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 317, REG7: 23310, REG8: 3, REG9: 1000, REG10: 683, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 317, REG7: 23310, REG8: 3, REG9: 1000, REG10: 683, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 318, REG7: 23310, REG8: 3, REG9: 1000, REG10: 683, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 318, REG7: 23310, REG8: 3, REG9: 1000, REG10: 682, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 318, REG7: 23310, REG8: 3, REG9: 1000, REG10: 682, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 318, REG7: 23310, REG8: 3, REG9: 1000, REG10: 682, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 318, REG7: 23310, REG8: 3, REG9: 1000, REG10: 682, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 318, REG7: 23628, REG8: 3, REG9: 1000, REG10: 682, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 318, REG7: 23628, REG8: 3, REG9: 1000, REG10: 682, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 318, REG7: 23628, REG8: 3, REG9: 1000, REG10: 682, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 319, REG7: 23628, REG8: 3, REG9: 1000, REG10: 682, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 319, REG7: 23628, REG8: 3, REG9: 1000, REG10: 681, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 319, REG7: 23628, REG8: 3, REG9: 1000, REG10: 681, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 319, REG7: 23628, REG8: 3, REG9: 1000, REG10: 681, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 319, REG7: 23628, REG8: 3, REG9: 1000, REG10: 681, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 319, REG7: 23628, REG8: 3, REG9: 1000, REG10: 681, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 319, REG7: 23628, REG8: 3, REG9: 1000, REG10: 681, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 319, REG7: 23628, REG8: 3, REG9: 1000, REG10: 681, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 320, REG7: 23628, REG8: 3, REG9: 1000, REG10: 681, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 320, REG7: 23628, REG8: 3, REG9: 1000, REG10: 680, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 320, REG7: 23628, REG8: 3, REG9: 1000, REG10: 680, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 320, REG7: 23628, REG8: 3, REG9: 1000, REG10: 680, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 320, REG7: 23628, REG8: 3, REG9: 1000, REG10: 680, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 320, REG7: 23628, REG8: 3, REG9: 1000, REG10: 680, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 320, REG7: 23628, REG8: 3, REG9: 1000, REG10: 680, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 320, REG7: 23948, REG8: 3, REG9: 1000, REG10: 680, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 320, REG7: 23948, REG8: 3, REG9: 1000, REG10: 680, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 320, REG7: 23948, REG8: 3, REG9: 1000, REG10: 680, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 321, REG7: 23948, REG8: 3, REG9: 1000, REG10: 680, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 321, REG7: 23948, REG8: 3, REG9: 1000, REG10: 679, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 321, REG7: 23948, REG8: 3, REG9: 1000, REG10: 679, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 321, REG7: 23948, REG8: 3, REG9: 1000, REG10: 679, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 321, REG7: 23948, REG8: 3, REG9: 1000, REG10: 679, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 321, REG7: 24269, REG8: 3, REG9: 1000, REG10: 679, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 321, REG7: 24269, REG8: 3, REG9: 1000, REG10: 679, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 321, REG7: 24269, REG8: 3, REG9: 1000, REG10: 679, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 322, REG7: 24269, REG8: 3, REG9: 1000, REG10: 679, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 322, REG7: 24269, REG8: 3, REG9: 1000, REG10: 678, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 322, REG7: 24269, REG8: 3, REG9: 1000, REG10: 678, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 322, REG7: 24269, REG8: 3, REG9: 1000, REG10: 678, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 322, REG7: 24269, REG8: 3, REG9: 1000, REG10: 678, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 322, REG7: 24269, REG8: 3, REG9: 1000, REG10: 678, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 322, REG7: 24269, REG8: 3, REG9: 1000, REG10: 678, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 322, REG7: 24269, REG8: 3, REG9: 1000, REG10: 678, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 323, REG7: 24269, REG8: 3, REG9: 1000, REG10: 678, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 323, REG7: 24269, REG8: 3, REG9: 1000, REG10: 677, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 323, REG7: 24269, REG8: 3, REG9: 1000, REG10: 677, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 323, REG7: 24269, REG8: 3, REG9: 1000, REG10: 677, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 323, REG7: 24269, REG8: 3, REG9: 1000, REG10: 677, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 323, REG7: 24269, REG8: 3, REG9: 1000, REG10: 677, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 323, REG7: 24269, REG8: 3, REG9: 1000, REG10: 677, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 323, REG7: 24269, REG8: 3, REG9: 1000, REG10: 677, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 324, REG7: 24269, REG8: 3, REG9: 1000, REG10: 677, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 324, REG7: 24269, REG8: 3, REG9: 1000, REG10: 676, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 324, REG7: 24269, REG8: 3, REG9: 1000, REG10: 676, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 324, REG7: 24269, REG8: 3, REG9: 1000, REG10: 676, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 324, REG7: 24269, REG8: 3, REG9: 1000, REG10: 676, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 324, REG7: 24593, REG8: 3, REG9: 1000, REG10: 676, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 324, REG7: 24593, REG8: 3, REG9: 1000, REG10: 676, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 324, REG7: 24593, REG8: 3, REG9: 1000, REG10: 676, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 325, REG7: 24593, REG8: 3, REG9: 1000, REG10: 676, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 325, REG7: 24593, REG8: 3, REG9: 1000, REG10: 675, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 325, REG7: 24593, REG8: 3, REG9: 1000, REG10: 675, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 325, REG7: 24593, REG8: 3, REG9: 1000, REG10: 675, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 325, REG7: 24593, REG8: 3, REG9: 1000, REG10: 675, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 325, REG7: 24593, REG8: 3, REG9: 1000, REG10: 675, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 325, REG7: 24593, REG8: 3, REG9: 1000, REG10: 675, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 325, REG7: 24918, REG8: 3, REG9: 1000, REG10: 675, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 325, REG7: 24918, REG8: 3, REG9: 1000, REG10: 675, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 325, REG7: 24918, REG8: 3, REG9: 1000, REG10: 675, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 326, REG7: 24918, REG8: 3, REG9: 1000, REG10: 675, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 326, REG7: 24918, REG8: 3, REG9: 1000, REG10: 674, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 326, REG7: 24918, REG8: 3, REG9: 1000, REG10: 674, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 326, REG7: 24918, REG8: 3, REG9: 1000, REG10: 674, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 326, REG7: 24918, REG8: 3, REG9: 1000, REG10: 674, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 326, REG7: 24918, REG8: 3, REG9: 1000, REG10: 674, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 326, REG7: 24918, REG8: 3, REG9: 1000, REG10: 674, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 326, REG7: 24918, REG8: 3, REG9: 1000, REG10: 674, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 327, REG7: 24918, REG8: 3, REG9: 1000, REG10: 674, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 327, REG7: 24918, REG8: 3, REG9: 1000, REG10: 673, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 327, REG7: 24918, REG8: 3, REG9: 1000, REG10: 673, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 327, REG7: 24918, REG8: 3, REG9: 1000, REG10: 673, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 327, REG7: 24918, REG8: 3, REG9: 1000, REG10: 673, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 327, REG7: 25245, REG8: 3, REG9: 1000, REG10: 673, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 327, REG7: 25245, REG8: 3, REG9: 1000, REG10: 673, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 327, REG7: 25245, REG8: 3, REG9: 1000, REG10: 673, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 328, REG7: 25245, REG8: 3, REG9: 1000, REG10: 673, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 328, REG7: 25245, REG8: 3, REG9: 1000, REG10: 672, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 328, REG7: 25245, REG8: 3, REG9: 1000, REG10: 672, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 328, REG7: 25245, REG8: 3, REG9: 1000, REG10: 672, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 328, REG7: 25245, REG8: 3, REG9: 1000, REG10: 672, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 328, REG7: 25245, REG8: 3, REG9: 1000, REG10: 672, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 328, REG7: 25245, REG8: 3, REG9: 1000, REG10: 672, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 328, REG7: 25245, REG8: 3, REG9: 1000, REG10: 672, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 329, REG7: 25245, REG8: 3, REG9: 1000, REG10: 672, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 329, REG7: 25245, REG8: 3, REG9: 1000, REG10: 671, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 329, REG7: 25245, REG8: 3, REG9: 1000, REG10: 671, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 329, REG7: 25245, REG8: 3, REG9: 1000, REG10: 671, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 329, REG7: 25245, REG8: 3, REG9: 1000, REG10: 671, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 329, REG7: 25245, REG8: 3, REG9: 1000, REG10: 671, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 329, REG7: 25245, REG8: 3, REG9: 1000, REG10: 671, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 329, REG7: 25245, REG8: 3, REG9: 1000, REG10: 671, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 330, REG7: 25245, REG8: 3, REG9: 1000, REG10: 671, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 330, REG7: 25245, REG8: 3, REG9: 1000, REG10: 670, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 330, REG7: 25245, REG8: 3, REG9: 1000, REG10: 670, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 330, REG7: 25245, REG8: 3, REG9: 1000, REG10: 670, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 330, REG7: 25245, REG8: 3, REG9: 1000, REG10: 670, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 330, REG7: 25575, REG8: 3, REG9: 1000, REG10: 670, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 330, REG7: 25575, REG8: 3, REG9: 1000, REG10: 670, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 330, REG7: 25575, REG8: 3, REG9: 1000, REG10: 670, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 331, REG7: 25575, REG8: 3, REG9: 1000, REG10: 670, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 331, REG7: 25575, REG8: 3, REG9: 1000, REG10: 669, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 331, REG7: 25575, REG8: 3, REG9: 1000, REG10: 669, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 331, REG7: 25575, REG8: 3, REG9: 1000, REG10: 669, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 331, REG7: 25575, REG8: 3, REG9: 1000, REG10: 669, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 331, REG7: 25575, REG8: 3, REG9: 1000, REG10: 669, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 331, REG7: 25575, REG8: 3, REG9: 1000, REG10: 669, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 331, REG7: 25575, REG8: 3, REG9: 1000, REG10: 669, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 332, REG7: 25575, REG8: 3, REG9: 1000, REG10: 669, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 332, REG7: 25575, REG8: 3, REG9: 1000, REG10: 668, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 332, REG7: 25575, REG8: 3, REG9: 1000, REG10: 668, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 332, REG7: 25575, REG8: 3, REG9: 1000, REG10: 668, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 332, REG7: 25575, REG8: 3, REG9: 1000, REG10: 668, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 332, REG7: 25575, REG8: 3, REG9: 1000, REG10: 668, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 332, REG7: 25575, REG8: 3, REG9: 1000, REG10: 668, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 332, REG7: 25575, REG8: 3, REG9: 1000, REG10: 668, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 333, REG7: 25575, REG8: 3, REG9: 1000, REG10: 668, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 333, REG7: 25575, REG8: 3, REG9: 1000, REG10: 667, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 333, REG7: 25575, REG8: 3, REG9: 1000, REG10: 667, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 333, REG7: 25575, REG8: 3, REG9: 1000, REG10: 667, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 333, REG7: 25575, REG8: 3, REG9: 1000, REG10: 667, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 333, REG7: 25908, REG8: 3, REG9: 1000, REG10: 667, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 333, REG7: 25908, REG8: 3, REG9: 1000, REG10: 667, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 333, REG7: 25908, REG8: 3, REG9: 1000, REG10: 667, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 334, REG7: 25908, REG8: 3, REG9: 1000, REG10: 667, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 334, REG7: 25908, REG8: 3, REG9: 1000, REG10: 666, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 334, REG7: 25908, REG8: 3, REG9: 1000, REG10: 666, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 334, REG7: 25908, REG8: 3, REG9: 1000, REG10: 666, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 334, REG7: 25908, REG8: 3, REG9: 1000, REG10: 666, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 334, REG7: 25908, REG8: 3, REG9: 1000, REG10: 666, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 334, REG7: 25908, REG8: 3, REG9: 1000, REG10: 666, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 334, REG7: 25908, REG8: 3, REG9: 1000, REG10: 666, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 335, REG7: 25908, REG8: 3, REG9: 1000, REG10: 666, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 335, REG7: 25908, REG8: 3, REG9: 1000, REG10: 665, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 335, REG7: 25908, REG8: 3, REG9: 1000, REG10: 665, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 335, REG7: 25908, REG8: 3, REG9: 1000, REG10: 665, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 335, REG7: 25908, REG8: 3, REG9: 1000, REG10: 665, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 335, REG7: 25908, REG8: 3, REG9: 1000, REG10: 665, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 335, REG7: 25908, REG8: 3, REG9: 1000, REG10: 665, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 335, REG7: 26243, REG8: 3, REG9: 1000, REG10: 665, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 335, REG7: 26243, REG8: 3, REG9: 1000, REG10: 665, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 335, REG7: 26243, REG8: 3, REG9: 1000, REG10: 665, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 336, REG7: 26243, REG8: 3, REG9: 1000, REG10: 665, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 336, REG7: 26243, REG8: 3, REG9: 1000, REG10: 664, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 336, REG7: 26243, REG8: 3, REG9: 1000, REG10: 664, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 336, REG7: 26243, REG8: 3, REG9: 1000, REG10: 664, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 336, REG7: 26243, REG8: 3, REG9: 1000, REG10: 664, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 336, REG7: 26579, REG8: 3, REG9: 1000, REG10: 664, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 336, REG7: 26579, REG8: 3, REG9: 1000, REG10: 664, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 336, REG7: 26579, REG8: 3, REG9: 1000, REG10: 664, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 337, REG7: 26579, REG8: 3, REG9: 1000, REG10: 664, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 337, REG7: 26579, REG8: 3, REG9: 1000, REG10: 663, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 337, REG7: 26579, REG8: 3, REG9: 1000, REG10: 663, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 337, REG7: 26579, REG8: 3, REG9: 1000, REG10: 663, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 337, REG7: 26579, REG8: 3, REG9: 1000, REG10: 663, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 337, REG7: 26579, REG8: 3, REG9: 1000, REG10: 663, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 337, REG7: 26579, REG8: 3, REG9: 1000, REG10: 663, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 337, REG7: 26579, REG8: 3, REG9: 1000, REG10: 663, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 338, REG7: 26579, REG8: 3, REG9: 1000, REG10: 663, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 338, REG7: 26579, REG8: 3, REG9: 1000, REG10: 662, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 338, REG7: 26579, REG8: 3, REG9: 1000, REG10: 662, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 338, REG7: 26579, REG8: 3, REG9: 1000, REG10: 662, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 338, REG7: 26579, REG8: 3, REG9: 1000, REG10: 662, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 338, REG7: 26579, REG8: 3, REG9: 1000, REG10: 662, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 338, REG7: 26579, REG8: 3, REG9: 1000, REG10: 662, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 338, REG7: 26579, REG8: 3, REG9: 1000, REG10: 662, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 339, REG7: 26579, REG8: 3, REG9: 1000, REG10: 662, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 339, REG7: 26579, REG8: 3, REG9: 1000, REG10: 661, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 339, REG7: 26579, REG8: 3, REG9: 1000, REG10: 661, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 339, REG7: 26579, REG8: 3, REG9: 1000, REG10: 661, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 339, REG7: 26579, REG8: 3, REG9: 1000, REG10: 661, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 339, REG7: 26918, REG8: 3, REG9: 1000, REG10: 661, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 339, REG7: 26918, REG8: 3, REG9: 1000, REG10: 661, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 339, REG7: 26918, REG8: 3, REG9: 1000, REG10: 661, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 340, REG7: 26918, REG8: 3, REG9: 1000, REG10: 661, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 340, REG7: 26918, REG8: 3, REG9: 1000, REG10: 660, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 340, REG7: 26918, REG8: 3, REG9: 1000, REG10: 660, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 340, REG7: 26918, REG8: 3, REG9: 1000, REG10: 660, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 340, REG7: 26918, REG8: 3, REG9: 1000, REG10: 660, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 340, REG7: 26918, REG8: 3, REG9: 1000, REG10: 660, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 340, REG7: 26918, REG8: 3, REG9: 1000, REG10: 660, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 340, REG7: 27258, REG8: 3, REG9: 1000, REG10: 660, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 340, REG7: 27258, REG8: 3, REG9: 1000, REG10: 660, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 340, REG7: 27258, REG8: 3, REG9: 1000, REG10: 660, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 341, REG7: 27258, REG8: 3, REG9: 1000, REG10: 660, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 341, REG7: 27258, REG8: 3, REG9: 1000, REG10: 659, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 341, REG7: 27258, REG8: 3, REG9: 1000, REG10: 659, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 341, REG7: 27258, REG8: 3, REG9: 1000, REG10: 659, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 341, REG7: 27258, REG8: 3, REG9: 1000, REG10: 659, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 341, REG7: 27258, REG8: 3, REG9: 1000, REG10: 659, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 341, REG7: 27258, REG8: 3, REG9: 1000, REG10: 659, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 341, REG7: 27258, REG8: 3, REG9: 1000, REG10: 659, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 342, REG7: 27258, REG8: 3, REG9: 1000, REG10: 659, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 342, REG7: 27258, REG8: 3, REG9: 1000, REG10: 658, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 342, REG7: 27258, REG8: 3, REG9: 1000, REG10: 658, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 342, REG7: 27258, REG8: 3, REG9: 1000, REG10: 658, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 342, REG7: 27258, REG8: 3, REG9: 1000, REG10: 658, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 342, REG7: 27600, REG8: 3, REG9: 1000, REG10: 658, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 342, REG7: 27600, REG8: 3, REG9: 1000, REG10: 658, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 342, REG7: 27600, REG8: 3, REG9: 1000, REG10: 658, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 343, REG7: 27600, REG8: 3, REG9: 1000, REG10: 658, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 343, REG7: 27600, REG8: 3, REG9: 1000, REG10: 657, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 343, REG7: 27600, REG8: 3, REG9: 1000, REG10: 657, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 343, REG7: 27600, REG8: 3, REG9: 1000, REG10: 657, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 343, REG7: 27600, REG8: 3, REG9: 1000, REG10: 657, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 343, REG7: 27600, REG8: 3, REG9: 1000, REG10: 657, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 343, REG7: 27600, REG8: 3, REG9: 1000, REG10: 657, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 343, REG7: 27600, REG8: 3, REG9: 1000, REG10: 657, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 344, REG7: 27600, REG8: 3, REG9: 1000, REG10: 657, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 344, REG7: 27600, REG8: 3, REG9: 1000, REG10: 656, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 344, REG7: 27600, REG8: 3, REG9: 1000, REG10: 656, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 344, REG7: 27600, REG8: 3, REG9: 1000, REG10: 656, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 344, REG7: 27600, REG8: 3, REG9: 1000, REG10: 656, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 344, REG7: 27600, REG8: 3, REG9: 1000, REG10: 656, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 344, REG7: 27600, REG8: 3, REG9: 1000, REG10: 656, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 344, REG7: 27600, REG8: 3, REG9: 1000, REG10: 656, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 345, REG7: 27600, REG8: 3, REG9: 1000, REG10: 656, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 345, REG7: 27600, REG8: 3, REG9: 1000, REG10: 655, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 345, REG7: 27600, REG8: 3, REG9: 1000, REG10: 655, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 345, REG7: 27600, REG8: 3, REG9: 1000, REG10: 655, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 345, REG7: 27600, REG8: 3, REG9: 1000, REG10: 655, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 345, REG7: 27945, REG8: 3, REG9: 1000, REG10: 655, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 345, REG7: 27945, REG8: 3, REG9: 1000, REG10: 655, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 345, REG7: 27945, REG8: 3, REG9: 1000, REG10: 655, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 346, REG7: 27945, REG8: 3, REG9: 1000, REG10: 655, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 346, REG7: 27945, REG8: 3, REG9: 1000, REG10: 654, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 346, REG7: 27945, REG8: 3, REG9: 1000, REG10: 654, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 346, REG7: 27945, REG8: 3, REG9: 1000, REG10: 654, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 346, REG7: 27945, REG8: 3, REG9: 1000, REG10: 654, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 346, REG7: 27945, REG8: 3, REG9: 1000, REG10: 654, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 346, REG7: 27945, REG8: 3, REG9: 1000, REG10: 654, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 346, REG7: 27945, REG8: 3, REG9: 1000, REG10: 654, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 347, REG7: 27945, REG8: 3, REG9: 1000, REG10: 654, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 347, REG7: 27945, REG8: 3, REG9: 1000, REG10: 653, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 347, REG7: 27945, REG8: 3, REG9: 1000, REG10: 653, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 347, REG7: 27945, REG8: 3, REG9: 1000, REG10: 653, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 347, REG7: 27945, REG8: 3, REG9: 1000, REG10: 653, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 347, REG7: 27945, REG8: 3, REG9: 1000, REG10: 653, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 347, REG7: 27945, REG8: 3, REG9: 1000, REG10: 653, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 347, REG7: 27945, REG8: 3, REG9: 1000, REG10: 653, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 348, REG7: 27945, REG8: 3, REG9: 1000, REG10: 653, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 348, REG7: 27945, REG8: 3, REG9: 1000, REG10: 652, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 348, REG7: 27945, REG8: 3, REG9: 1000, REG10: 652, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 348, REG7: 27945, REG8: 3, REG9: 1000, REG10: 652, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 348, REG7: 27945, REG8: 3, REG9: 1000, REG10: 652, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 348, REG7: 28293, REG8: 3, REG9: 1000, REG10: 652, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 348, REG7: 28293, REG8: 3, REG9: 1000, REG10: 652, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 348, REG7: 28293, REG8: 3, REG9: 1000, REG10: 652, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 349, REG7: 28293, REG8: 3, REG9: 1000, REG10: 652, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 349, REG7: 28293, REG8: 3, REG9: 1000, REG10: 651, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 349, REG7: 28293, REG8: 3, REG9: 1000, REG10: 651, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 349, REG7: 28293, REG8: 3, REG9: 1000, REG10: 651, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 349, REG7: 28293, REG8: 3, REG9: 1000, REG10: 651, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 349, REG7: 28293, REG8: 3, REG9: 1000, REG10: 651, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 349, REG7: 28293, REG8: 3, REG9: 1000, REG10: 651, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 349, REG7: 28293, REG8: 3, REG9: 1000, REG10: 651, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 350, REG7: 28293, REG8: 3, REG9: 1000, REG10: 651, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 350, REG7: 28293, REG8: 3, REG9: 1000, REG10: 650, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 350, REG7: 28293, REG8: 3, REG9: 1000, REG10: 650, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 350, REG7: 28293, REG8: 3, REG9: 1000, REG10: 650, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 350, REG7: 28293, REG8: 3, REG9: 1000, REG10: 650, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 350, REG7: 28293, REG8: 3, REG9: 1000, REG10: 650, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 350, REG7: 28293, REG8: 3, REG9: 1000, REG10: 650, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 350, REG7: 28643, REG8: 3, REG9: 1000, REG10: 650, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 350, REG7: 28643, REG8: 3, REG9: 1000, REG10: 650, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 350, REG7: 28643, REG8: 3, REG9: 1000, REG10: 650, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 351, REG7: 28643, REG8: 3, REG9: 1000, REG10: 650, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 351, REG7: 28643, REG8: 3, REG9: 1000, REG10: 649, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 351, REG7: 28643, REG8: 3, REG9: 1000, REG10: 649, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 351, REG7: 28643, REG8: 3, REG9: 1000, REG10: 649, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 351, REG7: 28643, REG8: 3, REG9: 1000, REG10: 649, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 351, REG7: 28994, REG8: 3, REG9: 1000, REG10: 649, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 351, REG7: 28994, REG8: 3, REG9: 1000, REG10: 649, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 351, REG7: 28994, REG8: 3, REG9: 1000, REG10: 649, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 352, REG7: 28994, REG8: 3, REG9: 1000, REG10: 649, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 352, REG7: 28994, REG8: 3, REG9: 1000, REG10: 648, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 352, REG7: 28994, REG8: 3, REG9: 1000, REG10: 648, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 352, REG7: 28994, REG8: 3, REG9: 1000, REG10: 648, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 352, REG7: 28994, REG8: 3, REG9: 1000, REG10: 648, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 352, REG7: 28994, REG8: 3, REG9: 1000, REG10: 648, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 352, REG7: 28994, REG8: 3, REG9: 1000, REG10: 648, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 352, REG7: 28994, REG8: 3, REG9: 1000, REG10: 648, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 353, REG7: 28994, REG8: 3, REG9: 1000, REG10: 648, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 353, REG7: 28994, REG8: 3, REG9: 1000, REG10: 647, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 353, REG7: 28994, REG8: 3, REG9: 1000, REG10: 647, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 353, REG7: 28994, REG8: 3, REG9: 1000, REG10: 647, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 353, REG7: 28994, REG8: 3, REG9: 1000, REG10: 647, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 353, REG7: 28994, REG8: 3, REG9: 1000, REG10: 647, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 353, REG7: 28994, REG8: 3, REG9: 1000, REG10: 647, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 353, REG7: 28994, REG8: 3, REG9: 1000, REG10: 647, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 354, REG7: 28994, REG8: 3, REG9: 1000, REG10: 647, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 354, REG7: 28994, REG8: 3, REG9: 1000, REG10: 646, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 354, REG7: 28994, REG8: 3, REG9: 1000, REG10: 646, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 354, REG7: 28994, REG8: 3, REG9: 1000, REG10: 646, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 354, REG7: 28994, REG8: 3, REG9: 1000, REG10: 646, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 354, REG7: 29348, REG8: 3, REG9: 1000, REG10: 646, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 354, REG7: 29348, REG8: 3, REG9: 1000, REG10: 646, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 354, REG7: 29348, REG8: 3, REG9: 1000, REG10: 646, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 355, REG7: 29348, REG8: 3, REG9: 1000, REG10: 646, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 355, REG7: 29348, REG8: 3, REG9: 1000, REG10: 645, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 355, REG7: 29348, REG8: 3, REG9: 1000, REG10: 645, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 355, REG7: 29348, REG8: 3, REG9: 1000, REG10: 645, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 355, REG7: 29348, REG8: 3, REG9: 1000, REG10: 645, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 355, REG7: 29348, REG8: 3, REG9: 1000, REG10: 645, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 355, REG7: 29348, REG8: 3, REG9: 1000, REG10: 645, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 355, REG7: 29703, REG8: 3, REG9: 1000, REG10: 645, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 355, REG7: 29703, REG8: 3, REG9: 1000, REG10: 645, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 355, REG7: 29703, REG8: 3, REG9: 1000, REG10: 645, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 356, REG7: 29703, REG8: 3, REG9: 1000, REG10: 645, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 356, REG7: 29703, REG8: 3, REG9: 1000, REG10: 644, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 356, REG7: 29703, REG8: 3, REG9: 1000, REG10: 644, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 356, REG7: 29703, REG8: 3, REG9: 1000, REG10: 644, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 356, REG7: 29703, REG8: 3, REG9: 1000, REG10: 644, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 356, REG7: 29703, REG8: 3, REG9: 1000, REG10: 644, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 356, REG7: 29703, REG8: 3, REG9: 1000, REG10: 644, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 356, REG7: 29703, REG8: 3, REG9: 1000, REG10: 644, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 357, REG7: 29703, REG8: 3, REG9: 1000, REG10: 644, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 357, REG7: 29703, REG8: 3, REG9: 1000, REG10: 643, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 357, REG7: 29703, REG8: 3, REG9: 1000, REG10: 643, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 357, REG7: 29703, REG8: 3, REG9: 1000, REG10: 643, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 357, REG7: 29703, REG8: 3, REG9: 1000, REG10: 643, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 357, REG7: 30060, REG8: 3, REG9: 1000, REG10: 643, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 357, REG7: 30060, REG8: 3, REG9: 1000, REG10: 643, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 357, REG7: 30060, REG8: 3, REG9: 1000, REG10: 643, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 358, REG7: 30060, REG8: 3, REG9: 1000, REG10: 643, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 358, REG7: 30060, REG8: 3, REG9: 1000, REG10: 642, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 358, REG7: 30060, REG8: 3, REG9: 1000, REG10: 642, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 358, REG7: 30060, REG8: 3, REG9: 1000, REG10: 642, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 358, REG7: 30060, REG8: 3, REG9: 1000, REG10: 642, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 358, REG7: 30060, REG8: 3, REG9: 1000, REG10: 642, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 358, REG7: 30060, REG8: 3, REG9: 1000, REG10: 642, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 358, REG7: 30060, REG8: 3, REG9: 1000, REG10: 642, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 359, REG7: 30060, REG8: 3, REG9: 1000, REG10: 642, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 359, REG7: 30060, REG8: 3, REG9: 1000, REG10: 641, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 359, REG7: 30060, REG8: 3, REG9: 1000, REG10: 641, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 359, REG7: 30060, REG8: 3, REG9: 1000, REG10: 641, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 359, REG7: 30060, REG8: 3, REG9: 1000, REG10: 641, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 359, REG7: 30060, REG8: 3, REG9: 1000, REG10: 641, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 359, REG7: 30060, REG8: 3, REG9: 1000, REG10: 641, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 359, REG7: 30060, REG8: 3, REG9: 1000, REG10: 641, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 360, REG7: 30060, REG8: 3, REG9: 1000, REG10: 641, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 360, REG7: 30060, REG8: 3, REG9: 1000, REG10: 640, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 360, REG7: 30060, REG8: 3, REG9: 1000, REG10: 640, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 360, REG7: 30060, REG8: 3, REG9: 1000, REG10: 640, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 360, REG7: 30060, REG8: 3, REG9: 1000, REG10: 640, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 360, REG7: 30420, REG8: 3, REG9: 1000, REG10: 640, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 360, REG7: 30420, REG8: 3, REG9: 1000, REG10: 640, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 360, REG7: 30420, REG8: 3, REG9: 1000, REG10: 640, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 361, REG7: 30420, REG8: 3, REG9: 1000, REG10: 640, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 361, REG7: 30420, REG8: 3, REG9: 1000, REG10: 639, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 361, REG7: 30420, REG8: 3, REG9: 1000, REG10: 639, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 361, REG7: 30420, REG8: 3, REG9: 1000, REG10: 639, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 361, REG7: 30420, REG8: 3, REG9: 1000, REG10: 639, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 361, REG7: 30420, REG8: 3, REG9: 1000, REG10: 639, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 361, REG7: 30420, REG8: 3, REG9: 1000, REG10: 639, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 361, REG7: 30420, REG8: 3, REG9: 1000, REG10: 639, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 362, REG7: 30420, REG8: 3, REG9: 1000, REG10: 639, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 362, REG7: 30420, REG8: 3, REG9: 1000, REG10: 638, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 362, REG7: 30420, REG8: 3, REG9: 1000, REG10: 638, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 362, REG7: 30420, REG8: 3, REG9: 1000, REG10: 638, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 362, REG7: 30420, REG8: 3, REG9: 1000, REG10: 638, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 362, REG7: 30420, REG8: 3, REG9: 1000, REG10: 638, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 362, REG7: 30420, REG8: 3, REG9: 1000, REG10: 638, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 362, REG7: 30420, REG8: 3, REG9: 1000, REG10: 638, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 363, REG7: 30420, REG8: 3, REG9: 1000, REG10: 638, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 363, REG7: 30420, REG8: 3, REG9: 1000, REG10: 637, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 363, REG7: 30420, REG8: 3, REG9: 1000, REG10: 637, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 363, REG7: 30420, REG8: 3, REG9: 1000, REG10: 637, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 363, REG7: 30420, REG8: 3, REG9: 1000, REG10: 637, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 363, REG7: 30783, REG8: 3, REG9: 1000, REG10: 637, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 363, REG7: 30783, REG8: 3, REG9: 1000, REG10: 637, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 363, REG7: 30783, REG8: 3, REG9: 1000, REG10: 637, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 364, REG7: 30783, REG8: 3, REG9: 1000, REG10: 637, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 364, REG7: 30783, REG8: 3, REG9: 1000, REG10: 636, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 364, REG7: 30783, REG8: 3, REG9: 1000, REG10: 636, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 364, REG7: 30783, REG8: 3, REG9: 1000, REG10: 636, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 364, REG7: 30783, REG8: 3, REG9: 1000, REG10: 636, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 364, REG7: 30783, REG8: 3, REG9: 1000, REG10: 636, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 364, REG7: 30783, REG8: 3, REG9: 1000, REG10: 636, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 364, REG7: 30783, REG8: 3, REG9: 1000, REG10: 636, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 365, REG7: 30783, REG8: 3, REG9: 1000, REG10: 636, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 365, REG7: 30783, REG8: 3, REG9: 1000, REG10: 635, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 365, REG7: 30783, REG8: 3, REG9: 1000, REG10: 635, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 365, REG7: 30783, REG8: 3, REG9: 1000, REG10: 635, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 365, REG7: 30783, REG8: 3, REG9: 1000, REG10: 635, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 365, REG7: 30783, REG8: 3, REG9: 1000, REG10: 635, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 365, REG7: 30783, REG8: 3, REG9: 1000, REG10: 635, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 365, REG7: 31148, REG8: 3, REG9: 1000, REG10: 635, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 365, REG7: 31148, REG8: 3, REG9: 1000, REG10: 635, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 365, REG7: 31148, REG8: 3, REG9: 1000, REG10: 635, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 366, REG7: 31148, REG8: 3, REG9: 1000, REG10: 635, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 366, REG7: 31148, REG8: 3, REG9: 1000, REG10: 634, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 366, REG7: 31148, REG8: 3, REG9: 1000, REG10: 634, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 366, REG7: 31148, REG8: 3, REG9: 1000, REG10: 634, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 366, REG7: 31148, REG8: 3, REG9: 1000, REG10: 634, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 366, REG7: 31514, REG8: 3, REG9: 1000, REG10: 634, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 366, REG7: 31514, REG8: 3, REG9: 1000, REG10: 634, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 366, REG7: 31514, REG8: 3, REG9: 1000, REG10: 634, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 367, REG7: 31514, REG8: 3, REG9: 1000, REG10: 634, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 367, REG7: 31514, REG8: 3, REG9: 1000, REG10: 633, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 367, REG7: 31514, REG8: 3, REG9: 1000, REG10: 633, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 367, REG7: 31514, REG8: 3, REG9: 1000, REG10: 633, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 367, REG7: 31514, REG8: 3, REG9: 1000, REG10: 633, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 367, REG7: 31514, REG8: 3, REG9: 1000, REG10: 633, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 367, REG7: 31514, REG8: 3, REG9: 1000, REG10: 633, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 367, REG7: 31514, REG8: 3, REG9: 1000, REG10: 633, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 368, REG7: 31514, REG8: 3, REG9: 1000, REG10: 633, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 368, REG7: 31514, REG8: 3, REG9: 1000, REG10: 632, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 368, REG7: 31514, REG8: 3, REG9: 1000, REG10: 632, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 368, REG7: 31514, REG8: 3, REG9: 1000, REG10: 632, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 368, REG7: 31514, REG8: 3, REG9: 1000, REG10: 632, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 368, REG7: 31514, REG8: 3, REG9: 1000, REG10: 632, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 368, REG7: 31514, REG8: 3, REG9: 1000, REG10: 632, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 368, REG7: 31514, REG8: 3, REG9: 1000, REG10: 632, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 369, REG7: 31514, REG8: 3, REG9: 1000, REG10: 632, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 369, REG7: 31514, REG8: 3, REG9: 1000, REG10: 631, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 369, REG7: 31514, REG8: 3, REG9: 1000, REG10: 631, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 369, REG7: 31514, REG8: 3, REG9: 1000, REG10: 631, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 369, REG7: 31514, REG8: 3, REG9: 1000, REG10: 631, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 369, REG7: 31883, REG8: 3, REG9: 1000, REG10: 631, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 369, REG7: 31883, REG8: 3, REG9: 1000, REG10: 631, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 369, REG7: 31883, REG8: 3, REG9: 1000, REG10: 631, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 370, REG7: 31883, REG8: 3, REG9: 1000, REG10: 631, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 370, REG7: 31883, REG8: 3, REG9: 1000, REG10: 630, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 370, REG7: 31883, REG8: 3, REG9: 1000, REG10: 630, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 370, REG7: 31883, REG8: 3, REG9: 1000, REG10: 630, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 370, REG7: 31883, REG8: 3, REG9: 1000, REG10: 630, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 370, REG7: 31883, REG8: 3, REG9: 1000, REG10: 630, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 370, REG7: 31883, REG8: 3, REG9: 1000, REG10: 630, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 370, REG7: 32253, REG8: 3, REG9: 1000, REG10: 630, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 370, REG7: 32253, REG8: 3, REG9: 1000, REG10: 630, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 370, REG7: 32253, REG8: 3, REG9: 1000, REG10: 630, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 371, REG7: 32253, REG8: 3, REG9: 1000, REG10: 630, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 371, REG7: 32253, REG8: 3, REG9: 1000, REG10: 629, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 371, REG7: 32253, REG8: 3, REG9: 1000, REG10: 629, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 371, REG7: 32253, REG8: 3, REG9: 1000, REG10: 629, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 371, REG7: 32253, REG8: 3, REG9: 1000, REG10: 629, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 371, REG7: 32253, REG8: 3, REG9: 1000, REG10: 629, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 371, REG7: 32253, REG8: 3, REG9: 1000, REG10: 629, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 371, REG7: 32253, REG8: 3, REG9: 1000, REG10: 629, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 372, REG7: 32253, REG8: 3, REG9: 1000, REG10: 629, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 372, REG7: 32253, REG8: 3, REG9: 1000, REG10: 628, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 372, REG7: 32253, REG8: 3, REG9: 1000, REG10: 628, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 372, REG7: 32253, REG8: 3, REG9: 1000, REG10: 628, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 372, REG7: 32253, REG8: 3, REG9: 1000, REG10: 628, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 372, REG7: 32625, REG8: 3, REG9: 1000, REG10: 628, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 372, REG7: 32625, REG8: 3, REG9: 1000, REG10: 628, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 372, REG7: 32625, REG8: 3, REG9: 1000, REG10: 628, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 373, REG7: 32625, REG8: 3, REG9: 1000, REG10: 628, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 373, REG7: 32625, REG8: 3, REG9: 1000, REG10: 627, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 373, REG7: 32625, REG8: 3, REG9: 1000, REG10: 627, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 373, REG7: 32625, REG8: 3, REG9: 1000, REG10: 627, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 373, REG7: 32625, REG8: 3, REG9: 1000, REG10: 627, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 373, REG7: 32625, REG8: 3, REG9: 1000, REG10: 627, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 373, REG7: 32625, REG8: 3, REG9: 1000, REG10: 627, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 373, REG7: 32625, REG8: 3, REG9: 1000, REG10: 627, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 374, REG7: 32625, REG8: 3, REG9: 1000, REG10: 627, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 374, REG7: 32625, REG8: 3, REG9: 1000, REG10: 626, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 374, REG7: 32625, REG8: 3, REG9: 1000, REG10: 626, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 374, REG7: 32625, REG8: 3, REG9: 1000, REG10: 626, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 374, REG7: 32625, REG8: 3, REG9: 1000, REG10: 626, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 374, REG7: 32625, REG8: 3, REG9: 1000, REG10: 626, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 374, REG7: 32625, REG8: 3, REG9: 1000, REG10: 626, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 374, REG7: 32625, REG8: 3, REG9: 1000, REG10: 626, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 375, REG7: 32625, REG8: 3, REG9: 1000, REG10: 626, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 375, REG7: 32625, REG8: 3, REG9: 1000, REG10: 625, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 375, REG7: 32625, REG8: 3, REG9: 1000, REG10: 625, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 375, REG7: 32625, REG8: 3, REG9: 1000, REG10: 625, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 375, REG7: 32625, REG8: 3, REG9: 1000, REG10: 625, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 375, REG7: 33000, REG8: 3, REG9: 1000, REG10: 625, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 375, REG7: 33000, REG8: 3, REG9: 1000, REG10: 625, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 375, REG7: 33000, REG8: 3, REG9: 1000, REG10: 625, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 376, REG7: 33000, REG8: 3, REG9: 1000, REG10: 625, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 376, REG7: 33000, REG8: 3, REG9: 1000, REG10: 624, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 376, REG7: 33000, REG8: 3, REG9: 1000, REG10: 624, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 376, REG7: 33000, REG8: 3, REG9: 1000, REG10: 624, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 376, REG7: 33000, REG8: 3, REG9: 1000, REG10: 624, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 376, REG7: 33000, REG8: 3, REG9: 1000, REG10: 624, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 376, REG7: 33000, REG8: 3, REG9: 1000, REG10: 624, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 376, REG7: 33000, REG8: 3, REG9: 1000, REG10: 624, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 377, REG7: 33000, REG8: 3, REG9: 1000, REG10: 624, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 377, REG7: 33000, REG8: 3, REG9: 1000, REG10: 623, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 377, REG7: 33000, REG8: 3, REG9: 1000, REG10: 623, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 377, REG7: 33000, REG8: 3, REG9: 1000, REG10: 623, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 377, REG7: 33000, REG8: 3, REG9: 1000, REG10: 623, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 377, REG7: 33000, REG8: 3, REG9: 1000, REG10: 623, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 377, REG7: 33000, REG8: 3, REG9: 1000, REG10: 623, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 377, REG7: 33000, REG8: 3, REG9: 1000, REG10: 623, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 378, REG7: 33000, REG8: 3, REG9: 1000, REG10: 623, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 378, REG7: 33000, REG8: 3, REG9: 1000, REG10: 622, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 378, REG7: 33000, REG8: 3, REG9: 1000, REG10: 622, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 378, REG7: 33000, REG8: 3, REG9: 1000, REG10: 622, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 378, REG7: 33000, REG8: 3, REG9: 1000, REG10: 622, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 378, REG7: 33378, REG8: 3, REG9: 1000, REG10: 622, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 378, REG7: 33378, REG8: 3, REG9: 1000, REG10: 622, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 378, REG7: 33378, REG8: 3, REG9: 1000, REG10: 622, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 379, REG7: 33378, REG8: 3, REG9: 1000, REG10: 622, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 379, REG7: 33378, REG8: 3, REG9: 1000, REG10: 621, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 379, REG7: 33378, REG8: 3, REG9: 1000, REG10: 621, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 379, REG7: 33378, REG8: 3, REG9: 1000, REG10: 621, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 379, REG7: 33378, REG8: 3, REG9: 1000, REG10: 621, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 379, REG7: 33378, REG8: 3, REG9: 1000, REG10: 621, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 379, REG7: 33378, REG8: 3, REG9: 1000, REG10: 621, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 379, REG7: 33378, REG8: 3, REG9: 1000, REG10: 621, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 380, REG7: 33378, REG8: 3, REG9: 1000, REG10: 621, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 380, REG7: 33378, REG8: 3, REG9: 1000, REG10: 620, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 380, REG7: 33378, REG8: 3, REG9: 1000, REG10: 620, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 380, REG7: 33378, REG8: 3, REG9: 1000, REG10: 620, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 380, REG7: 33378, REG8: 3, REG9: 1000, REG10: 620, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 380, REG7: 33378, REG8: 3, REG9: 1000, REG10: 620, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 380, REG7: 33378, REG8: 3, REG9: 1000, REG10: 620, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 380, REG7: 33758, REG8: 3, REG9: 1000, REG10: 620, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 380, REG7: 33758, REG8: 3, REG9: 1000, REG10: 620, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 380, REG7: 33758, REG8: 3, REG9: 1000, REG10: 620, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 381, REG7: 33758, REG8: 3, REG9: 1000, REG10: 620, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 381, REG7: 33758, REG8: 3, REG9: 1000, REG10: 619, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 381, REG7: 33758, REG8: 3, REG9: 1000, REG10: 619, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 381, REG7: 33758, REG8: 3, REG9: 1000, REG10: 619, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 381, REG7: 33758, REG8: 3, REG9: 1000, REG10: 619, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 381, REG7: 34139, REG8: 3, REG9: 1000, REG10: 619, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 381, REG7: 34139, REG8: 3, REG9: 1000, REG10: 619, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 381, REG7: 34139, REG8: 3, REG9: 1000, REG10: 619, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 382, REG7: 34139, REG8: 3, REG9: 1000, REG10: 619, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 382, REG7: 34139, REG8: 3, REG9: 1000, REG10: 618, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 382, REG7: 34139, REG8: 3, REG9: 1000, REG10: 618, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 382, REG7: 34139, REG8: 3, REG9: 1000, REG10: 618, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 382, REG7: 34139, REG8: 3, REG9: 1000, REG10: 618, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 382, REG7: 34139, REG8: 3, REG9: 1000, REG10: 618, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 382, REG7: 34139, REG8: 3, REG9: 1000, REG10: 618, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 382, REG7: 34139, REG8: 3, REG9: 1000, REG10: 618, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 383, REG7: 34139, REG8: 3, REG9: 1000, REG10: 618, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 383, REG7: 34139, REG8: 3, REG9: 1000, REG10: 617, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 383, REG7: 34139, REG8: 3, REG9: 1000, REG10: 617, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 383, REG7: 34139, REG8: 3, REG9: 1000, REG10: 617, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 383, REG7: 34139, REG8: 3, REG9: 1000, REG10: 617, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 383, REG7: 34139, REG8: 3, REG9: 1000, REG10: 617, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 383, REG7: 34139, REG8: 3, REG9: 1000, REG10: 617, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 383, REG7: 34139, REG8: 3, REG9: 1000, REG10: 617, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 384, REG7: 34139, REG8: 3, REG9: 1000, REG10: 617, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 384, REG7: 34139, REG8: 3, REG9: 1000, REG10: 616, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 384, REG7: 34139, REG8: 3, REG9: 1000, REG10: 616, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 384, REG7: 34139, REG8: 3, REG9: 1000, REG10: 616, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 384, REG7: 34139, REG8: 3, REG9: 1000, REG10: 616, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 384, REG7: 34523, REG8: 3, REG9: 1000, REG10: 616, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 384, REG7: 34523, REG8: 3, REG9: 1000, REG10: 616, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 384, REG7: 34523, REG8: 3, REG9: 1000, REG10: 616, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 385, REG7: 34523, REG8: 3, REG9: 1000, REG10: 616, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 385, REG7: 34523, REG8: 3, REG9: 1000, REG10: 615, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 385, REG7: 34523, REG8: 3, REG9: 1000, REG10: 615, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 385, REG7: 34523, REG8: 3, REG9: 1000, REG10: 615, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 385, REG7: 34523, REG8: 3, REG9: 1000, REG10: 615, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 385, REG7: 34523, REG8: 3, REG9: 1000, REG10: 615, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 385, REG7: 34523, REG8: 3, REG9: 1000, REG10: 615, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 385, REG7: 34908, REG8: 3, REG9: 1000, REG10: 615, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 385, REG7: 34908, REG8: 3, REG9: 1000, REG10: 615, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 385, REG7: 34908, REG8: 3, REG9: 1000, REG10: 615, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 386, REG7: 34908, REG8: 3, REG9: 1000, REG10: 615, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 386, REG7: 34908, REG8: 3, REG9: 1000, REG10: 614, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 386, REG7: 34908, REG8: 3, REG9: 1000, REG10: 614, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 386, REG7: 34908, REG8: 3, REG9: 1000, REG10: 614, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 386, REG7: 34908, REG8: 3, REG9: 1000, REG10: 614, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 386, REG7: 34908, REG8: 3, REG9: 1000, REG10: 614, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 386, REG7: 34908, REG8: 3, REG9: 1000, REG10: 614, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 386, REG7: 34908, REG8: 3, REG9: 1000, REG10: 614, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 387, REG7: 34908, REG8: 3, REG9: 1000, REG10: 614, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 387, REG7: 34908, REG8: 3, REG9: 1000, REG10: 613, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 387, REG7: 34908, REG8: 3, REG9: 1000, REG10: 613, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 387, REG7: 34908, REG8: 3, REG9: 1000, REG10: 613, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 387, REG7: 34908, REG8: 3, REG9: 1000, REG10: 613, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 387, REG7: 35295, REG8: 3, REG9: 1000, REG10: 613, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 387, REG7: 35295, REG8: 3, REG9: 1000, REG10: 613, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 387, REG7: 35295, REG8: 3, REG9: 1000, REG10: 613, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 388, REG7: 35295, REG8: 3, REG9: 1000, REG10: 613, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 388, REG7: 35295, REG8: 3, REG9: 1000, REG10: 612, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 388, REG7: 35295, REG8: 3, REG9: 1000, REG10: 612, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 388, REG7: 35295, REG8: 3, REG9: 1000, REG10: 612, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 388, REG7: 35295, REG8: 3, REG9: 1000, REG10: 612, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 388, REG7: 35295, REG8: 3, REG9: 1000, REG10: 612, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 388, REG7: 35295, REG8: 3, REG9: 1000, REG10: 612, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 388, REG7: 35295, REG8: 3, REG9: 1000, REG10: 612, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 389, REG7: 35295, REG8: 3, REG9: 1000, REG10: 612, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 389, REG7: 35295, REG8: 3, REG9: 1000, REG10: 611, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 389, REG7: 35295, REG8: 3, REG9: 1000, REG10: 611, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 389, REG7: 35295, REG8: 3, REG9: 1000, REG10: 611, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 389, REG7: 35295, REG8: 3, REG9: 1000, REG10: 611, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 389, REG7: 35295, REG8: 3, REG9: 1000, REG10: 611, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 389, REG7: 35295, REG8: 3, REG9: 1000, REG10: 611, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 389, REG7: 35295, REG8: 3, REG9: 1000, REG10: 611, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 390, REG7: 35295, REG8: 3, REG9: 1000, REG10: 611, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 390, REG7: 35295, REG8: 3, REG9: 1000, REG10: 610, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 390, REG7: 35295, REG8: 3, REG9: 1000, REG10: 610, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 390, REG7: 35295, REG8: 3, REG9: 1000, REG10: 610, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 390, REG7: 35295, REG8: 3, REG9: 1000, REG10: 610, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 390, REG7: 35685, REG8: 3, REG9: 1000, REG10: 610, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 390, REG7: 35685, REG8: 3, REG9: 1000, REG10: 610, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 390, REG7: 35685, REG8: 3, REG9: 1000, REG10: 610, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 391, REG7: 35685, REG8: 3, REG9: 1000, REG10: 610, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 391, REG7: 35685, REG8: 3, REG9: 1000, REG10: 609, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 391, REG7: 35685, REG8: 3, REG9: 1000, REG10: 609, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 391, REG7: 35685, REG8: 3, REG9: 1000, REG10: 609, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 391, REG7: 35685, REG8: 3, REG9: 1000, REG10: 609, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 391, REG7: 35685, REG8: 3, REG9: 1000, REG10: 609, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 391, REG7: 35685, REG8: 3, REG9: 1000, REG10: 609, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 391, REG7: 35685, REG8: 3, REG9: 1000, REG10: 609, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 392, REG7: 35685, REG8: 3, REG9: 1000, REG10: 609, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 392, REG7: 35685, REG8: 3, REG9: 1000, REG10: 608, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 392, REG7: 35685, REG8: 3, REG9: 1000, REG10: 608, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 392, REG7: 35685, REG8: 3, REG9: 1000, REG10: 608, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 392, REG7: 35685, REG8: 3, REG9: 1000, REG10: 608, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 392, REG7: 35685, REG8: 3, REG9: 1000, REG10: 608, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 392, REG7: 35685, REG8: 3, REG9: 1000, REG10: 608, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 392, REG7: 35685, REG8: 3, REG9: 1000, REG10: 608, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 393, REG7: 35685, REG8: 3, REG9: 1000, REG10: 608, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 393, REG7: 35685, REG8: 3, REG9: 1000, REG10: 607, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 393, REG7: 35685, REG8: 3, REG9: 1000, REG10: 607, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 393, REG7: 35685, REG8: 3, REG9: 1000, REG10: 607, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 393, REG7: 35685, REG8: 3, REG9: 1000, REG10: 607, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 393, REG7: 36078, REG8: 3, REG9: 1000, REG10: 607, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 393, REG7: 36078, REG8: 3, REG9: 1000, REG10: 607, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 393, REG7: 36078, REG8: 3, REG9: 1000, REG10: 607, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 394, REG7: 36078, REG8: 3, REG9: 1000, REG10: 607, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 394, REG7: 36078, REG8: 3, REG9: 1000, REG10: 606, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 394, REG7: 36078, REG8: 3, REG9: 1000, REG10: 606, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 394, REG7: 36078, REG8: 3, REG9: 1000, REG10: 606, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 394, REG7: 36078, REG8: 3, REG9: 1000, REG10: 606, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 394, REG7: 36078, REG8: 3, REG9: 1000, REG10: 606, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 394, REG7: 36078, REG8: 3, REG9: 1000, REG10: 606, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 394, REG7: 36078, REG8: 3, REG9: 1000, REG10: 606, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 395, REG7: 36078, REG8: 3, REG9: 1000, REG10: 606, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 395, REG7: 36078, REG8: 3, REG9: 1000, REG10: 605, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 395, REG7: 36078, REG8: 3, REG9: 1000, REG10: 605, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 395, REG7: 36078, REG8: 3, REG9: 1000, REG10: 605, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 395, REG7: 36078, REG8: 3, REG9: 1000, REG10: 605, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 395, REG7: 36078, REG8: 3, REG9: 1000, REG10: 605, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 395, REG7: 36078, REG8: 3, REG9: 1000, REG10: 605, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 395, REG7: 36473, REG8: 3, REG9: 1000, REG10: 605, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 395, REG7: 36473, REG8: 3, REG9: 1000, REG10: 605, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 395, REG7: 36473, REG8: 3, REG9: 1000, REG10: 605, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 396, REG7: 36473, REG8: 3, REG9: 1000, REG10: 605, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 396, REG7: 36473, REG8: 3, REG9: 1000, REG10: 604, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 396, REG7: 36473, REG8: 3, REG9: 1000, REG10: 604, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 396, REG7: 36473, REG8: 3, REG9: 1000, REG10: 604, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 396, REG7: 36473, REG8: 3, REG9: 1000, REG10: 604, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 396, REG7: 36869, REG8: 3, REG9: 1000, REG10: 604, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 396, REG7: 36869, REG8: 3, REG9: 1000, REG10: 604, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 396, REG7: 36869, REG8: 3, REG9: 1000, REG10: 604, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 397, REG7: 36869, REG8: 3, REG9: 1000, REG10: 604, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 397, REG7: 36869, REG8: 3, REG9: 1000, REG10: 603, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 397, REG7: 36869, REG8: 3, REG9: 1000, REG10: 603, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 397, REG7: 36869, REG8: 3, REG9: 1000, REG10: 603, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 397, REG7: 36869, REG8: 3, REG9: 1000, REG10: 603, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 397, REG7: 36869, REG8: 3, REG9: 1000, REG10: 603, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 397, REG7: 36869, REG8: 3, REG9: 1000, REG10: 603, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 397, REG7: 36869, REG8: 3, REG9: 1000, REG10: 603, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 398, REG7: 36869, REG8: 3, REG9: 1000, REG10: 603, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 398, REG7: 36869, REG8: 3, REG9: 1000, REG10: 602, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 398, REG7: 36869, REG8: 3, REG9: 1000, REG10: 602, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 398, REG7: 36869, REG8: 3, REG9: 1000, REG10: 602, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 398, REG7: 36869, REG8: 3, REG9: 1000, REG10: 602, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 398, REG7: 36869, REG8: 3, REG9: 1000, REG10: 602, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 398, REG7: 36869, REG8: 3, REG9: 1000, REG10: 602, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 398, REG7: 36869, REG8: 3, REG9: 1000, REG10: 602, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 399, REG7: 36869, REG8: 3, REG9: 1000, REG10: 602, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 399, REG7: 36869, REG8: 3, REG9: 1000, REG10: 601, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 399, REG7: 36869, REG8: 3, REG9: 1000, REG10: 601, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 399, REG7: 36869, REG8: 3, REG9: 1000, REG10: 601, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 399, REG7: 36869, REG8: 3, REG9: 1000, REG10: 601, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 399, REG7: 37268, REG8: 3, REG9: 1000, REG10: 601, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 399, REG7: 37268, REG8: 3, REG9: 1000, REG10: 601, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 399, REG7: 37268, REG8: 3, REG9: 1000, REG10: 601, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 400, REG7: 37268, REG8: 3, REG9: 1000, REG10: 601, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 400, REG7: 37268, REG8: 3, REG9: 1000, REG10: 600, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 400, REG7: 37268, REG8: 3, REG9: 1000, REG10: 600, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 400, REG7: 37268, REG8: 3, REG9: 1000, REG10: 600, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 400, REG7: 37268, REG8: 3, REG9: 1000, REG10: 600, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 400, REG7: 37268, REG8: 3, REG9: 1000, REG10: 600, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 400, REG7: 37268, REG8: 3, REG9: 1000, REG10: 600, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 400, REG7: 37668, REG8: 3, REG9: 1000, REG10: 600, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 400, REG7: 37668, REG8: 3, REG9: 1000, REG10: 600, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 400, REG7: 37668, REG8: 3, REG9: 1000, REG10: 600, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 401, REG7: 37668, REG8: 3, REG9: 1000, REG10: 600, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 401, REG7: 37668, REG8: 3, REG9: 1000, REG10: 599, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 401, REG7: 37668, REG8: 3, REG9: 1000, REG10: 599, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 401, REG7: 37668, REG8: 3, REG9: 1000, REG10: 599, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 401, REG7: 37668, REG8: 3, REG9: 1000, REG10: 599, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 401, REG7: 37668, REG8: 3, REG9: 1000, REG10: 599, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 401, REG7: 37668, REG8: 3, REG9: 1000, REG10: 599, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 401, REG7: 37668, REG8: 3, REG9: 1000, REG10: 599, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 402, REG7: 37668, REG8: 3, REG9: 1000, REG10: 599, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 402, REG7: 37668, REG8: 3, REG9: 1000, REG10: 598, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 402, REG7: 37668, REG8: 3, REG9: 1000, REG10: 598, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 402, REG7: 37668, REG8: 3, REG9: 1000, REG10: 598, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 402, REG7: 37668, REG8: 3, REG9: 1000, REG10: 598, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 402, REG7: 38070, REG8: 3, REG9: 1000, REG10: 598, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 402, REG7: 38070, REG8: 3, REG9: 1000, REG10: 598, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 402, REG7: 38070, REG8: 3, REG9: 1000, REG10: 598, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 403, REG7: 38070, REG8: 3, REG9: 1000, REG10: 598, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 403, REG7: 38070, REG8: 3, REG9: 1000, REG10: 597, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 403, REG7: 38070, REG8: 3, REG9: 1000, REG10: 597, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 403, REG7: 38070, REG8: 3, REG9: 1000, REG10: 597, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 403, REG7: 38070, REG8: 3, REG9: 1000, REG10: 597, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 403, REG7: 38070, REG8: 3, REG9: 1000, REG10: 597, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 403, REG7: 38070, REG8: 3, REG9: 1000, REG10: 597, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 403, REG7: 38070, REG8: 3, REG9: 1000, REG10: 597, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 404, REG7: 38070, REG8: 3, REG9: 1000, REG10: 597, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 404, REG7: 38070, REG8: 3, REG9: 1000, REG10: 596, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 404, REG7: 38070, REG8: 3, REG9: 1000, REG10: 596, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 404, REG7: 38070, REG8: 3, REG9: 1000, REG10: 596, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 404, REG7: 38070, REG8: 3, REG9: 1000, REG10: 596, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 404, REG7: 38070, REG8: 3, REG9: 1000, REG10: 596, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 404, REG7: 38070, REG8: 3, REG9: 1000, REG10: 596, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 404, REG7: 38070, REG8: 3, REG9: 1000, REG10: 596, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 405, REG7: 38070, REG8: 3, REG9: 1000, REG10: 596, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 405, REG7: 38070, REG8: 3, REG9: 1000, REG10: 595, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 405, REG7: 38070, REG8: 3, REG9: 1000, REG10: 595, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 405, REG7: 38070, REG8: 3, REG9: 1000, REG10: 595, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 405, REG7: 38070, REG8: 3, REG9: 1000, REG10: 595, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 405, REG7: 38475, REG8: 3, REG9: 1000, REG10: 595, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 405, REG7: 38475, REG8: 3, REG9: 1000, REG10: 595, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 405, REG7: 38475, REG8: 3, REG9: 1000, REG10: 595, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 406, REG7: 38475, REG8: 3, REG9: 1000, REG10: 595, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 406, REG7: 38475, REG8: 3, REG9: 1000, REG10: 594, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 406, REG7: 38475, REG8: 3, REG9: 1000, REG10: 594, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 406, REG7: 38475, REG8: 3, REG9: 1000, REG10: 594, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 406, REG7: 38475, REG8: 3, REG9: 1000, REG10: 594, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 406, REG7: 38475, REG8: 3, REG9: 1000, REG10: 594, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 406, REG7: 38475, REG8: 3, REG9: 1000, REG10: 594, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 406, REG7: 38475, REG8: 3, REG9: 1000, REG10: 594, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 407, REG7: 38475, REG8: 3, REG9: 1000, REG10: 594, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 407, REG7: 38475, REG8: 3, REG9: 1000, REG10: 593, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 407, REG7: 38475, REG8: 3, REG9: 1000, REG10: 593, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 407, REG7: 38475, REG8: 3, REG9: 1000, REG10: 593, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 407, REG7: 38475, REG8: 3, REG9: 1000, REG10: 593, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 407, REG7: 38475, REG8: 3, REG9: 1000, REG10: 593, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 407, REG7: 38475, REG8: 3, REG9: 1000, REG10: 593, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 407, REG7: 38475, REG8: 3, REG9: 1000, REG10: 593, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 408, REG7: 38475, REG8: 3, REG9: 1000, REG10: 593, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 408, REG7: 38475, REG8: 3, REG9: 1000, REG10: 592, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 408, REG7: 38475, REG8: 3, REG9: 1000, REG10: 592, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 408, REG7: 38475, REG8: 3, REG9: 1000, REG10: 592, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 408, REG7: 38475, REG8: 3, REG9: 1000, REG10: 592, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 408, REG7: 38883, REG8: 3, REG9: 1000, REG10: 592, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 408, REG7: 38883, REG8: 3, REG9: 1000, REG10: 592, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 408, REG7: 38883, REG8: 3, REG9: 1000, REG10: 592, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 409, REG7: 38883, REG8: 3, REG9: 1000, REG10: 592, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 409, REG7: 38883, REG8: 3, REG9: 1000, REG10: 591, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 409, REG7: 38883, REG8: 3, REG9: 1000, REG10: 591, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 409, REG7: 38883, REG8: 3, REG9: 1000, REG10: 591, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 409, REG7: 38883, REG8: 3, REG9: 1000, REG10: 591, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 409, REG7: 38883, REG8: 3, REG9: 1000, REG10: 591, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 409, REG7: 38883, REG8: 3, REG9: 1000, REG10: 591, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 409, REG7: 38883, REG8: 3, REG9: 1000, REG10: 591, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 410, REG7: 38883, REG8: 3, REG9: 1000, REG10: 591, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 410, REG7: 38883, REG8: 3, REG9: 1000, REG10: 590, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 410, REG7: 38883, REG8: 3, REG9: 1000, REG10: 590, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 410, REG7: 38883, REG8: 3, REG9: 1000, REG10: 590, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 410, REG7: 38883, REG8: 3, REG9: 1000, REG10: 590, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 410, REG7: 38883, REG8: 3, REG9: 1000, REG10: 590, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 410, REG7: 38883, REG8: 3, REG9: 1000, REG10: 590, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 410, REG7: 39293, REG8: 3, REG9: 1000, REG10: 590, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 410, REG7: 39293, REG8: 3, REG9: 1000, REG10: 590, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 410, REG7: 39293, REG8: 3, REG9: 1000, REG10: 590, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 411, REG7: 39293, REG8: 3, REG9: 1000, REG10: 590, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 411, REG7: 39293, REG8: 3, REG9: 1000, REG10: 589, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 411, REG7: 39293, REG8: 3, REG9: 1000, REG10: 589, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 411, REG7: 39293, REG8: 3, REG9: 1000, REG10: 589, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 411, REG7: 39293, REG8: 3, REG9: 1000, REG10: 589, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 411, REG7: 39704, REG8: 3, REG9: 1000, REG10: 589, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 411, REG7: 39704, REG8: 3, REG9: 1000, REG10: 589, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 411, REG7: 39704, REG8: 3, REG9: 1000, REG10: 589, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 412, REG7: 39704, REG8: 3, REG9: 1000, REG10: 589, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 412, REG7: 39704, REG8: 3, REG9: 1000, REG10: 588, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 412, REG7: 39704, REG8: 3, REG9: 1000, REG10: 588, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 412, REG7: 39704, REG8: 3, REG9: 1000, REG10: 588, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 412, REG7: 39704, REG8: 3, REG9: 1000, REG10: 588, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 412, REG7: 39704, REG8: 3, REG9: 1000, REG10: 588, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 412, REG7: 39704, REG8: 3, REG9: 1000, REG10: 588, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 412, REG7: 39704, REG8: 3, REG9: 1000, REG10: 588, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 413, REG7: 39704, REG8: 3, REG9: 1000, REG10: 588, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 413, REG7: 39704, REG8: 3, REG9: 1000, REG10: 587, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 413, REG7: 39704, REG8: 3, REG9: 1000, REG10: 587, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 413, REG7: 39704, REG8: 3, REG9: 1000, REG10: 587, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 413, REG7: 39704, REG8: 3, REG9: 1000, REG10: 587, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 413, REG7: 39704, REG8: 3, REG9: 1000, REG10: 587, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 413, REG7: 39704, REG8: 3, REG9: 1000, REG10: 587, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 413, REG7: 39704, REG8: 3, REG9: 1000, REG10: 587, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 414, REG7: 39704, REG8: 3, REG9: 1000, REG10: 587, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 414, REG7: 39704, REG8: 3, REG9: 1000, REG10: 586, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 414, REG7: 39704, REG8: 3, REG9: 1000, REG10: 586, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 414, REG7: 39704, REG8: 3, REG9: 1000, REG10: 586, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 414, REG7: 39704, REG8: 3, REG9: 1000, REG10: 586, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 414, REG7: 40118, REG8: 3, REG9: 1000, REG10: 586, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 414, REG7: 40118, REG8: 3, REG9: 1000, REG10: 586, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 414, REG7: 40118, REG8: 3, REG9: 1000, REG10: 586, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 415, REG7: 40118, REG8: 3, REG9: 1000, REG10: 586, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 415, REG7: 40118, REG8: 3, REG9: 1000, REG10: 585, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 415, REG7: 40118, REG8: 3, REG9: 1000, REG10: 585, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 415, REG7: 40118, REG8: 3, REG9: 1000, REG10: 585, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 415, REG7: 40118, REG8: 3, REG9: 1000, REG10: 585, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 415, REG7: 40118, REG8: 3, REG9: 1000, REG10: 585, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 415, REG7: 40118, REG8: 3, REG9: 1000, REG10: 585, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 415, REG7: 40533, REG8: 3, REG9: 1000, REG10: 585, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 415, REG7: 40533, REG8: 3, REG9: 1000, REG10: 585, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 415, REG7: 40533, REG8: 3, REG9: 1000, REG10: 585, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 416, REG7: 40533, REG8: 3, REG9: 1000, REG10: 585, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 416, REG7: 40533, REG8: 3, REG9: 1000, REG10: 584, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 416, REG7: 40533, REG8: 3, REG9: 1000, REG10: 584, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 416, REG7: 40533, REG8: 3, REG9: 1000, REG10: 584, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 416, REG7: 40533, REG8: 3, REG9: 1000, REG10: 584, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 416, REG7: 40533, REG8: 3, REG9: 1000, REG10: 584, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 416, REG7: 40533, REG8: 3, REG9: 1000, REG10: 584, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 416, REG7: 40533, REG8: 3, REG9: 1000, REG10: 584, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 417, REG7: 40533, REG8: 3, REG9: 1000, REG10: 584, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 417, REG7: 40533, REG8: 3, REG9: 1000, REG10: 583, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 417, REG7: 40533, REG8: 3, REG9: 1000, REG10: 583, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 417, REG7: 40533, REG8: 3, REG9: 1000, REG10: 583, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 417, REG7: 40533, REG8: 3, REG9: 1000, REG10: 583, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 417, REG7: 40950, REG8: 3, REG9: 1000, REG10: 583, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 417, REG7: 40950, REG8: 3, REG9: 1000, REG10: 583, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 417, REG7: 40950, REG8: 3, REG9: 1000, REG10: 583, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 418, REG7: 40950, REG8: 3, REG9: 1000, REG10: 583, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 418, REG7: 40950, REG8: 3, REG9: 1000, REG10: 582, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 418, REG7: 40950, REG8: 3, REG9: 1000, REG10: 582, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 418, REG7: 40950, REG8: 3, REG9: 1000, REG10: 582, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 418, REG7: 40950, REG8: 3, REG9: 1000, REG10: 582, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 418, REG7: 40950, REG8: 3, REG9: 1000, REG10: 582, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 418, REG7: 40950, REG8: 3, REG9: 1000, REG10: 582, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 418, REG7: 40950, REG8: 3, REG9: 1000, REG10: 582, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 419, REG7: 40950, REG8: 3, REG9: 1000, REG10: 582, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 419, REG7: 40950, REG8: 3, REG9: 1000, REG10: 581, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 419, REG7: 40950, REG8: 3, REG9: 1000, REG10: 581, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 419, REG7: 40950, REG8: 3, REG9: 1000, REG10: 581, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 419, REG7: 40950, REG8: 3, REG9: 1000, REG10: 581, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 419, REG7: 40950, REG8: 3, REG9: 1000, REG10: 581, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 419, REG7: 40950, REG8: 3, REG9: 1000, REG10: 581, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 419, REG7: 40950, REG8: 3, REG9: 1000, REG10: 581, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 420, REG7: 40950, REG8: 3, REG9: 1000, REG10: 581, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 420, REG7: 40950, REG8: 3, REG9: 1000, REG10: 580, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 420, REG7: 40950, REG8: 3, REG9: 1000, REG10: 580, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 420, REG7: 40950, REG8: 3, REG9: 1000, REG10: 580, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 420, REG7: 40950, REG8: 3, REG9: 1000, REG10: 580, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 420, REG7: 41370, REG8: 3, REG9: 1000, REG10: 580, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 420, REG7: 41370, REG8: 3, REG9: 1000, REG10: 580, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 420, REG7: 41370, REG8: 3, REG9: 1000, REG10: 580, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 421, REG7: 41370, REG8: 3, REG9: 1000, REG10: 580, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 421, REG7: 41370, REG8: 3, REG9: 1000, REG10: 579, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 421, REG7: 41370, REG8: 3, REG9: 1000, REG10: 579, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 421, REG7: 41370, REG8: 3, REG9: 1000, REG10: 579, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 421, REG7: 41370, REG8: 3, REG9: 1000, REG10: 579, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 421, REG7: 41370, REG8: 3, REG9: 1000, REG10: 579, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 421, REG7: 41370, REG8: 3, REG9: 1000, REG10: 579, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 421, REG7: 41370, REG8: 3, REG9: 1000, REG10: 579, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 422, REG7: 41370, REG8: 3, REG9: 1000, REG10: 579, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 422, REG7: 41370, REG8: 3, REG9: 1000, REG10: 578, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 422, REG7: 41370, REG8: 3, REG9: 1000, REG10: 578, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 422, REG7: 41370, REG8: 3, REG9: 1000, REG10: 578, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 422, REG7: 41370, REG8: 3, REG9: 1000, REG10: 578, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 422, REG7: 41370, REG8: 3, REG9: 1000, REG10: 578, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 422, REG7: 41370, REG8: 3, REG9: 1000, REG10: 578, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 422, REG7: 41370, REG8: 3, REG9: 1000, REG10: 578, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 423, REG7: 41370, REG8: 3, REG9: 1000, REG10: 578, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 423, REG7: 41370, REG8: 3, REG9: 1000, REG10: 577, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 423, REG7: 41370, REG8: 3, REG9: 1000, REG10: 577, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 423, REG7: 41370, REG8: 3, REG9: 1000, REG10: 577, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 423, REG7: 41370, REG8: 3, REG9: 1000, REG10: 577, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 423, REG7: 41793, REG8: 3, REG9: 1000, REG10: 577, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 423, REG7: 41793, REG8: 3, REG9: 1000, REG10: 577, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 423, REG7: 41793, REG8: 3, REG9: 1000, REG10: 577, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 424, REG7: 41793, REG8: 3, REG9: 1000, REG10: 577, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 424, REG7: 41793, REG8: 3, REG9: 1000, REG10: 576, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 424, REG7: 41793, REG8: 3, REG9: 1000, REG10: 576, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 424, REG7: 41793, REG8: 3, REG9: 1000, REG10: 576, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 424, REG7: 41793, REG8: 3, REG9: 1000, REG10: 576, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 424, REG7: 41793, REG8: 3, REG9: 1000, REG10: 576, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 424, REG7: 41793, REG8: 3, REG9: 1000, REG10: 576, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 424, REG7: 41793, REG8: 3, REG9: 1000, REG10: 576, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 425, REG7: 41793, REG8: 3, REG9: 1000, REG10: 576, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 425, REG7: 41793, REG8: 3, REG9: 1000, REG10: 575, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 425, REG7: 41793, REG8: 3, REG9: 1000, REG10: 575, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 425, REG7: 41793, REG8: 3, REG9: 1000, REG10: 575, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 425, REG7: 41793, REG8: 3, REG9: 1000, REG10: 575, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 425, REG7: 41793, REG8: 3, REG9: 1000, REG10: 575, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 425, REG7: 41793, REG8: 3, REG9: 1000, REG10: 575, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 425, REG7: 42218, REG8: 3, REG9: 1000, REG10: 575, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 425, REG7: 42218, REG8: 3, REG9: 1000, REG10: 575, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 425, REG7: 42218, REG8: 3, REG9: 1000, REG10: 575, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 426, REG7: 42218, REG8: 3, REG9: 1000, REG10: 575, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 426, REG7: 42218, REG8: 3, REG9: 1000, REG10: 574, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 426, REG7: 42218, REG8: 3, REG9: 1000, REG10: 574, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 426, REG7: 42218, REG8: 3, REG9: 1000, REG10: 574, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 426, REG7: 42218, REG8: 3, REG9: 1000, REG10: 574, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 426, REG7: 42644, REG8: 3, REG9: 1000, REG10: 574, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 426, REG7: 42644, REG8: 3, REG9: 1000, REG10: 574, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 426, REG7: 42644, REG8: 3, REG9: 1000, REG10: 574, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 427, REG7: 42644, REG8: 3, REG9: 1000, REG10: 574, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 427, REG7: 42644, REG8: 3, REG9: 1000, REG10: 573, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 427, REG7: 42644, REG8: 3, REG9: 1000, REG10: 573, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 427, REG7: 42644, REG8: 3, REG9: 1000, REG10: 573, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 427, REG7: 42644, REG8: 3, REG9: 1000, REG10: 573, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 427, REG7: 42644, REG8: 3, REG9: 1000, REG10: 573, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 427, REG7: 42644, REG8: 3, REG9: 1000, REG10: 573, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 427, REG7: 42644, REG8: 3, REG9: 1000, REG10: 573, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 428, REG7: 42644, REG8: 3, REG9: 1000, REG10: 573, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 428, REG7: 42644, REG8: 3, REG9: 1000, REG10: 572, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 428, REG7: 42644, REG8: 3, REG9: 1000, REG10: 572, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 428, REG7: 42644, REG8: 3, REG9: 1000, REG10: 572, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 428, REG7: 42644, REG8: 3, REG9: 1000, REG10: 572, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 428, REG7: 42644, REG8: 3, REG9: 1000, REG10: 572, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 428, REG7: 42644, REG8: 3, REG9: 1000, REG10: 572, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 428, REG7: 42644, REG8: 3, REG9: 1000, REG10: 572, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 429, REG7: 42644, REG8: 3, REG9: 1000, REG10: 572, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 429, REG7: 42644, REG8: 3, REG9: 1000, REG10: 571, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 429, REG7: 42644, REG8: 3, REG9: 1000, REG10: 571, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 429, REG7: 42644, REG8: 3, REG9: 1000, REG10: 571, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 429, REG7: 42644, REG8: 3, REG9: 1000, REG10: 571, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 429, REG7: 43073, REG8: 3, REG9: 1000, REG10: 571, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 429, REG7: 43073, REG8: 3, REG9: 1000, REG10: 571, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 429, REG7: 43073, REG8: 3, REG9: 1000, REG10: 571, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 430, REG7: 43073, REG8: 3, REG9: 1000, REG10: 571, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 430, REG7: 43073, REG8: 3, REG9: 1000, REG10: 570, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 430, REG7: 43073, REG8: 3, REG9: 1000, REG10: 570, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 430, REG7: 43073, REG8: 3, REG9: 1000, REG10: 570, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 430, REG7: 43073, REG8: 3, REG9: 1000, REG10: 570, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 430, REG7: 43073, REG8: 3, REG9: 1000, REG10: 570, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 430, REG7: 43073, REG8: 3, REG9: 1000, REG10: 570, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 430, REG7: 43503, REG8: 3, REG9: 1000, REG10: 570, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 430, REG7: 43503, REG8: 3, REG9: 1000, REG10: 570, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 430, REG7: 43503, REG8: 3, REG9: 1000, REG10: 570, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 431, REG7: 43503, REG8: 3, REG9: 1000, REG10: 570, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 431, REG7: 43503, REG8: 3, REG9: 1000, REG10: 569, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 431, REG7: 43503, REG8: 3, REG9: 1000, REG10: 569, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 431, REG7: 43503, REG8: 3, REG9: 1000, REG10: 569, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 431, REG7: 43503, REG8: 3, REG9: 1000, REG10: 569, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 431, REG7: 43503, REG8: 3, REG9: 1000, REG10: 569, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 431, REG7: 43503, REG8: 3, REG9: 1000, REG10: 569, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 431, REG7: 43503, REG8: 3, REG9: 1000, REG10: 569, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 432, REG7: 43503, REG8: 3, REG9: 1000, REG10: 569, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 432, REG7: 43503, REG8: 3, REG9: 1000, REG10: 568, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 432, REG7: 43503, REG8: 3, REG9: 1000, REG10: 568, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 432, REG7: 43503, REG8: 3, REG9: 1000, REG10: 568, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 432, REG7: 43503, REG8: 3, REG9: 1000, REG10: 568, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 432, REG7: 43935, REG8: 3, REG9: 1000, REG10: 568, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 432, REG7: 43935, REG8: 3, REG9: 1000, REG10: 568, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 432, REG7: 43935, REG8: 3, REG9: 1000, REG10: 568, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 433, REG7: 43935, REG8: 3, REG9: 1000, REG10: 568, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 433, REG7: 43935, REG8: 3, REG9: 1000, REG10: 567, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 433, REG7: 43935, REG8: 3, REG9: 1000, REG10: 567, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 433, REG7: 43935, REG8: 3, REG9: 1000, REG10: 567, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 433, REG7: 43935, REG8: 3, REG9: 1000, REG10: 567, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 433, REG7: 43935, REG8: 3, REG9: 1000, REG10: 567, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 433, REG7: 43935, REG8: 3, REG9: 1000, REG10: 567, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 433, REG7: 43935, REG8: 3, REG9: 1000, REG10: 567, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 434, REG7: 43935, REG8: 3, REG9: 1000, REG10: 567, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 434, REG7: 43935, REG8: 3, REG9: 1000, REG10: 566, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 434, REG7: 43935, REG8: 3, REG9: 1000, REG10: 566, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 434, REG7: 43935, REG8: 3, REG9: 1000, REG10: 566, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 434, REG7: 43935, REG8: 3, REG9: 1000, REG10: 566, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 434, REG7: 43935, REG8: 3, REG9: 1000, REG10: 566, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 434, REG7: 43935, REG8: 3, REG9: 1000, REG10: 566, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 434, REG7: 43935, REG8: 3, REG9: 1000, REG10: 566, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 435, REG7: 43935, REG8: 3, REG9: 1000, REG10: 566, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 435, REG7: 43935, REG8: 3, REG9: 1000, REG10: 565, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 435, REG7: 43935, REG8: 3, REG9: 1000, REG10: 565, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 435, REG7: 43935, REG8: 3, REG9: 1000, REG10: 565, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 435, REG7: 43935, REG8: 3, REG9: 1000, REG10: 565, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 435, REG7: 44370, REG8: 3, REG9: 1000, REG10: 565, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 435, REG7: 44370, REG8: 3, REG9: 1000, REG10: 565, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 435, REG7: 44370, REG8: 3, REG9: 1000, REG10: 565, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 436, REG7: 44370, REG8: 3, REG9: 1000, REG10: 565, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 436, REG7: 44370, REG8: 3, REG9: 1000, REG10: 564, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 436, REG7: 44370, REG8: 3, REG9: 1000, REG10: 564, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 436, REG7: 44370, REG8: 3, REG9: 1000, REG10: 564, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 436, REG7: 44370, REG8: 3, REG9: 1000, REG10: 564, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 436, REG7: 44370, REG8: 3, REG9: 1000, REG10: 564, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 436, REG7: 44370, REG8: 3, REG9: 1000, REG10: 564, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 436, REG7: 44370, REG8: 3, REG9: 1000, REG10: 564, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 437, REG7: 44370, REG8: 3, REG9: 1000, REG10: 564, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 437, REG7: 44370, REG8: 3, REG9: 1000, REG10: 563, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 437, REG7: 44370, REG8: 3, REG9: 1000, REG10: 563, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 437, REG7: 44370, REG8: 3, REG9: 1000, REG10: 563, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 437, REG7: 44370, REG8: 3, REG9: 1000, REG10: 563, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 437, REG7: 44370, REG8: 3, REG9: 1000, REG10: 563, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 437, REG7: 44370, REG8: 3, REG9: 1000, REG10: 563, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 437, REG7: 44370, REG8: 3, REG9: 1000, REG10: 563, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 438, REG7: 44370, REG8: 3, REG9: 1000, REG10: 563, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 438, REG7: 44370, REG8: 3, REG9: 1000, REG10: 562, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 438, REG7: 44370, REG8: 3, REG9: 1000, REG10: 562, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 438, REG7: 44370, REG8: 3, REG9: 1000, REG10: 562, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 438, REG7: 44370, REG8: 3, REG9: 1000, REG10: 562, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 438, REG7: 44808, REG8: 3, REG9: 1000, REG10: 562, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 438, REG7: 44808, REG8: 3, REG9: 1000, REG10: 562, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 438, REG7: 44808, REG8: 3, REG9: 1000, REG10: 562, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 439, REG7: 44808, REG8: 3, REG9: 1000, REG10: 562, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 439, REG7: 44808, REG8: 3, REG9: 1000, REG10: 561, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 439, REG7: 44808, REG8: 3, REG9: 1000, REG10: 561, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 439, REG7: 44808, REG8: 3, REG9: 1000, REG10: 561, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 439, REG7: 44808, REG8: 3, REG9: 1000, REG10: 561, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 439, REG7: 44808, REG8: 3, REG9: 1000, REG10: 561, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 439, REG7: 44808, REG8: 3, REG9: 1000, REG10: 561, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 439, REG7: 44808, REG8: 3, REG9: 1000, REG10: 561, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 440, REG7: 44808, REG8: 3, REG9: 1000, REG10: 561, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 440, REG7: 44808, REG8: 3, REG9: 1000, REG10: 560, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 440, REG7: 44808, REG8: 3, REG9: 1000, REG10: 560, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 440, REG7: 44808, REG8: 3, REG9: 1000, REG10: 560, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 440, REG7: 44808, REG8: 3, REG9: 1000, REG10: 560, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 440, REG7: 44808, REG8: 3, REG9: 1000, REG10: 560, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 440, REG7: 44808, REG8: 3, REG9: 1000, REG10: 560, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 440, REG7: 45248, REG8: 3, REG9: 1000, REG10: 560, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 440, REG7: 45248, REG8: 3, REG9: 1000, REG10: 560, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 440, REG7: 45248, REG8: 3, REG9: 1000, REG10: 560, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 441, REG7: 45248, REG8: 3, REG9: 1000, REG10: 560, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 441, REG7: 45248, REG8: 3, REG9: 1000, REG10: 559, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 441, REG7: 45248, REG8: 3, REG9: 1000, REG10: 559, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 441, REG7: 45248, REG8: 3, REG9: 1000, REG10: 559, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 441, REG7: 45248, REG8: 3, REG9: 1000, REG10: 559, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 441, REG7: 45689, REG8: 3, REG9: 1000, REG10: 559, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 441, REG7: 45689, REG8: 3, REG9: 1000, REG10: 559, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 441, REG7: 45689, REG8: 3, REG9: 1000, REG10: 559, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 442, REG7: 45689, REG8: 3, REG9: 1000, REG10: 559, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 442, REG7: 45689, REG8: 3, REG9: 1000, REG10: 558, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 442, REG7: 45689, REG8: 3, REG9: 1000, REG10: 558, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 442, REG7: 45689, REG8: 3, REG9: 1000, REG10: 558, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 442, REG7: 45689, REG8: 3, REG9: 1000, REG10: 558, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 442, REG7: 45689, REG8: 3, REG9: 1000, REG10: 558, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 442, REG7: 45689, REG8: 3, REG9: 1000, REG10: 558, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 442, REG7: 45689, REG8: 3, REG9: 1000, REG10: 558, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 443, REG7: 45689, REG8: 3, REG9: 1000, REG10: 558, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 443, REG7: 45689, REG8: 3, REG9: 1000, REG10: 557, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 443, REG7: 45689, REG8: 3, REG9: 1000, REG10: 557, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 443, REG7: 45689, REG8: 3, REG9: 1000, REG10: 557, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 443, REG7: 45689, REG8: 3, REG9: 1000, REG10: 557, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 443, REG7: 45689, REG8: 3, REG9: 1000, REG10: 557, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 443, REG7: 45689, REG8: 3, REG9: 1000, REG10: 557, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 443, REG7: 45689, REG8: 3, REG9: 1000, REG10: 557, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 444, REG7: 45689, REG8: 3, REG9: 1000, REG10: 557, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 444, REG7: 45689, REG8: 3, REG9: 1000, REG10: 556, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 444, REG7: 45689, REG8: 3, REG9: 1000, REG10: 556, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 444, REG7: 45689, REG8: 3, REG9: 1000, REG10: 556, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 444, REG7: 45689, REG8: 3, REG9: 1000, REG10: 556, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 444, REG7: 46133, REG8: 3, REG9: 1000, REG10: 556, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 444, REG7: 46133, REG8: 3, REG9: 1000, REG10: 556, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 444, REG7: 46133, REG8: 3, REG9: 1000, REG10: 556, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 445, REG7: 46133, REG8: 3, REG9: 1000, REG10: 556, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 445, REG7: 46133, REG8: 3, REG9: 1000, REG10: 555, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 445, REG7: 46133, REG8: 3, REG9: 1000, REG10: 555, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 445, REG7: 46133, REG8: 3, REG9: 1000, REG10: 555, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 445, REG7: 46133, REG8: 3, REG9: 1000, REG10: 555, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 445, REG7: 46133, REG8: 3, REG9: 1000, REG10: 555, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 445, REG7: 46133, REG8: 3, REG9: 1000, REG10: 555, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 445, REG7: 46578, REG8: 3, REG9: 1000, REG10: 555, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 445, REG7: 46578, REG8: 3, REG9: 1000, REG10: 555, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 445, REG7: 46578, REG8: 3, REG9: 1000, REG10: 555, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 446, REG7: 46578, REG8: 3, REG9: 1000, REG10: 555, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 446, REG7: 46578, REG8: 3, REG9: 1000, REG10: 554, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 446, REG7: 46578, REG8: 3, REG9: 1000, REG10: 554, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 446, REG7: 46578, REG8: 3, REG9: 1000, REG10: 554, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 446, REG7: 46578, REG8: 3, REG9: 1000, REG10: 554, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 446, REG7: 46578, REG8: 3, REG9: 1000, REG10: 554, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 446, REG7: 46578, REG8: 3, REG9: 1000, REG10: 554, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 446, REG7: 46578, REG8: 3, REG9: 1000, REG10: 554, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 447, REG7: 46578, REG8: 3, REG9: 1000, REG10: 554, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 447, REG7: 46578, REG8: 3, REG9: 1000, REG10: 553, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 447, REG7: 46578, REG8: 3, REG9: 1000, REG10: 553, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 447, REG7: 46578, REG8: 3, REG9: 1000, REG10: 553, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 447, REG7: 46578, REG8: 3, REG9: 1000, REG10: 553, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 447, REG7: 47025, REG8: 3, REG9: 1000, REG10: 553, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 447, REG7: 47025, REG8: 3, REG9: 1000, REG10: 553, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 447, REG7: 47025, REG8: 3, REG9: 1000, REG10: 553, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 448, REG7: 47025, REG8: 3, REG9: 1000, REG10: 553, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 448, REG7: 47025, REG8: 3, REG9: 1000, REG10: 552, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 448, REG7: 47025, REG8: 3, REG9: 1000, REG10: 552, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 448, REG7: 47025, REG8: 3, REG9: 1000, REG10: 552, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 448, REG7: 47025, REG8: 3, REG9: 1000, REG10: 552, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 448, REG7: 47025, REG8: 3, REG9: 1000, REG10: 552, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 448, REG7: 47025, REG8: 3, REG9: 1000, REG10: 552, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 448, REG7: 47025, REG8: 3, REG9: 1000, REG10: 552, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 449, REG7: 47025, REG8: 3, REG9: 1000, REG10: 552, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 449, REG7: 47025, REG8: 3, REG9: 1000, REG10: 551, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 449, REG7: 47025, REG8: 3, REG9: 1000, REG10: 551, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 449, REG7: 47025, REG8: 3, REG9: 1000, REG10: 551, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 449, REG7: 47025, REG8: 3, REG9: 1000, REG10: 551, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 449, REG7: 47025, REG8: 3, REG9: 1000, REG10: 551, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 449, REG7: 47025, REG8: 3, REG9: 1000, REG10: 551, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 449, REG7: 47025, REG8: 3, REG9: 1000, REG10: 551, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 450, REG7: 47025, REG8: 3, REG9: 1000, REG10: 551, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 450, REG7: 47025, REG8: 3, REG9: 1000, REG10: 550, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 450, REG7: 47025, REG8: 3, REG9: 1000, REG10: 550, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 450, REG7: 47025, REG8: 3, REG9: 1000, REG10: 550, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 450, REG7: 47025, REG8: 3, REG9: 1000, REG10: 550, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 450, REG7: 47475, REG8: 3, REG9: 1000, REG10: 550, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 450, REG7: 47475, REG8: 3, REG9: 1000, REG10: 550, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 450, REG7: 47475, REG8: 3, REG9: 1000, REG10: 550, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 451, REG7: 47475, REG8: 3, REG9: 1000, REG10: 550, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 451, REG7: 47475, REG8: 3, REG9: 1000, REG10: 549, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 451, REG7: 47475, REG8: 3, REG9: 1000, REG10: 549, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 451, REG7: 47475, REG8: 3, REG9: 1000, REG10: 549, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 451, REG7: 47475, REG8: 3, REG9: 1000, REG10: 549, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 451, REG7: 47475, REG8: 3, REG9: 1000, REG10: 549, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 451, REG7: 47475, REG8: 3, REG9: 1000, REG10: 549, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 451, REG7: 47475, REG8: 3, REG9: 1000, REG10: 549, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 452, REG7: 47475, REG8: 3, REG9: 1000, REG10: 549, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 452, REG7: 47475, REG8: 3, REG9: 1000, REG10: 548, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 452, REG7: 47475, REG8: 3, REG9: 1000, REG10: 548, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 452, REG7: 47475, REG8: 3, REG9: 1000, REG10: 548, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 452, REG7: 47475, REG8: 3, REG9: 1000, REG10: 548, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 452, REG7: 47475, REG8: 3, REG9: 1000, REG10: 548, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 452, REG7: 47475, REG8: 3, REG9: 1000, REG10: 548, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 452, REG7: 47475, REG8: 3, REG9: 1000, REG10: 548, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 453, REG7: 47475, REG8: 3, REG9: 1000, REG10: 548, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 453, REG7: 47475, REG8: 3, REG9: 1000, REG10: 547, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 453, REG7: 47475, REG8: 3, REG9: 1000, REG10: 547, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 453, REG7: 47475, REG8: 3, REG9: 1000, REG10: 547, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 453, REG7: 47475, REG8: 3, REG9: 1000, REG10: 547, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 453, REG7: 47928, REG8: 3, REG9: 1000, REG10: 547, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 453, REG7: 47928, REG8: 3, REG9: 1000, REG10: 547, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 453, REG7: 47928, REG8: 3, REG9: 1000, REG10: 547, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 454, REG7: 47928, REG8: 3, REG9: 1000, REG10: 547, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 454, REG7: 47928, REG8: 3, REG9: 1000, REG10: 546, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 454, REG7: 47928, REG8: 3, REG9: 1000, REG10: 546, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 454, REG7: 47928, REG8: 3, REG9: 1000, REG10: 546, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 454, REG7: 47928, REG8: 3, REG9: 1000, REG10: 546, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 454, REG7: 47928, REG8: 3, REG9: 1000, REG10: 546, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 454, REG7: 47928, REG8: 3, REG9: 1000, REG10: 546, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 454, REG7: 47928, REG8: 3, REG9: 1000, REG10: 546, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 455, REG7: 47928, REG8: 3, REG9: 1000, REG10: 546, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 455, REG7: 47928, REG8: 3, REG9: 1000, REG10: 545, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 455, REG7: 47928, REG8: 3, REG9: 1000, REG10: 545, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 455, REG7: 47928, REG8: 3, REG9: 1000, REG10: 545, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 455, REG7: 47928, REG8: 3, REG9: 1000, REG10: 545, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 455, REG7: 47928, REG8: 3, REG9: 1000, REG10: 545, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 455, REG7: 47928, REG8: 3, REG9: 1000, REG10: 545, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 455, REG7: 48383, REG8: 3, REG9: 1000, REG10: 545, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 455, REG7: 48383, REG8: 3, REG9: 1000, REG10: 545, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 455, REG7: 48383, REG8: 3, REG9: 1000, REG10: 545, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 456, REG7: 48383, REG8: 3, REG9: 1000, REG10: 545, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 456, REG7: 48383, REG8: 3, REG9: 1000, REG10: 544, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 456, REG7: 48383, REG8: 3, REG9: 1000, REG10: 544, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 456, REG7: 48383, REG8: 3, REG9: 1000, REG10: 544, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 456, REG7: 48383, REG8: 3, REG9: 1000, REG10: 544, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 456, REG7: 48839, REG8: 3, REG9: 1000, REG10: 544, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 456, REG7: 48839, REG8: 3, REG9: 1000, REG10: 544, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 456, REG7: 48839, REG8: 3, REG9: 1000, REG10: 544, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 457, REG7: 48839, REG8: 3, REG9: 1000, REG10: 544, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 457, REG7: 48839, REG8: 3, REG9: 1000, REG10: 543, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 457, REG7: 48839, REG8: 3, REG9: 1000, REG10: 543, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 457, REG7: 48839, REG8: 3, REG9: 1000, REG10: 543, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 457, REG7: 48839, REG8: 3, REG9: 1000, REG10: 543, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 457, REG7: 48839, REG8: 3, REG9: 1000, REG10: 543, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 457, REG7: 48839, REG8: 3, REG9: 1000, REG10: 543, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 457, REG7: 48839, REG8: 3, REG9: 1000, REG10: 543, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 458, REG7: 48839, REG8: 3, REG9: 1000, REG10: 543, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 458, REG7: 48839, REG8: 3, REG9: 1000, REG10: 542, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 458, REG7: 48839, REG8: 3, REG9: 1000, REG10: 542, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 458, REG7: 48839, REG8: 3, REG9: 1000, REG10: 542, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 458, REG7: 48839, REG8: 3, REG9: 1000, REG10: 542, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 458, REG7: 48839, REG8: 3, REG9: 1000, REG10: 542, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 458, REG7: 48839, REG8: 3, REG9: 1000, REG10: 542, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 458, REG7: 48839, REG8: 3, REG9: 1000, REG10: 542, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 459, REG7: 48839, REG8: 3, REG9: 1000, REG10: 542, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 459, REG7: 48839, REG8: 3, REG9: 1000, REG10: 541, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 459, REG7: 48839, REG8: 3, REG9: 1000, REG10: 541, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 459, REG7: 48839, REG8: 3, REG9: 1000, REG10: 541, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 459, REG7: 48839, REG8: 3, REG9: 1000, REG10: 541, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 459, REG7: 49298, REG8: 3, REG9: 1000, REG10: 541, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 459, REG7: 49298, REG8: 3, REG9: 1000, REG10: 541, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 459, REG7: 49298, REG8: 3, REG9: 1000, REG10: 541, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 460, REG7: 49298, REG8: 3, REG9: 1000, REG10: 541, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 460, REG7: 49298, REG8: 3, REG9: 1000, REG10: 540, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 460, REG7: 49298, REG8: 3, REG9: 1000, REG10: 540, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 460, REG7: 49298, REG8: 3, REG9: 1000, REG10: 540, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 460, REG7: 49298, REG8: 3, REG9: 1000, REG10: 540, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 460, REG7: 49298, REG8: 3, REG9: 1000, REG10: 540, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 460, REG7: 49298, REG8: 3, REG9: 1000, REG10: 540, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 460, REG7: 49758, REG8: 3, REG9: 1000, REG10: 540, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 460, REG7: 49758, REG8: 3, REG9: 1000, REG10: 540, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 460, REG7: 49758, REG8: 3, REG9: 1000, REG10: 540, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 461, REG7: 49758, REG8: 3, REG9: 1000, REG10: 540, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 461, REG7: 49758, REG8: 3, REG9: 1000, REG10: 539, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 461, REG7: 49758, REG8: 3, REG9: 1000, REG10: 539, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 461, REG7: 49758, REG8: 3, REG9: 1000, REG10: 539, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 461, REG7: 49758, REG8: 3, REG9: 1000, REG10: 539, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 461, REG7: 49758, REG8: 3, REG9: 1000, REG10: 539, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 461, REG7: 49758, REG8: 3, REG9: 1000, REG10: 539, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 461, REG7: 49758, REG8: 3, REG9: 1000, REG10: 539, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 462, REG7: 49758, REG8: 3, REG9: 1000, REG10: 539, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 462, REG7: 49758, REG8: 3, REG9: 1000, REG10: 538, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 462, REG7: 49758, REG8: 3, REG9: 1000, REG10: 538, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 462, REG7: 49758, REG8: 3, REG9: 1000, REG10: 538, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 462, REG7: 49758, REG8: 3, REG9: 1000, REG10: 538, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 462, REG7: 50220, REG8: 3, REG9: 1000, REG10: 538, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 462, REG7: 50220, REG8: 3, REG9: 1000, REG10: 538, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 462, REG7: 50220, REG8: 3, REG9: 1000, REG10: 538, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 463, REG7: 50220, REG8: 3, REG9: 1000, REG10: 538, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 463, REG7: 50220, REG8: 3, REG9: 1000, REG10: 537, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 463, REG7: 50220, REG8: 3, REG9: 1000, REG10: 537, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 463, REG7: 50220, REG8: 3, REG9: 1000, REG10: 537, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 463, REG7: 50220, REG8: 3, REG9: 1000, REG10: 537, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 463, REG7: 50220, REG8: 3, REG9: 1000, REG10: 537, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 463, REG7: 50220, REG8: 3, REG9: 1000, REG10: 537, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 463, REG7: 50220, REG8: 3, REG9: 1000, REG10: 537, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 464, REG7: 50220, REG8: 3, REG9: 1000, REG10: 537, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 464, REG7: 50220, REG8: 3, REG9: 1000, REG10: 536, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 464, REG7: 50220, REG8: 3, REG9: 1000, REG10: 536, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 464, REG7: 50220, REG8: 3, REG9: 1000, REG10: 536, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 464, REG7: 50220, REG8: 3, REG9: 1000, REG10: 536, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 464, REG7: 50220, REG8: 3, REG9: 1000, REG10: 536, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 464, REG7: 50220, REG8: 3, REG9: 1000, REG10: 536, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 464, REG7: 50220, REG8: 3, REG9: 1000, REG10: 536, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 465, REG7: 50220, REG8: 3, REG9: 1000, REG10: 536, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 465, REG7: 50220, REG8: 3, REG9: 1000, REG10: 535, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 465, REG7: 50220, REG8: 3, REG9: 1000, REG10: 535, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 465, REG7: 50220, REG8: 3, REG9: 1000, REG10: 535, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 465, REG7: 50220, REG8: 3, REG9: 1000, REG10: 535, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 465, REG7: 50685, REG8: 3, REG9: 1000, REG10: 535, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 465, REG7: 50685, REG8: 3, REG9: 1000, REG10: 535, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 465, REG7: 50685, REG8: 3, REG9: 1000, REG10: 535, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 466, REG7: 50685, REG8: 3, REG9: 1000, REG10: 535, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 466, REG7: 50685, REG8: 3, REG9: 1000, REG10: 534, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 466, REG7: 50685, REG8: 3, REG9: 1000, REG10: 534, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 466, REG7: 50685, REG8: 3, REG9: 1000, REG10: 534, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 466, REG7: 50685, REG8: 3, REG9: 1000, REG10: 534, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 466, REG7: 50685, REG8: 3, REG9: 1000, REG10: 534, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 466, REG7: 50685, REG8: 3, REG9: 1000, REG10: 534, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 466, REG7: 50685, REG8: 3, REG9: 1000, REG10: 534, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 467, REG7: 50685, REG8: 3, REG9: 1000, REG10: 534, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 467, REG7: 50685, REG8: 3, REG9: 1000, REG10: 533, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 467, REG7: 50685, REG8: 3, REG9: 1000, REG10: 533, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 467, REG7: 50685, REG8: 3, REG9: 1000, REG10: 533, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 467, REG7: 50685, REG8: 3, REG9: 1000, REG10: 533, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 467, REG7: 50685, REG8: 3, REG9: 1000, REG10: 533, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 467, REG7: 50685, REG8: 3, REG9: 1000, REG10: 533, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 467, REG7: 50685, REG8: 3, REG9: 1000, REG10: 533, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 468, REG7: 50685, REG8: 3, REG9: 1000, REG10: 533, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 468, REG7: 50685, REG8: 3, REG9: 1000, REG10: 532, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 468, REG7: 50685, REG8: 3, REG9: 1000, REG10: 532, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 468, REG7: 50685, REG8: 3, REG9: 1000, REG10: 532, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 468, REG7: 50685, REG8: 3, REG9: 1000, REG10: 532, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 468, REG7: 51153, REG8: 3, REG9: 1000, REG10: 532, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 468, REG7: 51153, REG8: 3, REG9: 1000, REG10: 532, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 468, REG7: 51153, REG8: 3, REG9: 1000, REG10: 532, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 469, REG7: 51153, REG8: 3, REG9: 1000, REG10: 532, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 469, REG7: 51153, REG8: 3, REG9: 1000, REG10: 531, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 469, REG7: 51153, REG8: 3, REG9: 1000, REG10: 531, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 469, REG7: 51153, REG8: 3, REG9: 1000, REG10: 531, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 469, REG7: 51153, REG8: 3, REG9: 1000, REG10: 531, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 469, REG7: 51153, REG8: 3, REG9: 1000, REG10: 531, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 469, REG7: 51153, REG8: 3, REG9: 1000, REG10: 531, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 469, REG7: 51153, REG8: 3, REG9: 1000, REG10: 531, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 470, REG7: 51153, REG8: 3, REG9: 1000, REG10: 531, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 470, REG7: 51153, REG8: 3, REG9: 1000, REG10: 530, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 470, REG7: 51153, REG8: 3, REG9: 1000, REG10: 530, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 470, REG7: 51153, REG8: 3, REG9: 1000, REG10: 530, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 470, REG7: 51153, REG8: 3, REG9: 1000, REG10: 530, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 470, REG7: 51153, REG8: 3, REG9: 1000, REG10: 530, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 470, REG7: 51153, REG8: 3, REG9: 1000, REG10: 530, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 470, REG7: 51623, REG8: 3, REG9: 1000, REG10: 530, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 470, REG7: 51623, REG8: 3, REG9: 1000, REG10: 530, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 470, REG7: 51623, REG8: 3, REG9: 1000, REG10: 530, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 471, REG7: 51623, REG8: 3, REG9: 1000, REG10: 530, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 471, REG7: 51623, REG8: 3, REG9: 1000, REG10: 529, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 471, REG7: 51623, REG8: 3, REG9: 1000, REG10: 529, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 471, REG7: 51623, REG8: 3, REG9: 1000, REG10: 529, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 471, REG7: 51623, REG8: 3, REG9: 1000, REG10: 529, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 471, REG7: 52094, REG8: 3, REG9: 1000, REG10: 529, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 471, REG7: 52094, REG8: 3, REG9: 1000, REG10: 529, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 471, REG7: 52094, REG8: 3, REG9: 1000, REG10: 529, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 472, REG7: 52094, REG8: 3, REG9: 1000, REG10: 529, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 472, REG7: 52094, REG8: 3, REG9: 1000, REG10: 528, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 472, REG7: 52094, REG8: 3, REG9: 1000, REG10: 528, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 472, REG7: 52094, REG8: 3, REG9: 1000, REG10: 528, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 472, REG7: 52094, REG8: 3, REG9: 1000, REG10: 528, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 472, REG7: 52094, REG8: 3, REG9: 1000, REG10: 528, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 472, REG7: 52094, REG8: 3, REG9: 1000, REG10: 528, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 472, REG7: 52094, REG8: 3, REG9: 1000, REG10: 528, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 473, REG7: 52094, REG8: 3, REG9: 1000, REG10: 528, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 473, REG7: 52094, REG8: 3, REG9: 1000, REG10: 527, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 473, REG7: 52094, REG8: 3, REG9: 1000, REG10: 527, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 473, REG7: 52094, REG8: 3, REG9: 1000, REG10: 527, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 473, REG7: 52094, REG8: 3, REG9: 1000, REG10: 527, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 473, REG7: 52094, REG8: 3, REG9: 1000, REG10: 527, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 473, REG7: 52094, REG8: 3, REG9: 1000, REG10: 527, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 473, REG7: 52094, REG8: 3, REG9: 1000, REG10: 527, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 474, REG7: 52094, REG8: 3, REG9: 1000, REG10: 527, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 474, REG7: 52094, REG8: 3, REG9: 1000, REG10: 526, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 474, REG7: 52094, REG8: 3, REG9: 1000, REG10: 526, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 474, REG7: 52094, REG8: 3, REG9: 1000, REG10: 526, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 474, REG7: 52094, REG8: 3, REG9: 1000, REG10: 526, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 474, REG7: 52568, REG8: 3, REG9: 1000, REG10: 526, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 474, REG7: 52568, REG8: 3, REG9: 1000, REG10: 526, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 474, REG7: 52568, REG8: 3, REG9: 1000, REG10: 526, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 475, REG7: 52568, REG8: 3, REG9: 1000, REG10: 526, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 475, REG7: 52568, REG8: 3, REG9: 1000, REG10: 525, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 475, REG7: 52568, REG8: 3, REG9: 1000, REG10: 525, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 475, REG7: 52568, REG8: 3, REG9: 1000, REG10: 525, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 475, REG7: 52568, REG8: 3, REG9: 1000, REG10: 525, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 475, REG7: 52568, REG8: 3, REG9: 1000, REG10: 525, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 475, REG7: 52568, REG8: 3, REG9: 1000, REG10: 525, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 475, REG7: 53043, REG8: 3, REG9: 1000, REG10: 525, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 475, REG7: 53043, REG8: 3, REG9: 1000, REG10: 525, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 475, REG7: 53043, REG8: 3, REG9: 1000, REG10: 525, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 476, REG7: 53043, REG8: 3, REG9: 1000, REG10: 525, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 476, REG7: 53043, REG8: 3, REG9: 1000, REG10: 524, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 476, REG7: 53043, REG8: 3, REG9: 1000, REG10: 524, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 476, REG7: 53043, REG8: 3, REG9: 1000, REG10: 524, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 476, REG7: 53043, REG8: 3, REG9: 1000, REG10: 524, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 476, REG7: 53043, REG8: 3, REG9: 1000, REG10: 524, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 476, REG7: 53043, REG8: 3, REG9: 1000, REG10: 524, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 476, REG7: 53043, REG8: 3, REG9: 1000, REG10: 524, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 477, REG7: 53043, REG8: 3, REG9: 1000, REG10: 524, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 477, REG7: 53043, REG8: 3, REG9: 1000, REG10: 523, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 477, REG7: 53043, REG8: 3, REG9: 1000, REG10: 523, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 477, REG7: 53043, REG8: 3, REG9: 1000, REG10: 523, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 477, REG7: 53043, REG8: 3, REG9: 1000, REG10: 523, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 477, REG7: 53520, REG8: 3, REG9: 1000, REG10: 523, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 477, REG7: 53520, REG8: 3, REG9: 1000, REG10: 523, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 477, REG7: 53520, REG8: 3, REG9: 1000, REG10: 523, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 478, REG7: 53520, REG8: 3, REG9: 1000, REG10: 523, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 478, REG7: 53520, REG8: 3, REG9: 1000, REG10: 522, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 478, REG7: 53520, REG8: 3, REG9: 1000, REG10: 522, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 478, REG7: 53520, REG8: 3, REG9: 1000, REG10: 522, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 478, REG7: 53520, REG8: 3, REG9: 1000, REG10: 522, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 478, REG7: 53520, REG8: 3, REG9: 1000, REG10: 522, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 478, REG7: 53520, REG8: 3, REG9: 1000, REG10: 522, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 478, REG7: 53520, REG8: 3, REG9: 1000, REG10: 522, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 479, REG7: 53520, REG8: 3, REG9: 1000, REG10: 522, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 479, REG7: 53520, REG8: 3, REG9: 1000, REG10: 521, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 479, REG7: 53520, REG8: 3, REG9: 1000, REG10: 521, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 479, REG7: 53520, REG8: 3, REG9: 1000, REG10: 521, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 479, REG7: 53520, REG8: 3, REG9: 1000, REG10: 521, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 479, REG7: 53520, REG8: 3, REG9: 1000, REG10: 521, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 479, REG7: 53520, REG8: 3, REG9: 1000, REG10: 521, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 479, REG7: 53520, REG8: 3, REG9: 1000, REG10: 521, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 480, REG7: 53520, REG8: 3, REG9: 1000, REG10: 521, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 480, REG7: 53520, REG8: 3, REG9: 1000, REG10: 520, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 480, REG7: 53520, REG8: 3, REG9: 1000, REG10: 520, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 480, REG7: 53520, REG8: 3, REG9: 1000, REG10: 520, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 480, REG7: 53520, REG8: 3, REG9: 1000, REG10: 520, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 480, REG7: 54000, REG8: 3, REG9: 1000, REG10: 520, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 480, REG7: 54000, REG8: 3, REG9: 1000, REG10: 520, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 480, REG7: 54000, REG8: 3, REG9: 1000, REG10: 520, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 481, REG7: 54000, REG8: 3, REG9: 1000, REG10: 520, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 481, REG7: 54000, REG8: 3, REG9: 1000, REG10: 519, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 481, REG7: 54000, REG8: 3, REG9: 1000, REG10: 519, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 481, REG7: 54000, REG8: 3, REG9: 1000, REG10: 519, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 481, REG7: 54000, REG8: 3, REG9: 1000, REG10: 519, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 481, REG7: 54000, REG8: 3, REG9: 1000, REG10: 519, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 481, REG7: 54000, REG8: 3, REG9: 1000, REG10: 519, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 481, REG7: 54000, REG8: 3, REG9: 1000, REG10: 519, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 482, REG7: 54000, REG8: 3, REG9: 1000, REG10: 519, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 482, REG7: 54000, REG8: 3, REG9: 1000, REG10: 518, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 482, REG7: 54000, REG8: 3, REG9: 1000, REG10: 518, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 482, REG7: 54000, REG8: 3, REG9: 1000, REG10: 518, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 482, REG7: 54000, REG8: 3, REG9: 1000, REG10: 518, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 482, REG7: 54000, REG8: 3, REG9: 1000, REG10: 518, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 482, REG7: 54000, REG8: 3, REG9: 1000, REG10: 518, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 482, REG7: 54000, REG8: 3, REG9: 1000, REG10: 518, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 483, REG7: 54000, REG8: 3, REG9: 1000, REG10: 518, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 483, REG7: 54000, REG8: 3, REG9: 1000, REG10: 517, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 483, REG7: 54000, REG8: 3, REG9: 1000, REG10: 517, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 483, REG7: 54000, REG8: 3, REG9: 1000, REG10: 517, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 483, REG7: 54000, REG8: 3, REG9: 1000, REG10: 517, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 483, REG7: 54483, REG8: 3, REG9: 1000, REG10: 517, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 483, REG7: 54483, REG8: 3, REG9: 1000, REG10: 517, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 483, REG7: 54483, REG8: 3, REG9: 1000, REG10: 517, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 484, REG7: 54483, REG8: 3, REG9: 1000, REG10: 517, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 484, REG7: 54483, REG8: 3, REG9: 1000, REG10: 516, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 484, REG7: 54483, REG8: 3, REG9: 1000, REG10: 516, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 484, REG7: 54483, REG8: 3, REG9: 1000, REG10: 516, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 484, REG7: 54483, REG8: 3, REG9: 1000, REG10: 516, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 484, REG7: 54483, REG8: 3, REG9: 1000, REG10: 516, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 484, REG7: 54483, REG8: 3, REG9: 1000, REG10: 516, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 484, REG7: 54483, REG8: 3, REG9: 1000, REG10: 516, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 485, REG7: 54483, REG8: 3, REG9: 1000, REG10: 516, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 485, REG7: 54483, REG8: 3, REG9: 1000, REG10: 515, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 485, REG7: 54483, REG8: 3, REG9: 1000, REG10: 515, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 485, REG7: 54483, REG8: 3, REG9: 1000, REG10: 515, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 485, REG7: 54483, REG8: 3, REG9: 1000, REG10: 515, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 485, REG7: 54483, REG8: 3, REG9: 1000, REG10: 515, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 485, REG7: 54483, REG8: 3, REG9: 1000, REG10: 515, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 485, REG7: 54968, REG8: 3, REG9: 1000, REG10: 515, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 485, REG7: 54968, REG8: 3, REG9: 1000, REG10: 515, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 485, REG7: 54968, REG8: 3, REG9: 1000, REG10: 515, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 486, REG7: 54968, REG8: 3, REG9: 1000, REG10: 515, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 486, REG7: 54968, REG8: 3, REG9: 1000, REG10: 514, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 486, REG7: 54968, REG8: 3, REG9: 1000, REG10: 514, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 486, REG7: 54968, REG8: 3, REG9: 1000, REG10: 514, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 486, REG7: 54968, REG8: 3, REG9: 1000, REG10: 514, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 486, REG7: 55454, REG8: 3, REG9: 1000, REG10: 514, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 486, REG7: 55454, REG8: 3, REG9: 1000, REG10: 514, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 486, REG7: 55454, REG8: 3, REG9: 1000, REG10: 514, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 487, REG7: 55454, REG8: 3, REG9: 1000, REG10: 514, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 487, REG7: 55454, REG8: 3, REG9: 1000, REG10: 513, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 487, REG7: 55454, REG8: 3, REG9: 1000, REG10: 513, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 487, REG7: 55454, REG8: 3, REG9: 1000, REG10: 513, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 487, REG7: 55454, REG8: 3, REG9: 1000, REG10: 513, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 487, REG7: 55454, REG8: 3, REG9: 1000, REG10: 513, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 487, REG7: 55454, REG8: 3, REG9: 1000, REG10: 513, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 487, REG7: 55454, REG8: 3, REG9: 1000, REG10: 513, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 488, REG7: 55454, REG8: 3, REG9: 1000, REG10: 513, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 488, REG7: 55454, REG8: 3, REG9: 1000, REG10: 512, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 488, REG7: 55454, REG8: 3, REG9: 1000, REG10: 512, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 488, REG7: 55454, REG8: 3, REG9: 1000, REG10: 512, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 488, REG7: 55454, REG8: 3, REG9: 1000, REG10: 512, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 488, REG7: 55454, REG8: 3, REG9: 1000, REG10: 512, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 488, REG7: 55454, REG8: 3, REG9: 1000, REG10: 512, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 488, REG7: 55454, REG8: 3, REG9: 1000, REG10: 512, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 489, REG7: 55454, REG8: 3, REG9: 1000, REG10: 512, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 489, REG7: 55454, REG8: 3, REG9: 1000, REG10: 511, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 489, REG7: 55454, REG8: 3, REG9: 1000, REG10: 511, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 489, REG7: 55454, REG8: 3, REG9: 1000, REG10: 511, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 489, REG7: 55454, REG8: 3, REG9: 1000, REG10: 511, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 489, REG7: 55943, REG8: 3, REG9: 1000, REG10: 511, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 489, REG7: 55943, REG8: 3, REG9: 1000, REG10: 511, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 489, REG7: 55943, REG8: 3, REG9: 1000, REG10: 511, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 490, REG7: 55943, REG8: 3, REG9: 1000, REG10: 511, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 490, REG7: 55943, REG8: 3, REG9: 1000, REG10: 510, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 490, REG7: 55943, REG8: 3, REG9: 1000, REG10: 510, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 490, REG7: 55943, REG8: 3, REG9: 1000, REG10: 510, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 490, REG7: 55943, REG8: 3, REG9: 1000, REG10: 510, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 490, REG7: 55943, REG8: 3, REG9: 1000, REG10: 510, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 490, REG7: 55943, REG8: 3, REG9: 1000, REG10: 510, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 490, REG7: 56433, REG8: 3, REG9: 1000, REG10: 510, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 490, REG7: 56433, REG8: 3, REG9: 1000, REG10: 510, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 490, REG7: 56433, REG8: 3, REG9: 1000, REG10: 510, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 491, REG7: 56433, REG8: 3, REG9: 1000, REG10: 510, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 491, REG7: 56433, REG8: 3, REG9: 1000, REG10: 509, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 491, REG7: 56433, REG8: 3, REG9: 1000, REG10: 509, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 491, REG7: 56433, REG8: 3, REG9: 1000, REG10: 509, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 491, REG7: 56433, REG8: 3, REG9: 1000, REG10: 509, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 491, REG7: 56433, REG8: 3, REG9: 1000, REG10: 509, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 491, REG7: 56433, REG8: 3, REG9: 1000, REG10: 509, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 491, REG7: 56433, REG8: 3, REG9: 1000, REG10: 509, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 492, REG7: 56433, REG8: 3, REG9: 1000, REG10: 509, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 492, REG7: 56433, REG8: 3, REG9: 1000, REG10: 508, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 492, REG7: 56433, REG8: 3, REG9: 1000, REG10: 508, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 492, REG7: 56433, REG8: 3, REG9: 1000, REG10: 508, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 492, REG7: 56433, REG8: 3, REG9: 1000, REG10: 508, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 492, REG7: 56925, REG8: 3, REG9: 1000, REG10: 508, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 492, REG7: 56925, REG8: 3, REG9: 1000, REG10: 508, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 492, REG7: 56925, REG8: 3, REG9: 1000, REG10: 508, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 493, REG7: 56925, REG8: 3, REG9: 1000, REG10: 508, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 493, REG7: 56925, REG8: 3, REG9: 1000, REG10: 507, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 493, REG7: 56925, REG8: 3, REG9: 1000, REG10: 507, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 493, REG7: 56925, REG8: 3, REG9: 1000, REG10: 507, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 493, REG7: 56925, REG8: 3, REG9: 1000, REG10: 507, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 493, REG7: 56925, REG8: 3, REG9: 1000, REG10: 507, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 493, REG7: 56925, REG8: 3, REG9: 1000, REG10: 507, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 493, REG7: 56925, REG8: 3, REG9: 1000, REG10: 507, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 494, REG7: 56925, REG8: 3, REG9: 1000, REG10: 507, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 494, REG7: 56925, REG8: 3, REG9: 1000, REG10: 506, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 494, REG7: 56925, REG8: 3, REG9: 1000, REG10: 506, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 494, REG7: 56925, REG8: 3, REG9: 1000, REG10: 506, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 494, REG7: 56925, REG8: 3, REG9: 1000, REG10: 506, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 494, REG7: 56925, REG8: 3, REG9: 1000, REG10: 506, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 494, REG7: 56925, REG8: 3, REG9: 1000, REG10: 506, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 494, REG7: 56925, REG8: 3, REG9: 1000, REG10: 506, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 495, REG7: 56925, REG8: 3, REG9: 1000, REG10: 506, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 495, REG7: 56925, REG8: 3, REG9: 1000, REG10: 505, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 495, REG7: 56925, REG8: 3, REG9: 1000, REG10: 505, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 495, REG7: 56925, REG8: 3, REG9: 1000, REG10: 505, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 495, REG7: 56925, REG8: 3, REG9: 1000, REG10: 505, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 495, REG7: 57420, REG8: 3, REG9: 1000, REG10: 505, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 495, REG7: 57420, REG8: 3, REG9: 1000, REG10: 505, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 495, REG7: 57420, REG8: 3, REG9: 1000, REG10: 505, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 496, REG7: 57420, REG8: 3, REG9: 1000, REG10: 505, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 496, REG7: 57420, REG8: 3, REG9: 1000, REG10: 504, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 496, REG7: 57420, REG8: 3, REG9: 1000, REG10: 504, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 496, REG7: 57420, REG8: 3, REG9: 1000, REG10: 504, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 496, REG7: 57420, REG8: 3, REG9: 1000, REG10: 504, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 496, REG7: 57420, REG8: 3, REG9: 1000, REG10: 504, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 496, REG7: 57420, REG8: 3, REG9: 1000, REG10: 504, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 496, REG7: 57420, REG8: 3, REG9: 1000, REG10: 504, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 497, REG7: 57420, REG8: 3, REG9: 1000, REG10: 504, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 497, REG7: 57420, REG8: 3, REG9: 1000, REG10: 503, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 497, REG7: 57420, REG8: 3, REG9: 1000, REG10: 503, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 497, REG7: 57420, REG8: 3, REG9: 1000, REG10: 503, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 497, REG7: 57420, REG8: 3, REG9: 1000, REG10: 503, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 497, REG7: 57420, REG8: 3, REG9: 1000, REG10: 503, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 497, REG7: 57420, REG8: 3, REG9: 1000, REG10: 503, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 497, REG7: 57420, REG8: 3, REG9: 1000, REG10: 503, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 498, REG7: 57420, REG8: 3, REG9: 1000, REG10: 503, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 498, REG7: 57420, REG8: 3, REG9: 1000, REG10: 502, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 498, REG7: 57420, REG8: 3, REG9: 1000, REG10: 502, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 498, REG7: 57420, REG8: 3, REG9: 1000, REG10: 502, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 498, REG7: 57420, REG8: 3, REG9: 1000, REG10: 502, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 498, REG7: 57918, REG8: 3, REG9: 1000, REG10: 502, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 498, REG7: 57918, REG8: 3, REG9: 1000, REG10: 502, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 498, REG7: 57918, REG8: 3, REG9: 1000, REG10: 502, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 499, REG7: 57918, REG8: 3, REG9: 1000, REG10: 502, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 499, REG7: 57918, REG8: 3, REG9: 1000, REG10: 501, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 499, REG7: 57918, REG8: 3, REG9: 1000, REG10: 501, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 499, REG7: 57918, REG8: 3, REG9: 1000, REG10: 501, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 499, REG7: 57918, REG8: 3, REG9: 1000, REG10: 501, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 499, REG7: 57918, REG8: 3, REG9: 1000, REG10: 501, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 499, REG7: 57918, REG8: 3, REG9: 1000, REG10: 501, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 499, REG7: 57918, REG8: 3, REG9: 1000, REG10: 501, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 500, REG7: 57918, REG8: 3, REG9: 1000, REG10: 501, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 500, REG7: 57918, REG8: 3, REG9: 1000, REG10: 500, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 500, REG7: 57918, REG8: 3, REG9: 1000, REG10: 500, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 500, REG7: 57918, REG8: 3, REG9: 1000, REG10: 500, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 500, REG7: 57918, REG8: 3, REG9: 1000, REG10: 500, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 500, REG7: 57918, REG8: 3, REG9: 1000, REG10: 500, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 500, REG7: 57918, REG8: 3, REG9: 1000, REG10: 500, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 500, REG7: 58418, REG8: 3, REG9: 1000, REG10: 500, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 500, REG7: 58418, REG8: 3, REG9: 1000, REG10: 500, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 500, REG7: 58418, REG8: 3, REG9: 1000, REG10: 500, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 501, REG7: 58418, REG8: 3, REG9: 1000, REG10: 500, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 501, REG7: 58418, REG8: 3, REG9: 1000, REG10: 499, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 501, REG7: 58418, REG8: 3, REG9: 1000, REG10: 499, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 501, REG7: 58418, REG8: 3, REG9: 1000, REG10: 499, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 501, REG7: 58418, REG8: 3, REG9: 1000, REG10: 499, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 501, REG7: 58919, REG8: 3, REG9: 1000, REG10: 499, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 501, REG7: 58919, REG8: 3, REG9: 1000, REG10: 499, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 501, REG7: 58919, REG8: 3, REG9: 1000, REG10: 499, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 502, REG7: 58919, REG8: 3, REG9: 1000, REG10: 499, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 502, REG7: 58919, REG8: 3, REG9: 1000, REG10: 498, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 502, REG7: 58919, REG8: 3, REG9: 1000, REG10: 498, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 502, REG7: 58919, REG8: 3, REG9: 1000, REG10: 498, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 502, REG7: 58919, REG8: 3, REG9: 1000, REG10: 498, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 502, REG7: 58919, REG8: 3, REG9: 1000, REG10: 498, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 502, REG7: 58919, REG8: 3, REG9: 1000, REG10: 498, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 502, REG7: 58919, REG8: 3, REG9: 1000, REG10: 498, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 503, REG7: 58919, REG8: 3, REG9: 1000, REG10: 498, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 503, REG7: 58919, REG8: 3, REG9: 1000, REG10: 497, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 503, REG7: 58919, REG8: 3, REG9: 1000, REG10: 497, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 503, REG7: 58919, REG8: 3, REG9: 1000, REG10: 497, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 503, REG7: 58919, REG8: 3, REG9: 1000, REG10: 497, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 503, REG7: 58919, REG8: 3, REG9: 1000, REG10: 497, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 503, REG7: 58919, REG8: 3, REG9: 1000, REG10: 497, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 503, REG7: 58919, REG8: 3, REG9: 1000, REG10: 497, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 504, REG7: 58919, REG8: 3, REG9: 1000, REG10: 497, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 504, REG7: 58919, REG8: 3, REG9: 1000, REG10: 496, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 504, REG7: 58919, REG8: 3, REG9: 1000, REG10: 496, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 504, REG7: 58919, REG8: 3, REG9: 1000, REG10: 496, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 504, REG7: 58919, REG8: 3, REG9: 1000, REG10: 496, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 504, REG7: 59423, REG8: 3, REG9: 1000, REG10: 496, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 504, REG7: 59423, REG8: 3, REG9: 1000, REG10: 496, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 504, REG7: 59423, REG8: 3, REG9: 1000, REG10: 496, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 505, REG7: 59423, REG8: 3, REG9: 1000, REG10: 496, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 505, REG7: 59423, REG8: 3, REG9: 1000, REG10: 495, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 505, REG7: 59423, REG8: 3, REG9: 1000, REG10: 495, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 505, REG7: 59423, REG8: 3, REG9: 1000, REG10: 495, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 505, REG7: 59423, REG8: 3, REG9: 1000, REG10: 495, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 505, REG7: 59423, REG8: 3, REG9: 1000, REG10: 495, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 505, REG7: 59423, REG8: 3, REG9: 1000, REG10: 495, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 505, REG7: 59928, REG8: 3, REG9: 1000, REG10: 495, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 505, REG7: 59928, REG8: 3, REG9: 1000, REG10: 495, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 505, REG7: 59928, REG8: 3, REG9: 1000, REG10: 495, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 506, REG7: 59928, REG8: 3, REG9: 1000, REG10: 495, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 506, REG7: 59928, REG8: 3, REG9: 1000, REG10: 494, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 506, REG7: 59928, REG8: 3, REG9: 1000, REG10: 494, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 506, REG7: 59928, REG8: 3, REG9: 1000, REG10: 494, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 506, REG7: 59928, REG8: 3, REG9: 1000, REG10: 494, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 506, REG7: 59928, REG8: 3, REG9: 1000, REG10: 494, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 506, REG7: 59928, REG8: 3, REG9: 1000, REG10: 494, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 506, REG7: 59928, REG8: 3, REG9: 1000, REG10: 494, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 507, REG7: 59928, REG8: 3, REG9: 1000, REG10: 494, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 507, REG7: 59928, REG8: 3, REG9: 1000, REG10: 493, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 507, REG7: 59928, REG8: 3, REG9: 1000, REG10: 493, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 507, REG7: 59928, REG8: 3, REG9: 1000, REG10: 493, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 507, REG7: 59928, REG8: 3, REG9: 1000, REG10: 493, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 507, REG7: 60435, REG8: 3, REG9: 1000, REG10: 493, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 507, REG7: 60435, REG8: 3, REG9: 1000, REG10: 493, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 507, REG7: 60435, REG8: 3, REG9: 1000, REG10: 493, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 508, REG7: 60435, REG8: 3, REG9: 1000, REG10: 493, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 508, REG7: 60435, REG8: 3, REG9: 1000, REG10: 492, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 508, REG7: 60435, REG8: 3, REG9: 1000, REG10: 492, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 508, REG7: 60435, REG8: 3, REG9: 1000, REG10: 492, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 508, REG7: 60435, REG8: 3, REG9: 1000, REG10: 492, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 508, REG7: 60435, REG8: 3, REG9: 1000, REG10: 492, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 508, REG7: 60435, REG8: 3, REG9: 1000, REG10: 492, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 508, REG7: 60435, REG8: 3, REG9: 1000, REG10: 492, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 509, REG7: 60435, REG8: 3, REG9: 1000, REG10: 492, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 509, REG7: 60435, REG8: 3, REG9: 1000, REG10: 491, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 509, REG7: 60435, REG8: 3, REG9: 1000, REG10: 491, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 509, REG7: 60435, REG8: 3, REG9: 1000, REG10: 491, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 509, REG7: 60435, REG8: 3, REG9: 1000, REG10: 491, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 509, REG7: 60435, REG8: 3, REG9: 1000, REG10: 491, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 509, REG7: 60435, REG8: 3, REG9: 1000, REG10: 491, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 509, REG7: 60435, REG8: 3, REG9: 1000, REG10: 491, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 510, REG7: 60435, REG8: 3, REG9: 1000, REG10: 491, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 510, REG7: 60435, REG8: 3, REG9: 1000, REG10: 490, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 510, REG7: 60435, REG8: 3, REG9: 1000, REG10: 490, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 510, REG7: 60435, REG8: 3, REG9: 1000, REG10: 490, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 510, REG7: 60435, REG8: 3, REG9: 1000, REG10: 490, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 510, REG7: 60945, REG8: 3, REG9: 1000, REG10: 490, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 510, REG7: 60945, REG8: 3, REG9: 1000, REG10: 490, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 510, REG7: 60945, REG8: 3, REG9: 1000, REG10: 490, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 511, REG7: 60945, REG8: 3, REG9: 1000, REG10: 490, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 511, REG7: 60945, REG8: 3, REG9: 1000, REG10: 489, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 511, REG7: 60945, REG8: 3, REG9: 1000, REG10: 489, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 511, REG7: 60945, REG8: 3, REG9: 1000, REG10: 489, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 511, REG7: 60945, REG8: 3, REG9: 1000, REG10: 489, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 511, REG7: 60945, REG8: 3, REG9: 1000, REG10: 489, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 511, REG7: 60945, REG8: 3, REG9: 1000, REG10: 489, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 511, REG7: 60945, REG8: 3, REG9: 1000, REG10: 489, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 512, REG7: 60945, REG8: 3, REG9: 1000, REG10: 489, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 512, REG7: 60945, REG8: 3, REG9: 1000, REG10: 488, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 512, REG7: 60945, REG8: 3, REG9: 1000, REG10: 488, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 512, REG7: 60945, REG8: 3, REG9: 1000, REG10: 488, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 512, REG7: 60945, REG8: 3, REG9: 1000, REG10: 488, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 512, REG7: 60945, REG8: 3, REG9: 1000, REG10: 488, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 512, REG7: 60945, REG8: 3, REG9: 1000, REG10: 488, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 512, REG7: 60945, REG8: 3, REG9: 1000, REG10: 488, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 513, REG7: 60945, REG8: 3, REG9: 1000, REG10: 488, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 513, REG7: 60945, REG8: 3, REG9: 1000, REG10: 487, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 513, REG7: 60945, REG8: 3, REG9: 1000, REG10: 487, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 513, REG7: 60945, REG8: 3, REG9: 1000, REG10: 487, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 513, REG7: 60945, REG8: 3, REG9: 1000, REG10: 487, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 513, REG7: 61458, REG8: 3, REG9: 1000, REG10: 487, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 513, REG7: 61458, REG8: 3, REG9: 1000, REG10: 487, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 513, REG7: 61458, REG8: 3, REG9: 1000, REG10: 487, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 514, REG7: 61458, REG8: 3, REG9: 1000, REG10: 487, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 514, REG7: 61458, REG8: 3, REG9: 1000, REG10: 486, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 514, REG7: 61458, REG8: 3, REG9: 1000, REG10: 486, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 514, REG7: 61458, REG8: 3, REG9: 1000, REG10: 486, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 514, REG7: 61458, REG8: 3, REG9: 1000, REG10: 486, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 514, REG7: 61458, REG8: 3, REG9: 1000, REG10: 486, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 514, REG7: 61458, REG8: 3, REG9: 1000, REG10: 486, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 514, REG7: 61458, REG8: 3, REG9: 1000, REG10: 486, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 515, REG7: 61458, REG8: 3, REG9: 1000, REG10: 486, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 515, REG7: 61458, REG8: 3, REG9: 1000, REG10: 485, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 515, REG7: 61458, REG8: 3, REG9: 1000, REG10: 485, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 515, REG7: 61458, REG8: 3, REG9: 1000, REG10: 485, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 515, REG7: 61458, REG8: 3, REG9: 1000, REG10: 485, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 515, REG7: 61458, REG8: 3, REG9: 1000, REG10: 485, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 515, REG7: 61458, REG8: 3, REG9: 1000, REG10: 485, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 515, REG7: 61973, REG8: 3, REG9: 1000, REG10: 485, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 515, REG7: 61973, REG8: 3, REG9: 1000, REG10: 485, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 515, REG7: 61973, REG8: 3, REG9: 1000, REG10: 485, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 516, REG7: 61973, REG8: 3, REG9: 1000, REG10: 485, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 516, REG7: 61973, REG8: 3, REG9: 1000, REG10: 484, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 516, REG7: 61973, REG8: 3, REG9: 1000, REG10: 484, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 516, REG7: 61973, REG8: 3, REG9: 1000, REG10: 484, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 516, REG7: 61973, REG8: 3, REG9: 1000, REG10: 484, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 516, REG7: 62489, REG8: 3, REG9: 1000, REG10: 484, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 516, REG7: 62489, REG8: 3, REG9: 1000, REG10: 484, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 516, REG7: 62489, REG8: 3, REG9: 1000, REG10: 484, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 517, REG7: 62489, REG8: 3, REG9: 1000, REG10: 484, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 517, REG7: 62489, REG8: 3, REG9: 1000, REG10: 483, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 517, REG7: 62489, REG8: 3, REG9: 1000, REG10: 483, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 517, REG7: 62489, REG8: 3, REG9: 1000, REG10: 483, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 517, REG7: 62489, REG8: 3, REG9: 1000, REG10: 483, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 517, REG7: 62489, REG8: 3, REG9: 1000, REG10: 483, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 517, REG7: 62489, REG8: 3, REG9: 1000, REG10: 483, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 517, REG7: 62489, REG8: 3, REG9: 1000, REG10: 483, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 518, REG7: 62489, REG8: 3, REG9: 1000, REG10: 483, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 518, REG7: 62489, REG8: 3, REG9: 1000, REG10: 482, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 518, REG7: 62489, REG8: 3, REG9: 1000, REG10: 482, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 518, REG7: 62489, REG8: 3, REG9: 1000, REG10: 482, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 518, REG7: 62489, REG8: 3, REG9: 1000, REG10: 482, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 518, REG7: 62489, REG8: 3, REG9: 1000, REG10: 482, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 518, REG7: 62489, REG8: 3, REG9: 1000, REG10: 482, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 518, REG7: 62489, REG8: 3, REG9: 1000, REG10: 482, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 519, REG7: 62489, REG8: 3, REG9: 1000, REG10: 482, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 519, REG7: 62489, REG8: 3, REG9: 1000, REG10: 481, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 519, REG7: 62489, REG8: 3, REG9: 1000, REG10: 481, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 519, REG7: 62489, REG8: 3, REG9: 1000, REG10: 481, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 519, REG7: 62489, REG8: 3, REG9: 1000, REG10: 481, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 519, REG7: 63008, REG8: 3, REG9: 1000, REG10: 481, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 519, REG7: 63008, REG8: 3, REG9: 1000, REG10: 481, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 519, REG7: 63008, REG8: 3, REG9: 1000, REG10: 481, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 520, REG7: 63008, REG8: 3, REG9: 1000, REG10: 481, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 520, REG7: 63008, REG8: 3, REG9: 1000, REG10: 480, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 520, REG7: 63008, REG8: 3, REG9: 1000, REG10: 480, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 520, REG7: 63008, REG8: 3, REG9: 1000, REG10: 480, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 520, REG7: 63008, REG8: 3, REG9: 1000, REG10: 480, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 520, REG7: 63008, REG8: 3, REG9: 1000, REG10: 480, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 520, REG7: 63008, REG8: 3, REG9: 1000, REG10: 480, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 520, REG7: 63528, REG8: 3, REG9: 1000, REG10: 480, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 520, REG7: 63528, REG8: 3, REG9: 1000, REG10: 480, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 520, REG7: 63528, REG8: 3, REG9: 1000, REG10: 480, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 521, REG7: 63528, REG8: 3, REG9: 1000, REG10: 480, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 521, REG7: 63528, REG8: 3, REG9: 1000, REG10: 479, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 521, REG7: 63528, REG8: 3, REG9: 1000, REG10: 479, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 521, REG7: 63528, REG8: 3, REG9: 1000, REG10: 479, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 521, REG7: 63528, REG8: 3, REG9: 1000, REG10: 479, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 521, REG7: 63528, REG8: 3, REG9: 1000, REG10: 479, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 521, REG7: 63528, REG8: 3, REG9: 1000, REG10: 479, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 521, REG7: 63528, REG8: 3, REG9: 1000, REG10: 479, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 522, REG7: 63528, REG8: 3, REG9: 1000, REG10: 479, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 522, REG7: 63528, REG8: 3, REG9: 1000, REG10: 478, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 522, REG7: 63528, REG8: 3, REG9: 1000, REG10: 478, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 522, REG7: 63528, REG8: 3, REG9: 1000, REG10: 478, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 522, REG7: 63528, REG8: 3, REG9: 1000, REG10: 478, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 522, REG7: 64050, REG8: 3, REG9: 1000, REG10: 478, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 522, REG7: 64050, REG8: 3, REG9: 1000, REG10: 478, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 522, REG7: 64050, REG8: 3, REG9: 1000, REG10: 478, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 523, REG7: 64050, REG8: 3, REG9: 1000, REG10: 478, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 523, REG7: 64050, REG8: 3, REG9: 1000, REG10: 477, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 523, REG7: 64050, REG8: 3, REG9: 1000, REG10: 477, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 523, REG7: 64050, REG8: 3, REG9: 1000, REG10: 477, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 523, REG7: 64050, REG8: 3, REG9: 1000, REG10: 477, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 523, REG7: 64050, REG8: 3, REG9: 1000, REG10: 477, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 523, REG7: 64050, REG8: 3, REG9: 1000, REG10: 477, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 523, REG7: 64050, REG8: 3, REG9: 1000, REG10: 477, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 524, REG7: 64050, REG8: 3, REG9: 1000, REG10: 477, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 524, REG7: 64050, REG8: 3, REG9: 1000, REG10: 476, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 524, REG7: 64050, REG8: 3, REG9: 1000, REG10: 476, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 524, REG7: 64050, REG8: 3, REG9: 1000, REG10: 476, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 524, REG7: 64050, REG8: 3, REG9: 1000, REG10: 476, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 524, REG7: 64050, REG8: 3, REG9: 1000, REG10: 476, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 524, REG7: 64050, REG8: 3, REG9: 1000, REG10: 476, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 524, REG7: 64050, REG8: 3, REG9: 1000, REG10: 476, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 525, REG7: 64050, REG8: 3, REG9: 1000, REG10: 476, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 525, REG7: 64050, REG8: 3, REG9: 1000, REG10: 475, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 525, REG7: 64050, REG8: 3, REG9: 1000, REG10: 475, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 525, REG7: 64050, REG8: 3, REG9: 1000, REG10: 475, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 525, REG7: 64050, REG8: 3, REG9: 1000, REG10: 475, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 525, REG7: 64575, REG8: 3, REG9: 1000, REG10: 475, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 525, REG7: 64575, REG8: 3, REG9: 1000, REG10: 475, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 525, REG7: 64575, REG8: 3, REG9: 1000, REG10: 475, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 526, REG7: 64575, REG8: 3, REG9: 1000, REG10: 475, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 526, REG7: 64575, REG8: 3, REG9: 1000, REG10: 474, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 526, REG7: 64575, REG8: 3, REG9: 1000, REG10: 474, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 526, REG7: 64575, REG8: 3, REG9: 1000, REG10: 474, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 526, REG7: 64575, REG8: 3, REG9: 1000, REG10: 474, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 526, REG7: 64575, REG8: 3, REG9: 1000, REG10: 474, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 526, REG7: 64575, REG8: 3, REG9: 1000, REG10: 474, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 526, REG7: 64575, REG8: 3, REG9: 1000, REG10: 474, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 527, REG7: 64575, REG8: 3, REG9: 1000, REG10: 474, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 527, REG7: 64575, REG8: 3, REG9: 1000, REG10: 473, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 527, REG7: 64575, REG8: 3, REG9: 1000, REG10: 473, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 527, REG7: 64575, REG8: 3, REG9: 1000, REG10: 473, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 527, REG7: 64575, REG8: 3, REG9: 1000, REG10: 473, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 527, REG7: 64575, REG8: 3, REG9: 1000, REG10: 473, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 527, REG7: 64575, REG8: 3, REG9: 1000, REG10: 473, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 527, REG7: 64575, REG8: 3, REG9: 1000, REG10: 473, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 528, REG7: 64575, REG8: 3, REG9: 1000, REG10: 473, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 528, REG7: 64575, REG8: 3, REG9: 1000, REG10: 472, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 528, REG7: 64575, REG8: 3, REG9: 1000, REG10: 472, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 528, REG7: 64575, REG8: 3, REG9: 1000, REG10: 472, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 528, REG7: 64575, REG8: 3, REG9: 1000, REG10: 472, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 528, REG7: 65103, REG8: 3, REG9: 1000, REG10: 472, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 528, REG7: 65103, REG8: 3, REG9: 1000, REG10: 472, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 528, REG7: 65103, REG8: 3, REG9: 1000, REG10: 472, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 529, REG7: 65103, REG8: 3, REG9: 1000, REG10: 472, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 529, REG7: 65103, REG8: 3, REG9: 1000, REG10: 471, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 529, REG7: 65103, REG8: 3, REG9: 1000, REG10: 471, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 529, REG7: 65103, REG8: 3, REG9: 1000, REG10: 471, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 529, REG7: 65103, REG8: 3, REG9: 1000, REG10: 471, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 529, REG7: 65103, REG8: 3, REG9: 1000, REG10: 471, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 529, REG7: 65103, REG8: 3, REG9: 1000, REG10: 471, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 529, REG7: 65103, REG8: 3, REG9: 1000, REG10: 471, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 530, REG7: 65103, REG8: 3, REG9: 1000, REG10: 471, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 530, REG7: 65103, REG8: 3, REG9: 1000, REG10: 470, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 530, REG7: 65103, REG8: 3, REG9: 1000, REG10: 470, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 530, REG7: 65103, REG8: 3, REG9: 1000, REG10: 470, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 530, REG7: 65103, REG8: 3, REG9: 1000, REG10: 470, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 530, REG7: 65103, REG8: 3, REG9: 1000, REG10: 470, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 530, REG7: 65103, REG8: 3, REG9: 1000, REG10: 470, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 530, REG7: 65633, REG8: 3, REG9: 1000, REG10: 470, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 530, REG7: 65633, REG8: 3, REG9: 1000, REG10: 470, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 530, REG7: 65633, REG8: 3, REG9: 1000, REG10: 470, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 531, REG7: 65633, REG8: 3, REG9: 1000, REG10: 470, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 531, REG7: 65633, REG8: 3, REG9: 1000, REG10: 469, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 531, REG7: 65633, REG8: 3, REG9: 1000, REG10: 469, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 531, REG7: 65633, REG8: 3, REG9: 1000, REG10: 469, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 531, REG7: 65633, REG8: 3, REG9: 1000, REG10: 469, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 531, REG7: 66164, REG8: 3, REG9: 1000, REG10: 469, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 531, REG7: 66164, REG8: 3, REG9: 1000, REG10: 469, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 531, REG7: 66164, REG8: 3, REG9: 1000, REG10: 469, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 532, REG7: 66164, REG8: 3, REG9: 1000, REG10: 469, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 532, REG7: 66164, REG8: 3, REG9: 1000, REG10: 468, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 532, REG7: 66164, REG8: 3, REG9: 1000, REG10: 468, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 532, REG7: 66164, REG8: 3, REG9: 1000, REG10: 468, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 532, REG7: 66164, REG8: 3, REG9: 1000, REG10: 468, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 532, REG7: 66164, REG8: 3, REG9: 1000, REG10: 468, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 532, REG7: 66164, REG8: 3, REG9: 1000, REG10: 468, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 532, REG7: 66164, REG8: 3, REG9: 1000, REG10: 468, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 533, REG7: 66164, REG8: 3, REG9: 1000, REG10: 468, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 533, REG7: 66164, REG8: 3, REG9: 1000, REG10: 467, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 533, REG7: 66164, REG8: 3, REG9: 1000, REG10: 467, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 533, REG7: 66164, REG8: 3, REG9: 1000, REG10: 467, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 533, REG7: 66164, REG8: 3, REG9: 1000, REG10: 467, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 533, REG7: 66164, REG8: 3, REG9: 1000, REG10: 467, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 533, REG7: 66164, REG8: 3, REG9: 1000, REG10: 467, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 533, REG7: 66164, REG8: 3, REG9: 1000, REG10: 467, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 534, REG7: 66164, REG8: 3, REG9: 1000, REG10: 467, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 534, REG7: 66164, REG8: 3, REG9: 1000, REG10: 466, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 534, REG7: 66164, REG8: 3, REG9: 1000, REG10: 466, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 534, REG7: 66164, REG8: 3, REG9: 1000, REG10: 466, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 534, REG7: 66164, REG8: 3, REG9: 1000, REG10: 466, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 534, REG7: 66698, REG8: 3, REG9: 1000, REG10: 466, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 534, REG7: 66698, REG8: 3, REG9: 1000, REG10: 466, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 534, REG7: 66698, REG8: 3, REG9: 1000, REG10: 466, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 535, REG7: 66698, REG8: 3, REG9: 1000, REG10: 466, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 535, REG7: 66698, REG8: 3, REG9: 1000, REG10: 465, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 535, REG7: 66698, REG8: 3, REG9: 1000, REG10: 465, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 535, REG7: 66698, REG8: 3, REG9: 1000, REG10: 465, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 535, REG7: 66698, REG8: 3, REG9: 1000, REG10: 465, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 535, REG7: 66698, REG8: 3, REG9: 1000, REG10: 465, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 535, REG7: 66698, REG8: 3, REG9: 1000, REG10: 465, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 535, REG7: 67233, REG8: 3, REG9: 1000, REG10: 465, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 535, REG7: 67233, REG8: 3, REG9: 1000, REG10: 465, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 535, REG7: 67233, REG8: 3, REG9: 1000, REG10: 465, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 536, REG7: 67233, REG8: 3, REG9: 1000, REG10: 465, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 536, REG7: 67233, REG8: 3, REG9: 1000, REG10: 464, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 536, REG7: 67233, REG8: 3, REG9: 1000, REG10: 464, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 536, REG7: 67233, REG8: 3, REG9: 1000, REG10: 464, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 536, REG7: 67233, REG8: 3, REG9: 1000, REG10: 464, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 536, REG7: 67233, REG8: 3, REG9: 1000, REG10: 464, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 536, REG7: 67233, REG8: 3, REG9: 1000, REG10: 464, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 536, REG7: 67233, REG8: 3, REG9: 1000, REG10: 464, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 537, REG7: 67233, REG8: 3, REG9: 1000, REG10: 464, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 537, REG7: 67233, REG8: 3, REG9: 1000, REG10: 463, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 537, REG7: 67233, REG8: 3, REG9: 1000, REG10: 463, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 537, REG7: 67233, REG8: 3, REG9: 1000, REG10: 463, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 537, REG7: 67233, REG8: 3, REG9: 1000, REG10: 463, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 537, REG7: 67770, REG8: 3, REG9: 1000, REG10: 463, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 537, REG7: 67770, REG8: 3, REG9: 1000, REG10: 463, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 537, REG7: 67770, REG8: 3, REG9: 1000, REG10: 463, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 538, REG7: 67770, REG8: 3, REG9: 1000, REG10: 463, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 538, REG7: 67770, REG8: 3, REG9: 1000, REG10: 462, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 538, REG7: 67770, REG8: 3, REG9: 1000, REG10: 462, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 538, REG7: 67770, REG8: 3, REG9: 1000, REG10: 462, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 538, REG7: 67770, REG8: 3, REG9: 1000, REG10: 462, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 538, REG7: 67770, REG8: 3, REG9: 1000, REG10: 462, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 538, REG7: 67770, REG8: 3, REG9: 1000, REG10: 462, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 538, REG7: 67770, REG8: 3, REG9: 1000, REG10: 462, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 539, REG7: 67770, REG8: 3, REG9: 1000, REG10: 462, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 539, REG7: 67770, REG8: 3, REG9: 1000, REG10: 461, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 539, REG7: 67770, REG8: 3, REG9: 1000, REG10: 461, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 539, REG7: 67770, REG8: 3, REG9: 1000, REG10: 461, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 539, REG7: 67770, REG8: 3, REG9: 1000, REG10: 461, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 539, REG7: 67770, REG8: 3, REG9: 1000, REG10: 461, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 539, REG7: 67770, REG8: 3, REG9: 1000, REG10: 461, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 539, REG7: 67770, REG8: 3, REG9: 1000, REG10: 461, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 540, REG7: 67770, REG8: 3, REG9: 1000, REG10: 461, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 540, REG7: 67770, REG8: 3, REG9: 1000, REG10: 460, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 540, REG7: 67770, REG8: 3, REG9: 1000, REG10: 460, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 540, REG7: 67770, REG8: 3, REG9: 1000, REG10: 460, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 540, REG7: 67770, REG8: 3, REG9: 1000, REG10: 460, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 540, REG7: 68310, REG8: 3, REG9: 1000, REG10: 460, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 540, REG7: 68310, REG8: 3, REG9: 1000, REG10: 460, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 540, REG7: 68310, REG8: 3, REG9: 1000, REG10: 460, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 541, REG7: 68310, REG8: 3, REG9: 1000, REG10: 460, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 541, REG7: 68310, REG8: 3, REG9: 1000, REG10: 459, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 541, REG7: 68310, REG8: 3, REG9: 1000, REG10: 459, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 541, REG7: 68310, REG8: 3, REG9: 1000, REG10: 459, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 541, REG7: 68310, REG8: 3, REG9: 1000, REG10: 459, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 541, REG7: 68310, REG8: 3, REG9: 1000, REG10: 459, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 541, REG7: 68310, REG8: 3, REG9: 1000, REG10: 459, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 541, REG7: 68310, REG8: 3, REG9: 1000, REG10: 459, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 542, REG7: 68310, REG8: 3, REG9: 1000, REG10: 459, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 542, REG7: 68310, REG8: 3, REG9: 1000, REG10: 458, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 542, REG7: 68310, REG8: 3, REG9: 1000, REG10: 458, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 542, REG7: 68310, REG8: 3, REG9: 1000, REG10: 458, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 542, REG7: 68310, REG8: 3, REG9: 1000, REG10: 458, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 542, REG7: 68310, REG8: 3, REG9: 1000, REG10: 458, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 542, REG7: 68310, REG8: 3, REG9: 1000, REG10: 458, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 542, REG7: 68310, REG8: 3, REG9: 1000, REG10: 458, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 543, REG7: 68310, REG8: 3, REG9: 1000, REG10: 458, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 543, REG7: 68310, REG8: 3, REG9: 1000, REG10: 457, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 543, REG7: 68310, REG8: 3, REG9: 1000, REG10: 457, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 543, REG7: 68310, REG8: 3, REG9: 1000, REG10: 457, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 543, REG7: 68310, REG8: 3, REG9: 1000, REG10: 457, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 543, REG7: 68853, REG8: 3, REG9: 1000, REG10: 457, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 543, REG7: 68853, REG8: 3, REG9: 1000, REG10: 457, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 543, REG7: 68853, REG8: 3, REG9: 1000, REG10: 457, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 544, REG7: 68853, REG8: 3, REG9: 1000, REG10: 457, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 544, REG7: 68853, REG8: 3, REG9: 1000, REG10: 456, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 544, REG7: 68853, REG8: 3, REG9: 1000, REG10: 456, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 544, REG7: 68853, REG8: 3, REG9: 1000, REG10: 456, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 544, REG7: 68853, REG8: 3, REG9: 1000, REG10: 456, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 544, REG7: 68853, REG8: 3, REG9: 1000, REG10: 456, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 544, REG7: 68853, REG8: 3, REG9: 1000, REG10: 456, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 544, REG7: 68853, REG8: 3, REG9: 1000, REG10: 456, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 545, REG7: 68853, REG8: 3, REG9: 1000, REG10: 456, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 545, REG7: 68853, REG8: 3, REG9: 1000, REG10: 455, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 545, REG7: 68853, REG8: 3, REG9: 1000, REG10: 455, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 545, REG7: 68853, REG8: 3, REG9: 1000, REG10: 455, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 545, REG7: 68853, REG8: 3, REG9: 1000, REG10: 455, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 545, REG7: 68853, REG8: 3, REG9: 1000, REG10: 455, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 545, REG7: 68853, REG8: 3, REG9: 1000, REG10: 455, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 545, REG7: 69398, REG8: 3, REG9: 1000, REG10: 455, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 545, REG7: 69398, REG8: 3, REG9: 1000, REG10: 455, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 545, REG7: 69398, REG8: 3, REG9: 1000, REG10: 455, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 546, REG7: 69398, REG8: 3, REG9: 1000, REG10: 455, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 546, REG7: 69398, REG8: 3, REG9: 1000, REG10: 454, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 546, REG7: 69398, REG8: 3, REG9: 1000, REG10: 454, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 546, REG7: 69398, REG8: 3, REG9: 1000, REG10: 454, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 546, REG7: 69398, REG8: 3, REG9: 1000, REG10: 454, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 546, REG7: 69944, REG8: 3, REG9: 1000, REG10: 454, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 546, REG7: 69944, REG8: 3, REG9: 1000, REG10: 454, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 546, REG7: 69944, REG8: 3, REG9: 1000, REG10: 454, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 547, REG7: 69944, REG8: 3, REG9: 1000, REG10: 454, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 547, REG7: 69944, REG8: 3, REG9: 1000, REG10: 453, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 547, REG7: 69944, REG8: 3, REG9: 1000, REG10: 453, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 547, REG7: 69944, REG8: 3, REG9: 1000, REG10: 453, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 547, REG7: 69944, REG8: 3, REG9: 1000, REG10: 453, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 547, REG7: 69944, REG8: 3, REG9: 1000, REG10: 453, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 547, REG7: 69944, REG8: 3, REG9: 1000, REG10: 453, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 547, REG7: 69944, REG8: 3, REG9: 1000, REG10: 453, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 548, REG7: 69944, REG8: 3, REG9: 1000, REG10: 453, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 548, REG7: 69944, REG8: 3, REG9: 1000, REG10: 452, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 548, REG7: 69944, REG8: 3, REG9: 1000, REG10: 452, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 548, REG7: 69944, REG8: 3, REG9: 1000, REG10: 452, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 548, REG7: 69944, REG8: 3, REG9: 1000, REG10: 452, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 548, REG7: 69944, REG8: 3, REG9: 1000, REG10: 452, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 548, REG7: 69944, REG8: 3, REG9: 1000, REG10: 452, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 548, REG7: 69944, REG8: 3, REG9: 1000, REG10: 452, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 549, REG7: 69944, REG8: 3, REG9: 1000, REG10: 452, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 549, REG7: 69944, REG8: 3, REG9: 1000, REG10: 451, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 549, REG7: 69944, REG8: 3, REG9: 1000, REG10: 451, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 549, REG7: 69944, REG8: 3, REG9: 1000, REG10: 451, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 549, REG7: 69944, REG8: 3, REG9: 1000, REG10: 451, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 549, REG7: 70493, REG8: 3, REG9: 1000, REG10: 451, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 549, REG7: 70493, REG8: 3, REG9: 1000, REG10: 451, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 549, REG7: 70493, REG8: 3, REG9: 1000, REG10: 451, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 550, REG7: 70493, REG8: 3, REG9: 1000, REG10: 451, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 550, REG7: 70493, REG8: 3, REG9: 1000, REG10: 450, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 550, REG7: 70493, REG8: 3, REG9: 1000, REG10: 450, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 550, REG7: 70493, REG8: 3, REG9: 1000, REG10: 450, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 550, REG7: 70493, REG8: 3, REG9: 1000, REG10: 450, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 550, REG7: 70493, REG8: 3, REG9: 1000, REG10: 450, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 550, REG7: 70493, REG8: 3, REG9: 1000, REG10: 450, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 550, REG7: 71043, REG8: 3, REG9: 1000, REG10: 450, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 550, REG7: 71043, REG8: 3, REG9: 1000, REG10: 450, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 550, REG7: 71043, REG8: 3, REG9: 1000, REG10: 450, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 551, REG7: 71043, REG8: 3, REG9: 1000, REG10: 450, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 551, REG7: 71043, REG8: 3, REG9: 1000, REG10: 449, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 551, REG7: 71043, REG8: 3, REG9: 1000, REG10: 449, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 551, REG7: 71043, REG8: 3, REG9: 1000, REG10: 449, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 551, REG7: 71043, REG8: 3, REG9: 1000, REG10: 449, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 551, REG7: 71043, REG8: 3, REG9: 1000, REG10: 449, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 551, REG7: 71043, REG8: 3, REG9: 1000, REG10: 449, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 551, REG7: 71043, REG8: 3, REG9: 1000, REG10: 449, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 552, REG7: 71043, REG8: 3, REG9: 1000, REG10: 449, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 552, REG7: 71043, REG8: 3, REG9: 1000, REG10: 448, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 552, REG7: 71043, REG8: 3, REG9: 1000, REG10: 448, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 552, REG7: 71043, REG8: 3, REG9: 1000, REG10: 448, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 552, REG7: 71043, REG8: 3, REG9: 1000, REG10: 448, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 552, REG7: 71595, REG8: 3, REG9: 1000, REG10: 448, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 552, REG7: 71595, REG8: 3, REG9: 1000, REG10: 448, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 552, REG7: 71595, REG8: 3, REG9: 1000, REG10: 448, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 553, REG7: 71595, REG8: 3, REG9: 1000, REG10: 448, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 553, REG7: 71595, REG8: 3, REG9: 1000, REG10: 447, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 553, REG7: 71595, REG8: 3, REG9: 1000, REG10: 447, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 553, REG7: 71595, REG8: 3, REG9: 1000, REG10: 447, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 553, REG7: 71595, REG8: 3, REG9: 1000, REG10: 447, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 553, REG7: 71595, REG8: 3, REG9: 1000, REG10: 447, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 553, REG7: 71595, REG8: 3, REG9: 1000, REG10: 447, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 553, REG7: 71595, REG8: 3, REG9: 1000, REG10: 447, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 554, REG7: 71595, REG8: 3, REG9: 1000, REG10: 447, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 554, REG7: 71595, REG8: 3, REG9: 1000, REG10: 446, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 554, REG7: 71595, REG8: 3, REG9: 1000, REG10: 446, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 554, REG7: 71595, REG8: 3, REG9: 1000, REG10: 446, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 554, REG7: 71595, REG8: 3, REG9: 1000, REG10: 446, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 554, REG7: 71595, REG8: 3, REG9: 1000, REG10: 446, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 554, REG7: 71595, REG8: 3, REG9: 1000, REG10: 446, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 554, REG7: 71595, REG8: 3, REG9: 1000, REG10: 446, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 555, REG7: 71595, REG8: 3, REG9: 1000, REG10: 446, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 555, REG7: 71595, REG8: 3, REG9: 1000, REG10: 445, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 555, REG7: 71595, REG8: 3, REG9: 1000, REG10: 445, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 555, REG7: 71595, REG8: 3, REG9: 1000, REG10: 445, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 555, REG7: 71595, REG8: 3, REG9: 1000, REG10: 445, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 555, REG7: 72150, REG8: 3, REG9: 1000, REG10: 445, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 555, REG7: 72150, REG8: 3, REG9: 1000, REG10: 445, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 555, REG7: 72150, REG8: 3, REG9: 1000, REG10: 445, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 556, REG7: 72150, REG8: 3, REG9: 1000, REG10: 445, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 556, REG7: 72150, REG8: 3, REG9: 1000, REG10: 444, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 556, REG7: 72150, REG8: 3, REG9: 1000, REG10: 444, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 556, REG7: 72150, REG8: 3, REG9: 1000, REG10: 444, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 556, REG7: 72150, REG8: 3, REG9: 1000, REG10: 444, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 556, REG7: 72150, REG8: 3, REG9: 1000, REG10: 444, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 556, REG7: 72150, REG8: 3, REG9: 1000, REG10: 444, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 556, REG7: 72150, REG8: 3, REG9: 1000, REG10: 444, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 557, REG7: 72150, REG8: 3, REG9: 1000, REG10: 444, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 557, REG7: 72150, REG8: 3, REG9: 1000, REG10: 443, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 557, REG7: 72150, REG8: 3, REG9: 1000, REG10: 443, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 557, REG7: 72150, REG8: 3, REG9: 1000, REG10: 443, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 557, REG7: 72150, REG8: 3, REG9: 1000, REG10: 443, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 557, REG7: 72150, REG8: 3, REG9: 1000, REG10: 443, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 557, REG7: 72150, REG8: 3, REG9: 1000, REG10: 443, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 557, REG7: 72150, REG8: 3, REG9: 1000, REG10: 443, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 558, REG7: 72150, REG8: 3, REG9: 1000, REG10: 443, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 558, REG7: 72150, REG8: 3, REG9: 1000, REG10: 442, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 558, REG7: 72150, REG8: 3, REG9: 1000, REG10: 442, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 558, REG7: 72150, REG8: 3, REG9: 1000, REG10: 442, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 558, REG7: 72150, REG8: 3, REG9: 1000, REG10: 442, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 558, REG7: 72708, REG8: 3, REG9: 1000, REG10: 442, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 558, REG7: 72708, REG8: 3, REG9: 1000, REG10: 442, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 558, REG7: 72708, REG8: 3, REG9: 1000, REG10: 442, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 559, REG7: 72708, REG8: 3, REG9: 1000, REG10: 442, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 559, REG7: 72708, REG8: 3, REG9: 1000, REG10: 441, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 559, REG7: 72708, REG8: 3, REG9: 1000, REG10: 441, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 559, REG7: 72708, REG8: 3, REG9: 1000, REG10: 441, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 559, REG7: 72708, REG8: 3, REG9: 1000, REG10: 441, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 559, REG7: 72708, REG8: 3, REG9: 1000, REG10: 441, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 559, REG7: 72708, REG8: 3, REG9: 1000, REG10: 441, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 559, REG7: 72708, REG8: 3, REG9: 1000, REG10: 441, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 560, REG7: 72708, REG8: 3, REG9: 1000, REG10: 441, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 560, REG7: 72708, REG8: 3, REG9: 1000, REG10: 440, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 560, REG7: 72708, REG8: 3, REG9: 1000, REG10: 440, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 560, REG7: 72708, REG8: 3, REG9: 1000, REG10: 440, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 560, REG7: 72708, REG8: 3, REG9: 1000, REG10: 440, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 560, REG7: 72708, REG8: 3, REG9: 1000, REG10: 440, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 560, REG7: 72708, REG8: 3, REG9: 1000, REG10: 440, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 560, REG7: 73268, REG8: 3, REG9: 1000, REG10: 440, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 560, REG7: 73268, REG8: 3, REG9: 1000, REG10: 440, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 560, REG7: 73268, REG8: 3, REG9: 1000, REG10: 440, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 561, REG7: 73268, REG8: 3, REG9: 1000, REG10: 440, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 561, REG7: 73268, REG8: 3, REG9: 1000, REG10: 439, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 561, REG7: 73268, REG8: 3, REG9: 1000, REG10: 439, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 561, REG7: 73268, REG8: 3, REG9: 1000, REG10: 439, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 561, REG7: 73268, REG8: 3, REG9: 1000, REG10: 439, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 561, REG7: 73829, REG8: 3, REG9: 1000, REG10: 439, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 561, REG7: 73829, REG8: 3, REG9: 1000, REG10: 439, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 561, REG7: 73829, REG8: 3, REG9: 1000, REG10: 439, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 562, REG7: 73829, REG8: 3, REG9: 1000, REG10: 439, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 562, REG7: 73829, REG8: 3, REG9: 1000, REG10: 438, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 562, REG7: 73829, REG8: 3, REG9: 1000, REG10: 438, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 562, REG7: 73829, REG8: 3, REG9: 1000, REG10: 438, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 562, REG7: 73829, REG8: 3, REG9: 1000, REG10: 438, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 562, REG7: 73829, REG8: 3, REG9: 1000, REG10: 438, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 562, REG7: 73829, REG8: 3, REG9: 1000, REG10: 438, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 562, REG7: 73829, REG8: 3, REG9: 1000, REG10: 438, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 563, REG7: 73829, REG8: 3, REG9: 1000, REG10: 438, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 563, REG7: 73829, REG8: 3, REG9: 1000, REG10: 437, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 563, REG7: 73829, REG8: 3, REG9: 1000, REG10: 437, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 563, REG7: 73829, REG8: 3, REG9: 1000, REG10: 437, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 563, REG7: 73829, REG8: 3, REG9: 1000, REG10: 437, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 563, REG7: 73829, REG8: 3, REG9: 1000, REG10: 437, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 563, REG7: 73829, REG8: 3, REG9: 1000, REG10: 437, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 563, REG7: 73829, REG8: 3, REG9: 1000, REG10: 437, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 564, REG7: 73829, REG8: 3, REG9: 1000, REG10: 437, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 564, REG7: 73829, REG8: 3, REG9: 1000, REG10: 436, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 564, REG7: 73829, REG8: 3, REG9: 1000, REG10: 436, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 564, REG7: 73829, REG8: 3, REG9: 1000, REG10: 436, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 564, REG7: 73829, REG8: 3, REG9: 1000, REG10: 436, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 564, REG7: 74393, REG8: 3, REG9: 1000, REG10: 436, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 564, REG7: 74393, REG8: 3, REG9: 1000, REG10: 436, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 564, REG7: 74393, REG8: 3, REG9: 1000, REG10: 436, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 565, REG7: 74393, REG8: 3, REG9: 1000, REG10: 436, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 565, REG7: 74393, REG8: 3, REG9: 1000, REG10: 435, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 565, REG7: 74393, REG8: 3, REG9: 1000, REG10: 435, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 565, REG7: 74393, REG8: 3, REG9: 1000, REG10: 435, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 565, REG7: 74393, REG8: 3, REG9: 1000, REG10: 435, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 565, REG7: 74393, REG8: 3, REG9: 1000, REG10: 435, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 565, REG7: 74393, REG8: 3, REG9: 1000, REG10: 435, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 565, REG7: 74958, REG8: 3, REG9: 1000, REG10: 435, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 565, REG7: 74958, REG8: 3, REG9: 1000, REG10: 435, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 565, REG7: 74958, REG8: 3, REG9: 1000, REG10: 435, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 566, REG7: 74958, REG8: 3, REG9: 1000, REG10: 435, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 566, REG7: 74958, REG8: 3, REG9: 1000, REG10: 434, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 566, REG7: 74958, REG8: 3, REG9: 1000, REG10: 434, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 566, REG7: 74958, REG8: 3, REG9: 1000, REG10: 434, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 566, REG7: 74958, REG8: 3, REG9: 1000, REG10: 434, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 566, REG7: 74958, REG8: 3, REG9: 1000, REG10: 434, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 566, REG7: 74958, REG8: 3, REG9: 1000, REG10: 434, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 566, REG7: 74958, REG8: 3, REG9: 1000, REG10: 434, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 567, REG7: 74958, REG8: 3, REG9: 1000, REG10: 434, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 567, REG7: 74958, REG8: 3, REG9: 1000, REG10: 433, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 567, REG7: 74958, REG8: 3, REG9: 1000, REG10: 433, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 567, REG7: 74958, REG8: 3, REG9: 1000, REG10: 433, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 567, REG7: 74958, REG8: 3, REG9: 1000, REG10: 433, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 567, REG7: 75525, REG8: 3, REG9: 1000, REG10: 433, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 567, REG7: 75525, REG8: 3, REG9: 1000, REG10: 433, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 567, REG7: 75525, REG8: 3, REG9: 1000, REG10: 433, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 568, REG7: 75525, REG8: 3, REG9: 1000, REG10: 433, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 568, REG7: 75525, REG8: 3, REG9: 1000, REG10: 432, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 568, REG7: 75525, REG8: 3, REG9: 1000, REG10: 432, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 568, REG7: 75525, REG8: 3, REG9: 1000, REG10: 432, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 568, REG7: 75525, REG8: 3, REG9: 1000, REG10: 432, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 568, REG7: 75525, REG8: 3, REG9: 1000, REG10: 432, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 568, REG7: 75525, REG8: 3, REG9: 1000, REG10: 432, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 568, REG7: 75525, REG8: 3, REG9: 1000, REG10: 432, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 569, REG7: 75525, REG8: 3, REG9: 1000, REG10: 432, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 569, REG7: 75525, REG8: 3, REG9: 1000, REG10: 431, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 569, REG7: 75525, REG8: 3, REG9: 1000, REG10: 431, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 569, REG7: 75525, REG8: 3, REG9: 1000, REG10: 431, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 569, REG7: 75525, REG8: 3, REG9: 1000, REG10: 431, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 569, REG7: 75525, REG8: 3, REG9: 1000, REG10: 431, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 569, REG7: 75525, REG8: 3, REG9: 1000, REG10: 431, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 569, REG7: 75525, REG8: 3, REG9: 1000, REG10: 431, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 570, REG7: 75525, REG8: 3, REG9: 1000, REG10: 431, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 570, REG7: 75525, REG8: 3, REG9: 1000, REG10: 430, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 570, REG7: 75525, REG8: 3, REG9: 1000, REG10: 430, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 570, REG7: 75525, REG8: 3, REG9: 1000, REG10: 430, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 570, REG7: 75525, REG8: 3, REG9: 1000, REG10: 430, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 570, REG7: 76095, REG8: 3, REG9: 1000, REG10: 430, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 570, REG7: 76095, REG8: 3, REG9: 1000, REG10: 430, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 570, REG7: 76095, REG8: 3, REG9: 1000, REG10: 430, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 571, REG7: 76095, REG8: 3, REG9: 1000, REG10: 430, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 571, REG7: 76095, REG8: 3, REG9: 1000, REG10: 429, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 571, REG7: 76095, REG8: 3, REG9: 1000, REG10: 429, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 571, REG7: 76095, REG8: 3, REG9: 1000, REG10: 429, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 571, REG7: 76095, REG8: 3, REG9: 1000, REG10: 429, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 571, REG7: 76095, REG8: 3, REG9: 1000, REG10: 429, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 571, REG7: 76095, REG8: 3, REG9: 1000, REG10: 429, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 571, REG7: 76095, REG8: 3, REG9: 1000, REG10: 429, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 572, REG7: 76095, REG8: 3, REG9: 1000, REG10: 429, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 572, REG7: 76095, REG8: 3, REG9: 1000, REG10: 428, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 572, REG7: 76095, REG8: 3, REG9: 1000, REG10: 428, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 572, REG7: 76095, REG8: 3, REG9: 1000, REG10: 428, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 572, REG7: 76095, REG8: 3, REG9: 1000, REG10: 428, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 572, REG7: 76095, REG8: 3, REG9: 1000, REG10: 428, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 572, REG7: 76095, REG8: 3, REG9: 1000, REG10: 428, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 572, REG7: 76095, REG8: 3, REG9: 1000, REG10: 428, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 573, REG7: 76095, REG8: 3, REG9: 1000, REG10: 428, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 573, REG7: 76095, REG8: 3, REG9: 1000, REG10: 427, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 573, REG7: 76095, REG8: 3, REG9: 1000, REG10: 427, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 573, REG7: 76095, REG8: 3, REG9: 1000, REG10: 427, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 573, REG7: 76095, REG8: 3, REG9: 1000, REG10: 427, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 573, REG7: 76668, REG8: 3, REG9: 1000, REG10: 427, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 573, REG7: 76668, REG8: 3, REG9: 1000, REG10: 427, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 573, REG7: 76668, REG8: 3, REG9: 1000, REG10: 427, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 574, REG7: 76668, REG8: 3, REG9: 1000, REG10: 427, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 574, REG7: 76668, REG8: 3, REG9: 1000, REG10: 426, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 574, REG7: 76668, REG8: 3, REG9: 1000, REG10: 426, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 574, REG7: 76668, REG8: 3, REG9: 1000, REG10: 426, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 574, REG7: 76668, REG8: 3, REG9: 1000, REG10: 426, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 574, REG7: 76668, REG8: 3, REG9: 1000, REG10: 426, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 574, REG7: 76668, REG8: 3, REG9: 1000, REG10: 426, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 574, REG7: 76668, REG8: 3, REG9: 1000, REG10: 426, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 575, REG7: 76668, REG8: 3, REG9: 1000, REG10: 426, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 575, REG7: 76668, REG8: 3, REG9: 1000, REG10: 425, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 575, REG7: 76668, REG8: 3, REG9: 1000, REG10: 425, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 575, REG7: 76668, REG8: 3, REG9: 1000, REG10: 425, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 575, REG7: 76668, REG8: 3, REG9: 1000, REG10: 425, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 575, REG7: 76668, REG8: 3, REG9: 1000, REG10: 425, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 575, REG7: 76668, REG8: 3, REG9: 1000, REG10: 425, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 575, REG7: 77243, REG8: 3, REG9: 1000, REG10: 425, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 575, REG7: 77243, REG8: 3, REG9: 1000, REG10: 425, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 575, REG7: 77243, REG8: 3, REG9: 1000, REG10: 425, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 576, REG7: 77243, REG8: 3, REG9: 1000, REG10: 425, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 576, REG7: 77243, REG8: 3, REG9: 1000, REG10: 424, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 576, REG7: 77243, REG8: 3, REG9: 1000, REG10: 424, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 576, REG7: 77243, REG8: 3, REG9: 1000, REG10: 424, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 576, REG7: 77243, REG8: 3, REG9: 1000, REG10: 424, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 576, REG7: 77819, REG8: 3, REG9: 1000, REG10: 424, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 576, REG7: 77819, REG8: 3, REG9: 1000, REG10: 424, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 576, REG7: 77819, REG8: 3, REG9: 1000, REG10: 424, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 577, REG7: 77819, REG8: 3, REG9: 1000, REG10: 424, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 577, REG7: 77819, REG8: 3, REG9: 1000, REG10: 423, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 577, REG7: 77819, REG8: 3, REG9: 1000, REG10: 423, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 577, REG7: 77819, REG8: 3, REG9: 1000, REG10: 423, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 577, REG7: 77819, REG8: 3, REG9: 1000, REG10: 423, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 577, REG7: 77819, REG8: 3, REG9: 1000, REG10: 423, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 577, REG7: 77819, REG8: 3, REG9: 1000, REG10: 423, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 577, REG7: 77819, REG8: 3, REG9: 1000, REG10: 423, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 578, REG7: 77819, REG8: 3, REG9: 1000, REG10: 423, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 578, REG7: 77819, REG8: 3, REG9: 1000, REG10: 422, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 578, REG7: 77819, REG8: 3, REG9: 1000, REG10: 422, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 578, REG7: 77819, REG8: 3, REG9: 1000, REG10: 422, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 578, REG7: 77819, REG8: 3, REG9: 1000, REG10: 422, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 578, REG7: 77819, REG8: 3, REG9: 1000, REG10: 422, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 578, REG7: 77819, REG8: 3, REG9: 1000, REG10: 422, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 578, REG7: 77819, REG8: 3, REG9: 1000, REG10: 422, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 579, REG7: 77819, REG8: 3, REG9: 1000, REG10: 422, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 579, REG7: 77819, REG8: 3, REG9: 1000, REG10: 421, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 579, REG7: 77819, REG8: 3, REG9: 1000, REG10: 421, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 579, REG7: 77819, REG8: 3, REG9: 1000, REG10: 421, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 579, REG7: 77819, REG8: 3, REG9: 1000, REG10: 421, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 579, REG7: 78398, REG8: 3, REG9: 1000, REG10: 421, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 579, REG7: 78398, REG8: 3, REG9: 1000, REG10: 421, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 579, REG7: 78398, REG8: 3, REG9: 1000, REG10: 421, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 580, REG7: 78398, REG8: 3, REG9: 1000, REG10: 421, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 580, REG7: 78398, REG8: 3, REG9: 1000, REG10: 420, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 580, REG7: 78398, REG8: 3, REG9: 1000, REG10: 420, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 580, REG7: 78398, REG8: 3, REG9: 1000, REG10: 420, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 580, REG7: 78398, REG8: 3, REG9: 1000, REG10: 420, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 580, REG7: 78398, REG8: 3, REG9: 1000, REG10: 420, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 580, REG7: 78398, REG8: 3, REG9: 1000, REG10: 420, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 580, REG7: 78978, REG8: 3, REG9: 1000, REG10: 420, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 580, REG7: 78978, REG8: 3, REG9: 1000, REG10: 420, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 580, REG7: 78978, REG8: 3, REG9: 1000, REG10: 420, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 581, REG7: 78978, REG8: 3, REG9: 1000, REG10: 420, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 581, REG7: 78978, REG8: 3, REG9: 1000, REG10: 419, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 581, REG7: 78978, REG8: 3, REG9: 1000, REG10: 419, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 581, REG7: 78978, REG8: 3, REG9: 1000, REG10: 419, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 581, REG7: 78978, REG8: 3, REG9: 1000, REG10: 419, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 581, REG7: 78978, REG8: 3, REG9: 1000, REG10: 419, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 581, REG7: 78978, REG8: 3, REG9: 1000, REG10: 419, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 581, REG7: 78978, REG8: 3, REG9: 1000, REG10: 419, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 582, REG7: 78978, REG8: 3, REG9: 1000, REG10: 419, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 582, REG7: 78978, REG8: 3, REG9: 1000, REG10: 418, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 582, REG7: 78978, REG8: 3, REG9: 1000, REG10: 418, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 582, REG7: 78978, REG8: 3, REG9: 1000, REG10: 418, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 582, REG7: 78978, REG8: 3, REG9: 1000, REG10: 418, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 582, REG7: 79560, REG8: 3, REG9: 1000, REG10: 418, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 582, REG7: 79560, REG8: 3, REG9: 1000, REG10: 418, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 582, REG7: 79560, REG8: 3, REG9: 1000, REG10: 418, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 583, REG7: 79560, REG8: 3, REG9: 1000, REG10: 418, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 583, REG7: 79560, REG8: 3, REG9: 1000, REG10: 417, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 583, REG7: 79560, REG8: 3, REG9: 1000, REG10: 417, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 583, REG7: 79560, REG8: 3, REG9: 1000, REG10: 417, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 583, REG7: 79560, REG8: 3, REG9: 1000, REG10: 417, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 583, REG7: 79560, REG8: 3, REG9: 1000, REG10: 417, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 583, REG7: 79560, REG8: 3, REG9: 1000, REG10: 417, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 583, REG7: 79560, REG8: 3, REG9: 1000, REG10: 417, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 584, REG7: 79560, REG8: 3, REG9: 1000, REG10: 417, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 584, REG7: 79560, REG8: 3, REG9: 1000, REG10: 416, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 584, REG7: 79560, REG8: 3, REG9: 1000, REG10: 416, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 584, REG7: 79560, REG8: 3, REG9: 1000, REG10: 416, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 584, REG7: 79560, REG8: 3, REG9: 1000, REG10: 416, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 584, REG7: 79560, REG8: 3, REG9: 1000, REG10: 416, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 584, REG7: 79560, REG8: 3, REG9: 1000, REG10: 416, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 584, REG7: 79560, REG8: 3, REG9: 1000, REG10: 416, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 585, REG7: 79560, REG8: 3, REG9: 1000, REG10: 416, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 585, REG7: 79560, REG8: 3, REG9: 1000, REG10: 415, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 585, REG7: 79560, REG8: 3, REG9: 1000, REG10: 415, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 585, REG7: 79560, REG8: 3, REG9: 1000, REG10: 415, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 585, REG7: 79560, REG8: 3, REG9: 1000, REG10: 415, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 585, REG7: 80145, REG8: 3, REG9: 1000, REG10: 415, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 585, REG7: 80145, REG8: 3, REG9: 1000, REG10: 415, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 585, REG7: 80145, REG8: 3, REG9: 1000, REG10: 415, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 586, REG7: 80145, REG8: 3, REG9: 1000, REG10: 415, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 586, REG7: 80145, REG8: 3, REG9: 1000, REG10: 414, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 586, REG7: 80145, REG8: 3, REG9: 1000, REG10: 414, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 586, REG7: 80145, REG8: 3, REG9: 1000, REG10: 414, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 586, REG7: 80145, REG8: 3, REG9: 1000, REG10: 414, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 586, REG7: 80145, REG8: 3, REG9: 1000, REG10: 414, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 586, REG7: 80145, REG8: 3, REG9: 1000, REG10: 414, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 586, REG7: 80145, REG8: 3, REG9: 1000, REG10: 414, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 587, REG7: 80145, REG8: 3, REG9: 1000, REG10: 414, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 587, REG7: 80145, REG8: 3, REG9: 1000, REG10: 413, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 587, REG7: 80145, REG8: 3, REG9: 1000, REG10: 413, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 587, REG7: 80145, REG8: 3, REG9: 1000, REG10: 413, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 587, REG7: 80145, REG8: 3, REG9: 1000, REG10: 413, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 587, REG7: 80145, REG8: 3, REG9: 1000, REG10: 413, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 587, REG7: 80145, REG8: 3, REG9: 1000, REG10: 413, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 587, REG7: 80145, REG8: 3, REG9: 1000, REG10: 413, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 588, REG7: 80145, REG8: 3, REG9: 1000, REG10: 413, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 588, REG7: 80145, REG8: 3, REG9: 1000, REG10: 412, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 588, REG7: 80145, REG8: 3, REG9: 1000, REG10: 412, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 588, REG7: 80145, REG8: 3, REG9: 1000, REG10: 412, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 588, REG7: 80145, REG8: 3, REG9: 1000, REG10: 412, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 588, REG7: 80733, REG8: 3, REG9: 1000, REG10: 412, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 588, REG7: 80733, REG8: 3, REG9: 1000, REG10: 412, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 588, REG7: 80733, REG8: 3, REG9: 1000, REG10: 412, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 589, REG7: 80733, REG8: 3, REG9: 1000, REG10: 412, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 589, REG7: 80733, REG8: 3, REG9: 1000, REG10: 411, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 589, REG7: 80733, REG8: 3, REG9: 1000, REG10: 411, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 589, REG7: 80733, REG8: 3, REG9: 1000, REG10: 411, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 589, REG7: 80733, REG8: 3, REG9: 1000, REG10: 411, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 589, REG7: 80733, REG8: 3, REG9: 1000, REG10: 411, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 589, REG7: 80733, REG8: 3, REG9: 1000, REG10: 411, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 589, REG7: 80733, REG8: 3, REG9: 1000, REG10: 411, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 590, REG7: 80733, REG8: 3, REG9: 1000, REG10: 411, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 590, REG7: 80733, REG8: 3, REG9: 1000, REG10: 410, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 590, REG7: 80733, REG8: 3, REG9: 1000, REG10: 410, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 590, REG7: 80733, REG8: 3, REG9: 1000, REG10: 410, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 590, REG7: 80733, REG8: 3, REG9: 1000, REG10: 410, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 590, REG7: 80733, REG8: 3, REG9: 1000, REG10: 410, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 590, REG7: 80733, REG8: 3, REG9: 1000, REG10: 410, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 590, REG7: 81323, REG8: 3, REG9: 1000, REG10: 410, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 590, REG7: 81323, REG8: 3, REG9: 1000, REG10: 410, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 590, REG7: 81323, REG8: 3, REG9: 1000, REG10: 410, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 591, REG7: 81323, REG8: 3, REG9: 1000, REG10: 410, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 591, REG7: 81323, REG8: 3, REG9: 1000, REG10: 409, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 591, REG7: 81323, REG8: 3, REG9: 1000, REG10: 409, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 591, REG7: 81323, REG8: 3, REG9: 1000, REG10: 409, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 591, REG7: 81323, REG8: 3, REG9: 1000, REG10: 409, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 591, REG7: 81914, REG8: 3, REG9: 1000, REG10: 409, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 591, REG7: 81914, REG8: 3, REG9: 1000, REG10: 409, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 591, REG7: 81914, REG8: 3, REG9: 1000, REG10: 409, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 592, REG7: 81914, REG8: 3, REG9: 1000, REG10: 409, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 592, REG7: 81914, REG8: 3, REG9: 1000, REG10: 408, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 592, REG7: 81914, REG8: 3, REG9: 1000, REG10: 408, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 592, REG7: 81914, REG8: 3, REG9: 1000, REG10: 408, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 592, REG7: 81914, REG8: 3, REG9: 1000, REG10: 408, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 592, REG7: 81914, REG8: 3, REG9: 1000, REG10: 408, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 592, REG7: 81914, REG8: 3, REG9: 1000, REG10: 408, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 592, REG7: 81914, REG8: 3, REG9: 1000, REG10: 408, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 593, REG7: 81914, REG8: 3, REG9: 1000, REG10: 408, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 593, REG7: 81914, REG8: 3, REG9: 1000, REG10: 407, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 593, REG7: 81914, REG8: 3, REG9: 1000, REG10: 407, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 593, REG7: 81914, REG8: 3, REG9: 1000, REG10: 407, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 593, REG7: 81914, REG8: 3, REG9: 1000, REG10: 407, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 593, REG7: 81914, REG8: 3, REG9: 1000, REG10: 407, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 593, REG7: 81914, REG8: 3, REG9: 1000, REG10: 407, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 593, REG7: 81914, REG8: 3, REG9: 1000, REG10: 407, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 594, REG7: 81914, REG8: 3, REG9: 1000, REG10: 407, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 594, REG7: 81914, REG8: 3, REG9: 1000, REG10: 406, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 594, REG7: 81914, REG8: 3, REG9: 1000, REG10: 406, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 594, REG7: 81914, REG8: 3, REG9: 1000, REG10: 406, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 594, REG7: 81914, REG8: 3, REG9: 1000, REG10: 406, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 594, REG7: 82508, REG8: 3, REG9: 1000, REG10: 406, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 594, REG7: 82508, REG8: 3, REG9: 1000, REG10: 406, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 594, REG7: 82508, REG8: 3, REG9: 1000, REG10: 406, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 595, REG7: 82508, REG8: 3, REG9: 1000, REG10: 406, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 595, REG7: 82508, REG8: 3, REG9: 1000, REG10: 405, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 595, REG7: 82508, REG8: 3, REG9: 1000, REG10: 405, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 595, REG7: 82508, REG8: 3, REG9: 1000, REG10: 405, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 595, REG7: 82508, REG8: 3, REG9: 1000, REG10: 405, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 595, REG7: 82508, REG8: 3, REG9: 1000, REG10: 405, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 595, REG7: 82508, REG8: 3, REG9: 1000, REG10: 405, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 595, REG7: 83103, REG8: 3, REG9: 1000, REG10: 405, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 595, REG7: 83103, REG8: 3, REG9: 1000, REG10: 405, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 595, REG7: 83103, REG8: 3, REG9: 1000, REG10: 405, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 596, REG7: 83103, REG8: 3, REG9: 1000, REG10: 405, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 596, REG7: 83103, REG8: 3, REG9: 1000, REG10: 404, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 596, REG7: 83103, REG8: 3, REG9: 1000, REG10: 404, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 596, REG7: 83103, REG8: 3, REG9: 1000, REG10: 404, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 596, REG7: 83103, REG8: 3, REG9: 1000, REG10: 404, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 596, REG7: 83103, REG8: 3, REG9: 1000, REG10: 404, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 596, REG7: 83103, REG8: 3, REG9: 1000, REG10: 404, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 596, REG7: 83103, REG8: 3, REG9: 1000, REG10: 404, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 597, REG7: 83103, REG8: 3, REG9: 1000, REG10: 404, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 597, REG7: 83103, REG8: 3, REG9: 1000, REG10: 403, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 597, REG7: 83103, REG8: 3, REG9: 1000, REG10: 403, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 597, REG7: 83103, REG8: 3, REG9: 1000, REG10: 403, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 597, REG7: 83103, REG8: 3, REG9: 1000, REG10: 403, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 597, REG7: 83700, REG8: 3, REG9: 1000, REG10: 403, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 597, REG7: 83700, REG8: 3, REG9: 1000, REG10: 403, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 597, REG7: 83700, REG8: 3, REG9: 1000, REG10: 403, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 598, REG7: 83700, REG8: 3, REG9: 1000, REG10: 403, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 598, REG7: 83700, REG8: 3, REG9: 1000, REG10: 402, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 598, REG7: 83700, REG8: 3, REG9: 1000, REG10: 402, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 598, REG7: 83700, REG8: 3, REG9: 1000, REG10: 402, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 598, REG7: 83700, REG8: 3, REG9: 1000, REG10: 402, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 598, REG7: 83700, REG8: 3, REG9: 1000, REG10: 402, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 598, REG7: 83700, REG8: 3, REG9: 1000, REG10: 402, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 598, REG7: 83700, REG8: 3, REG9: 1000, REG10: 402, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 599, REG7: 83700, REG8: 3, REG9: 1000, REG10: 402, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 599, REG7: 83700, REG8: 3, REG9: 1000, REG10: 401, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 599, REG7: 83700, REG8: 3, REG9: 1000, REG10: 401, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 599, REG7: 83700, REG8: 3, REG9: 1000, REG10: 401, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 599, REG7: 83700, REG8: 3, REG9: 1000, REG10: 401, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 599, REG7: 83700, REG8: 3, REG9: 1000, REG10: 401, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 599, REG7: 83700, REG8: 3, REG9: 1000, REG10: 401, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 599, REG7: 83700, REG8: 3, REG9: 1000, REG10: 401, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 600, REG7: 83700, REG8: 3, REG9: 1000, REG10: 401, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 600, REG7: 83700, REG8: 3, REG9: 1000, REG10: 400, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 600, REG7: 83700, REG8: 3, REG9: 1000, REG10: 400, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 600, REG7: 83700, REG8: 3, REG9: 1000, REG10: 400, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 600, REG7: 83700, REG8: 3, REG9: 1000, REG10: 400, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 600, REG7: 84300, REG8: 3, REG9: 1000, REG10: 400, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 600, REG7: 84300, REG8: 3, REG9: 1000, REG10: 400, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 600, REG7: 84300, REG8: 3, REG9: 1000, REG10: 400, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 601, REG7: 84300, REG8: 3, REG9: 1000, REG10: 400, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 601, REG7: 84300, REG8: 3, REG9: 1000, REG10: 399, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 601, REG7: 84300, REG8: 3, REG9: 1000, REG10: 399, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 601, REG7: 84300, REG8: 3, REG9: 1000, REG10: 399, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 601, REG7: 84300, REG8: 3, REG9: 1000, REG10: 399, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 601, REG7: 84300, REG8: 3, REG9: 1000, REG10: 399, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 601, REG7: 84300, REG8: 3, REG9: 1000, REG10: 399, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 601, REG7: 84300, REG8: 3, REG9: 1000, REG10: 399, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 602, REG7: 84300, REG8: 3, REG9: 1000, REG10: 399, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 602, REG7: 84300, REG8: 3, REG9: 1000, REG10: 398, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 602, REG7: 84300, REG8: 3, REG9: 1000, REG10: 398, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 602, REG7: 84300, REG8: 3, REG9: 1000, REG10: 398, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 602, REG7: 84300, REG8: 3, REG9: 1000, REG10: 398, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 602, REG7: 84300, REG8: 3, REG9: 1000, REG10: 398, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 602, REG7: 84300, REG8: 3, REG9: 1000, REG10: 398, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 602, REG7: 84300, REG8: 3, REG9: 1000, REG10: 398, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 603, REG7: 84300, REG8: 3, REG9: 1000, REG10: 398, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 603, REG7: 84300, REG8: 3, REG9: 1000, REG10: 397, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 603, REG7: 84300, REG8: 3, REG9: 1000, REG10: 397, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 603, REG7: 84300, REG8: 3, REG9: 1000, REG10: 397, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 603, REG7: 84300, REG8: 3, REG9: 1000, REG10: 397, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 603, REG7: 84903, REG8: 3, REG9: 1000, REG10: 397, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 603, REG7: 84903, REG8: 3, REG9: 1000, REG10: 397, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 603, REG7: 84903, REG8: 3, REG9: 1000, REG10: 397, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 604, REG7: 84903, REG8: 3, REG9: 1000, REG10: 397, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 604, REG7: 84903, REG8: 3, REG9: 1000, REG10: 396, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 604, REG7: 84903, REG8: 3, REG9: 1000, REG10: 396, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 604, REG7: 84903, REG8: 3, REG9: 1000, REG10: 396, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 604, REG7: 84903, REG8: 3, REG9: 1000, REG10: 396, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 604, REG7: 84903, REG8: 3, REG9: 1000, REG10: 396, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 604, REG7: 84903, REG8: 3, REG9: 1000, REG10: 396, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 604, REG7: 84903, REG8: 3, REG9: 1000, REG10: 396, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 605, REG7: 84903, REG8: 3, REG9: 1000, REG10: 396, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 605, REG7: 84903, REG8: 3, REG9: 1000, REG10: 395, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 605, REG7: 84903, REG8: 3, REG9: 1000, REG10: 395, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 605, REG7: 84903, REG8: 3, REG9: 1000, REG10: 395, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 605, REG7: 84903, REG8: 3, REG9: 1000, REG10: 395, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 605, REG7: 84903, REG8: 3, REG9: 1000, REG10: 395, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 605, REG7: 84903, REG8: 3, REG9: 1000, REG10: 395, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 605, REG7: 85508, REG8: 3, REG9: 1000, REG10: 395, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 605, REG7: 85508, REG8: 3, REG9: 1000, REG10: 395, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 605, REG7: 85508, REG8: 3, REG9: 1000, REG10: 395, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 606, REG7: 85508, REG8: 3, REG9: 1000, REG10: 395, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 606, REG7: 85508, REG8: 3, REG9: 1000, REG10: 394, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 606, REG7: 85508, REG8: 3, REG9: 1000, REG10: 394, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 606, REG7: 85508, REG8: 3, REG9: 1000, REG10: 394, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 606, REG7: 85508, REG8: 3, REG9: 1000, REG10: 394, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 606, REG7: 86114, REG8: 3, REG9: 1000, REG10: 394, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 606, REG7: 86114, REG8: 3, REG9: 1000, REG10: 394, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 606, REG7: 86114, REG8: 3, REG9: 1000, REG10: 394, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 607, REG7: 86114, REG8: 3, REG9: 1000, REG10: 394, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 607, REG7: 86114, REG8: 3, REG9: 1000, REG10: 393, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 607, REG7: 86114, REG8: 3, REG9: 1000, REG10: 393, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 607, REG7: 86114, REG8: 3, REG9: 1000, REG10: 393, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 607, REG7: 86114, REG8: 3, REG9: 1000, REG10: 393, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 607, REG7: 86114, REG8: 3, REG9: 1000, REG10: 393, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 607, REG7: 86114, REG8: 3, REG9: 1000, REG10: 393, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 607, REG7: 86114, REG8: 3, REG9: 1000, REG10: 393, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 608, REG7: 86114, REG8: 3, REG9: 1000, REG10: 393, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 608, REG7: 86114, REG8: 3, REG9: 1000, REG10: 392, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 608, REG7: 86114, REG8: 3, REG9: 1000, REG10: 392, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 608, REG7: 86114, REG8: 3, REG9: 1000, REG10: 392, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 608, REG7: 86114, REG8: 3, REG9: 1000, REG10: 392, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 608, REG7: 86114, REG8: 3, REG9: 1000, REG10: 392, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 608, REG7: 86114, REG8: 3, REG9: 1000, REG10: 392, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 608, REG7: 86114, REG8: 3, REG9: 1000, REG10: 392, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 609, REG7: 86114, REG8: 3, REG9: 1000, REG10: 392, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 609, REG7: 86114, REG8: 3, REG9: 1000, REG10: 391, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 609, REG7: 86114, REG8: 3, REG9: 1000, REG10: 391, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 609, REG7: 86114, REG8: 3, REG9: 1000, REG10: 391, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 609, REG7: 86114, REG8: 3, REG9: 1000, REG10: 391, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 609, REG7: 86723, REG8: 3, REG9: 1000, REG10: 391, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 609, REG7: 86723, REG8: 3, REG9: 1000, REG10: 391, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 609, REG7: 86723, REG8: 3, REG9: 1000, REG10: 391, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 610, REG7: 86723, REG8: 3, REG9: 1000, REG10: 391, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 610, REG7: 86723, REG8: 3, REG9: 1000, REG10: 390, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 610, REG7: 86723, REG8: 3, REG9: 1000, REG10: 390, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 610, REG7: 86723, REG8: 3, REG9: 1000, REG10: 390, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 610, REG7: 86723, REG8: 3, REG9: 1000, REG10: 390, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 610, REG7: 86723, REG8: 3, REG9: 1000, REG10: 390, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 610, REG7: 86723, REG8: 3, REG9: 1000, REG10: 390, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 610, REG7: 87333, REG8: 3, REG9: 1000, REG10: 390, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 610, REG7: 87333, REG8: 3, REG9: 1000, REG10: 390, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 610, REG7: 87333, REG8: 3, REG9: 1000, REG10: 390, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 611, REG7: 87333, REG8: 3, REG9: 1000, REG10: 390, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 611, REG7: 87333, REG8: 3, REG9: 1000, REG10: 389, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 611, REG7: 87333, REG8: 3, REG9: 1000, REG10: 389, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 611, REG7: 87333, REG8: 3, REG9: 1000, REG10: 389, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 611, REG7: 87333, REG8: 3, REG9: 1000, REG10: 389, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 611, REG7: 87333, REG8: 3, REG9: 1000, REG10: 389, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 611, REG7: 87333, REG8: 3, REG9: 1000, REG10: 389, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 611, REG7: 87333, REG8: 3, REG9: 1000, REG10: 389, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 612, REG7: 87333, REG8: 3, REG9: 1000, REG10: 389, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 612, REG7: 87333, REG8: 3, REG9: 1000, REG10: 388, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 612, REG7: 87333, REG8: 3, REG9: 1000, REG10: 388, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 612, REG7: 87333, REG8: 3, REG9: 1000, REG10: 388, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 612, REG7: 87333, REG8: 3, REG9: 1000, REG10: 388, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 612, REG7: 87945, REG8: 3, REG9: 1000, REG10: 388, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 612, REG7: 87945, REG8: 3, REG9: 1000, REG10: 388, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 612, REG7: 87945, REG8: 3, REG9: 1000, REG10: 388, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 613, REG7: 87945, REG8: 3, REG9: 1000, REG10: 388, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 613, REG7: 87945, REG8: 3, REG9: 1000, REG10: 387, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 613, REG7: 87945, REG8: 3, REG9: 1000, REG10: 387, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 613, REG7: 87945, REG8: 3, REG9: 1000, REG10: 387, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 613, REG7: 87945, REG8: 3, REG9: 1000, REG10: 387, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 613, REG7: 87945, REG8: 3, REG9: 1000, REG10: 387, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 613, REG7: 87945, REG8: 3, REG9: 1000, REG10: 387, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 613, REG7: 87945, REG8: 3, REG9: 1000, REG10: 387, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 614, REG7: 87945, REG8: 3, REG9: 1000, REG10: 387, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 614, REG7: 87945, REG8: 3, REG9: 1000, REG10: 386, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 614, REG7: 87945, REG8: 3, REG9: 1000, REG10: 386, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 614, REG7: 87945, REG8: 3, REG9: 1000, REG10: 386, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 614, REG7: 87945, REG8: 3, REG9: 1000, REG10: 386, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 614, REG7: 87945, REG8: 3, REG9: 1000, REG10: 386, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 614, REG7: 87945, REG8: 3, REG9: 1000, REG10: 386, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 614, REG7: 87945, REG8: 3, REG9: 1000, REG10: 386, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 615, REG7: 87945, REG8: 3, REG9: 1000, REG10: 386, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 615, REG7: 87945, REG8: 3, REG9: 1000, REG10: 385, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 615, REG7: 87945, REG8: 3, REG9: 1000, REG10: 385, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 615, REG7: 87945, REG8: 3, REG9: 1000, REG10: 385, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 615, REG7: 87945, REG8: 3, REG9: 1000, REG10: 385, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 615, REG7: 88560, REG8: 3, REG9: 1000, REG10: 385, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 615, REG7: 88560, REG8: 3, REG9: 1000, REG10: 385, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 615, REG7: 88560, REG8: 3, REG9: 1000, REG10: 385, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 616, REG7: 88560, REG8: 3, REG9: 1000, REG10: 385, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 616, REG7: 88560, REG8: 3, REG9: 1000, REG10: 384, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 616, REG7: 88560, REG8: 3, REG9: 1000, REG10: 384, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 616, REG7: 88560, REG8: 3, REG9: 1000, REG10: 384, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 616, REG7: 88560, REG8: 3, REG9: 1000, REG10: 384, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 616, REG7: 88560, REG8: 3, REG9: 1000, REG10: 384, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 616, REG7: 88560, REG8: 3, REG9: 1000, REG10: 384, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 616, REG7: 88560, REG8: 3, REG9: 1000, REG10: 384, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 617, REG7: 88560, REG8: 3, REG9: 1000, REG10: 384, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 617, REG7: 88560, REG8: 3, REG9: 1000, REG10: 383, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 617, REG7: 88560, REG8: 3, REG9: 1000, REG10: 383, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 617, REG7: 88560, REG8: 3, REG9: 1000, REG10: 383, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 617, REG7: 88560, REG8: 3, REG9: 1000, REG10: 383, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 617, REG7: 88560, REG8: 3, REG9: 1000, REG10: 383, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 617, REG7: 88560, REG8: 3, REG9: 1000, REG10: 383, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 617, REG7: 88560, REG8: 3, REG9: 1000, REG10: 383, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 618, REG7: 88560, REG8: 3, REG9: 1000, REG10: 383, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 618, REG7: 88560, REG8: 3, REG9: 1000, REG10: 382, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 618, REG7: 88560, REG8: 3, REG9: 1000, REG10: 382, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 618, REG7: 88560, REG8: 3, REG9: 1000, REG10: 382, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 618, REG7: 88560, REG8: 3, REG9: 1000, REG10: 382, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 618, REG7: 89178, REG8: 3, REG9: 1000, REG10: 382, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 618, REG7: 89178, REG8: 3, REG9: 1000, REG10: 382, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 618, REG7: 89178, REG8: 3, REG9: 1000, REG10: 382, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 619, REG7: 89178, REG8: 3, REG9: 1000, REG10: 382, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 619, REG7: 89178, REG8: 3, REG9: 1000, REG10: 381, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 619, REG7: 89178, REG8: 3, REG9: 1000, REG10: 381, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 619, REG7: 89178, REG8: 3, REG9: 1000, REG10: 381, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 619, REG7: 89178, REG8: 3, REG9: 1000, REG10: 381, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 619, REG7: 89178, REG8: 3, REG9: 1000, REG10: 381, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 619, REG7: 89178, REG8: 3, REG9: 1000, REG10: 381, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 619, REG7: 89178, REG8: 3, REG9: 1000, REG10: 381, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 620, REG7: 89178, REG8: 3, REG9: 1000, REG10: 381, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 620, REG7: 89178, REG8: 3, REG9: 1000, REG10: 380, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 620, REG7: 89178, REG8: 3, REG9: 1000, REG10: 380, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 620, REG7: 89178, REG8: 3, REG9: 1000, REG10: 380, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 620, REG7: 89178, REG8: 3, REG9: 1000, REG10: 380, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 620, REG7: 89178, REG8: 3, REG9: 1000, REG10: 380, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 620, REG7: 89178, REG8: 3, REG9: 1000, REG10: 380, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 620, REG7: 89798, REG8: 3, REG9: 1000, REG10: 380, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 620, REG7: 89798, REG8: 3, REG9: 1000, REG10: 380, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 620, REG7: 89798, REG8: 3, REG9: 1000, REG10: 380, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 621, REG7: 89798, REG8: 3, REG9: 1000, REG10: 380, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 621, REG7: 89798, REG8: 3, REG9: 1000, REG10: 379, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 621, REG7: 89798, REG8: 3, REG9: 1000, REG10: 379, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 621, REG7: 89798, REG8: 3, REG9: 1000, REG10: 379, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 621, REG7: 89798, REG8: 3, REG9: 1000, REG10: 379, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 621, REG7: 90419, REG8: 3, REG9: 1000, REG10: 379, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 621, REG7: 90419, REG8: 3, REG9: 1000, REG10: 379, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 621, REG7: 90419, REG8: 3, REG9: 1000, REG10: 379, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 622, REG7: 90419, REG8: 3, REG9: 1000, REG10: 379, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 622, REG7: 90419, REG8: 3, REG9: 1000, REG10: 378, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 622, REG7: 90419, REG8: 3, REG9: 1000, REG10: 378, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 622, REG7: 90419, REG8: 3, REG9: 1000, REG10: 378, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 622, REG7: 90419, REG8: 3, REG9: 1000, REG10: 378, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 622, REG7: 90419, REG8: 3, REG9: 1000, REG10: 378, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 622, REG7: 90419, REG8: 3, REG9: 1000, REG10: 378, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 622, REG7: 90419, REG8: 3, REG9: 1000, REG10: 378, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 623, REG7: 90419, REG8: 3, REG9: 1000, REG10: 378, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 623, REG7: 90419, REG8: 3, REG9: 1000, REG10: 377, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 623, REG7: 90419, REG8: 3, REG9: 1000, REG10: 377, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 623, REG7: 90419, REG8: 3, REG9: 1000, REG10: 377, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 623, REG7: 90419, REG8: 3, REG9: 1000, REG10: 377, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 623, REG7: 90419, REG8: 3, REG9: 1000, REG10: 377, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 623, REG7: 90419, REG8: 3, REG9: 1000, REG10: 377, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 623, REG7: 90419, REG8: 3, REG9: 1000, REG10: 377, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 624, REG7: 90419, REG8: 3, REG9: 1000, REG10: 377, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 624, REG7: 90419, REG8: 3, REG9: 1000, REG10: 376, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 624, REG7: 90419, REG8: 3, REG9: 1000, REG10: 376, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 624, REG7: 90419, REG8: 3, REG9: 1000, REG10: 376, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 624, REG7: 90419, REG8: 3, REG9: 1000, REG10: 376, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 624, REG7: 91043, REG8: 3, REG9: 1000, REG10: 376, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 624, REG7: 91043, REG8: 3, REG9: 1000, REG10: 376, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 624, REG7: 91043, REG8: 3, REG9: 1000, REG10: 376, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 625, REG7: 91043, REG8: 3, REG9: 1000, REG10: 376, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 625, REG7: 91043, REG8: 3, REG9: 1000, REG10: 375, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 625, REG7: 91043, REG8: 3, REG9: 1000, REG10: 375, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 625, REG7: 91043, REG8: 3, REG9: 1000, REG10: 375, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 625, REG7: 91043, REG8: 3, REG9: 1000, REG10: 375, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 625, REG7: 91043, REG8: 3, REG9: 1000, REG10: 375, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 625, REG7: 91043, REG8: 3, REG9: 1000, REG10: 375, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 625, REG7: 91668, REG8: 3, REG9: 1000, REG10: 375, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 625, REG7: 91668, REG8: 3, REG9: 1000, REG10: 375, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 625, REG7: 91668, REG8: 3, REG9: 1000, REG10: 375, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 626, REG7: 91668, REG8: 3, REG9: 1000, REG10: 375, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 626, REG7: 91668, REG8: 3, REG9: 1000, REG10: 374, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 626, REG7: 91668, REG8: 3, REG9: 1000, REG10: 374, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 626, REG7: 91668, REG8: 3, REG9: 1000, REG10: 374, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 626, REG7: 91668, REG8: 3, REG9: 1000, REG10: 374, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 626, REG7: 91668, REG8: 3, REG9: 1000, REG10: 374, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 626, REG7: 91668, REG8: 3, REG9: 1000, REG10: 374, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 626, REG7: 91668, REG8: 3, REG9: 1000, REG10: 374, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 627, REG7: 91668, REG8: 3, REG9: 1000, REG10: 374, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 627, REG7: 91668, REG8: 3, REG9: 1000, REG10: 373, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 627, REG7: 91668, REG8: 3, REG9: 1000, REG10: 373, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 627, REG7: 91668, REG8: 3, REG9: 1000, REG10: 373, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 627, REG7: 91668, REG8: 3, REG9: 1000, REG10: 373, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 627, REG7: 92295, REG8: 3, REG9: 1000, REG10: 373, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 627, REG7: 92295, REG8: 3, REG9: 1000, REG10: 373, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 627, REG7: 92295, REG8: 3, REG9: 1000, REG10: 373, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 628, REG7: 92295, REG8: 3, REG9: 1000, REG10: 373, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 628, REG7: 92295, REG8: 3, REG9: 1000, REG10: 372, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 628, REG7: 92295, REG8: 3, REG9: 1000, REG10: 372, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 628, REG7: 92295, REG8: 3, REG9: 1000, REG10: 372, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 628, REG7: 92295, REG8: 3, REG9: 1000, REG10: 372, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 628, REG7: 92295, REG8: 3, REG9: 1000, REG10: 372, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 628, REG7: 92295, REG8: 3, REG9: 1000, REG10: 372, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 628, REG7: 92295, REG8: 3, REG9: 1000, REG10: 372, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 629, REG7: 92295, REG8: 3, REG9: 1000, REG10: 372, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 629, REG7: 92295, REG8: 3, REG9: 1000, REG10: 371, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 629, REG7: 92295, REG8: 3, REG9: 1000, REG10: 371, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 629, REG7: 92295, REG8: 3, REG9: 1000, REG10: 371, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 629, REG7: 92295, REG8: 3, REG9: 1000, REG10: 371, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 629, REG7: 92295, REG8: 3, REG9: 1000, REG10: 371, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 629, REG7: 92295, REG8: 3, REG9: 1000, REG10: 371, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 629, REG7: 92295, REG8: 3, REG9: 1000, REG10: 371, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 630, REG7: 92295, REG8: 3, REG9: 1000, REG10: 371, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 630, REG7: 92295, REG8: 3, REG9: 1000, REG10: 370, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 630, REG7: 92295, REG8: 3, REG9: 1000, REG10: 370, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 630, REG7: 92295, REG8: 3, REG9: 1000, REG10: 370, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 630, REG7: 92295, REG8: 3, REG9: 1000, REG10: 370, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 630, REG7: 92925, REG8: 3, REG9: 1000, REG10: 370, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 630, REG7: 92925, REG8: 3, REG9: 1000, REG10: 370, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 630, REG7: 92925, REG8: 3, REG9: 1000, REG10: 370, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 631, REG7: 92925, REG8: 3, REG9: 1000, REG10: 370, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 631, REG7: 92925, REG8: 3, REG9: 1000, REG10: 369, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 631, REG7: 92925, REG8: 3, REG9: 1000, REG10: 369, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 631, REG7: 92925, REG8: 3, REG9: 1000, REG10: 369, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 631, REG7: 92925, REG8: 3, REG9: 1000, REG10: 369, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 631, REG7: 92925, REG8: 3, REG9: 1000, REG10: 369, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 631, REG7: 92925, REG8: 3, REG9: 1000, REG10: 369, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 631, REG7: 92925, REG8: 3, REG9: 1000, REG10: 369, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 632, REG7: 92925, REG8: 3, REG9: 1000, REG10: 369, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 632, REG7: 92925, REG8: 3, REG9: 1000, REG10: 368, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 632, REG7: 92925, REG8: 3, REG9: 1000, REG10: 368, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 632, REG7: 92925, REG8: 3, REG9: 1000, REG10: 368, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 632, REG7: 92925, REG8: 3, REG9: 1000, REG10: 368, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 632, REG7: 92925, REG8: 3, REG9: 1000, REG10: 368, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 632, REG7: 92925, REG8: 3, REG9: 1000, REG10: 368, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 632, REG7: 92925, REG8: 3, REG9: 1000, REG10: 368, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 633, REG7: 92925, REG8: 3, REG9: 1000, REG10: 368, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 633, REG7: 92925, REG8: 3, REG9: 1000, REG10: 367, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 633, REG7: 92925, REG8: 3, REG9: 1000, REG10: 367, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 633, REG7: 92925, REG8: 3, REG9: 1000, REG10: 367, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 633, REG7: 92925, REG8: 3, REG9: 1000, REG10: 367, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 633, REG7: 93558, REG8: 3, REG9: 1000, REG10: 367, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 633, REG7: 93558, REG8: 3, REG9: 1000, REG10: 367, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 633, REG7: 93558, REG8: 3, REG9: 1000, REG10: 367, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 634, REG7: 93558, REG8: 3, REG9: 1000, REG10: 367, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 634, REG7: 93558, REG8: 3, REG9: 1000, REG10: 366, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 634, REG7: 93558, REG8: 3, REG9: 1000, REG10: 366, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 634, REG7: 93558, REG8: 3, REG9: 1000, REG10: 366, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 634, REG7: 93558, REG8: 3, REG9: 1000, REG10: 366, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 634, REG7: 93558, REG8: 3, REG9: 1000, REG10: 366, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 634, REG7: 93558, REG8: 3, REG9: 1000, REG10: 366, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 634, REG7: 93558, REG8: 3, REG9: 1000, REG10: 366, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 635, REG7: 93558, REG8: 3, REG9: 1000, REG10: 366, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 635, REG7: 93558, REG8: 3, REG9: 1000, REG10: 365, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 635, REG7: 93558, REG8: 3, REG9: 1000, REG10: 365, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 635, REG7: 93558, REG8: 3, REG9: 1000, REG10: 365, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 635, REG7: 93558, REG8: 3, REG9: 1000, REG10: 365, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 635, REG7: 93558, REG8: 3, REG9: 1000, REG10: 365, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 635, REG7: 93558, REG8: 3, REG9: 1000, REG10: 365, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 635, REG7: 94193, REG8: 3, REG9: 1000, REG10: 365, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 635, REG7: 94193, REG8: 3, REG9: 1000, REG10: 365, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 635, REG7: 94193, REG8: 3, REG9: 1000, REG10: 365, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 636, REG7: 94193, REG8: 3, REG9: 1000, REG10: 365, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 636, REG7: 94193, REG8: 3, REG9: 1000, REG10: 364, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 636, REG7: 94193, REG8: 3, REG9: 1000, REG10: 364, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 636, REG7: 94193, REG8: 3, REG9: 1000, REG10: 364, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 636, REG7: 94193, REG8: 3, REG9: 1000, REG10: 364, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 636, REG7: 94829, REG8: 3, REG9: 1000, REG10: 364, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 636, REG7: 94829, REG8: 3, REG9: 1000, REG10: 364, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 636, REG7: 94829, REG8: 3, REG9: 1000, REG10: 364, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 637, REG7: 94829, REG8: 3, REG9: 1000, REG10: 364, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 637, REG7: 94829, REG8: 3, REG9: 1000, REG10: 363, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 637, REG7: 94829, REG8: 3, REG9: 1000, REG10: 363, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 637, REG7: 94829, REG8: 3, REG9: 1000, REG10: 363, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 637, REG7: 94829, REG8: 3, REG9: 1000, REG10: 363, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 637, REG7: 94829, REG8: 3, REG9: 1000, REG10: 363, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 637, REG7: 94829, REG8: 3, REG9: 1000, REG10: 363, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 637, REG7: 94829, REG8: 3, REG9: 1000, REG10: 363, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 638, REG7: 94829, REG8: 3, REG9: 1000, REG10: 363, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 638, REG7: 94829, REG8: 3, REG9: 1000, REG10: 362, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 638, REG7: 94829, REG8: 3, REG9: 1000, REG10: 362, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 638, REG7: 94829, REG8: 3, REG9: 1000, REG10: 362, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 638, REG7: 94829, REG8: 3, REG9: 1000, REG10: 362, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 638, REG7: 94829, REG8: 3, REG9: 1000, REG10: 362, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 638, REG7: 94829, REG8: 3, REG9: 1000, REG10: 362, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 638, REG7: 94829, REG8: 3, REG9: 1000, REG10: 362, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 639, REG7: 94829, REG8: 3, REG9: 1000, REG10: 362, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 639, REG7: 94829, REG8: 3, REG9: 1000, REG10: 361, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 639, REG7: 94829, REG8: 3, REG9: 1000, REG10: 361, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 639, REG7: 94829, REG8: 3, REG9: 1000, REG10: 361, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 639, REG7: 94829, REG8: 3, REG9: 1000, REG10: 361, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 639, REG7: 95468, REG8: 3, REG9: 1000, REG10: 361, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 639, REG7: 95468, REG8: 3, REG9: 1000, REG10: 361, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 639, REG7: 95468, REG8: 3, REG9: 1000, REG10: 361, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 640, REG7: 95468, REG8: 3, REG9: 1000, REG10: 361, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 640, REG7: 95468, REG8: 3, REG9: 1000, REG10: 360, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 640, REG7: 95468, REG8: 3, REG9: 1000, REG10: 360, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 640, REG7: 95468, REG8: 3, REG9: 1000, REG10: 360, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 640, REG7: 95468, REG8: 3, REG9: 1000, REG10: 360, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 640, REG7: 95468, REG8: 3, REG9: 1000, REG10: 360, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 640, REG7: 95468, REG8: 3, REG9: 1000, REG10: 360, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 640, REG7: 96108, REG8: 3, REG9: 1000, REG10: 360, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 640, REG7: 96108, REG8: 3, REG9: 1000, REG10: 360, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 640, REG7: 96108, REG8: 3, REG9: 1000, REG10: 360, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 641, REG7: 96108, REG8: 3, REG9: 1000, REG10: 360, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 641, REG7: 96108, REG8: 3, REG9: 1000, REG10: 359, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 641, REG7: 96108, REG8: 3, REG9: 1000, REG10: 359, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 641, REG7: 96108, REG8: 3, REG9: 1000, REG10: 359, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 641, REG7: 96108, REG8: 3, REG9: 1000, REG10: 359, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 641, REG7: 96108, REG8: 3, REG9: 1000, REG10: 359, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 641, REG7: 96108, REG8: 3, REG9: 1000, REG10: 359, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 641, REG7: 96108, REG8: 3, REG9: 1000, REG10: 359, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 642, REG7: 96108, REG8: 3, REG9: 1000, REG10: 359, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 642, REG7: 96108, REG8: 3, REG9: 1000, REG10: 358, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 642, REG7: 96108, REG8: 3, REG9: 1000, REG10: 358, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 642, REG7: 96108, REG8: 3, REG9: 1000, REG10: 358, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 642, REG7: 96108, REG8: 3, REG9: 1000, REG10: 358, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 642, REG7: 96750, REG8: 3, REG9: 1000, REG10: 358, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 642, REG7: 96750, REG8: 3, REG9: 1000, REG10: 358, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 642, REG7: 96750, REG8: 3, REG9: 1000, REG10: 358, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 643, REG7: 96750, REG8: 3, REG9: 1000, REG10: 358, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 643, REG7: 96750, REG8: 3, REG9: 1000, REG10: 357, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 643, REG7: 96750, REG8: 3, REG9: 1000, REG10: 357, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 643, REG7: 96750, REG8: 3, REG9: 1000, REG10: 357, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 643, REG7: 96750, REG8: 3, REG9: 1000, REG10: 357, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 643, REG7: 96750, REG8: 3, REG9: 1000, REG10: 357, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 643, REG7: 96750, REG8: 3, REG9: 1000, REG10: 357, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 643, REG7: 96750, REG8: 3, REG9: 1000, REG10: 357, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 644, REG7: 96750, REG8: 3, REG9: 1000, REG10: 357, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 644, REG7: 96750, REG8: 3, REG9: 1000, REG10: 356, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 644, REG7: 96750, REG8: 3, REG9: 1000, REG10: 356, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 644, REG7: 96750, REG8: 3, REG9: 1000, REG10: 356, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 644, REG7: 96750, REG8: 3, REG9: 1000, REG10: 356, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 644, REG7: 96750, REG8: 3, REG9: 1000, REG10: 356, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 644, REG7: 96750, REG8: 3, REG9: 1000, REG10: 356, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 644, REG7: 96750, REG8: 3, REG9: 1000, REG10: 356, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 645, REG7: 96750, REG8: 3, REG9: 1000, REG10: 356, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 645, REG7: 96750, REG8: 3, REG9: 1000, REG10: 355, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 645, REG7: 96750, REG8: 3, REG9: 1000, REG10: 355, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 645, REG7: 96750, REG8: 3, REG9: 1000, REG10: 355, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 645, REG7: 96750, REG8: 3, REG9: 1000, REG10: 355, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 645, REG7: 97395, REG8: 3, REG9: 1000, REG10: 355, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 645, REG7: 97395, REG8: 3, REG9: 1000, REG10: 355, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 645, REG7: 97395, REG8: 3, REG9: 1000, REG10: 355, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 646, REG7: 97395, REG8: 3, REG9: 1000, REG10: 355, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 646, REG7: 97395, REG8: 3, REG9: 1000, REG10: 354, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 646, REG7: 97395, REG8: 3, REG9: 1000, REG10: 354, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 646, REG7: 97395, REG8: 3, REG9: 1000, REG10: 354, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 646, REG7: 97395, REG8: 3, REG9: 1000, REG10: 354, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 646, REG7: 97395, REG8: 3, REG9: 1000, REG10: 354, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 646, REG7: 97395, REG8: 3, REG9: 1000, REG10: 354, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 646, REG7: 97395, REG8: 3, REG9: 1000, REG10: 354, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 647, REG7: 97395, REG8: 3, REG9: 1000, REG10: 354, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 647, REG7: 97395, REG8: 3, REG9: 1000, REG10: 353, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 647, REG7: 97395, REG8: 3, REG9: 1000, REG10: 353, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 647, REG7: 97395, REG8: 3, REG9: 1000, REG10: 353, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 647, REG7: 97395, REG8: 3, REG9: 1000, REG10: 353, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 647, REG7: 97395, REG8: 3, REG9: 1000, REG10: 353, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 647, REG7: 97395, REG8: 3, REG9: 1000, REG10: 353, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 647, REG7: 97395, REG8: 3, REG9: 1000, REG10: 353, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 648, REG7: 97395, REG8: 3, REG9: 1000, REG10: 353, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 648, REG7: 97395, REG8: 3, REG9: 1000, REG10: 352, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 648, REG7: 97395, REG8: 3, REG9: 1000, REG10: 352, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 648, REG7: 97395, REG8: 3, REG9: 1000, REG10: 352, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 648, REG7: 97395, REG8: 3, REG9: 1000, REG10: 352, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 648, REG7: 98043, REG8: 3, REG9: 1000, REG10: 352, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 648, REG7: 98043, REG8: 3, REG9: 1000, REG10: 352, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 648, REG7: 98043, REG8: 3, REG9: 1000, REG10: 352, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 649, REG7: 98043, REG8: 3, REG9: 1000, REG10: 352, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 649, REG7: 98043, REG8: 3, REG9: 1000, REG10: 351, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 649, REG7: 98043, REG8: 3, REG9: 1000, REG10: 351, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 649, REG7: 98043, REG8: 3, REG9: 1000, REG10: 351, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 649, REG7: 98043, REG8: 3, REG9: 1000, REG10: 351, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 649, REG7: 98043, REG8: 3, REG9: 1000, REG10: 351, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 649, REG7: 98043, REG8: 3, REG9: 1000, REG10: 351, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 649, REG7: 98043, REG8: 3, REG9: 1000, REG10: 351, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 650, REG7: 98043, REG8: 3, REG9: 1000, REG10: 351, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 650, REG7: 98043, REG8: 3, REG9: 1000, REG10: 350, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 650, REG7: 98043, REG8: 3, REG9: 1000, REG10: 350, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 650, REG7: 98043, REG8: 3, REG9: 1000, REG10: 350, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 650, REG7: 98043, REG8: 3, REG9: 1000, REG10: 350, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 650, REG7: 98043, REG8: 3, REG9: 1000, REG10: 350, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 650, REG7: 98043, REG8: 3, REG9: 1000, REG10: 350, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 650, REG7: 98693, REG8: 3, REG9: 1000, REG10: 350, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 650, REG7: 98693, REG8: 3, REG9: 1000, REG10: 350, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 650, REG7: 98693, REG8: 3, REG9: 1000, REG10: 350, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 651, REG7: 98693, REG8: 3, REG9: 1000, REG10: 350, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 651, REG7: 98693, REG8: 3, REG9: 1000, REG10: 349, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 651, REG7: 98693, REG8: 3, REG9: 1000, REG10: 349, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 651, REG7: 98693, REG8: 3, REG9: 1000, REG10: 349, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 651, REG7: 98693, REG8: 3, REG9: 1000, REG10: 349, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 651, REG7: 99344, REG8: 3, REG9: 1000, REG10: 349, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 651, REG7: 99344, REG8: 3, REG9: 1000, REG10: 349, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 651, REG7: 99344, REG8: 3, REG9: 1000, REG10: 349, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 652, REG7: 99344, REG8: 3, REG9: 1000, REG10: 349, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 652, REG7: 99344, REG8: 3, REG9: 1000, REG10: 348, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 652, REG7: 99344, REG8: 3, REG9: 1000, REG10: 348, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 652, REG7: 99344, REG8: 3, REG9: 1000, REG10: 348, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 652, REG7: 99344, REG8: 3, REG9: 1000, REG10: 348, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 652, REG7: 99344, REG8: 3, REG9: 1000, REG10: 348, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 652, REG7: 99344, REG8: 3, REG9: 1000, REG10: 348, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 652, REG7: 99344, REG8: 3, REG9: 1000, REG10: 348, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 653, REG7: 99344, REG8: 3, REG9: 1000, REG10: 348, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 653, REG7: 99344, REG8: 3, REG9: 1000, REG10: 347, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 653, REG7: 99344, REG8: 3, REG9: 1000, REG10: 347, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 653, REG7: 99344, REG8: 3, REG9: 1000, REG10: 347, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 653, REG7: 99344, REG8: 3, REG9: 1000, REG10: 347, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 653, REG7: 99344, REG8: 3, REG9: 1000, REG10: 347, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 653, REG7: 99344, REG8: 3, REG9: 1000, REG10: 347, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 653, REG7: 99344, REG8: 3, REG9: 1000, REG10: 347, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 654, REG7: 99344, REG8: 3, REG9: 1000, REG10: 347, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 654, REG7: 99344, REG8: 3, REG9: 1000, REG10: 346, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 654, REG7: 99344, REG8: 3, REG9: 1000, REG10: 346, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 654, REG7: 99344, REG8: 3, REG9: 1000, REG10: 346, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 654, REG7: 99344, REG8: 3, REG9: 1000, REG10: 346, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 654, REG7: 99998, REG8: 3, REG9: 1000, REG10: 346, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 654, REG7: 99998, REG8: 3, REG9: 1000, REG10: 346, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 654, REG7: 99998, REG8: 3, REG9: 1000, REG10: 346, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 655, REG7: 99998, REG8: 3, REG9: 1000, REG10: 346, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 655, REG7: 99998, REG8: 3, REG9: 1000, REG10: 345, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 655, REG7: 99998, REG8: 3, REG9: 1000, REG10: 345, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 655, REG7: 99998, REG8: 3, REG9: 1000, REG10: 345, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 655, REG7: 99998, REG8: 3, REG9: 1000, REG10: 345, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 655, REG7: 99998, REG8: 3, REG9: 1000, REG10: 345, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 655, REG7: 99998, REG8: 3, REG9: 1000, REG10: 345, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 655, REG7: 100653, REG8: 3, REG9: 1000, REG10: 345, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 655, REG7: 100653, REG8: 3, REG9: 1000, REG10: 345, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 655, REG7: 100653, REG8: 3, REG9: 1000, REG10: 345, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 656, REG7: 100653, REG8: 3, REG9: 1000, REG10: 345, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 656, REG7: 100653, REG8: 3, REG9: 1000, REG10: 344, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 656, REG7: 100653, REG8: 3, REG9: 1000, REG10: 344, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 656, REG7: 100653, REG8: 3, REG9: 1000, REG10: 344, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 656, REG7: 100653, REG8: 3, REG9: 1000, REG10: 344, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 656, REG7: 100653, REG8: 3, REG9: 1000, REG10: 344, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 656, REG7: 100653, REG8: 3, REG9: 1000, REG10: 344, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 656, REG7: 100653, REG8: 3, REG9: 1000, REG10: 344, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 657, REG7: 100653, REG8: 3, REG9: 1000, REG10: 344, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 657, REG7: 100653, REG8: 3, REG9: 1000, REG10: 343, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 657, REG7: 100653, REG8: 3, REG9: 1000, REG10: 343, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 657, REG7: 100653, REG8: 3, REG9: 1000, REG10: 343, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 657, REG7: 100653, REG8: 3, REG9: 1000, REG10: 343, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 657, REG7: 101310, REG8: 3, REG9: 1000, REG10: 343, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 657, REG7: 101310, REG8: 3, REG9: 1000, REG10: 343, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 657, REG7: 101310, REG8: 3, REG9: 1000, REG10: 343, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 658, REG7: 101310, REG8: 3, REG9: 1000, REG10: 343, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 658, REG7: 101310, REG8: 3, REG9: 1000, REG10: 342, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 658, REG7: 101310, REG8: 3, REG9: 1000, REG10: 342, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 658, REG7: 101310, REG8: 3, REG9: 1000, REG10: 342, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 658, REG7: 101310, REG8: 3, REG9: 1000, REG10: 342, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 658, REG7: 101310, REG8: 3, REG9: 1000, REG10: 342, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 658, REG7: 101310, REG8: 3, REG9: 1000, REG10: 342, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 658, REG7: 101310, REG8: 3, REG9: 1000, REG10: 342, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 659, REG7: 101310, REG8: 3, REG9: 1000, REG10: 342, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 659, REG7: 101310, REG8: 3, REG9: 1000, REG10: 341, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 659, REG7: 101310, REG8: 3, REG9: 1000, REG10: 341, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 659, REG7: 101310, REG8: 3, REG9: 1000, REG10: 341, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 659, REG7: 101310, REG8: 3, REG9: 1000, REG10: 341, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 659, REG7: 101310, REG8: 3, REG9: 1000, REG10: 341, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 659, REG7: 101310, REG8: 3, REG9: 1000, REG10: 341, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 659, REG7: 101310, REG8: 3, REG9: 1000, REG10: 341, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 660, REG7: 101310, REG8: 3, REG9: 1000, REG10: 341, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 660, REG7: 101310, REG8: 3, REG9: 1000, REG10: 340, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 660, REG7: 101310, REG8: 3, REG9: 1000, REG10: 340, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 660, REG7: 101310, REG8: 3, REG9: 1000, REG10: 340, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 660, REG7: 101310, REG8: 3, REG9: 1000, REG10: 340, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 660, REG7: 101970, REG8: 3, REG9: 1000, REG10: 340, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 660, REG7: 101970, REG8: 3, REG9: 1000, REG10: 340, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 660, REG7: 101970, REG8: 3, REG9: 1000, REG10: 340, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 661, REG7: 101970, REG8: 3, REG9: 1000, REG10: 340, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 661, REG7: 101970, REG8: 3, REG9: 1000, REG10: 339, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 661, REG7: 101970, REG8: 3, REG9: 1000, REG10: 339, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 661, REG7: 101970, REG8: 3, REG9: 1000, REG10: 339, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 661, REG7: 101970, REG8: 3, REG9: 1000, REG10: 339, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 661, REG7: 101970, REG8: 3, REG9: 1000, REG10: 339, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 661, REG7: 101970, REG8: 3, REG9: 1000, REG10: 339, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 661, REG7: 101970, REG8: 3, REG9: 1000, REG10: 339, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 662, REG7: 101970, REG8: 3, REG9: 1000, REG10: 339, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 662, REG7: 101970, REG8: 3, REG9: 1000, REG10: 338, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 662, REG7: 101970, REG8: 3, REG9: 1000, REG10: 338, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 662, REG7: 101970, REG8: 3, REG9: 1000, REG10: 338, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 662, REG7: 101970, REG8: 3, REG9: 1000, REG10: 338, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 662, REG7: 101970, REG8: 3, REG9: 1000, REG10: 338, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 662, REG7: 101970, REG8: 3, REG9: 1000, REG10: 338, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 662, REG7: 101970, REG8: 3, REG9: 1000, REG10: 338, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 663, REG7: 101970, REG8: 3, REG9: 1000, REG10: 338, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 663, REG7: 101970, REG8: 3, REG9: 1000, REG10: 337, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 663, REG7: 101970, REG8: 3, REG9: 1000, REG10: 337, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 663, REG7: 101970, REG8: 3, REG9: 1000, REG10: 337, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 663, REG7: 101970, REG8: 3, REG9: 1000, REG10: 337, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 663, REG7: 102633, REG8: 3, REG9: 1000, REG10: 337, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 663, REG7: 102633, REG8: 3, REG9: 1000, REG10: 337, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 663, REG7: 102633, REG8: 3, REG9: 1000, REG10: 337, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 664, REG7: 102633, REG8: 3, REG9: 1000, REG10: 337, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 664, REG7: 102633, REG8: 3, REG9: 1000, REG10: 336, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 664, REG7: 102633, REG8: 3, REG9: 1000, REG10: 336, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 664, REG7: 102633, REG8: 3, REG9: 1000, REG10: 336, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 664, REG7: 102633, REG8: 3, REG9: 1000, REG10: 336, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 664, REG7: 102633, REG8: 3, REG9: 1000, REG10: 336, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 664, REG7: 102633, REG8: 3, REG9: 1000, REG10: 336, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 664, REG7: 102633, REG8: 3, REG9: 1000, REG10: 336, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 665, REG7: 102633, REG8: 3, REG9: 1000, REG10: 336, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 665, REG7: 102633, REG8: 3, REG9: 1000, REG10: 335, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 665, REG7: 102633, REG8: 3, REG9: 1000, REG10: 335, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 665, REG7: 102633, REG8: 3, REG9: 1000, REG10: 335, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 665, REG7: 102633, REG8: 3, REG9: 1000, REG10: 335, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 665, REG7: 102633, REG8: 3, REG9: 1000, REG10: 335, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 665, REG7: 102633, REG8: 3, REG9: 1000, REG10: 335, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 665, REG7: 103298, REG8: 3, REG9: 1000, REG10: 335, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 665, REG7: 103298, REG8: 3, REG9: 1000, REG10: 335, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 665, REG7: 103298, REG8: 3, REG9: 1000, REG10: 335, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 666, REG7: 103298, REG8: 3, REG9: 1000, REG10: 335, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 666, REG7: 103298, REG8: 3, REG9: 1000, REG10: 334, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 666, REG7: 103298, REG8: 3, REG9: 1000, REG10: 334, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 666, REG7: 103298, REG8: 3, REG9: 1000, REG10: 334, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 666, REG7: 103298, REG8: 3, REG9: 1000, REG10: 334, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 666, REG7: 103964, REG8: 3, REG9: 1000, REG10: 334, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 666, REG7: 103964, REG8: 3, REG9: 1000, REG10: 334, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 666, REG7: 103964, REG8: 3, REG9: 1000, REG10: 334, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 667, REG7: 103964, REG8: 3, REG9: 1000, REG10: 334, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 667, REG7: 103964, REG8: 3, REG9: 1000, REG10: 333, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 667, REG7: 103964, REG8: 3, REG9: 1000, REG10: 333, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 667, REG7: 103964, REG8: 3, REG9: 1000, REG10: 333, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 667, REG7: 103964, REG8: 3, REG9: 1000, REG10: 333, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 667, REG7: 103964, REG8: 3, REG9: 1000, REG10: 333, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 667, REG7: 103964, REG8: 3, REG9: 1000, REG10: 333, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 667, REG7: 103964, REG8: 3, REG9: 1000, REG10: 333, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 668, REG7: 103964, REG8: 3, REG9: 1000, REG10: 333, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 668, REG7: 103964, REG8: 3, REG9: 1000, REG10: 332, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 668, REG7: 103964, REG8: 3, REG9: 1000, REG10: 332, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 668, REG7: 103964, REG8: 3, REG9: 1000, REG10: 332, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 668, REG7: 103964, REG8: 3, REG9: 1000, REG10: 332, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 668, REG7: 103964, REG8: 3, REG9: 1000, REG10: 332, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 668, REG7: 103964, REG8: 3, REG9: 1000, REG10: 332, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 668, REG7: 103964, REG8: 3, REG9: 1000, REG10: 332, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 669, REG7: 103964, REG8: 3, REG9: 1000, REG10: 332, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 669, REG7: 103964, REG8: 3, REG9: 1000, REG10: 331, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 669, REG7: 103964, REG8: 3, REG9: 1000, REG10: 331, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 669, REG7: 103964, REG8: 3, REG9: 1000, REG10: 331, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 669, REG7: 103964, REG8: 3, REG9: 1000, REG10: 331, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 669, REG7: 104633, REG8: 3, REG9: 1000, REG10: 331, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 669, REG7: 104633, REG8: 3, REG9: 1000, REG10: 331, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 669, REG7: 104633, REG8: 3, REG9: 1000, REG10: 331, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 670, REG7: 104633, REG8: 3, REG9: 1000, REG10: 331, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 670, REG7: 104633, REG8: 3, REG9: 1000, REG10: 330, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 670, REG7: 104633, REG8: 3, REG9: 1000, REG10: 330, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 670, REG7: 104633, REG8: 3, REG9: 1000, REG10: 330, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 670, REG7: 104633, REG8: 3, REG9: 1000, REG10: 330, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 670, REG7: 104633, REG8: 3, REG9: 1000, REG10: 330, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 670, REG7: 104633, REG8: 3, REG9: 1000, REG10: 330, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 670, REG7: 105303, REG8: 3, REG9: 1000, REG10: 330, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 670, REG7: 105303, REG8: 3, REG9: 1000, REG10: 330, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 670, REG7: 105303, REG8: 3, REG9: 1000, REG10: 330, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 671, REG7: 105303, REG8: 3, REG9: 1000, REG10: 330, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 671, REG7: 105303, REG8: 3, REG9: 1000, REG10: 329, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 671, REG7: 105303, REG8: 3, REG9: 1000, REG10: 329, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 671, REG7: 105303, REG8: 3, REG9: 1000, REG10: 329, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 671, REG7: 105303, REG8: 3, REG9: 1000, REG10: 329, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 671, REG7: 105303, REG8: 3, REG9: 1000, REG10: 329, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 671, REG7: 105303, REG8: 3, REG9: 1000, REG10: 329, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 671, REG7: 105303, REG8: 3, REG9: 1000, REG10: 329, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 672, REG7: 105303, REG8: 3, REG9: 1000, REG10: 329, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 672, REG7: 105303, REG8: 3, REG9: 1000, REG10: 328, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 672, REG7: 105303, REG8: 3, REG9: 1000, REG10: 328, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 672, REG7: 105303, REG8: 3, REG9: 1000, REG10: 328, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 672, REG7: 105303, REG8: 3, REG9: 1000, REG10: 328, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 672, REG7: 105975, REG8: 3, REG9: 1000, REG10: 328, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 672, REG7: 105975, REG8: 3, REG9: 1000, REG10: 328, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 672, REG7: 105975, REG8: 3, REG9: 1000, REG10: 328, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 673, REG7: 105975, REG8: 3, REG9: 1000, REG10: 328, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 673, REG7: 105975, REG8: 3, REG9: 1000, REG10: 327, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 673, REG7: 105975, REG8: 3, REG9: 1000, REG10: 327, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 673, REG7: 105975, REG8: 3, REG9: 1000, REG10: 327, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 673, REG7: 105975, REG8: 3, REG9: 1000, REG10: 327, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 673, REG7: 105975, REG8: 3, REG9: 1000, REG10: 327, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 673, REG7: 105975, REG8: 3, REG9: 1000, REG10: 327, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 673, REG7: 105975, REG8: 3, REG9: 1000, REG10: 327, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 674, REG7: 105975, REG8: 3, REG9: 1000, REG10: 327, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 674, REG7: 105975, REG8: 3, REG9: 1000, REG10: 326, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 674, REG7: 105975, REG8: 3, REG9: 1000, REG10: 326, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 674, REG7: 105975, REG8: 3, REG9: 1000, REG10: 326, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 674, REG7: 105975, REG8: 3, REG9: 1000, REG10: 326, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 674, REG7: 105975, REG8: 3, REG9: 1000, REG10: 326, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 674, REG7: 105975, REG8: 3, REG9: 1000, REG10: 326, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 674, REG7: 105975, REG8: 3, REG9: 1000, REG10: 326, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 675, REG7: 105975, REG8: 3, REG9: 1000, REG10: 326, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 675, REG7: 105975, REG8: 3, REG9: 1000, REG10: 325, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 675, REG7: 105975, REG8: 3, REG9: 1000, REG10: 325, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 675, REG7: 105975, REG8: 3, REG9: 1000, REG10: 325, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 675, REG7: 105975, REG8: 3, REG9: 1000, REG10: 325, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 675, REG7: 106650, REG8: 3, REG9: 1000, REG10: 325, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 675, REG7: 106650, REG8: 3, REG9: 1000, REG10: 325, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 675, REG7: 106650, REG8: 3, REG9: 1000, REG10: 325, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 676, REG7: 106650, REG8: 3, REG9: 1000, REG10: 325, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 676, REG7: 106650, REG8: 3, REG9: 1000, REG10: 324, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 676, REG7: 106650, REG8: 3, REG9: 1000, REG10: 324, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 676, REG7: 106650, REG8: 3, REG9: 1000, REG10: 324, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 676, REG7: 106650, REG8: 3, REG9: 1000, REG10: 324, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 676, REG7: 106650, REG8: 3, REG9: 1000, REG10: 324, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 676, REG7: 106650, REG8: 3, REG9: 1000, REG10: 324, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 676, REG7: 106650, REG8: 3, REG9: 1000, REG10: 324, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 677, REG7: 106650, REG8: 3, REG9: 1000, REG10: 324, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 677, REG7: 106650, REG8: 3, REG9: 1000, REG10: 323, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 677, REG7: 106650, REG8: 3, REG9: 1000, REG10: 323, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 677, REG7: 106650, REG8: 3, REG9: 1000, REG10: 323, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 677, REG7: 106650, REG8: 3, REG9: 1000, REG10: 323, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 677, REG7: 106650, REG8: 3, REG9: 1000, REG10: 323, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 677, REG7: 106650, REG8: 3, REG9: 1000, REG10: 323, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 677, REG7: 106650, REG8: 3, REG9: 1000, REG10: 323, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 678, REG7: 106650, REG8: 3, REG9: 1000, REG10: 323, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 678, REG7: 106650, REG8: 3, REG9: 1000, REG10: 322, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 678, REG7: 106650, REG8: 3, REG9: 1000, REG10: 322, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 678, REG7: 106650, REG8: 3, REG9: 1000, REG10: 322, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 678, REG7: 106650, REG8: 3, REG9: 1000, REG10: 322, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 678, REG7: 107328, REG8: 3, REG9: 1000, REG10: 322, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 678, REG7: 107328, REG8: 3, REG9: 1000, REG10: 322, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 678, REG7: 107328, REG8: 3, REG9: 1000, REG10: 322, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 679, REG7: 107328, REG8: 3, REG9: 1000, REG10: 322, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 679, REG7: 107328, REG8: 3, REG9: 1000, REG10: 321, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 679, REG7: 107328, REG8: 3, REG9: 1000, REG10: 321, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 679, REG7: 107328, REG8: 3, REG9: 1000, REG10: 321, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 679, REG7: 107328, REG8: 3, REG9: 1000, REG10: 321, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 679, REG7: 107328, REG8: 3, REG9: 1000, REG10: 321, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 679, REG7: 107328, REG8: 3, REG9: 1000, REG10: 321, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 679, REG7: 107328, REG8: 3, REG9: 1000, REG10: 321, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 680, REG7: 107328, REG8: 3, REG9: 1000, REG10: 321, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 680, REG7: 107328, REG8: 3, REG9: 1000, REG10: 320, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 680, REG7: 107328, REG8: 3, REG9: 1000, REG10: 320, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 680, REG7: 107328, REG8: 3, REG9: 1000, REG10: 320, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 680, REG7: 107328, REG8: 3, REG9: 1000, REG10: 320, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 680, REG7: 107328, REG8: 3, REG9: 1000, REG10: 320, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 680, REG7: 107328, REG8: 3, REG9: 1000, REG10: 320, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 680, REG7: 108008, REG8: 3, REG9: 1000, REG10: 320, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 680, REG7: 108008, REG8: 3, REG9: 1000, REG10: 320, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 680, REG7: 108008, REG8: 3, REG9: 1000, REG10: 320, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 681, REG7: 108008, REG8: 3, REG9: 1000, REG10: 320, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 681, REG7: 108008, REG8: 3, REG9: 1000, REG10: 319, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 681, REG7: 108008, REG8: 3, REG9: 1000, REG10: 319, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 681, REG7: 108008, REG8: 3, REG9: 1000, REG10: 319, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 681, REG7: 108008, REG8: 3, REG9: 1000, REG10: 319, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 681, REG7: 108689, REG8: 3, REG9: 1000, REG10: 319, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 681, REG7: 108689, REG8: 3, REG9: 1000, REG10: 319, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 681, REG7: 108689, REG8: 3, REG9: 1000, REG10: 319, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 682, REG7: 108689, REG8: 3, REG9: 1000, REG10: 319, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 682, REG7: 108689, REG8: 3, REG9: 1000, REG10: 318, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 682, REG7: 108689, REG8: 3, REG9: 1000, REG10: 318, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 682, REG7: 108689, REG8: 3, REG9: 1000, REG10: 318, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 682, REG7: 108689, REG8: 3, REG9: 1000, REG10: 318, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 682, REG7: 108689, REG8: 3, REG9: 1000, REG10: 318, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 682, REG7: 108689, REG8: 3, REG9: 1000, REG10: 318, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 682, REG7: 108689, REG8: 3, REG9: 1000, REG10: 318, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 683, REG7: 108689, REG8: 3, REG9: 1000, REG10: 318, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 683, REG7: 108689, REG8: 3, REG9: 1000, REG10: 317, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 683, REG7: 108689, REG8: 3, REG9: 1000, REG10: 317, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 683, REG7: 108689, REG8: 3, REG9: 1000, REG10: 317, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 683, REG7: 108689, REG8: 3, REG9: 1000, REG10: 317, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 683, REG7: 108689, REG8: 3, REG9: 1000, REG10: 317, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 683, REG7: 108689, REG8: 3, REG9: 1000, REG10: 317, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 683, REG7: 108689, REG8: 3, REG9: 1000, REG10: 317, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 684, REG7: 108689, REG8: 3, REG9: 1000, REG10: 317, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 684, REG7: 108689, REG8: 3, REG9: 1000, REG10: 316, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 684, REG7: 108689, REG8: 3, REG9: 1000, REG10: 316, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 684, REG7: 108689, REG8: 3, REG9: 1000, REG10: 316, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 684, REG7: 108689, REG8: 3, REG9: 1000, REG10: 316, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 684, REG7: 109373, REG8: 3, REG9: 1000, REG10: 316, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 684, REG7: 109373, REG8: 3, REG9: 1000, REG10: 316, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 684, REG7: 109373, REG8: 3, REG9: 1000, REG10: 316, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 685, REG7: 109373, REG8: 3, REG9: 1000, REG10: 316, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 685, REG7: 109373, REG8: 3, REG9: 1000, REG10: 315, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 685, REG7: 109373, REG8: 3, REG9: 1000, REG10: 315, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 685, REG7: 109373, REG8: 3, REG9: 1000, REG10: 315, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 685, REG7: 109373, REG8: 3, REG9: 1000, REG10: 315, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 685, REG7: 109373, REG8: 3, REG9: 1000, REG10: 315, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 685, REG7: 109373, REG8: 3, REG9: 1000, REG10: 315, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 685, REG7: 110058, REG8: 3, REG9: 1000, REG10: 315, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 685, REG7: 110058, REG8: 3, REG9: 1000, REG10: 315, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 685, REG7: 110058, REG8: 3, REG9: 1000, REG10: 315, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 686, REG7: 110058, REG8: 3, REG9: 1000, REG10: 315, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 686, REG7: 110058, REG8: 3, REG9: 1000, REG10: 314, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 686, REG7: 110058, REG8: 3, REG9: 1000, REG10: 314, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 686, REG7: 110058, REG8: 3, REG9: 1000, REG10: 314, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 686, REG7: 110058, REG8: 3, REG9: 1000, REG10: 314, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 686, REG7: 110058, REG8: 3, REG9: 1000, REG10: 314, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 686, REG7: 110058, REG8: 3, REG9: 1000, REG10: 314, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 686, REG7: 110058, REG8: 3, REG9: 1000, REG10: 314, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 687, REG7: 110058, REG8: 3, REG9: 1000, REG10: 314, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 687, REG7: 110058, REG8: 3, REG9: 1000, REG10: 313, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 687, REG7: 110058, REG8: 3, REG9: 1000, REG10: 313, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 687, REG7: 110058, REG8: 3, REG9: 1000, REG10: 313, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 687, REG7: 110058, REG8: 3, REG9: 1000, REG10: 313, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 687, REG7: 110745, REG8: 3, REG9: 1000, REG10: 313, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 687, REG7: 110745, REG8: 3, REG9: 1000, REG10: 313, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 687, REG7: 110745, REG8: 3, REG9: 1000, REG10: 313, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 688, REG7: 110745, REG8: 3, REG9: 1000, REG10: 313, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 688, REG7: 110745, REG8: 3, REG9: 1000, REG10: 312, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 688, REG7: 110745, REG8: 3, REG9: 1000, REG10: 312, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 688, REG7: 110745, REG8: 3, REG9: 1000, REG10: 312, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 688, REG7: 110745, REG8: 3, REG9: 1000, REG10: 312, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 688, REG7: 110745, REG8: 3, REG9: 1000, REG10: 312, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 688, REG7: 110745, REG8: 3, REG9: 1000, REG10: 312, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 688, REG7: 110745, REG8: 3, REG9: 1000, REG10: 312, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 689, REG7: 110745, REG8: 3, REG9: 1000, REG10: 312, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 689, REG7: 110745, REG8: 3, REG9: 1000, REG10: 311, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 689, REG7: 110745, REG8: 3, REG9: 1000, REG10: 311, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 689, REG7: 110745, REG8: 3, REG9: 1000, REG10: 311, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 689, REG7: 110745, REG8: 3, REG9: 1000, REG10: 311, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 689, REG7: 110745, REG8: 3, REG9: 1000, REG10: 311, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 689, REG7: 110745, REG8: 3, REG9: 1000, REG10: 311, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 689, REG7: 110745, REG8: 3, REG9: 1000, REG10: 311, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 690, REG7: 110745, REG8: 3, REG9: 1000, REG10: 311, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 690, REG7: 110745, REG8: 3, REG9: 1000, REG10: 310, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 690, REG7: 110745, REG8: 3, REG9: 1000, REG10: 310, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 690, REG7: 110745, REG8: 3, REG9: 1000, REG10: 310, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 690, REG7: 110745, REG8: 3, REG9: 1000, REG10: 310, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 690, REG7: 111435, REG8: 3, REG9: 1000, REG10: 310, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 690, REG7: 111435, REG8: 3, REG9: 1000, REG10: 310, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 690, REG7: 111435, REG8: 3, REG9: 1000, REG10: 310, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 691, REG7: 111435, REG8: 3, REG9: 1000, REG10: 310, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 691, REG7: 111435, REG8: 3, REG9: 1000, REG10: 309, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 691, REG7: 111435, REG8: 3, REG9: 1000, REG10: 309, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 691, REG7: 111435, REG8: 3, REG9: 1000, REG10: 309, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 691, REG7: 111435, REG8: 3, REG9: 1000, REG10: 309, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 691, REG7: 111435, REG8: 3, REG9: 1000, REG10: 309, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 691, REG7: 111435, REG8: 3, REG9: 1000, REG10: 309, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 691, REG7: 111435, REG8: 3, REG9: 1000, REG10: 309, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 692, REG7: 111435, REG8: 3, REG9: 1000, REG10: 309, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 692, REG7: 111435, REG8: 3, REG9: 1000, REG10: 308, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 692, REG7: 111435, REG8: 3, REG9: 1000, REG10: 308, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 692, REG7: 111435, REG8: 3, REG9: 1000, REG10: 308, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 692, REG7: 111435, REG8: 3, REG9: 1000, REG10: 308, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 692, REG7: 111435, REG8: 3, REG9: 1000, REG10: 308, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 692, REG7: 111435, REG8: 3, REG9: 1000, REG10: 308, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 692, REG7: 111435, REG8: 3, REG9: 1000, REG10: 308, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 693, REG7: 111435, REG8: 3, REG9: 1000, REG10: 308, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 693, REG7: 111435, REG8: 3, REG9: 1000, REG10: 307, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 693, REG7: 111435, REG8: 3, REG9: 1000, REG10: 307, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 693, REG7: 111435, REG8: 3, REG9: 1000, REG10: 307, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 693, REG7: 111435, REG8: 3, REG9: 1000, REG10: 307, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 693, REG7: 112128, REG8: 3, REG9: 1000, REG10: 307, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 693, REG7: 112128, REG8: 3, REG9: 1000, REG10: 307, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 693, REG7: 112128, REG8: 3, REG9: 1000, REG10: 307, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 694, REG7: 112128, REG8: 3, REG9: 1000, REG10: 307, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 694, REG7: 112128, REG8: 3, REG9: 1000, REG10: 306, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 694, REG7: 112128, REG8: 3, REG9: 1000, REG10: 306, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 694, REG7: 112128, REG8: 3, REG9: 1000, REG10: 306, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 694, REG7: 112128, REG8: 3, REG9: 1000, REG10: 306, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 694, REG7: 112128, REG8: 3, REG9: 1000, REG10: 306, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 694, REG7: 112128, REG8: 3, REG9: 1000, REG10: 306, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 694, REG7: 112128, REG8: 3, REG9: 1000, REG10: 306, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 695, REG7: 112128, REG8: 3, REG9: 1000, REG10: 306, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 695, REG7: 112128, REG8: 3, REG9: 1000, REG10: 305, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 695, REG7: 112128, REG8: 3, REG9: 1000, REG10: 305, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 695, REG7: 112128, REG8: 3, REG9: 1000, REG10: 305, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 695, REG7: 112128, REG8: 3, REG9: 1000, REG10: 305, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 695, REG7: 112128, REG8: 3, REG9: 1000, REG10: 305, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 695, REG7: 112128, REG8: 3, REG9: 1000, REG10: 305, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 695, REG7: 112823, REG8: 3, REG9: 1000, REG10: 305, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 695, REG7: 112823, REG8: 3, REG9: 1000, REG10: 305, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 695, REG7: 112823, REG8: 3, REG9: 1000, REG10: 305, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 696, REG7: 112823, REG8: 3, REG9: 1000, REG10: 305, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 696, REG7: 112823, REG8: 3, REG9: 1000, REG10: 304, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 696, REG7: 112823, REG8: 3, REG9: 1000, REG10: 304, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 696, REG7: 112823, REG8: 3, REG9: 1000, REG10: 304, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 696, REG7: 112823, REG8: 3, REG9: 1000, REG10: 304, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 696, REG7: 113519, REG8: 3, REG9: 1000, REG10: 304, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 696, REG7: 113519, REG8: 3, REG9: 1000, REG10: 304, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 696, REG7: 113519, REG8: 3, REG9: 1000, REG10: 304, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 697, REG7: 113519, REG8: 3, REG9: 1000, REG10: 304, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 697, REG7: 113519, REG8: 3, REG9: 1000, REG10: 303, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 697, REG7: 113519, REG8: 3, REG9: 1000, REG10: 303, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 697, REG7: 113519, REG8: 3, REG9: 1000, REG10: 303, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 697, REG7: 113519, REG8: 3, REG9: 1000, REG10: 303, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 697, REG7: 113519, REG8: 3, REG9: 1000, REG10: 303, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 697, REG7: 113519, REG8: 3, REG9: 1000, REG10: 303, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 697, REG7: 113519, REG8: 3, REG9: 1000, REG10: 303, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 698, REG7: 113519, REG8: 3, REG9: 1000, REG10: 303, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 698, REG7: 113519, REG8: 3, REG9: 1000, REG10: 302, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 698, REG7: 113519, REG8: 3, REG9: 1000, REG10: 302, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 698, REG7: 113519, REG8: 3, REG9: 1000, REG10: 302, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 698, REG7: 113519, REG8: 3, REG9: 1000, REG10: 302, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 698, REG7: 113519, REG8: 3, REG9: 1000, REG10: 302, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 698, REG7: 113519, REG8: 3, REG9: 1000, REG10: 302, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 698, REG7: 113519, REG8: 3, REG9: 1000, REG10: 302, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 699, REG7: 113519, REG8: 3, REG9: 1000, REG10: 302, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 699, REG7: 113519, REG8: 3, REG9: 1000, REG10: 301, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 699, REG7: 113519, REG8: 3, REG9: 1000, REG10: 301, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 699, REG7: 113519, REG8: 3, REG9: 1000, REG10: 301, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 699, REG7: 113519, REG8: 3, REG9: 1000, REG10: 301, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 699, REG7: 114218, REG8: 3, REG9: 1000, REG10: 301, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 699, REG7: 114218, REG8: 3, REG9: 1000, REG10: 301, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 699, REG7: 114218, REG8: 3, REG9: 1000, REG10: 301, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 700, REG7: 114218, REG8: 3, REG9: 1000, REG10: 301, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 700, REG7: 114218, REG8: 3, REG9: 1000, REG10: 300, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 700, REG7: 114218, REG8: 3, REG9: 1000, REG10: 300, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 700, REG7: 114218, REG8: 3, REG9: 1000, REG10: 300, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 700, REG7: 114218, REG8: 3, REG9: 1000, REG10: 300, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 700, REG7: 114218, REG8: 3, REG9: 1000, REG10: 300, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 700, REG7: 114218, REG8: 3, REG9: 1000, REG10: 300, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 700, REG7: 114918, REG8: 3, REG9: 1000, REG10: 300, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 700, REG7: 114918, REG8: 3, REG9: 1000, REG10: 300, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 700, REG7: 114918, REG8: 3, REG9: 1000, REG10: 300, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 701, REG7: 114918, REG8: 3, REG9: 1000, REG10: 300, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 701, REG7: 114918, REG8: 3, REG9: 1000, REG10: 299, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 701, REG7: 114918, REG8: 3, REG9: 1000, REG10: 299, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 701, REG7: 114918, REG8: 3, REG9: 1000, REG10: 299, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 701, REG7: 114918, REG8: 3, REG9: 1000, REG10: 299, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 701, REG7: 114918, REG8: 3, REG9: 1000, REG10: 299, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 701, REG7: 114918, REG8: 3, REG9: 1000, REG10: 299, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 701, REG7: 114918, REG8: 3, REG9: 1000, REG10: 299, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 702, REG7: 114918, REG8: 3, REG9: 1000, REG10: 299, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 702, REG7: 114918, REG8: 3, REG9: 1000, REG10: 298, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 702, REG7: 114918, REG8: 3, REG9: 1000, REG10: 298, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 702, REG7: 114918, REG8: 3, REG9: 1000, REG10: 298, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 702, REG7: 114918, REG8: 3, REG9: 1000, REG10: 298, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 702, REG7: 115620, REG8: 3, REG9: 1000, REG10: 298, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 702, REG7: 115620, REG8: 3, REG9: 1000, REG10: 298, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 702, REG7: 115620, REG8: 3, REG9: 1000, REG10: 298, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 703, REG7: 115620, REG8: 3, REG9: 1000, REG10: 298, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 703, REG7: 115620, REG8: 3, REG9: 1000, REG10: 297, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 703, REG7: 115620, REG8: 3, REG9: 1000, REG10: 297, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 703, REG7: 115620, REG8: 3, REG9: 1000, REG10: 297, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 703, REG7: 115620, REG8: 3, REG9: 1000, REG10: 297, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 703, REG7: 115620, REG8: 3, REG9: 1000, REG10: 297, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 703, REG7: 115620, REG8: 3, REG9: 1000, REG10: 297, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 703, REG7: 115620, REG8: 3, REG9: 1000, REG10: 297, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 704, REG7: 115620, REG8: 3, REG9: 1000, REG10: 297, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 704, REG7: 115620, REG8: 3, REG9: 1000, REG10: 296, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 704, REG7: 115620, REG8: 3, REG9: 1000, REG10: 296, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 704, REG7: 115620, REG8: 3, REG9: 1000, REG10: 296, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 704, REG7: 115620, REG8: 3, REG9: 1000, REG10: 296, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 704, REG7: 115620, REG8: 3, REG9: 1000, REG10: 296, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 704, REG7: 115620, REG8: 3, REG9: 1000, REG10: 296, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 704, REG7: 115620, REG8: 3, REG9: 1000, REG10: 296, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 705, REG7: 115620, REG8: 3, REG9: 1000, REG10: 296, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 705, REG7: 115620, REG8: 3, REG9: 1000, REG10: 295, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 705, REG7: 115620, REG8: 3, REG9: 1000, REG10: 295, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 705, REG7: 115620, REG8: 3, REG9: 1000, REG10: 295, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 705, REG7: 115620, REG8: 3, REG9: 1000, REG10: 295, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 705, REG7: 116325, REG8: 3, REG9: 1000, REG10: 295, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 705, REG7: 116325, REG8: 3, REG9: 1000, REG10: 295, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 705, REG7: 116325, REG8: 3, REG9: 1000, REG10: 295, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 706, REG7: 116325, REG8: 3, REG9: 1000, REG10: 295, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 706, REG7: 116325, REG8: 3, REG9: 1000, REG10: 294, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 706, REG7: 116325, REG8: 3, REG9: 1000, REG10: 294, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 706, REG7: 116325, REG8: 3, REG9: 1000, REG10: 294, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 706, REG7: 116325, REG8: 3, REG9: 1000, REG10: 294, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 706, REG7: 116325, REG8: 3, REG9: 1000, REG10: 294, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 706, REG7: 116325, REG8: 3, REG9: 1000, REG10: 294, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 706, REG7: 116325, REG8: 3, REG9: 1000, REG10: 294, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 707, REG7: 116325, REG8: 3, REG9: 1000, REG10: 294, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 707, REG7: 116325, REG8: 3, REG9: 1000, REG10: 293, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 707, REG7: 116325, REG8: 3, REG9: 1000, REG10: 293, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 707, REG7: 116325, REG8: 3, REG9: 1000, REG10: 293, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 707, REG7: 116325, REG8: 3, REG9: 1000, REG10: 293, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 707, REG7: 116325, REG8: 3, REG9: 1000, REG10: 293, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 707, REG7: 116325, REG8: 3, REG9: 1000, REG10: 293, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 707, REG7: 116325, REG8: 3, REG9: 1000, REG10: 293, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 708, REG7: 116325, REG8: 3, REG9: 1000, REG10: 293, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 708, REG7: 116325, REG8: 3, REG9: 1000, REG10: 292, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 708, REG7: 116325, REG8: 3, REG9: 1000, REG10: 292, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 708, REG7: 116325, REG8: 3, REG9: 1000, REG10: 292, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 708, REG7: 116325, REG8: 3, REG9: 1000, REG10: 292, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 708, REG7: 117033, REG8: 3, REG9: 1000, REG10: 292, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 708, REG7: 117033, REG8: 3, REG9: 1000, REG10: 292, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 708, REG7: 117033, REG8: 3, REG9: 1000, REG10: 292, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 709, REG7: 117033, REG8: 3, REG9: 1000, REG10: 292, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 709, REG7: 117033, REG8: 3, REG9: 1000, REG10: 291, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 709, REG7: 117033, REG8: 3, REG9: 1000, REG10: 291, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 709, REG7: 117033, REG8: 3, REG9: 1000, REG10: 291, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 709, REG7: 117033, REG8: 3, REG9: 1000, REG10: 291, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 709, REG7: 117033, REG8: 3, REG9: 1000, REG10: 291, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 709, REG7: 117033, REG8: 3, REG9: 1000, REG10: 291, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 709, REG7: 117033, REG8: 3, REG9: 1000, REG10: 291, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 710, REG7: 117033, REG8: 3, REG9: 1000, REG10: 291, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 710, REG7: 117033, REG8: 3, REG9: 1000, REG10: 290, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 710, REG7: 117033, REG8: 3, REG9: 1000, REG10: 290, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 710, REG7: 117033, REG8: 3, REG9: 1000, REG10: 290, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 710, REG7: 117033, REG8: 3, REG9: 1000, REG10: 290, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 710, REG7: 117033, REG8: 3, REG9: 1000, REG10: 290, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 710, REG7: 117033, REG8: 3, REG9: 1000, REG10: 290, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 710, REG7: 117743, REG8: 3, REG9: 1000, REG10: 290, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 710, REG7: 117743, REG8: 3, REG9: 1000, REG10: 290, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 710, REG7: 117743, REG8: 3, REG9: 1000, REG10: 290, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 711, REG7: 117743, REG8: 3, REG9: 1000, REG10: 290, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 711, REG7: 117743, REG8: 3, REG9: 1000, REG10: 289, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 711, REG7: 117743, REG8: 3, REG9: 1000, REG10: 289, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 711, REG7: 117743, REG8: 3, REG9: 1000, REG10: 289, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 711, REG7: 117743, REG8: 3, REG9: 1000, REG10: 289, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 711, REG7: 118454, REG8: 3, REG9: 1000, REG10: 289, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 711, REG7: 118454, REG8: 3, REG9: 1000, REG10: 289, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 711, REG7: 118454, REG8: 3, REG9: 1000, REG10: 289, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 712, REG7: 118454, REG8: 3, REG9: 1000, REG10: 289, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 712, REG7: 118454, REG8: 3, REG9: 1000, REG10: 288, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 712, REG7: 118454, REG8: 3, REG9: 1000, REG10: 288, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 712, REG7: 118454, REG8: 3, REG9: 1000, REG10: 288, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 712, REG7: 118454, REG8: 3, REG9: 1000, REG10: 288, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 712, REG7: 118454, REG8: 3, REG9: 1000, REG10: 288, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 712, REG7: 118454, REG8: 3, REG9: 1000, REG10: 288, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 712, REG7: 118454, REG8: 3, REG9: 1000, REG10: 288, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 713, REG7: 118454, REG8: 3, REG9: 1000, REG10: 288, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 713, REG7: 118454, REG8: 3, REG9: 1000, REG10: 287, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 713, REG7: 118454, REG8: 3, REG9: 1000, REG10: 287, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 713, REG7: 118454, REG8: 3, REG9: 1000, REG10: 287, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 713, REG7: 118454, REG8: 3, REG9: 1000, REG10: 287, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 713, REG7: 118454, REG8: 3, REG9: 1000, REG10: 287, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 713, REG7: 118454, REG8: 3, REG9: 1000, REG10: 287, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 713, REG7: 118454, REG8: 3, REG9: 1000, REG10: 287, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 714, REG7: 118454, REG8: 3, REG9: 1000, REG10: 287, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 714, REG7: 118454, REG8: 3, REG9: 1000, REG10: 286, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 714, REG7: 118454, REG8: 3, REG9: 1000, REG10: 286, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 714, REG7: 118454, REG8: 3, REG9: 1000, REG10: 286, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 714, REG7: 118454, REG8: 3, REG9: 1000, REG10: 286, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 714, REG7: 119168, REG8: 3, REG9: 1000, REG10: 286, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 714, REG7: 119168, REG8: 3, REG9: 1000, REG10: 286, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 714, REG7: 119168, REG8: 3, REG9: 1000, REG10: 286, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 715, REG7: 119168, REG8: 3, REG9: 1000, REG10: 286, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 715, REG7: 119168, REG8: 3, REG9: 1000, REG10: 285, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 715, REG7: 119168, REG8: 3, REG9: 1000, REG10: 285, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 715, REG7: 119168, REG8: 3, REG9: 1000, REG10: 285, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 715, REG7: 119168, REG8: 3, REG9: 1000, REG10: 285, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 715, REG7: 119168, REG8: 3, REG9: 1000, REG10: 285, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 715, REG7: 119168, REG8: 3, REG9: 1000, REG10: 285, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 715, REG7: 119883, REG8: 3, REG9: 1000, REG10: 285, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 715, REG7: 119883, REG8: 3, REG9: 1000, REG10: 285, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 715, REG7: 119883, REG8: 3, REG9: 1000, REG10: 285, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 716, REG7: 119883, REG8: 3, REG9: 1000, REG10: 285, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 716, REG7: 119883, REG8: 3, REG9: 1000, REG10: 284, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 716, REG7: 119883, REG8: 3, REG9: 1000, REG10: 284, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 716, REG7: 119883, REG8: 3, REG9: 1000, REG10: 284, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 716, REG7: 119883, REG8: 3, REG9: 1000, REG10: 284, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 716, REG7: 119883, REG8: 3, REG9: 1000, REG10: 284, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 716, REG7: 119883, REG8: 3, REG9: 1000, REG10: 284, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 716, REG7: 119883, REG8: 3, REG9: 1000, REG10: 284, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 717, REG7: 119883, REG8: 3, REG9: 1000, REG10: 284, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 717, REG7: 119883, REG8: 3, REG9: 1000, REG10: 283, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 717, REG7: 119883, REG8: 3, REG9: 1000, REG10: 283, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 717, REG7: 119883, REG8: 3, REG9: 1000, REG10: 283, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 717, REG7: 119883, REG8: 3, REG9: 1000, REG10: 283, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 717, REG7: 120600, REG8: 3, REG9: 1000, REG10: 283, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 717, REG7: 120600, REG8: 3, REG9: 1000, REG10: 283, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 717, REG7: 120600, REG8: 3, REG9: 1000, REG10: 283, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 718, REG7: 120600, REG8: 3, REG9: 1000, REG10: 283, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 718, REG7: 120600, REG8: 3, REG9: 1000, REG10: 282, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 718, REG7: 120600, REG8: 3, REG9: 1000, REG10: 282, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 718, REG7: 120600, REG8: 3, REG9: 1000, REG10: 282, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 718, REG7: 120600, REG8: 3, REG9: 1000, REG10: 282, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 718, REG7: 120600, REG8: 3, REG9: 1000, REG10: 282, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 718, REG7: 120600, REG8: 3, REG9: 1000, REG10: 282, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 718, REG7: 120600, REG8: 3, REG9: 1000, REG10: 282, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 719, REG7: 120600, REG8: 3, REG9: 1000, REG10: 282, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 719, REG7: 120600, REG8: 3, REG9: 1000, REG10: 281, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 719, REG7: 120600, REG8: 3, REG9: 1000, REG10: 281, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 719, REG7: 120600, REG8: 3, REG9: 1000, REG10: 281, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 719, REG7: 120600, REG8: 3, REG9: 1000, REG10: 281, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 719, REG7: 120600, REG8: 3, REG9: 1000, REG10: 281, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 719, REG7: 120600, REG8: 3, REG9: 1000, REG10: 281, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 719, REG7: 120600, REG8: 3, REG9: 1000, REG10: 281, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 720, REG7: 120600, REG8: 3, REG9: 1000, REG10: 281, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 720, REG7: 120600, REG8: 3, REG9: 1000, REG10: 280, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 720, REG7: 120600, REG8: 3, REG9: 1000, REG10: 280, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 720, REG7: 120600, REG8: 3, REG9: 1000, REG10: 280, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 720, REG7: 120600, REG8: 3, REG9: 1000, REG10: 280, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 720, REG7: 121320, REG8: 3, REG9: 1000, REG10: 280, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 720, REG7: 121320, REG8: 3, REG9: 1000, REG10: 280, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 720, REG7: 121320, REG8: 3, REG9: 1000, REG10: 280, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 721, REG7: 121320, REG8: 3, REG9: 1000, REG10: 280, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 721, REG7: 121320, REG8: 3, REG9: 1000, REG10: 279, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 721, REG7: 121320, REG8: 3, REG9: 1000, REG10: 279, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 721, REG7: 121320, REG8: 3, REG9: 1000, REG10: 279, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 721, REG7: 121320, REG8: 3, REG9: 1000, REG10: 279, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 721, REG7: 121320, REG8: 3, REG9: 1000, REG10: 279, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 721, REG7: 121320, REG8: 3, REG9: 1000, REG10: 279, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 721, REG7: 121320, REG8: 3, REG9: 1000, REG10: 279, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 722, REG7: 121320, REG8: 3, REG9: 1000, REG10: 279, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 722, REG7: 121320, REG8: 3, REG9: 1000, REG10: 278, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 722, REG7: 121320, REG8: 3, REG9: 1000, REG10: 278, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 722, REG7: 121320, REG8: 3, REG9: 1000, REG10: 278, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 722, REG7: 121320, REG8: 3, REG9: 1000, REG10: 278, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 722, REG7: 121320, REG8: 3, REG9: 1000, REG10: 278, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 722, REG7: 121320, REG8: 3, REG9: 1000, REG10: 278, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 722, REG7: 121320, REG8: 3, REG9: 1000, REG10: 278, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 723, REG7: 121320, REG8: 3, REG9: 1000, REG10: 278, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 723, REG7: 121320, REG8: 3, REG9: 1000, REG10: 277, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 723, REG7: 121320, REG8: 3, REG9: 1000, REG10: 277, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 723, REG7: 121320, REG8: 3, REG9: 1000, REG10: 277, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 723, REG7: 121320, REG8: 3, REG9: 1000, REG10: 277, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 723, REG7: 122043, REG8: 3, REG9: 1000, REG10: 277, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 723, REG7: 122043, REG8: 3, REG9: 1000, REG10: 277, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 723, REG7: 122043, REG8: 3, REG9: 1000, REG10: 277, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 724, REG7: 122043, REG8: 3, REG9: 1000, REG10: 277, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 724, REG7: 122043, REG8: 3, REG9: 1000, REG10: 276, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 724, REG7: 122043, REG8: 3, REG9: 1000, REG10: 276, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 724, REG7: 122043, REG8: 3, REG9: 1000, REG10: 276, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 724, REG7: 122043, REG8: 3, REG9: 1000, REG10: 276, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 724, REG7: 122043, REG8: 3, REG9: 1000, REG10: 276, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 724, REG7: 122043, REG8: 3, REG9: 1000, REG10: 276, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 724, REG7: 122043, REG8: 3, REG9: 1000, REG10: 276, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 725, REG7: 122043, REG8: 3, REG9: 1000, REG10: 276, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 725, REG7: 122043, REG8: 3, REG9: 1000, REG10: 275, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 725, REG7: 122043, REG8: 3, REG9: 1000, REG10: 275, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 725, REG7: 122043, REG8: 3, REG9: 1000, REG10: 275, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 725, REG7: 122043, REG8: 3, REG9: 1000, REG10: 275, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 725, REG7: 122043, REG8: 3, REG9: 1000, REG10: 275, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 725, REG7: 122043, REG8: 3, REG9: 1000, REG10: 275, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 725, REG7: 122768, REG8: 3, REG9: 1000, REG10: 275, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 725, REG7: 122768, REG8: 3, REG9: 1000, REG10: 275, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 725, REG7: 122768, REG8: 3, REG9: 1000, REG10: 275, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 726, REG7: 122768, REG8: 3, REG9: 1000, REG10: 275, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 726, REG7: 122768, REG8: 3, REG9: 1000, REG10: 274, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 726, REG7: 122768, REG8: 3, REG9: 1000, REG10: 274, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 726, REG7: 122768, REG8: 3, REG9: 1000, REG10: 274, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 726, REG7: 122768, REG8: 3, REG9: 1000, REG10: 274, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 726, REG7: 123494, REG8: 3, REG9: 1000, REG10: 274, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 726, REG7: 123494, REG8: 3, REG9: 1000, REG10: 274, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 726, REG7: 123494, REG8: 3, REG9: 1000, REG10: 274, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 727, REG7: 123494, REG8: 3, REG9: 1000, REG10: 274, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 727, REG7: 123494, REG8: 3, REG9: 1000, REG10: 273, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 727, REG7: 123494, REG8: 3, REG9: 1000, REG10: 273, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 727, REG7: 123494, REG8: 3, REG9: 1000, REG10: 273, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 727, REG7: 123494, REG8: 3, REG9: 1000, REG10: 273, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 727, REG7: 123494, REG8: 3, REG9: 1000, REG10: 273, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 727, REG7: 123494, REG8: 3, REG9: 1000, REG10: 273, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 727, REG7: 123494, REG8: 3, REG9: 1000, REG10: 273, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 728, REG7: 123494, REG8: 3, REG9: 1000, REG10: 273, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 728, REG7: 123494, REG8: 3, REG9: 1000, REG10: 272, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 728, REG7: 123494, REG8: 3, REG9: 1000, REG10: 272, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 728, REG7: 123494, REG8: 3, REG9: 1000, REG10: 272, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 728, REG7: 123494, REG8: 3, REG9: 1000, REG10: 272, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 728, REG7: 123494, REG8: 3, REG9: 1000, REG10: 272, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 728, REG7: 123494, REG8: 3, REG9: 1000, REG10: 272, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 728, REG7: 123494, REG8: 3, REG9: 1000, REG10: 272, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 729, REG7: 123494, REG8: 3, REG9: 1000, REG10: 272, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 729, REG7: 123494, REG8: 3, REG9: 1000, REG10: 271, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 729, REG7: 123494, REG8: 3, REG9: 1000, REG10: 271, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 729, REG7: 123494, REG8: 3, REG9: 1000, REG10: 271, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 729, REG7: 123494, REG8: 3, REG9: 1000, REG10: 271, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 729, REG7: 124223, REG8: 3, REG9: 1000, REG10: 271, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 729, REG7: 124223, REG8: 3, REG9: 1000, REG10: 271, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 729, REG7: 124223, REG8: 3, REG9: 1000, REG10: 271, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 730, REG7: 124223, REG8: 3, REG9: 1000, REG10: 271, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 730, REG7: 124223, REG8: 3, REG9: 1000, REG10: 270, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 730, REG7: 124223, REG8: 3, REG9: 1000, REG10: 270, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 730, REG7: 124223, REG8: 3, REG9: 1000, REG10: 270, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 730, REG7: 124223, REG8: 3, REG9: 1000, REG10: 270, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 730, REG7: 124223, REG8: 3, REG9: 1000, REG10: 270, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 730, REG7: 124223, REG8: 3, REG9: 1000, REG10: 270, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 730, REG7: 124953, REG8: 3, REG9: 1000, REG10: 270, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 730, REG7: 124953, REG8: 3, REG9: 1000, REG10: 270, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 730, REG7: 124953, REG8: 3, REG9: 1000, REG10: 270, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 731, REG7: 124953, REG8: 3, REG9: 1000, REG10: 270, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 731, REG7: 124953, REG8: 3, REG9: 1000, REG10: 269, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 731, REG7: 124953, REG8: 3, REG9: 1000, REG10: 269, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 731, REG7: 124953, REG8: 3, REG9: 1000, REG10: 269, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 731, REG7: 124953, REG8: 3, REG9: 1000, REG10: 269, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 731, REG7: 124953, REG8: 3, REG9: 1000, REG10: 269, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 731, REG7: 124953, REG8: 3, REG9: 1000, REG10: 269, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 731, REG7: 124953, REG8: 3, REG9: 1000, REG10: 269, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 732, REG7: 124953, REG8: 3, REG9: 1000, REG10: 269, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 732, REG7: 124953, REG8: 3, REG9: 1000, REG10: 268, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 732, REG7: 124953, REG8: 3, REG9: 1000, REG10: 268, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 732, REG7: 124953, REG8: 3, REG9: 1000, REG10: 268, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 732, REG7: 124953, REG8: 3, REG9: 1000, REG10: 268, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 732, REG7: 125685, REG8: 3, REG9: 1000, REG10: 268, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 732, REG7: 125685, REG8: 3, REG9: 1000, REG10: 268, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 732, REG7: 125685, REG8: 3, REG9: 1000, REG10: 268, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 733, REG7: 125685, REG8: 3, REG9: 1000, REG10: 268, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 733, REG7: 125685, REG8: 3, REG9: 1000, REG10: 267, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 733, REG7: 125685, REG8: 3, REG9: 1000, REG10: 267, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 733, REG7: 125685, REG8: 3, REG9: 1000, REG10: 267, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 733, REG7: 125685, REG8: 3, REG9: 1000, REG10: 267, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 733, REG7: 125685, REG8: 3, REG9: 1000, REG10: 267, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 733, REG7: 125685, REG8: 3, REG9: 1000, REG10: 267, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 733, REG7: 125685, REG8: 3, REG9: 1000, REG10: 267, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 734, REG7: 125685, REG8: 3, REG9: 1000, REG10: 267, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 734, REG7: 125685, REG8: 3, REG9: 1000, REG10: 266, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 734, REG7: 125685, REG8: 3, REG9: 1000, REG10: 266, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 734, REG7: 125685, REG8: 3, REG9: 1000, REG10: 266, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 734, REG7: 125685, REG8: 3, REG9: 1000, REG10: 266, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 734, REG7: 125685, REG8: 3, REG9: 1000, REG10: 266, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 734, REG7: 125685, REG8: 3, REG9: 1000, REG10: 266, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 734, REG7: 125685, REG8: 3, REG9: 1000, REG10: 266, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 735, REG7: 125685, REG8: 3, REG9: 1000, REG10: 266, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 735, REG7: 125685, REG8: 3, REG9: 1000, REG10: 265, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 735, REG7: 125685, REG8: 3, REG9: 1000, REG10: 265, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 735, REG7: 125685, REG8: 3, REG9: 1000, REG10: 265, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 735, REG7: 125685, REG8: 3, REG9: 1000, REG10: 265, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 735, REG7: 126420, REG8: 3, REG9: 1000, REG10: 265, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 735, REG7: 126420, REG8: 3, REG9: 1000, REG10: 265, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 735, REG7: 126420, REG8: 3, REG9: 1000, REG10: 265, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 736, REG7: 126420, REG8: 3, REG9: 1000, REG10: 265, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 736, REG7: 126420, REG8: 3, REG9: 1000, REG10: 264, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 736, REG7: 126420, REG8: 3, REG9: 1000, REG10: 264, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 736, REG7: 126420, REG8: 3, REG9: 1000, REG10: 264, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 736, REG7: 126420, REG8: 3, REG9: 1000, REG10: 264, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 736, REG7: 126420, REG8: 3, REG9: 1000, REG10: 264, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 736, REG7: 126420, REG8: 3, REG9: 1000, REG10: 264, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 736, REG7: 126420, REG8: 3, REG9: 1000, REG10: 264, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 737, REG7: 126420, REG8: 3, REG9: 1000, REG10: 264, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 737, REG7: 126420, REG8: 3, REG9: 1000, REG10: 263, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 737, REG7: 126420, REG8: 3, REG9: 1000, REG10: 263, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 737, REG7: 126420, REG8: 3, REG9: 1000, REG10: 263, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 737, REG7: 126420, REG8: 3, REG9: 1000, REG10: 263, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 737, REG7: 126420, REG8: 3, REG9: 1000, REG10: 263, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 737, REG7: 126420, REG8: 3, REG9: 1000, REG10: 263, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 737, REG7: 126420, REG8: 3, REG9: 1000, REG10: 263, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 738, REG7: 126420, REG8: 3, REG9: 1000, REG10: 263, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 738, REG7: 126420, REG8: 3, REG9: 1000, REG10: 262, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 738, REG7: 126420, REG8: 3, REG9: 1000, REG10: 262, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 738, REG7: 126420, REG8: 3, REG9: 1000, REG10: 262, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 738, REG7: 126420, REG8: 3, REG9: 1000, REG10: 262, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 738, REG7: 127158, REG8: 3, REG9: 1000, REG10: 262, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 738, REG7: 127158, REG8: 3, REG9: 1000, REG10: 262, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 738, REG7: 127158, REG8: 3, REG9: 1000, REG10: 262, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 739, REG7: 127158, REG8: 3, REG9: 1000, REG10: 262, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 739, REG7: 127158, REG8: 3, REG9: 1000, REG10: 261, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 739, REG7: 127158, REG8: 3, REG9: 1000, REG10: 261, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 739, REG7: 127158, REG8: 3, REG9: 1000, REG10: 261, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 739, REG7: 127158, REG8: 3, REG9: 1000, REG10: 261, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 739, REG7: 127158, REG8: 3, REG9: 1000, REG10: 261, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 739, REG7: 127158, REG8: 3, REG9: 1000, REG10: 261, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 739, REG7: 127158, REG8: 3, REG9: 1000, REG10: 261, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 740, REG7: 127158, REG8: 3, REG9: 1000, REG10: 261, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 740, REG7: 127158, REG8: 3, REG9: 1000, REG10: 260, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 740, REG7: 127158, REG8: 3, REG9: 1000, REG10: 260, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 740, REG7: 127158, REG8: 3, REG9: 1000, REG10: 260, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 740, REG7: 127158, REG8: 3, REG9: 1000, REG10: 260, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 740, REG7: 127158, REG8: 3, REG9: 1000, REG10: 260, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 740, REG7: 127158, REG8: 3, REG9: 1000, REG10: 260, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 740, REG7: 127898, REG8: 3, REG9: 1000, REG10: 260, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 740, REG7: 127898, REG8: 3, REG9: 1000, REG10: 260, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 740, REG7: 127898, REG8: 3, REG9: 1000, REG10: 260, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 741, REG7: 127898, REG8: 3, REG9: 1000, REG10: 260, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 741, REG7: 127898, REG8: 3, REG9: 1000, REG10: 259, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 741, REG7: 127898, REG8: 3, REG9: 1000, REG10: 259, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 741, REG7: 127898, REG8: 3, REG9: 1000, REG10: 259, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 741, REG7: 127898, REG8: 3, REG9: 1000, REG10: 259, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 741, REG7: 128639, REG8: 3, REG9: 1000, REG10: 259, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 741, REG7: 128639, REG8: 3, REG9: 1000, REG10: 259, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 741, REG7: 128639, REG8: 3, REG9: 1000, REG10: 259, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 742, REG7: 128639, REG8: 3, REG9: 1000, REG10: 259, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 742, REG7: 128639, REG8: 3, REG9: 1000, REG10: 258, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 742, REG7: 128639, REG8: 3, REG9: 1000, REG10: 258, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 742, REG7: 128639, REG8: 3, REG9: 1000, REG10: 258, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 742, REG7: 128639, REG8: 3, REG9: 1000, REG10: 258, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 742, REG7: 128639, REG8: 3, REG9: 1000, REG10: 258, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 742, REG7: 128639, REG8: 3, REG9: 1000, REG10: 258, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 742, REG7: 128639, REG8: 3, REG9: 1000, REG10: 258, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 743, REG7: 128639, REG8: 3, REG9: 1000, REG10: 258, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 743, REG7: 128639, REG8: 3, REG9: 1000, REG10: 257, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 743, REG7: 128639, REG8: 3, REG9: 1000, REG10: 257, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 743, REG7: 128639, REG8: 3, REG9: 1000, REG10: 257, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 743, REG7: 128639, REG8: 3, REG9: 1000, REG10: 257, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 743, REG7: 128639, REG8: 3, REG9: 1000, REG10: 257, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 743, REG7: 128639, REG8: 3, REG9: 1000, REG10: 257, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 743, REG7: 128639, REG8: 3, REG9: 1000, REG10: 257, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 744, REG7: 128639, REG8: 3, REG9: 1000, REG10: 257, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 744, REG7: 128639, REG8: 3, REG9: 1000, REG10: 256, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 744, REG7: 128639, REG8: 3, REG9: 1000, REG10: 256, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 744, REG7: 128639, REG8: 3, REG9: 1000, REG10: 256, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 744, REG7: 128639, REG8: 3, REG9: 1000, REG10: 256, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 744, REG7: 129383, REG8: 3, REG9: 1000, REG10: 256, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 744, REG7: 129383, REG8: 3, REG9: 1000, REG10: 256, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 744, REG7: 129383, REG8: 3, REG9: 1000, REG10: 256, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 745, REG7: 129383, REG8: 3, REG9: 1000, REG10: 256, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 745, REG7: 129383, REG8: 3, REG9: 1000, REG10: 255, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 745, REG7: 129383, REG8: 3, REG9: 1000, REG10: 255, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 745, REG7: 129383, REG8: 3, REG9: 1000, REG10: 255, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 745, REG7: 129383, REG8: 3, REG9: 1000, REG10: 255, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 745, REG7: 129383, REG8: 3, REG9: 1000, REG10: 255, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 745, REG7: 129383, REG8: 3, REG9: 1000, REG10: 255, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 745, REG7: 130128, REG8: 3, REG9: 1000, REG10: 255, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 745, REG7: 130128, REG8: 3, REG9: 1000, REG10: 255, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 745, REG7: 130128, REG8: 3, REG9: 1000, REG10: 255, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 746, REG7: 130128, REG8: 3, REG9: 1000, REG10: 255, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 746, REG7: 130128, REG8: 3, REG9: 1000, REG10: 254, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 746, REG7: 130128, REG8: 3, REG9: 1000, REG10: 254, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 746, REG7: 130128, REG8: 3, REG9: 1000, REG10: 254, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 746, REG7: 130128, REG8: 3, REG9: 1000, REG10: 254, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 746, REG7: 130128, REG8: 3, REG9: 1000, REG10: 254, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 746, REG7: 130128, REG8: 3, REG9: 1000, REG10: 254, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 746, REG7: 130128, REG8: 3, REG9: 1000, REG10: 254, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 747, REG7: 130128, REG8: 3, REG9: 1000, REG10: 254, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 747, REG7: 130128, REG8: 3, REG9: 1000, REG10: 253, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 747, REG7: 130128, REG8: 3, REG9: 1000, REG10: 253, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 747, REG7: 130128, REG8: 3, REG9: 1000, REG10: 253, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 747, REG7: 130128, REG8: 3, REG9: 1000, REG10: 253, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 747, REG7: 130875, REG8: 3, REG9: 1000, REG10: 253, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 747, REG7: 130875, REG8: 3, REG9: 1000, REG10: 253, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 747, REG7: 130875, REG8: 3, REG9: 1000, REG10: 253, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 748, REG7: 130875, REG8: 3, REG9: 1000, REG10: 253, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 748, REG7: 130875, REG8: 3, REG9: 1000, REG10: 252, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 748, REG7: 130875, REG8: 3, REG9: 1000, REG10: 252, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 748, REG7: 130875, REG8: 3, REG9: 1000, REG10: 252, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 748, REG7: 130875, REG8: 3, REG9: 1000, REG10: 252, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 748, REG7: 130875, REG8: 3, REG9: 1000, REG10: 252, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 748, REG7: 130875, REG8: 3, REG9: 1000, REG10: 252, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 748, REG7: 130875, REG8: 3, REG9: 1000, REG10: 252, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 749, REG7: 130875, REG8: 3, REG9: 1000, REG10: 252, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 749, REG7: 130875, REG8: 3, REG9: 1000, REG10: 251, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 749, REG7: 130875, REG8: 3, REG9: 1000, REG10: 251, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 749, REG7: 130875, REG8: 3, REG9: 1000, REG10: 251, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 749, REG7: 130875, REG8: 3, REG9: 1000, REG10: 251, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 749, REG7: 130875, REG8: 3, REG9: 1000, REG10: 251, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 749, REG7: 130875, REG8: 3, REG9: 1000, REG10: 251, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 749, REG7: 130875, REG8: 3, REG9: 1000, REG10: 251, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 750, REG7: 130875, REG8: 3, REG9: 1000, REG10: 251, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 750, REG7: 130875, REG8: 3, REG9: 1000, REG10: 250, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 750, REG7: 130875, REG8: 3, REG9: 1000, REG10: 250, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 750, REG7: 130875, REG8: 3, REG9: 1000, REG10: 250, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 750, REG7: 130875, REG8: 3, REG9: 1000, REG10: 250, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 750, REG7: 131625, REG8: 3, REG9: 1000, REG10: 250, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 750, REG7: 131625, REG8: 3, REG9: 1000, REG10: 250, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 750, REG7: 131625, REG8: 3, REG9: 1000, REG10: 250, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 751, REG7: 131625, REG8: 3, REG9: 1000, REG10: 250, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 751, REG7: 131625, REG8: 3, REG9: 1000, REG10: 249, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 751, REG7: 131625, REG8: 3, REG9: 1000, REG10: 249, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 751, REG7: 131625, REG8: 3, REG9: 1000, REG10: 249, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 751, REG7: 131625, REG8: 3, REG9: 1000, REG10: 249, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 751, REG7: 131625, REG8: 3, REG9: 1000, REG10: 249, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 751, REG7: 131625, REG8: 3, REG9: 1000, REG10: 249, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 751, REG7: 131625, REG8: 3, REG9: 1000, REG10: 249, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 752, REG7: 131625, REG8: 3, REG9: 1000, REG10: 249, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 752, REG7: 131625, REG8: 3, REG9: 1000, REG10: 248, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 752, REG7: 131625, REG8: 3, REG9: 1000, REG10: 248, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 752, REG7: 131625, REG8: 3, REG9: 1000, REG10: 248, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 752, REG7: 131625, REG8: 3, REG9: 1000, REG10: 248, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 752, REG7: 131625, REG8: 3, REG9: 1000, REG10: 248, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 752, REG7: 131625, REG8: 3, REG9: 1000, REG10: 248, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 752, REG7: 131625, REG8: 3, REG9: 1000, REG10: 248, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 753, REG7: 131625, REG8: 3, REG9: 1000, REG10: 248, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 753, REG7: 131625, REG8: 3, REG9: 1000, REG10: 247, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 753, REG7: 131625, REG8: 3, REG9: 1000, REG10: 247, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 753, REG7: 131625, REG8: 3, REG9: 1000, REG10: 247, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 753, REG7: 131625, REG8: 3, REG9: 1000, REG10: 247, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 753, REG7: 132378, REG8: 3, REG9: 1000, REG10: 247, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 753, REG7: 132378, REG8: 3, REG9: 1000, REG10: 247, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 753, REG7: 132378, REG8: 3, REG9: 1000, REG10: 247, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 754, REG7: 132378, REG8: 3, REG9: 1000, REG10: 247, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 754, REG7: 132378, REG8: 3, REG9: 1000, REG10: 246, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 754, REG7: 132378, REG8: 3, REG9: 1000, REG10: 246, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 754, REG7: 132378, REG8: 3, REG9: 1000, REG10: 246, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 754, REG7: 132378, REG8: 3, REG9: 1000, REG10: 246, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 754, REG7: 132378, REG8: 3, REG9: 1000, REG10: 246, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 754, REG7: 132378, REG8: 3, REG9: 1000, REG10: 246, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 754, REG7: 132378, REG8: 3, REG9: 1000, REG10: 246, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 755, REG7: 132378, REG8: 3, REG9: 1000, REG10: 246, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 755, REG7: 132378, REG8: 3, REG9: 1000, REG10: 245, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 755, REG7: 132378, REG8: 3, REG9: 1000, REG10: 245, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 755, REG7: 132378, REG8: 3, REG9: 1000, REG10: 245, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 755, REG7: 132378, REG8: 3, REG9: 1000, REG10: 245, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 755, REG7: 132378, REG8: 3, REG9: 1000, REG10: 245, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 755, REG7: 132378, REG8: 3, REG9: 1000, REG10: 245, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 755, REG7: 133133, REG8: 3, REG9: 1000, REG10: 245, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 755, REG7: 133133, REG8: 3, REG9: 1000, REG10: 245, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 755, REG7: 133133, REG8: 3, REG9: 1000, REG10: 245, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 756, REG7: 133133, REG8: 3, REG9: 1000, REG10: 245, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 756, REG7: 133133, REG8: 3, REG9: 1000, REG10: 244, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 756, REG7: 133133, REG8: 3, REG9: 1000, REG10: 244, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 756, REG7: 133133, REG8: 3, REG9: 1000, REG10: 244, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 756, REG7: 133133, REG8: 3, REG9: 1000, REG10: 244, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 756, REG7: 133889, REG8: 3, REG9: 1000, REG10: 244, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 756, REG7: 133889, REG8: 3, REG9: 1000, REG10: 244, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 756, REG7: 133889, REG8: 3, REG9: 1000, REG10: 244, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 757, REG7: 133889, REG8: 3, REG9: 1000, REG10: 244, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 757, REG7: 133889, REG8: 3, REG9: 1000, REG10: 243, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 757, REG7: 133889, REG8: 3, REG9: 1000, REG10: 243, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 757, REG7: 133889, REG8: 3, REG9: 1000, REG10: 243, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 757, REG7: 133889, REG8: 3, REG9: 1000, REG10: 243, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 757, REG7: 133889, REG8: 3, REG9: 1000, REG10: 243, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 757, REG7: 133889, REG8: 3, REG9: 1000, REG10: 243, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 757, REG7: 133889, REG8: 3, REG9: 1000, REG10: 243, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 758, REG7: 133889, REG8: 3, REG9: 1000, REG10: 243, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 758, REG7: 133889, REG8: 3, REG9: 1000, REG10: 242, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 758, REG7: 133889, REG8: 3, REG9: 1000, REG10: 242, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 758, REG7: 133889, REG8: 3, REG9: 1000, REG10: 242, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 758, REG7: 133889, REG8: 3, REG9: 1000, REG10: 242, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 758, REG7: 133889, REG8: 3, REG9: 1000, REG10: 242, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 758, REG7: 133889, REG8: 3, REG9: 1000, REG10: 242, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 758, REG7: 133889, REG8: 3, REG9: 1000, REG10: 242, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 759, REG7: 133889, REG8: 3, REG9: 1000, REG10: 242, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 759, REG7: 133889, REG8: 3, REG9: 1000, REG10: 241, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 759, REG7: 133889, REG8: 3, REG9: 1000, REG10: 241, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 759, REG7: 133889, REG8: 3, REG9: 1000, REG10: 241, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 759, REG7: 133889, REG8: 3, REG9: 1000, REG10: 241, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 759, REG7: 134648, REG8: 3, REG9: 1000, REG10: 241, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 759, REG7: 134648, REG8: 3, REG9: 1000, REG10: 241, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 759, REG7: 134648, REG8: 3, REG9: 1000, REG10: 241, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 760, REG7: 134648, REG8: 3, REG9: 1000, REG10: 241, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 760, REG7: 134648, REG8: 3, REG9: 1000, REG10: 240, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 760, REG7: 134648, REG8: 3, REG9: 1000, REG10: 240, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 760, REG7: 134648, REG8: 3, REG9: 1000, REG10: 240, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 760, REG7: 134648, REG8: 3, REG9: 1000, REG10: 240, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 760, REG7: 134648, REG8: 3, REG9: 1000, REG10: 240, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 760, REG7: 134648, REG8: 3, REG9: 1000, REG10: 240, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 760, REG7: 135408, REG8: 3, REG9: 1000, REG10: 240, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 760, REG7: 135408, REG8: 3, REG9: 1000, REG10: 240, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 760, REG7: 135408, REG8: 3, REG9: 1000, REG10: 240, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 761, REG7: 135408, REG8: 3, REG9: 1000, REG10: 240, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 761, REG7: 135408, REG8: 3, REG9: 1000, REG10: 239, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 761, REG7: 135408, REG8: 3, REG9: 1000, REG10: 239, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 761, REG7: 135408, REG8: 3, REG9: 1000, REG10: 239, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 761, REG7: 135408, REG8: 3, REG9: 1000, REG10: 239, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 761, REG7: 135408, REG8: 3, REG9: 1000, REG10: 239, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 761, REG7: 135408, REG8: 3, REG9: 1000, REG10: 239, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 761, REG7: 135408, REG8: 3, REG9: 1000, REG10: 239, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 762, REG7: 135408, REG8: 3, REG9: 1000, REG10: 239, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 762, REG7: 135408, REG8: 3, REG9: 1000, REG10: 238, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 762, REG7: 135408, REG8: 3, REG9: 1000, REG10: 238, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 762, REG7: 135408, REG8: 3, REG9: 1000, REG10: 238, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 762, REG7: 135408, REG8: 3, REG9: 1000, REG10: 238, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 762, REG7: 136170, REG8: 3, REG9: 1000, REG10: 238, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 762, REG7: 136170, REG8: 3, REG9: 1000, REG10: 238, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 762, REG7: 136170, REG8: 3, REG9: 1000, REG10: 238, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 763, REG7: 136170, REG8: 3, REG9: 1000, REG10: 238, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 763, REG7: 136170, REG8: 3, REG9: 1000, REG10: 237, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 763, REG7: 136170, REG8: 3, REG9: 1000, REG10: 237, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 763, REG7: 136170, REG8: 3, REG9: 1000, REG10: 237, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 763, REG7: 136170, REG8: 3, REG9: 1000, REG10: 237, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 763, REG7: 136170, REG8: 3, REG9: 1000, REG10: 237, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 763, REG7: 136170, REG8: 3, REG9: 1000, REG10: 237, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 763, REG7: 136170, REG8: 3, REG9: 1000, REG10: 237, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 764, REG7: 136170, REG8: 3, REG9: 1000, REG10: 237, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 764, REG7: 136170, REG8: 3, REG9: 1000, REG10: 236, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 764, REG7: 136170, REG8: 3, REG9: 1000, REG10: 236, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 764, REG7: 136170, REG8: 3, REG9: 1000, REG10: 236, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 764, REG7: 136170, REG8: 3, REG9: 1000, REG10: 236, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 764, REG7: 136170, REG8: 3, REG9: 1000, REG10: 236, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 764, REG7: 136170, REG8: 3, REG9: 1000, REG10: 236, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 764, REG7: 136170, REG8: 3, REG9: 1000, REG10: 236, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 765, REG7: 136170, REG8: 3, REG9: 1000, REG10: 236, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 765, REG7: 136170, REG8: 3, REG9: 1000, REG10: 235, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 765, REG7: 136170, REG8: 3, REG9: 1000, REG10: 235, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 765, REG7: 136170, REG8: 3, REG9: 1000, REG10: 235, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 765, REG7: 136170, REG8: 3, REG9: 1000, REG10: 235, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 765, REG7: 136935, REG8: 3, REG9: 1000, REG10: 235, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 765, REG7: 136935, REG8: 3, REG9: 1000, REG10: 235, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 765, REG7: 136935, REG8: 3, REG9: 1000, REG10: 235, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 766, REG7: 136935, REG8: 3, REG9: 1000, REG10: 235, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 766, REG7: 136935, REG8: 3, REG9: 1000, REG10: 234, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 766, REG7: 136935, REG8: 3, REG9: 1000, REG10: 234, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 766, REG7: 136935, REG8: 3, REG9: 1000, REG10: 234, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 766, REG7: 136935, REG8: 3, REG9: 1000, REG10: 234, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 766, REG7: 136935, REG8: 3, REG9: 1000, REG10: 234, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 766, REG7: 136935, REG8: 3, REG9: 1000, REG10: 234, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 766, REG7: 136935, REG8: 3, REG9: 1000, REG10: 234, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 767, REG7: 136935, REG8: 3, REG9: 1000, REG10: 234, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 767, REG7: 136935, REG8: 3, REG9: 1000, REG10: 233, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 767, REG7: 136935, REG8: 3, REG9: 1000, REG10: 233, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 767, REG7: 136935, REG8: 3, REG9: 1000, REG10: 233, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 767, REG7: 136935, REG8: 3, REG9: 1000, REG10: 233, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 767, REG7: 136935, REG8: 3, REG9: 1000, REG10: 233, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 767, REG7: 136935, REG8: 3, REG9: 1000, REG10: 233, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 767, REG7: 136935, REG8: 3, REG9: 1000, REG10: 233, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 768, REG7: 136935, REG8: 3, REG9: 1000, REG10: 233, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 768, REG7: 136935, REG8: 3, REG9: 1000, REG10: 232, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 768, REG7: 136935, REG8: 3, REG9: 1000, REG10: 232, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 768, REG7: 136935, REG8: 3, REG9: 1000, REG10: 232, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 768, REG7: 136935, REG8: 3, REG9: 1000, REG10: 232, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 768, REG7: 137703, REG8: 3, REG9: 1000, REG10: 232, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 768, REG7: 137703, REG8: 3, REG9: 1000, REG10: 232, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 768, REG7: 137703, REG8: 3, REG9: 1000, REG10: 232, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 769, REG7: 137703, REG8: 3, REG9: 1000, REG10: 232, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 769, REG7: 137703, REG8: 3, REG9: 1000, REG10: 231, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 769, REG7: 137703, REG8: 3, REG9: 1000, REG10: 231, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 769, REG7: 137703, REG8: 3, REG9: 1000, REG10: 231, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 769, REG7: 137703, REG8: 3, REG9: 1000, REG10: 231, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 769, REG7: 137703, REG8: 3, REG9: 1000, REG10: 231, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 769, REG7: 137703, REG8: 3, REG9: 1000, REG10: 231, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 769, REG7: 137703, REG8: 3, REG9: 1000, REG10: 231, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 770, REG7: 137703, REG8: 3, REG9: 1000, REG10: 231, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 770, REG7: 137703, REG8: 3, REG9: 1000, REG10: 230, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 770, REG7: 137703, REG8: 3, REG9: 1000, REG10: 230, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 770, REG7: 137703, REG8: 3, REG9: 1000, REG10: 230, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 770, REG7: 137703, REG8: 3, REG9: 1000, REG10: 230, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 770, REG7: 137703, REG8: 3, REG9: 1000, REG10: 230, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 770, REG7: 137703, REG8: 3, REG9: 1000, REG10: 230, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 770, REG7: 138473, REG8: 3, REG9: 1000, REG10: 230, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 770, REG7: 138473, REG8: 3, REG9: 1000, REG10: 230, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 770, REG7: 138473, REG8: 3, REG9: 1000, REG10: 230, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 771, REG7: 138473, REG8: 3, REG9: 1000, REG10: 230, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 771, REG7: 138473, REG8: 3, REG9: 1000, REG10: 229, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 771, REG7: 138473, REG8: 3, REG9: 1000, REG10: 229, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 771, REG7: 138473, REG8: 3, REG9: 1000, REG10: 229, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 771, REG7: 138473, REG8: 3, REG9: 1000, REG10: 229, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 771, REG7: 139244, REG8: 3, REG9: 1000, REG10: 229, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 771, REG7: 139244, REG8: 3, REG9: 1000, REG10: 229, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 771, REG7: 139244, REG8: 3, REG9: 1000, REG10: 229, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 772, REG7: 139244, REG8: 3, REG9: 1000, REG10: 229, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 772, REG7: 139244, REG8: 3, REG9: 1000, REG10: 228, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 772, REG7: 139244, REG8: 3, REG9: 1000, REG10: 228, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 772, REG7: 139244, REG8: 3, REG9: 1000, REG10: 228, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 772, REG7: 139244, REG8: 3, REG9: 1000, REG10: 228, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 772, REG7: 139244, REG8: 3, REG9: 1000, REG10: 228, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 772, REG7: 139244, REG8: 3, REG9: 1000, REG10: 228, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 772, REG7: 139244, REG8: 3, REG9: 1000, REG10: 228, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 773, REG7: 139244, REG8: 3, REG9: 1000, REG10: 228, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 773, REG7: 139244, REG8: 3, REG9: 1000, REG10: 227, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 773, REG7: 139244, REG8: 3, REG9: 1000, REG10: 227, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 773, REG7: 139244, REG8: 3, REG9: 1000, REG10: 227, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 773, REG7: 139244, REG8: 3, REG9: 1000, REG10: 227, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 773, REG7: 139244, REG8: 3, REG9: 1000, REG10: 227, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 773, REG7: 139244, REG8: 3, REG9: 1000, REG10: 227, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 773, REG7: 139244, REG8: 3, REG9: 1000, REG10: 227, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 774, REG7: 139244, REG8: 3, REG9: 1000, REG10: 227, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 774, REG7: 139244, REG8: 3, REG9: 1000, REG10: 226, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 774, REG7: 139244, REG8: 3, REG9: 1000, REG10: 226, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 774, REG7: 139244, REG8: 3, REG9: 1000, REG10: 226, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 774, REG7: 139244, REG8: 3, REG9: 1000, REG10: 226, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 774, REG7: 140018, REG8: 3, REG9: 1000, REG10: 226, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 774, REG7: 140018, REG8: 3, REG9: 1000, REG10: 226, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 774, REG7: 140018, REG8: 3, REG9: 1000, REG10: 226, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 775, REG7: 140018, REG8: 3, REG9: 1000, REG10: 226, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 775, REG7: 140018, REG8: 3, REG9: 1000, REG10: 225, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 775, REG7: 140018, REG8: 3, REG9: 1000, REG10: 225, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 775, REG7: 140018, REG8: 3, REG9: 1000, REG10: 225, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 775, REG7: 140018, REG8: 3, REG9: 1000, REG10: 225, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 775, REG7: 140018, REG8: 3, REG9: 1000, REG10: 225, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 775, REG7: 140018, REG8: 3, REG9: 1000, REG10: 225, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 775, REG7: 140793, REG8: 3, REG9: 1000, REG10: 225, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 775, REG7: 140793, REG8: 3, REG9: 1000, REG10: 225, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 775, REG7: 140793, REG8: 3, REG9: 1000, REG10: 225, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 776, REG7: 140793, REG8: 3, REG9: 1000, REG10: 225, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 776, REG7: 140793, REG8: 3, REG9: 1000, REG10: 224, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 776, REG7: 140793, REG8: 3, REG9: 1000, REG10: 224, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 776, REG7: 140793, REG8: 3, REG9: 1000, REG10: 224, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 776, REG7: 140793, REG8: 3, REG9: 1000, REG10: 224, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 776, REG7: 140793, REG8: 3, REG9: 1000, REG10: 224, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 776, REG7: 140793, REG8: 3, REG9: 1000, REG10: 224, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 776, REG7: 140793, REG8: 3, REG9: 1000, REG10: 224, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 777, REG7: 140793, REG8: 3, REG9: 1000, REG10: 224, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 777, REG7: 140793, REG8: 3, REG9: 1000, REG10: 223, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 777, REG7: 140793, REG8: 3, REG9: 1000, REG10: 223, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 777, REG7: 140793, REG8: 3, REG9: 1000, REG10: 223, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 777, REG7: 140793, REG8: 3, REG9: 1000, REG10: 223, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 777, REG7: 141570, REG8: 3, REG9: 1000, REG10: 223, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 777, REG7: 141570, REG8: 3, REG9: 1000, REG10: 223, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 777, REG7: 141570, REG8: 3, REG9: 1000, REG10: 223, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 778, REG7: 141570, REG8: 3, REG9: 1000, REG10: 223, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 778, REG7: 141570, REG8: 3, REG9: 1000, REG10: 222, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 778, REG7: 141570, REG8: 3, REG9: 1000, REG10: 222, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 778, REG7: 141570, REG8: 3, REG9: 1000, REG10: 222, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 778, REG7: 141570, REG8: 3, REG9: 1000, REG10: 222, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 778, REG7: 141570, REG8: 3, REG9: 1000, REG10: 222, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 778, REG7: 141570, REG8: 3, REG9: 1000, REG10: 222, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 778, REG7: 141570, REG8: 3, REG9: 1000, REG10: 222, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 779, REG7: 141570, REG8: 3, REG9: 1000, REG10: 222, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 779, REG7: 141570, REG8: 3, REG9: 1000, REG10: 221, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 779, REG7: 141570, REG8: 3, REG9: 1000, REG10: 221, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 779, REG7: 141570, REG8: 3, REG9: 1000, REG10: 221, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 779, REG7: 141570, REG8: 3, REG9: 1000, REG10: 221, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 779, REG7: 141570, REG8: 3, REG9: 1000, REG10: 221, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 779, REG7: 141570, REG8: 3, REG9: 1000, REG10: 221, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 779, REG7: 141570, REG8: 3, REG9: 1000, REG10: 221, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 780, REG7: 141570, REG8: 3, REG9: 1000, REG10: 221, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 780, REG7: 141570, REG8: 3, REG9: 1000, REG10: 220, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 780, REG7: 141570, REG8: 3, REG9: 1000, REG10: 220, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 780, REG7: 141570, REG8: 3, REG9: 1000, REG10: 220, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 780, REG7: 141570, REG8: 3, REG9: 1000, REG10: 220, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 780, REG7: 142350, REG8: 3, REG9: 1000, REG10: 220, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 780, REG7: 142350, REG8: 3, REG9: 1000, REG10: 220, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 780, REG7: 142350, REG8: 3, REG9: 1000, REG10: 220, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 781, REG7: 142350, REG8: 3, REG9: 1000, REG10: 220, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 781, REG7: 142350, REG8: 3, REG9: 1000, REG10: 219, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 781, REG7: 142350, REG8: 3, REG9: 1000, REG10: 219, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 781, REG7: 142350, REG8: 3, REG9: 1000, REG10: 219, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 781, REG7: 142350, REG8: 3, REG9: 1000, REG10: 219, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 781, REG7: 142350, REG8: 3, REG9: 1000, REG10: 219, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 781, REG7: 142350, REG8: 3, REG9: 1000, REG10: 219, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 781, REG7: 142350, REG8: 3, REG9: 1000, REG10: 219, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 782, REG7: 142350, REG8: 3, REG9: 1000, REG10: 219, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 782, REG7: 142350, REG8: 3, REG9: 1000, REG10: 218, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 782, REG7: 142350, REG8: 3, REG9: 1000, REG10: 218, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 782, REG7: 142350, REG8: 3, REG9: 1000, REG10: 218, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 782, REG7: 142350, REG8: 3, REG9: 1000, REG10: 218, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 782, REG7: 142350, REG8: 3, REG9: 1000, REG10: 218, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 782, REG7: 142350, REG8: 3, REG9: 1000, REG10: 218, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 782, REG7: 142350, REG8: 3, REG9: 1000, REG10: 218, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 783, REG7: 142350, REG8: 3, REG9: 1000, REG10: 218, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 783, REG7: 142350, REG8: 3, REG9: 1000, REG10: 217, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 783, REG7: 142350, REG8: 3, REG9: 1000, REG10: 217, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 783, REG7: 142350, REG8: 3, REG9: 1000, REG10: 217, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 783, REG7: 142350, REG8: 3, REG9: 1000, REG10: 217, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 783, REG7: 143133, REG8: 3, REG9: 1000, REG10: 217, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 783, REG7: 143133, REG8: 3, REG9: 1000, REG10: 217, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 783, REG7: 143133, REG8: 3, REG9: 1000, REG10: 217, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 784, REG7: 143133, REG8: 3, REG9: 1000, REG10: 217, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 784, REG7: 143133, REG8: 3, REG9: 1000, REG10: 216, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 784, REG7: 143133, REG8: 3, REG9: 1000, REG10: 216, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 784, REG7: 143133, REG8: 3, REG9: 1000, REG10: 216, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 784, REG7: 143133, REG8: 3, REG9: 1000, REG10: 216, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 784, REG7: 143133, REG8: 3, REG9: 1000, REG10: 216, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 784, REG7: 143133, REG8: 3, REG9: 1000, REG10: 216, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 784, REG7: 143133, REG8: 3, REG9: 1000, REG10: 216, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 785, REG7: 143133, REG8: 3, REG9: 1000, REG10: 216, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 785, REG7: 143133, REG8: 3, REG9: 1000, REG10: 215, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 785, REG7: 143133, REG8: 3, REG9: 1000, REG10: 215, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 785, REG7: 143133, REG8: 3, REG9: 1000, REG10: 215, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 785, REG7: 143133, REG8: 3, REG9: 1000, REG10: 215, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 785, REG7: 143133, REG8: 3, REG9: 1000, REG10: 215, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 785, REG7: 143133, REG8: 3, REG9: 1000, REG10: 215, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 785, REG7: 143918, REG8: 3, REG9: 1000, REG10: 215, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 785, REG7: 143918, REG8: 3, REG9: 1000, REG10: 215, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 785, REG7: 143918, REG8: 3, REG9: 1000, REG10: 215, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 786, REG7: 143918, REG8: 3, REG9: 1000, REG10: 215, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 786, REG7: 143918, REG8: 3, REG9: 1000, REG10: 214, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 786, REG7: 143918, REG8: 3, REG9: 1000, REG10: 214, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 786, REG7: 143918, REG8: 3, REG9: 1000, REG10: 214, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 786, REG7: 143918, REG8: 3, REG9: 1000, REG10: 214, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 786, REG7: 144704, REG8: 3, REG9: 1000, REG10: 214, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 786, REG7: 144704, REG8: 3, REG9: 1000, REG10: 214, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 786, REG7: 144704, REG8: 3, REG9: 1000, REG10: 214, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 787, REG7: 144704, REG8: 3, REG9: 1000, REG10: 214, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 787, REG7: 144704, REG8: 3, REG9: 1000, REG10: 213, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 787, REG7: 144704, REG8: 3, REG9: 1000, REG10: 213, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 787, REG7: 144704, REG8: 3, REG9: 1000, REG10: 213, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 787, REG7: 144704, REG8: 3, REG9: 1000, REG10: 213, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 787, REG7: 144704, REG8: 3, REG9: 1000, REG10: 213, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 787, REG7: 144704, REG8: 3, REG9: 1000, REG10: 213, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 787, REG7: 144704, REG8: 3, REG9: 1000, REG10: 213, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 788, REG7: 144704, REG8: 3, REG9: 1000, REG10: 213, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 788, REG7: 144704, REG8: 3, REG9: 1000, REG10: 212, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 788, REG7: 144704, REG8: 3, REG9: 1000, REG10: 212, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 788, REG7: 144704, REG8: 3, REG9: 1000, REG10: 212, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 788, REG7: 144704, REG8: 3, REG9: 1000, REG10: 212, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 788, REG7: 144704, REG8: 3, REG9: 1000, REG10: 212, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 788, REG7: 144704, REG8: 3, REG9: 1000, REG10: 212, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 788, REG7: 144704, REG8: 3, REG9: 1000, REG10: 212, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 789, REG7: 144704, REG8: 3, REG9: 1000, REG10: 212, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 789, REG7: 144704, REG8: 3, REG9: 1000, REG10: 211, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 789, REG7: 144704, REG8: 3, REG9: 1000, REG10: 211, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 789, REG7: 144704, REG8: 3, REG9: 1000, REG10: 211, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 789, REG7: 144704, REG8: 3, REG9: 1000, REG10: 211, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 789, REG7: 145493, REG8: 3, REG9: 1000, REG10: 211, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 789, REG7: 145493, REG8: 3, REG9: 1000, REG10: 211, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 789, REG7: 145493, REG8: 3, REG9: 1000, REG10: 211, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 790, REG7: 145493, REG8: 3, REG9: 1000, REG10: 211, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 790, REG7: 145493, REG8: 3, REG9: 1000, REG10: 210, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 790, REG7: 145493, REG8: 3, REG9: 1000, REG10: 210, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 790, REG7: 145493, REG8: 3, REG9: 1000, REG10: 210, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 790, REG7: 145493, REG8: 3, REG9: 1000, REG10: 210, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 790, REG7: 145493, REG8: 3, REG9: 1000, REG10: 210, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 790, REG7: 145493, REG8: 3, REG9: 1000, REG10: 210, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 790, REG7: 146283, REG8: 3, REG9: 1000, REG10: 210, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 790, REG7: 146283, REG8: 3, REG9: 1000, REG10: 210, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 790, REG7: 146283, REG8: 3, REG9: 1000, REG10: 210, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 791, REG7: 146283, REG8: 3, REG9: 1000, REG10: 210, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 791, REG7: 146283, REG8: 3, REG9: 1000, REG10: 209, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 791, REG7: 146283, REG8: 3, REG9: 1000, REG10: 209, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 791, REG7: 146283, REG8: 3, REG9: 1000, REG10: 209, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 791, REG7: 146283, REG8: 3, REG9: 1000, REG10: 209, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 791, REG7: 146283, REG8: 3, REG9: 1000, REG10: 209, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 791, REG7: 146283, REG8: 3, REG9: 1000, REG10: 209, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 791, REG7: 146283, REG8: 3, REG9: 1000, REG10: 209, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 792, REG7: 146283, REG8: 3, REG9: 1000, REG10: 209, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 792, REG7: 146283, REG8: 3, REG9: 1000, REG10: 208, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 792, REG7: 146283, REG8: 3, REG9: 1000, REG10: 208, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 792, REG7: 146283, REG8: 3, REG9: 1000, REG10: 208, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 792, REG7: 146283, REG8: 3, REG9: 1000, REG10: 208, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 792, REG7: 147075, REG8: 3, REG9: 1000, REG10: 208, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 792, REG7: 147075, REG8: 3, REG9: 1000, REG10: 208, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 792, REG7: 147075, REG8: 3, REG9: 1000, REG10: 208, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 793, REG7: 147075, REG8: 3, REG9: 1000, REG10: 208, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 793, REG7: 147075, REG8: 3, REG9: 1000, REG10: 207, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 793, REG7: 147075, REG8: 3, REG9: 1000, REG10: 207, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 793, REG7: 147075, REG8: 3, REG9: 1000, REG10: 207, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 793, REG7: 147075, REG8: 3, REG9: 1000, REG10: 207, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 793, REG7: 147075, REG8: 3, REG9: 1000, REG10: 207, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 793, REG7: 147075, REG8: 3, REG9: 1000, REG10: 207, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 793, REG7: 147075, REG8: 3, REG9: 1000, REG10: 207, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 794, REG7: 147075, REG8: 3, REG9: 1000, REG10: 207, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 794, REG7: 147075, REG8: 3, REG9: 1000, REG10: 206, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 794, REG7: 147075, REG8: 3, REG9: 1000, REG10: 206, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 794, REG7: 147075, REG8: 3, REG9: 1000, REG10: 206, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 794, REG7: 147075, REG8: 3, REG9: 1000, REG10: 206, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 794, REG7: 147075, REG8: 3, REG9: 1000, REG10: 206, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 794, REG7: 147075, REG8: 3, REG9: 1000, REG10: 206, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 794, REG7: 147075, REG8: 3, REG9: 1000, REG10: 206, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 795, REG7: 147075, REG8: 3, REG9: 1000, REG10: 206, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 795, REG7: 147075, REG8: 3, REG9: 1000, REG10: 205, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 795, REG7: 147075, REG8: 3, REG9: 1000, REG10: 205, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 795, REG7: 147075, REG8: 3, REG9: 1000, REG10: 205, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 795, REG7: 147075, REG8: 3, REG9: 1000, REG10: 205, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 795, REG7: 147870, REG8: 3, REG9: 1000, REG10: 205, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 795, REG7: 147870, REG8: 3, REG9: 1000, REG10: 205, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 795, REG7: 147870, REG8: 3, REG9: 1000, REG10: 205, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 796, REG7: 147870, REG8: 3, REG9: 1000, REG10: 205, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 796, REG7: 147870, REG8: 3, REG9: 1000, REG10: 204, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 796, REG7: 147870, REG8: 3, REG9: 1000, REG10: 204, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 796, REG7: 147870, REG8: 3, REG9: 1000, REG10: 204, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 796, REG7: 147870, REG8: 3, REG9: 1000, REG10: 204, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 796, REG7: 147870, REG8: 3, REG9: 1000, REG10: 204, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 796, REG7: 147870, REG8: 3, REG9: 1000, REG10: 204, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 796, REG7: 147870, REG8: 3, REG9: 1000, REG10: 204, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 797, REG7: 147870, REG8: 3, REG9: 1000, REG10: 204, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 797, REG7: 147870, REG8: 3, REG9: 1000, REG10: 203, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 797, REG7: 147870, REG8: 3, REG9: 1000, REG10: 203, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 797, REG7: 147870, REG8: 3, REG9: 1000, REG10: 203, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 797, REG7: 147870, REG8: 3, REG9: 1000, REG10: 203, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 797, REG7: 147870, REG8: 3, REG9: 1000, REG10: 203, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 797, REG7: 147870, REG8: 3, REG9: 1000, REG10: 203, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 797, REG7: 147870, REG8: 3, REG9: 1000, REG10: 203, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 798, REG7: 147870, REG8: 3, REG9: 1000, REG10: 203, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 798, REG7: 147870, REG8: 3, REG9: 1000, REG10: 202, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 798, REG7: 147870, REG8: 3, REG9: 1000, REG10: 202, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 798, REG7: 147870, REG8: 3, REG9: 1000, REG10: 202, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 798, REG7: 147870, REG8: 3, REG9: 1000, REG10: 202, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 798, REG7: 148668, REG8: 3, REG9: 1000, REG10: 202, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 798, REG7: 148668, REG8: 3, REG9: 1000, REG10: 202, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 798, REG7: 148668, REG8: 3, REG9: 1000, REG10: 202, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 799, REG7: 148668, REG8: 3, REG9: 1000, REG10: 202, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 799, REG7: 148668, REG8: 3, REG9: 1000, REG10: 201, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 799, REG7: 148668, REG8: 3, REG9: 1000, REG10: 201, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 799, REG7: 148668, REG8: 3, REG9: 1000, REG10: 201, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 799, REG7: 148668, REG8: 3, REG9: 1000, REG10: 201, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 799, REG7: 148668, REG8: 3, REG9: 1000, REG10: 201, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 799, REG7: 148668, REG8: 3, REG9: 1000, REG10: 201, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 799, REG7: 148668, REG8: 3, REG9: 1000, REG10: 201, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 800, REG7: 148668, REG8: 3, REG9: 1000, REG10: 201, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 800, REG7: 148668, REG8: 3, REG9: 1000, REG10: 200, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 800, REG7: 148668, REG8: 3, REG9: 1000, REG10: 200, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 800, REG7: 148668, REG8: 3, REG9: 1000, REG10: 200, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 800, REG7: 148668, REG8: 3, REG9: 1000, REG10: 200, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 800, REG7: 148668, REG8: 3, REG9: 1000, REG10: 200, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 800, REG7: 148668, REG8: 3, REG9: 1000, REG10: 200, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 800, REG7: 149468, REG8: 3, REG9: 1000, REG10: 200, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 800, REG7: 149468, REG8: 3, REG9: 1000, REG10: 200, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 800, REG7: 149468, REG8: 3, REG9: 1000, REG10: 200, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 801, REG7: 149468, REG8: 3, REG9: 1000, REG10: 200, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 801, REG7: 149468, REG8: 3, REG9: 1000, REG10: 199, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 801, REG7: 149468, REG8: 3, REG9: 1000, REG10: 199, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 801, REG7: 149468, REG8: 3, REG9: 1000, REG10: 199, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 801, REG7: 149468, REG8: 3, REG9: 1000, REG10: 199, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 801, REG7: 150269, REG8: 3, REG9: 1000, REG10: 199, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 801, REG7: 150269, REG8: 3, REG9: 1000, REG10: 199, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 801, REG7: 150269, REG8: 3, REG9: 1000, REG10: 199, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 802, REG7: 150269, REG8: 3, REG9: 1000, REG10: 199, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 802, REG7: 150269, REG8: 3, REG9: 1000, REG10: 198, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 802, REG7: 150269, REG8: 3, REG9: 1000, REG10: 198, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 802, REG7: 150269, REG8: 3, REG9: 1000, REG10: 198, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 802, REG7: 150269, REG8: 3, REG9: 1000, REG10: 198, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 802, REG7: 150269, REG8: 3, REG9: 1000, REG10: 198, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 802, REG7: 150269, REG8: 3, REG9: 1000, REG10: 198, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 802, REG7: 150269, REG8: 3, REG9: 1000, REG10: 198, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 803, REG7: 150269, REG8: 3, REG9: 1000, REG10: 198, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 803, REG7: 150269, REG8: 3, REG9: 1000, REG10: 197, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 803, REG7: 150269, REG8: 3, REG9: 1000, REG10: 197, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 803, REG7: 150269, REG8: 3, REG9: 1000, REG10: 197, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 803, REG7: 150269, REG8: 3, REG9: 1000, REG10: 197, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 803, REG7: 150269, REG8: 3, REG9: 1000, REG10: 197, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 803, REG7: 150269, REG8: 3, REG9: 1000, REG10: 197, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 803, REG7: 150269, REG8: 3, REG9: 1000, REG10: 197, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 804, REG7: 150269, REG8: 3, REG9: 1000, REG10: 197, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 804, REG7: 150269, REG8: 3, REG9: 1000, REG10: 196, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 804, REG7: 150269, REG8: 3, REG9: 1000, REG10: 196, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 804, REG7: 150269, REG8: 3, REG9: 1000, REG10: 196, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 804, REG7: 150269, REG8: 3, REG9: 1000, REG10: 196, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 804, REG7: 151073, REG8: 3, REG9: 1000, REG10: 196, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 804, REG7: 151073, REG8: 3, REG9: 1000, REG10: 196, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 804, REG7: 151073, REG8: 3, REG9: 1000, REG10: 196, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 805, REG7: 151073, REG8: 3, REG9: 1000, REG10: 196, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 805, REG7: 151073, REG8: 3, REG9: 1000, REG10: 195, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 805, REG7: 151073, REG8: 3, REG9: 1000, REG10: 195, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 805, REG7: 151073, REG8: 3, REG9: 1000, REG10: 195, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 805, REG7: 151073, REG8: 3, REG9: 1000, REG10: 195, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 805, REG7: 151073, REG8: 3, REG9: 1000, REG10: 195, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 805, REG7: 151073, REG8: 3, REG9: 1000, REG10: 195, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 805, REG7: 151878, REG8: 3, REG9: 1000, REG10: 195, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 805, REG7: 151878, REG8: 3, REG9: 1000, REG10: 195, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 805, REG7: 151878, REG8: 3, REG9: 1000, REG10: 195, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 806, REG7: 151878, REG8: 3, REG9: 1000, REG10: 195, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 806, REG7: 151878, REG8: 3, REG9: 1000, REG10: 194, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 806, REG7: 151878, REG8: 3, REG9: 1000, REG10: 194, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 806, REG7: 151878, REG8: 3, REG9: 1000, REG10: 194, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 806, REG7: 151878, REG8: 3, REG9: 1000, REG10: 194, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 806, REG7: 151878, REG8: 3, REG9: 1000, REG10: 194, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 806, REG7: 151878, REG8: 3, REG9: 1000, REG10: 194, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 806, REG7: 151878, REG8: 3, REG9: 1000, REG10: 194, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 807, REG7: 151878, REG8: 3, REG9: 1000, REG10: 194, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 807, REG7: 151878, REG8: 3, REG9: 1000, REG10: 193, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 807, REG7: 151878, REG8: 3, REG9: 1000, REG10: 193, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 807, REG7: 151878, REG8: 3, REG9: 1000, REG10: 193, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 807, REG7: 151878, REG8: 3, REG9: 1000, REG10: 193, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 807, REG7: 152685, REG8: 3, REG9: 1000, REG10: 193, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 807, REG7: 152685, REG8: 3, REG9: 1000, REG10: 193, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 807, REG7: 152685, REG8: 3, REG9: 1000, REG10: 193, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 808, REG7: 152685, REG8: 3, REG9: 1000, REG10: 193, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 808, REG7: 152685, REG8: 3, REG9: 1000, REG10: 192, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 808, REG7: 152685, REG8: 3, REG9: 1000, REG10: 192, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 808, REG7: 152685, REG8: 3, REG9: 1000, REG10: 192, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 808, REG7: 152685, REG8: 3, REG9: 1000, REG10: 192, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 808, REG7: 152685, REG8: 3, REG9: 1000, REG10: 192, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 808, REG7: 152685, REG8: 3, REG9: 1000, REG10: 192, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 808, REG7: 152685, REG8: 3, REG9: 1000, REG10: 192, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 809, REG7: 152685, REG8: 3, REG9: 1000, REG10: 192, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 809, REG7: 152685, REG8: 3, REG9: 1000, REG10: 191, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 809, REG7: 152685, REG8: 3, REG9: 1000, REG10: 191, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 809, REG7: 152685, REG8: 3, REG9: 1000, REG10: 191, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 809, REG7: 152685, REG8: 3, REG9: 1000, REG10: 191, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 809, REG7: 152685, REG8: 3, REG9: 1000, REG10: 191, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 809, REG7: 152685, REG8: 3, REG9: 1000, REG10: 191, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 809, REG7: 152685, REG8: 3, REG9: 1000, REG10: 191, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 810, REG7: 152685, REG8: 3, REG9: 1000, REG10: 191, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 810, REG7: 152685, REG8: 3, REG9: 1000, REG10: 190, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 810, REG7: 152685, REG8: 3, REG9: 1000, REG10: 190, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 810, REG7: 152685, REG8: 3, REG9: 1000, REG10: 190, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 810, REG7: 152685, REG8: 3, REG9: 1000, REG10: 190, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 810, REG7: 153495, REG8: 3, REG9: 1000, REG10: 190, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 810, REG7: 153495, REG8: 3, REG9: 1000, REG10: 190, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 810, REG7: 153495, REG8: 3, REG9: 1000, REG10: 190, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 811, REG7: 153495, REG8: 3, REG9: 1000, REG10: 190, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 811, REG7: 153495, REG8: 3, REG9: 1000, REG10: 189, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 811, REG7: 153495, REG8: 3, REG9: 1000, REG10: 189, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 811, REG7: 153495, REG8: 3, REG9: 1000, REG10: 189, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 811, REG7: 153495, REG8: 3, REG9: 1000, REG10: 189, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 811, REG7: 153495, REG8: 3, REG9: 1000, REG10: 189, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 811, REG7: 153495, REG8: 3, REG9: 1000, REG10: 189, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 811, REG7: 153495, REG8: 3, REG9: 1000, REG10: 189, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 812, REG7: 153495, REG8: 3, REG9: 1000, REG10: 189, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 812, REG7: 153495, REG8: 3, REG9: 1000, REG10: 188, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 812, REG7: 153495, REG8: 3, REG9: 1000, REG10: 188, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 812, REG7: 153495, REG8: 3, REG9: 1000, REG10: 188, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 812, REG7: 153495, REG8: 3, REG9: 1000, REG10: 188, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 812, REG7: 153495, REG8: 3, REG9: 1000, REG10: 188, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 812, REG7: 153495, REG8: 3, REG9: 1000, REG10: 188, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 812, REG7: 153495, REG8: 3, REG9: 1000, REG10: 188, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 813, REG7: 153495, REG8: 3, REG9: 1000, REG10: 188, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 813, REG7: 153495, REG8: 3, REG9: 1000, REG10: 187, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 813, REG7: 153495, REG8: 3, REG9: 1000, REG10: 187, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 813, REG7: 153495, REG8: 3, REG9: 1000, REG10: 187, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 813, REG7: 153495, REG8: 3, REG9: 1000, REG10: 187, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 813, REG7: 154308, REG8: 3, REG9: 1000, REG10: 187, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 813, REG7: 154308, REG8: 3, REG9: 1000, REG10: 187, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 813, REG7: 154308, REG8: 3, REG9: 1000, REG10: 187, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 814, REG7: 154308, REG8: 3, REG9: 1000, REG10: 187, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 814, REG7: 154308, REG8: 3, REG9: 1000, REG10: 186, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 814, REG7: 154308, REG8: 3, REG9: 1000, REG10: 186, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 814, REG7: 154308, REG8: 3, REG9: 1000, REG10: 186, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 814, REG7: 154308, REG8: 3, REG9: 1000, REG10: 186, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 814, REG7: 154308, REG8: 3, REG9: 1000, REG10: 186, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 814, REG7: 154308, REG8: 3, REG9: 1000, REG10: 186, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 814, REG7: 154308, REG8: 3, REG9: 1000, REG10: 186, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 815, REG7: 154308, REG8: 3, REG9: 1000, REG10: 186, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 815, REG7: 154308, REG8: 3, REG9: 1000, REG10: 185, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 815, REG7: 154308, REG8: 3, REG9: 1000, REG10: 185, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 815, REG7: 154308, REG8: 3, REG9: 1000, REG10: 185, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 815, REG7: 154308, REG8: 3, REG9: 1000, REG10: 185, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 815, REG7: 154308, REG8: 3, REG9: 1000, REG10: 185, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 815, REG7: 154308, REG8: 3, REG9: 1000, REG10: 185, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 815, REG7: 155123, REG8: 3, REG9: 1000, REG10: 185, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 815, REG7: 155123, REG8: 3, REG9: 1000, REG10: 185, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 815, REG7: 155123, REG8: 3, REG9: 1000, REG10: 185, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 816, REG7: 155123, REG8: 3, REG9: 1000, REG10: 185, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 816, REG7: 155123, REG8: 3, REG9: 1000, REG10: 184, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 816, REG7: 155123, REG8: 3, REG9: 1000, REG10: 184, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 816, REG7: 155123, REG8: 3, REG9: 1000, REG10: 184, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 816, REG7: 155123, REG8: 3, REG9: 1000, REG10: 184, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 816, REG7: 155939, REG8: 3, REG9: 1000, REG10: 184, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 816, REG7: 155939, REG8: 3, REG9: 1000, REG10: 184, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 816, REG7: 155939, REG8: 3, REG9: 1000, REG10: 184, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 817, REG7: 155939, REG8: 3, REG9: 1000, REG10: 184, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 817, REG7: 155939, REG8: 3, REG9: 1000, REG10: 183, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 817, REG7: 155939, REG8: 3, REG9: 1000, REG10: 183, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 817, REG7: 155939, REG8: 3, REG9: 1000, REG10: 183, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 817, REG7: 155939, REG8: 3, REG9: 1000, REG10: 183, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 817, REG7: 155939, REG8: 3, REG9: 1000, REG10: 183, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 817, REG7: 155939, REG8: 3, REG9: 1000, REG10: 183, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 817, REG7: 155939, REG8: 3, REG9: 1000, REG10: 183, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 818, REG7: 155939, REG8: 3, REG9: 1000, REG10: 183, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 818, REG7: 155939, REG8: 3, REG9: 1000, REG10: 182, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 818, REG7: 155939, REG8: 3, REG9: 1000, REG10: 182, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 818, REG7: 155939, REG8: 3, REG9: 1000, REG10: 182, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 818, REG7: 155939, REG8: 3, REG9: 1000, REG10: 182, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 818, REG7: 155939, REG8: 3, REG9: 1000, REG10: 182, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 818, REG7: 155939, REG8: 3, REG9: 1000, REG10: 182, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 818, REG7: 155939, REG8: 3, REG9: 1000, REG10: 182, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 819, REG7: 155939, REG8: 3, REG9: 1000, REG10: 182, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 819, REG7: 155939, REG8: 3, REG9: 1000, REG10: 181, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 819, REG7: 155939, REG8: 3, REG9: 1000, REG10: 181, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 819, REG7: 155939, REG8: 3, REG9: 1000, REG10: 181, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 819, REG7: 155939, REG8: 3, REG9: 1000, REG10: 181, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 819, REG7: 156758, REG8: 3, REG9: 1000, REG10: 181, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 819, REG7: 156758, REG8: 3, REG9: 1000, REG10: 181, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 819, REG7: 156758, REG8: 3, REG9: 1000, REG10: 181, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 820, REG7: 156758, REG8: 3, REG9: 1000, REG10: 181, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 820, REG7: 156758, REG8: 3, REG9: 1000, REG10: 180, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 820, REG7: 156758, REG8: 3, REG9: 1000, REG10: 180, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 820, REG7: 156758, REG8: 3, REG9: 1000, REG10: 180, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 820, REG7: 156758, REG8: 3, REG9: 1000, REG10: 180, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 820, REG7: 156758, REG8: 3, REG9: 1000, REG10: 180, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 820, REG7: 156758, REG8: 3, REG9: 1000, REG10: 180, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 820, REG7: 157578, REG8: 3, REG9: 1000, REG10: 180, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 820, REG7: 157578, REG8: 3, REG9: 1000, REG10: 180, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 820, REG7: 157578, REG8: 3, REG9: 1000, REG10: 180, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 821, REG7: 157578, REG8: 3, REG9: 1000, REG10: 180, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 821, REG7: 157578, REG8: 3, REG9: 1000, REG10: 179, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 821, REG7: 157578, REG8: 3, REG9: 1000, REG10: 179, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 821, REG7: 157578, REG8: 3, REG9: 1000, REG10: 179, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 821, REG7: 157578, REG8: 3, REG9: 1000, REG10: 179, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 821, REG7: 157578, REG8: 3, REG9: 1000, REG10: 179, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 821, REG7: 157578, REG8: 3, REG9: 1000, REG10: 179, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 821, REG7: 157578, REG8: 3, REG9: 1000, REG10: 179, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 822, REG7: 157578, REG8: 3, REG9: 1000, REG10: 179, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 822, REG7: 157578, REG8: 3, REG9: 1000, REG10: 178, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 822, REG7: 157578, REG8: 3, REG9: 1000, REG10: 178, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 822, REG7: 157578, REG8: 3, REG9: 1000, REG10: 178, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 822, REG7: 157578, REG8: 3, REG9: 1000, REG10: 178, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 822, REG7: 158400, REG8: 3, REG9: 1000, REG10: 178, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 822, REG7: 158400, REG8: 3, REG9: 1000, REG10: 178, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 822, REG7: 158400, REG8: 3, REG9: 1000, REG10: 178, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 823, REG7: 158400, REG8: 3, REG9: 1000, REG10: 178, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 823, REG7: 158400, REG8: 3, REG9: 1000, REG10: 177, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 823, REG7: 158400, REG8: 3, REG9: 1000, REG10: 177, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 823, REG7: 158400, REG8: 3, REG9: 1000, REG10: 177, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 823, REG7: 158400, REG8: 3, REG9: 1000, REG10: 177, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 823, REG7: 158400, REG8: 3, REG9: 1000, REG10: 177, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 823, REG7: 158400, REG8: 3, REG9: 1000, REG10: 177, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 823, REG7: 158400, REG8: 3, REG9: 1000, REG10: 177, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 824, REG7: 158400, REG8: 3, REG9: 1000, REG10: 177, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 824, REG7: 158400, REG8: 3, REG9: 1000, REG10: 176, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 824, REG7: 158400, REG8: 3, REG9: 1000, REG10: 176, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 824, REG7: 158400, REG8: 3, REG9: 1000, REG10: 176, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 824, REG7: 158400, REG8: 3, REG9: 1000, REG10: 176, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 824, REG7: 158400, REG8: 3, REG9: 1000, REG10: 176, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 824, REG7: 158400, REG8: 3, REG9: 1000, REG10: 176, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 824, REG7: 158400, REG8: 3, REG9: 1000, REG10: 176, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 825, REG7: 158400, REG8: 3, REG9: 1000, REG10: 176, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 825, REG7: 158400, REG8: 3, REG9: 1000, REG10: 175, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 825, REG7: 158400, REG8: 3, REG9: 1000, REG10: 175, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 825, REG7: 158400, REG8: 3, REG9: 1000, REG10: 175, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 825, REG7: 158400, REG8: 3, REG9: 1000, REG10: 175, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 825, REG7: 159225, REG8: 3, REG9: 1000, REG10: 175, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 825, REG7: 159225, REG8: 3, REG9: 1000, REG10: 175, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 825, REG7: 159225, REG8: 3, REG9: 1000, REG10: 175, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 826, REG7: 159225, REG8: 3, REG9: 1000, REG10: 175, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 826, REG7: 159225, REG8: 3, REG9: 1000, REG10: 174, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 826, REG7: 159225, REG8: 3, REG9: 1000, REG10: 174, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 826, REG7: 159225, REG8: 3, REG9: 1000, REG10: 174, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 826, REG7: 159225, REG8: 3, REG9: 1000, REG10: 174, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 826, REG7: 159225, REG8: 3, REG9: 1000, REG10: 174, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 826, REG7: 159225, REG8: 3, REG9: 1000, REG10: 174, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 826, REG7: 159225, REG8: 3, REG9: 1000, REG10: 174, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 827, REG7: 159225, REG8: 3, REG9: 1000, REG10: 174, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 827, REG7: 159225, REG8: 3, REG9: 1000, REG10: 173, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 827, REG7: 159225, REG8: 3, REG9: 1000, REG10: 173, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 827, REG7: 159225, REG8: 3, REG9: 1000, REG10: 173, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 827, REG7: 159225, REG8: 3, REG9: 1000, REG10: 173, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 827, REG7: 159225, REG8: 3, REG9: 1000, REG10: 173, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 827, REG7: 159225, REG8: 3, REG9: 1000, REG10: 173, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 827, REG7: 159225, REG8: 3, REG9: 1000, REG10: 173, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 828, REG7: 159225, REG8: 3, REG9: 1000, REG10: 173, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 828, REG7: 159225, REG8: 3, REG9: 1000, REG10: 172, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 828, REG7: 159225, REG8: 3, REG9: 1000, REG10: 172, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 828, REG7: 159225, REG8: 3, REG9: 1000, REG10: 172, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 828, REG7: 159225, REG8: 3, REG9: 1000, REG10: 172, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 828, REG7: 160053, REG8: 3, REG9: 1000, REG10: 172, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 828, REG7: 160053, REG8: 3, REG9: 1000, REG10: 172, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 828, REG7: 160053, REG8: 3, REG9: 1000, REG10: 172, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 829, REG7: 160053, REG8: 3, REG9: 1000, REG10: 172, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 829, REG7: 160053, REG8: 3, REG9: 1000, REG10: 171, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 829, REG7: 160053, REG8: 3, REG9: 1000, REG10: 171, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 829, REG7: 160053, REG8: 3, REG9: 1000, REG10: 171, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 829, REG7: 160053, REG8: 3, REG9: 1000, REG10: 171, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 829, REG7: 160053, REG8: 3, REG9: 1000, REG10: 171, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 829, REG7: 160053, REG8: 3, REG9: 1000, REG10: 171, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 829, REG7: 160053, REG8: 3, REG9: 1000, REG10: 171, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 830, REG7: 160053, REG8: 3, REG9: 1000, REG10: 171, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 830, REG7: 160053, REG8: 3, REG9: 1000, REG10: 170, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 830, REG7: 160053, REG8: 3, REG9: 1000, REG10: 170, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 830, REG7: 160053, REG8: 3, REG9: 1000, REG10: 170, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 830, REG7: 160053, REG8: 3, REG9: 1000, REG10: 170, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 830, REG7: 160053, REG8: 3, REG9: 1000, REG10: 170, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 830, REG7: 160053, REG8: 3, REG9: 1000, REG10: 170, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 830, REG7: 160883, REG8: 3, REG9: 1000, REG10: 170, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 830, REG7: 160883, REG8: 3, REG9: 1000, REG10: 170, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 830, REG7: 160883, REG8: 3, REG9: 1000, REG10: 170, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 831, REG7: 160883, REG8: 3, REG9: 1000, REG10: 170, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 831, REG7: 160883, REG8: 3, REG9: 1000, REG10: 169, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 831, REG7: 160883, REG8: 3, REG9: 1000, REG10: 169, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 831, REG7: 160883, REG8: 3, REG9: 1000, REG10: 169, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 831, REG7: 160883, REG8: 3, REG9: 1000, REG10: 169, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 831, REG7: 161714, REG8: 3, REG9: 1000, REG10: 169, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 831, REG7: 161714, REG8: 3, REG9: 1000, REG10: 169, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 831, REG7: 161714, REG8: 3, REG9: 1000, REG10: 169, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 832, REG7: 161714, REG8: 3, REG9: 1000, REG10: 169, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 832, REG7: 161714, REG8: 3, REG9: 1000, REG10: 168, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 832, REG7: 161714, REG8: 3, REG9: 1000, REG10: 168, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 832, REG7: 161714, REG8: 3, REG9: 1000, REG10: 168, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 832, REG7: 161714, REG8: 3, REG9: 1000, REG10: 168, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 832, REG7: 161714, REG8: 3, REG9: 1000, REG10: 168, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 832, REG7: 161714, REG8: 3, REG9: 1000, REG10: 168, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 832, REG7: 161714, REG8: 3, REG9: 1000, REG10: 168, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 833, REG7: 161714, REG8: 3, REG9: 1000, REG10: 168, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 833, REG7: 161714, REG8: 3, REG9: 1000, REG10: 167, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 833, REG7: 161714, REG8: 3, REG9: 1000, REG10: 167, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 833, REG7: 161714, REG8: 3, REG9: 1000, REG10: 167, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 833, REG7: 161714, REG8: 3, REG9: 1000, REG10: 167, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 833, REG7: 161714, REG8: 3, REG9: 1000, REG10: 167, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 833, REG7: 161714, REG8: 3, REG9: 1000, REG10: 167, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 833, REG7: 161714, REG8: 3, REG9: 1000, REG10: 167, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 834, REG7: 161714, REG8: 3, REG9: 1000, REG10: 167, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 834, REG7: 161714, REG8: 3, REG9: 1000, REG10: 166, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 834, REG7: 161714, REG8: 3, REG9: 1000, REG10: 166, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 834, REG7: 161714, REG8: 3, REG9: 1000, REG10: 166, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 834, REG7: 161714, REG8: 3, REG9: 1000, REG10: 166, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 834, REG7: 162548, REG8: 3, REG9: 1000, REG10: 166, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 834, REG7: 162548, REG8: 3, REG9: 1000, REG10: 166, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 834, REG7: 162548, REG8: 3, REG9: 1000, REG10: 166, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 835, REG7: 162548, REG8: 3, REG9: 1000, REG10: 166, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 835, REG7: 162548, REG8: 3, REG9: 1000, REG10: 165, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 835, REG7: 162548, REG8: 3, REG9: 1000, REG10: 165, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 835, REG7: 162548, REG8: 3, REG9: 1000, REG10: 165, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 835, REG7: 162548, REG8: 3, REG9: 1000, REG10: 165, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 835, REG7: 162548, REG8: 3, REG9: 1000, REG10: 165, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 835, REG7: 162548, REG8: 3, REG9: 1000, REG10: 165, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 835, REG7: 163383, REG8: 3, REG9: 1000, REG10: 165, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 835, REG7: 163383, REG8: 3, REG9: 1000, REG10: 165, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 835, REG7: 163383, REG8: 3, REG9: 1000, REG10: 165, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 836, REG7: 163383, REG8: 3, REG9: 1000, REG10: 165, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 836, REG7: 163383, REG8: 3, REG9: 1000, REG10: 164, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 836, REG7: 163383, REG8: 3, REG9: 1000, REG10: 164, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 836, REG7: 163383, REG8: 3, REG9: 1000, REG10: 164, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 836, REG7: 163383, REG8: 3, REG9: 1000, REG10: 164, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 836, REG7: 163383, REG8: 3, REG9: 1000, REG10: 164, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 836, REG7: 163383, REG8: 3, REG9: 1000, REG10: 164, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 836, REG7: 163383, REG8: 3, REG9: 1000, REG10: 164, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 837, REG7: 163383, REG8: 3, REG9: 1000, REG10: 164, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 837, REG7: 163383, REG8: 3, REG9: 1000, REG10: 163, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 837, REG7: 163383, REG8: 3, REG9: 1000, REG10: 163, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 837, REG7: 163383, REG8: 3, REG9: 1000, REG10: 163, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 837, REG7: 163383, REG8: 3, REG9: 1000, REG10: 163, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 837, REG7: 164220, REG8: 3, REG9: 1000, REG10: 163, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 837, REG7: 164220, REG8: 3, REG9: 1000, REG10: 163, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 837, REG7: 164220, REG8: 3, REG9: 1000, REG10: 163, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 838, REG7: 164220, REG8: 3, REG9: 1000, REG10: 163, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 838, REG7: 164220, REG8: 3, REG9: 1000, REG10: 162, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 838, REG7: 164220, REG8: 3, REG9: 1000, REG10: 162, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 838, REG7: 164220, REG8: 3, REG9: 1000, REG10: 162, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 838, REG7: 164220, REG8: 3, REG9: 1000, REG10: 162, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 838, REG7: 164220, REG8: 3, REG9: 1000, REG10: 162, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 838, REG7: 164220, REG8: 3, REG9: 1000, REG10: 162, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 838, REG7: 164220, REG8: 3, REG9: 1000, REG10: 162, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 839, REG7: 164220, REG8: 3, REG9: 1000, REG10: 162, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 839, REG7: 164220, REG8: 3, REG9: 1000, REG10: 161, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 839, REG7: 164220, REG8: 3, REG9: 1000, REG10: 161, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 839, REG7: 164220, REG8: 3, REG9: 1000, REG10: 161, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 839, REG7: 164220, REG8: 3, REG9: 1000, REG10: 161, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 839, REG7: 164220, REG8: 3, REG9: 1000, REG10: 161, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 839, REG7: 164220, REG8: 3, REG9: 1000, REG10: 161, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 839, REG7: 164220, REG8: 3, REG9: 1000, REG10: 161, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 840, REG7: 164220, REG8: 3, REG9: 1000, REG10: 161, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 840, REG7: 164220, REG8: 3, REG9: 1000, REG10: 160, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 840, REG7: 164220, REG8: 3, REG9: 1000, REG10: 160, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 840, REG7: 164220, REG8: 3, REG9: 1000, REG10: 160, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 840, REG7: 164220, REG8: 3, REG9: 1000, REG10: 160, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 840, REG7: 165060, REG8: 3, REG9: 1000, REG10: 160, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 840, REG7: 165060, REG8: 3, REG9: 1000, REG10: 160, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 840, REG7: 165060, REG8: 3, REG9: 1000, REG10: 160, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 841, REG7: 165060, REG8: 3, REG9: 1000, REG10: 160, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 841, REG7: 165060, REG8: 3, REG9: 1000, REG10: 159, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 841, REG7: 165060, REG8: 3, REG9: 1000, REG10: 159, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 841, REG7: 165060, REG8: 3, REG9: 1000, REG10: 159, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 841, REG7: 165060, REG8: 3, REG9: 1000, REG10: 159, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 841, REG7: 165060, REG8: 3, REG9: 1000, REG10: 159, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 841, REG7: 165060, REG8: 3, REG9: 1000, REG10: 159, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 841, REG7: 165060, REG8: 3, REG9: 1000, REG10: 159, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 842, REG7: 165060, REG8: 3, REG9: 1000, REG10: 159, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 842, REG7: 165060, REG8: 3, REG9: 1000, REG10: 158, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 842, REG7: 165060, REG8: 3, REG9: 1000, REG10: 158, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 842, REG7: 165060, REG8: 3, REG9: 1000, REG10: 158, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 842, REG7: 165060, REG8: 3, REG9: 1000, REG10: 158, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 842, REG7: 165060, REG8: 3, REG9: 1000, REG10: 158, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 842, REG7: 165060, REG8: 3, REG9: 1000, REG10: 158, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 842, REG7: 165060, REG8: 3, REG9: 1000, REG10: 158, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 843, REG7: 165060, REG8: 3, REG9: 1000, REG10: 158, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 843, REG7: 165060, REG8: 3, REG9: 1000, REG10: 157, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 843, REG7: 165060, REG8: 3, REG9: 1000, REG10: 157, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 843, REG7: 165060, REG8: 3, REG9: 1000, REG10: 157, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 843, REG7: 165060, REG8: 3, REG9: 1000, REG10: 157, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 843, REG7: 165903, REG8: 3, REG9: 1000, REG10: 157, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 843, REG7: 165903, REG8: 3, REG9: 1000, REG10: 157, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 843, REG7: 165903, REG8: 3, REG9: 1000, REG10: 157, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 844, REG7: 165903, REG8: 3, REG9: 1000, REG10: 157, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 844, REG7: 165903, REG8: 3, REG9: 1000, REG10: 156, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 844, REG7: 165903, REG8: 3, REG9: 1000, REG10: 156, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 844, REG7: 165903, REG8: 3, REG9: 1000, REG10: 156, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 844, REG7: 165903, REG8: 3, REG9: 1000, REG10: 156, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 844, REG7: 165903, REG8: 3, REG9: 1000, REG10: 156, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 844, REG7: 165903, REG8: 3, REG9: 1000, REG10: 156, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 844, REG7: 165903, REG8: 3, REG9: 1000, REG10: 156, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 845, REG7: 165903, REG8: 3, REG9: 1000, REG10: 156, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 845, REG7: 165903, REG8: 3, REG9: 1000, REG10: 155, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 845, REG7: 165903, REG8: 3, REG9: 1000, REG10: 155, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 845, REG7: 165903, REG8: 3, REG9: 1000, REG10: 155, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 845, REG7: 165903, REG8: 3, REG9: 1000, REG10: 155, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 845, REG7: 165903, REG8: 3, REG9: 1000, REG10: 155, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 845, REG7: 165903, REG8: 3, REG9: 1000, REG10: 155, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 845, REG7: 166748, REG8: 3, REG9: 1000, REG10: 155, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 845, REG7: 166748, REG8: 3, REG9: 1000, REG10: 155, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 845, REG7: 166748, REG8: 3, REG9: 1000, REG10: 155, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 846, REG7: 166748, REG8: 3, REG9: 1000, REG10: 155, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 846, REG7: 166748, REG8: 3, REG9: 1000, REG10: 154, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 846, REG7: 166748, REG8: 3, REG9: 1000, REG10: 154, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 846, REG7: 166748, REG8: 3, REG9: 1000, REG10: 154, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 846, REG7: 166748, REG8: 3, REG9: 1000, REG10: 154, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 846, REG7: 167594, REG8: 3, REG9: 1000, REG10: 154, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 846, REG7: 167594, REG8: 3, REG9: 1000, REG10: 154, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 846, REG7: 167594, REG8: 3, REG9: 1000, REG10: 154, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 847, REG7: 167594, REG8: 3, REG9: 1000, REG10: 154, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 847, REG7: 167594, REG8: 3, REG9: 1000, REG10: 153, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 847, REG7: 167594, REG8: 3, REG9: 1000, REG10: 153, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 847, REG7: 167594, REG8: 3, REG9: 1000, REG10: 153, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 847, REG7: 167594, REG8: 3, REG9: 1000, REG10: 153, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 847, REG7: 167594, REG8: 3, REG9: 1000, REG10: 153, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 847, REG7: 167594, REG8: 3, REG9: 1000, REG10: 153, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 847, REG7: 167594, REG8: 3, REG9: 1000, REG10: 153, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 848, REG7: 167594, REG8: 3, REG9: 1000, REG10: 153, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 848, REG7: 167594, REG8: 3, REG9: 1000, REG10: 152, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 848, REG7: 167594, REG8: 3, REG9: 1000, REG10: 152, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 848, REG7: 167594, REG8: 3, REG9: 1000, REG10: 152, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 848, REG7: 167594, REG8: 3, REG9: 1000, REG10: 152, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 848, REG7: 167594, REG8: 3, REG9: 1000, REG10: 152, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 848, REG7: 167594, REG8: 3, REG9: 1000, REG10: 152, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 848, REG7: 167594, REG8: 3, REG9: 1000, REG10: 152, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 849, REG7: 167594, REG8: 3, REG9: 1000, REG10: 152, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 849, REG7: 167594, REG8: 3, REG9: 1000, REG10: 151, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 849, REG7: 167594, REG8: 3, REG9: 1000, REG10: 151, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 849, REG7: 167594, REG8: 3, REG9: 1000, REG10: 151, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 849, REG7: 167594, REG8: 3, REG9: 1000, REG10: 151, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 849, REG7: 168443, REG8: 3, REG9: 1000, REG10: 151, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 849, REG7: 168443, REG8: 3, REG9: 1000, REG10: 151, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 849, REG7: 168443, REG8: 3, REG9: 1000, REG10: 151, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 850, REG7: 168443, REG8: 3, REG9: 1000, REG10: 151, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 850, REG7: 168443, REG8: 3, REG9: 1000, REG10: 150, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 850, REG7: 168443, REG8: 3, REG9: 1000, REG10: 150, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 850, REG7: 168443, REG8: 3, REG9: 1000, REG10: 150, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 850, REG7: 168443, REG8: 3, REG9: 1000, REG10: 150, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 850, REG7: 168443, REG8: 3, REG9: 1000, REG10: 150, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 850, REG7: 168443, REG8: 3, REG9: 1000, REG10: 150, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 850, REG7: 169293, REG8: 3, REG9: 1000, REG10: 150, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 850, REG7: 169293, REG8: 3, REG9: 1000, REG10: 150, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 850, REG7: 169293, REG8: 3, REG9: 1000, REG10: 150, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 851, REG7: 169293, REG8: 3, REG9: 1000, REG10: 150, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 851, REG7: 169293, REG8: 3, REG9: 1000, REG10: 149, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 851, REG7: 169293, REG8: 3, REG9: 1000, REG10: 149, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 851, REG7: 169293, REG8: 3, REG9: 1000, REG10: 149, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 851, REG7: 169293, REG8: 3, REG9: 1000, REG10: 149, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 851, REG7: 169293, REG8: 3, REG9: 1000, REG10: 149, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 851, REG7: 169293, REG8: 3, REG9: 1000, REG10: 149, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 851, REG7: 169293, REG8: 3, REG9: 1000, REG10: 149, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 852, REG7: 169293, REG8: 3, REG9: 1000, REG10: 149, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 852, REG7: 169293, REG8: 3, REG9: 1000, REG10: 148, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 852, REG7: 169293, REG8: 3, REG9: 1000, REG10: 148, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 852, REG7: 169293, REG8: 3, REG9: 1000, REG10: 148, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 852, REG7: 169293, REG8: 3, REG9: 1000, REG10: 148, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 852, REG7: 170145, REG8: 3, REG9: 1000, REG10: 148, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 852, REG7: 170145, REG8: 3, REG9: 1000, REG10: 148, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 852, REG7: 170145, REG8: 3, REG9: 1000, REG10: 148, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 853, REG7: 170145, REG8: 3, REG9: 1000, REG10: 148, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 853, REG7: 170145, REG8: 3, REG9: 1000, REG10: 147, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 853, REG7: 170145, REG8: 3, REG9: 1000, REG10: 147, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 853, REG7: 170145, REG8: 3, REG9: 1000, REG10: 147, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 853, REG7: 170145, REG8: 3, REG9: 1000, REG10: 147, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 853, REG7: 170145, REG8: 3, REG9: 1000, REG10: 147, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 853, REG7: 170145, REG8: 3, REG9: 1000, REG10: 147, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 853, REG7: 170145, REG8: 3, REG9: 1000, REG10: 147, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 854, REG7: 170145, REG8: 3, REG9: 1000, REG10: 147, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 854, REG7: 170145, REG8: 3, REG9: 1000, REG10: 146, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 854, REG7: 170145, REG8: 3, REG9: 1000, REG10: 146, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 854, REG7: 170145, REG8: 3, REG9: 1000, REG10: 146, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 854, REG7: 170145, REG8: 3, REG9: 1000, REG10: 146, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 854, REG7: 170145, REG8: 3, REG9: 1000, REG10: 146, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 854, REG7: 170145, REG8: 3, REG9: 1000, REG10: 146, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 854, REG7: 170145, REG8: 3, REG9: 1000, REG10: 146, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 855, REG7: 170145, REG8: 3, REG9: 1000, REG10: 146, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 855, REG7: 170145, REG8: 3, REG9: 1000, REG10: 145, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 855, REG7: 170145, REG8: 3, REG9: 1000, REG10: 145, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 855, REG7: 170145, REG8: 3, REG9: 1000, REG10: 145, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 855, REG7: 170145, REG8: 3, REG9: 1000, REG10: 145, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 855, REG7: 171000, REG8: 3, REG9: 1000, REG10: 145, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 855, REG7: 171000, REG8: 3, REG9: 1000, REG10: 145, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 855, REG7: 171000, REG8: 3, REG9: 1000, REG10: 145, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 856, REG7: 171000, REG8: 3, REG9: 1000, REG10: 145, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 856, REG7: 171000, REG8: 3, REG9: 1000, REG10: 144, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 856, REG7: 171000, REG8: 3, REG9: 1000, REG10: 144, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 856, REG7: 171000, REG8: 3, REG9: 1000, REG10: 144, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 856, REG7: 171000, REG8: 3, REG9: 1000, REG10: 144, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 856, REG7: 171000, REG8: 3, REG9: 1000, REG10: 144, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 856, REG7: 171000, REG8: 3, REG9: 1000, REG10: 144, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 856, REG7: 171000, REG8: 3, REG9: 1000, REG10: 144, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 857, REG7: 171000, REG8: 3, REG9: 1000, REG10: 144, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 857, REG7: 171000, REG8: 3, REG9: 1000, REG10: 143, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 857, REG7: 171000, REG8: 3, REG9: 1000, REG10: 143, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 857, REG7: 171000, REG8: 3, REG9: 1000, REG10: 143, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 857, REG7: 171000, REG8: 3, REG9: 1000, REG10: 143, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 857, REG7: 171000, REG8: 3, REG9: 1000, REG10: 143, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 857, REG7: 171000, REG8: 3, REG9: 1000, REG10: 143, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 857, REG7: 171000, REG8: 3, REG9: 1000, REG10: 143, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 858, REG7: 171000, REG8: 3, REG9: 1000, REG10: 143, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 858, REG7: 171000, REG8: 3, REG9: 1000, REG10: 142, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 858, REG7: 171000, REG8: 3, REG9: 1000, REG10: 142, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 858, REG7: 171000, REG8: 3, REG9: 1000, REG10: 142, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 858, REG7: 171000, REG8: 3, REG9: 1000, REG10: 142, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 858, REG7: 171858, REG8: 3, REG9: 1000, REG10: 142, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 858, REG7: 171858, REG8: 3, REG9: 1000, REG10: 142, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 858, REG7: 171858, REG8: 3, REG9: 1000, REG10: 142, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 859, REG7: 171858, REG8: 3, REG9: 1000, REG10: 142, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 859, REG7: 171858, REG8: 3, REG9: 1000, REG10: 141, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 859, REG7: 171858, REG8: 3, REG9: 1000, REG10: 141, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 859, REG7: 171858, REG8: 3, REG9: 1000, REG10: 141, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 859, REG7: 171858, REG8: 3, REG9: 1000, REG10: 141, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 859, REG7: 171858, REG8: 3, REG9: 1000, REG10: 141, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 859, REG7: 171858, REG8: 3, REG9: 1000, REG10: 141, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 859, REG7: 171858, REG8: 3, REG9: 1000, REG10: 141, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 860, REG7: 171858, REG8: 3, REG9: 1000, REG10: 141, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 860, REG7: 171858, REG8: 3, REG9: 1000, REG10: 140, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 860, REG7: 171858, REG8: 3, REG9: 1000, REG10: 140, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 860, REG7: 171858, REG8: 3, REG9: 1000, REG10: 140, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 860, REG7: 171858, REG8: 3, REG9: 1000, REG10: 140, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 860, REG7: 171858, REG8: 3, REG9: 1000, REG10: 140, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 860, REG7: 171858, REG8: 3, REG9: 1000, REG10: 140, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 860, REG7: 172718, REG8: 3, REG9: 1000, REG10: 140, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 860, REG7: 172718, REG8: 3, REG9: 1000, REG10: 140, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 860, REG7: 172718, REG8: 3, REG9: 1000, REG10: 140, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 861, REG7: 172718, REG8: 3, REG9: 1000, REG10: 140, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 861, REG7: 172718, REG8: 3, REG9: 1000, REG10: 139, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 861, REG7: 172718, REG8: 3, REG9: 1000, REG10: 139, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 861, REG7: 172718, REG8: 3, REG9: 1000, REG10: 139, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 861, REG7: 172718, REG8: 3, REG9: 1000, REG10: 139, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 861, REG7: 173579, REG8: 3, REG9: 1000, REG10: 139, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 861, REG7: 173579, REG8: 3, REG9: 1000, REG10: 139, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 861, REG7: 173579, REG8: 3, REG9: 1000, REG10: 139, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 862, REG7: 173579, REG8: 3, REG9: 1000, REG10: 139, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 862, REG7: 173579, REG8: 3, REG9: 1000, REG10: 138, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 862, REG7: 173579, REG8: 3, REG9: 1000, REG10: 138, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 862, REG7: 173579, REG8: 3, REG9: 1000, REG10: 138, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 862, REG7: 173579, REG8: 3, REG9: 1000, REG10: 138, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 862, REG7: 173579, REG8: 3, REG9: 1000, REG10: 138, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 862, REG7: 173579, REG8: 3, REG9: 1000, REG10: 138, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 862, REG7: 173579, REG8: 3, REG9: 1000, REG10: 138, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 863, REG7: 173579, REG8: 3, REG9: 1000, REG10: 138, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 863, REG7: 173579, REG8: 3, REG9: 1000, REG10: 137, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 863, REG7: 173579, REG8: 3, REG9: 1000, REG10: 137, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 863, REG7: 173579, REG8: 3, REG9: 1000, REG10: 137, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 863, REG7: 173579, REG8: 3, REG9: 1000, REG10: 137, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 863, REG7: 173579, REG8: 3, REG9: 1000, REG10: 137, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 863, REG7: 173579, REG8: 3, REG9: 1000, REG10: 137, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 863, REG7: 173579, REG8: 3, REG9: 1000, REG10: 137, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 864, REG7: 173579, REG8: 3, REG9: 1000, REG10: 137, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 864, REG7: 173579, REG8: 3, REG9: 1000, REG10: 136, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 864, REG7: 173579, REG8: 3, REG9: 1000, REG10: 136, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 864, REG7: 173579, REG8: 3, REG9: 1000, REG10: 136, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 864, REG7: 173579, REG8: 3, REG9: 1000, REG10: 136, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 864, REG7: 174443, REG8: 3, REG9: 1000, REG10: 136, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 864, REG7: 174443, REG8: 3, REG9: 1000, REG10: 136, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 864, REG7: 174443, REG8: 3, REG9: 1000, REG10: 136, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 865, REG7: 174443, REG8: 3, REG9: 1000, REG10: 136, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 865, REG7: 174443, REG8: 3, REG9: 1000, REG10: 135, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 865, REG7: 174443, REG8: 3, REG9: 1000, REG10: 135, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 865, REG7: 174443, REG8: 3, REG9: 1000, REG10: 135, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 865, REG7: 174443, REG8: 3, REG9: 1000, REG10: 135, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 865, REG7: 174443, REG8: 3, REG9: 1000, REG10: 135, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 865, REG7: 174443, REG8: 3, REG9: 1000, REG10: 135, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 865, REG7: 175308, REG8: 3, REG9: 1000, REG10: 135, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 865, REG7: 175308, REG8: 3, REG9: 1000, REG10: 135, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 865, REG7: 175308, REG8: 3, REG9: 1000, REG10: 135, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 866, REG7: 175308, REG8: 3, REG9: 1000, REG10: 135, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 866, REG7: 175308, REG8: 3, REG9: 1000, REG10: 134, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 866, REG7: 175308, REG8: 3, REG9: 1000, REG10: 134, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 866, REG7: 175308, REG8: 3, REG9: 1000, REG10: 134, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 866, REG7: 175308, REG8: 3, REG9: 1000, REG10: 134, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 866, REG7: 175308, REG8: 3, REG9: 1000, REG10: 134, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 866, REG7: 175308, REG8: 3, REG9: 1000, REG10: 134, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 866, REG7: 175308, REG8: 3, REG9: 1000, REG10: 134, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 867, REG7: 175308, REG8: 3, REG9: 1000, REG10: 134, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 867, REG7: 175308, REG8: 3, REG9: 1000, REG10: 133, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 867, REG7: 175308, REG8: 3, REG9: 1000, REG10: 133, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 867, REG7: 175308, REG8: 3, REG9: 1000, REG10: 133, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 867, REG7: 175308, REG8: 3, REG9: 1000, REG10: 133, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 867, REG7: 176175, REG8: 3, REG9: 1000, REG10: 133, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 867, REG7: 176175, REG8: 3, REG9: 1000, REG10: 133, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 867, REG7: 176175, REG8: 3, REG9: 1000, REG10: 133, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 868, REG7: 176175, REG8: 3, REG9: 1000, REG10: 133, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 868, REG7: 176175, REG8: 3, REG9: 1000, REG10: 132, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 868, REG7: 176175, REG8: 3, REG9: 1000, REG10: 132, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 868, REG7: 176175, REG8: 3, REG9: 1000, REG10: 132, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 868, REG7: 176175, REG8: 3, REG9: 1000, REG10: 132, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 868, REG7: 176175, REG8: 3, REG9: 1000, REG10: 132, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 868, REG7: 176175, REG8: 3, REG9: 1000, REG10: 132, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 868, REG7: 176175, REG8: 3, REG9: 1000, REG10: 132, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 869, REG7: 176175, REG8: 3, REG9: 1000, REG10: 132, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 869, REG7: 176175, REG8: 3, REG9: 1000, REG10: 131, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 869, REG7: 176175, REG8: 3, REG9: 1000, REG10: 131, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 869, REG7: 176175, REG8: 3, REG9: 1000, REG10: 131, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 869, REG7: 176175, REG8: 3, REG9: 1000, REG10: 131, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 869, REG7: 176175, REG8: 3, REG9: 1000, REG10: 131, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 869, REG7: 176175, REG8: 3, REG9: 1000, REG10: 131, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 869, REG7: 176175, REG8: 3, REG9: 1000, REG10: 131, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 870, REG7: 176175, REG8: 3, REG9: 1000, REG10: 131, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 870, REG7: 176175, REG8: 3, REG9: 1000, REG10: 130, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 870, REG7: 176175, REG8: 3, REG9: 1000, REG10: 130, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 870, REG7: 176175, REG8: 3, REG9: 1000, REG10: 130, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 870, REG7: 176175, REG8: 3, REG9: 1000, REG10: 130, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 870, REG7: 177045, REG8: 3, REG9: 1000, REG10: 130, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 870, REG7: 177045, REG8: 3, REG9: 1000, REG10: 130, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 870, REG7: 177045, REG8: 3, REG9: 1000, REG10: 130, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 871, REG7: 177045, REG8: 3, REG9: 1000, REG10: 130, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 871, REG7: 177045, REG8: 3, REG9: 1000, REG10: 129, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 871, REG7: 177045, REG8: 3, REG9: 1000, REG10: 129, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 871, REG7: 177045, REG8: 3, REG9: 1000, REG10: 129, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 871, REG7: 177045, REG8: 3, REG9: 1000, REG10: 129, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 871, REG7: 177045, REG8: 3, REG9: 1000, REG10: 129, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 871, REG7: 177045, REG8: 3, REG9: 1000, REG10: 129, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 871, REG7: 177045, REG8: 3, REG9: 1000, REG10: 129, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 872, REG7: 177045, REG8: 3, REG9: 1000, REG10: 129, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 872, REG7: 177045, REG8: 3, REG9: 1000, REG10: 128, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 872, REG7: 177045, REG8: 3, REG9: 1000, REG10: 128, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 872, REG7: 177045, REG8: 3, REG9: 1000, REG10: 128, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 872, REG7: 177045, REG8: 3, REG9: 1000, REG10: 128, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 872, REG7: 177045, REG8: 3, REG9: 1000, REG10: 128, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 872, REG7: 177045, REG8: 3, REG9: 1000, REG10: 128, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 872, REG7: 177045, REG8: 3, REG9: 1000, REG10: 128, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 873, REG7: 177045, REG8: 3, REG9: 1000, REG10: 128, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 873, REG7: 177045, REG8: 3, REG9: 1000, REG10: 127, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 873, REG7: 177045, REG8: 3, REG9: 1000, REG10: 127, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 873, REG7: 177045, REG8: 3, REG9: 1000, REG10: 127, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 873, REG7: 177045, REG8: 3, REG9: 1000, REG10: 127, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 873, REG7: 177918, REG8: 3, REG9: 1000, REG10: 127, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 873, REG7: 177918, REG8: 3, REG9: 1000, REG10: 127, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 873, REG7: 177918, REG8: 3, REG9: 1000, REG10: 127, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 874, REG7: 177918, REG8: 3, REG9: 1000, REG10: 127, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 874, REG7: 177918, REG8: 3, REG9: 1000, REG10: 126, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 874, REG7: 177918, REG8: 3, REG9: 1000, REG10: 126, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 874, REG7: 177918, REG8: 3, REG9: 1000, REG10: 126, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 874, REG7: 177918, REG8: 3, REG9: 1000, REG10: 126, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 874, REG7: 177918, REG8: 3, REG9: 1000, REG10: 126, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 874, REG7: 177918, REG8: 3, REG9: 1000, REG10: 126, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 874, REG7: 177918, REG8: 3, REG9: 1000, REG10: 126, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 875, REG7: 177918, REG8: 3, REG9: 1000, REG10: 126, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 875, REG7: 177918, REG8: 3, REG9: 1000, REG10: 125, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 875, REG7: 177918, REG8: 3, REG9: 1000, REG10: 125, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 875, REG7: 177918, REG8: 3, REG9: 1000, REG10: 125, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 875, REG7: 177918, REG8: 3, REG9: 1000, REG10: 125, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 875, REG7: 177918, REG8: 3, REG9: 1000, REG10: 125, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 875, REG7: 177918, REG8: 3, REG9: 1000, REG10: 125, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 875, REG7: 178793, REG8: 3, REG9: 1000, REG10: 125, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 875, REG7: 178793, REG8: 3, REG9: 1000, REG10: 125, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 875, REG7: 178793, REG8: 3, REG9: 1000, REG10: 125, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 876, REG7: 178793, REG8: 3, REG9: 1000, REG10: 125, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 876, REG7: 178793, REG8: 3, REG9: 1000, REG10: 124, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 876, REG7: 178793, REG8: 3, REG9: 1000, REG10: 124, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 876, REG7: 178793, REG8: 3, REG9: 1000, REG10: 124, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 876, REG7: 178793, REG8: 3, REG9: 1000, REG10: 124, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 876, REG7: 179669, REG8: 3, REG9: 1000, REG10: 124, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 876, REG7: 179669, REG8: 3, REG9: 1000, REG10: 124, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 876, REG7: 179669, REG8: 3, REG9: 1000, REG10: 124, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 877, REG7: 179669, REG8: 3, REG9: 1000, REG10: 124, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 877, REG7: 179669, REG8: 3, REG9: 1000, REG10: 123, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 877, REG7: 179669, REG8: 3, REG9: 1000, REG10: 123, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 877, REG7: 179669, REG8: 3, REG9: 1000, REG10: 123, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 877, REG7: 179669, REG8: 3, REG9: 1000, REG10: 123, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 877, REG7: 179669, REG8: 3, REG9: 1000, REG10: 123, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 877, REG7: 179669, REG8: 3, REG9: 1000, REG10: 123, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 877, REG7: 179669, REG8: 3, REG9: 1000, REG10: 123, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 878, REG7: 179669, REG8: 3, REG9: 1000, REG10: 123, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 878, REG7: 179669, REG8: 3, REG9: 1000, REG10: 122, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 878, REG7: 179669, REG8: 3, REG9: 1000, REG10: 122, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 878, REG7: 179669, REG8: 3, REG9: 1000, REG10: 122, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 878, REG7: 179669, REG8: 3, REG9: 1000, REG10: 122, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 878, REG7: 179669, REG8: 3, REG9: 1000, REG10: 122, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 878, REG7: 179669, REG8: 3, REG9: 1000, REG10: 122, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 878, REG7: 179669, REG8: 3, REG9: 1000, REG10: 122, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 879, REG7: 179669, REG8: 3, REG9: 1000, REG10: 122, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 879, REG7: 179669, REG8: 3, REG9: 1000, REG10: 121, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 879, REG7: 179669, REG8: 3, REG9: 1000, REG10: 121, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 879, REG7: 179669, REG8: 3, REG9: 1000, REG10: 121, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 879, REG7: 179669, REG8: 3, REG9: 1000, REG10: 121, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 879, REG7: 180548, REG8: 3, REG9: 1000, REG10: 121, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 879, REG7: 180548, REG8: 3, REG9: 1000, REG10: 121, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 879, REG7: 180548, REG8: 3, REG9: 1000, REG10: 121, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 880, REG7: 180548, REG8: 3, REG9: 1000, REG10: 121, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 880, REG7: 180548, REG8: 3, REG9: 1000, REG10: 120, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 880, REG7: 180548, REG8: 3, REG9: 1000, REG10: 120, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 880, REG7: 180548, REG8: 3, REG9: 1000, REG10: 120, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 880, REG7: 180548, REG8: 3, REG9: 1000, REG10: 120, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 880, REG7: 180548, REG8: 3, REG9: 1000, REG10: 120, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 880, REG7: 180548, REG8: 3, REG9: 1000, REG10: 120, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 880, REG7: 181428, REG8: 3, REG9: 1000, REG10: 120, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 880, REG7: 181428, REG8: 3, REG9: 1000, REG10: 120, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 880, REG7: 181428, REG8: 3, REG9: 1000, REG10: 120, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 881, REG7: 181428, REG8: 3, REG9: 1000, REG10: 120, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 881, REG7: 181428, REG8: 3, REG9: 1000, REG10: 119, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 881, REG7: 181428, REG8: 3, REG9: 1000, REG10: 119, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 881, REG7: 181428, REG8: 3, REG9: 1000, REG10: 119, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 881, REG7: 181428, REG8: 3, REG9: 1000, REG10: 119, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 881, REG7: 181428, REG8: 3, REG9: 1000, REG10: 119, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 881, REG7: 181428, REG8: 3, REG9: 1000, REG10: 119, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 881, REG7: 181428, REG8: 3, REG9: 1000, REG10: 119, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 882, REG7: 181428, REG8: 3, REG9: 1000, REG10: 119, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 882, REG7: 181428, REG8: 3, REG9: 1000, REG10: 118, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 882, REG7: 181428, REG8: 3, REG9: 1000, REG10: 118, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 882, REG7: 181428, REG8: 3, REG9: 1000, REG10: 118, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 882, REG7: 181428, REG8: 3, REG9: 1000, REG10: 118, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 882, REG7: 182310, REG8: 3, REG9: 1000, REG10: 118, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 882, REG7: 182310, REG8: 3, REG9: 1000, REG10: 118, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 882, REG7: 182310, REG8: 3, REG9: 1000, REG10: 118, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 883, REG7: 182310, REG8: 3, REG9: 1000, REG10: 118, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 883, REG7: 182310, REG8: 3, REG9: 1000, REG10: 117, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 883, REG7: 182310, REG8: 3, REG9: 1000, REG10: 117, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 883, REG7: 182310, REG8: 3, REG9: 1000, REG10: 117, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 883, REG7: 182310, REG8: 3, REG9: 1000, REG10: 117, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 883, REG7: 182310, REG8: 3, REG9: 1000, REG10: 117, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 883, REG7: 182310, REG8: 3, REG9: 1000, REG10: 117, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 883, REG7: 182310, REG8: 3, REG9: 1000, REG10: 117, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 884, REG7: 182310, REG8: 3, REG9: 1000, REG10: 117, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 884, REG7: 182310, REG8: 3, REG9: 1000, REG10: 116, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 884, REG7: 182310, REG8: 3, REG9: 1000, REG10: 116, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 884, REG7: 182310, REG8: 3, REG9: 1000, REG10: 116, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 884, REG7: 182310, REG8: 3, REG9: 1000, REG10: 116, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 884, REG7: 182310, REG8: 3, REG9: 1000, REG10: 116, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 884, REG7: 182310, REG8: 3, REG9: 1000, REG10: 116, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 884, REG7: 182310, REG8: 3, REG9: 1000, REG10: 116, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 885, REG7: 182310, REG8: 3, REG9: 1000, REG10: 116, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 885, REG7: 182310, REG8: 3, REG9: 1000, REG10: 115, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 885, REG7: 182310, REG8: 3, REG9: 1000, REG10: 115, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 885, REG7: 182310, REG8: 3, REG9: 1000, REG10: 115, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 885, REG7: 182310, REG8: 3, REG9: 1000, REG10: 115, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 885, REG7: 183195, REG8: 3, REG9: 1000, REG10: 115, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 885, REG7: 183195, REG8: 3, REG9: 1000, REG10: 115, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 885, REG7: 183195, REG8: 3, REG9: 1000, REG10: 115, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 886, REG7: 183195, REG8: 3, REG9: 1000, REG10: 115, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 886, REG7: 183195, REG8: 3, REG9: 1000, REG10: 114, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 886, REG7: 183195, REG8: 3, REG9: 1000, REG10: 114, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 886, REG7: 183195, REG8: 3, REG9: 1000, REG10: 114, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 886, REG7: 183195, REG8: 3, REG9: 1000, REG10: 114, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 886, REG7: 183195, REG8: 3, REG9: 1000, REG10: 114, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 886, REG7: 183195, REG8: 3, REG9: 1000, REG10: 114, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 886, REG7: 183195, REG8: 3, REG9: 1000, REG10: 114, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 887, REG7: 183195, REG8: 3, REG9: 1000, REG10: 114, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 887, REG7: 183195, REG8: 3, REG9: 1000, REG10: 113, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 887, REG7: 183195, REG8: 3, REG9: 1000, REG10: 113, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 887, REG7: 183195, REG8: 3, REG9: 1000, REG10: 113, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 887, REG7: 183195, REG8: 3, REG9: 1000, REG10: 113, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 887, REG7: 183195, REG8: 3, REG9: 1000, REG10: 113, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 887, REG7: 183195, REG8: 3, REG9: 1000, REG10: 113, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 887, REG7: 183195, REG8: 3, REG9: 1000, REG10: 113, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 888, REG7: 183195, REG8: 3, REG9: 1000, REG10: 113, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 888, REG7: 183195, REG8: 3, REG9: 1000, REG10: 112, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 888, REG7: 183195, REG8: 3, REG9: 1000, REG10: 112, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 888, REG7: 183195, REG8: 3, REG9: 1000, REG10: 112, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 888, REG7: 183195, REG8: 3, REG9: 1000, REG10: 112, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 888, REG7: 184083, REG8: 3, REG9: 1000, REG10: 112, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 888, REG7: 184083, REG8: 3, REG9: 1000, REG10: 112, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 888, REG7: 184083, REG8: 3, REG9: 1000, REG10: 112, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 889, REG7: 184083, REG8: 3, REG9: 1000, REG10: 112, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 889, REG7: 184083, REG8: 3, REG9: 1000, REG10: 111, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 889, REG7: 184083, REG8: 3, REG9: 1000, REG10: 111, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 889, REG7: 184083, REG8: 3, REG9: 1000, REG10: 111, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 889, REG7: 184083, REG8: 3, REG9: 1000, REG10: 111, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 889, REG7: 184083, REG8: 3, REG9: 1000, REG10: 111, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 889, REG7: 184083, REG8: 3, REG9: 1000, REG10: 111, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 889, REG7: 184083, REG8: 3, REG9: 1000, REG10: 111, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 890, REG7: 184083, REG8: 3, REG9: 1000, REG10: 111, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 890, REG7: 184083, REG8: 3, REG9: 1000, REG10: 110, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 890, REG7: 184083, REG8: 3, REG9: 1000, REG10: 110, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 890, REG7: 184083, REG8: 3, REG9: 1000, REG10: 110, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 890, REG7: 184083, REG8: 3, REG9: 1000, REG10: 110, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 890, REG7: 184083, REG8: 3, REG9: 1000, REG10: 110, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 890, REG7: 184083, REG8: 3, REG9: 1000, REG10: 110, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 890, REG7: 184973, REG8: 3, REG9: 1000, REG10: 110, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 890, REG7: 184973, REG8: 3, REG9: 1000, REG10: 110, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 890, REG7: 184973, REG8: 3, REG9: 1000, REG10: 110, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 891, REG7: 184973, REG8: 3, REG9: 1000, REG10: 110, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 891, REG7: 184973, REG8: 3, REG9: 1000, REG10: 109, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 891, REG7: 184973, REG8: 3, REG9: 1000, REG10: 109, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 891, REG7: 184973, REG8: 3, REG9: 1000, REG10: 109, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 891, REG7: 184973, REG8: 3, REG9: 1000, REG10: 109, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 891, REG7: 185864, REG8: 3, REG9: 1000, REG10: 109, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 891, REG7: 185864, REG8: 3, REG9: 1000, REG10: 109, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 891, REG7: 185864, REG8: 3, REG9: 1000, REG10: 109, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 892, REG7: 185864, REG8: 3, REG9: 1000, REG10: 109, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 892, REG7: 185864, REG8: 3, REG9: 1000, REG10: 108, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 892, REG7: 185864, REG8: 3, REG9: 1000, REG10: 108, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 892, REG7: 185864, REG8: 3, REG9: 1000, REG10: 108, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 892, REG7: 185864, REG8: 3, REG9: 1000, REG10: 108, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 892, REG7: 185864, REG8: 3, REG9: 1000, REG10: 108, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 892, REG7: 185864, REG8: 3, REG9: 1000, REG10: 108, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 892, REG7: 185864, REG8: 3, REG9: 1000, REG10: 108, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 893, REG7: 185864, REG8: 3, REG9: 1000, REG10: 108, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 893, REG7: 185864, REG8: 3, REG9: 1000, REG10: 107, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 893, REG7: 185864, REG8: 3, REG9: 1000, REG10: 107, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 893, REG7: 185864, REG8: 3, REG9: 1000, REG10: 107, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 893, REG7: 185864, REG8: 3, REG9: 1000, REG10: 107, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 893, REG7: 185864, REG8: 3, REG9: 1000, REG10: 107, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 893, REG7: 185864, REG8: 3, REG9: 1000, REG10: 107, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 893, REG7: 185864, REG8: 3, REG9: 1000, REG10: 107, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 894, REG7: 185864, REG8: 3, REG9: 1000, REG10: 107, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 894, REG7: 185864, REG8: 3, REG9: 1000, REG10: 106, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 894, REG7: 185864, REG8: 3, REG9: 1000, REG10: 106, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 894, REG7: 185864, REG8: 3, REG9: 1000, REG10: 106, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 894, REG7: 185864, REG8: 3, REG9: 1000, REG10: 106, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 894, REG7: 186758, REG8: 3, REG9: 1000, REG10: 106, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 894, REG7: 186758, REG8: 3, REG9: 1000, REG10: 106, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 894, REG7: 186758, REG8: 3, REG9: 1000, REG10: 106, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 895, REG7: 186758, REG8: 3, REG9: 1000, REG10: 106, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 895, REG7: 186758, REG8: 3, REG9: 1000, REG10: 105, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 895, REG7: 186758, REG8: 3, REG9: 1000, REG10: 105, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 895, REG7: 186758, REG8: 3, REG9: 1000, REG10: 105, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 895, REG7: 186758, REG8: 3, REG9: 1000, REG10: 105, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 895, REG7: 186758, REG8: 3, REG9: 1000, REG10: 105, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 895, REG7: 186758, REG8: 3, REG9: 1000, REG10: 105, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 895, REG7: 187653, REG8: 3, REG9: 1000, REG10: 105, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 895, REG7: 187653, REG8: 3, REG9: 1000, REG10: 105, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 895, REG7: 187653, REG8: 3, REG9: 1000, REG10: 105, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 896, REG7: 187653, REG8: 3, REG9: 1000, REG10: 105, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 896, REG7: 187653, REG8: 3, REG9: 1000, REG10: 104, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 896, REG7: 187653, REG8: 3, REG9: 1000, REG10: 104, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 896, REG7: 187653, REG8: 3, REG9: 1000, REG10: 104, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 896, REG7: 187653, REG8: 3, REG9: 1000, REG10: 104, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 896, REG7: 187653, REG8: 3, REG9: 1000, REG10: 104, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 896, REG7: 187653, REG8: 3, REG9: 1000, REG10: 104, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 896, REG7: 187653, REG8: 3, REG9: 1000, REG10: 104, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 897, REG7: 187653, REG8: 3, REG9: 1000, REG10: 104, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 897, REG7: 187653, REG8: 3, REG9: 1000, REG10: 103, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 897, REG7: 187653, REG8: 3, REG9: 1000, REG10: 103, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 897, REG7: 187653, REG8: 3, REG9: 1000, REG10: 103, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 897, REG7: 187653, REG8: 3, REG9: 1000, REG10: 103, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 897, REG7: 188550, REG8: 3, REG9: 1000, REG10: 103, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 897, REG7: 188550, REG8: 3, REG9: 1000, REG10: 103, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 897, REG7: 188550, REG8: 3, REG9: 1000, REG10: 103, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 898, REG7: 188550, REG8: 3, REG9: 1000, REG10: 103, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 898, REG7: 188550, REG8: 3, REG9: 1000, REG10: 102, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 898, REG7: 188550, REG8: 3, REG9: 1000, REG10: 102, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 898, REG7: 188550, REG8: 3, REG9: 1000, REG10: 102, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 898, REG7: 188550, REG8: 3, REG9: 1000, REG10: 102, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 898, REG7: 188550, REG8: 3, REG9: 1000, REG10: 102, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 898, REG7: 188550, REG8: 3, REG9: 1000, REG10: 102, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 898, REG7: 188550, REG8: 3, REG9: 1000, REG10: 102, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 899, REG7: 188550, REG8: 3, REG9: 1000, REG10: 102, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 899, REG7: 188550, REG8: 3, REG9: 1000, REG10: 101, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 899, REG7: 188550, REG8: 3, REG9: 1000, REG10: 101, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 899, REG7: 188550, REG8: 3, REG9: 1000, REG10: 101, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 899, REG7: 188550, REG8: 3, REG9: 1000, REG10: 101, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 899, REG7: 188550, REG8: 3, REG9: 1000, REG10: 101, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 899, REG7: 188550, REG8: 3, REG9: 1000, REG10: 101, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 899, REG7: 188550, REG8: 3, REG9: 1000, REG10: 101, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 900, REG7: 188550, REG8: 3, REG9: 1000, REG10: 101, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 900, REG7: 188550, REG8: 3, REG9: 1000, REG10: 100, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 900, REG7: 188550, REG8: 3, REG9: 1000, REG10: 100, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 900, REG7: 188550, REG8: 3, REG9: 1000, REG10: 100, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 900, REG7: 188550, REG8: 3, REG9: 1000, REG10: 100, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 900, REG7: 189450, REG8: 3, REG9: 1000, REG10: 100, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 900, REG7: 189450, REG8: 3, REG9: 1000, REG10: 100, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 900, REG7: 189450, REG8: 3, REG9: 1000, REG10: 100, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 901, REG7: 189450, REG8: 3, REG9: 1000, REG10: 100, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 901, REG7: 189450, REG8: 3, REG9: 1000, REG10: 99, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 901, REG7: 189450, REG8: 3, REG9: 1000, REG10: 99, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 901, REG7: 189450, REG8: 3, REG9: 1000, REG10: 99, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 901, REG7: 189450, REG8: 3, REG9: 1000, REG10: 99, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 901, REG7: 189450, REG8: 3, REG9: 1000, REG10: 99, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 901, REG7: 189450, REG8: 3, REG9: 1000, REG10: 99, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 901, REG7: 189450, REG8: 3, REG9: 1000, REG10: 99, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 902, REG7: 189450, REG8: 3, REG9: 1000, REG10: 99, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 902, REG7: 189450, REG8: 3, REG9: 1000, REG10: 98, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 902, REG7: 189450, REG8: 3, REG9: 1000, REG10: 98, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 902, REG7: 189450, REG8: 3, REG9: 1000, REG10: 98, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 902, REG7: 189450, REG8: 3, REG9: 1000, REG10: 98, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 902, REG7: 189450, REG8: 3, REG9: 1000, REG10: 98, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 902, REG7: 189450, REG8: 3, REG9: 1000, REG10: 98, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 902, REG7: 189450, REG8: 3, REG9: 1000, REG10: 98, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 903, REG7: 189450, REG8: 3, REG9: 1000, REG10: 98, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 903, REG7: 189450, REG8: 3, REG9: 1000, REG10: 97, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 903, REG7: 189450, REG8: 3, REG9: 1000, REG10: 97, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 903, REG7: 189450, REG8: 3, REG9: 1000, REG10: 97, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 903, REG7: 189450, REG8: 3, REG9: 1000, REG10: 97, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 903, REG7: 190353, REG8: 3, REG9: 1000, REG10: 97, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 903, REG7: 190353, REG8: 3, REG9: 1000, REG10: 97, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 903, REG7: 190353, REG8: 3, REG9: 1000, REG10: 97, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 904, REG7: 190353, REG8: 3, REG9: 1000, REG10: 97, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 904, REG7: 190353, REG8: 3, REG9: 1000, REG10: 96, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 904, REG7: 190353, REG8: 3, REG9: 1000, REG10: 96, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 904, REG7: 190353, REG8: 3, REG9: 1000, REG10: 96, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 904, REG7: 190353, REG8: 3, REG9: 1000, REG10: 96, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 904, REG7: 190353, REG8: 3, REG9: 1000, REG10: 96, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 904, REG7: 190353, REG8: 3, REG9: 1000, REG10: 96, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 904, REG7: 190353, REG8: 3, REG9: 1000, REG10: 96, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 905, REG7: 190353, REG8: 3, REG9: 1000, REG10: 96, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 905, REG7: 190353, REG8: 3, REG9: 1000, REG10: 95, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 905, REG7: 190353, REG8: 3, REG9: 1000, REG10: 95, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 905, REG7: 190353, REG8: 3, REG9: 1000, REG10: 95, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 905, REG7: 190353, REG8: 3, REG9: 1000, REG10: 95, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 905, REG7: 190353, REG8: 3, REG9: 1000, REG10: 95, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 905, REG7: 190353, REG8: 3, REG9: 1000, REG10: 95, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 905, REG7: 191258, REG8: 3, REG9: 1000, REG10: 95, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 905, REG7: 191258, REG8: 3, REG9: 1000, REG10: 95, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 905, REG7: 191258, REG8: 3, REG9: 1000, REG10: 95, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 906, REG7: 191258, REG8: 3, REG9: 1000, REG10: 95, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 906, REG7: 191258, REG8: 3, REG9: 1000, REG10: 94, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 906, REG7: 191258, REG8: 3, REG9: 1000, REG10: 94, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 906, REG7: 191258, REG8: 3, REG9: 1000, REG10: 94, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 906, REG7: 191258, REG8: 3, REG9: 1000, REG10: 94, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 906, REG7: 192164, REG8: 3, REG9: 1000, REG10: 94, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 906, REG7: 192164, REG8: 3, REG9: 1000, REG10: 94, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 906, REG7: 192164, REG8: 3, REG9: 1000, REG10: 94, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 907, REG7: 192164, REG8: 3, REG9: 1000, REG10: 94, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 907, REG7: 192164, REG8: 3, REG9: 1000, REG10: 93, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 907, REG7: 192164, REG8: 3, REG9: 1000, REG10: 93, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 907, REG7: 192164, REG8: 3, REG9: 1000, REG10: 93, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 907, REG7: 192164, REG8: 3, REG9: 1000, REG10: 93, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 907, REG7: 192164, REG8: 3, REG9: 1000, REG10: 93, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 907, REG7: 192164, REG8: 3, REG9: 1000, REG10: 93, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 907, REG7: 192164, REG8: 3, REG9: 1000, REG10: 93, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 908, REG7: 192164, REG8: 3, REG9: 1000, REG10: 93, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 908, REG7: 192164, REG8: 3, REG9: 1000, REG10: 92, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 908, REG7: 192164, REG8: 3, REG9: 1000, REG10: 92, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 908, REG7: 192164, REG8: 3, REG9: 1000, REG10: 92, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 908, REG7: 192164, REG8: 3, REG9: 1000, REG10: 92, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 908, REG7: 192164, REG8: 3, REG9: 1000, REG10: 92, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 908, REG7: 192164, REG8: 3, REG9: 1000, REG10: 92, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 908, REG7: 192164, REG8: 3, REG9: 1000, REG10: 92, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 909, REG7: 192164, REG8: 3, REG9: 1000, REG10: 92, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 909, REG7: 192164, REG8: 3, REG9: 1000, REG10: 91, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 909, REG7: 192164, REG8: 3, REG9: 1000, REG10: 91, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 909, REG7: 192164, REG8: 3, REG9: 1000, REG10: 91, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 909, REG7: 192164, REG8: 3, REG9: 1000, REG10: 91, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 909, REG7: 193073, REG8: 3, REG9: 1000, REG10: 91, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 909, REG7: 193073, REG8: 3, REG9: 1000, REG10: 91, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 909, REG7: 193073, REG8: 3, REG9: 1000, REG10: 91, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 910, REG7: 193073, REG8: 3, REG9: 1000, REG10: 91, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 910, REG7: 193073, REG8: 3, REG9: 1000, REG10: 90, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 910, REG7: 193073, REG8: 3, REG9: 1000, REG10: 90, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 910, REG7: 193073, REG8: 3, REG9: 1000, REG10: 90, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 910, REG7: 193073, REG8: 3, REG9: 1000, REG10: 90, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 910, REG7: 193073, REG8: 3, REG9: 1000, REG10: 90, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 910, REG7: 193073, REG8: 3, REG9: 1000, REG10: 90, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 910, REG7: 193983, REG8: 3, REG9: 1000, REG10: 90, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 910, REG7: 193983, REG8: 3, REG9: 1000, REG10: 90, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 910, REG7: 193983, REG8: 3, REG9: 1000, REG10: 90, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 911, REG7: 193983, REG8: 3, REG9: 1000, REG10: 90, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 911, REG7: 193983, REG8: 3, REG9: 1000, REG10: 89, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 911, REG7: 193983, REG8: 3, REG9: 1000, REG10: 89, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 911, REG7: 193983, REG8: 3, REG9: 1000, REG10: 89, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 911, REG7: 193983, REG8: 3, REG9: 1000, REG10: 89, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 911, REG7: 193983, REG8: 3, REG9: 1000, REG10: 89, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 911, REG7: 193983, REG8: 3, REG9: 1000, REG10: 89, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 911, REG7: 193983, REG8: 3, REG9: 1000, REG10: 89, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 912, REG7: 193983, REG8: 3, REG9: 1000, REG10: 89, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 912, REG7: 193983, REG8: 3, REG9: 1000, REG10: 88, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 912, REG7: 193983, REG8: 3, REG9: 1000, REG10: 88, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 912, REG7: 193983, REG8: 3, REG9: 1000, REG10: 88, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 912, REG7: 193983, REG8: 3, REG9: 1000, REG10: 88, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 912, REG7: 194895, REG8: 3, REG9: 1000, REG10: 88, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 912, REG7: 194895, REG8: 3, REG9: 1000, REG10: 88, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 912, REG7: 194895, REG8: 3, REG9: 1000, REG10: 88, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 913, REG7: 194895, REG8: 3, REG9: 1000, REG10: 88, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 913, REG7: 194895, REG8: 3, REG9: 1000, REG10: 87, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 913, REG7: 194895, REG8: 3, REG9: 1000, REG10: 87, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 913, REG7: 194895, REG8: 3, REG9: 1000, REG10: 87, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 913, REG7: 194895, REG8: 3, REG9: 1000, REG10: 87, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 913, REG7: 194895, REG8: 3, REG9: 1000, REG10: 87, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 913, REG7: 194895, REG8: 3, REG9: 1000, REG10: 87, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 913, REG7: 194895, REG8: 3, REG9: 1000, REG10: 87, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 914, REG7: 194895, REG8: 3, REG9: 1000, REG10: 87, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 914, REG7: 194895, REG8: 3, REG9: 1000, REG10: 86, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 914, REG7: 194895, REG8: 3, REG9: 1000, REG10: 86, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 914, REG7: 194895, REG8: 3, REG9: 1000, REG10: 86, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 914, REG7: 194895, REG8: 3, REG9: 1000, REG10: 86, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 914, REG7: 194895, REG8: 3, REG9: 1000, REG10: 86, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 914, REG7: 194895, REG8: 3, REG9: 1000, REG10: 86, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 914, REG7: 194895, REG8: 3, REG9: 1000, REG10: 86, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 915, REG7: 194895, REG8: 3, REG9: 1000, REG10: 86, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 915, REG7: 194895, REG8: 3, REG9: 1000, REG10: 85, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 915, REG7: 194895, REG8: 3, REG9: 1000, REG10: 85, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 915, REG7: 194895, REG8: 3, REG9: 1000, REG10: 85, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 915, REG7: 194895, REG8: 3, REG9: 1000, REG10: 85, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 915, REG7: 195810, REG8: 3, REG9: 1000, REG10: 85, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 915, REG7: 195810, REG8: 3, REG9: 1000, REG10: 85, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 915, REG7: 195810, REG8: 3, REG9: 1000, REG10: 85, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 916, REG7: 195810, REG8: 3, REG9: 1000, REG10: 85, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 916, REG7: 195810, REG8: 3, REG9: 1000, REG10: 84, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 916, REG7: 195810, REG8: 3, REG9: 1000, REG10: 84, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 916, REG7: 195810, REG8: 3, REG9: 1000, REG10: 84, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 916, REG7: 195810, REG8: 3, REG9: 1000, REG10: 84, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 916, REG7: 195810, REG8: 3, REG9: 1000, REG10: 84, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 916, REG7: 195810, REG8: 3, REG9: 1000, REG10: 84, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 916, REG7: 195810, REG8: 3, REG9: 1000, REG10: 84, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 917, REG7: 195810, REG8: 3, REG9: 1000, REG10: 84, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 917, REG7: 195810, REG8: 3, REG9: 1000, REG10: 83, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 917, REG7: 195810, REG8: 3, REG9: 1000, REG10: 83, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 917, REG7: 195810, REG8: 3, REG9: 1000, REG10: 83, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 917, REG7: 195810, REG8: 3, REG9: 1000, REG10: 83, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 917, REG7: 195810, REG8: 3, REG9: 1000, REG10: 83, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 917, REG7: 195810, REG8: 3, REG9: 1000, REG10: 83, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 917, REG7: 195810, REG8: 3, REG9: 1000, REG10: 83, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 918, REG7: 195810, REG8: 3, REG9: 1000, REG10: 83, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 918, REG7: 195810, REG8: 3, REG9: 1000, REG10: 82, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 918, REG7: 195810, REG8: 3, REG9: 1000, REG10: 82, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 918, REG7: 195810, REG8: 3, REG9: 1000, REG10: 82, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 918, REG7: 195810, REG8: 3, REG9: 1000, REG10: 82, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 918, REG7: 196728, REG8: 3, REG9: 1000, REG10: 82, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 918, REG7: 196728, REG8: 3, REG9: 1000, REG10: 82, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 918, REG7: 196728, REG8: 3, REG9: 1000, REG10: 82, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 919, REG7: 196728, REG8: 3, REG9: 1000, REG10: 82, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 919, REG7: 196728, REG8: 3, REG9: 1000, REG10: 81, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 919, REG7: 196728, REG8: 3, REG9: 1000, REG10: 81, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 919, REG7: 196728, REG8: 3, REG9: 1000, REG10: 81, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 919, REG7: 196728, REG8: 3, REG9: 1000, REG10: 81, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 919, REG7: 196728, REG8: 3, REG9: 1000, REG10: 81, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 919, REG7: 196728, REG8: 3, REG9: 1000, REG10: 81, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 919, REG7: 196728, REG8: 3, REG9: 1000, REG10: 81, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 920, REG7: 196728, REG8: 3, REG9: 1000, REG10: 81, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 920, REG7: 196728, REG8: 3, REG9: 1000, REG10: 80, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 920, REG7: 196728, REG8: 3, REG9: 1000, REG10: 80, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 920, REG7: 196728, REG8: 3, REG9: 1000, REG10: 80, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 920, REG7: 196728, REG8: 3, REG9: 1000, REG10: 80, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 920, REG7: 196728, REG8: 3, REG9: 1000, REG10: 80, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 920, REG7: 196728, REG8: 3, REG9: 1000, REG10: 80, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 920, REG7: 197648, REG8: 3, REG9: 1000, REG10: 80, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 920, REG7: 197648, REG8: 3, REG9: 1000, REG10: 80, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 920, REG7: 197648, REG8: 3, REG9: 1000, REG10: 80, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 921, REG7: 197648, REG8: 3, REG9: 1000, REG10: 80, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 921, REG7: 197648, REG8: 3, REG9: 1000, REG10: 79, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 921, REG7: 197648, REG8: 3, REG9: 1000, REG10: 79, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 921, REG7: 197648, REG8: 3, REG9: 1000, REG10: 79, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 921, REG7: 197648, REG8: 3, REG9: 1000, REG10: 79, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 921, REG7: 198569, REG8: 3, REG9: 1000, REG10: 79, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 921, REG7: 198569, REG8: 3, REG9: 1000, REG10: 79, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 921, REG7: 198569, REG8: 3, REG9: 1000, REG10: 79, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 922, REG7: 198569, REG8: 3, REG9: 1000, REG10: 79, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 922, REG7: 198569, REG8: 3, REG9: 1000, REG10: 78, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 922, REG7: 198569, REG8: 3, REG9: 1000, REG10: 78, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 922, REG7: 198569, REG8: 3, REG9: 1000, REG10: 78, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 922, REG7: 198569, REG8: 3, REG9: 1000, REG10: 78, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 922, REG7: 198569, REG8: 3, REG9: 1000, REG10: 78, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 922, REG7: 198569, REG8: 3, REG9: 1000, REG10: 78, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 922, REG7: 198569, REG8: 3, REG9: 1000, REG10: 78, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 923, REG7: 198569, REG8: 3, REG9: 1000, REG10: 78, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 923, REG7: 198569, REG8: 3, REG9: 1000, REG10: 77, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 923, REG7: 198569, REG8: 3, REG9: 1000, REG10: 77, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 923, REG7: 198569, REG8: 3, REG9: 1000, REG10: 77, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 923, REG7: 198569, REG8: 3, REG9: 1000, REG10: 77, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 923, REG7: 198569, REG8: 3, REG9: 1000, REG10: 77, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 923, REG7: 198569, REG8: 3, REG9: 1000, REG10: 77, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 923, REG7: 198569, REG8: 3, REG9: 1000, REG10: 77, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 924, REG7: 198569, REG8: 3, REG9: 1000, REG10: 77, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 924, REG7: 198569, REG8: 3, REG9: 1000, REG10: 76, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 924, REG7: 198569, REG8: 3, REG9: 1000, REG10: 76, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 924, REG7: 198569, REG8: 3, REG9: 1000, REG10: 76, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 924, REG7: 198569, REG8: 3, REG9: 1000, REG10: 76, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 924, REG7: 199493, REG8: 3, REG9: 1000, REG10: 76, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 924, REG7: 199493, REG8: 3, REG9: 1000, REG10: 76, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 924, REG7: 199493, REG8: 3, REG9: 1000, REG10: 76, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 925, REG7: 199493, REG8: 3, REG9: 1000, REG10: 76, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 925, REG7: 199493, REG8: 3, REG9: 1000, REG10: 75, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 925, REG7: 199493, REG8: 3, REG9: 1000, REG10: 75, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 925, REG7: 199493, REG8: 3, REG9: 1000, REG10: 75, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 925, REG7: 199493, REG8: 3, REG9: 1000, REG10: 75, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 925, REG7: 199493, REG8: 3, REG9: 1000, REG10: 75, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 925, REG7: 199493, REG8: 3, REG9: 1000, REG10: 75, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 925, REG7: 200418, REG8: 3, REG9: 1000, REG10: 75, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 925, REG7: 200418, REG8: 3, REG9: 1000, REG10: 75, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 925, REG7: 200418, REG8: 3, REG9: 1000, REG10: 75, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 926, REG7: 200418, REG8: 3, REG9: 1000, REG10: 75, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 926, REG7: 200418, REG8: 3, REG9: 1000, REG10: 74, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 926, REG7: 200418, REG8: 3, REG9: 1000, REG10: 74, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 926, REG7: 200418, REG8: 3, REG9: 1000, REG10: 74, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 926, REG7: 200418, REG8: 3, REG9: 1000, REG10: 74, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 926, REG7: 200418, REG8: 3, REG9: 1000, REG10: 74, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 926, REG7: 200418, REG8: 3, REG9: 1000, REG10: 74, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 926, REG7: 200418, REG8: 3, REG9: 1000, REG10: 74, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 927, REG7: 200418, REG8: 3, REG9: 1000, REG10: 74, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 927, REG7: 200418, REG8: 3, REG9: 1000, REG10: 73, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 927, REG7: 200418, REG8: 3, REG9: 1000, REG10: 73, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 927, REG7: 200418, REG8: 3, REG9: 1000, REG10: 73, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 927, REG7: 200418, REG8: 3, REG9: 1000, REG10: 73, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 927, REG7: 201345, REG8: 3, REG9: 1000, REG10: 73, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 927, REG7: 201345, REG8: 3, REG9: 1000, REG10: 73, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 927, REG7: 201345, REG8: 3, REG9: 1000, REG10: 73, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 928, REG7: 201345, REG8: 3, REG9: 1000, REG10: 73, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 928, REG7: 201345, REG8: 3, REG9: 1000, REG10: 72, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 928, REG7: 201345, REG8: 3, REG9: 1000, REG10: 72, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 928, REG7: 201345, REG8: 3, REG9: 1000, REG10: 72, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 928, REG7: 201345, REG8: 3, REG9: 1000, REG10: 72, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 928, REG7: 201345, REG8: 3, REG9: 1000, REG10: 72, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 928, REG7: 201345, REG8: 3, REG9: 1000, REG10: 72, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 928, REG7: 201345, REG8: 3, REG9: 1000, REG10: 72, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 929, REG7: 201345, REG8: 3, REG9: 1000, REG10: 72, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 929, REG7: 201345, REG8: 3, REG9: 1000, REG10: 71, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 929, REG7: 201345, REG8: 3, REG9: 1000, REG10: 71, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 929, REG7: 201345, REG8: 3, REG9: 1000, REG10: 71, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 929, REG7: 201345, REG8: 3, REG9: 1000, REG10: 71, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 929, REG7: 201345, REG8: 3, REG9: 1000, REG10: 71, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 929, REG7: 201345, REG8: 3, REG9: 1000, REG10: 71, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 929, REG7: 201345, REG8: 3, REG9: 1000, REG10: 71, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 930, REG7: 201345, REG8: 3, REG9: 1000, REG10: 71, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 930, REG7: 201345, REG8: 3, REG9: 1000, REG10: 70, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 930, REG7: 201345, REG8: 3, REG9: 1000, REG10: 70, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 930, REG7: 201345, REG8: 3, REG9: 1000, REG10: 70, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 930, REG7: 201345, REG8: 3, REG9: 1000, REG10: 70, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 930, REG7: 202275, REG8: 3, REG9: 1000, REG10: 70, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 930, REG7: 202275, REG8: 3, REG9: 1000, REG10: 70, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 930, REG7: 202275, REG8: 3, REG9: 1000, REG10: 70, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 931, REG7: 202275, REG8: 3, REG9: 1000, REG10: 70, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 931, REG7: 202275, REG8: 3, REG9: 1000, REG10: 69, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 931, REG7: 202275, REG8: 3, REG9: 1000, REG10: 69, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 931, REG7: 202275, REG8: 3, REG9: 1000, REG10: 69, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 931, REG7: 202275, REG8: 3, REG9: 1000, REG10: 69, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 931, REG7: 202275, REG8: 3, REG9: 1000, REG10: 69, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 931, REG7: 202275, REG8: 3, REG9: 1000, REG10: 69, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 931, REG7: 202275, REG8: 3, REG9: 1000, REG10: 69, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 932, REG7: 202275, REG8: 3, REG9: 1000, REG10: 69, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 932, REG7: 202275, REG8: 3, REG9: 1000, REG10: 68, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 932, REG7: 202275, REG8: 3, REG9: 1000, REG10: 68, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 932, REG7: 202275, REG8: 3, REG9: 1000, REG10: 68, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 932, REG7: 202275, REG8: 3, REG9: 1000, REG10: 68, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 932, REG7: 202275, REG8: 3, REG9: 1000, REG10: 68, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 932, REG7: 202275, REG8: 3, REG9: 1000, REG10: 68, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 932, REG7: 202275, REG8: 3, REG9: 1000, REG10: 68, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 933, REG7: 202275, REG8: 3, REG9: 1000, REG10: 68, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 933, REG7: 202275, REG8: 3, REG9: 1000, REG10: 67, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 933, REG7: 202275, REG8: 3, REG9: 1000, REG10: 67, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 933, REG7: 202275, REG8: 3, REG9: 1000, REG10: 67, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 933, REG7: 202275, REG8: 3, REG9: 1000, REG10: 67, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 933, REG7: 203208, REG8: 3, REG9: 1000, REG10: 67, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 933, REG7: 203208, REG8: 3, REG9: 1000, REG10: 67, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 933, REG7: 203208, REG8: 3, REG9: 1000, REG10: 67, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 934, REG7: 203208, REG8: 3, REG9: 1000, REG10: 67, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 934, REG7: 203208, REG8: 3, REG9: 1000, REG10: 66, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 934, REG7: 203208, REG8: 3, REG9: 1000, REG10: 66, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 934, REG7: 203208, REG8: 3, REG9: 1000, REG10: 66, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 934, REG7: 203208, REG8: 3, REG9: 1000, REG10: 66, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 934, REG7: 203208, REG8: 3, REG9: 1000, REG10: 66, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 934, REG7: 203208, REG8: 3, REG9: 1000, REG10: 66, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 934, REG7: 203208, REG8: 3, REG9: 1000, REG10: 66, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 935, REG7: 203208, REG8: 3, REG9: 1000, REG10: 66, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 935, REG7: 203208, REG8: 3, REG9: 1000, REG10: 65, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 935, REG7: 203208, REG8: 3, REG9: 1000, REG10: 65, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 935, REG7: 203208, REG8: 3, REG9: 1000, REG10: 65, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 935, REG7: 203208, REG8: 3, REG9: 1000, REG10: 65, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 935, REG7: 203208, REG8: 3, REG9: 1000, REG10: 65, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 935, REG7: 203208, REG8: 3, REG9: 1000, REG10: 65, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 935, REG7: 204143, REG8: 3, REG9: 1000, REG10: 65, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 935, REG7: 204143, REG8: 3, REG9: 1000, REG10: 65, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 935, REG7: 204143, REG8: 3, REG9: 1000, REG10: 65, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 936, REG7: 204143, REG8: 3, REG9: 1000, REG10: 65, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 936, REG7: 204143, REG8: 3, REG9: 1000, REG10: 64, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 936, REG7: 204143, REG8: 3, REG9: 1000, REG10: 64, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 936, REG7: 204143, REG8: 3, REG9: 1000, REG10: 64, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 936, REG7: 204143, REG8: 3, REG9: 1000, REG10: 64, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 936, REG7: 205079, REG8: 3, REG9: 1000, REG10: 64, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 936, REG7: 205079, REG8: 3, REG9: 1000, REG10: 64, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 936, REG7: 205079, REG8: 3, REG9: 1000, REG10: 64, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 937, REG7: 205079, REG8: 3, REG9: 1000, REG10: 64, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 937, REG7: 205079, REG8: 3, REG9: 1000, REG10: 63, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 937, REG7: 205079, REG8: 3, REG9: 1000, REG10: 63, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 937, REG7: 205079, REG8: 3, REG9: 1000, REG10: 63, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 937, REG7: 205079, REG8: 3, REG9: 1000, REG10: 63, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 937, REG7: 205079, REG8: 3, REG9: 1000, REG10: 63, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 937, REG7: 205079, REG8: 3, REG9: 1000, REG10: 63, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 937, REG7: 205079, REG8: 3, REG9: 1000, REG10: 63, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 938, REG7: 205079, REG8: 3, REG9: 1000, REG10: 63, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 938, REG7: 205079, REG8: 3, REG9: 1000, REG10: 62, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 938, REG7: 205079, REG8: 3, REG9: 1000, REG10: 62, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 938, REG7: 205079, REG8: 3, REG9: 1000, REG10: 62, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 938, REG7: 205079, REG8: 3, REG9: 1000, REG10: 62, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 938, REG7: 205079, REG8: 3, REG9: 1000, REG10: 62, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 938, REG7: 205079, REG8: 3, REG9: 1000, REG10: 62, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 938, REG7: 205079, REG8: 3, REG9: 1000, REG10: 62, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 939, REG7: 205079, REG8: 3, REG9: 1000, REG10: 62, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 939, REG7: 205079, REG8: 3, REG9: 1000, REG10: 61, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 939, REG7: 205079, REG8: 3, REG9: 1000, REG10: 61, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 939, REG7: 205079, REG8: 3, REG9: 1000, REG10: 61, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 939, REG7: 205079, REG8: 3, REG9: 1000, REG10: 61, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 939, REG7: 206018, REG8: 3, REG9: 1000, REG10: 61, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 939, REG7: 206018, REG8: 3, REG9: 1000, REG10: 61, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 939, REG7: 206018, REG8: 3, REG9: 1000, REG10: 61, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 940, REG7: 206018, REG8: 3, REG9: 1000, REG10: 61, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 940, REG7: 206018, REG8: 3, REG9: 1000, REG10: 60, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 940, REG7: 206018, REG8: 3, REG9: 1000, REG10: 60, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 940, REG7: 206018, REG8: 3, REG9: 1000, REG10: 60, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 940, REG7: 206018, REG8: 3, REG9: 1000, REG10: 60, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 940, REG7: 206018, REG8: 3, REG9: 1000, REG10: 60, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 940, REG7: 206018, REG8: 3, REG9: 1000, REG10: 60, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 940, REG7: 206958, REG8: 3, REG9: 1000, REG10: 60, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 940, REG7: 206958, REG8: 3, REG9: 1000, REG10: 60, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 940, REG7: 206958, REG8: 3, REG9: 1000, REG10: 60, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 941, REG7: 206958, REG8: 3, REG9: 1000, REG10: 60, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 941, REG7: 206958, REG8: 3, REG9: 1000, REG10: 59, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 941, REG7: 206958, REG8: 3, REG9: 1000, REG10: 59, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 941, REG7: 206958, REG8: 3, REG9: 1000, REG10: 59, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 941, REG7: 206958, REG8: 3, REG9: 1000, REG10: 59, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 941, REG7: 206958, REG8: 3, REG9: 1000, REG10: 59, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 941, REG7: 206958, REG8: 3, REG9: 1000, REG10: 59, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 941, REG7: 206958, REG8: 3, REG9: 1000, REG10: 59, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 942, REG7: 206958, REG8: 3, REG9: 1000, REG10: 59, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 942, REG7: 206958, REG8: 3, REG9: 1000, REG10: 58, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 942, REG7: 206958, REG8: 3, REG9: 1000, REG10: 58, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 942, REG7: 206958, REG8: 3, REG9: 1000, REG10: 58, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 942, REG7: 206958, REG8: 3, REG9: 1000, REG10: 58, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 942, REG7: 207900, REG8: 3, REG9: 1000, REG10: 58, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 942, REG7: 207900, REG8: 3, REG9: 1000, REG10: 58, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 942, REG7: 207900, REG8: 3, REG9: 1000, REG10: 58, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 943, REG7: 207900, REG8: 3, REG9: 1000, REG10: 58, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 943, REG7: 207900, REG8: 3, REG9: 1000, REG10: 57, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 943, REG7: 207900, REG8: 3, REG9: 1000, REG10: 57, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 943, REG7: 207900, REG8: 3, REG9: 1000, REG10: 57, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 943, REG7: 207900, REG8: 3, REG9: 1000, REG10: 57, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 943, REG7: 207900, REG8: 3, REG9: 1000, REG10: 57, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 943, REG7: 207900, REG8: 3, REG9: 1000, REG10: 57, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 943, REG7: 207900, REG8: 3, REG9: 1000, REG10: 57, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 944, REG7: 207900, REG8: 3, REG9: 1000, REG10: 57, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 944, REG7: 207900, REG8: 3, REG9: 1000, REG10: 56, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 944, REG7: 207900, REG8: 3, REG9: 1000, REG10: 56, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 944, REG7: 207900, REG8: 3, REG9: 1000, REG10: 56, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 944, REG7: 207900, REG8: 3, REG9: 1000, REG10: 56, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 944, REG7: 207900, REG8: 3, REG9: 1000, REG10: 56, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 944, REG7: 207900, REG8: 3, REG9: 1000, REG10: 56, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 944, REG7: 207900, REG8: 3, REG9: 1000, REG10: 56, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 945, REG7: 207900, REG8: 3, REG9: 1000, REG10: 56, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 945, REG7: 207900, REG8: 3, REG9: 1000, REG10: 55, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 945, REG7: 207900, REG8: 3, REG9: 1000, REG10: 55, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 945, REG7: 207900, REG8: 3, REG9: 1000, REG10: 55, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 945, REG7: 207900, REG8: 3, REG9: 1000, REG10: 55, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 945, REG7: 208845, REG8: 3, REG9: 1000, REG10: 55, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 945, REG7: 208845, REG8: 3, REG9: 1000, REG10: 55, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 945, REG7: 208845, REG8: 3, REG9: 1000, REG10: 55, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 946, REG7: 208845, REG8: 3, REG9: 1000, REG10: 55, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 946, REG7: 208845, REG8: 3, REG9: 1000, REG10: 54, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 946, REG7: 208845, REG8: 3, REG9: 1000, REG10: 54, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 946, REG7: 208845, REG8: 3, REG9: 1000, REG10: 54, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 946, REG7: 208845, REG8: 3, REG9: 1000, REG10: 54, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 946, REG7: 208845, REG8: 3, REG9: 1000, REG10: 54, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 946, REG7: 208845, REG8: 3, REG9: 1000, REG10: 54, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 946, REG7: 208845, REG8: 3, REG9: 1000, REG10: 54, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 947, REG7: 208845, REG8: 3, REG9: 1000, REG10: 54, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 947, REG7: 208845, REG8: 3, REG9: 1000, REG10: 53, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 947, REG7: 208845, REG8: 3, REG9: 1000, REG10: 53, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 947, REG7: 208845, REG8: 3, REG9: 1000, REG10: 53, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 947, REG7: 208845, REG8: 3, REG9: 1000, REG10: 53, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 947, REG7: 208845, REG8: 3, REG9: 1000, REG10: 53, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 947, REG7: 208845, REG8: 3, REG9: 1000, REG10: 53, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 947, REG7: 208845, REG8: 3, REG9: 1000, REG10: 53, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 948, REG7: 208845, REG8: 3, REG9: 1000, REG10: 53, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 948, REG7: 208845, REG8: 3, REG9: 1000, REG10: 52, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 948, REG7: 208845, REG8: 3, REG9: 1000, REG10: 52, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 948, REG7: 208845, REG8: 3, REG9: 1000, REG10: 52, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 948, REG7: 208845, REG8: 3, REG9: 1000, REG10: 52, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 948, REG7: 209793, REG8: 3, REG9: 1000, REG10: 52, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 948, REG7: 209793, REG8: 3, REG9: 1000, REG10: 52, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 948, REG7: 209793, REG8: 3, REG9: 1000, REG10: 52, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 949, REG7: 209793, REG8: 3, REG9: 1000, REG10: 52, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 949, REG7: 209793, REG8: 3, REG9: 1000, REG10: 51, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 949, REG7: 209793, REG8: 3, REG9: 1000, REG10: 51, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 949, REG7: 209793, REG8: 3, REG9: 1000, REG10: 51, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 949, REG7: 209793, REG8: 3, REG9: 1000, REG10: 51, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 949, REG7: 209793, REG8: 3, REG9: 1000, REG10: 51, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 949, REG7: 209793, REG8: 3, REG9: 1000, REG10: 51, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 949, REG7: 209793, REG8: 3, REG9: 1000, REG10: 51, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 950, REG7: 209793, REG8: 3, REG9: 1000, REG10: 51, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 950, REG7: 209793, REG8: 3, REG9: 1000, REG10: 50, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 950, REG7: 209793, REG8: 3, REG9: 1000, REG10: 50, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 950, REG7: 209793, REG8: 3, REG9: 1000, REG10: 50, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 950, REG7: 209793, REG8: 3, REG9: 1000, REG10: 50, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 950, REG7: 209793, REG8: 3, REG9: 1000, REG10: 50, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 950, REG7: 209793, REG8: 3, REG9: 1000, REG10: 50, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 950, REG7: 210743, REG8: 3, REG9: 1000, REG10: 50, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 950, REG7: 210743, REG8: 3, REG9: 1000, REG10: 50, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 950, REG7: 210743, REG8: 3, REG9: 1000, REG10: 50, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 951, REG7: 210743, REG8: 3, REG9: 1000, REG10: 50, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 951, REG7: 210743, REG8: 3, REG9: 1000, REG10: 49, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 951, REG7: 210743, REG8: 3, REG9: 1000, REG10: 49, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 951, REG7: 210743, REG8: 3, REG9: 1000, REG10: 49, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 951, REG7: 210743, REG8: 3, REG9: 1000, REG10: 49, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 951, REG7: 211694, REG8: 3, REG9: 1000, REG10: 49, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 951, REG7: 211694, REG8: 3, REG9: 1000, REG10: 49, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 951, REG7: 211694, REG8: 3, REG9: 1000, REG10: 49, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 952, REG7: 211694, REG8: 3, REG9: 1000, REG10: 49, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 952, REG7: 211694, REG8: 3, REG9: 1000, REG10: 48, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 952, REG7: 211694, REG8: 3, REG9: 1000, REG10: 48, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 952, REG7: 211694, REG8: 3, REG9: 1000, REG10: 48, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 952, REG7: 211694, REG8: 3, REG9: 1000, REG10: 48, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 952, REG7: 211694, REG8: 3, REG9: 1000, REG10: 48, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 952, REG7: 211694, REG8: 3, REG9: 1000, REG10: 48, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 952, REG7: 211694, REG8: 3, REG9: 1000, REG10: 48, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 953, REG7: 211694, REG8: 3, REG9: 1000, REG10: 48, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 953, REG7: 211694, REG8: 3, REG9: 1000, REG10: 47, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 953, REG7: 211694, REG8: 3, REG9: 1000, REG10: 47, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 953, REG7: 211694, REG8: 3, REG9: 1000, REG10: 47, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 953, REG7: 211694, REG8: 3, REG9: 1000, REG10: 47, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 953, REG7: 211694, REG8: 3, REG9: 1000, REG10: 47, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 953, REG7: 211694, REG8: 3, REG9: 1000, REG10: 47, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 953, REG7: 211694, REG8: 3, REG9: 1000, REG10: 47, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 954, REG7: 211694, REG8: 3, REG9: 1000, REG10: 47, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 954, REG7: 211694, REG8: 3, REG9: 1000, REG10: 46, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 954, REG7: 211694, REG8: 3, REG9: 1000, REG10: 46, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 954, REG7: 211694, REG8: 3, REG9: 1000, REG10: 46, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 954, REG7: 211694, REG8: 3, REG9: 1000, REG10: 46, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 954, REG7: 212648, REG8: 3, REG9: 1000, REG10: 46, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 954, REG7: 212648, REG8: 3, REG9: 1000, REG10: 46, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 954, REG7: 212648, REG8: 3, REG9: 1000, REG10: 46, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 955, REG7: 212648, REG8: 3, REG9: 1000, REG10: 46, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 955, REG7: 212648, REG8: 3, REG9: 1000, REG10: 45, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 955, REG7: 212648, REG8: 3, REG9: 1000, REG10: 45, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 955, REG7: 212648, REG8: 3, REG9: 1000, REG10: 45, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 955, REG7: 212648, REG8: 3, REG9: 1000, REG10: 45, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 955, REG7: 212648, REG8: 3, REG9: 1000, REG10: 45, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 955, REG7: 212648, REG8: 3, REG9: 1000, REG10: 45, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 955, REG7: 213603, REG8: 3, REG9: 1000, REG10: 45, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 955, REG7: 213603, REG8: 3, REG9: 1000, REG10: 45, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 955, REG7: 213603, REG8: 3, REG9: 1000, REG10: 45, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 956, REG7: 213603, REG8: 3, REG9: 1000, REG10: 45, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 956, REG7: 213603, REG8: 3, REG9: 1000, REG10: 44, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 956, REG7: 213603, REG8: 3, REG9: 1000, REG10: 44, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 956, REG7: 213603, REG8: 3, REG9: 1000, REG10: 44, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 956, REG7: 213603, REG8: 3, REG9: 1000, REG10: 44, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 956, REG7: 213603, REG8: 3, REG9: 1000, REG10: 44, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 956, REG7: 213603, REG8: 3, REG9: 1000, REG10: 44, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 956, REG7: 213603, REG8: 3, REG9: 1000, REG10: 44, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 957, REG7: 213603, REG8: 3, REG9: 1000, REG10: 44, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 957, REG7: 213603, REG8: 3, REG9: 1000, REG10: 43, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 957, REG7: 213603, REG8: 3, REG9: 1000, REG10: 43, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 957, REG7: 213603, REG8: 3, REG9: 1000, REG10: 43, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 957, REG7: 213603, REG8: 3, REG9: 1000, REG10: 43, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 957, REG7: 214560, REG8: 3, REG9: 1000, REG10: 43, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 957, REG7: 214560, REG8: 3, REG9: 1000, REG10: 43, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 957, REG7: 214560, REG8: 3, REG9: 1000, REG10: 43, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 958, REG7: 214560, REG8: 3, REG9: 1000, REG10: 43, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 958, REG7: 214560, REG8: 3, REG9: 1000, REG10: 42, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 958, REG7: 214560, REG8: 3, REG9: 1000, REG10: 42, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 958, REG7: 214560, REG8: 3, REG9: 1000, REG10: 42, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 958, REG7: 214560, REG8: 3, REG9: 1000, REG10: 42, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 958, REG7: 214560, REG8: 3, REG9: 1000, REG10: 42, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 958, REG7: 214560, REG8: 3, REG9: 1000, REG10: 42, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 958, REG7: 214560, REG8: 3, REG9: 1000, REG10: 42, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 959, REG7: 214560, REG8: 3, REG9: 1000, REG10: 42, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 959, REG7: 214560, REG8: 3, REG9: 1000, REG10: 41, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 959, REG7: 214560, REG8: 3, REG9: 1000, REG10: 41, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 959, REG7: 214560, REG8: 3, REG9: 1000, REG10: 41, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 959, REG7: 214560, REG8: 3, REG9: 1000, REG10: 41, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 959, REG7: 214560, REG8: 3, REG9: 1000, REG10: 41, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 959, REG7: 214560, REG8: 3, REG9: 1000, REG10: 41, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 959, REG7: 214560, REG8: 3, REG9: 1000, REG10: 41, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 960, REG7: 214560, REG8: 3, REG9: 1000, REG10: 41, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 960, REG7: 214560, REG8: 3, REG9: 1000, REG10: 40, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 960, REG7: 214560, REG8: 3, REG9: 1000, REG10: 40, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 960, REG7: 214560, REG8: 3, REG9: 1000, REG10: 40, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 960, REG7: 214560, REG8: 3, REG9: 1000, REG10: 40, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 960, REG7: 215520, REG8: 3, REG9: 1000, REG10: 40, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 960, REG7: 215520, REG8: 3, REG9: 1000, REG10: 40, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 960, REG7: 215520, REG8: 3, REG9: 1000, REG10: 40, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 961, REG7: 215520, REG8: 3, REG9: 1000, REG10: 40, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 961, REG7: 215520, REG8: 3, REG9: 1000, REG10: 39, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 961, REG7: 215520, REG8: 3, REG9: 1000, REG10: 39, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 961, REG7: 215520, REG8: 3, REG9: 1000, REG10: 39, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 961, REG7: 215520, REG8: 3, REG9: 1000, REG10: 39, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 961, REG7: 215520, REG8: 3, REG9: 1000, REG10: 39, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 961, REG7: 215520, REG8: 3, REG9: 1000, REG10: 39, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 961, REG7: 215520, REG8: 3, REG9: 1000, REG10: 39, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 962, REG7: 215520, REG8: 3, REG9: 1000, REG10: 39, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 962, REG7: 215520, REG8: 3, REG9: 1000, REG10: 38, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 962, REG7: 215520, REG8: 3, REG9: 1000, REG10: 38, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 962, REG7: 215520, REG8: 3, REG9: 1000, REG10: 38, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 962, REG7: 215520, REG8: 3, REG9: 1000, REG10: 38, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 962, REG7: 215520, REG8: 3, REG9: 1000, REG10: 38, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 962, REG7: 215520, REG8: 3, REG9: 1000, REG10: 38, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 962, REG7: 215520, REG8: 3, REG9: 1000, REG10: 38, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 963, REG7: 215520, REG8: 3, REG9: 1000, REG10: 38, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 963, REG7: 215520, REG8: 3, REG9: 1000, REG10: 37, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 963, REG7: 215520, REG8: 3, REG9: 1000, REG10: 37, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 963, REG7: 215520, REG8: 3, REG9: 1000, REG10: 37, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 963, REG7: 215520, REG8: 3, REG9: 1000, REG10: 37, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 963, REG7: 216483, REG8: 3, REG9: 1000, REG10: 37, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 963, REG7: 216483, REG8: 3, REG9: 1000, REG10: 37, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 963, REG7: 216483, REG8: 3, REG9: 1000, REG10: 37, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 964, REG7: 216483, REG8: 3, REG9: 1000, REG10: 37, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 964, REG7: 216483, REG8: 3, REG9: 1000, REG10: 36, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 964, REG7: 216483, REG8: 3, REG9: 1000, REG10: 36, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 964, REG7: 216483, REG8: 3, REG9: 1000, REG10: 36, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 964, REG7: 216483, REG8: 3, REG9: 1000, REG10: 36, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 964, REG7: 216483, REG8: 3, REG9: 1000, REG10: 36, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 964, REG7: 216483, REG8: 3, REG9: 1000, REG10: 36, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 964, REG7: 216483, REG8: 3, REG9: 1000, REG10: 36, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 965, REG7: 216483, REG8: 3, REG9: 1000, REG10: 36, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 965, REG7: 216483, REG8: 3, REG9: 1000, REG10: 35, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 965, REG7: 216483, REG8: 3, REG9: 1000, REG10: 35, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 965, REG7: 216483, REG8: 3, REG9: 1000, REG10: 35, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 965, REG7: 216483, REG8: 3, REG9: 1000, REG10: 35, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 965, REG7: 216483, REG8: 3, REG9: 1000, REG10: 35, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 965, REG7: 216483, REG8: 3, REG9: 1000, REG10: 35, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 965, REG7: 217448, REG8: 3, REG9: 1000, REG10: 35, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 965, REG7: 217448, REG8: 3, REG9: 1000, REG10: 35, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 965, REG7: 217448, REG8: 3, REG9: 1000, REG10: 35, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 966, REG7: 217448, REG8: 3, REG9: 1000, REG10: 35, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 966, REG7: 217448, REG8: 3, REG9: 1000, REG10: 34, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 966, REG7: 217448, REG8: 3, REG9: 1000, REG10: 34, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 966, REG7: 217448, REG8: 3, REG9: 1000, REG10: 34, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 966, REG7: 217448, REG8: 3, REG9: 1000, REG10: 34, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 966, REG7: 218414, REG8: 3, REG9: 1000, REG10: 34, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 966, REG7: 218414, REG8: 3, REG9: 1000, REG10: 34, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 966, REG7: 218414, REG8: 3, REG9: 1000, REG10: 34, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 967, REG7: 218414, REG8: 3, REG9: 1000, REG10: 34, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 967, REG7: 218414, REG8: 3, REG9: 1000, REG10: 33, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 967, REG7: 218414, REG8: 3, REG9: 1000, REG10: 33, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 967, REG7: 218414, REG8: 3, REG9: 1000, REG10: 33, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 967, REG7: 218414, REG8: 3, REG9: 1000, REG10: 33, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 967, REG7: 218414, REG8: 3, REG9: 1000, REG10: 33, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 967, REG7: 218414, REG8: 3, REG9: 1000, REG10: 33, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 967, REG7: 218414, REG8: 3, REG9: 1000, REG10: 33, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 968, REG7: 218414, REG8: 3, REG9: 1000, REG10: 33, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 968, REG7: 218414, REG8: 3, REG9: 1000, REG10: 32, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 968, REG7: 218414, REG8: 3, REG9: 1000, REG10: 32, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 968, REG7: 218414, REG8: 3, REG9: 1000, REG10: 32, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 968, REG7: 218414, REG8: 3, REG9: 1000, REG10: 32, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 968, REG7: 218414, REG8: 3, REG9: 1000, REG10: 32, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 968, REG7: 218414, REG8: 3, REG9: 1000, REG10: 32, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 968, REG7: 218414, REG8: 3, REG9: 1000, REG10: 32, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 969, REG7: 218414, REG8: 3, REG9: 1000, REG10: 32, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 969, REG7: 218414, REG8: 3, REG9: 1000, REG10: 31, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 969, REG7: 218414, REG8: 3, REG9: 1000, REG10: 31, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 969, REG7: 218414, REG8: 3, REG9: 1000, REG10: 31, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 969, REG7: 218414, REG8: 3, REG9: 1000, REG10: 31, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 969, REG7: 219383, REG8: 3, REG9: 1000, REG10: 31, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 969, REG7: 219383, REG8: 3, REG9: 1000, REG10: 31, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 969, REG7: 219383, REG8: 3, REG9: 1000, REG10: 31, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 970, REG7: 219383, REG8: 3, REG9: 1000, REG10: 31, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 970, REG7: 219383, REG8: 3, REG9: 1000, REG10: 30, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 970, REG7: 219383, REG8: 3, REG9: 1000, REG10: 30, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 970, REG7: 219383, REG8: 3, REG9: 1000, REG10: 30, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 970, REG7: 219383, REG8: 3, REG9: 1000, REG10: 30, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 970, REG7: 219383, REG8: 3, REG9: 1000, REG10: 30, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 970, REG7: 219383, REG8: 3, REG9: 1000, REG10: 30, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 970, REG7: 220353, REG8: 3, REG9: 1000, REG10: 30, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 970, REG7: 220353, REG8: 3, REG9: 1000, REG10: 30, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 970, REG7: 220353, REG8: 3, REG9: 1000, REG10: 30, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 971, REG7: 220353, REG8: 3, REG9: 1000, REG10: 30, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 971, REG7: 220353, REG8: 3, REG9: 1000, REG10: 29, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 971, REG7: 220353, REG8: 3, REG9: 1000, REG10: 29, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 971, REG7: 220353, REG8: 3, REG9: 1000, REG10: 29, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 971, REG7: 220353, REG8: 3, REG9: 1000, REG10: 29, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 971, REG7: 220353, REG8: 3, REG9: 1000, REG10: 29, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 971, REG7: 220353, REG8: 3, REG9: 1000, REG10: 29, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 971, REG7: 220353, REG8: 3, REG9: 1000, REG10: 29, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 972, REG7: 220353, REG8: 3, REG9: 1000, REG10: 29, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 972, REG7: 220353, REG8: 3, REG9: 1000, REG10: 28, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 972, REG7: 220353, REG8: 3, REG9: 1000, REG10: 28, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 972, REG7: 220353, REG8: 3, REG9: 1000, REG10: 28, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 972, REG7: 220353, REG8: 3, REG9: 1000, REG10: 28, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 972, REG7: 221325, REG8: 3, REG9: 1000, REG10: 28, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 972, REG7: 221325, REG8: 3, REG9: 1000, REG10: 28, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 972, REG7: 221325, REG8: 3, REG9: 1000, REG10: 28, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 973, REG7: 221325, REG8: 3, REG9: 1000, REG10: 28, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 973, REG7: 221325, REG8: 3, REG9: 1000, REG10: 27, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 973, REG7: 221325, REG8: 3, REG9: 1000, REG10: 27, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 973, REG7: 221325, REG8: 3, REG9: 1000, REG10: 27, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 973, REG7: 221325, REG8: 3, REG9: 1000, REG10: 27, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 973, REG7: 221325, REG8: 3, REG9: 1000, REG10: 27, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 973, REG7: 221325, REG8: 3, REG9: 1000, REG10: 27, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 973, REG7: 221325, REG8: 3, REG9: 1000, REG10: 27, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 974, REG7: 221325, REG8: 3, REG9: 1000, REG10: 27, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 974, REG7: 221325, REG8: 3, REG9: 1000, REG10: 26, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 974, REG7: 221325, REG8: 3, REG9: 1000, REG10: 26, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 974, REG7: 221325, REG8: 3, REG9: 1000, REG10: 26, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 974, REG7: 221325, REG8: 3, REG9: 1000, REG10: 26, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 974, REG7: 221325, REG8: 3, REG9: 1000, REG10: 26, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 974, REG7: 221325, REG8: 3, REG9: 1000, REG10: 26, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 974, REG7: 221325, REG8: 3, REG9: 1000, REG10: 26, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 975, REG7: 221325, REG8: 3, REG9: 1000, REG10: 26, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 975, REG7: 221325, REG8: 3, REG9: 1000, REG10: 25, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 975, REG7: 221325, REG8: 3, REG9: 1000, REG10: 25, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 975, REG7: 221325, REG8: 3, REG9: 1000, REG10: 25, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 975, REG7: 221325, REG8: 3, REG9: 1000, REG10: 25, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 975, REG7: 222300, REG8: 3, REG9: 1000, REG10: 25, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 975, REG7: 222300, REG8: 3, REG9: 1000, REG10: 25, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 975, REG7: 222300, REG8: 3, REG9: 1000, REG10: 25, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 976, REG7: 222300, REG8: 3, REG9: 1000, REG10: 25, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 976, REG7: 222300, REG8: 3, REG9: 1000, REG10: 24, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 976, REG7: 222300, REG8: 3, REG9: 1000, REG10: 24, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 976, REG7: 222300, REG8: 3, REG9: 1000, REG10: 24, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 976, REG7: 222300, REG8: 3, REG9: 1000, REG10: 24, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 976, REG7: 222300, REG8: 3, REG9: 1000, REG10: 24, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 976, REG7: 222300, REG8: 3, REG9: 1000, REG10: 24, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 976, REG7: 222300, REG8: 3, REG9: 1000, REG10: 24, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 977, REG7: 222300, REG8: 3, REG9: 1000, REG10: 24, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 977, REG7: 222300, REG8: 3, REG9: 1000, REG10: 23, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 977, REG7: 222300, REG8: 3, REG9: 1000, REG10: 23, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 977, REG7: 222300, REG8: 3, REG9: 1000, REG10: 23, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 977, REG7: 222300, REG8: 3, REG9: 1000, REG10: 23, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 977, REG7: 222300, REG8: 3, REG9: 1000, REG10: 23, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 977, REG7: 222300, REG8: 3, REG9: 1000, REG10: 23, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 977, REG7: 222300, REG8: 3, REG9: 1000, REG10: 23, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 978, REG7: 222300, REG8: 3, REG9: 1000, REG10: 23, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 978, REG7: 222300, REG8: 3, REG9: 1000, REG10: 22, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 978, REG7: 222300, REG8: 3, REG9: 1000, REG10: 22, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 978, REG7: 222300, REG8: 3, REG9: 1000, REG10: 22, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 978, REG7: 222300, REG8: 3, REG9: 1000, REG10: 22, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 978, REG7: 223278, REG8: 3, REG9: 1000, REG10: 22, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 978, REG7: 223278, REG8: 3, REG9: 1000, REG10: 22, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 978, REG7: 223278, REG8: 3, REG9: 1000, REG10: 22, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 979, REG7: 223278, REG8: 3, REG9: 1000, REG10: 22, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 979, REG7: 223278, REG8: 3, REG9: 1000, REG10: 21, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 979, REG7: 223278, REG8: 3, REG9: 1000, REG10: 21, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 979, REG7: 223278, REG8: 3, REG9: 1000, REG10: 21, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 979, REG7: 223278, REG8: 3, REG9: 1000, REG10: 21, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 979, REG7: 223278, REG8: 3, REG9: 1000, REG10: 21, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 979, REG7: 223278, REG8: 3, REG9: 1000, REG10: 21, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 979, REG7: 223278, REG8: 3, REG9: 1000, REG10: 21, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 980, REG7: 223278, REG8: 3, REG9: 1000, REG10: 21, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 980, REG7: 223278, REG8: 3, REG9: 1000, REG10: 20, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 980, REG7: 223278, REG8: 3, REG9: 1000, REG10: 20, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 980, REG7: 223278, REG8: 3, REG9: 1000, REG10: 20, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 980, REG7: 223278, REG8: 3, REG9: 1000, REG10: 20, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 980, REG7: 223278, REG8: 3, REG9: 1000, REG10: 20, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 980, REG7: 223278, REG8: 3, REG9: 1000, REG10: 20, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 980, REG7: 224258, REG8: 3, REG9: 1000, REG10: 20, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 980, REG7: 224258, REG8: 3, REG9: 1000, REG10: 20, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 980, REG7: 224258, REG8: 3, REG9: 1000, REG10: 20, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 981, REG7: 224258, REG8: 3, REG9: 1000, REG10: 20, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 981, REG7: 224258, REG8: 3, REG9: 1000, REG10: 19, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 981, REG7: 224258, REG8: 3, REG9: 1000, REG10: 19, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 981, REG7: 224258, REG8: 3, REG9: 1000, REG10: 19, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 981, REG7: 224258, REG8: 3, REG9: 1000, REG10: 19, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 981, REG7: 225239, REG8: 3, REG9: 1000, REG10: 19, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 981, REG7: 225239, REG8: 3, REG9: 1000, REG10: 19, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 981, REG7: 225239, REG8: 3, REG9: 1000, REG10: 19, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 982, REG7: 225239, REG8: 3, REG9: 1000, REG10: 19, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 982, REG7: 225239, REG8: 3, REG9: 1000, REG10: 18, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 982, REG7: 225239, REG8: 3, REG9: 1000, REG10: 18, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 982, REG7: 225239, REG8: 3, REG9: 1000, REG10: 18, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 982, REG7: 225239, REG8: 3, REG9: 1000, REG10: 18, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 982, REG7: 225239, REG8: 3, REG9: 1000, REG10: 18, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 982, REG7: 225239, REG8: 3, REG9: 1000, REG10: 18, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 982, REG7: 225239, REG8: 3, REG9: 1000, REG10: 18, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 983, REG7: 225239, REG8: 3, REG9: 1000, REG10: 18, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 983, REG7: 225239, REG8: 3, REG9: 1000, REG10: 17, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 983, REG7: 225239, REG8: 3, REG9: 1000, REG10: 17, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 983, REG7: 225239, REG8: 3, REG9: 1000, REG10: 17, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 983, REG7: 225239, REG8: 3, REG9: 1000, REG10: 17, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 983, REG7: 225239, REG8: 3, REG9: 1000, REG10: 17, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 983, REG7: 225239, REG8: 3, REG9: 1000, REG10: 17, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 983, REG7: 225239, REG8: 3, REG9: 1000, REG10: 17, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 984, REG7: 225239, REG8: 3, REG9: 1000, REG10: 17, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 984, REG7: 225239, REG8: 3, REG9: 1000, REG10: 16, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 984, REG7: 225239, REG8: 3, REG9: 1000, REG10: 16, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 984, REG7: 225239, REG8: 3, REG9: 1000, REG10: 16, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 984, REG7: 225239, REG8: 3, REG9: 1000, REG10: 16, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 984, REG7: 226223, REG8: 3, REG9: 1000, REG10: 16, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 984, REG7: 226223, REG8: 3, REG9: 1000, REG10: 16, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 984, REG7: 226223, REG8: 3, REG9: 1000, REG10: 16, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 985, REG7: 226223, REG8: 3, REG9: 1000, REG10: 16, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 985, REG7: 226223, REG8: 3, REG9: 1000, REG10: 15, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 985, REG7: 226223, REG8: 3, REG9: 1000, REG10: 15, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 985, REG7: 226223, REG8: 3, REG9: 1000, REG10: 15, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 985, REG7: 226223, REG8: 3, REG9: 1000, REG10: 15, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 985, REG7: 226223, REG8: 3, REG9: 1000, REG10: 15, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 985, REG7: 226223, REG8: 3, REG9: 1000, REG10: 15, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 985, REG7: 227208, REG8: 3, REG9: 1000, REG10: 15, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 985, REG7: 227208, REG8: 3, REG9: 1000, REG10: 15, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 985, REG7: 227208, REG8: 3, REG9: 1000, REG10: 15, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 986, REG7: 227208, REG8: 3, REG9: 1000, REG10: 15, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 986, REG7: 227208, REG8: 3, REG9: 1000, REG10: 14, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 986, REG7: 227208, REG8: 3, REG9: 1000, REG10: 14, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 986, REG7: 227208, REG8: 3, REG9: 1000, REG10: 14, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 986, REG7: 227208, REG8: 3, REG9: 1000, REG10: 14, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 986, REG7: 227208, REG8: 3, REG9: 1000, REG10: 14, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 986, REG7: 227208, REG8: 3, REG9: 1000, REG10: 14, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 986, REG7: 227208, REG8: 3, REG9: 1000, REG10: 14, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 987, REG7: 227208, REG8: 3, REG9: 1000, REG10: 14, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 987, REG7: 227208, REG8: 3, REG9: 1000, REG10: 13, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 987, REG7: 227208, REG8: 3, REG9: 1000, REG10: 13, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 987, REG7: 227208, REG8: 3, REG9: 1000, REG10: 13, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 987, REG7: 227208, REG8: 3, REG9: 1000, REG10: 13, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 987, REG7: 228195, REG8: 3, REG9: 1000, REG10: 13, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 987, REG7: 228195, REG8: 3, REG9: 1000, REG10: 13, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 987, REG7: 228195, REG8: 3, REG9: 1000, REG10: 13, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 988, REG7: 228195, REG8: 3, REG9: 1000, REG10: 13, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 988, REG7: 228195, REG8: 3, REG9: 1000, REG10: 12, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 988, REG7: 228195, REG8: 3, REG9: 1000, REG10: 12, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 988, REG7: 228195, REG8: 3, REG9: 1000, REG10: 12, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 988, REG7: 228195, REG8: 3, REG9: 1000, REG10: 12, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 988, REG7: 228195, REG8: 3, REG9: 1000, REG10: 12, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 988, REG7: 228195, REG8: 3, REG9: 1000, REG10: 12, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 988, REG7: 228195, REG8: 3, REG9: 1000, REG10: 12, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 989, REG7: 228195, REG8: 3, REG9: 1000, REG10: 12, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 989, REG7: 228195, REG8: 3, REG9: 1000, REG10: 11, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 989, REG7: 228195, REG8: 3, REG9: 1000, REG10: 11, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 989, REG7: 228195, REG8: 3, REG9: 1000, REG10: 11, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 989, REG7: 228195, REG8: 3, REG9: 1000, REG10: 11, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 989, REG7: 228195, REG8: 3, REG9: 1000, REG10: 11, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 989, REG7: 228195, REG8: 3, REG9: 1000, REG10: 11, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 989, REG7: 228195, REG8: 3, REG9: 1000, REG10: 11, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 990, REG7: 228195, REG8: 3, REG9: 1000, REG10: 11, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 990, REG7: 228195, REG8: 3, REG9: 1000, REG10: 10, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 990, REG7: 228195, REG8: 3, REG9: 1000, REG10: 10, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 990, REG7: 228195, REG8: 3, REG9: 1000, REG10: 10, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 990, REG7: 228195, REG8: 3, REG9: 1000, REG10: 10, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 990, REG7: 229185, REG8: 3, REG9: 1000, REG10: 10, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 990, REG7: 229185, REG8: 3, REG9: 1000, REG10: 10, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 990, REG7: 229185, REG8: 3, REG9: 1000, REG10: 10, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 991, REG7: 229185, REG8: 3, REG9: 1000, REG10: 10, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 991, REG7: 229185, REG8: 3, REG9: 1000, REG10: 9, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 991, REG7: 229185, REG8: 3, REG9: 1000, REG10: 9, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 991, REG7: 229185, REG8: 3, REG9: 1000, REG10: 9, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 991, REG7: 229185, REG8: 3, REG9: 1000, REG10: 9, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 991, REG7: 229185, REG8: 3, REG9: 1000, REG10: 9, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 991, REG7: 229185, REG8: 3, REG9: 1000, REG10: 9, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 991, REG7: 229185, REG8: 3, REG9: 1000, REG10: 9, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 992, REG7: 229185, REG8: 3, REG9: 1000, REG10: 9, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 992, REG7: 229185, REG8: 3, REG9: 1000, REG10: 8, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 992, REG7: 229185, REG8: 3, REG9: 1000, REG10: 8, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 992, REG7: 229185, REG8: 3, REG9: 1000, REG10: 8, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 992, REG7: 229185, REG8: 3, REG9: 1000, REG10: 8, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 992, REG7: 229185, REG8: 3, REG9: 1000, REG10: 8, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 992, REG7: 229185, REG8: 3, REG9: 1000, REG10: 8, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 992, REG7: 229185, REG8: 3, REG9: 1000, REG10: 8, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 993, REG7: 229185, REG8: 3, REG9: 1000, REG10: 8, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 993, REG7: 229185, REG8: 3, REG9: 1000, REG10: 7, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 993, REG7: 229185, REG8: 3, REG9: 1000, REG10: 7, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 993, REG7: 229185, REG8: 3, REG9: 1000, REG10: 7, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 993, REG7: 229185, REG8: 3, REG9: 1000, REG10: 7, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 993, REG7: 230178, REG8: 3, REG9: 1000, REG10: 7, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 993, REG7: 230178, REG8: 3, REG9: 1000, REG10: 7, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 993, REG7: 230178, REG8: 3, REG9: 1000, REG10: 7, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 994, REG7: 230178, REG8: 3, REG9: 1000, REG10: 7, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 994, REG7: 230178, REG8: 3, REG9: 1000, REG10: 6, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 994, REG7: 230178, REG8: 3, REG9: 1000, REG10: 6, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 994, REG7: 230178, REG8: 3, REG9: 1000, REG10: 6, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 994, REG7: 230178, REG8: 3, REG9: 1000, REG10: 6, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 994, REG7: 230178, REG8: 3, REG9: 1000, REG10: 6, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 994, REG7: 230178, REG8: 3, REG9: 1000, REG10: 6, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 994, REG7: 230178, REG8: 3, REG9: 1000, REG10: 6, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 995, REG7: 230178, REG8: 3, REG9: 1000, REG10: 6, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 995, REG7: 230178, REG8: 3, REG9: 1000, REG10: 5, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 995, REG7: 230178, REG8: 3, REG9: 1000, REG10: 5, REG11: 4, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 995, REG7: 230178, REG8: 3, REG9: 1000, REG10: 5, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 995, REG7: 230178, REG8: 3, REG9: 1000, REG10: 5, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 995, REG7: 230178, REG8: 3, REG9: 1000, REG10: 5, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 995, REG7: 230178, REG8: 3, REG9: 1000, REG10: 5, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 995, REG7: 231173, REG8: 3, REG9: 1000, REG10: 5, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 995, REG7: 231173, REG8: 3, REG9: 1000, REG10: 5, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 995, REG7: 231173, REG8: 3, REG9: 1000, REG10: 5, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 996, REG7: 231173, REG8: 3, REG9: 1000, REG10: 5, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 996, REG7: 231173, REG8: 3, REG9: 1000, REG10: 4, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 996, REG7: 231173, REG8: 3, REG9: 1000, REG10: 4, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 996, REG7: 231173, REG8: 3, REG9: 1000, REG10: 4, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 996, REG7: 231173, REG8: 3, REG9: 1000, REG10: 4, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 996, REG7: 232169, REG8: 3, REG9: 1000, REG10: 4, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 996, REG7: 232169, REG8: 3, REG9: 1000, REG10: 4, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 996, REG7: 232169, REG8: 3, REG9: 1000, REG10: 4, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 997, REG7: 232169, REG8: 3, REG9: 1000, REG10: 4, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 997, REG7: 232169, REG8: 3, REG9: 1000, REG10: 3, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 997, REG7: 232169, REG8: 3, REG9: 1000, REG10: 3, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 997, REG7: 232169, REG8: 3, REG9: 1000, REG10: 3, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 997, REG7: 232169, REG8: 3, REG9: 1000, REG10: 3, REG11: 1, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 997, REG7: 232169, REG8: 3, REG9: 1000, REG10: 3, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 997, REG7: 232169, REG8: 3, REG9: 1000, REG10: 3, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 997, REG7: 232169, REG8: 3, REG9: 1000, REG10: 3, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 998, REG7: 232169, REG8: 3, REG9: 1000, REG10: 3, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 998, REG7: 232169, REG8: 3, REG9: 1000, REG10: 2, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 998, REG7: 232169, REG8: 3, REG9: 1000, REG10: 2, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 998, REG7: 232169, REG8: 3, REG9: 1000, REG10: 2, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R15', 'R11'] {PC: 11, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 998, REG7: 232169, REG8: 3, REG9: 1000, REG10: 2, REG11: 2, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 12, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 998, REG7: 232169, REG8: 3, REG9: 1000, REG10: 2, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 998, REG7: 232169, REG8: 3, REG9: 1000, REG10: 2, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 998, REG7: 232169, REG8: 3, REG9: 1000, REG10: 2, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 999, REG7: 232169, REG8: 3, REG9: 1000, REG10: 2, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 999, REG7: 232169, REG8: 3, REG9: 1000, REG10: 1, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 MOD ['R6', 'R8', 'R11'] {PC: 9, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 999, REG7: 232169, REG8: 3, REG9: 1000, REG10: 1, REG11: 3, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [14] {PC: 10, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 999, REG7: 232169, REG8: 3, REG9: 1000, REG10: 1, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R7', 'R6', 'R7'] {PC: 14, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 999, REG7: 232169, REG8: 3, REG9: 1000, REG10: 1, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [13] {PC: 15, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 999, REG7: 233168, REG8: 3, REG9: 1000, REG10: 1, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JUMP [6] {PC: 13, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 999, REG7: 233168, REG8: 3, REG9: 1000, REG10: 1, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 ADD ['R6', 'R1', 'R6'] {PC: 6, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 999, REG7: 233168, REG8: 3, REG9: 1000, REG10: 1, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 SUB ['R9', 'R6', 'R10'] {PC: 7, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1000, REG7: 233168, REG8: 3, REG9: 1000, REG10: 1, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 JZ [16] {PC: 8, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1000, REG7: 233168, REG8: 3, REG9: 1000, REG10: 0, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:250 OUT ['R7'] {PC: 16, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1000, REG7: 233168, REG8: 3, REG9: 1000, REG10: 0, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: []}
  DEBUG    root:machine.py:198 OUT ['R7'] {PC: 16, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1000, REG7: 233168, REG8: 3, REG9: 1000, REG10: 0, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: ['2']}
  DEBUG    root:machine.py:198 OUT ['R7'] {PC: 16, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1000, REG7: 233168, REG8: 3, REG9: 1000, REG10: 0, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: ['2', '3']}
  DEBUG    root:machine.py:198 OUT ['R7'] {PC: 16, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1000, REG7: 233168, REG8: 3, REG9: 1000, REG10: 0, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: ['2', '3', '3']}
  DEBUG    root:machine.py:198 OUT ['R7'] {PC: 16, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1000, REG7: 233168, REG8: 3, REG9: 1000, REG10: 0, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: ['2', '3', '3', '1']}
  DEBUG    root:machine.py:198 OUT ['R7'] {PC: 16, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1000, REG7: 233168, REG8: 3, REG9: 1000, REG10: 0, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: ['2', '3', '3', '1', '6']}
  DEBUG    root:machine.py:198 OUT ['R7'] {PC: 16, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1000, REG7: 233168, REG8: 3, REG9: 1000, REG10: 0, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: ['2', '3', '3', '1', '6', '8']}
  DEBUG    root:machine.py:250 HLT [] {PC: 17, REG0: 0, REG1: 1, REG2: , REG3: , REG4: , REG5: , REG6: 1000, REG7: 233168, REG8: 3, REG9: 1000, REG10: 0, REG11: 0, REG12: , REG13: , REG14: , REG15: 5, OUTPUT_PORT: ['2', '3', '3', '1', '6', '8']}
