// Seed: 3419369202
module module_0 ();
  assign id_1 = id_1++;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input tri1 id_2,
    input wire id_3,
    output wire id_4
    , id_15,
    output wor id_5,
    input uwire id_6,
    input logic id_7,
    input supply0 id_8,
    output supply0 id_9,
    input wor id_10,
    output tri id_11,
    inout tri id_12,
    output wor id_13
);
  always_comb @(negedge "") id_1 <= id_7;
  module_0();
endmodule
