Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto fcbb80e396f1454ab375c5dafe75bc39 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot TB_behav xil_defaultlib.TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 6 for port 'in' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:51]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:72]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'w_data' [/home/student/pass_checker/pass_checker.srcs/sources_1/new/TOP.v:82]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
