{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 08 19:00:10 2021 " "Info: Processing started: Thu Apr 08 19:00:10 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off counter -c counter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 616 -40 128 632 "CLK" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "inst13 " "Info: Detected ripple clock \"inst13\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst12 " "Info: Detected ripple clock \"inst12\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst11 " "Info: Detected ripple clock \"inst11\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst10 " "Info: Detected ripple clock \"inst10\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst9 " "Info: Detected ripple clock \"inst9\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst8 " "Info: Detected ripple clock \"inst8\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } } { "d:/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register inst3 inst3 405.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 405.02 MHz between source register \"inst3\" and destination register \"inst3\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.469 ns " "Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.454 ns + Longest register register " "Info: + Longest register to register delay is 0.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X2_Y8_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.358 ns) 0.358 ns inst3~2 2 COMB LCCOMB_X2_Y8_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.358 ns) = 0.358 ns; Loc. = LCCOMB_X2_Y8_N0; Fanout = 1; COMB Node = 'inst3~2'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { inst3 inst3~2 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.454 ns inst3 3 REG LCFF_X2_Y8_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.454 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { inst3~2 inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.454 ns ( 100.00 % ) " "Info: Total cell delay = 0.454 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst3 inst3~2 inst3 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst3 {} inst3~2 {} inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.889 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 616 -40 128 632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.602 ns) 2.889 ns inst3 2 REG LCFF_X2_Y8_N1 3 " "Info: 2: + IC(1.393 ns) + CELL(0.602 ns) = 2.889 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { CLK inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 51.78 % ) " "Info: Total cell delay = 1.496 ns ( 51.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.393 ns ( 48.22 % ) " "Info: Total interconnect delay = 1.393 ns ( 48.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { CLK inst3 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { CLK {} CLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.393ns } { 0.000ns 0.894ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.889 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.889 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 616 -40 128 632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.602 ns) 2.889 ns inst3 2 REG LCFF_X2_Y8_N1 3 " "Info: 2: + IC(1.393 ns) + CELL(0.602 ns) = 2.889 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.995 ns" { CLK inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.496 ns ( 51.78 % ) " "Info: Total cell delay = 1.496 ns ( 51.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.393 ns ( 48.22 % ) " "Info: Total interconnect delay = 1.393 ns ( 48.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { CLK inst3 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { CLK {} CLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.393ns } { 0.000ns 0.894ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { CLK inst3 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { CLK {} CLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.393ns } { 0.000ns 0.894ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { inst3 inst3~2 inst3 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "0.454 ns" { inst3 {} inst3~2 {} inst3 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.358ns 0.096ns } "" } } { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.889 ns" { CLK inst3 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "2.889 ns" { CLK {} CLK~combout {} inst3 {} } { 0.000ns 0.000ns 1.393ns } { 0.000ns 0.894ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { inst3 {} } {  } {  } "" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK q7 inst14 18.327 ns register " "Info: tco from clock \"CLK\" to destination pin \"q7\" through register \"inst14\" is 18.327 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 13.180 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 13.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.894 ns) 0.894 ns CLK 1 CLK PIN_37 1 " "Info: 1: + IC(0.000 ns) + CELL(0.894 ns) = 0.894 ns; Loc. = PIN_37; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 616 -40 128 632 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.393 ns) + CELL(0.879 ns) 3.166 ns inst3 2 REG LCFF_X2_Y8_N1 3 " "Info: 2: + IC(1.393 ns) + CELL(0.879 ns) = 3.166 ns; Loc. = LCFF_X2_Y8_N1; Fanout = 3; REG Node = 'inst3'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.272 ns" { CLK inst3 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 168 232 664 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 4.378 ns inst8 3 REG LCFF_X2_Y8_N19 3 " "Info: 3: + IC(0.333 ns) + CELL(0.879 ns) = 4.378 ns; Loc. = LCFF_X2_Y8_N19; Fanout = 3; REG Node = 'inst8'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { inst3 inst8 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 384 448 664 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.879 ns) 6.396 ns inst9 4 REG LCFF_X2_Y15_N1 3 " "Info: 4: + IC(1.139 ns) + CELL(0.879 ns) = 6.396 ns; Loc. = LCFF_X2_Y15_N1; Fanout = 3; REG Node = 'inst9'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.018 ns" { inst8 inst9 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 608 672 664 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.556 ns) + CELL(0.879 ns) 7.831 ns inst10 5 REG LCFF_X3_Y15_N1 3 " "Info: 5: + IC(0.556 ns) + CELL(0.879 ns) = 7.831 ns; Loc. = LCFF_X3_Y15_N1; Fanout = 3; REG Node = 'inst10'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { inst9 inst10 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 832 896 664 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.879 ns) 9.043 ns inst11 6 REG LCFF_X3_Y15_N11 3 " "Info: 6: + IC(0.333 ns) + CELL(0.879 ns) = 9.043 ns; Loc. = LCFF_X3_Y15_N11; Fanout = 3; REG Node = 'inst11'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.212 ns" { inst10 inst11 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 1064 1128 664 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.879 ns) 10.808 ns inst12 7 REG LCFF_X4_Y16_N17 3 " "Info: 7: + IC(0.886 ns) + CELL(0.879 ns) = 10.808 ns; Loc. = LCFF_X4_Y16_N17; Fanout = 3; REG Node = 'inst12'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.765 ns" { inst11 inst12 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 1296 1360 664 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.879 ns) 12.245 ns inst13 8 REG LCFF_X5_Y16_N1 3 " "Info: 8: + IC(0.558 ns) + CELL(0.879 ns) = 12.245 ns; Loc. = LCFF_X5_Y16_N1; Fanout = 3; REG Node = 'inst13'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.437 ns" { inst12 inst13 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 1520 1584 664 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.602 ns) 13.180 ns inst14 9 REG LCFF_X5_Y16_N27 2 " "Info: 9: + IC(0.333 ns) + CELL(0.602 ns) = 13.180 ns; Loc. = LCFF_X5_Y16_N27; Fanout = 2; REG Node = 'inst14'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.935 ns" { inst13 inst14 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.649 ns ( 58.03 % ) " "Info: Total cell delay = 7.649 ns ( 58.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.531 ns ( 41.97 % ) " "Info: Total interconnect delay = 5.531 ns ( 41.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "13.180 ns" { CLK inst3 inst8 inst9 inst10 inst11 inst12 inst13 inst14 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "13.180 ns" { CLK {} CLK~combout {} inst3 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} } { 0.000ns 0.000ns 1.393ns 0.333ns 1.139ns 0.556ns 0.333ns 0.886ns 0.558ns 0.333ns } { 0.000ns 0.894ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.870 ns + Longest register pin " "Info: + Longest register to pin delay is 4.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst14 1 REG LCFF_X5_Y16_N27 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y16_N27; Fanout = 2; REG Node = 'inst14'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 584 1736 1800 664 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(3.076 ns) 4.870 ns q7 2 PIN PIN_64 0 " "Info: 2: + IC(1.794 ns) + CELL(3.076 ns) = 4.870 ns; Loc. = PIN_64; Fanout = 0; PIN Node = 'q7'" {  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.870 ns" { inst14 q7 } "NODE_NAME" } } { "counter.bdf" "" { Schematic "D:/计组课设/GaoYue/counter/counter.bdf" { { 456 2064 2240 472 "q7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.076 ns ( 63.16 % ) " "Info: Total cell delay = 3.076 ns ( 63.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.794 ns ( 36.84 % ) " "Info: Total interconnect delay = 1.794 ns ( 36.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.870 ns" { inst14 q7 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "4.870 ns" { inst14 {} q7 {} } { 0.000ns 1.794ns } { 0.000ns 3.076ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "13.180 ns" { CLK inst3 inst8 inst9 inst10 inst11 inst12 inst13 inst14 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "13.180 ns" { CLK {} CLK~combout {} inst3 {} inst8 {} inst9 {} inst10 {} inst11 {} inst12 {} inst13 {} inst14 {} } { 0.000ns 0.000ns 1.393ns 0.333ns 1.139ns 0.556ns 0.333ns 0.886ns 0.558ns 0.333ns } { 0.000ns 0.894ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.879ns 0.602ns } "" } } { "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.870 ns" { inst14 q7 } "NODE_NAME" } } { "d:/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/qu/quartus/bin/Technology_Viewer.qrui" "4.870 ns" { inst14 {} q7 {} } { 0.000ns 1.794ns } { 0.000ns 3.076ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 08 19:00:11 2021 " "Info: Processing ended: Thu Apr 08 19:00:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
