Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 29 09:51:51 2023
| Host         : Xiang_Yoga_9i running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Student_control_sets_placed.rpt
| Design       : Top_Student
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    47 |
| Unused register locations in slices containing registers |   148 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           10 |
|      6 |            1 |
|      8 |            3 |
|     10 |            1 |
|     14 |            2 |
|    16+ |           30 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             376 |           91 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             576 |           87 |
| Yes          | No                    | No                     |             522 |           76 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             346 |           49 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|         Clock Signal         |                       Enable Signal                       |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+
|  check_valid_number/seg[6]   |                                                           | check_valid_number/valid_dp_reg_i_2_n_0                   |                1 |              2 |
|  pointer/mc/E[0]             |                                                           |                                                           |                1 |              2 |
|  pointer/mc/E[1]             |                                                           |                                                           |                1 |              2 |
|  pointer/mc/E[2]             |                                                           |                                                           |                1 |              2 |
|  pointer/mc/E[3]             |                                                           |                                                           |                1 |              2 |
|  s50M/signal50M              |                                                           |                                                           |                1 |              2 |
|  convert/E[0]                |                                                           |                                                           |                1 |              2 |
|  convert/E[1]                |                                                           |                                                           |                1 |              2 |
|  convert/E[2]                |                                                           |                                                           |                1 |              2 |
| ~clk_6p25m_BUFG              |                                                           |                                                           |                1 |              2 |
|  myAudioOutput/JXADC_OBUF[2] | myAudioOutput/FSM_onehot_current_state[3]_i_1_n_0         |                                                           |                1 |              6 |
|  clock_IBUF_BUFG             | pointer/mc/Inst_Ps2Interface/shift_frame                  | pointer/mc/Inst_Ps2Interface/reset_bit_count              |                2 |              8 |
|  clock_IBUF_BUFG             |                                                           | pointer/mc/Inst_Ps2Interface/clk_inter0                   |                1 |              8 |
|  clock_IBUF_BUFG             |                                                           | pointer/mc/Inst_Ps2Interface/data_inter0                  |                1 |              8 |
|  clock_IBUF_BUFG             |                                                           | pointer/prev_num_reg[6]                                   |                2 |             10 |
|  clock_IBUF_BUFG             | pointer/mc/Inst_Ps2Interface/delay_63clk_count[6]_i_2_n_0 | pointer/mc/Inst_Ps2Interface/delay_63clk_count[6]_i_1_n_0 |                2 |             14 |
|  clock_IBUF_BUFG             | pointer/mc/Inst_Ps2Interface/y_sign_reg                   | pointer/mc/left_down_i_1_n_0                              |                4 |             14 |
|  clock_IBUF_BUFG             | pointer/mc/Inst_Ps2Interface/load_rx_data                 |                                                           |                3 |             16 |
|  clock_IBUF_BUFG             | pointer/mc/Inst_Ps2Interface/y_inc_reg[0]                 | pointer/mc/y_inc[5]_i_1_n_0                               |                2 |             16 |
|  clock_IBUF_BUFG             | pointer/mc/Inst_Ps2Interface/x_inc_reg[0]                 | pointer/mc/x_inc[7]_i_1_n_0                               |                2 |             16 |
|  clock_IBUF_BUFG             | pointer/mc/write_data_1                                   |                                                           |                4 |             16 |
|  myAudioOutput/JXADC_OBUF[2] | myAudioOutput/FSM_onehot_current_state_reg_n_0_[1]        | myAudioOutput/FSM_onehot_current_state_reg_n_0_[0]        |                2 |             18 |
|  clock_IBUF_BUFG             | pointer/mc/Inst_Ps2Interface/frame[9]_i_1_n_0             |                                                           |                2 |             20 |
|  clock_IBUF_BUFG             | pointer/mc/Inst_Ps2Interface/delay_20us_count[10]_i_2_n_0 | pointer/mc/Inst_Ps2Interface/delay_20us_count[10]_i_1_n_0 |                4 |             22 |
|  myAudioOutput/JXADC_OBUF[2] | myAudioOutput/temp2                                       |                                                           |                3 |             24 |
|  clock_IBUF_BUFG             | pointer/mc/y_new_reg_n_0                                  |                                                           |                5 |             24 |
|  clock_IBUF_BUFG             | pointer/mc/x_new_reg_n_0                                  |                                                           |                5 |             24 |
|  clock_IBUF_BUFG             | pointer/mc/Inst_Ps2Interface/delay_100us_count[0]_i_2_n_0 | pointer/mc/Inst_Ps2Interface/clear                        |                4 |             28 |
| ~clk_6p25m_BUFG              |                                                           | btnR_IBUF                                                 |                4 |             34 |
|  clock_IBUF_BUFG             |                                                           | audio_piano/clk_G/counter[17]_i_1__1_n_0                  |                5 |             34 |
|  clock_IBUF_BUFG             |                                                           | audio_piano/clk_A/counter[17]_i_1_n_0                     |                5 |             34 |
|  clock_IBUF_BUFG             |                                                           | audio_piano/clk_B/counter[17]_i_1__0_n_0                  |                5 |             34 |
|  clock_IBUF_BUFG             |                                                           | audio_piano/clk_F/counter[18]_i_1__2_n_0                  |                5 |             36 |
|  clock_IBUF_BUFG             |                                                           | audio_piano/clk_C/counter[18]_i_1__0_n_0                  |                5 |             36 |
|  clock_IBUF_BUFG             |                                                           | audio_piano/clk_E/counter[18]_i_1__1_n_0                  |                5 |             36 |
|  clock_IBUF_BUFG             |                                                           | audio_out/s125/counter[19]_i_1__0_n_0                     |                5 |             38 |
|  clock_IBUF_BUFG             |                                                           | audio_piano/clk_D/counter[18]_i_1_n_0                     |                6 |             38 |
|  clock_IBUF_BUFG             |                                                           | audio_out/s250/counter[19]_i_1_n_0                        |                5 |             38 |
| ~clk_6p25m_BUFG              | oled/delay[0]_i_1_n_0                                     | btnR_IBUF                                                 |                5 |             40 |
|  clock_IBUF_BUFG             |                                                           | pointer/mc/reset_timeout_cnt                              |                5 |             48 |
|  clock_IBUF_BUFG             |                                                           | pointer/mc/reset_periodic_check_cnt                       |                7 |             52 |
|  clock_IBUF_BUFG             | audio_piano/counter[26]_i_2_n_0                           | audio_piano/counter[26]_i_1_n_0                           |                7 |             52 |
|  clock_IBUF_BUFG             | audio_out/counter[0]_i_2_n_0                              | audio_out/counter                                         |                7 |             54 |
| ~clk_6p25m_BUFG              | oled/FSM_onehot_state[31]_i_1__0_n_0                      | btnR_IBUF                                                 |                8 |             64 |
| ~clk_6p25m_BUFG              |                                                           | oled/spi_word[39]_i_1_n_0                                 |               20 |             90 |
|  clock_IBUF_BUFG             |                                                           |                                                           |               82 |            358 |
|  clock_IBUF_BUFG             | sw_IBUF[1]                                                |                                                           |               53 |            392 |
+------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+


