{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 28 20:49:46 2016 " "Info: Processing started: Wed Dec 28 20:49:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off de1_top -c de1_top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de1_top -c de1_top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 88 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div2:comb_3\|o_clk " "Info: Detected ripple clock \"clk_div2:comb_3\|o_clk\" as buffer" {  } { { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 243 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div2:comb_3\|o_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "vblank " "Info: Detected ripple clock \"vblank\" as buffer" {  } { { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 174 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "vblank" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register line_count\[6\] register vblank 180.73 MHz 5.533 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 180.73 MHz between source register \"line_count\[6\]\" and destination register \"vblank\" (period= 5.533 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.512 ns + Longest register register " "Info: + Longest register to register delay is 2.512 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns line_count\[6\] 1 REG LCFF_X38_Y15_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y15_N23; Fanout = 5; REG Node = 'line_count\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { line_count[6] } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.512 ns) 1.467 ns always0~2 2 COMB LCCOMB_X39_Y15_N2 2 " "Info: 2: + IC(0.955 ns) + CELL(0.512 ns) = 1.467 ns; Loc. = LCCOMB_X39_Y15_N2; Fanout = 2; COMB Node = 'always0~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { line_count[6] always0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.177 ns) 1.942 ns LessThan3~0 3 COMB LCCOMB_X39_Y15_N10 10 " "Info: 3: + IC(0.298 ns) + CELL(0.177 ns) = 1.942 ns; Loc. = LCCOMB_X39_Y15_N10; Fanout = 10; COMB Node = 'LessThan3~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { always0~2 LessThan3~0 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 196 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.177 ns) 2.416 ns vblank~0 4 COMB LCCOMB_X39_Y15_N4 1 " "Info: 4: + IC(0.297 ns) + CELL(0.177 ns) = 2.416 ns; Loc. = LCCOMB_X39_Y15_N4; Fanout = 1; COMB Node = 'vblank~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { LessThan3~0 vblank~0 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.512 ns vblank 5 REG LCFF_X39_Y15_N5 1 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 2.512 ns; Loc. = LCFF_X39_Y15_N5; Fanout = 1; REG Node = 'vblank'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { vblank~0 vblank } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.962 ns ( 38.30 % ) " "Info: Total cell delay = 0.962 ns ( 38.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.550 ns ( 61.70 % ) " "Info: Total interconnect delay = 1.550 ns ( 61.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { line_count[6] always0~2 LessThan3~0 vblank~0 vblank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { line_count[6] {} always0~2 {} LessThan3~0 {} vblank~0 {} vblank {} } { 0.000ns 0.955ns 0.298ns 0.297ns 0.000ns } { 0.000ns 0.512ns 0.177ns 0.177ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.782 ns - Smallest " "Info: - Smallest clock skew is -2.782 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 4.649 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 4.649 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.879 ns) 3.710 ns clk_div2:comb_3\|o_clk 2 REG LCFF_X39_Y15_N19 2 " "Info: 2: + IC(1.805 ns) + CELL(0.879 ns) = 3.710 ns; Loc. = LCFF_X39_Y15_N19; Fanout = 2; REG Node = 'clk_div2:comb_3\|o_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 clk_div2:comb_3|o_clk } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.602 ns) 4.649 ns vblank 3 REG LCFF_X39_Y15_N5 1 " "Info: 3: + IC(0.337 ns) + CELL(0.602 ns) = 4.649 ns; Loc. = LCFF_X39_Y15_N5; Fanout = 1; REG Node = 'vblank'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.939 ns" { clk_div2:comb_3|o_clk vblank } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 53.93 % ) " "Info: Total cell delay = 2.507 ns ( 53.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.142 ns ( 46.07 % ) " "Info: Total interconnect delay = 2.142 ns ( 46.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.649 ns" { CLOCK_50 clk_div2:comb_3|o_clk vblank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.649 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} vblank {} } { 0.000ns 0.000ns 1.805ns 0.337ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 7.431 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 7.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.879 ns) 3.710 ns clk_div2:comb_3\|o_clk 2 REG LCFF_X39_Y15_N19 2 " "Info: 2: + IC(1.805 ns) + CELL(0.879 ns) = 3.710 ns; Loc. = LCFF_X39_Y15_N19; Fanout = 2; REG Node = 'clk_div2:comb_3\|o_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 clk_div2:comb_3|o_clk } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.121 ns) + CELL(0.000 ns) 5.831 ns clk_div2:comb_3\|o_clk~clkctrl 3 COMB CLKCTRL_G0 41 " "Info: 3: + IC(2.121 ns) + CELL(0.000 ns) = 5.831 ns; Loc. = CLKCTRL_G0; Fanout = 41; COMB Node = 'clk_div2:comb_3\|o_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.121 ns" { clk_div2:comb_3|o_clk clk_div2:comb_3|o_clk~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.602 ns) 7.431 ns line_count\[6\] 4 REG LCFF_X38_Y15_N23 5 " "Info: 4: + IC(0.998 ns) + CELL(0.602 ns) = 7.431 ns; Loc. = LCFF_X38_Y15_N23; Fanout = 5; REG Node = 'line_count\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { clk_div2:comb_3|o_clk~clkctrl line_count[6] } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 178 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 33.74 % ) " "Info: Total cell delay = 2.507 ns ( 33.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.924 ns ( 66.26 % ) " "Info: Total interconnect delay = 4.924 ns ( 66.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { CLOCK_50 clk_div2:comb_3|o_clk clk_div2:comb_3|o_clk~clkctrl line_count[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.431 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} clk_div2:comb_3|o_clk~clkctrl {} line_count[6] {} } { 0.000ns 0.000ns 1.805ns 2.121ns 0.998ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.649 ns" { CLOCK_50 clk_div2:comb_3|o_clk vblank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.649 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} vblank {} } { 0.000ns 0.000ns 1.805ns 0.337ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { CLOCK_50 clk_div2:comb_3|o_clk clk_div2:comb_3|o_clk~clkctrl line_count[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.431 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} clk_div2:comb_3|o_clk~clkctrl {} line_count[6] {} } { 0.000ns 0.000ns 1.805ns 2.121ns 0.998ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 178 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 174 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.512 ns" { line_count[6] always0~2 LessThan3~0 vblank~0 vblank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.512 ns" { line_count[6] {} always0~2 {} LessThan3~0 {} vblank~0 {} vblank {} } { 0.000ns 0.955ns 0.298ns 0.297ns 0.000ns } { 0.000ns 0.512ns 0.177ns 0.177ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.649 ns" { CLOCK_50 clk_div2:comb_3|o_clk vblank } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.649 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} vblank {} } { 0.000ns 0.000ns 1.805ns 0.337ns } { 0.000ns 1.026ns 0.879ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.431 ns" { CLOCK_50 clk_div2:comb_3|o_clk clk_div2:comb_3|o_clk~clkctrl line_count[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.431 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} clk_div2:comb_3|o_clk~clkctrl {} line_count[6] {} } { 0.000ns 0.000ns 1.805ns 2.121ns 0.998ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_R\[1\] cnt\[3\] 21.821 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_R\[1\]\" through register \"cnt\[3\]\" is 21.821 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.753 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 8.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns CLOCK_50 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.879 ns) 3.710 ns clk_div2:comb_3\|o_clk 2 REG LCFF_X39_Y15_N19 2 " "Info: 2: + IC(1.805 ns) + CELL(0.879 ns) = 3.710 ns; Loc. = LCFF_X39_Y15_N19; Fanout = 2; REG Node = 'clk_div2:comb_3\|o_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLOCK_50 clk_div2:comb_3|o_clk } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.337 ns) + CELL(0.879 ns) 4.926 ns vblank 3 REG LCFF_X39_Y15_N5 1 " "Info: 3: + IC(0.337 ns) + CELL(0.879 ns) = 4.926 ns; Loc. = LCFF_X39_Y15_N5; Fanout = 1; REG Node = 'vblank'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { clk_div2:comb_3|o_clk vblank } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(0.000 ns) 7.176 ns vblank~clkctrl 4 COMB CLKCTRL_G13 11 " "Info: 4: + IC(2.250 ns) + CELL(0.000 ns) = 7.176 ns; Loc. = CLKCTRL_G13; Fanout = 11; COMB Node = 'vblank~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.250 ns" { vblank vblank~clkctrl } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.602 ns) 8.753 ns cnt\[3\] 5 REG LCFF_X40_Y16_N7 10 " "Info: 5: + IC(0.975 ns) + CELL(0.602 ns) = 8.753 ns; Loc. = LCFF_X40_Y16_N7; Fanout = 10; REG Node = 'cnt\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { vblank~clkctrl cnt[3] } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.386 ns ( 38.68 % ) " "Info: Total cell delay = 3.386 ns ( 38.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.367 ns ( 61.32 % ) " "Info: Total interconnect delay = 5.367 ns ( 61.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.753 ns" { CLOCK_50 clk_div2:comb_3|o_clk vblank vblank~clkctrl cnt[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.753 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} vblank {} vblank~clkctrl {} cnt[3] {} } { 0.000ns 0.000ns 1.805ns 0.337ns 2.250ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 210 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.791 ns + Longest register pin " "Info: + Longest register to pin delay is 12.791 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt\[3\] 1 REG LCFF_X40_Y16_N7 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y16_N7; Fanout = 10; REG Node = 'cnt\[3\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt[3] } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.517 ns) 1.180 ns put_ball:comb_292\|Add2~1 2 COMB LCCOMB_X39_Y16_N2 2 " "Info: 2: + IC(0.663 ns) + CELL(0.517 ns) = 1.180 ns; Loc. = LCCOMB_X39_Y16_N2; Fanout = 2; COMB Node = 'put_ball:comb_292\|Add2~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { cnt[3] put_ball:comb_292|Add2~1 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 1.638 ns put_ball:comb_292\|Add2~2 3 COMB LCCOMB_X39_Y16_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.458 ns) = 1.638 ns; Loc. = LCCOMB_X39_Y16_N4; Fanout = 1; COMB Node = 'put_ball:comb_292\|Add2~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { put_ball:comb_292|Add2~1 put_ball:comb_292|Add2~2 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.219 ns) + CELL(0.517 ns) 3.374 ns put_ball:comb_292\|LessThan3~11 4 COMB LCCOMB_X39_Y17_N22 1 " "Info: 4: + IC(1.219 ns) + CELL(0.517 ns) = 3.374 ns; Loc. = LCCOMB_X39_Y17_N22; Fanout = 1; COMB Node = 'put_ball:comb_292\|LessThan3~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.736 ns" { put_ball:comb_292|Add2~2 put_ball:comb_292|LessThan3~11 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.454 ns put_ball:comb_292\|LessThan3~13 5 COMB LCCOMB_X39_Y17_N24 1 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 3.454 ns; Loc. = LCCOMB_X39_Y17_N24; Fanout = 1; COMB Node = 'put_ball:comb_292\|LessThan3~13'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { put_ball:comb_292|LessThan3~11 put_ball:comb_292|LessThan3~13 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 3.534 ns put_ball:comb_292\|LessThan3~15 6 COMB LCCOMB_X39_Y17_N26 1 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 3.534 ns; Loc. = LCCOMB_X39_Y17_N26; Fanout = 1; COMB Node = 'put_ball:comb_292\|LessThan3~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { put_ball:comb_292|LessThan3~13 put_ball:comb_292|LessThan3~15 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 3.992 ns put_ball:comb_292\|LessThan3~16 7 COMB LCCOMB_X39_Y17_N28 1 " "Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 3.992 ns; Loc. = LCCOMB_X39_Y17_N28; Fanout = 1; COMB Node = 'put_ball:comb_292\|LessThan3~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { put_ball:comb_292|LessThan3~15 put_ball:comb_292|LessThan3~16 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 303 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.178 ns) 4.456 ns put_ball:comb_292\|rom_mux_output~0 8 COMB LCCOMB_X39_Y17_N2 1 " "Info: 8: + IC(0.286 ns) + CELL(0.178 ns) = 4.456 ns; Loc. = LCCOMB_X39_Y17_N2; Fanout = 1; COMB Node = 'put_ball:comb_292\|rom_mux_output~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.464 ns" { put_ball:comb_292|LessThan3~16 put_ball:comb_292|rom_mux_output~0 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.491 ns) 5.246 ns put_ball:comb_292\|rom_mux_output~3 9 COMB LCCOMB_X39_Y17_N8 1 " "Info: 9: + IC(0.299 ns) + CELL(0.491 ns) = 5.246 ns; Loc. = LCCOMB_X39_Y17_N8; Fanout = 1; COMB Node = 'put_ball:comb_292\|rom_mux_output~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.790 ns" { put_ball:comb_292|rom_mux_output~0 put_ball:comb_292|rom_mux_output~3 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.322 ns) 7.486 ns put_ball:comb_292\|rom_mux_output~7 10 COMB LCCOMB_X19_Y17_N8 10 " "Info: 10: + IC(1.918 ns) + CELL(0.322 ns) = 7.486 ns; Loc. = LCCOMB_X19_Y17_N8; Fanout = 10; COMB Node = 'put_ball:comb_292\|rom_mux_output~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.240 ns" { put_ball:comb_292|rom_mux_output~3 put_ball:comb_292|rom_mux_output~7 } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 297 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.319 ns) + CELL(2.986 ns) 12.791 ns VGA_R\[1\] 11 PIN PIN_C9 0 " "Info: 11: + IC(2.319 ns) + CELL(2.986 ns) = 12.791 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'VGA_R\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.305 ns" { put_ball:comb_292|rom_mux_output~7 VGA_R[1] } "NODE_NAME" } } { "de1_top.v" "" { Text "E:/영쾔앛셬/123456789/de1_top.v" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.087 ns ( 47.59 % ) " "Info: Total cell delay = 6.087 ns ( 47.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.704 ns ( 52.41 % ) " "Info: Total interconnect delay = 6.704 ns ( 52.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.791 ns" { cnt[3] put_ball:comb_292|Add2~1 put_ball:comb_292|Add2~2 put_ball:comb_292|LessThan3~11 put_ball:comb_292|LessThan3~13 put_ball:comb_292|LessThan3~15 put_ball:comb_292|LessThan3~16 put_ball:comb_292|rom_mux_output~0 put_ball:comb_292|rom_mux_output~3 put_ball:comb_292|rom_mux_output~7 VGA_R[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.791 ns" { cnt[3] {} put_ball:comb_292|Add2~1 {} put_ball:comb_292|Add2~2 {} put_ball:comb_292|LessThan3~11 {} put_ball:comb_292|LessThan3~13 {} put_ball:comb_292|LessThan3~15 {} put_ball:comb_292|LessThan3~16 {} put_ball:comb_292|rom_mux_output~0 {} put_ball:comb_292|rom_mux_output~3 {} put_ball:comb_292|rom_mux_output~7 {} VGA_R[1] {} } { 0.000ns 0.663ns 0.000ns 1.219ns 0.000ns 0.000ns 0.000ns 0.286ns 0.299ns 1.918ns 2.319ns } { 0.000ns 0.517ns 0.458ns 0.517ns 0.080ns 0.080ns 0.458ns 0.178ns 0.491ns 0.322ns 2.986ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.753 ns" { CLOCK_50 clk_div2:comb_3|o_clk vblank vblank~clkctrl cnt[3] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.753 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div2:comb_3|o_clk {} vblank {} vblank~clkctrl {} cnt[3] {} } { 0.000ns 0.000ns 1.805ns 0.337ns 2.250ns 0.975ns } { 0.000ns 1.026ns 0.879ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "12.791 ns" { cnt[3] put_ball:comb_292|Add2~1 put_ball:comb_292|Add2~2 put_ball:comb_292|LessThan3~11 put_ball:comb_292|LessThan3~13 put_ball:comb_292|LessThan3~15 put_ball:comb_292|LessThan3~16 put_ball:comb_292|rom_mux_output~0 put_ball:comb_292|rom_mux_output~3 put_ball:comb_292|rom_mux_output~7 VGA_R[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "12.791 ns" { cnt[3] {} put_ball:comb_292|Add2~1 {} put_ball:comb_292|Add2~2 {} put_ball:comb_292|LessThan3~11 {} put_ball:comb_292|LessThan3~13 {} put_ball:comb_292|LessThan3~15 {} put_ball:comb_292|LessThan3~16 {} put_ball:comb_292|rom_mux_output~0 {} put_ball:comb_292|rom_mux_output~3 {} put_ball:comb_292|rom_mux_output~7 {} VGA_R[1] {} } { 0.000ns 0.663ns 0.000ns 1.219ns 0.000ns 0.000ns 0.000ns 0.286ns 0.299ns 1.918ns 2.319ns } { 0.000ns 0.517ns 0.458ns 0.517ns 0.080ns 0.080ns 0.458ns 0.178ns 0.491ns 0.322ns 2.986ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 28 20:49:47 2016 " "Info: Processing ended: Wed Dec 28 20:49:47 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
