vhdl xil_defaultlib  \
"../../../../AXI_DMA_LOOP.srcs/sources_1/bd/AXI_DMA_LOOP/ip/AXI_DMA_LOOP_axi_dma_0_0/sim/AXI_DMA_LOOP_axi_dma_0_0.vhd" \
"../../../../AXI_DMA_LOOP.srcs/sources_1/bd/AXI_DMA_LOOP/ip/AXI_DMA_LOOP_rst_ps7_0_100M_0/sim/AXI_DMA_LOOP_rst_ps7_0_100M_0.vhd" \
"../../../../AXI_DMA_LOOP.srcs/sources_1/bd/AXI_DMA_LOOP/ip/AXI_DMA_LOOP_axi_smc_0/bd_0/ip/ip_1/sim/bd_6d0d_psr_aclk_0.vhd" \

nosort
