{
    "code": "```verilog\nmodule TopModule (\n    input wire clk,   // Clock signal\n    input wire ar,    // Asynchronous reset signal\n    input wire d,     // Data input\n    output reg q      // Flip-flop output\n);\n\n    // Initial condition for simulation\n    initial begin\n        q = 1'b0;\n    end\n\n    // D flip-flop with asynchronous reset\n    always @(posedge clk or posedge ar) begin\n        if (ar) begin\n            q <= 1'b0;  // Asynchronous reset\n        end else begin\n            q <= d;     // Capture data on rising edge of clock\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}