; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -vplan-build-vect-candidates=1 -passes="vplan-vec" -vplan-force-vf=4 -S -vplan-print-after-predicator %s | FileCheck %s
;
; LIT test to check -vplan-build-vect-candidates functionality. The
; vplan-build-vect-candidates switch is used to generate candidate loops for
; VPlan vectorization using community loop vectorizer's legality checks. VPlan
; pipeline is expected to handle such candidate loops properly. The test checks
; for correct VPlan dump after predication and vector code generation.
;
; Removed unnecessary auto-generated checks in generated vector code.
;
define void @foo(ptr nocapture %larr) {
; CHECK-LABEL:  VPlan after predicator:
; CHECK-NEXT:  VPlan IR for: foo:for.body
; CHECK-NEXT:    [[BB0:BB[0-9]+]]: # preds:
; CHECK-NEXT:     [DA: Uni] br [[BB1:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB1]]: # preds: [[BB0]]
; CHECK-NEXT:     [DA: Div] i64 [[VP_L1_IND_INIT:%.*]] = induction-init{add} i64 live-in0 i64 1
; CHECK-NEXT:     [DA: Uni] i64 [[VP_L1_IND_INIT_STEP:%.*]] = induction-init-step{add} i64 1
; CHECK-NEXT:     [DA: Uni] i64 [[VP_VECTOR_TRIP_COUNT:%.*]] = vector-trip-count i64 100, UF = 1
; CHECK-NEXT:     [DA: Uni] br [[BB2:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB2]]: # preds: [[BB1]], [[BB3:BB[0-9]+]]
; CHECK-NEXT:     [DA: Div] i64 [[VP_L1:%.*]] = phi  [ i64 [[VP_L1_IND_INIT]], [[BB1]] ],  [ i64 [[VP_INC:%.*]], [[BB3]] ]
; CHECK-NEXT:     [DA: Div] ptr [[VP_ARRAYIDX:%.*]] = getelementptr inbounds i64, ptr [[LARR0:%.*]] i64 [[VP_L1]]
; CHECK-NEXT:     [DA: Div] i64 [[VP_LDVAL:%.*]] = load ptr [[VP_ARRAYIDX]]
; CHECK-NEXT:     [DA: Div] i1 [[VP_LDVALCMP:%.*]] = icmp eq i64 [[VP_LDVAL]] i64 1111
; CHECK-NEXT:     [DA: Div] i1 [[VP_LDVALCMP_NOT:%.*]] = not i1 [[VP_LDVALCMP]]
; CHECK-NEXT:     [DA: Uni] br [[BB4:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB4]]: # preds: [[BB2]]
; CHECK-NEXT:     [DA: Div] i1 [[VP0:%.*]] = block-predicate i1 [[VP_LDVALCMP_NOT]]
; CHECK-NEXT:     [DA: Div] store i64 2222 ptr [[VP_ARRAYIDX]]
; CHECK-NEXT:     [DA: Uni] br [[BB5:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB5]]: # preds: [[BB4]]
; CHECK-NEXT:     [DA: Div] i1 [[VP1:%.*]] = block-predicate i1 [[VP_LDVALCMP]]
; CHECK-NEXT:     [DA: Div] store i64 3333 ptr [[VP_ARRAYIDX]]
; CHECK-NEXT:     [DA: Uni] br [[BB3]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB3]]: # preds: [[BB5]]
; CHECK-NEXT:     [DA: Div] i64 [[VP_INC]] = add i64 [[VP_L1]] i64 [[VP_L1_IND_INIT_STEP]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP_EXITCOND:%.*]] = icmp uge i64 [[VP_INC]] i64 [[VP_VECTOR_TRIP_COUNT]]
; CHECK-NEXT:     [DA: Uni] br i1 [[VP_EXITCOND]], [[BB6:BB[0-9]+]], [[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB6]]: # preds: [[BB3]]
; CHECK-NEXT:     [DA: Uni] i64 [[VP_L1_IND_FINAL:%.*]] = induction-final{add} i64 0 i64 1
; CHECK-NEXT:     [DA: Uni] br [[BB7:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    [[BB7]]: # preds: [[BB6]]
; CHECK-NEXT:     [DA: Uni] br <External Block>
; CHECK-EMPTY:
; CHECK-NEXT:  External Uses:
; CHECK-NEXT:  Id: 0   no underlying for i64 [[VP_L1_IND_FINAL]]
;
; CHECK:  define void @foo(ptr nocapture [[LARR0]]) {
; CHECK:       vector.body:
; CHECK-NEXT:    [[UNI_PHI0:%.*]] = phi i64 [ 0, [[VECTOR_PH0:%.*]] ], [ [[TMP6:%.*]], [[VPLANNEDBB50:%.*]] ]
; CHECK-NEXT:    [[VEC_PHI0:%.*]] = phi <4 x i64> [ <i64 0, i64 1, i64 2, i64 3>, [[VECTOR_PH0]] ], [ [[TMP5:%.*]], [[VPLANNEDBB50]] ]
; CHECK-NEXT:    [[SCALAR_GEP0:%.*]] = getelementptr inbounds i64, ptr [[LARR0]], i64 [[UNI_PHI0]]
; CHECK-NEXT:    [[WIDE_LOAD0:%.*]] = load <4 x i64>, ptr [[SCALAR_GEP0]], align 8
; CHECK-NEXT:    [[TMP1:%.*]] = icmp eq <4 x i64> [[WIDE_LOAD0]], <i64 1111, i64 1111, i64 1111, i64 1111>
; CHECK-NEXT:    [[TMP2:%.*]] = xor <4 x i1> [[TMP1]], <i1 true, i1 true, i1 true, i1 true>
; CHECK-NEXT:    br label [[VPLANNEDBB30:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB3:
; CHECK-NEXT:    call void @llvm.masked.store.v4i64.p0(<4 x i64> <i64 2222, i64 2222, i64 2222, i64 2222>, ptr [[SCALAR_GEP0]], i32 8, <4 x i1> [[TMP2]])
; CHECK-NEXT:    br label [[VPLANNEDBB40:%.*]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB4:
; CHECK-NEXT:    call void @llvm.masked.store.v4i64.p0(<4 x i64> <i64 3333, i64 3333, i64 3333, i64 3333>, ptr [[SCALAR_GEP0]], i32 8, <4 x i1> [[TMP1]])
; CHECK-NEXT:    br label [[VPLANNEDBB50]]
; CHECK-EMPTY:
; CHECK-NEXT:  VPlannedBB5:
; CHECK-NEXT:    [[TMP5]] = add nuw nsw <4 x i64> [[VEC_PHI0]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-NEXT:    [[TMP6]] = add nuw nsw i64 [[UNI_PHI0]], 4
; CHECK-NEXT:    [[TMP7:%.*]] = icmp uge i64 [[TMP6]], 100
; CHECK-NEXT:    br i1 [[TMP7]], label [[VPLANNEDBB60:%.*]], label [[VECTOR_BODY0:%.*]]
;
entry:
  br label %for.body

for.body:                                         ; preds = %for.inc, %entry
  %l1 = phi i64 [ 0, %entry ], [ %inc, %for.inc ]
  %arrayidx = getelementptr inbounds i64, ptr %larr, i64 %l1
  %ldval = load i64, ptr %arrayidx, align 8
  %ldvalcmp = icmp eq i64 %ldval, 1111
  br i1 %ldvalcmp, label %if.else, label %if.then

if.then:                                          ; preds = %for.body
  store i64 2222, ptr %arrayidx, align 8
  br label %for.inc

if.else:                                          ; preds = %for.body
  store i64 3333, ptr %arrayidx, align 8
  br label %for.inc

for.inc:                                          ; preds = %if.then, %if.else
  %inc = add nuw nsw i64 %l1, 1
  %exitcond = icmp eq i64 %inc, 100
  br i1 %exitcond, label %for.end, label %for.body

for.end:                                          ; preds = %for.inc
  ret void
}

