// Seed: 2745933296
module module_0 (
    input  tri  id_0,
    output wire id_1
    , id_3
);
  integer [-1 : -1] id_4;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    input wor id_2,
    input supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    output uwire id_6,
    input supply1 id_7,
    output tri id_8,
    input supply1 id_9,
    input supply1 id_10,
    output wor id_11,
    input supply1 id_12,
    input uwire id_13,
    output tri0 id_14,
    inout tri id_15,
    input tri1 id_16,
    input tri1 id_17
);
  assign id_15 = id_2;
  logic id_19, id_20;
  module_0 modCall_1 (
      id_15,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
