-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.


-- Generated by Quartus Prime Version 18.1 (Build Build 625 09/12/2018)
-- Created on Sun Nov 11 14:32:19 2018

COMPONENT top
	PORT
	(
		CLOCK_50		:	 IN STD_LOGIC;
		HPS_DDR3_RZQ		:	 IN STD_LOGIC;
		KEY0		:	 IN STD_LOGIC;
		HPS_DDR3_ADDR		:	 OUT STD_LOGIC_VECTOR(12 DOWNTO 0);
		HPS_DDR3_CK_N		:	 OUT STD_LOGIC;
		HPS_DDR3_CK_P		:	 OUT STD_LOGIC;
		HPS_DDR3_ODT		:	 OUT STD_LOGIC;
		HPS_DDR3_CKE		:	 OUT STD_LOGIC;
		HPS_DDR3_CS_N		:	 OUT STD_LOGIC;
		HPS_DDR3_RAS_N		:	 OUT STD_LOGIC;
		HPS_DDR3_CAS_N		:	 OUT STD_LOGIC;
		HPS_DDR3_WE_N		:	 OUT STD_LOGIC;
		HPS_DDR3_DM		:	 OUT STD_LOGIC;
		to_HEX		:	 OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
		HPS_FLASH_NCS0		:	 OUT STD_LOGIC;
		HPS_FLASH_DCLK		:	 OUT STD_LOGIC;
		HPS_SD_CLK		:	 OUT STD_LOGIC;
		HPS_DDR3_RESET_N		:	 OUT STD_LOGIC;
		HPS_DDR3_BA		:	 OUT STD_LOGIC_VECTOR(2 DOWNTO 0);
		DRAM_DQ		:	 INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		HPS_DDR3_DQS_P		:	 INOUT STD_LOGIC;
		HPS_DDR3_DQS_N		:	 INOUT STD_LOGIC;
		HPS_SD_DATA		:	 INOUT STD_LOGIC_VECTOR(3 DOWNTO 0);
		HPS_SD_CMD		:	 INOUT STD_LOGIC;
		HPS_FLASH_DATA		:	 INOUT STD_LOGIC_VECTOR(3 DOWNTO 0)
	);
END COMPONENT;