######################################################
######################################################
## These constraints are for LOGi-Pi RA2 FPGA Shield##
######################################################
######################################################

######################
# Timing Constraints #
######################

##### Grouping Constraints #####
NET OSC_FPGA TNM_NET = clk50_grp;
#NET SDRAM_CLK TNM_NET = clk100_grp;
NET SYS_SPI_SCK TNM_NET = clk32_grp;

##### Clock Period Constraints #####
TIMESPEC TS_PER_CLK50 = PERIOD "clk50_grp" 20.0 ns ;
TIMESPEC TS_PER_CLK100 = PERIOD "clk100_grp" 10.0 ns;
TIMESPEC TS_PER_CLK32 = PERIOD "clk32_grp" 20.0 ns;
#PIN "sys_clocks_gen/clkout2_buf.O" CLOCK_DEDICATED_ROUTE = FALSE;
NET "SYS_SPI_SCK" CLOCK_DEDICATED_ROUTE = FALSE;

#######################
# Pin LOC Constraints #
######################
NET "OSC_FPGA"      LOC = "P124" | IOSTANDARD = LVTTL;

#Peripherals#############################################################
NET "LED<0>"        LOC = "P58" | IOSTANDARD = LVTTL;		#SHARED WITH ARD_D6
NET "LED<1>"        LOC = "P59" | IOSTANDARD = LVTTL;		#SHARED WITH ARD_D7
NET "PB<0>"        LOC = "P67" | IOSTANDARD = LVTTL;
NET "PB<1>"        LOC = "P61" | IOSTANDARD = LVTTL;
#NET "SW<0>"        LOC = "P40" | IOSTANDARD = LVTTL;
#NET "SW<1>"        LOC = "P41" | IOSTANDARD = LVTTL;


#SATA###########################################################################
#NET "SATA_D1_P"	LOC = "P79" | IOSTANDARD = LVDS_33;
#NET "SATA_D1_N"	LOC = "P78" | IOSTANDARD = LVDS_33;
#NET "SATA_D2_P"	LOC = "P75" | IOSTANDARD = LVDS_33 | DIFF_TERM = TRUE;
#NET "SATA_D2_N"	LOC = "P74" | IOSTANDARD = LVDS_33 | DIFF_TERM = TRUE;

#SDRAM#########################################################################
#NET "SDRAM_CKE"	LOC = "P24"		| IOSTANDARD = LVTTL ;
#NET "SDRAM_CLK"	LOC = "P23"	| IOSTANDARD = LVTTL | SLEW = FAST ;
#NET "SDRAM_nCAS"	LOC = "P143"	| IOSTANDARD = LVTTL  ;
#NET "SDRAM_nRAS"	LOC = "P142"	| IOSTANDARD = LVTTL ;
#NET "SDRAM_nWE"	LOC = "P144"	| IOSTANDARD = LVTTL ;
##NET "DRAM_CS_N" #CS IS PULLED LOW TO SAVE ON PIN COUNT - Can be pulled high with solder jumper on bottom of board
#NET "SDRAM_BA<0>"	LOC = "P141"	| IOSTANDARD = LVTTL ;
#NET "SDRAM_BA<1>"	LOC = "P1"		| IOSTANDARD = LVTTL ;
#NET "SDRAM_DQM<0>" LOC = "P139"	| IOSTANDARD = LVTTL ;
#NET "SDRAM_DQM<1>" LOC = "P22"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<0>"	LOC = "P5"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<1>"	LOC = "P6"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<2>"	LOC = "P7"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<3>"	LOC = "P8"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<4>"	LOC = "P35"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<5>"	LOC = "P34"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<6>"	LOC = "P33"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<7>"	LOC = "P32"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<8>"	LOC = "P30"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<9>"	LOC = "P29"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<10>"	LOC = "P2"	| IOSTANDARD = LVTTL ;		
#NET "SDRAM_ADDR<11>"	LOC = "P27"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_ADDR<12>"	LOC = "P26"	| IOSTANDARD = LVTTL ;		
#NET "SDRAM_DQ<0>" LOC = "P126"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<1>" LOC = "P127"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<2>" LOC = "P131"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<3>" LOC = "P132"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<4>" LOC = "P133"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<5>" LOC = "P134"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<6>" LOC = "P137"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<7>" LOC = "P138"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<8>" LOC = "P17"		| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<9>" LOC = "P16"		| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<10>" LOC = "P15"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<11>" LOC = "P14"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<12>" LOC = "P12"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<13>" LOC = "P11"	| IOSTANDARD = LVTTL ;		
#NET "SDRAM_DQ<14>" LOC = "P10"	| IOSTANDARD = LVTTL ;	
#NET "SDRAM_DQ<15>" LOC = "P9"		| IOSTANDARD = LVTTL ;	


#PMOD1#############################################################################
NET "PMOD1<0>" LOC = "P121" | IOSTANDARD = LVTTL;
NET "PMOD1<1>" LOC = "P119" | IOSTANDARD = LVTTL;
NET "PMOD1<2>" LOC = "P101" | IOSTANDARD = LVTTL;
NET "PMOD1<3>" LOC = "P116" | IOSTANDARD = LVTTL;
NET "PMOD1<4>" LOC = "P120" | IOSTANDARD = LVTTL;
NET "PMOD1<5>" LOC = "P118" | IOSTANDARD = LVTTL;
NET "PMOD1<6>" LOC = "P117" | IOSTANDARD = LVTTL;
NET "PMOD1<7>" LOC = "P115" | IOSTANDARD = LVTTL;
#PMOD2#############################################################################
NET "PMOD2<0>" LOC = "P114" | IOSTANDARD = LVTTL;
NET "PMOD2<1>" LOC = "P111" | IOSTANDARD = LVTTL;
NET "PMOD2<2>" LOC = "P123" | IOSTANDARD = LVTTL;
NET "PMOD2<3>" LOC = "P102" | IOSTANDARD = LVTTL;
NET "PMOD2<4>" LOC = "P112" | IOSTANDARD = LVTTL;
NET "PMOD2<5>" LOC = "P62" | IOSTANDARD = LVTTL;
NET "PMOD2<6>" LOC = "P105" | IOSTANDARD = LVTTL;
NET "PMOD2<7>" LOC = "P104" | IOSTANDARD = LVTTL;
#PMOD3#############################################################################
NET "PMOD3<0>" LOC = "P98" | IOSTANDARD = LVTTL;
NET "PMOD3<1>" LOC = "P97" | IOSTANDARD = LVTTL;
NET "PMOD3<2>" LOC = "P93" | IOSTANDARD = LVTTL;
NET "PMOD3<3>" LOC = "P92" | IOSTANDARD = LVTTL;
NET "PMOD3<4>" LOC = "P100" | IOSTANDARD = LVTTL;
NET "PMOD3<5>" LOC = "P99" | IOSTANDARD = LVTTL;
NET "PMOD3<6>" LOC = "P95" | IOSTANDARD = LVTTL;
NET "PMOD3<7>" LOC = "P94" | IOSTANDARD = LVTTL;
#PMOD4#############################################################################
NET "PMOD4<0>" LOC = "P85" | IOSTANDARD = LVTTL;
NET "PMOD4<1>" LOC = "P84" | IOSTANDARD = LVTTL;
NET "PMOD4<2>" LOC = "P81" | IOSTANDARD = LVTTL;
NET "PMOD4<3>" LOC = "P80" | IOSTANDARD = LVTTL;
NET "PMOD4<4>" LOC = "P88" | IOSTANDARD = LVTTL;
NET "PMOD4<5>" LOC = "P87" | IOSTANDARD = LVTTL;
NET "PMOD4<6>" LOC = "P83" | IOSTANDARD = LVTTL;
NET "PMOD4<7>" LOC = "P82" | IOSTANDARD = LVTTL;

#RASPBERRY-PI CONNECTOR###############################################################
NET "SYS_SPI_MOSI" LOC = "P65" | IOSTANDARD = LVTTL;	#Shared - Used to clk bitstream data to fpga / ARduino MOSI
NET "SYS_SPI_MISO" LOC = "P66" | IOSTANDARD = LVTTL;
NET "SYS_SPI_SCK" LOC = "P70" | IOSTANDARD = LVTTL;	#Shared - Used to clk bitstream data to fpga / ARduino SCK
NET "RP_SPI_CE0N" LOC = "P44" | IOSTANDARD = LVTTL;
#NET "RP_SPI_CE1N" LOC = "P43";
NET "SYS_SDA" LOC = "P57" | IOSTANDARD = LVTTL;			#Shared with Arduino SDA
NET "SYS_SCL" LOC = "P56" | IOSTANDARD = LVTTL;			#Shared with Arduino SCL
#NET "SYS_TX" LOC= "P51" ;			#Shared with Arduino TX
#NET "SYS_RX" LOC= "P50" ;			#Shared with Arduino RX
#NET "RP_GPIO_GCLK" LOC = "P55";
#NET "RP_GPIO_GEN2" LOC = "P46";
#NET "RP_GPIO_GEN3" LOC = "P45";

#ARDUINO HEADERS########################################################################
#SYS_SCL	#Shared wtih RPI i2c		
#SYS_SDA	#Shared wtih RPI i2c													
#NET "ARD_SCK" LOC= "P47";				#D13
#NET "ARD_MISO" LOC= "P48";				#D12
#NET "ARD_MOSI" LOC= "P140";			#D11
#NET "ARD_SS" LOC= "P21";				#D10
#NET "ARD_D9_FLSH_DI" LOC= "P64";		#D9
#NET "ARD_D8_FLSH_CS" LOC= "P38";		#D8

									#D8
#LED1								#D7
#LED0								#D6
#PMOD1_10						#D5
#PMOD1_9							#D4
#PMOD1_8							#D3
#PMOD1_7							#D2
#NET "ARD_TX" LOC = "P41";  #D1
#NET "ARD_RX" LOC = "P40";	#D0



