// Seed: 4008072498
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  reg id_3;
  always @("") begin : LABEL_0
    id_3 <= 1;
  end
  assign module_2.type_8 = 0;
endmodule
module module_1 ();
  wire id_2;
  assign id_1[1] = 1;
  module_0 modCall_1 (
      id_2,
      id_2
  );
endmodule
module module_2 (
    input  wire  id_0,
    input  wand  id_1
    , id_7,
    input  tri0  id_2,
    output uwire id_3,
    output tri1  id_4,
    output tri   id_5
);
  assign id_4 = id_0;
  module_0 modCall_1 (
      id_7,
      id_7
  );
endmodule
