{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620999566991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620999566996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 14 16:39:26 2021 " "Processing started: Fri May 14 16:39:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620999566996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620999566996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620999566996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620999567385 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620999567385 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux4to1_package.vhd " "Can't analyze file -- file mux4to1_package.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1620999572649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Structural " "Found design unit 1: ALU-Structural" {  } { { "ALU.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/ALU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573024 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620999573024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basic_components.vhd 7 3 " "Found 7 design units, including 3 entities, in source file basic_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 basic_components " "Found design unit 1: basic_components" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573027 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 AND_2_GATE-and_behavior " "Found design unit 2: AND_2_GATE-and_behavior" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573027 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 OR_2_GATE-or_behavior " "Found design unit 3: OR_2_GATE-or_behavior" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573027 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 XOR_2_GATE-xor_behavior " "Found design unit 4: XOR_2_GATE-xor_behavior" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573027 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_2_GATE " "Found entity 1: AND_2_GATE" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573027 ""} { "Info" "ISGN_ENTITY_NAME" "2 OR_2_GATE " "Found entity 2: OR_2_GATE" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573027 ""} { "Info" "ISGN_ENTITY_NAME" "3 XOR_2_GATE " "Found entity 3: XOR_2_GATE" {  } { { "basic_components.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/basic_components.vhd" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620999573027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter_mux2to1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file inverter_mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1 " "Found design unit 1: mux2to1" {  } { { "inverter_mux2to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/inverter_mux2to1.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573029 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 inverter_mux2to1-inverter_mux2to1_behavior " "Found design unit 2: inverter_mux2to1-inverter_mux2to1_behavior" {  } { { "inverter_mux2to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/inverter_mux2to1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573029 ""} { "Info" "ISGN_ENTITY_NAME" "1 inverter_mux2to1 " "Found entity 1: inverter_mux2to1" {  } { { "inverter_mux2to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/inverter_mux2to1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620999573029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 3 1 " "Found 3 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullAdd " "Found design unit 1: fullAdd" {  } { { "fullAdd.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/fullAdd.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573031 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fullAdd_component-fullAdd_behavior " "Found design unit 2: fullAdd_component-fullAdd_behavior" {  } { { "fullAdd.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/fullAdd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573031 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullAdd_component " "Found entity 1: fullAdd_component" {  } { { "fullAdd.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/fullAdd.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620999573031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1 " "Found design unit 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/mux4to1.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573033 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mux4to1_component-mux4to1_behavior " "Found design unit 2: mux4to1_component-mux4to1_behavior" {  } { { "mux4to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/mux4to1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573033 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1_component " "Found entity 1: mux4to1_component" {  } { { "mux4to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/mux4to1.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620999573033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620999573033 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "w0 mux4to1.vhd(26) " "VHDL error at mux4to1.vhd(26): object \"w0\" is used but not declared" {  } { { "mux4to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/mux4to1.vhd" 26 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1620999573034 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "w1 mux4to1.vhd(27) " "VHDL error at mux4to1.vhd(27): object \"w1\" is used but not declared" {  } { { "mux4to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/mux4to1.vhd" 27 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1620999573034 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "w2 mux4to1.vhd(28) " "VHDL error at mux4to1.vhd(28): object \"w2\" is used but not declared" {  } { { "mux4to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/mux4to1.vhd" 28 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1620999573034 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "w3 mux4to1.vhd(29) " "VHDL error at mux4to1.vhd(29): object \"w3\" is used but not declared" {  } { { "mux4to1.vhd" "" { Text "D:/Users/Dion/Documents/Programming/Quartus II/Project2A/mux4to1.vhd" 29 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1620999573034 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620999573091 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May 14 16:39:33 2021 " "Processing ended: Fri May 14 16:39:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620999573091 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620999573091 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620999573091 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620999573091 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620999573687 ""}
