git clone --depth 1 --no-tags https://github.com/liyunyun026/fianl_project_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232274897
git clone --depth 1 --no-tags https://github.com/josueRodriguez18/MPArchitecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234189223
git clone --depth 1 --no-tags https://github.com/hamuel89/Simple-ALU-Structural.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235195018
git clone --depth 1 --no-tags https://github.com/nitrojacob/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235818306
git clone --depth 1 --no-tags https://github.com/steveWin32/CECS-460-System-on-Chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232204066
git clone --depth 1 --no-tags https://github.com/heijligen/vhdl_pynq.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233283083
git clone --depth 1 --no-tags https://github.com/Joycelyn-Chen/Jing-Wen.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232987644
git clone --depth 1 --no-tags https://github.com/phangiaanh/Verilog-Module-Library.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234569071
git clone --depth 1 --no-tags https://github.com/Faribasaa/cpu_Risc_v.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234580729
git clone --depth 1 --no-tags https://github.com/keshavanand98/EmbeddedLab-UCS614-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234501488
git clone --depth 1 --no-tags https://github.com/dkanrjsk1142/usb1_if.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234703158
git clone --depth 1 --no-tags https://github.com/JaniceDuan/Digital-System-Design-Using-HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235948633
git clone --depth 1 --no-tags https://github.com/Utsav-M-Jolapara/Serial-16-Bit-Shift-Adder-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237598664
git clone --depth 1 --no-tags https://github.com/daryllimyt/Digital-Electronics-2-Verilog-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236217226
git clone --depth 1 --no-tags https://github.com/namwoo-konkuk/FPGA_comb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237618343
git clone --depth 1 --no-tags https://github.com/mohammedsgf/TailLight.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234952723
git clone --depth 1 --no-tags https://github.com/williamlammy/TEST_TEMP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235017584
git clone --depth 1 --no-tags https://github.com/AlanXia0118/vlsi-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237119270
git clone --depth 1 --no-tags https://github.com/svirvel/tls3001-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234095155
git clone --depth 1 --no-tags https://github.com/nik2810/uart_1.0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234075344
git clone --depth 1 --no-tags https://github.com/hasanguleryuz/Verilog--MIPS-lite-single-cycle-implementation-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236343277
git clone --depth 1 --no-tags https://github.com/devshree07/MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236182361
git clone --depth 1 --no-tags https://github.com/chen1mike/Shooting_Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232885027
git clone --depth 1 --no-tags https://github.com/JaviPardox/ArchitecturalProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235340019
git clone --depth 1 --no-tags https://github.com/khaiwang/mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235232483
git clone --depth 1 --no-tags https://github.com/mattgrossfeld/ECE-385-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236620120
git clone --depth 1 --no-tags https://github.com/amitYadavDev/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238381618
git clone --depth 1 --no-tags https://github.com/e-trees/exstickge_samples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232267141
git clone --depth 1 --no-tags https://github.com/shjiang-yang/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233196550
git clone --depth 1 --no-tags https://github.com/lukericotta/Pipelined-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234170254
git clone --depth 1 --no-tags https://github.com/carsonsyberg/digitallogic2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234171088
git clone --depth 1 --no-tags https://github.com/AurelienUoU/fifo_to_one_clock_dpram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234402853
git clone --depth 1 --no-tags https://github.com/naty-school/GFAU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235478501
git clone --depth 1 --no-tags https://github.com/naty-school/CMPE-415-UMBC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235508392
git clone --depth 1 --no-tags https://github.com/hhc97/CSC258_lab_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235506991
git clone --depth 1 --no-tags https://github.com/tsmswifty/CSC258FinalProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235448711
git clone --depth 1 --no-tags https://github.com/PHIQW/QuartusProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236910441
git clone --depth 1 --no-tags https://github.com/level-two/FpgaSynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236249912
git clone --depth 1 --no-tags https://github.com/ArtemUstynov/single_cycle_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236479255
git clone --depth 1 --no-tags https://github.com/WPSDD/AIS_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237373991
git clone --depth 1 --no-tags https://github.com/kunalsaraf/iverilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237386880
git clone --depth 1 --no-tags https://github.com/wisdom1972/iverilog_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237432776
git clone --depth 1 --no-tags https://github.com/frh17/MIPS32_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232719930
git clone --depth 1 --no-tags https://github.com/nus-wira/ee2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237986212
git clone --depth 1 --no-tags https://github.com/torinomiya/Project701.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237714518
git clone --depth 1 --no-tags https://github.com/ashish1206026/pwm-repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237804432
git clone --depth 1 --no-tags https://github.com/maryamazmp/polygraph.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237736333
git clone --depth 1 --no-tags https://github.com/douglasls/FPGA-VIRTUAL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238699019
git clone --depth 1 --no-tags https://github.com/amoghinamdar/project_zybo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236513624
git clone --depth 1 --no-tags https://github.com/dmcgrath19/AdderSub.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236826807
git clone --depth 1 --no-tags https://github.com/edjavu/Sensor-networks-for-agriculture-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238225180
git clone --depth 1 --no-tags https://github.com/wisdom1972/multiple_image_T8F81.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238157114
git clone --depth 1 --no-tags https://github.com/ABHIJEETBISHT/elevator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237775356
git clone --depth 1 --no-tags https://github.com/NitinBnittu/Frequency-divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238175847
git clone --depth 1 --no-tags https://github.com/laraib-786/frequency-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232869064
git clone --depth 1 --no-tags https://github.com/Pinin25/music-playback.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/233143515
git clone --depth 1 --no-tags https://github.com/ariyonaty/ECE3300.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235666744
git clone --depth 1 --no-tags https://github.com/ariyonaty/ECE3300L.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235886100
git clone --depth 1 --no-tags https://github.com/amoghinamdar/project_summer2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236784015
git clone --depth 1 --no-tags https://github.com/jxz12/BouganisHunt3000.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234536942
git clone --depth 1 --no-tags https://github.com/PineXmas/ECE540_Proj_01_SimpleBot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234267198
git clone --depth 1 --no-tags https://github.com/rgjkeizer/Fpga-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237791005
git clone --depth 1 --no-tags https://github.com/joshuaandersonj/ECEN-248-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237591369
git clone --depth 1 --no-tags https://github.com/Jagadishrathod/VLSI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237892950
git clone --depth 1 --no-tags https://github.com/xiaoshou-zheng/snake-game-by-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234016931
git clone --depth 1 --no-tags https://github.com/chii127/-8-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232987263
git clone --depth 1 --no-tags https://github.com/jmrundle/simon.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232374558
git clone --depth 1 --no-tags https://github.com/karacasoft/simple-riscv-cpu-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232382250
git clone --depth 1 --no-tags https://github.com/107321048/107321048.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232285906
git clone --depth 1 --no-tags https://github.com/asca234/CS480G.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232230739
git clone --depth 1 --no-tags https://github.com/JohnsonZha0/FPGALearning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238373214
git clone --depth 1 --no-tags https://github.com/XuQing2010/e200.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238680409
git clone --depth 1 --no-tags https://github.com/helder-sales/clock-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235708593
git clone --depth 1 --no-tags https://github.com/vkbans/Calc1-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/239025932
git clone --depth 1 --no-tags https://github.com/chxb1987/DeltaSigma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237746059
git clone --depth 1 --no-tags https://github.com/jaswanth777/cs224.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237411821
git clone --depth 1 --no-tags https://github.com/NitinBnittu/Traffic-light-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237203494
git clone --depth 1 --no-tags https://github.com/sorayabarbari/lab_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/231916526
git clone --depth 1 --no-tags https://github.com/antmicro/yosys-SpDE-flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238024861
git clone --depth 1 --no-tags https://github.com/nkrama-99/ECE243.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237724621
git clone --depth 1 --no-tags https://github.com/AldairSoledispa/PID-Control-for-angular-position-based-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238524368
git clone --depth 1 --no-tags https://github.com/hw-design/vga_if.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232220187
git clone --depth 1 --no-tags https://github.com/mkh2097/SBU-Logical-Circuits-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238544080
git clone --depth 1 --no-tags https://github.com/nsankethreddy/DDCO_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/238709889
git clone --depth 1 --no-tags https://github.com/NDS-98/Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237520145
git clone --depth 1 --no-tags https://github.com/Ting199988/FPGA_final_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232794770
git clone --depth 1 --no-tags https://github.com/ahmedhany13/Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236261483
git clone --depth 1 --no-tags https://github.com/edwang91/Digital-Design-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234683122
git clone --depth 1 --no-tags https://github.com/ramprakashb/ECE540_Prj1_SimpleBot.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235081159
git clone --depth 1 --no-tags https://github.com/brettbmills/matrix_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235660573
git clone --depth 1 --no-tags https://github.com/oz-matt/cinnabon-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/235620171
git clone --depth 1 --no-tags https://github.com/windynuaa/mips_cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/237009993
git clone --depth 1 --no-tags https://github.com/nobumacsuzuki/DE0CV_4BitCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236420765
git clone --depth 1 --no-tags https://github.com/andyp21/PunC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/236406611
git clone --depth 1 --no-tags https://github.com/chien119/Read.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/232993620
git clone --depth 1 --no-tags https://github.com/ArindamSharma/Floating-Point-Adder-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/234279488
