Altera SOPC Builder Version 9.12 Build 350
Copyright (c) 1999-2009 Altera Corporation.  All rights reserved.


No .sopc_builder configuration file(!)
# 2012.10.01 14:09:54 (*) mk_custom_sdk starting
# 2012.10.01 14:09:54 (*) Reading project F:/documents/doc/GitHub/systems-project-verilog/Auido_core_Controller.ptf.

# 2012.10.01 14:09:54 (*) Finding all CPUs
# 2012.10.01 14:09:54 (*) Finding all available components
# 2012.10.01 14:09:54 (*) Reading F:/documents/doc/GitHub/systems-project-verilog/.sopc_builder/install.ptf

# 2012.10.01 14:09:54 (*) Found 65 components

# 2012.10.01 14:09:55 (*) Finding all peripherals

# 2012.10.01 14:09:55 (*) Finding software components

# 2012.10.01 14:09:55 (*) (Legacy SDK Generation Skipped)
# 2012.10.01 14:09:55 (*) (All TCL Script Generation Skipped)
# 2012.10.01 14:09:55 (*) (No Libraries Built)
# 2012.10.01 14:09:55 (*) (Contents Generation Skipped)
# 2012.10.01 14:09:55 (*) mk_custom_sdk finishing
# 2012.10.01 14:09:55 (*) Starting generation for system: Auido_core_Controller.

.
.
....

# 2012.10.01 14:09:56 (*) Running Generator Program for cpu_0

# 2012.10.01 14:09:57 (*)   IP functional simulation model enabled: Uncheck System Generation Simulation box for faster generation if HDL Simulation not required.
# 2012.10.01 14:09:58 (*) Starting Nios II generation
# 2012.10.01 14:09:58 (*)   Checking for plaintext license.
# 2012.10.01 14:09:59 (*)   Couldn't query license setup in Quartus directory f:/altera/91sp2/quartus
# 2012.10.01 14:09:59 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
# 2012.10.01 14:09:59 (*)   LM_LICENSE_FILE environment variable is empty

# 2012.10.01 14:09:59 (*)   Plaintext license not found.
# 2012.10.01 14:09:59 (*)   No license required to generate encrypted Nios II/e.
# 2012.10.01 14:09:59 (*)   Getting CPU configuration settings
# 2012.10.01 14:09:59 (*)   Elaborating CPU configuration settings
# 2012.10.01 14:09:59 (*)   Creating all objects for CPU
# 2012.10.01 14:10:01 (*)   Creating 'F:/documents/doc/GitHub/systems-project-verilog/Auido_core_Controller_sim/cpu_0.do'
# 2012.10.01 14:10:01 (*)   Generating HDL from CPU objects

# 2012.10.01 14:10:01 (*)   Creating plain-text HDL
# 2012.10.01 14:10:03 (*) Done Nios II generation

# 2012.10.01 14:10:03 (*) Running Generator Program for onchip_memory2_0

# 2012.10.01 14:10:04 (*) Running Generator Program for Auido_core_Controller_clock_0

# 2012.10.01 14:10:05 (*) Running Generator Program for Auido_core_Controller_clock_1

# 2012.10.01 14:10:06 (*) Running Generator Program for Auido_core_Controller_clock_2

# 2012.10.01 14:10:08 (*) Running Generator Program for Auido_core_Controller_clock_3


# 2012.10.01 14:10:09 (*) Making arbitration and system (top) modules.

# 2012.10.01 14:10:13 (*) Generating Quartus symbol for top level: Auido_core_Controller

# 2012.10.01 14:10:13 (*) Generating Symbol F:/documents/doc/GitHub/systems-project-verilog/Auido_core_Controller.bsf

# 2012.10.01 14:10:13 (*) Creating command-line system-generation script: F:/documents/doc/GitHub/systems-project-verilog/Auido_core_Controller_generation_script

# 2012.10.01 14:10:13 (*) Running setup for HDL simulator: modelsim


Building ModelSim Project

'vsim' is not recognized as an internal or external command,
operable program or batch file.

# 2012.10.01 14:10:14 (*) Completed generation for system: Auido_core_Controller.
# 2012.10.01 14:10:14 (*) THE FOLLOWING SYSTEM ITEMS HAVE BEEN GENERATED:
  SOPC Builder database : F:/documents/doc/GitHub/systems-project-verilog/Auido_core_Controller.ptf 
  System HDL Model : F:/documents/doc/GitHub/systems-project-verilog/Auido_core_Controller.v 
  System Generation Script : F:/documents/doc/GitHub/systems-project-verilog/Auido_core_Controller_generation_script 
  HDL Simulation Directory : F:/documents/doc/GitHub/systems-project-verilog/Auido_core_Controller_sim 


# 2012.10.01 14:10:14 (*) SUCCESS: SYSTEM GENERATION COMPLETED.


Press 'Exit' to exit.
