Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Wed Oct 16 14:49:57 2019
| Host         : DESKTOP-UAK7KP3 running 64-bit major release  (build 9200)
| Command      : report_utilization -file IP_Test_wrapper_utilization_placed.rpt -pb IP_Test_wrapper_utilization_placed.pb
| Design       : IP_Test_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+-----------+-------+
|          Site Type         |  Used | Fixed | Available | Util% |
+----------------------------+-------+-------+-----------+-------+
| CLB LUTs                   | 11869 |     0 |     70560 | 16.82 |
|   LUT as Logic             | 11447 |     0 |     70560 | 16.22 |
|   LUT as Memory            |   422 |     0 |     28800 |  1.47 |
|     LUT as Distributed RAM |   376 |     0 |           |       |
|     LUT as Shift Register  |    46 |     0 |           |       |
| CLB Registers              | 10496 |     0 |    141120 |  7.44 |
|   Register as Flip Flop    | 10496 |     0 |    141120 |  7.44 |
|   Register as Latch        |     0 |     0 |    141120 |  0.00 |
| CARRY8                     |   844 |     0 |      8820 |  9.57 |
| F7 Muxes                   |   258 |     0 |     35280 |  0.73 |
| F8 Muxes                   |   124 |     0 |     17640 |  0.70 |
| F9 Muxes                   |     0 |     0 |      8820 |  0.00 |
+----------------------------+-------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 69    |          Yes |           - |        Reset |
| 117   |          Yes |         Set |            - |
| 10277 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+-------------------------------------------+-------+-------+-----------+-------+
|                 Site Type                 |  Used | Fixed | Available | Util% |
+-------------------------------------------+-------+-------+-----------+-------+
| CLB                                       |  2320 |     0 |      8820 | 26.30 |
|   CLBL                                    |  1536 |     0 |           |       |
|   CLBM                                    |   784 |     0 |           |       |
| LUT as Logic                              | 11447 |     0 |     70560 | 16.22 |
|   using O5 output only                    |    64 |       |           |       |
|   using O6 output only                    |  8634 |       |           |       |
|   using O5 and O6                         |  2749 |       |           |       |
| LUT as Memory                             |   422 |     0 |     28800 |  1.47 |
|   LUT as Distributed RAM                  |   376 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |     0 |       |           |       |
|     using O5 and O6                       |   376 |       |           |       |
|   LUT as Shift Register                   |    46 |     0 |           |       |
|     using O5 output only                  |     0 |       |           |       |
|     using O6 output only                  |    46 |       |           |       |
|     using O5 and O6                       |     0 |       |           |       |
| LUT Flip Flop Pairs                       |  6603 |     0 |     70560 |  9.36 |
|   fully used LUT-FF pairs                 |  1217 |       |           |       |
|   LUT-FF pairs with one unused LUT output |  4543 |       |           |       |
|   LUT-FF pairs with one unused Flip Flop  |  5010 |       |           |       |
| Unique Control Sets                       |   196 |       |           |       |
+-------------------------------------------+-------+-------+-----------+-------+
* Note: Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |   24 |     0 |       216 | 11.11 |
|   RAMB36/FIFO*    |   16 |     0 |       216 |  7.41 |
|     FIFO36E2 only |   16 |       |           |       |
|   RAMB18          |   16 |     0 |       432 |  3.70 |
|     FIFO18E2 only |   16 |       |           |       |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |    0 |     0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    0 |     0 |        88 |  0.00 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    1 |     0 |        72 |  1.39 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two global buffer resources. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+--------+
| Site Type | Used | Fixed | Available |  Util% |
+-----------+------+-------+-----------+--------+
| PS8       |    1 |     0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |         1 |   0.00 |
+-----------+------+-------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 10277 |            Register |
| LUT6     |  4798 |                 CLB |
| LUT4     |  3866 |                 CLB |
| LUT2     |  2751 |                 CLB |
| LUT3     |  1426 |                 CLB |
| LUT5     |  1271 |                 CLB |
| CARRY8   |   844 |                 CLB |
| RAMD32   |   658 |                 CLB |
| MUXF7    |   258 |                 CLB |
| MUXF8    |   124 |                 CLB |
| FDSE     |   117 |            Register |
| RAMS32   |    94 |                 CLB |
| LUT1     |    84 |                 CLB |
| FDCE     |    69 |            Register |
| SRLC32E  |    35 |                 CLB |
| FDPE     |    33 |            Register |
| FIFO36E2 |    16 |           Block Ram |
| FIFO18E2 |    16 |           Block Ram |
| SRL16E   |    11 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+-----------------+------+
|     Ref Name    | Used |
+-----------------+------+
| MemoryTestBlock |    4 |
+-----------------+------+


