within OpenRESV.RES_Model_vs_PHIL_Inverter;
package VRT_Logic
end VRT_Logic;
