
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _130_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.004049    0.011525    0.006551    2.506551 v rst (in)
                                                         rst (net)
                      0.011531    0.000000    2.506551 v input51/A (sky130_fd_sc_hd__buf_1)
     1    0.008775    0.057733    0.100700    2.607251 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.057736    0.000509    2.607760 v fanout114/A (sky130_fd_sc_hd__buf_6)
    21    0.104916    0.096617    0.171800    2.779560 v fanout114/X (sky130_fd_sc_hd__buf_6)
                                                         net114 (net)
                      0.096634    0.001212    2.780772 v fanout113/A (sky130_fd_sc_hd__buf_4)
    15    0.065037    0.090726    0.218828    2.999599 v fanout113/X (sky130_fd_sc_hd__buf_4)
                                                         net113 (net)
                      0.091954    0.008377    3.007976 v fanout112/A (sky130_fd_sc_hd__buf_4)
    10    0.050080    0.077579    0.205647    3.213623 v fanout112/X (sky130_fd_sc_hd__buf_4)
                                                         net112 (net)
                      0.077613    0.001492    3.215115 v _105_/A (sky130_fd_sc_hd__inv_2)
     1    0.009191    0.052180    0.074484    3.289599 ^ _105_/Y (sky130_fd_sc_hd__inv_2)
                                                         _035_ (net)
                      0.052208    0.000512    3.290111 ^ _130_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                              3.290111   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.053167    0.243988    0.174298    5.174298 ^ clk (in)
                                                         clk (net)
                      0.245064    0.000000    5.174298 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.084151    0.102673    0.238878    5.413176 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.102968    0.003927    5.417103 ^ clkbuf_2_3__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    15    0.071624    0.089240    0.185015    5.602118 ^ clkbuf_2_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_3__leaf_clk (net)
                      0.089441    0.003380    5.605498 ^ _130_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.250000    5.355498   clock uncertainty
                                  0.000000    5.355498   clock reconvergence pessimism
                                  0.242104    5.597602   library recovery time
                                              5.597602   data required time
---------------------------------------------------------------------------------------------
                                              5.597602   data required time
                                             -3.290111   data arrival time
---------------------------------------------------------------------------------------------
                                              2.307491   slack (MET)


Startpoint: _140_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.053167    0.243988    0.174298    0.174298 ^ clk (in)
                                                         clk (net)
                      0.245064    0.000000    0.174298 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.084151    0.102673    0.238878    0.413176 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.103182    0.005398    0.418574 ^ clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.075734    0.093098    0.186739    0.605313 ^ clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.093206    0.002610    0.607923 ^ _140_/CLK (sky130_fd_sc_hd__dfrtp_1)
     3    0.016706    0.100127    0.436141    1.044064 v _140_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net61 (net)
                      0.100147    0.001397    1.045461 v output61/A (sky130_fd_sc_hd__buf_1)
     1    0.002076    0.023405    0.107683    1.153144 v output61/X (sky130_fd_sc_hd__buf_1)
                                                         sine_out[3] (net)
                      0.023405    0.000046    1.153191 v sine_out[3] (out)
                                              1.153191   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -2.500000    2.250000   output external delay
                                              2.250000   data required time
---------------------------------------------------------------------------------------------
                                              2.250000   data required time
                                             -1.153191   data arrival time
---------------------------------------------------------------------------------------------
                                              1.096809   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
mem_i1/addr0[1]                         0.040000    0.302023   -0.262023 (VIOLATED)
mem_i0/addr1[7]                         0.045000    0.247201   -0.202201 (VIOLATED)
mem_i1/addr1[1]                         0.045000    0.241446   -0.196446 (VIOLATED)
mem_i1/addr1[0]                         0.045000    0.240798   -0.195798 (VIOLATED)
mem_i0/addr1[5]                         0.045000    0.234356   -0.189356 (VIOLATED)
mem_i0/addr1[3]                         0.045000    0.217119   -0.172119 (VIOLATED)
mem_i0/addr1[2]                         0.045000    0.213692   -0.168692 (VIOLATED)
mem_i0/addr1[6]                         0.045000    0.208772   -0.163772 (VIOLATED)
mem_i0/addr0[7]                         0.040000    0.193538   -0.153538 (VIOLATED)
mem_i1/addr1[2]                         0.045000    0.197742   -0.152742 (VIOLATED)
mem_i0/addr0[6]                         0.040000    0.190889   -0.150889 (VIOLATED)
mem_i0/addr0[2]                         0.040000    0.189915   -0.149915 (VIOLATED)
mem_i1/addr1[5]                         0.045000    0.190871   -0.145871 (VIOLATED)
mem_i1/addr0[4]                         0.040000    0.184366   -0.144366 (VIOLATED)
mem_i0/addr0[3]                         0.040000    0.183759   -0.143759 (VIOLATED)
mem_i1/addr0[6]                         0.040000    0.181993   -0.141993 (VIOLATED)
mem_i1/addr0[2]                         0.040000    0.181940   -0.141940 (VIOLATED)
mem_i0/addr0[5]                         0.040000    0.181462   -0.141462 (VIOLATED)
mem_i0/addr0[4]                         0.040000    0.181260   -0.141260 (VIOLATED)
mem_i1/addr0[5]                         0.040000    0.180871   -0.140871 (VIOLATED)
mem_i1/addr0[3]                         0.040000    0.180565   -0.140565 (VIOLATED)
mem_i1/addr0[7]                         0.040000    0.180488   -0.140488 (VIOLATED)
mem_i0/addr0[0]                         0.040000    0.178897   -0.138897 (VIOLATED)
mem_i0/addr1[0]                         0.045000    0.183016   -0.138016 (VIOLATED)
mem_i0/addr1[1]                         0.045000    0.182762   -0.137762 (VIOLATED)
mem_i0/addr0[1]                         0.040000    0.177062   -0.137062 (VIOLATED)
mem_i1/addr0[0]                         0.040000    0.173068   -0.133068 (VIOLATED)
mem_i0/addr1[4]                         0.045000    0.176798   -0.131798 (VIOLATED)
mem_i1/addr1[6]                         0.045000    0.170504   -0.125504 (VIOLATED)
mem_i1/addr1[7]                         0.045000    0.138574   -0.093574 (VIOLATED)
mem_i1/addr1[4]                         0.045000    0.120395   -0.075395 (VIOLATED)
mem_i1/addr1[3]                         0.045000    0.111046   -0.066046 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clkbuf_2_2__f_clk/X                      10     23    -13 (VIOLATED)
fanout114/X                              10     21    -11 (VIOLATED)
fanout84/X                               10     21    -11 (VIOLATED)
clkbuf_2_0__f_clk/X                      10     17     -7 (VIOLATED)
clkbuf_2_3__f_clk/X                      10     15     -5 (VIOLATED)
fanout113/X                              10     15     -5 (VIOLATED)
_083_/X                                  10     13     -3 (VIOLATED)
clkbuf_2_1__f_clk/X                      10     13     -3 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/Y
 clkload1/Y
 clkload2/Y
 mem_i0_115/HI
 mem_i1_116/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 32
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 32
max fanout violation count 8
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 8
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
