
F411RE_Car_FW.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bca4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000087c  0800be44  0800be44  0001be44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c6c0  0800c6c0  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  0800c6c0  0800c6c0  0001c6c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c6c8  0800c6c8  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c6c8  0800c6c8  0001c6c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c6cc  0800c6cc  0001c6cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  0800c6d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009c70  200000a0  0800c770  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00003800  20009d10  0800c770  00029d10  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00062d00  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000095a0  00000000  00000000  00082dd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    0003396f  00000000  00000000  0008c370  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002228  00000000  00000000  000bfce0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00005fa8  00000000  00000000  000c1f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022b2c  00000000  00000000  000c7eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00048759  00000000  00000000  000ea9dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000b77c4  00000000  00000000  00133135  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  001ea8f9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008218  00000000  00000000  001ea94c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a0 	.word	0x200000a0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800be2c 	.word	0x0800be2c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000a4 	.word	0x200000a4
 80001dc:	0800be2c 	.word	0x0800be2c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <ADXL_ReadAcceleration>:

/**
 * @brief	Returns all axes acceleration in float variable in units of m/(s^2)
 */
void ADXL_ReadAcceleration(float *AccelerationX, float *AccelerationY, float *AccelerationZ)
{
 8000578:	b570      	push	{r4, r5, r6, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	4606      	mov	r6, r0
 800057e:	460d      	mov	r5, r1
 8000580:	4614      	mov	r4, r2
	/* Variable declaration */
	uint16_t RawAccelX, RawAccelY, RawAccelZ;

	/* Read FIFO/DATA registers */
	__ADXL_READMULTIBYTE_FIFO(&RawAccelX, &RawAccelY, &RawAccelZ);
 8000582:	a901      	add	r1, sp, #4
 8000584:	f10d 0206 	add.w	r2, sp, #6
 8000588:	f10d 0002 	add.w	r0, sp, #2
 800058c:	f000 f95c 	bl	8000848 <__ADXL_READMULTIBYTE_FIFO>

	/* Conversion from raw values to normal interpretation, and that value is multiplied with 4mg/LSB resolution */
	*AccelerationX = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelX))/1000.0f);
 8000590:	f8bd 3002 	ldrh.w	r3, [sp, #2]
 8000594:	eddf 6a20 	vldr	s13, [pc, #128]	; 8000618 <ADXL_ReadAcceleration+0xa0>
    if(value & 0x1000)
 8000598:	04d8      	lsls	r0, r3, #19
        return (-1 * temp);
 800059a:	bf44      	itt	mi
 800059c:	ea6f 43c3 	mvnmi.w	r3, r3, lsl #19
 80005a0:	ea6f 43d3 	mvnmi.w	r3, r3, lsr #19
	*AccelerationX = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelX))/1000.0f);
 80005a4:	ee07 3a90 	vmov	s15, r3
 80005a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80005ac:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80005b0:	ee67 7a87 	vmul.f32	s15, s15, s14
	*AccelerationY = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelY))/1000.0f);
 80005b4:	f8bd 3004 	ldrh.w	r3, [sp, #4]
	*AccelerationX = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelX))/1000.0f);
 80005b8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    if(value & 0x1000)
 80005bc:	04d9      	lsls	r1, r3, #19
        return (-1 * temp);
 80005be:	bf44      	itt	mi
 80005c0:	ea6f 43c3 	mvnmi.w	r3, r3, lsl #19
 80005c4:	ea6f 43d3 	mvnmi.w	r3, r3, lsr #19
	*AccelerationY = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelY))/1000.0f);
 80005c8:	ee07 3a90 	vmov	s15, r3
 80005cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	*AccelerationX = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelX))/1000.0f);
 80005d0:	ed86 7a00 	vstr	s14, [r6]
	*AccelerationY = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelY))/1000.0f);
 80005d4:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 80005d8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80005dc:	eddf 6a0e 	vldr	s13, [pc, #56]	; 8000618 <ADXL_ReadAcceleration+0xa0>
	*AccelerationZ = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelZ))/1000.0f);
 80005e0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
	*AccelerationY = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelY))/1000.0f);
 80005e4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
    if(value & 0x1000)
 80005e8:	04da      	lsls	r2, r3, #19
        return (-1 * temp);
 80005ea:	bf44      	itt	mi
 80005ec:	ea6f 43c3 	mvnmi.w	r3, r3, lsl #19
 80005f0:	ea6f 43d3 	mvnmi.w	r3, r3, lsr #19
	*AccelerationZ = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelZ))/1000.0f);
 80005f4:	ee07 3a90 	vmov	s15, r3
 80005f8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	*AccelerationY = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelY))/1000.0f);
 80005fc:	ed85 7a00 	vstr	s14, [r5]
	*AccelerationZ = (4.0f * (float)(ADXL_TwosComplement_13bits(RawAccelZ))/1000.0f);
 8000600:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8000604:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000608:	eddf 6a03 	vldr	s13, [pc, #12]	; 8000618 <ADXL_ReadAcceleration+0xa0>
 800060c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000610:	ed84 7a00 	vstr	s14, [r4]
}
 8000614:	b002      	add	sp, #8
 8000616:	bd70      	pop	{r4, r5, r6, pc}
 8000618:	447a0000 	.word	0x447a0000

0800061c <ADXL343_Init>:

/**
 * @brief 	Initializes the ADXL343 in Standby Mode
 */
void ADXL343_Init(void)
{
 800061c:	b508      	push	{r3, lr}
	/* Place device in STANDBY mode for configuration */
	__RESET_ADXL343_REGISTERS();
 800061e:	f000 f955 	bl	80008cc <__RESET_ADXL343_REGISTERS>
	
	/* Check accelerometer device/serial ID */
	if(__io_accelerometer_i2cReadRegister(REG_DEVID_BASE, NMAX_I2C_RETX) == 0xE5)
 8000622:	2101      	movs	r1, #1
 8000624:	2000      	movs	r0, #0
 8000626:	f000 f8b1 	bl	800078c <__io_accelerometer_i2cReadRegister>
 800062a:	28e5      	cmp	r0, #229	; 0xe5
 800062c:	d001      	beq.n	8000632 <ADXL343_Init+0x16>
	else
	{
#if defined(USE_VCOM)
		printf("Wrong Accelerometer ID detected\n\n");
#endif
		Error_Handler();
 800062e:	f001 fed3 	bl	80023d8 <Error_Handler>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_BW_RATE_BASE, NMAX_I2C_RETX);
 8000632:	2101      	movs	r1, #1
 8000634:	202c      	movs	r0, #44	; 0x2c
 8000636:	f000 f8a9 	bl	800078c <__io_accelerometer_i2cReadRegister>
	temp &= MSK_REG_BW_LOWPOWER;
 800063a:	f000 0010 	and.w	r0, r0, #16
	__io_accelerometer_i2cWriteRegister(REG_BW_RATE_BASE, temp, NMAX_I2C_RETX);
 800063e:	f040 0108 	orr.w	r1, r0, #8
 8000642:	2201      	movs	r2, #1
 8000644:	202c      	movs	r0, #44	; 0x2c
 8000646:	f000 f847 	bl	80006d8 <__io_accelerometer_i2cWriteRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_BW_RATE_BASE, NMAX_I2C_RETX);
 800064a:	2101      	movs	r1, #1
 800064c:	202c      	movs	r0, #44	; 0x2c
 800064e:	f000 f89d 	bl	800078c <__io_accelerometer_i2cReadRegister>
		temp |= MSK_REG_BW_LOWPOWER;
 8000652:	f040 0010 	orr.w	r0, r0, #16
	__io_accelerometer_i2cWriteRegister(REG_BW_RATE_BASE, temp, NMAX_I2C_RETX);
 8000656:	2201      	movs	r2, #1
 8000658:	b2c1      	uxtb	r1, r0
 800065a:	202c      	movs	r0, #44	; 0x2c
 800065c:	f000 f83c 	bl	80006d8 <__io_accelerometer_i2cWriteRegister>
	uint8_t retval = __io_accelerometer_i2cReadRegister(REG_INT_SOURCE_BASE, NMAX_I2C_RETX);
 8000660:	2101      	movs	r1, #1
 8000662:	2030      	movs	r0, #48	; 0x30
 8000664:	f000 f892 	bl	800078c <__io_accelerometer_i2cReadRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_DATA_FORMAT_BASE, NMAX_I2C_RETX);
 8000668:	2101      	movs	r1, #1
 800066a:	2031      	movs	r0, #49	; 0x31
 800066c:	f000 f88e 	bl	800078c <__io_accelerometer_i2cReadRegister>
		temp |= MSK_DATA_FORMAT_FULL_RES;
 8000670:	f040 0008 	orr.w	r0, r0, #8
	__io_accelerometer_i2cWriteRegister(REG_DATA_FORMAT_BASE, temp, NMAX_I2C_RETX);
 8000674:	b2c1      	uxtb	r1, r0
 8000676:	2201      	movs	r2, #1
 8000678:	2031      	movs	r0, #49	; 0x31
 800067a:	f000 f82d 	bl	80006d8 <__io_accelerometer_i2cWriteRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_DATA_FORMAT_BASE, NMAX_I2C_RETX);
 800067e:	2101      	movs	r1, #1
 8000680:	2031      	movs	r0, #49	; 0x31
 8000682:	f000 f883 	bl	800078c <__io_accelerometer_i2cReadRegister>
	temp = ((temp & ~(0x03)) | ((uint8_t)xRange));
 8000686:	f040 0003 	orr.w	r0, r0, #3
	__io_accelerometer_i2cWriteRegister(REG_DATA_FORMAT_BASE, temp, NMAX_I2C_RETX);
 800068a:	b2c1      	uxtb	r1, r0
 800068c:	2201      	movs	r2, #1
 800068e:	2031      	movs	r0, #49	; 0x31
 8000690:	f000 f822 	bl	80006d8 <__io_accelerometer_i2cWriteRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_INT_MAP_BASE, NMAX_I2C_RETX);
 8000694:	2101      	movs	r1, #1
 8000696:	202f      	movs	r0, #47	; 0x2f
 8000698:	f000 f878 	bl	800078c <__io_accelerometer_i2cReadRegister>
	__io_accelerometer_i2cWriteRegister(REG_INT_MAP_BASE, temp, NMAX_I2C_RETX);
 800069c:	2201      	movs	r2, #1
 800069e:	f000 017f 	and.w	r1, r0, #127	; 0x7f
 80006a2:	202f      	movs	r0, #47	; 0x2f
 80006a4:	f000 f818 	bl	80006d8 <__io_accelerometer_i2cWriteRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_FIFO_CTL_BASE, NMAX_I2C_RETX);
 80006a8:	2101      	movs	r1, #1
 80006aa:	2038      	movs	r0, #56	; 0x38
 80006ac:	f000 f86e 	bl	800078c <__io_accelerometer_i2cReadRegister>
	__io_accelerometer_i2cWriteRegister(REG_FIFO_CTL_BASE, temp, NMAX_I2C_RETX);
 80006b0:	2201      	movs	r2, #1
 80006b2:	f000 013f 	and.w	r1, r0, #63	; 0x3f
 80006b6:	2038      	movs	r0, #56	; 0x38
 80006b8:	f000 f80e 	bl	80006d8 <__io_accelerometer_i2cWriteRegister>
	uint8_t temp = __io_accelerometer_i2cReadRegister(REG_POWER_CTL_BASE, NMAX_I2C_RETX);
 80006bc:	2101      	movs	r1, #1
 80006be:	202d      	movs	r0, #45	; 0x2d
 80006c0:	f000 f864 	bl	800078c <__io_accelerometer_i2cReadRegister>
		temp |= MSK_POWER_CTL_MEASURE;
 80006c4:	f040 0008 	orr.w	r0, r0, #8
	__io_accelerometer_i2cWriteRegister(REG_POWER_CTL_BASE, temp, NMAX_I2C_RETX);
 80006c8:	b2c1      	uxtb	r1, r0
/*--- END OF CUSTOM ADXL343 CONFIGURATION TO MEASURE ACCELERATION FROM FIFO ---*/
	
	/* Place device in non STANDBY mode */
	Accelerometer_SetMeasurementMode(A_ENABLE);
	
}
 80006ca:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	__io_accelerometer_i2cWriteRegister(REG_POWER_CTL_BASE, temp, NMAX_I2C_RETX);
 80006ce:	2201      	movs	r2, #1
 80006d0:	202d      	movs	r0, #45	; 0x2d
 80006d2:	f000 b801 	b.w	80006d8 <__io_accelerometer_i2cWriteRegister>
 80006d6:	bf00      	nop

080006d8 <__io_accelerometer_i2cWriteRegister>:
 * @param      cRegAddress: Address of internal register to write into (8-bit internal address)
 *                   pData: 8-bit data to write
 *        nRetransmissions: Number of retransmissions to perform if a NACK occurs at each try
 */
void __io_accelerometer_i2cWriteRegister(uint8_t cRegAddress, uint8_t pData, uint8_t nRetransmissions)
{
 80006d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80006dc:	b087      	sub	sp, #28
	uint8_t pTxBuff[1] = {pData};

	/* timeout counter variable */
	volatile uint8_t i2c_current_retx = 0;
 80006de:	2500      	movs	r5, #0
	do
	{
		i2c_process_status = SUCCESS;

		/* i2c single byte write operation */
		if(HAL_I2C_Mem_Write(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pTxBuff, 1, i2cTimeout) != HAL_OK)
 80006e0:	4c28      	ldr	r4, [pc, #160]	; (8000784 <__io_accelerometer_i2cWriteRegister+0xac>)
		}

		/* If I2C is BUSY even after 16000 CPU cycles */
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
		{
			printf("I2C Bus still busy\n");
 80006e2:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 8000788 <__io_accelerometer_i2cWriteRegister+0xb0>
	uint8_t pTxBuff[1] = {pData};
 80006e6:	f88d 1010 	strb.w	r1, [sp, #16]
	volatile uint8_t i2c_current_retx = 0;
 80006ea:	4606      	mov	r6, r0
{
 80006ec:	4690      	mov	r8, r2
	volatile uint8_t i2c_current_retx = 0;
 80006ee:	f88d 5012 	strb.w	r5, [sp, #18]
 80006f2:	af04      	add	r7, sp, #16
		if(HAL_I2C_Mem_Write(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pTxBuff, 1, i2cTimeout) != HAL_OK)
 80006f4:	2232      	movs	r2, #50	; 0x32
 80006f6:	2301      	movs	r3, #1
 80006f8:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80006fc:	9700      	str	r7, [sp, #0]
 80006fe:	4632      	mov	r2, r6
 8000700:	21a6      	movs	r1, #166	; 0xa6
 8000702:	4620      	mov	r0, r4
		i2c_process_status = SUCCESS;
 8000704:	f88d 5013 	strb.w	r5, [sp, #19]
		if(HAL_I2C_Mem_Write(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pTxBuff, 1, i2cTimeout) != HAL_OK)
 8000708:	f003 ff06 	bl	8004518 <HAL_I2C_Mem_Write>
 800070c:	bbb8      	cbnz	r0, 800077e <__io_accelerometer_i2cWriteRegister+0xa6>
		volatile uint32_t errorhandler_counter = 0;
 800070e:	9505      	str	r5, [sp, #20]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 15999))
 8000710:	e006      	b.n	8000720 <__io_accelerometer_i2cWriteRegister+0x48>
 8000712:	9b05      	ldr	r3, [sp, #20]
 8000714:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000718:	d207      	bcs.n	800072a <__io_accelerometer_i2cWriteRegister+0x52>
			errorhandler_counter++;
 800071a:	9b05      	ldr	r3, [sp, #20]
 800071c:	3301      	adds	r3, #1
 800071e:	9305      	str	r3, [sp, #20]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 15999))
 8000720:	4620      	mov	r0, r4
 8000722:	f004 ffe7 	bl	80056f4 <HAL_I2C_GetState>
 8000726:	2820      	cmp	r0, #32
 8000728:	d1f3      	bne.n	8000712 <__io_accelerometer_i2cWriteRegister+0x3a>
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 800072a:	9b05      	ldr	r3, [sp, #20]
 800072c:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8000730:	d21a      	bcs.n	8000768 <__io_accelerometer_i2cWriteRegister+0x90>
			Error_Handler();
		}

		/* Counter to ensure repeating transaction only happens up to nRetransmissions */
		i2c_current_retx++;
 8000732:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8000736:	3301      	adds	r3, #1
 8000738:	b2db      	uxtb	r3, r3

  /* When Acknowledge failure occurs (Slave did not acknowledge it's address)
     Master restarts communication up to nRetransmissions */
	}
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 800073a:	4620      	mov	r0, r4
		i2c_current_retx++;
 800073c:	f88d 3012 	strb.w	r3, [sp, #18]
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 8000740:	f004 ffdc 	bl	80056fc <HAL_I2C_GetError>
 8000744:	2804      	cmp	r0, #4
 8000746:	d00a      	beq.n	800075e <__io_accelerometer_i2cWriteRegister+0x86>
		((i2c_process_status == ERROR) && (i2c_current_retx <= N_ERROR_RETX)));
 8000748:	f89d 3013 	ldrb.w	r3, [sp, #19]
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 800074c:	2b01      	cmp	r3, #1
 800074e:	d103      	bne.n	8000758 <__io_accelerometer_i2cWriteRegister+0x80>
		((i2c_process_status == ERROR) && (i2c_current_retx <= N_ERROR_RETX)));
 8000750:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8000754:	2b05      	cmp	r3, #5
 8000756:	d9cd      	bls.n	80006f4 <__io_accelerometer_i2cWriteRegister+0x1c>

}
 8000758:	b007      	add	sp, #28
 800075a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 800075e:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8000762:	4543      	cmp	r3, r8
 8000764:	d9c6      	bls.n	80006f4 <__io_accelerometer_i2cWriteRegister+0x1c>
 8000766:	e7ef      	b.n	8000748 <__io_accelerometer_i2cWriteRegister+0x70>
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 8000768:	4620      	mov	r0, r4
 800076a:	f004 ffc3 	bl	80056f4 <HAL_I2C_GetState>
 800076e:	2820      	cmp	r0, #32
 8000770:	d0df      	beq.n	8000732 <__io_accelerometer_i2cWriteRegister+0x5a>
			printf("I2C Bus still busy\n");
 8000772:	4648      	mov	r0, r9
 8000774:	f00a fc14 	bl	800afa0 <puts>
			Error_Handler();
 8000778:	f001 fe2e 	bl	80023d8 <Error_Handler>
 800077c:	e7d9      	b.n	8000732 <__io_accelerometer_i2cWriteRegister+0x5a>
			Error_Handler();
 800077e:	f001 fe2b 	bl	80023d8 <Error_Handler>
 8000782:	e7c4      	b.n	800070e <__io_accelerometer_i2cWriteRegister+0x36>
 8000784:	20009aa4 	.word	0x20009aa4
 8000788:	0800beac 	.word	0x0800beac

0800078c <__io_accelerometer_i2cReadRegister>:
 * @brief Reads data from the ADXL343's internal register
 * @param      cRegAddress: Address of internal register to read from (8-bit internal address)
 *        nRetransmissions: Number of retransmissions to perform if a NACK occurs at each try
 */
uint8_t __io_accelerometer_i2cReadRegister(uint8_t cRegAddress, uint8_t nRetransmissions)
{
 800078c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000790:	b087      	sub	sp, #28
	uint8_t pRxBuff[1] = {0x00};
 8000792:	2500      	movs	r5, #0
	do
	{
		i2c_process_status = SUCCESS;

		/* i2c single byte read operation */
		if(HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pRxBuff, 1, i2cTimeout) != HAL_OK)
 8000794:	4c2a      	ldr	r4, [pc, #168]	; (8000840 <__io_accelerometer_i2cReadRegister+0xb4>)
		}

		/* If I2C is BUSY even after 16000 CPU cycles */
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
		{
			printf("I2C Bus still busy\n");
 8000796:	f8df 90ac 	ldr.w	r9, [pc, #172]	; 8000844 <__io_accelerometer_i2cReadRegister+0xb8>
	uint8_t pRxBuff[1] = {0x00};
 800079a:	f88d 5010 	strb.w	r5, [sp, #16]
	volatile uint8_t i2c_current_retx = 0;
 800079e:	4606      	mov	r6, r0
{
 80007a0:	4688      	mov	r8, r1
	volatile uint8_t i2c_current_retx = 0;
 80007a2:	f88d 5012 	strb.w	r5, [sp, #18]
 80007a6:	af04      	add	r7, sp, #16
		if(HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pRxBuff, 1, i2cTimeout) != HAL_OK)
 80007a8:	2232      	movs	r2, #50	; 0x32
 80007aa:	2301      	movs	r3, #1
 80007ac:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80007b0:	9700      	str	r7, [sp, #0]
 80007b2:	4632      	mov	r2, r6
 80007b4:	21a6      	movs	r1, #166	; 0xa6
 80007b6:	4620      	mov	r0, r4
		i2c_process_status = SUCCESS;
 80007b8:	f88d 5013 	strb.w	r5, [sp, #19]
		if(HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, cRegAddress, cRegisterSize, (uint8_t*)pRxBuff, 1, i2cTimeout) != HAL_OK)
 80007bc:	f003 ffaa 	bl	8004714 <HAL_I2C_Mem_Read>
 80007c0:	2800      	cmp	r0, #0
 80007c2:	d139      	bne.n	8000838 <__io_accelerometer_i2cReadRegister+0xac>
		volatile uint32_t errorhandler_counter = 0;
 80007c4:	9505      	str	r5, [sp, #20]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 15999))
 80007c6:	e006      	b.n	80007d6 <__io_accelerometer_i2cReadRegister+0x4a>
 80007c8:	9b05      	ldr	r3, [sp, #20]
 80007ca:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80007ce:	d207      	bcs.n	80007e0 <__io_accelerometer_i2cReadRegister+0x54>
			errorhandler_counter++;
 80007d0:	9b05      	ldr	r3, [sp, #20]
 80007d2:	3301      	adds	r3, #1
 80007d4:	9305      	str	r3, [sp, #20]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 15999))
 80007d6:	4620      	mov	r0, r4
 80007d8:	f004 ff8c 	bl	80056f4 <HAL_I2C_GetState>
 80007dc:	2820      	cmp	r0, #32
 80007de:	d1f3      	bne.n	80007c8 <__io_accelerometer_i2cReadRegister+0x3c>
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 80007e0:	9b05      	ldr	r3, [sp, #20]
 80007e2:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 80007e6:	d21c      	bcs.n	8000822 <__io_accelerometer_i2cReadRegister+0x96>
			Error_Handler();
		}

		/* Counter to ensure repeating transaction only happens up to nRetransmissions */
		i2c_current_retx++;
 80007e8:	f89d 3012 	ldrb.w	r3, [sp, #18]
 80007ec:	3301      	adds	r3, #1
 80007ee:	b2db      	uxtb	r3, r3

		/* When Acknowledge failure occurs (Slave did not acknowledge it's address)
       Master restarts communication up to nRetransmissions */
	}
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 80007f0:	4620      	mov	r0, r4
		i2c_current_retx++;
 80007f2:	f88d 3012 	strb.w	r3, [sp, #18]
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 80007f6:	f004 ff81 	bl	80056fc <HAL_I2C_GetError>
 80007fa:	2804      	cmp	r0, #4
 80007fc:	d00c      	beq.n	8000818 <__io_accelerometer_i2cReadRegister+0x8c>
		((i2c_process_status == ERROR) && (i2c_current_retx <= N_ERROR_RETX)));
 80007fe:	f89d 3013 	ldrb.w	r3, [sp, #19]
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 8000802:	2b01      	cmp	r3, #1
 8000804:	d103      	bne.n	800080e <__io_accelerometer_i2cReadRegister+0x82>
		((i2c_process_status == ERROR) && (i2c_current_retx <= N_ERROR_RETX)));
 8000806:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800080a:	2b05      	cmp	r3, #5
 800080c:	d9cc      	bls.n	80007a8 <__io_accelerometer_i2cReadRegister+0x1c>

	/* Return 8-bit value read from internal register */
	return pRxBuff[0];

}
 800080e:	f89d 0010 	ldrb.w	r0, [sp, #16]
 8000812:	b007      	add	sp, #28
 8000814:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	while(((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF) && (i2c_current_retx <= nRetransmissions)) ||\
 8000818:	f89d 3012 	ldrb.w	r3, [sp, #18]
 800081c:	4543      	cmp	r3, r8
 800081e:	d9c3      	bls.n	80007a8 <__io_accelerometer_i2cReadRegister+0x1c>
 8000820:	e7ed      	b.n	80007fe <__io_accelerometer_i2cReadRegister+0x72>
		if((errorhandler_counter >= 16000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 8000822:	4620      	mov	r0, r4
 8000824:	f004 ff66 	bl	80056f4 <HAL_I2C_GetState>
 8000828:	2820      	cmp	r0, #32
 800082a:	d0dd      	beq.n	80007e8 <__io_accelerometer_i2cReadRegister+0x5c>
			printf("I2C Bus still busy\n");
 800082c:	4648      	mov	r0, r9
 800082e:	f00a fbb7 	bl	800afa0 <puts>
			Error_Handler();
 8000832:	f001 fdd1 	bl	80023d8 <Error_Handler>
 8000836:	e7d7      	b.n	80007e8 <__io_accelerometer_i2cReadRegister+0x5c>
			Error_Handler();
 8000838:	f001 fdce 	bl	80023d8 <Error_Handler>
 800083c:	e7c2      	b.n	80007c4 <__io_accelerometer_i2cReadRegister+0x38>
 800083e:	bf00      	nop
 8000840:	20009aa4 	.word	0x20009aa4
 8000844:	0800beac 	.word	0x0800beac

08000848 <__ADXL_READMULTIBYTE_FIFO>:
 * @brief 	Reads data from the ADXL343's internal register
 * @param   Pointer to variables that will hold raw 16-bit acceleration values
 * @note	To be used with reading Accelerometer FIFO/Data Registers
 */
void __ADXL_READMULTIBYTE_FIFO(uint16_t *DataX, uint16_t *DataY, uint16_t *DataZ)
{
 8000848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800084a:	b087      	sub	sp, #28
	uint8_t pRxBuff[6] = {0x00};		/* Store received bytes in this array/buffer */
	HAL_StatusTypeDef l_status;			/* Used to check if HAL operations were successful or not */
	uint8_t RxLen = 6;					/* Number of bytes to be received in I2C operation */

	/* Perform I2C Memory Read operation. 0x32 represents address of DATAX0 register. */
	HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, ((uint8_t)0x32), cRegisterSize, (uint8_t*)pRxBuff, RxLen, i2cTimeout);
 800084c:	2332      	movs	r3, #50	; 0x32
 800084e:	f04f 0c06 	mov.w	ip, #6
 8000852:	ac04      	add	r4, sp, #16
 8000854:	e9cd 4c00 	strd	r4, ip, [sp]
 8000858:	9302      	str	r3, [sp, #8]
{
 800085a:	2400      	movs	r4, #0
 800085c:	4607      	mov	r7, r0
 800085e:	460e      	mov	r6, r1
	HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, ((uint8_t)0x32), cRegisterSize, (uint8_t*)pRxBuff, RxLen, i2cTimeout);
 8000860:	4818      	ldr	r0, [pc, #96]	; (80008c4 <__ADXL_READMULTIBYTE_FIFO+0x7c>)
	uint8_t pRxBuff[6] = {0x00};		/* Store received bytes in this array/buffer */
 8000862:	9404      	str	r4, [sp, #16]
{
 8000864:	4615      	mov	r5, r2
	HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, ((uint8_t)0x32), cRegisterSize, (uint8_t*)pRxBuff, RxLen, i2cTimeout);
 8000866:	21a6      	movs	r1, #166	; 0xa6
 8000868:	461a      	mov	r2, r3
 800086a:	2301      	movs	r3, #1
	uint8_t pRxBuff[6] = {0x00};		/* Store received bytes in this array/buffer */
 800086c:	f8ad 4014 	strh.w	r4, [sp, #20]
	HAL_I2C_Mem_Read(&hi2c1, ACCELEROMETER_ADDRESS, ((uint8_t)0x32), cRegisterSize, (uint8_t*)pRxBuff, RxLen, i2cTimeout);
 8000870:	f003 ff50 	bl	8004714 <HAL_I2C_Mem_Read>

	/* Ensure HAL terminated/executed successfully */
	assert_param(l_status == HAL_OK);

	/* Wait until I2C bus is ready, and check if an ACK was received or not afterwards */
	while(HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY);
 8000874:	4c13      	ldr	r4, [pc, #76]	; (80008c4 <__ADXL_READMULTIBYTE_FIFO+0x7c>)
 8000876:	4620      	mov	r0, r4
 8000878:	f004 ff3c 	bl	80056f4 <HAL_I2C_GetState>
 800087c:	2820      	cmp	r0, #32
 800087e:	d1fa      	bne.n	8000876 <__ADXL_READMULTIBYTE_FIFO+0x2e>
	assert_param(HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF);
 8000880:	4810      	ldr	r0, [pc, #64]	; (80008c4 <__ADXL_READMULTIBYTE_FIFO+0x7c>)
 8000882:	f004 ff3b 	bl	80056fc <HAL_I2C_GetError>
 8000886:	2804      	cmp	r0, #4
 8000888:	d016      	beq.n	80008b8 <__ADXL_READMULTIBYTE_FIFO+0x70>

	/* Assign passed input arguments the raw acceleration values for each axes */
	*DataX = (((uint16_t)pRxBuff[1] << 8) | pRxBuff[0]);
	*DataY = (((uint16_t)pRxBuff[3] << 8) | pRxBuff[2]);
 800088a:	f89d 3013 	ldrb.w	r3, [sp, #19]
 800088e:	f89d 2012 	ldrb.w	r2, [sp, #18]
	*DataX = (((uint16_t)pRxBuff[1] << 8) | pRxBuff[0]);
 8000892:	f89d 4011 	ldrb.w	r4, [sp, #17]
 8000896:	f89d 1010 	ldrb.w	r1, [sp, #16]
	*DataZ = (((uint16_t)pRxBuff[5] << 8) | pRxBuff[4]);
 800089a:	f89d 0015 	ldrb.w	r0, [sp, #21]
	*DataY = (((uint16_t)pRxBuff[3] << 8) | pRxBuff[2]);
 800089e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	*DataZ = (((uint16_t)pRxBuff[5] << 8) | pRxBuff[4]);
 80008a2:	f89d 3014 	ldrb.w	r3, [sp, #20]
	*DataX = (((uint16_t)pRxBuff[1] << 8) | pRxBuff[0]);
 80008a6:	ea41 2104 	orr.w	r1, r1, r4, lsl #8
	*DataZ = (((uint16_t)pRxBuff[5] << 8) | pRxBuff[4]);
 80008aa:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	*DataX = (((uint16_t)pRxBuff[1] << 8) | pRxBuff[0]);
 80008ae:	8039      	strh	r1, [r7, #0]
	*DataY = (((uint16_t)pRxBuff[3] << 8) | pRxBuff[2]);
 80008b0:	8032      	strh	r2, [r6, #0]
	*DataZ = (((uint16_t)pRxBuff[5] << 8) | pRxBuff[4]);
 80008b2:	802b      	strh	r3, [r5, #0]
}
 80008b4:	b007      	add	sp, #28
 80008b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	assert_param(HAL_I2C_GetError(&hi2c1) != HAL_I2C_ERROR_AF);
 80008b8:	4803      	ldr	r0, [pc, #12]	; (80008c8 <__ADXL_READMULTIBYTE_FIFO+0x80>)
 80008ba:	f44f 7188 	mov.w	r1, #272	; 0x110
 80008be:	f001 fd8d 	bl	80023dc <assert_failed>
 80008c2:	e7e2      	b.n	800088a <__ADXL_READMULTIBYTE_FIFO+0x42>
 80008c4:	20009aa4 	.word	0x20009aa4
 80008c8:	0800bec0 	.word	0x0800bec0

080008cc <__RESET_ADXL343_REGISTERS>:

/**
 * @brief Resets all the ADXL343 registers to reset values
 *        Check page 21 of the datasheet for its reset values
 */
void __RESET_ADXL343_REGISTERS(void){
 80008cc:	b530      	push	{r4, r5, lr}
	{
		i2c_process_status = SUCCESS;

		/* Perform multiple byte write to reset all the registers */
		HAL_StatusTypeDef l_status;
		l_status = HAL_I2C_Master_Transmit(&hi2c1, ACCELEROMETER_ADDRESS, (uint8_t*)ResetValues, cTotalAccelerometerRegisters + 1, i2cTimeout);
 80008ce:	4c1d      	ldr	r4, [pc, #116]	; (8000944 <__RESET_ADXL343_REGISTERS+0x78>)
void __RESET_ADXL343_REGISTERS(void){
 80008d0:	b085      	sub	sp, #20

		/* Will be used for a ~3.5ms counter */
		volatile uint32_t errorhandler_counter = 0;

		/* Wait for i2c bus to become available */
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 55999))
 80008d2:	f64d 25bf 	movw	r5, #55999	; 0xdabf
		l_status = HAL_I2C_Master_Transmit(&hi2c1, ACCELEROMETER_ADDRESS, (uint8_t*)ResetValues, cTotalAccelerometerRegisters + 1, i2cTimeout);
 80008d6:	2332      	movs	r3, #50	; 0x32
		i2c_process_status = SUCCESS;
 80008d8:	2100      	movs	r1, #0
		l_status = HAL_I2C_Master_Transmit(&hi2c1, ACCELEROMETER_ADDRESS, (uint8_t*)ResetValues, cTotalAccelerometerRegisters + 1, i2cTimeout);
 80008da:	9300      	str	r3, [sp, #0]
		i2c_process_status = SUCCESS;
 80008dc:	f88d 100b 	strb.w	r1, [sp, #11]
		l_status = HAL_I2C_Master_Transmit(&hi2c1, ACCELEROMETER_ADDRESS, (uint8_t*)ResetValues, cTotalAccelerometerRegisters + 1, i2cTimeout);
 80008e0:	4a19      	ldr	r2, [pc, #100]	; (8000948 <__RESET_ADXL343_REGISTERS+0x7c>)
 80008e2:	231e      	movs	r3, #30
 80008e4:	21a6      	movs	r1, #166	; 0xa6
 80008e6:	4620      	mov	r0, r4
 80008e8:	f003 fcce 	bl	8004288 <HAL_I2C_Master_Transmit>
		if(l_status != HAL_OK)
 80008ec:	bb30      	cbnz	r0, 800093c <__RESET_ADXL343_REGISTERS+0x70>
		volatile uint32_t errorhandler_counter = 0;
 80008ee:	2300      	movs	r3, #0
 80008f0:	9303      	str	r3, [sp, #12]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 55999))
 80008f2:	e005      	b.n	8000900 <__RESET_ADXL343_REGISTERS+0x34>
 80008f4:	9b03      	ldr	r3, [sp, #12]
 80008f6:	42ab      	cmp	r3, r5
 80008f8:	d807      	bhi.n	800090a <__RESET_ADXL343_REGISTERS+0x3e>
		{
			errorhandler_counter++;
 80008fa:	9b03      	ldr	r3, [sp, #12]
 80008fc:	3301      	adds	r3, #1
 80008fe:	9303      	str	r3, [sp, #12]
		while((HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY) && (errorhandler_counter <= 55999))
 8000900:	4620      	mov	r0, r4
 8000902:	f004 fef7 	bl	80056f4 <HAL_I2C_GetState>
 8000906:	2820      	cmp	r0, #32
 8000908:	d1f4      	bne.n	80008f4 <__RESET_ADXL343_REGISTERS+0x28>
		}

		/* If I2C bus is still BUSY after 56000 CPU cycles */
		if((errorhandler_counter >= 56000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 800090a:	9b03      	ldr	r3, [sp, #12]
 800090c:	42ab      	cmp	r3, r5
 800090e:	d80a      	bhi.n	8000926 <__RESET_ADXL343_REGISTERS+0x5a>
			Error_Handler();
		}

		/* Repeat transmission until an ACK signal is received */
	}
	while((HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)||(i2c_process_status == ERROR));
 8000910:	4620      	mov	r0, r4
 8000912:	f004 fef3 	bl	80056fc <HAL_I2C_GetError>
 8000916:	2804      	cmp	r0, #4
 8000918:	d0dd      	beq.n	80008d6 <__RESET_ADXL343_REGISTERS+0xa>
 800091a:	f89d 300b 	ldrb.w	r3, [sp, #11]
 800091e:	2b01      	cmp	r3, #1
 8000920:	d0d9      	beq.n	80008d6 <__RESET_ADXL343_REGISTERS+0xa>

}
 8000922:	b005      	add	sp, #20
 8000924:	bd30      	pop	{r4, r5, pc}
		if((errorhandler_counter >= 56000) && (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY))
 8000926:	4620      	mov	r0, r4
 8000928:	f004 fee4 	bl	80056f4 <HAL_I2C_GetState>
 800092c:	2820      	cmp	r0, #32
 800092e:	d0ef      	beq.n	8000910 <__RESET_ADXL343_REGISTERS+0x44>
			printf("I2C Bus still busy\n");
 8000930:	4806      	ldr	r0, [pc, #24]	; (800094c <__RESET_ADXL343_REGISTERS+0x80>)
 8000932:	f00a fb35 	bl	800afa0 <puts>
			Error_Handler();
 8000936:	f001 fd4f 	bl	80023d8 <Error_Handler>
 800093a:	e7e9      	b.n	8000910 <__RESET_ADXL343_REGISTERS+0x44>
			Error_Handler();
 800093c:	f001 fd4c 	bl	80023d8 <Error_Handler>
 8000940:	e7d5      	b.n	80008ee <__RESET_ADXL343_REGISTERS+0x22>
 8000942:	bf00      	nop
 8000944:	20009aa4 	.word	0x20009aa4
 8000948:	0800bee8 	.word	0x0800bee8
 800094c:	0800beac 	.word	0x0800beac

08000950 <Motor_Init>:
 * @note
 */
void Motor_Init(void)
{
	/* Initialize hardware layer (motor shield driver) */
	__MOTOR_HWInit();
 8000950:	f000 b954 	b.w	8000bfc <__MOTOR_HWInit>

08000954 <Car_ConfigDirection>:
	{
		__MOTOR_ConfigureAllWheelSpeed(SPEED_CAR_SLOW_PERCENTAGE);
	}
#endif

	switch(CarDirection)
 8000954:	2804      	cmp	r0, #4
 8000956:	f200 808e 	bhi.w	8000a76 <Car_ConfigDirection+0x122>
 800095a:	e8df f000 	tbb	[pc, r0]
 800095e:	3317      	.short	0x3317
 8000960:	684f      	.short	0x684f
 8000962:	03          	.byte	0x03
 8000963:	00          	.byte	0x00
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000964:	4b45      	ldr	r3, [pc, #276]	; (8000a7c <Car_ConfigDirection+0x128>)
 8000966:	781a      	ldrb	r2, [r3, #0]
 8000968:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 800096c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 800096e:	781a      	ldrb	r2, [r3, #0]
 8000970:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000974:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000976:	781a      	ldrb	r2, [r3, #0]
 8000978:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 800097c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 800097e:	781a      	ldrb	r2, [r3, #0]
 8000980:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000984:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000986:	7818      	ldrb	r0, [r3, #0]
 8000988:	f000 b964 	b.w	8000c54 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 800098c:	4b3b      	ldr	r3, [pc, #236]	; (8000a7c <Car_ConfigDirection+0x128>)
 800098e:	781a      	ldrb	r2, [r3, #0]
 8000990:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000994:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000996:	781a      	ldrb	r2, [r3, #0]
 8000998:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 800099c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN4_BITMASK;
 800099e:	781a      	ldrb	r2, [r3, #0]
 80009a0:	f042 0208 	orr.w	r2, r2, #8
 80009a4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 80009a6:	781a      	ldrb	r2, [r3, #0]
 80009a8:	f002 027d 	and.w	r2, r2, #125	; 0x7d
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 80009ac:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 80009ae:	781a      	ldrb	r2, [r3, #0]
 80009b0:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 80009b4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN3_BITMASK;
 80009b6:	781a      	ldrb	r2, [r3, #0]
 80009b8:	f042 0201 	orr.w	r2, r2, #1
 80009bc:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 80009be:	7818      	ldrb	r0, [r3, #0]
 80009c0:	f000 b948 	b.w	8000c54 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 80009c4:	4b2d      	ldr	r3, [pc, #180]	; (8000a7c <Car_ConfigDirection+0x128>)
 80009c6:	781a      	ldrb	r2, [r3, #0]
 80009c8:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 80009cc:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN1_BITMASK;
 80009ce:	781a      	ldrb	r2, [r3, #0]
 80009d0:	f042 0220 	orr.w	r2, r2, #32
 80009d4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 80009d6:	781a      	ldrb	r2, [r3, #0]
 80009d8:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 80009dc:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 80009de:	781a      	ldrb	r2, [r3, #0]
 80009e0:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 80009e4:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 80009e6:	781a      	ldrb	r2, [r3, #0]
 80009e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80009ec:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 80009ee:	781a      	ldrb	r2, [r3, #0]
 80009f0:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 80009f4:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 80009f6:	7818      	ldrb	r0, [r3, #0]
 80009f8:	f000 b92c 	b.w	8000c54 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 80009fc:	4b1f      	ldr	r3, [pc, #124]	; (8000a7c <Car_ConfigDirection+0x128>)
 80009fe:	781a      	ldrb	r2, [r3, #0]
 8000a00:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000a04:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN1_BITMASK;
 8000a06:	781a      	ldrb	r2, [r3, #0]
 8000a08:	f042 0220 	orr.w	r2, r2, #32
 8000a0c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000a0e:	781a      	ldrb	r2, [r3, #0]
 8000a10:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000a14:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN4_BITMASK;
 8000a16:	781a      	ldrb	r2, [r3, #0]
 8000a18:	f042 0208 	orr.w	r2, r2, #8
 8000a1c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000a1e:	781a      	ldrb	r2, [r3, #0]
 8000a20:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000a24:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 8000a26:	781a      	ldrb	r2, [r3, #0]
 8000a28:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000a2c:	e7be      	b.n	80009ac <Car_ConfigDirection+0x58>
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000a2e:	4b13      	ldr	r3, [pc, #76]	; (8000a7c <Car_ConfigDirection+0x128>)
 8000a30:	781a      	ldrb	r2, [r3, #0]
 8000a32:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000a36:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN2_BITMASK;
 8000a38:	781a      	ldrb	r2, [r3, #0]
 8000a3a:	f042 0210 	orr.w	r2, r2, #16
 8000a3e:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000a40:	781a      	ldrb	r2, [r3, #0]
 8000a42:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000a46:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN3_BITMASK;
 8000a48:	781a      	ldrb	r2, [r3, #0]
 8000a4a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000a4e:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000a50:	781a      	ldrb	r2, [r3, #0]
 8000a52:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000a56:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN2_BITMASK;
 8000a58:	781a      	ldrb	r2, [r3, #0]
 8000a5a:	f042 0202 	orr.w	r2, r2, #2
 8000a5e:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000a60:	781a      	ldrb	r2, [r3, #0]
 8000a62:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000a66:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN4_BITMASK;
 8000a68:	781a      	ldrb	r2, [r3, #0]
 8000a6a:	f042 0204 	orr.w	r2, r2, #4
 8000a6e:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000a70:	7818      	ldrb	r0, [r3, #0]
 8000a72:	f000 b8ef 	b.w	8000c54 <__MOTOR_SetShiftRegister>
 8000a76:	4b01      	ldr	r3, [pc, #4]	; (8000a7c <Car_ConfigDirection+0x128>)
 8000a78:	e785      	b.n	8000986 <Car_ConfigDirection+0x32>
 8000a7a:	bf00      	nop
 8000a7c:	200000bc 	.word	0x200000bc

08000a80 <__TEST_MOTOR_AlternateWheel>:
/**
 * @brief	Test code to check each wheel configuration and sequence
 */
void __TEST_MOTOR_AlternateWheel(uint32_t Counter)
{
	switch(Counter % 9)
 8000a80:	4b5c      	ldr	r3, [pc, #368]	; (8000bf4 <__TEST_MOTOR_AlternateWheel+0x174>)
 8000a82:	fba3 2300 	umull	r2, r3, r3, r0
 8000a86:	085b      	lsrs	r3, r3, #1
 8000a88:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 8000a8c:	1ac0      	subs	r0, r0, r3
 8000a8e:	3801      	subs	r0, #1
 8000a90:	2807      	cmp	r0, #7
 8000a92:	f200 80a5 	bhi.w	8000be0 <__TEST_MOTOR_AlternateWheel+0x160>
 8000a96:	e8df f000 	tbb	[pc, r0]
 8000a9a:	341c      	.short	0x341c
 8000a9c:	7e715941 	.word	0x7e715941
 8000aa0:	048b      	.short	0x048b
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000aa2:	4b55      	ldr	r3, [pc, #340]	; (8000bf8 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000aa4:	781a      	ldrb	r2, [r3, #0]
 8000aa6:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000aaa:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000aac:	781a      	ldrb	r2, [r3, #0]
 8000aae:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000ab2:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000ab4:	781a      	ldrb	r2, [r3, #0]
 8000ab6:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000aba:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000abc:	781a      	ldrb	r2, [r3, #0]
 8000abe:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000ac2:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN3_BITMASK;
 8000ac4:	781a      	ldrb	r2, [r3, #0]
 8000ac6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000aca:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000acc:	7818      	ldrb	r0, [r3, #0]
 8000ace:	f000 b8c1 	b.w	8000c54 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000ad2:	4b49      	ldr	r3, [pc, #292]	; (8000bf8 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000ad4:	781a      	ldrb	r2, [r3, #0]
 8000ad6:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000ada:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN1_BITMASK;
 8000adc:	781a      	ldrb	r2, [r3, #0]
 8000ade:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000ae2:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000ae4:	781a      	ldrb	r2, [r3, #0]
 8000ae6:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN4_BITMASK;
 8000aea:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000aec:	781a      	ldrb	r2, [r3, #0]
 8000aee:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000af2:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000af4:	781a      	ldrb	r2, [r3, #0]
 8000af6:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000afa:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000afc:	7818      	ldrb	r0, [r3, #0]
 8000afe:	f000 b8a9 	b.w	8000c54 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000b02:	4b3d      	ldr	r3, [pc, #244]	; (8000bf8 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000b04:	781a      	ldrb	r2, [r3, #0]
 8000b06:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000b0a:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000b0c:	781a      	ldrb	r2, [r3, #0]
 8000b0e:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000b12:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN3_BITMASK;
 8000b14:	781a      	ldrb	r2, [r3, #0]
 8000b16:	f042 0201 	orr.w	r2, r2, #1
 8000b1a:	e7e6      	b.n	8000aea <__TEST_MOTOR_AlternateWheel+0x6a>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000b1c:	4b36      	ldr	r3, [pc, #216]	; (8000bf8 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000b1e:	781a      	ldrb	r2, [r3, #0]
 8000b20:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000b24:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000b26:	781a      	ldrb	r2, [r3, #0]
 8000b28:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000b2c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000b2e:	781a      	ldrb	r2, [r3, #0]
 8000b30:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000b34:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN1_BITMASK;
 8000b36:	781a      	ldrb	r2, [r3, #0]
 8000b38:	f042 0220 	orr.w	r2, r2, #32
 8000b3c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000b3e:	781a      	ldrb	r2, [r3, #0]
 8000b40:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000b44:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000b46:	7818      	ldrb	r0, [r3, #0]
 8000b48:	f000 b884 	b.w	8000c54 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000b4c:	4b2a      	ldr	r3, [pc, #168]	; (8000bf8 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000b4e:	781a      	ldrb	r2, [r3, #0]
 8000b50:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000b54:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000b56:	781a      	ldrb	r2, [r3, #0]
 8000b58:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000b5c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000b5e:	781a      	ldrb	r2, [r3, #0]
 8000b60:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000b64:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000b66:	781a      	ldrb	r2, [r3, #0]
 8000b68:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000b6c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT2_SELECTION_IN4_BITMASK;
 8000b6e:	781a      	ldrb	r2, [r3, #0]
 8000b70:	f042 0208 	orr.w	r2, r2, #8
 8000b74:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000b76:	7818      	ldrb	r0, [r3, #0]
 8000b78:	f000 b86c 	b.w	8000c54 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000b7c:	4b1e      	ldr	r3, [pc, #120]	; (8000bf8 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000b7e:	781a      	ldrb	r2, [r3, #0]
 8000b80:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000b84:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT3_SELECTION_IN2_BITMASK;
 8000b86:	781a      	ldrb	r2, [r3, #0]
 8000b88:	f042 0202 	orr.w	r2, r2, #2
 8000b8c:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000b8e:	781a      	ldrb	r2, [r3, #0]
 8000b90:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000b94:	e7a9      	b.n	8000aea <__TEST_MOTOR_AlternateWheel+0x6a>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000b96:	4b18      	ldr	r3, [pc, #96]	; (8000bf8 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000b98:	781a      	ldrb	r2, [r3, #0]
 8000b9a:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000b9e:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000ba0:	781a      	ldrb	r2, [r3, #0]
 8000ba2:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000ba6:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT4_SELECTION_IN4_BITMASK;
 8000ba8:	781a      	ldrb	r2, [r3, #0]
 8000baa:	f042 0204 	orr.w	r2, r2, #4
 8000bae:	e79c      	b.n	8000aea <__TEST_MOTOR_AlternateWheel+0x6a>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000bb0:	4b11      	ldr	r3, [pc, #68]	; (8000bf8 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000bb2:	781a      	ldrb	r2, [r3, #0]
 8000bb4:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000bb8:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000bba:	781a      	ldrb	r2, [r3, #0]
 8000bbc:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000bc0:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT1_SELECTION_BITMASK;
 8000bc2:	781a      	ldrb	r2, [r3, #0]
 8000bc4:	f002 02cf 	and.w	r2, r2, #207	; 0xcf
 8000bc8:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet |= MOT1_SELECTION_IN2_BITMASK;
 8000bca:	781a      	ldrb	r2, [r3, #0]
 8000bcc:	f042 0210 	orr.w	r2, r2, #16
 8000bd0:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT2_SELECTION_BITMASK;
 8000bd2:	781a      	ldrb	r2, [r3, #0]
 8000bd4:	f002 02b7 	and.w	r2, r2, #183	; 0xb7
 8000bd8:	701a      	strb	r2, [r3, #0]
	__MOTOR_SetShiftRegister(g_ShiftRegisterByteToSet);
 8000bda:	7818      	ldrb	r0, [r3, #0]
 8000bdc:	f000 b83a 	b.w	8000c54 <__MOTOR_SetShiftRegister>
					g_ShiftRegisterByteToSet &= ~MOT3_SELECTION_BITMASK;
 8000be0:	4b05      	ldr	r3, [pc, #20]	; (8000bf8 <__TEST_MOTOR_AlternateWheel+0x178>)
 8000be2:	781a      	ldrb	r2, [r3, #0]
 8000be4:	f002 027d 	and.w	r2, r2, #125	; 0x7d
 8000be8:	701a      	strb	r2, [r3, #0]
					g_ShiftRegisterByteToSet &= ~MOT4_SELECTION_BITMASK;
 8000bea:	781a      	ldrb	r2, [r3, #0]
 8000bec:	f002 02fa 	and.w	r2, r2, #250	; 0xfa
 8000bf0:	e77b      	b.n	8000aea <__TEST_MOTOR_AlternateWheel+0x6a>
 8000bf2:	bf00      	nop
 8000bf4:	38e38e39 	.word	0x38e38e39
 8000bf8:	200000bc 	.word	0x200000bc

08000bfc <__MOTOR_HWInit>:
/**
 * @brief	Initialize motor driver and shift register
 * @note
 */
void __MOTOR_HWInit(void)
{
 8000bfc:	b538      	push	{r3, r4, r5, lr}
 * @brief	Enables the shift register by setting DIR_EN to LOW
 */
static void __MOTOR_EnableShiftRegister(void)
{
	/* The input pin is negated, and by default, the Shift Register is disabled */
	HAL_GPIO_WritePin(DIR_EN_GPIO_Port, DIR_EN_Pin, GPIO_PIN_RESET);
 8000bfe:	4810      	ldr	r0, [pc, #64]	; (8000c40 <__MOTOR_HWInit+0x44>)
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c00:	4d10      	ldr	r5, [pc, #64]	; (8000c44 <__MOTOR_HWInit+0x48>)
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000c02:	4c11      	ldr	r4, [pc, #68]	; (8000c48 <__MOTOR_HWInit+0x4c>)
	HAL_GPIO_WritePin(DIR_EN_GPIO_Port, DIR_EN_Pin, GPIO_PIN_RESET);
 8000c04:	2200      	movs	r2, #0
 8000c06:	2120      	movs	r1, #32
 8000c08:	f002 ff8e 	bl	8003b28 <HAL_GPIO_WritePin>
		CCRvalue = Percentage * 10;

	/* Configure all relevant CCR registers with the same duty cycle value */
	TIM3->CCR1 = CCRvalue;
	TIM3->CCR2 = CCRvalue;
	TIM1->CCR2 = CCRvalue;
 8000c0c:	4a0f      	ldr	r2, [pc, #60]	; (8000c4c <__MOTOR_HWInit+0x50>)
	TIM3->CCR1 = CCRvalue;
 8000c0e:	4910      	ldr	r1, [pc, #64]	; (8000c50 <__MOTOR_HWInit+0x54>)
 8000c10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c14:	634b      	str	r3, [r1, #52]	; 0x34
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c16:	4628      	mov	r0, r5
	TIM3->CCR2 = CCRvalue;
 8000c18:	638b      	str	r3, [r1, #56]	; 0x38
	TIM1->CCR2 = CCRvalue;
 8000c1a:	6393      	str	r3, [r2, #56]	; 0x38
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c1c:	2104      	movs	r1, #4
	TIM1->CCR3 = CCRvalue;
 8000c1e:	63d3      	str	r3, [r2, #60]	; 0x3c
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c20:	f005 ff0a 	bl	8006a38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000c24:	4628      	mov	r0, r5
 8000c26:	2108      	movs	r1, #8
 8000c28:	f005 ff06 	bl	8006a38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000c2c:	4620      	mov	r0, r4
 8000c2e:	2100      	movs	r1, #0
 8000c30:	f005 ff02 	bl	8006a38 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000c34:	4620      	mov	r0, r4
 8000c36:	2104      	movs	r1, #4
}
 8000c38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8000c3c:	f005 befc 	b.w	8006a38 <HAL_TIM_PWM_Start>
 8000c40:	40020400 	.word	0x40020400
 8000c44:	20009bfc 	.word	0x20009bfc
 8000c48:	20009bb4 	.word	0x20009bb4
 8000c4c:	40010000 	.word	0x40010000
 8000c50:	40000400 	.word	0x40000400

08000c54 <__MOTOR_SetShiftRegister>:
{
 8000c54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	g_RecentShiftRegisterByte = cByte;
 8000c58:	4b63      	ldr	r3, [pc, #396]	; (8000de8 <__MOTOR_SetShiftRegister+0x194>)
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 8000c5a:	4f64      	ldr	r7, [pc, #400]	; (8000dec <__MOTOR_SetShiftRegister+0x198>)
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_SET);
 8000c5c:	f8df 8190 	ldr.w	r8, [pc, #400]	; 8000df0 <__MOTOR_SetShiftRegister+0x19c>
	g_RecentShiftRegisterByte = cByte;
 8000c60:	7018      	strb	r0, [r3, #0]
{
 8000c62:	b084      	sub	sp, #16
 8000c64:	4605      	mov	r5, r0
	g_RecentShiftRegisterByte = cByte;
 8000c66:	2408      	movs	r4, #8
	for(volatile uint8_t i=0; i<0x7F; i++);
 8000c68:	2600      	movs	r6, #0
		if(temp & 0x1)
 8000c6a:	f015 0301 	ands.w	r3, r5, #1
 8000c6e:	f000 808e 	beq.w	8000d8e <__MOTOR_SetShiftRegister+0x13a>
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_SET);
 8000c72:	2201      	movs	r2, #1
 8000c74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c78:	4640      	mov	r0, r8
 8000c7a:	f002 ff55 	bl	8003b28 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000c7e:	f88d 600a 	strb.w	r6, [sp, #10]
 8000c82:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8000c86:	2b3e      	cmp	r3, #62	; 0x3e
 8000c88:	d809      	bhi.n	8000c9e <__MOTOR_SetShiftRegister+0x4a>
 8000c8a:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8000c8e:	3301      	adds	r3, #1
 8000c90:	b2db      	uxtb	r3, r3
 8000c92:	f88d 300a 	strb.w	r3, [sp, #10]
 8000c96:	f89d 300a 	ldrb.w	r3, [sp, #10]
 8000c9a:	2b3e      	cmp	r3, #62	; 0x3e
 8000c9c:	d9f5      	bls.n	8000c8a <__MOTOR_SetShiftRegister+0x36>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 8000c9e:	2201      	movs	r2, #1
 8000ca0:	4611      	mov	r1, r2
 8000ca2:	4638      	mov	r0, r7
 8000ca4:	f002 ff40 	bl	8003b28 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x7F; i++);
 8000ca8:	f88d 600b 	strb.w	r6, [sp, #11]
 8000cac:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8000cb0:	2b7e      	cmp	r3, #126	; 0x7e
 8000cb2:	d809      	bhi.n	8000cc8 <__MOTOR_SetShiftRegister+0x74>
 8000cb4:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8000cb8:	3301      	adds	r3, #1
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	f88d 300b 	strb.w	r3, [sp, #11]
 8000cc0:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8000cc4:	2b7e      	cmp	r3, #126	; 0x7e
 8000cc6:	d9f5      	bls.n	8000cb4 <__MOTOR_SetShiftRegister+0x60>
		HAL_GPIO_WritePin(DIR_SER_GPIO_Port, DIR_SER_Pin, GPIO_PIN_RESET);
 8000cc8:	2200      	movs	r2, #0
 8000cca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000cce:	4640      	mov	r0, r8
 8000cd0:	f002 ff2a 	bl	8003b28 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000cd4:	f88d 600c 	strb.w	r6, [sp, #12]
 8000cd8:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000cdc:	2b3e      	cmp	r3, #62	; 0x3e
 8000cde:	d809      	bhi.n	8000cf4 <__MOTOR_SetShiftRegister+0xa0>
 8000ce0:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000ce4:	3301      	adds	r3, #1
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	f88d 300c 	strb.w	r3, [sp, #12]
 8000cec:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8000cf0:	2b3e      	cmp	r3, #62	; 0x3e
 8000cf2:	d9f5      	bls.n	8000ce0 <__MOTOR_SetShiftRegister+0x8c>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	4638      	mov	r0, r7
 8000cfa:	f002 ff15 	bl	8003b28 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000cfe:	f88d 6007 	strb.w	r6, [sp, #7]
 8000d02:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000d06:	2b3e      	cmp	r3, #62	; 0x3e
		temp = temp >> 1;
 8000d08:	ea4f 0555 	mov.w	r5, r5, lsr #1
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000d0c:	d809      	bhi.n	8000d22 <__MOTOR_SetShiftRegister+0xce>
 8000d0e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000d12:	3301      	adds	r3, #1
 8000d14:	b2db      	uxtb	r3, r3
 8000d16:	f88d 3007 	strb.w	r3, [sp, #7]
 8000d1a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8000d1e:	2b3e      	cmp	r3, #62	; 0x3e
 8000d20:	d9f5      	bls.n	8000d0e <__MOTOR_SetShiftRegister+0xba>
	for(uint8_t i=0; i<8; i++)
 8000d22:	3c01      	subs	r4, #1
 8000d24:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8000d28:	d19f      	bne.n	8000c6a <__MOTOR_SetShiftRegister+0x16>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_SET);
 8000d2a:	4831      	ldr	r0, [pc, #196]	; (8000df0 <__MOTOR_SetShiftRegister+0x19c>)
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	2140      	movs	r1, #64	; 0x40
 8000d30:	f002 fefa 	bl	8003b28 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0xFF; i++);
 8000d34:	f88d 4009 	strb.w	r4, [sp, #9]
 8000d38:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8000d3c:	2bff      	cmp	r3, #255	; 0xff
 8000d3e:	d009      	beq.n	8000d54 <__MOTOR_SetShiftRegister+0x100>
 8000d40:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8000d44:	3301      	adds	r3, #1
 8000d46:	b2db      	uxtb	r3, r3
 8000d48:	f88d 3009 	strb.w	r3, [sp, #9]
 8000d4c:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8000d50:	2bff      	cmp	r3, #255	; 0xff
 8000d52:	d1f5      	bne.n	8000d40 <__MOTOR_SetShiftRegister+0xec>
	HAL_GPIO_WritePin(DIR_LATCH_GPIO_Port, DIR_LATCH_Pin, GPIO_PIN_RESET);
 8000d54:	4826      	ldr	r0, [pc, #152]	; (8000df0 <__MOTOR_SetShiftRegister+0x19c>)
 8000d56:	2200      	movs	r2, #0
 8000d58:	2140      	movs	r1, #64	; 0x40
 8000d5a:	f002 fee5 	bl	8003b28 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0xFF; i++);
 8000d5e:	2300      	movs	r3, #0
 8000d60:	f88d 3008 	strb.w	r3, [sp, #8]
 8000d64:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000d68:	2bff      	cmp	r3, #255	; 0xff
 8000d6a:	d009      	beq.n	8000d80 <__MOTOR_SetShiftRegister+0x12c>
 8000d6c:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000d70:	3301      	adds	r3, #1
 8000d72:	b2db      	uxtb	r3, r3
 8000d74:	f88d 3008 	strb.w	r3, [sp, #8]
 8000d78:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8000d7c:	2bff      	cmp	r3, #255	; 0xff
 8000d7e:	d1f5      	bne.n	8000d6c <__MOTOR_SetShiftRegister+0x118>
}
 8000d80:	b004      	add	sp, #16
 8000d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000d86:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8000d8a:	3301      	adds	r3, #1
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	f88d 300d 	strb.w	r3, [sp, #13]
 8000d92:	f89d 300d 	ldrb.w	r3, [sp, #13]
 8000d96:	2b3e      	cmp	r3, #62	; 0x3e
 8000d98:	d9f5      	bls.n	8000d86 <__MOTOR_SetShiftRegister+0x132>
		HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_SET);
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	4611      	mov	r1, r2
 8000d9e:	4638      	mov	r0, r7
 8000da0:	f002 fec2 	bl	8003b28 <HAL_GPIO_WritePin>
	for(volatile uint8_t i=0; i<0x7F; i++);
 8000da4:	f88d 600e 	strb.w	r6, [sp, #14]
 8000da8:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8000dac:	2b7e      	cmp	r3, #126	; 0x7e
 8000dae:	d809      	bhi.n	8000dc4 <__MOTOR_SetShiftRegister+0x170>
 8000db0:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8000db4:	3301      	adds	r3, #1
 8000db6:	b2db      	uxtb	r3, r3
 8000db8:	f88d 300e 	strb.w	r3, [sp, #14]
 8000dbc:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8000dc0:	2b7e      	cmp	r3, #126	; 0x7e
 8000dc2:	d9f5      	bls.n	8000db0 <__MOTOR_SetShiftRegister+0x15c>
	for(volatile uint8_t i=0; i<0x3F; i++);
 8000dc4:	f88d 600f 	strb.w	r6, [sp, #15]
 8000dc8:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000dcc:	2b3e      	cmp	r3, #62	; 0x3e
 8000dce:	d891      	bhi.n	8000cf4 <__MOTOR_SetShiftRegister+0xa0>
 8000dd0:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000dd4:	3301      	adds	r3, #1
 8000dd6:	b2db      	uxtb	r3, r3
 8000dd8:	f88d 300f 	strb.w	r3, [sp, #15]
 8000ddc:	f89d 300f 	ldrb.w	r3, [sp, #15]
 8000de0:	2b3e      	cmp	r3, #62	; 0x3e
 8000de2:	d9f5      	bls.n	8000dd0 <__MOTOR_SetShiftRegister+0x17c>
 8000de4:	e786      	b.n	8000cf4 <__MOTOR_SetShiftRegister+0xa0>
 8000de6:	bf00      	nop
 8000de8:	200000bd 	.word	0x200000bd
 8000dec:	40020800 	.word	0x40020800
 8000df0:	40020400 	.word	0x40020400

08000df4 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8000df4:	b530      	push	{r4, r5, lr}
 8000df6:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000df8:	4b1a      	ldr	r3, [pc, #104]	; (8000e64 <HCI_TL_SPI_Init+0x70>)

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000dfa:	481b      	ldr	r0, [pc, #108]	; (8000e68 <HCI_TL_SPI_Init+0x74>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dfc:	2100      	movs	r1, #0
 8000dfe:	9101      	str	r1, [sp, #4]
 8000e00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000e02:	f042 0201 	orr.w	r2, r2, #1
 8000e06:	631a      	str	r2, [r3, #48]	; 0x30
 8000e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0a:	9104      	str	r1, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e0c:	f003 0301 	and.w	r3, r3, #1
 8000e10:	9301      	str	r3, [sp, #4]
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000e12:	4b16      	ldr	r3, [pc, #88]	; (8000e6c <HCI_TL_SPI_Init+0x78>)
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e14:	9c01      	ldr	r4, [sp, #4]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000e16:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8000e18:	2201      	movs	r2, #1
 8000e1a:	e9cd 2302 	strd	r2, r3, [sp, #8]

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000e1e:	2400      	movs	r4, #0
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 8000e20:	f002 fc6a 	bl	80036f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000e24:	2500      	movs	r5, #0
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000e26:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000e28:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e2c:	2301      	movs	r3, #1
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000e2e:	480e      	ldr	r0, [pc, #56]	; (8000e68 <HCI_TL_SPI_Init+0x74>)
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 8000e30:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000e34:	e9cd 4504 	strd	r4, r5, [sp, #16]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 8000e38:	f002 fc5e 	bl	80036f8 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000e3c:	2301      	movs	r3, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000e3e:	a902      	add	r1, sp, #8
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000e40:	2202      	movs	r2, #2
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000e42:	4809      	ldr	r0, [pc, #36]	; (8000e68 <HCI_TL_SPI_Init+0x74>)
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 8000e44:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8000e48:	e9cd 4504 	strd	r4, r5, [sp, #16]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 8000e4c:	f002 fc54 	bl	80036f8 <HAL_GPIO_Init>
  /* Deselect CS PIN for BlueNRG at startup to avoid spurious commands */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000e50:	2201      	movs	r2, #1
 8000e52:	2102      	movs	r1, #2
 8000e54:	4804      	ldr	r0, [pc, #16]	; (8000e68 <HCI_TL_SPI_Init+0x74>)
 8000e56:	f002 fe67 	bl	8003b28 <HAL_GPIO_WritePin>

  return BSP_SPI1_Init();
 8000e5a:	f001 f839 	bl	8001ed0 <BSP_SPI1_Init>
}
 8000e5e:	b009      	add	sp, #36	; 0x24
 8000e60:	bd30      	pop	{r4, r5, pc}
 8000e62:	bf00      	nop
 8000e64:	40023800 	.word	0x40023800
 8000e68:	40020000 	.word	0x40020000
 8000e6c:	10110000 	.word	0x10110000

08000e70 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8000e70:	b508      	push	{r3, lr}
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8000e72:	4807      	ldr	r0, [pc, #28]	; (8000e90 <HCI_TL_SPI_DeInit+0x20>)
 8000e74:	2101      	movs	r1, #1
 8000e76:	f002 fd8f 	bl	8003998 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 8000e7a:	4805      	ldr	r0, [pc, #20]	; (8000e90 <HCI_TL_SPI_DeInit+0x20>)
 8000e7c:	2102      	movs	r1, #2
 8000e7e:	f002 fd8b 	bl	8003998 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8000e82:	4803      	ldr	r0, [pc, #12]	; (8000e90 <HCI_TL_SPI_DeInit+0x20>)
 8000e84:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e88:	f002 fd86 	bl	8003998 <HAL_GPIO_DeInit>
  return 0;
}
 8000e8c:	2000      	movs	r0, #0
 8000e8e:	bd08      	pop	{r3, pc}
 8000e90:	40020000 	.word	0x40020000

08000e94 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8000e94:	b510      	push	{r4, lr}
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000e96:	4c0d      	ldr	r4, [pc, #52]	; (8000ecc <HCI_TL_SPI_Reset+0x38>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	2102      	movs	r1, #2
 8000e9e:	f002 fe43 	bl	8003b28 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8000ea2:	4620      	mov	r0, r4
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000eaa:	f002 fe3d 	bl	8003b28 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000eae:	2005      	movs	r0, #5
 8000eb0:	f001 fe8c 	bl	8002bcc <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8000eb4:	4620      	mov	r0, r4
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ebc:	f002 fe34 	bl	8003b28 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000ec0:	2005      	movs	r0, #5
 8000ec2:	f001 fe83 	bl	8002bcc <HAL_Delay>
  return 0;
}
 8000ec6:	2000      	movs	r0, #0
 8000ec8:	bd10      	pop	{r4, pc}
 8000eca:	bf00      	nop
 8000ecc:	40020000 	.word	0x40020000

08000ed0 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8000ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t byte_count;
  uint8_t len = 0;
  uint8_t char_00 = 0x00;
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000ed2:	4b1f      	ldr	r3, [pc, #124]	; (8000f50 <HCI_TL_SPI_Receive+0x80>)
{
 8000ed4:	4606      	mov	r6, r0
 8000ed6:	460f      	mov	r7, r1
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000ed8:	e893 0003 	ldmia.w	r3, {r0, r1}
{
 8000edc:	b087      	sub	sp, #28
  uint8_t char_00 = 0x00;
 8000ede:	2400      	movs	r4, #0
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000ee0:	9002      	str	r0, [sp, #8]
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000ee2:	2006      	movs	r0, #6
  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000ee4:	f88d 100c 	strb.w	r1, [sp, #12]
  uint8_t char_00 = 0x00;
 8000ee8:	f88d 4006 	strb.w	r4, [sp, #6]
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000eec:	f002 f942 	bl	8003174 <HAL_NVIC_DisableIRQ>
  uint8_t header_slave[HEADER_SIZE];

  HCI_TL_SPI_Disable_IRQ();

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000ef0:	4818      	ldr	r0, [pc, #96]	; (8000f54 <HCI_TL_SPI_Receive+0x84>)
 8000ef2:	4622      	mov	r2, r4
 8000ef4:	2102      	movs	r1, #2
 8000ef6:	f002 fe17 	bl	8003b28 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8000efa:	2205      	movs	r2, #5
 8000efc:	a904      	add	r1, sp, #16
 8000efe:	a802      	add	r0, sp, #8
 8000f00:	f000 ffb0 	bl	8001e64 <BSP_SPI1_SendRecv>

  /* device is ready */
  byte_count = (header_slave[4] << 8)| header_slave[3];
 8000f04:	f89d 5014 	ldrb.w	r5, [sp, #20]
 8000f08:	f89d 3013 	ldrb.w	r3, [sp, #19]

  if(byte_count > 0)
 8000f0c:	ea53 2505 	orrs.w	r5, r3, r5, lsl #8
 8000f10:	d013      	beq.n	8000f3a <HCI_TL_SPI_Receive+0x6a>
  {

    /* avoid to read more data than the size of the buffer */
    if (byte_count > size)
 8000f12:	42bd      	cmp	r5, r7
 8000f14:	bf28      	it	cs
 8000f16:	463d      	movcs	r5, r7
    {
      byte_count = size;
    }

    for(len = 0; len < byte_count; len++)
 8000f18:	b17d      	cbz	r5, 8000f3a <HCI_TL_SPI_Receive+0x6a>
    {
      BSP_SPI1_SendRecv(&char_00, (uint8_t*)&read_char, 1);
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	f10d 0107 	add.w	r1, sp, #7
 8000f20:	f10d 0006 	add.w	r0, sp, #6
 8000f24:	f000 ff9e 	bl	8001e64 <BSP_SPI1_SendRecv>
      buffer[len] = read_char;
 8000f28:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8000f2c:	5532      	strb	r2, [r6, r4]
    for(len = 0; len < byte_count; len++)
 8000f2e:	1c63      	adds	r3, r4, #1
 8000f30:	b2da      	uxtb	r2, r3
 8000f32:	4295      	cmp	r5, r2
 8000f34:	4614      	mov	r4, r2
 8000f36:	d8f0      	bhi.n	8000f1a <HCI_TL_SPI_Receive+0x4a>
 8000f38:	4615      	mov	r5, r2
    }
  }

  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	2102      	movs	r1, #2
 8000f3e:	4805      	ldr	r0, [pc, #20]	; (8000f54 <HCI_TL_SPI_Receive+0x84>)
 8000f40:	f002 fdf2 	bl	8003b28 <HAL_GPIO_WritePin>
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000f44:	2006      	movs	r0, #6
 8000f46:	f002 f901 	bl	800314c <HAL_NVIC_EnableIRQ>

  HCI_TL_SPI_Enable_IRQ();

  return len;
}
 8000f4a:	4628      	mov	r0, r5
 8000f4c:	b007      	add	sp, #28
 8000f4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000f50:	0800be44 	.word	0x0800be44
 8000f54:	40020000 	.word	0x40020000

08000f58 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8000f58:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  int32_t result;
  uint16_t rx_bytes;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000f5c:	4b2f      	ldr	r3, [pc, #188]	; (800101c <HCI_TL_SPI_Send+0xc4>)
    uint32_t tickstart_data_available = HAL_GetTick();

    result = 0;

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000f5e:	4e30      	ldr	r6, [pc, #192]	; (8001020 <HCI_TL_SPI_Send+0xc8>)
{
 8000f60:	4681      	mov	r9, r0
 8000f62:	460f      	mov	r7, r1
  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000f64:	e893 0003 	ldmia.w	r3, {r0, r1}
{
 8000f68:	b085      	sub	sp, #20
  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000f6a:	9000      	str	r0, [sp, #0]
 8000f6c:	f88d 1004 	strb.w	r1, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f70:	f001 fe26 	bl	8002bc0 <HAL_GetTick>
 8000f74:	4680      	mov	r8, r0
  HAL_NVIC_DisableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000f76:	2006      	movs	r0, #6
 8000f78:	f002 f8fc 	bl	8003174 <HAL_NVIC_DisableIRQ>
    uint32_t tickstart_data_available = HAL_GetTick();
 8000f7c:	f001 fe20 	bl	8002bc0 <HAL_GetTick>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000f80:	2200      	movs	r2, #0
    uint32_t tickstart_data_available = HAL_GetTick();
 8000f82:	4605      	mov	r5, r0
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000f84:	2102      	movs	r1, #2
 8000f86:	4630      	mov	r0, r6
 8000f88:	f002 fdce 	bl	8003b28 <HAL_GPIO_WritePin>

    /*
     * Wait until BlueNRG-2 is ready.
     * When ready it will raise the IRQ pin.
     */
    while(!IsDataAvailable())
 8000f8c:	e004      	b.n	8000f98 <HCI_TL_SPI_Send+0x40>
    {
      if((HAL_GetTick() - tickstart_data_available) > TIMEOUT_DURATION)
 8000f8e:	f001 fe17 	bl	8002bc0 <HAL_GetTick>
 8000f92:	1b40      	subs	r0, r0, r5
 8000f94:	280f      	cmp	r0, #15
 8000f96:	d83a      	bhi.n	800100e <HCI_TL_SPI_Send+0xb6>
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000f98:	4821      	ldr	r0, [pc, #132]	; (8001020 <HCI_TL_SPI_Send+0xc8>)
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	f002 fdb2 	bl	8003b04 <HAL_GPIO_ReadPin>
    while(!IsDataAvailable())
 8000fa0:	2801      	cmp	r0, #1
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8000fa2:	4604      	mov	r4, r0
    while(!IsDataAvailable())
 8000fa4:	d1f3      	bne.n	8000f8e <HCI_TL_SPI_Send+0x36>
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 8000fa6:	2205      	movs	r2, #5
 8000fa8:	a902      	add	r1, sp, #8
 8000faa:	4668      	mov	r0, sp
 8000fac:	f000 ff5a 	bl	8001e64 <BSP_SPI1_SendRecv>
    rx_bytes = (((uint16_t)header_slave[2])<<8) | ((uint16_t)header_slave[1]);
 8000fb0:	f89d 200a 	ldrb.w	r2, [sp, #10]
 8000fb4:	f89d 3009 	ldrb.w	r3, [sp, #9]
    if(rx_bytes >= size)
 8000fb8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8000fbc:	42bb      	cmp	r3, r7
 8000fbe:	d213      	bcs.n	8000fe8 <HCI_TL_SPI_Send+0x90>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000fc0:	4622      	mov	r2, r4
 8000fc2:	2102      	movs	r1, #2
 8000fc4:	4630      	mov	r0, r6
 8000fc6:	f002 fdaf 	bl	8003b28 <HAL_GPIO_WritePin>
    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000fca:	f001 fdf9 	bl	8002bc0 <HAL_GetTick>
 8000fce:	eba0 0008 	sub.w	r0, r0, r8
 8000fd2:	280f      	cmp	r0, #15
 8000fd4:	d9d2      	bls.n	8000f7c <HCI_TL_SPI_Send+0x24>
      break;
 8000fd6:	f06f 0402 	mvn.w	r4, #2
  HAL_NVIC_EnableIRQ(HCI_TL_SPI_EXTI_IRQn);
 8000fda:	2006      	movs	r0, #6
 8000fdc:	f002 f8b6 	bl	800314c <HAL_NVIC_EnableIRQ>
}
 8000fe0:	4620      	mov	r0, r4
 8000fe2:	b005      	add	sp, #20
 8000fe4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 8000fe8:	490e      	ldr	r1, [pc, #56]	; (8001024 <HCI_TL_SPI_Send+0xcc>)
 8000fea:	463a      	mov	r2, r7
 8000fec:	4648      	mov	r0, r9
 8000fee:	f000 ff39 	bl	8001e64 <BSP_SPI1_SendRecv>
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000ff2:	4622      	mov	r2, r4
 8000ff4:	480a      	ldr	r0, [pc, #40]	; (8001020 <HCI_TL_SPI_Send+0xc8>)
 8000ff6:	2102      	movs	r1, #2
 8000ff8:	f002 fd96 	bl	8003b28 <HAL_GPIO_WritePin>
    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8000ffc:	f001 fde0 	bl	8002bc0 <HAL_GetTick>
 8001000:	eba0 0008 	sub.w	r0, r0, r8
 8001004:	280f      	cmp	r0, #15
 8001006:	bf98      	it	ls
 8001008:	2400      	movls	r4, #0
 800100a:	d9e6      	bls.n	8000fda <HCI_TL_SPI_Send+0x82>
 800100c:	e7e3      	b.n	8000fd6 <HCI_TL_SPI_Send+0x7e>
      HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800100e:	4804      	ldr	r0, [pc, #16]	; (8001020 <HCI_TL_SPI_Send+0xc8>)
 8001010:	2201      	movs	r2, #1
 8001012:	2102      	movs	r1, #2
 8001014:	f002 fd88 	bl	8003b28 <HAL_GPIO_WritePin>
 8001018:	e7dd      	b.n	8000fd6 <HCI_TL_SPI_Send+0x7e>
 800101a:	bf00      	nop
 800101c:	0800be4c 	.word	0x0800be4c
 8001020:	40020000 	.word	0x40020000
 8001024:	200000c0 	.word	0x200000c0

08001028 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001028:	b510      	push	{r4, lr}
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 800102a:	4c07      	ldr	r4, [pc, #28]	; (8001048 <hci_tl_lowlevel_isr+0x20>)
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 800102c:	e002      	b.n	8001034 <hci_tl_lowlevel_isr+0xc>
  {
    if (hci_notify_asynch_evt(NULL))
 800102e:	f007 fb17 	bl	8008660 <hci_notify_asynch_evt>
 8001032:	b940      	cbnz	r0, 8001046 <hci_tl_lowlevel_isr+0x1e>
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8001034:	2101      	movs	r1, #1
 8001036:	4620      	mov	r0, r4
 8001038:	f002 fd64 	bl	8003b04 <HAL_GPIO_ReadPin>
 800103c:	4603      	mov	r3, r0
  while(IsDataAvailable())
 800103e:	2b01      	cmp	r3, #1
    if (hci_notify_asynch_evt(NULL))
 8001040:	f04f 0000 	mov.w	r0, #0
  while(IsDataAvailable())
 8001044:	d0f3      	beq.n	800102e <hci_tl_lowlevel_isr+0x6>
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001046:	bd10      	pop	{r4, pc}
 8001048:	40020000 	.word	0x40020000

0800104c <hci_tl_lowlevel_init>:
{
 800104c:	b530      	push	{r4, r5, lr}
 800104e:	b089      	sub	sp, #36	; 0x24
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 8001050:	4c11      	ldr	r4, [pc, #68]	; (8001098 <hci_tl_lowlevel_init+0x4c>)
  fops.Receive = HCI_TL_SPI_Receive;
 8001052:	4912      	ldr	r1, [pc, #72]	; (800109c <hci_tl_lowlevel_init+0x50>)
  fops.Init    = HCI_TL_SPI_Init;
 8001054:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <hci_tl_lowlevel_init+0x54>)
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001056:	4813      	ldr	r0, [pc, #76]	; (80010a4 <hci_tl_lowlevel_init+0x58>)
  fops.Send    = HCI_TL_SPI_Send;
 8001058:	4d13      	ldr	r5, [pc, #76]	; (80010a8 <hci_tl_lowlevel_init+0x5c>)
  fops.Reset   = HCI_TL_SPI_Reset;
 800105a:	4a14      	ldr	r2, [pc, #80]	; (80010ac <hci_tl_lowlevel_init+0x60>)
  fops.Init    = HCI_TL_SPI_Init;
 800105c:	9301      	str	r3, [sp, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800105e:	9002      	str	r0, [sp, #8]
  fops.GetTick = BSP_GetTick;
 8001060:	4b13      	ldr	r3, [pc, #76]	; (80010b0 <hci_tl_lowlevel_init+0x64>)
 8001062:	9307      	str	r3, [sp, #28]
  hci_register_io_bus (&fops);
 8001064:	a801      	add	r0, sp, #4
  fops.Reset   = HCI_TL_SPI_Reset;
 8001066:	9203      	str	r2, [sp, #12]
  fops.Receive = HCI_TL_SPI_Receive;
 8001068:	e9cd 1504 	strd	r1, r5, [sp, #16]
  hci_register_io_bus (&fops);
 800106c:	f007 f9de 	bl	800842c <hci_register_io_bus>
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 8001070:	4620      	mov	r0, r4
 8001072:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 8001076:	f002 fb07 	bl	8003688 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 800107a:	4a0e      	ldr	r2, [pc, #56]	; (80010b4 <hci_tl_lowlevel_init+0x68>)
 800107c:	4620      	mov	r0, r4
 800107e:	2100      	movs	r1, #0
 8001080:	f002 fafc 	bl	800367c <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8001084:	2200      	movs	r2, #0
 8001086:	2105      	movs	r1, #5
 8001088:	2006      	movs	r0, #6
 800108a:	f002 f815 	bl	80030b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800108e:	2006      	movs	r0, #6
 8001090:	f002 f85c 	bl	800314c <HAL_NVIC_EnableIRQ>
}
 8001094:	b009      	add	sp, #36	; 0x24
 8001096:	bd30      	pop	{r4, r5, pc}
 8001098:	200098f8 	.word	0x200098f8
 800109c:	08000ed1 	.word	0x08000ed1
 80010a0:	08000df5 	.word	0x08000df5
 80010a4:	08000e71 	.word	0x08000e71
 80010a8:	08000f59 	.word	0x08000f59
 80010ac:	08000e95 	.word	0x08000e95
 80010b0:	08001e91 	.word	0x08001e91
 80010b4:	08001029 	.word	0x08001029

080010b8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010b8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80010ba:	4818      	ldr	r0, [pc, #96]	; (800111c <MX_ADC1_Init+0x64>)
 80010bc:	4b18      	ldr	r3, [pc, #96]	; (8001120 <MX_ADC1_Init+0x68>)
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
  hadc1.Init.ScanConvMode = DISABLE;
  hadc1.Init.ContinuousConvMode = DISABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010be:	4919      	ldr	r1, [pc, #100]	; (8001124 <MX_ADC1_Init+0x6c>)
  hadc1.Instance = ADC1;
 80010c0:	6003      	str	r3, [r0, #0]
{
 80010c2:	b084      	sub	sp, #16
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010c4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  ADC_ChannelConfTypeDef sConfig = {0};
 80010c8:	2300      	movs	r3, #0
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80010ca:	6042      	str	r2, [r0, #4]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 1;
 80010cc:	2201      	movs	r2, #1
  ADC_ChannelConfTypeDef sConfig = {0};
 80010ce:	e9cd 3301 	strd	r3, r3, [sp, #4]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80010d2:	6281      	str	r1, [r0, #40]	; 0x28
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80010d4:	6083      	str	r3, [r0, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80010d6:	9300      	str	r3, [sp, #0]
  hadc1.Init.ScanConvMode = DISABLE;
 80010d8:	6103      	str	r3, [r0, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80010da:	7603      	strb	r3, [r0, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80010dc:	f880 3020 	strb.w	r3, [r0, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80010e0:	62c3      	str	r3, [r0, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80010e2:	60c3      	str	r3, [r0, #12]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80010e4:	f880 3030 	strb.w	r3, [r0, #48]	; 0x30
  ADC_ChannelConfTypeDef sConfig = {0};
 80010e8:	9303      	str	r3, [sp, #12]
  hadc1.Init.NbrOfConversion = 1;
 80010ea:	61c2      	str	r2, [r0, #28]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80010ec:	6142      	str	r2, [r0, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80010ee:	f001 fd7f 	bl	8002bf0 <HAL_ADC_Init>
 80010f2:	b960      	cbnz	r0, 800110e <MX_ADC1_Init+0x56>
  {
    Error_Handler();
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80010f4:	2202      	movs	r2, #2
 80010f6:	2301      	movs	r3, #1
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010f8:	2400      	movs	r4, #0
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fa:	4808      	ldr	r0, [pc, #32]	; (800111c <MX_ADC1_Init+0x64>)
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010fc:	9402      	str	r4, [sp, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010fe:	4669      	mov	r1, sp
  sConfig.Channel = ADC_CHANNEL_2;
 8001100:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001104:	f001 fed0 	bl	8002ea8 <HAL_ADC_ConfigChannel>
 8001108:	b920      	cbnz	r0, 8001114 <MX_ADC1_Init+0x5c>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800110a:	b004      	add	sp, #16
 800110c:	bd10      	pop	{r4, pc}
    Error_Handler();
 800110e:	f001 f963 	bl	80023d8 <Error_Handler>
 8001112:	e7ef      	b.n	80010f4 <MX_ADC1_Init+0x3c>
    Error_Handler();
 8001114:	f001 f960 	bl	80023d8 <Error_Handler>
}
 8001118:	b004      	add	sp, #16
 800111a:	bd10      	pop	{r4, pc}
 800111c:	20009900 	.word	0x20009900
 8001120:	40012000 	.word	0x40012000
 8001124:	0f000001 	.word	0x0f000001

08001128 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001128:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(adcHandle->Instance==ADC1)
 800112a:	6802      	ldr	r2, [r0, #0]
 800112c:	4b24      	ldr	r3, [pc, #144]	; (80011c0 <HAL_ADC_MspInit+0x98>)
{
 800112e:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001130:	2400      	movs	r4, #0
  if(adcHandle->Instance==ADC1)
 8001132:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8001138:	e9cd 4404 	strd	r4, r4, [sp, #16]
 800113c:	9406      	str	r4, [sp, #24]
  if(adcHandle->Instance==ADC1)
 800113e:	d001      	beq.n	8001144 <HAL_ADC_MspInit+0x1c>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001140:	b008      	add	sp, #32
 8001142:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001144:	f503 338c 	add.w	r3, r3, #71680	; 0x11800
 8001148:	9400      	str	r4, [sp, #0]
 800114a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    hdma_adc1.Instance = DMA2_Stream0;
 800114c:	4e1d      	ldr	r6, [pc, #116]	; (80011c4 <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 800114e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001152:	645a      	str	r2, [r3, #68]	; 0x44
 8001154:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001156:	f402 7280 	and.w	r2, r2, #256	; 0x100
 800115a:	9200      	str	r2, [sp, #0]
 800115c:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800115e:	9401      	str	r4, [sp, #4]
 8001160:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001162:	f042 0201 	orr.w	r2, r2, #1
 8001166:	631a      	str	r2, [r3, #48]	; 0x30
 8001168:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800116a:	9404      	str	r4, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800116c:	f003 0301 	and.w	r3, r3, #1
 8001170:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001172:	2204      	movs	r2, #4
 8001174:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001176:	a902      	add	r1, sp, #8
 8001178:	4605      	mov	r5, r0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800117a:	9801      	ldr	r0, [sp, #4]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800117c:	4812      	ldr	r0, [pc, #72]	; (80011c8 <HAL_ADC_MspInit+0xa0>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800117e:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001182:	f002 fab9 	bl	80036f8 <HAL_GPIO_Init>
    hdma_adc1.Instance = DMA2_Stream0;
 8001186:	4811      	ldr	r0, [pc, #68]	; (80011cc <HAL_ADC_MspInit+0xa4>)
 8001188:	6030      	str	r0, [r6, #0]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800118a:	f44f 6180 	mov.w	r1, #1024	; 0x400
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800118e:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001192:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001196:	4630      	mov	r0, r6
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001198:	e9c6 4402 	strd	r4, r4, [r6, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800119c:	e9c6 4407 	strd	r4, r4, [r6, #28]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80011a0:	e9c6 1204 	strd	r1, r2, [r6, #16]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 80011a4:	6074      	str	r4, [r6, #4]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80011a6:	6274      	str	r4, [r6, #36]	; 0x24
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80011a8:	61b3      	str	r3, [r6, #24]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80011aa:	f001 fffd 	bl	80031a8 <HAL_DMA_Init>
 80011ae:	b918      	cbnz	r0, 80011b8 <HAL_ADC_MspInit+0x90>
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80011b0:	63ae      	str	r6, [r5, #56]	; 0x38
 80011b2:	63b5      	str	r5, [r6, #56]	; 0x38
}
 80011b4:	b008      	add	sp, #32
 80011b6:	bd70      	pop	{r4, r5, r6, pc}
      Error_Handler();
 80011b8:	f001 f90e 	bl	80023d8 <Error_Handler>
 80011bc:	e7f8      	b.n	80011b0 <HAL_ADC_MspInit+0x88>
 80011be:	bf00      	nop
 80011c0:	40012000 	.word	0x40012000
 80011c4:	20009948 	.word	0x20009948
 80011c8:	40020000 	.word	0x40020000
 80011cc:	40026410 	.word	0x40026410

080011d0 <APP_UserEvtRx>:
{
  uint32_t i;

  hci_spi_pckt *hci_pckt = (hci_spi_pckt *)pData;

  if(hci_pckt->type == HCI_EVENT_PKT)
 80011d0:	7803      	ldrb	r3, [r0, #0]
 80011d2:	2b04      	cmp	r3, #4
 80011d4:	d000      	beq.n	80011d8 <APP_UserEvtRx+0x8>
 80011d6:	4770      	bx	lr
{
 80011d8:	b5f0      	push	{r4, r5, r6, r7, lr}
  {
    hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;

    if(event_pckt->evt == EVT_LE_META_EVENT)
 80011da:	7843      	ldrb	r3, [r0, #1]
 80011dc:	2b3e      	cmp	r3, #62	; 0x3e
{
 80011de:	b083      	sub	sp, #12
 80011e0:	4605      	mov	r5, r0
    if(event_pckt->evt == EVT_LE_META_EVENT)
 80011e2:	d042      	beq.n	800126a <APP_UserEvtRx+0x9a>
        {
          hci_le_meta_events_table[i].process((void *)evt->data);
        }
      }
    }
    else if(event_pckt->evt == EVT_VENDOR)
 80011e4:	2bff      	cmp	r3, #255	; 0xff
 80011e6:	d02f      	beq.n	8001248 <APP_UserEvtRx+0x78>
    }
    else
    {
      for (i = 0; i < (sizeof(hci_events_table)/sizeof(hci_events_table_type)); i++)
      {
        if (event_pckt->evt == hci_events_table[i].evt_code)
 80011e8:	4c48      	ldr	r4, [pc, #288]	; (800130c <APP_UserEvtRx+0x13c>)
 80011ea:	8822      	ldrh	r2, [r4, #0]
 80011ec:	429a      	cmp	r2, r3
 80011ee:	d103      	bne.n	80011f8 <APP_UserEvtRx+0x28>
        {
          hci_events_table[i].process((void *)event_pckt->data);
 80011f0:	6863      	ldr	r3, [r4, #4]
 80011f2:	3003      	adds	r0, #3
 80011f4:	4798      	blx	r3
 80011f6:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 80011f8:	8922      	ldrh	r2, [r4, #8]
 80011fa:	4293      	cmp	r3, r2
 80011fc:	d103      	bne.n	8001206 <APP_UserEvtRx+0x36>
          hci_events_table[i].process((void *)event_pckt->data);
 80011fe:	68e3      	ldr	r3, [r4, #12]
 8001200:	1ce8      	adds	r0, r5, #3
 8001202:	4798      	blx	r3
 8001204:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8001206:	8a22      	ldrh	r2, [r4, #16]
 8001208:	4293      	cmp	r3, r2
 800120a:	d103      	bne.n	8001214 <APP_UserEvtRx+0x44>
          hci_events_table[i].process((void *)event_pckt->data);
 800120c:	6963      	ldr	r3, [r4, #20]
 800120e:	1ce8      	adds	r0, r5, #3
 8001210:	4798      	blx	r3
 8001212:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8001214:	8b22      	ldrh	r2, [r4, #24]
 8001216:	4293      	cmp	r3, r2
 8001218:	d103      	bne.n	8001222 <APP_UserEvtRx+0x52>
          hci_events_table[i].process((void *)event_pckt->data);
 800121a:	69e3      	ldr	r3, [r4, #28]
 800121c:	1ce8      	adds	r0, r5, #3
 800121e:	4798      	blx	r3
 8001220:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8001222:	8c22      	ldrh	r2, [r4, #32]
 8001224:	4293      	cmp	r3, r2
 8001226:	d103      	bne.n	8001230 <APP_UserEvtRx+0x60>
          hci_events_table[i].process((void *)event_pckt->data);
 8001228:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800122a:	1ce8      	adds	r0, r5, #3
 800122c:	4798      	blx	r3
 800122e:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 8001230:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001232:	4293      	cmp	r3, r2
 8001234:	d103      	bne.n	800123e <APP_UserEvtRx+0x6e>
          hci_events_table[i].process((void *)event_pckt->data);
 8001236:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001238:	1ce8      	adds	r0, r5, #3
 800123a:	4798      	blx	r3
 800123c:	786b      	ldrb	r3, [r5, #1]
        if (event_pckt->evt == hci_events_table[i].evt_code)
 800123e:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 8001240:	4293      	cmp	r3, r2
 8001242:	d05c      	beq.n	80012fe <APP_UserEvtRx+0x12e>
        }
      }
    }
  }
}
 8001244:	b003      	add	sp, #12
 8001246:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001248:	4c31      	ldr	r4, [pc, #196]	; (8001310 <APP_UserEvtRx+0x140>)
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 800124a:	1d47      	adds	r7, r0, #5
 800124c:	f504 76ac 	add.w	r6, r4, #344	; 0x158
        if (blue_evt->ecode == hci_vendor_specific_events_table[i].evt_code)
 8001250:	f8b5 2003 	ldrh.w	r2, [r5, #3]
 8001254:	f834 3c04 	ldrh.w	r3, [r4, #-4]
 8001258:	429a      	cmp	r2, r3
 800125a:	d102      	bne.n	8001262 <APP_UserEvtRx+0x92>
          hci_vendor_specific_events_table[i].process((void *)blue_evt->data);
 800125c:	6823      	ldr	r3, [r4, #0]
 800125e:	4638      	mov	r0, r7
 8001260:	4798      	blx	r3
      for (i = 0; i < (sizeof(hci_vendor_specific_events_table)/sizeof(hci_vendor_specific_events_table_type)); i++)
 8001262:	3408      	adds	r4, #8
 8001264:	42b4      	cmp	r4, r6
 8001266:	d1f3      	bne.n	8001250 <APP_UserEvtRx+0x80>
 8001268:	e7ec      	b.n	8001244 <APP_UserEvtRx+0x74>
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 800126a:	4c2a      	ldr	r4, [pc, #168]	; (8001314 <APP_UserEvtRx+0x144>)
 800126c:	78c3      	ldrb	r3, [r0, #3]
 800126e:	8822      	ldrh	r2, [r4, #0]
 8001270:	4293      	cmp	r3, r2
 8001272:	d103      	bne.n	800127c <APP_UserEvtRx+0xac>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8001274:	6863      	ldr	r3, [r4, #4]
 8001276:	3004      	adds	r0, #4
 8001278:	4798      	blx	r3
 800127a:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 800127c:	8922      	ldrh	r2, [r4, #8]
 800127e:	4293      	cmp	r3, r2
 8001280:	d103      	bne.n	800128a <APP_UserEvtRx+0xba>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8001282:	68e3      	ldr	r3, [r4, #12]
 8001284:	1d28      	adds	r0, r5, #4
 8001286:	4798      	blx	r3
 8001288:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 800128a:	8a22      	ldrh	r2, [r4, #16]
 800128c:	4293      	cmp	r3, r2
 800128e:	d103      	bne.n	8001298 <APP_UserEvtRx+0xc8>
          hci_le_meta_events_table[i].process((void *)evt->data);
 8001290:	6963      	ldr	r3, [r4, #20]
 8001292:	1d28      	adds	r0, r5, #4
 8001294:	4798      	blx	r3
 8001296:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 8001298:	8b22      	ldrh	r2, [r4, #24]
 800129a:	4293      	cmp	r3, r2
 800129c:	d103      	bne.n	80012a6 <APP_UserEvtRx+0xd6>
          hci_le_meta_events_table[i].process((void *)evt->data);
 800129e:	69e3      	ldr	r3, [r4, #28]
 80012a0:	1d28      	adds	r0, r5, #4
 80012a2:	4798      	blx	r3
 80012a4:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012a6:	8c22      	ldrh	r2, [r4, #32]
 80012a8:	4293      	cmp	r3, r2
 80012aa:	d103      	bne.n	80012b4 <APP_UserEvtRx+0xe4>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80012ae:	1d28      	adds	r0, r5, #4
 80012b0:	4798      	blx	r3
 80012b2:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012b4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d103      	bne.n	80012c2 <APP_UserEvtRx+0xf2>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80012bc:	1d28      	adds	r0, r5, #4
 80012be:	4798      	blx	r3
 80012c0:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012c2:	8e22      	ldrh	r2, [r4, #48]	; 0x30
 80012c4:	4293      	cmp	r3, r2
 80012c6:	d103      	bne.n	80012d0 <APP_UserEvtRx+0x100>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012c8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80012ca:	1d28      	adds	r0, r5, #4
 80012cc:	4798      	blx	r3
 80012ce:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012d0:	8f22      	ldrh	r2, [r4, #56]	; 0x38
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d103      	bne.n	80012de <APP_UserEvtRx+0x10e>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012d6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80012d8:	1d28      	adds	r0, r5, #4
 80012da:	4798      	blx	r3
 80012dc:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012de:	f8b4 2040 	ldrh.w	r2, [r4, #64]	; 0x40
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d103      	bne.n	80012ee <APP_UserEvtRx+0x11e>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012e6:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80012e8:	1d28      	adds	r0, r5, #4
 80012ea:	4798      	blx	r3
 80012ec:	78eb      	ldrb	r3, [r5, #3]
        if (evt->subevent == hci_le_meta_events_table[i].evt_code)
 80012ee:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d1a6      	bne.n	8001244 <APP_UserEvtRx+0x74>
          hci_le_meta_events_table[i].process((void *)evt->data);
 80012f6:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 80012f8:	9301      	str	r3, [sp, #4]
 80012fa:	1d28      	adds	r0, r5, #4
 80012fc:	e002      	b.n	8001304 <APP_UserEvtRx+0x134>
          hci_events_table[i].process((void *)event_pckt->data);
 80012fe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001300:	9301      	str	r3, [sp, #4]
 8001302:	1ce8      	adds	r0, r5, #3
}
 8001304:	b003      	add	sp, #12
 8001306:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
          hci_events_table[i].process((void *)event_pckt->data);
 800130a:	4718      	bx	r3
 800130c:	0800c430 	.word	0x0800c430
 8001310:	0800c4bc 	.word	0x0800c4bc
 8001314:	0800c468 	.word	0x0800c468

08001318 <BlueNRG_Init>:
{
 8001318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	hci_init(APP_UserEvtRx, NULL);
 800131c:	2100      	movs	r1, #0
{
 800131e:	b0b7      	sub	sp, #220	; 0xdc
	hci_init(APP_UserEvtRx, NULL);
 8001320:	48d2      	ldr	r0, [pc, #840]	; (800166c <BlueNRG_Init+0x354>)
 8001322:	f007 f857 	bl	80083d4 <hci_init>
	hci_reset();
 8001326:	f006 fd7f 	bl	8007e28 <hci_reset>
	HAL_Delay(2000);
 800132a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800132e:	f001 fc4d 	bl	8002bcc <HAL_Delay>
	ret = aci_hal_set_tx_power_level(1, 4);
 8001332:	2104      	movs	r1, #4
 8001334:	2001      	movs	r0, #1
 8001336:	f007 f82b 	bl	8008390 <aci_hal_set_tx_power_level>
	assert_param(ret == BLE_STATUS_SUCCESS);
 800133a:	2800      	cmp	r0, #0
 800133c:	f040 81ec 	bne.w	8001718 <BlueNRG_Init+0x400>
	uint8_t bdaddr[] = {0x00, 0x00, 0x00, 0xE1, 0x80, 0x02};
 8001340:	4bcb      	ldr	r3, [pc, #812]	; (8001670 <BlueNRG_Init+0x358>)
 8001342:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001346:	902e      	str	r0, [sp, #184]	; 0xb8
	ret = hci_le_rand(random_number);
 8001348:	a832      	add	r0, sp, #200	; 0xc8
	uint8_t bdaddr[] = {0x00, 0x00, 0x00, 0xE1, 0x80, 0x02};
 800134a:	f8ad 10bc 	strh.w	r1, [sp, #188]	; 0xbc
	ret = hci_le_rand(random_number);
 800134e:	f006 fdbf 	bl	8007ed0 <hci_le_rand>
		discovery_time += (2*random_number[i]);
 8001352:	f89d 10c8 	ldrb.w	r1, [sp, #200]	; 0xc8
 8001356:	f89d 20c9 	ldrb.w	r2, [sp, #201]	; 0xc9
 800135a:	f89d 30ca 	ldrb.w	r3, [sp, #202]	; 0xca
 800135e:	f89d 00cb 	ldrb.w	r0, [sp, #203]	; 0xcb
	bdaddr[0] = (uint8_t) (random_number[0]);
 8001362:	f88d 10b8 	strb.w	r1, [sp, #184]	; 0xb8
		discovery_time += (2*random_number[i]);
 8001366:	440a      	add	r2, r1
 8001368:	4413      	add	r3, r2
 800136a:	f89d 10cc 	ldrb.w	r1, [sp, #204]	; 0xcc
 800136e:	f89d 20cd 	ldrb.w	r2, [sp, #205]	; 0xcd
	bdaddr[1] = (uint8_t) (random_number[3]);
 8001372:	f88d 00b9 	strb.w	r0, [sp, #185]	; 0xb9
		discovery_time += (2*random_number[i]);
 8001376:	4403      	add	r3, r0
 8001378:	4419      	add	r1, r3
 800137a:	f89d 00ce 	ldrb.w	r0, [sp, #206]	; 0xce
 800137e:	f89d 30cf 	ldrb.w	r3, [sp, #207]	; 0xcf
	bdaddr[2] = (uint8_t) (random_number[6]);
 8001382:	f88d 00ba 	strb.w	r0, [sp, #186]	; 0xba
		discovery_time += (2*random_number[i]);
 8001386:	440a      	add	r2, r1
 8001388:	4402      	add	r2, r0
 800138a:	4413      	add	r3, r2
 800138c:	48b9      	ldr	r0, [pc, #740]	; (8001674 <BlueNRG_Init+0x35c>)
 800138e:	005b      	lsls	r3, r3, #1
 8001390:	f603 33b8 	addw	r3, r3, #3000	; 0xbb8
	ret = aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN, bdaddr);
 8001394:	ac2e      	add	r4, sp, #184	; 0xb8
 8001396:	8003      	strh	r3, [r0, #0]
 8001398:	4622      	mov	r2, r4
 800139a:	2106      	movs	r1, #6
 800139c:	2000      	movs	r0, #0
 800139e:	f006 ffcd 	bl	800833c <aci_hal_write_config_data>
	ret = aci_gatt_init();
 80013a2:	f006 fe45 	bl	8008030 <aci_gatt_init>
	assert_param(ret == BLE_STATUS_SUCCESS);
 80013a6:	2800      	cmp	r0, #0
 80013a8:	f040 81bb 	bne.w	8001722 <BlueNRG_Init+0x40a>
	aci_gap_init(GAP_PERIPHERAL_ROLE, GAP_PRIVACY_DISABLED, 0x17, &hGAPService, &hDevNameChar, &hAppearanceChar);
 80013ac:	4ab2      	ldr	r2, [pc, #712]	; (8001678 <BlueNRG_Init+0x360>)
 80013ae:	4bb3      	ldr	r3, [pc, #716]	; (800167c <BlueNRG_Init+0x364>)
	const uint8_t char1_uuid[16] =
 80013b0:	4db3      	ldr	r5, [pc, #716]	; (8001680 <BlueNRG_Init+0x368>)
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 80013b2:	4fb4      	ldr	r7, [pc, #720]	; (8001684 <BlueNRG_Init+0x36c>)
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 80013b4:	f8df b300 	ldr.w	fp, [pc, #768]	; 80016b8 <BlueNRG_Init+0x3a0>
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 80013b8:	f8df a300 	ldr.w	sl, [pc, #768]	; 80016bc <BlueNRG_Init+0x3a4>
	BLUENRG_memcpy(&char_obj_4.Char_UUID_128, char4_uuid, 16);
 80013bc:	f8df 9300 	ldr.w	r9, [pc, #768]	; 80016c0 <BlueNRG_Init+0x3a8>
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 80013c0:	f8df 8300 	ldr.w	r8, [pc, #768]	; 80016c4 <BlueNRG_Init+0x3ac>
	aci_gap_init(GAP_PERIPHERAL_ROLE, GAP_PRIVACY_DISABLED, 0x17, &hGAPService, &hDevNameChar, &hAppearanceChar);
 80013c4:	e9cd 3200 	strd	r3, r2, [sp]
 80013c8:	2100      	movs	r1, #0
 80013ca:	4baf      	ldr	r3, [pc, #700]	; (8001688 <BlueNRG_Init+0x370>)
 80013cc:	2217      	movs	r2, #23
 80013ce:	2001      	movs	r0, #1
 80013d0:	f006 fdf8 	bl	8007fc4 <aci_gap_init>
	const uint8_t service_uuid[16] =
 80013d4:	4bad      	ldr	r3, [pc, #692]	; (800168c <BlueNRG_Init+0x374>)
 80013d6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013d8:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 80013dc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	const uint8_t char1_uuid[16] =
 80013e0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
	const uint8_t char2_uuid[16] =
 80013e4:	f105 0e10 	add.w	lr, r5, #16
	const uint8_t char1_uuid[16] =
 80013e8:	ae1e      	add	r6, sp, #120	; 0x78
 80013ea:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char2_uuid[16] =
 80013ee:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 80013f2:	ae22      	add	r6, sp, #136	; 0x88
	const uint8_t char3_uuid[16] =
 80013f4:	f105 0e20 	add.w	lr, r5, #32
	const uint8_t char2_uuid[16] =
 80013f8:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char3_uuid[16] =
 80013fc:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 8001400:	ae26      	add	r6, sp, #152	; 0x98
	const uint8_t char4_uuid[16] =
 8001402:	f105 0e30 	add.w	lr, r5, #48	; 0x30
	const uint8_t char3_uuid[16] =
 8001406:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
	const uint8_t char4_uuid[16] =
 800140a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
	const uint8_t char5_uuid[16] =
 800140e:	f105 0e40 	add.w	lr, r5, #64	; 0x40
	const uint8_t char4_uuid[16] =
 8001412:	ad2a      	add	r5, sp, #168	; 0xa8
 8001414:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
	const uint8_t char5_uuid[16] =
 8001418:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
 800141c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	BLUENRG_memcpy(&suuid_object.Service_UUID_128, service_uuid, 16);
 8001420:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8001424:	f8df c2a0 	ldr.w	ip, [pc, #672]	; 80016c8 <BlueNRG_Init+0x3b0>
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 8001428:	9700      	str	r7, [sp, #0]
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 800142a:	ae1e      	add	r6, sp, #120	; 0x78
	BLUENRG_memcpy(&suuid_object.Service_UUID_128, service_uuid, 16);
 800142c:	f8cc 0000 	str.w	r0, [ip]
 8001430:	f8cc 1004 	str.w	r1, [ip, #4]
 8001434:	f8cc 2008 	str.w	r2, [ip, #8]
 8001438:	f8cc 300c 	str.w	r3, [ip, #12]
	aci_gatt_add_service(UUID_TYPE_128, &suuid_object, PRIMARY_SERVICE, 20, &hService);
 800143c:	4661      	mov	r1, ip
 800143e:	2314      	movs	r3, #20
 8001440:	2201      	movs	r2, #1
 8001442:	2002      	movs	r0, #2
 8001444:	f006 fe10 	bl	8008068 <aci_gatt_add_service>
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 8001448:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800144a:	f8df c280 	ldr.w	ip, [pc, #640]	; 80016cc <BlueNRG_Init+0x3b4>
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 800144e:	ae22      	add	r6, sp, #136	; 0x88
	BLUENRG_memcpy(&char_obj_1.Char_UUID_128, char1_uuid, 16);
 8001450:	f8cc 0000 	str.w	r0, [ip]
 8001454:	f8cc 1004 	str.w	r1, [ip, #4]
 8001458:	f8cc 2008 	str.w	r2, [ip, #8]
 800145c:	f8cc 300c 	str.w	r3, [ip, #12]
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 8001460:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 8001462:	ae26      	add	r6, sp, #152	; 0x98
	BLUENRG_memcpy(&char_obj_2.Char_UUID_128, char2_uuid, 16);
 8001464:	f8cb 0000 	str.w	r0, [fp]
 8001468:	f8cb 1004 	str.w	r1, [fp, #4]
 800146c:	f8cb 2008 	str.w	r2, [fp, #8]
 8001470:	f8cb 300c 	str.w	r3, [fp, #12]
	BLUENRG_memcpy(&char_obj_3.Char_UUID_128, char3_uuid, 16);
 8001474:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8001476:	f8ca 0000 	str.w	r0, [sl]
 800147a:	f8ca 1004 	str.w	r1, [sl, #4]
 800147e:	f8ca 2008 	str.w	r2, [sl, #8]
 8001482:	f8ca 300c 	str.w	r3, [sl, #12]
	BLUENRG_memcpy(&char_obj_4.Char_UUID_128, char4_uuid, 16);
 8001486:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001488:	f8c9 0000 	str.w	r0, [r9]
 800148c:	f8c9 1004 	str.w	r1, [r9, #4]
 8001490:	f8c9 2008 	str.w	r2, [r9, #8]
 8001494:	f8c9 300c 	str.w	r3, [r9, #12]
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 8001498:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800149a:	f8c8 300c 	str.w	r3, [r8, #12]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 800149e:	4b7c      	ldr	r3, [pc, #496]	; (8001690 <BlueNRG_Init+0x378>)
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 80014a0:	f8c8 0000 	str.w	r0, [r8]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80014a4:	2400      	movs	r4, #0
 80014a6:	2607      	movs	r6, #7
 80014a8:	2510      	movs	r5, #16
	BLUENRG_memcpy(&char_obj_5.Char_UUID_128, char5_uuid, 16);
 80014aa:	f8c8 1004 	str.w	r1, [r8, #4]
 80014ae:	f8c8 2008 	str.w	r2, [r8, #8]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_1, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80014b2:	2102      	movs	r1, #2
 80014b4:	4662      	mov	r2, ip
 80014b6:	e9cd 4304 	strd	r4, r3, [sp, #16]
 80014ba:	9500      	str	r5, [sp, #0]
 80014bc:	2304      	movs	r3, #4
 80014be:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80014c2:	8838      	ldrh	r0, [r7, #0]
 80014c4:	9603      	str	r6, [sp, #12]
 80014c6:	f006 fe1d 	bl	8008104 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_2, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80014ca:	9500      	str	r5, [sp, #0]
 80014cc:	4d71      	ldr	r5, [pc, #452]	; (8001694 <BlueNRG_Init+0x37c>)
 80014ce:	9505      	str	r5, [sp, #20]
 80014d0:	465a      	mov	r2, fp
 80014d2:	2102      	movs	r1, #2
 80014d4:	2304      	movs	r3, #4
 80014d6:	e9cd 6403 	strd	r6, r4, [sp, #12]
 80014da:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80014de:	8838      	ldrh	r0, [r7, #0]
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_3, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_READ,
 80014e0:	468b      	mov	fp, r1
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_2, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_NOTIFY,
 80014e2:	f006 fe0f 	bl	8008104 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_3, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_READ,
 80014e6:	4b6c      	ldr	r3, [pc, #432]	; (8001698 <BlueNRG_Init+0x380>)
 80014e8:	9305      	str	r3, [sp, #20]
 80014ea:	4652      	mov	r2, sl
 80014ec:	4659      	mov	r1, fp
 80014ee:	f8cd b000 	str.w	fp, [sp]
 80014f2:	2304      	movs	r3, #4
 80014f4:	e9cd 6403 	strd	r6, r4, [sp, #12]
 80014f8:	e9cd 4401 	strd	r4, r4, [sp, #4]
 80014fc:	8838      	ldrh	r0, [r7, #0]
 80014fe:	f006 fe01 	bl	8008104 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_4, MAX_DATA_EXCHANGE_BYTES, CHAR_PROP_WRITE|CHAR_PROP_WRITE_WITHOUT_RESP,
 8001502:	2501      	movs	r5, #1
 8001504:	f04f 0c0c 	mov.w	ip, #12
 8001508:	4b64      	ldr	r3, [pc, #400]	; (800169c <BlueNRG_Init+0x384>)
 800150a:	f8cd c000 	str.w	ip, [sp]
 800150e:	464a      	mov	r2, r9
 8001510:	4659      	mov	r1, fp
 8001512:	9305      	str	r3, [sp, #20]
 8001514:	8838      	ldrh	r0, [r7, #0]
 8001516:	9404      	str	r4, [sp, #16]
 8001518:	2304      	movs	r3, #4
 800151a:	9603      	str	r6, [sp, #12]
 800151c:	9401      	str	r4, [sp, #4]
 800151e:	9502      	str	r5, [sp, #8]
 8001520:	f006 fdf0 	bl	8008104 <aci_gatt_add_char>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_5, BLE_DATA_BYTES(6), CHAR_PROP_READ,
 8001524:	4b5e      	ldr	r3, [pc, #376]	; (80016a0 <BlueNRG_Init+0x388>)
 8001526:	f8cd b000 	str.w	fp, [sp]
 800152a:	4642      	mov	r2, r8
 800152c:	4659      	mov	r1, fp
 800152e:	9305      	str	r3, [sp, #20]
 8001530:	e9cd 6403 	strd	r6, r4, [sp, #12]
 8001534:	2306      	movs	r3, #6
 8001536:	e9cd 4401 	strd	r4, r4, [sp, #4]
 800153a:	8838      	ldrh	r0, [r7, #0]
	const char char2name[] = {'W','R','N','_','C','R','A','S','H'};
 800153c:	f8df 8190 	ldr.w	r8, [pc, #400]	; 80016d0 <BlueNRG_Init+0x3b8>
	aci_gatt_add_char(hService, UUID_TYPE_128, &char_obj_5, BLE_DATA_BYTES(6), CHAR_PROP_READ,
 8001540:	f006 fde0 	bl	8008104 <aci_gatt_add_char>
	const char char1name[] = {'W','R','N','_','S','P','E','E','D'};
 8001544:	4b57      	ldr	r3, [pc, #348]	; (80016a4 <BlueNRG_Init+0x38c>)
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 8001546:	f8df e18c 	ldr.w	lr, [pc, #396]	; 80016d4 <BlueNRG_Init+0x3bc>
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 800154a:	f8df c18c 	ldr.w	ip, [pc, #396]	; 80016d8 <BlueNRG_Init+0x3c0>
	const char char1name[] = {'W','R','N','_','S','P','E','E','D'};
 800154e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001552:	ab0b      	add	r3, sp, #44	; 0x2c
 8001554:	c303      	stmia	r3!, {r0, r1}
 8001556:	701a      	strb	r2, [r3, #0]
	const char char2name[] = {'W','R','N','_','C','R','A','S','H'};
 8001558:	e898 0007 	ldmia.w	r8, {r0, r1, r2}
 800155c:	ab0e      	add	r3, sp, #56	; 0x38
 800155e:	c303      	stmia	r3!, {r0, r1}
 8001560:	701a      	strb	r2, [r3, #0]
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 8001562:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
 8001566:	ab11      	add	r3, sp, #68	; 0x44
 8001568:	c303      	stmia	r3!, {r0, r1}
 800156a:	ea4f 4812 	mov.w	r8, r2, lsr #16
 800156e:	f823 2b02 	strh.w	r2, [r3], #2
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 8001572:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 8001576:	f8df c164 	ldr.w	ip, [pc, #356]	; 80016dc <BlueNRG_Init+0x3c4>
	aci_gatt_add_char_desc(hService, hClientNotify_OverSpeed, UUID_TYPE_16, &DescriptorProperty,
 800157a:	f8df e164 	ldr.w	lr, [pc, #356]	; 80016e0 <BlueNRG_Init+0x3c8>
	const char char3name[] = {'R','D','_','V','E','L','O','C','I','T','Y'};
 800157e:	f883 8000 	strb.w	r8, [r3]
	const char char4name[] = {'W','R','_','D','I','R','E','C','T','I','O','N'};
 8001582:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8001586:	e88a 0007 	stmia.w	sl, {r0, r1, r2}
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 800158a:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800158e:	f10d 095c 	add.w	r9, sp, #92	; 0x5c
	DescriptorProperty.Char_UUID_16 = CHAR_USER_DESC_UUID;
 8001592:	f642 1c01 	movw	ip, #10497	; 0x2901
	const char char5name[] = {'R','D','_','D','I','R','E','C','T','I','O','N'};
 8001596:	e889 0007 	stmia.w	r9, {r0, r1, r2}
	DescriptorProperty.Char_UUID_16 = CHAR_USER_DESC_UUID;
 800159a:	f8ad c0c8 	strh.w	ip, [sp, #200]	; 0xc8
	aci_gatt_add_char_desc(hService, hClientNotify_OverSpeed, UUID_TYPE_16, &DescriptorProperty,
 800159e:	e9cd 4e07 	strd	r4, lr, [sp, #28]
 80015a2:	e9cd 4605 	strd	r4, r6, [sp, #20]
 80015a6:	e9cd 4503 	strd	r4, r5, [sp, #12]
 80015aa:	4939      	ldr	r1, [pc, #228]	; (8001690 <BlueNRG_Init+0x378>)
 80015ac:	8838      	ldrh	r0, [r7, #0]
 80015ae:	8809      	ldrh	r1, [r1, #0]
 80015b0:	f04f 081e 	mov.w	r8, #30
 80015b4:	f04f 0b09 	mov.w	fp, #9
 80015b8:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 80015bc:	ab0b      	add	r3, sp, #44	; 0x2c
 80015be:	e9cd b301 	strd	fp, r3, [sp, #4]
 80015c2:	462a      	mov	r2, r5
 80015c4:	4663      	mov	r3, ip
 80015c6:	f8cd 8000 	str.w	r8, [sp]
 80015ca:	f006 fe01 	bl	80081d0 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientNotify_Crash, UUID_TYPE_16, &DescriptorProperty,
 80015ce:	e9cd 8b00 	strd	r8, fp, [sp]
 80015d2:	e9cd 4605 	strd	r4, r6, [sp, #20]
 80015d6:	e9cd 4503 	strd	r4, r5, [sp, #12]
 80015da:	492e      	ldr	r1, [pc, #184]	; (8001694 <BlueNRG_Init+0x37c>)
 80015dc:	4a32      	ldr	r2, [pc, #200]	; (80016a8 <BlueNRG_Init+0x390>)
 80015de:	9407      	str	r4, [sp, #28]
 80015e0:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 80015e4:	ab0e      	add	r3, sp, #56	; 0x38
 80015e6:	8809      	ldrh	r1, [r1, #0]
 80015e8:	8838      	ldrh	r0, [r7, #0]
 80015ea:	9208      	str	r2, [sp, #32]
 80015ec:	9302      	str	r3, [sp, #8]
 80015ee:	462a      	mov	r2, r5
 80015f0:	4663      	mov	r3, ip
 80015f2:	f006 fded 	bl	80081d0 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientRead_Velocity, UUID_TYPE_16, &DescriptorProperty,
 80015f6:	e9cd 4605 	strd	r4, r6, [sp, #20]
 80015fa:	e9cd 4503 	strd	r4, r5, [sp, #12]
 80015fe:	4926      	ldr	r1, [pc, #152]	; (8001698 <BlueNRG_Init+0x380>)
 8001600:	4a2a      	ldr	r2, [pc, #168]	; (80016ac <BlueNRG_Init+0x394>)
 8001602:	9407      	str	r4, [sp, #28]
 8001604:	f10d 0cc8 	add.w	ip, sp, #200	; 0xc8
 8001608:	f04f 0b0b 	mov.w	fp, #11
 800160c:	ab11      	add	r3, sp, #68	; 0x44
 800160e:	f8cd 8000 	str.w	r8, [sp]
 8001612:	8809      	ldrh	r1, [r1, #0]
 8001614:	8838      	ldrh	r0, [r7, #0]
 8001616:	9208      	str	r2, [sp, #32]
 8001618:	e9cd b301 	strd	fp, r3, [sp, #4]
 800161c:	462a      	mov	r2, r5
 800161e:	4663      	mov	r3, ip
 8001620:	f006 fdd6 	bl	80081d0 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientWrite_Direction, UUID_TYPE_16, &DescriptorProperty,
 8001624:	e9cd 6406 	strd	r6, r4, [sp, #24]
 8001628:	491c      	ldr	r1, [pc, #112]	; (800169c <BlueNRG_Init+0x384>)
 800162a:	4a21      	ldr	r2, [pc, #132]	; (80016b0 <BlueNRG_Init+0x398>)
 800162c:	f8cd a008 	str.w	sl, [sp, #8]
 8001630:	f04f 0c03 	mov.w	ip, #3
 8001634:	230a      	movs	r3, #10
 8001636:	9405      	str	r4, [sp, #20]
 8001638:	9403      	str	r4, [sp, #12]
 800163a:	f8cd 8000 	str.w	r8, [sp]
 800163e:	8809      	ldrh	r1, [r1, #0]
 8001640:	8838      	ldrh	r0, [r7, #0]
 8001642:	9208      	str	r2, [sp, #32]
 8001644:	f8cd c010 	str.w	ip, [sp, #16]
 8001648:	462a      	mov	r2, r5
 800164a:	9301      	str	r3, [sp, #4]
 800164c:	ab32      	add	r3, sp, #200	; 0xc8
 800164e:	f006 fdbf 	bl	80081d0 <aci_gatt_add_char_desc>
	aci_gatt_add_char_desc(hService, hClientRead_VerifyDirection, UUID_TYPE_16, &DescriptorProperty,
 8001652:	e9cd 6406 	strd	r6, r4, [sp, #24]
 8001656:	e9cd 5404 	strd	r5, r4, [sp, #16]
 800165a:	e9cd 9402 	strd	r9, r4, [sp, #8]
 800165e:	e9cd 8b00 	strd	r8, fp, [sp]
 8001662:	490f      	ldr	r1, [pc, #60]	; (80016a0 <BlueNRG_Init+0x388>)
 8001664:	4b13      	ldr	r3, [pc, #76]	; (80016b4 <BlueNRG_Init+0x39c>)
 8001666:	8809      	ldrh	r1, [r1, #0]
 8001668:	e03c      	b.n	80016e4 <BlueNRG_Init+0x3cc>
 800166a:	bf00      	nop
 800166c:	080011d1 	.word	0x080011d1
 8001670:	0800be54 	.word	0x0800be54
 8001674:	200001c2 	.word	0x200001c2
 8001678:	200001c4 	.word	0x200001c4
 800167c:	200001d0 	.word	0x200001d0
 8001680:	0800be5c 	.word	0x0800be5c
 8001684:	200001dc 	.word	0x200001dc
 8001688:	200001d8 	.word	0x200001d8
 800168c:	0800bf24 	.word	0x0800bf24
 8001690:	200001c8 	.word	0x200001c8
 8001694:	200001c6 	.word	0x200001c6
 8001698:	200001ca 	.word	0x200001ca
 800169c:	200001ce 	.word	0x200001ce
 80016a0:	200001cc 	.word	0x200001cc
 80016a4:	0800bf38 	.word	0x0800bf38
 80016a8:	200001da 	.word	0x200001da
 80016ac:	200001de 	.word	0x200001de
 80016b0:	200001d6 	.word	0x200001d6
 80016b4:	200001d2 	.word	0x200001d2
 80016b8:	20009a0c 	.word	0x20009a0c
 80016bc:	200099dc 	.word	0x200099dc
 80016c0:	200099a8 	.word	0x200099a8
 80016c4:	200099fc 	.word	0x200099fc
 80016c8:	200099ec 	.word	0x200099ec
 80016cc:	200099cc 	.word	0x200099cc
 80016d0:	0800bf44 	.word	0x0800bf44
 80016d4:	0800bf50 	.word	0x0800bf50
 80016d8:	0800bf5c 	.word	0x0800bf5c
 80016dc:	0800bf6c 	.word	0x0800bf6c
 80016e0:	200001d4 	.word	0x200001d4
 80016e4:	8838      	ldrh	r0, [r7, #0]
 80016e6:	9308      	str	r3, [sp, #32]
 80016e8:	462a      	mov	r2, r5
 80016ea:	ab32      	add	r3, sp, #200	; 0xc8
 80016ec:	f006 fd70 	bl	80081d0 <aci_gatt_add_char_desc>
	if(FunctionAlreadyCalled == SET)
 80016f0:	4a19      	ldr	r2, [pc, #100]	; (8001758 <BlueNRG_Init+0x440>)
	Conn_Details.deviceRole = 0xFF;
 80016f2:	4b1a      	ldr	r3, [pc, #104]	; (800175c <BlueNRG_Init+0x444>)
	if(FunctionAlreadyCalled == SET)
 80016f4:	7812      	ldrb	r2, [r2, #0]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 80016f6:	741c      	strb	r4, [r3, #16]
	Conn_Details.connectionhandle = 0xFFFF;
 80016f8:	f04f 31ff 	mov.w	r1, #4294967295
	Conn_Details.deviceRole = 0xFF;
 80016fc:	20ff      	movs	r0, #255	; 0xff
	if(FunctionAlreadyCalled == SET)
 80016fe:	42aa      	cmp	r2, r5
	BLUENRG_memset(&Conn_Details.BLE_Client_Addr[0], 0, 6);
 8001700:	601c      	str	r4, [r3, #0]
 8001702:	809c      	strh	r4, [r3, #4]
	Conn_Details.deviceRole = 0xFF;
 8001704:	7198      	strb	r0, [r3, #6]
	Conn_Details.connectionhandle = 0xFFFF;
 8001706:	6099      	str	r1, [r3, #8]
 8001708:	60d9      	str	r1, [r3, #12]
	if(FunctionAlreadyCalled == SET)
 800170a:	d00f      	beq.n	800172c <BlueNRG_Init+0x414>
	FunctionAlreadyCalled = SET;
 800170c:	4a12      	ldr	r2, [pc, #72]	; (8001758 <BlueNRG_Init+0x440>)
 800170e:	2301      	movs	r3, #1
 8001710:	7013      	strb	r3, [r2, #0]
}
 8001712:	b037      	add	sp, #220	; 0xdc
 8001714:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	assert_param(ret == BLE_STATUS_SUCCESS);
 8001718:	4811      	ldr	r0, [pc, #68]	; (8001760 <BlueNRG_Init+0x448>)
 800171a:	216f      	movs	r1, #111	; 0x6f
 800171c:	f000 fe5e 	bl	80023dc <assert_failed>
 8001720:	e60e      	b.n	8001340 <BlueNRG_Init+0x28>
	assert_param(ret == BLE_STATUS_SUCCESS);
 8001722:	480f      	ldr	r0, [pc, #60]	; (8001760 <BlueNRG_Init+0x448>)
 8001724:	2176      	movs	r1, #118	; 0x76
 8001726:	f000 fe59 	bl	80023dc <assert_failed>
 800172a:	e63f      	b.n	80013ac <BlueNRG_Init+0x94>
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 800172c:	490d      	ldr	r1, [pc, #52]	; (8001764 <BlueNRG_Init+0x44c>)
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 800172e:	9432      	str	r4, [sp, #200]	; 0xc8
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001730:	ab32      	add	r3, sp, #200	; 0xc8
 8001732:	9300      	str	r3, [sp, #0]
 8001734:	6808      	ldr	r0, [r1, #0]
 8001736:	4623      	mov	r3, r4
 8001738:	4611      	mov	r1, r2
 800173a:	f008 fd5b 	bl	800a1f4 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800173e:	9b32      	ldr	r3, [sp, #200]	; 0xc8
 8001740:	2b00      	cmp	r3, #0
 8001742:	d0e3      	beq.n	800170c <BlueNRG_Init+0x3f4>
 8001744:	4b08      	ldr	r3, [pc, #32]	; (8001768 <BlueNRG_Init+0x450>)
 8001746:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800174a:	601a      	str	r2, [r3, #0]
 800174c:	f3bf 8f4f 	dsb	sy
 8001750:	f3bf 8f6f 	isb	sy
 8001754:	e7da      	b.n	800170c <BlueNRG_Init+0x3f4>
 8001756:	bf00      	nop
 8001758:	200001bf 	.word	0x200001bf
 800175c:	200099b8 	.word	0x200099b8
 8001760:	0800bf08 	.word	0x0800bf08
 8001764:	20009a3c 	.word	0x20009a3c
 8001768:	e000ed04 	.word	0xe000ed04

0800176c <BlueNRG_MakeDeviceDiscoverable>:
{
 800176c:	b570      	push	{r4, r5, r6, lr}
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 800176e:	4b1a      	ldr	r3, [pc, #104]	; (80017d8 <BlueNRG_MakeDeviceDiscoverable+0x6c>)
	uint8_t uuidscanresponse[18] =
 8001770:	4d1a      	ldr	r5, [pc, #104]	; (80017dc <BlueNRG_MakeDeviceDiscoverable+0x70>)
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 8001772:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
{
 8001776:	b090      	sub	sp, #64	; 0x40
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME, 'F','R','T','S','B','L','E','-','C','a','r'};
 8001778:	ae08      	add	r6, sp, #32
 800177a:	e886 0007 	stmia.w	r6, {r0, r1, r2}
	hci_le_set_scan_response_data(0, NULL);
 800177e:	2100      	movs	r1, #0
 8001780:	4608      	mov	r0, r1
 8001782:	f006 fb6b 	bl	8007e5c <hci_le_set_scan_response_data>
	uint8_t uuidscanresponse[18] =
 8001786:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001788:	ac0b      	add	r4, sp, #44	; 0x2c
 800178a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800178c:	682b      	ldr	r3, [r5, #0]
 800178e:	8023      	strh	r3, [r4, #0]
	hci_le_set_scan_response_data(18, uuidscanresponse);
 8001790:	a90b      	add	r1, sp, #44	; 0x2c
 8001792:	2012      	movs	r0, #18
 8001794:	f006 fb62 	bl	8007e5c <hci_le_set_scan_response_data>
	ret = aci_gap_set_discoverable(ADV_IND, ADV_INTERV_MIN, ADV_INTERV_MAX, PUBLIC_ADDR,
 8001798:	2300      	movs	r3, #0
 800179a:	220c      	movs	r2, #12
 800179c:	9201      	str	r2, [sp, #4]
 800179e:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80017a2:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80017a6:	9602      	str	r6, [sp, #8]
 80017a8:	9300      	str	r3, [sp, #0]
 80017aa:	4618      	mov	r0, r3
 80017ac:	f44f 72a0 	mov.w	r2, #320	; 0x140
 80017b0:	21a0      	movs	r1, #160	; 0xa0
 80017b2:	f006 fbb3 	bl	8007f1c <aci_gap_set_discoverable>
	assert_param(ret == BLE_STATUS_SUCCESS);
 80017b6:	b920      	cbnz	r0, 80017c2 <BlueNRG_MakeDeviceDiscoverable+0x56>
	Conn_Details.ConnectionStatus = STATE_AWAITING_CONNECTION;
 80017b8:	4b09      	ldr	r3, [pc, #36]	; (80017e0 <BlueNRG_MakeDeviceDiscoverable+0x74>)
 80017ba:	2211      	movs	r2, #17
 80017bc:	741a      	strb	r2, [r3, #16]
}
 80017be:	b010      	add	sp, #64	; 0x40
 80017c0:	bd70      	pop	{r4, r5, r6, pc}
	assert_param(ret == BLE_STATUS_SUCCESS);
 80017c2:	4808      	ldr	r0, [pc, #32]	; (80017e4 <BlueNRG_MakeDeviceDiscoverable+0x78>)
 80017c4:	f240 11dd 	movw	r1, #477	; 0x1dd
 80017c8:	f000 fe08 	bl	80023dc <assert_failed>
	Conn_Details.ConnectionStatus = STATE_AWAITING_CONNECTION;
 80017cc:	4b04      	ldr	r3, [pc, #16]	; (80017e0 <BlueNRG_MakeDeviceDiscoverable+0x74>)
 80017ce:	2211      	movs	r2, #17
 80017d0:	741a      	strb	r2, [r3, #16]
}
 80017d2:	b010      	add	sp, #64	; 0x40
 80017d4:	bd70      	pop	{r4, r5, r6, pc}
 80017d6:	bf00      	nop
 80017d8:	0800bf7c 	.word	0x0800bf7c
 80017dc:	0800bf8c 	.word	0x0800bf8c
 80017e0:	200099b8 	.word	0x200099b8
 80017e4:	0800bf08 	.word	0x0800bf08

080017e8 <hci_le_connection_complete_event>:
                                      uint16_t Conn_Interval,
                                      uint16_t Conn_Latency,
                                      uint16_t Supervision_Timeout,
                                      uint8_t Master_Clock_Accuracy)

{
 80017e8:	b570      	push	{r4, r5, r6, lr}
 80017ea:	b084      	sub	sp, #16
	static FlagStatus FunctionAlreadyCalled = RESET;

	/* This callback function/event only saves connection handle */
	Conn_Details.connectionhandle = Connection_Handle;
 80017ec:	4b19      	ldr	r3, [pc, #100]	; (8001854 <hci_le_connection_complete_event+0x6c>)
{
 80017ee:	9808      	ldr	r0, [sp, #32]
	Conn_Details.connectionhandle = Connection_Handle;
 80017f0:	8119      	strh	r1, [r3, #8]

	/* Role should be slave: 0x01 (if 0x00, it is master and incorrect in this example project) */
	Conn_Details.deviceRole = Role;
 80017f2:	719a      	strb	r2, [r3, #6]
	Conn_Details.BLE_SupervisionTimeout = Supervision_Timeout;

	/* Update connection status to connected */
	Conn_Details.ConnectionStatus = STATE_CONNECTED;

	if(FunctionAlreadyCalled == SET)
 80017f4:	4c18      	ldr	r4, [pc, #96]	; (8001858 <hci_le_connection_complete_event+0x70>)
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 80017f6:	6802      	ldr	r2, [r0, #0]
 80017f8:	601a      	str	r2, [r3, #0]
	if(FunctionAlreadyCalled == SET)
 80017fa:	7822      	ldrb	r2, [r4, #0]
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 80017fc:	8881      	ldrh	r1, [r0, #4]
{
 80017fe:	f8bd 6024 	ldrh.w	r6, [sp, #36]	; 0x24
 8001802:	f8bd 5028 	ldrh.w	r5, [sp, #40]	; 0x28
 8001806:	f8bd 002c 	ldrh.w	r0, [sp, #44]	; 0x2c
	BLUENRG_memcpy(&Conn_Details.BLE_Client_Addr, Peer_Address, 6);
 800180a:	8099      	strh	r1, [r3, #4]
	if(FunctionAlreadyCalled == SET)
 800180c:	2a01      	cmp	r2, #1
	Conn_Details.ConnectionStatus = STATE_CONNECTED;
 800180e:	f04f 0199 	mov.w	r1, #153	; 0x99
	Conn_Details.BLE_ConnInterval = Conn_Interval;
 8001812:	815e      	strh	r6, [r3, #10]
	Conn_Details.BLE_ConnLatency = Conn_Latency;
 8001814:	819d      	strh	r5, [r3, #12]
	Conn_Details.BLE_SupervisionTimeout = Supervision_Timeout;
 8001816:	81d8      	strh	r0, [r3, #14]
	Conn_Details.ConnectionStatus = STATE_CONNECTED;
 8001818:	7419      	strb	r1, [r3, #16]
	if(FunctionAlreadyCalled == SET)
 800181a:	d003      	beq.n	8001824 <hci_le_connection_complete_event+0x3c>
		   is pdFALSE */
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	}

	/* Indication that function is called already, and can send notifications to FreeRTOS tasks next time it is executed */
	FunctionAlreadyCalled = SET;
 800181c:	2301      	movs	r3, #1
 800181e:	7023      	strb	r3, [r4, #0]
} /* end hci_le_connection_complete_event() */
 8001820:	b004      	add	sp, #16
 8001822:	bd70      	pop	{r4, r5, r6, pc}
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001824:	480d      	ldr	r0, [pc, #52]	; (800185c <hci_le_connection_complete_event+0x74>)
 8001826:	a903      	add	r1, sp, #12
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001828:	2300      	movs	r3, #0
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 800182a:	6800      	ldr	r0, [r0, #0]
 800182c:	9100      	str	r1, [sp, #0]
 800182e:	2102      	movs	r1, #2
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001830:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_CONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001832:	f008 fcdf 	bl	800a1f4 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 8001836:	9b03      	ldr	r3, [sp, #12]
 8001838:	2b00      	cmp	r3, #0
 800183a:	d0ef      	beq.n	800181c <hci_le_connection_complete_event+0x34>
 800183c:	4b08      	ldr	r3, [pc, #32]	; (8001860 <hci_le_connection_complete_event+0x78>)
 800183e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001842:	601a      	str	r2, [r3, #0]
 8001844:	f3bf 8f4f 	dsb	sy
 8001848:	f3bf 8f6f 	isb	sy
	FunctionAlreadyCalled = SET;
 800184c:	2301      	movs	r3, #1
 800184e:	7023      	strb	r3, [r4, #0]
} /* end hci_le_connection_complete_event() */
 8001850:	b004      	add	sp, #16
 8001852:	bd70      	pop	{r4, r5, r6, pc}
 8001854:	200099b8 	.word	0x200099b8
 8001858:	200001c0 	.word	0x200001c0
 800185c:	20009a3c 	.word	0x20009a3c
 8001860:	e000ed04 	.word	0xe000ed04

08001864 <hci_disconnection_complete_event>:
 * Return         : See file bluenrg1_events.h
 *******************************************************************************/
void hci_disconnection_complete_event(uint8_t Status,
                                      uint16_t Connection_Handle,
                                      uint8_t Reason)
{
 8001864:	b530      	push	{r4, r5, lr}
	if(FunctionAlreadyCalled == SET)
 8001866:	4c15      	ldr	r4, [pc, #84]	; (80018bc <hci_disconnection_complete_event+0x58>)
	Conn_Details.deviceRole = 0xFF;
 8001868:	4915      	ldr	r1, [pc, #84]	; (80018c0 <hci_disconnection_complete_event+0x5c>)
	if(FunctionAlreadyCalled == SET)
 800186a:	7822      	ldrb	r2, [r4, #0]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 800186c:	2300      	movs	r3, #0
	Conn_Details.connectionhandle = 0xFFFF;
 800186e:	f04f 30ff 	mov.w	r0, #4294967295
	Conn_Details.deviceRole = 0xFF;
 8001872:	25ff      	movs	r5, #255	; 0xff
	if(FunctionAlreadyCalled == SET)
 8001874:	2a01      	cmp	r2, #1
{
 8001876:	b085      	sub	sp, #20
	Conn_Details.deviceRole = 0xFF;
 8001878:	718d      	strb	r5, [r1, #6]
	Conn_Details.connectionhandle = 0xFFFF;
 800187a:	6088      	str	r0, [r1, #8]
 800187c:	60c8      	str	r0, [r1, #12]
	Conn_Details.ConnectionStatus = STATE_NOT_CONNECTED;
 800187e:	740b      	strb	r3, [r1, #16]
	BLUENRG_memset(&Conn_Details.BLE_Client_Addr[0], 0, 6);
 8001880:	600b      	str	r3, [r1, #0]
 8001882:	808b      	strh	r3, [r1, #4]
	if(FunctionAlreadyCalled == SET)
 8001884:	d003      	beq.n	800188e <hci_disconnection_complete_event+0x2a>
	FunctionAlreadyCalled = SET;
 8001886:	2301      	movs	r3, #1
 8001888:	7023      	strb	r3, [r4, #0]
	/* Resets all connectivity status details */
	Server_ResetConnectionStatus();

} /* end hci_disconnection_complete_event() */
 800188a:	b005      	add	sp, #20
 800188c:	bd30      	pop	{r4, r5, pc}
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 800188e:	480d      	ldr	r0, [pc, #52]	; (80018c4 <hci_disconnection_complete_event+0x60>)
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 8001890:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskBLEConn, FRTOS_TASK_NOTIF_BLE_DISCONNECTED, eSetBits, &xHigherPriorityTaskWoken);
 8001892:	a903      	add	r1, sp, #12
 8001894:	6800      	ldr	r0, [r0, #0]
 8001896:	9100      	str	r1, [sp, #0]
 8001898:	4611      	mov	r1, r2
 800189a:	f008 fcab 	bl	800a1f4 <xTaskGenericNotifyFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 800189e:	9b03      	ldr	r3, [sp, #12]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d0f0      	beq.n	8001886 <hci_disconnection_complete_event+0x22>
 80018a4:	4b08      	ldr	r3, [pc, #32]	; (80018c8 <hci_disconnection_complete_event+0x64>)
 80018a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80018aa:	601a      	str	r2, [r3, #0]
 80018ac:	f3bf 8f4f 	dsb	sy
 80018b0:	f3bf 8f6f 	isb	sy
	FunctionAlreadyCalled = SET;
 80018b4:	2301      	movs	r3, #1
 80018b6:	7023      	strb	r3, [r4, #0]
} /* end hci_disconnection_complete_event() */
 80018b8:	b005      	add	sp, #20
 80018ba:	bd30      	pop	{r4, r5, pc}
 80018bc:	200001bf 	.word	0x200001bf
 80018c0:	200099b8 	.word	0x200099b8
 80018c4:	20009a3c 	.word	0x20009a3c
 80018c8:	e000ed04 	.word	0xe000ed04

080018cc <aci_gatt_notification_event>:
                                 uint8_t Attribute_Value_Length,
                                 uint8_t Attribute_Value[])
{


} /* end aci_gatt_notification_event() */
 80018cc:	4770      	bx	lr
 80018ce:	bf00      	nop

080018d0 <aci_gatt_attribute_modified_event>:
void aci_gatt_attribute_modified_event(uint16_t Connection_Handle,
                                       uint16_t Attr_Handle,
                                       uint16_t Offset,
                                       uint16_t Attr_Data_Length,
                                       uint8_t Attr_Data[])
{
 80018d0:	b500      	push	{lr}

	/* Determine which characteristic was modified by Client (Indicate and Notify characteristics
	   are modified by Client only if Client acknowledges these features on Server) */
	if(Attr_Handle == hClientWrite_Direction+1)
 80018d2:	4b43      	ldr	r3, [pc, #268]	; (80019e0 <aci_gatt_attribute_modified_event+0x110>)
 80018d4:	881b      	ldrh	r3, [r3, #0]
{
 80018d6:	b083      	sub	sp, #12
	if(Attr_Handle == hClientWrite_Direction+1)
 80018d8:	3301      	adds	r3, #1
 80018da:	4299      	cmp	r1, r3
{
 80018dc:	9a04      	ldr	r2, [sp, #16]
	if(Attr_Handle == hClientWrite_Direction+1)
 80018de:	d002      	beq.n	80018e6 <aci_gatt_attribute_modified_event+0x16>
			}
		}

	}

} /* end aci_gatt_attribute_modified_event() */
 80018e0:	b003      	add	sp, #12
 80018e2:	f85d fb04 	ldr.w	pc, [sp], #4
		switch(Attr_Data[0])
 80018e6:	7813      	ldrb	r3, [r2, #0]
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxIncorrectMsgCharBuffer);
 80018e8:	493e      	ldr	r1, [pc, #248]	; (80019e4 <aci_gatt_attribute_modified_event+0x114>)
 80018ea:	3b45      	subs	r3, #69	; 0x45
 80018ec:	2b33      	cmp	r3, #51	; 0x33
 80018ee:	d81b      	bhi.n	8001928 <aci_gatt_attribute_modified_event+0x58>
 80018f0:	e8df f003 	tbb	[pc, r3]
 80018f4:	1a1a1a67 	.word	0x1a1a1a67
 80018f8:	1a1a1a1a 	.word	0x1a1a1a1a
 80018fc:	1a1a581a 	.word	0x1a1a581a
 8001900:	1a491a1a 	.word	0x1a491a1a
 8001904:	263a1a1a 	.word	0x263a1a1a
 8001908:	1a1a1a1a 	.word	0x1a1a1a1a
 800190c:	1a1a1a1a 	.word	0x1a1a1a1a
 8001910:	1a1a1a1a 	.word	0x1a1a1a1a
 8001914:	1a1a1a67 	.word	0x1a1a1a67
 8001918:	1a1a1a1a 	.word	0x1a1a1a1a
 800191c:	1a1a581a 	.word	0x1a1a581a
 8001920:	1a491a1a 	.word	0x1a491a1a
 8001924:	263a1a1a 	.word	0x263a1a1a
 8001928:	4a2f      	ldr	r2, [pc, #188]	; (80019e8 <aci_gatt_attribute_modified_event+0x118>)
 800192a:	4b30      	ldr	r3, [pc, #192]	; (80019ec <aci_gatt_attribute_modified_event+0x11c>)
 800192c:	8810      	ldrh	r0, [r2, #0]
 800192e:	8809      	ldrh	r1, [r1, #0]
 8001930:	9304      	str	r3, [sp, #16]
 8001932:	2200      	movs	r2, #0
 8001934:	2306      	movs	r3, #6
} /* end aci_gatt_attribute_modified_event() */
 8001936:	b003      	add	sp, #12
 8001938:	f85d eb04 	ldr.w	lr, [sp], #4
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxIncorrectMsgCharBuffer);
 800193c:	f006 bcce 	b.w	80082dc <aci_gatt_update_char_value>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxForceStopMovingCharBuffer);
 8001940:	4a29      	ldr	r2, [pc, #164]	; (80019e8 <aci_gatt_attribute_modified_event+0x118>)
 8001942:	4b2b      	ldr	r3, [pc, #172]	; (80019f0 <aci_gatt_attribute_modified_event+0x120>)
 8001944:	8809      	ldrh	r1, [r1, #0]
 8001946:	8810      	ldrh	r0, [r2, #0]
 8001948:	9300      	str	r3, [sp, #0]
 800194a:	2200      	movs	r2, #0
 800194c:	2306      	movs	r3, #6
 800194e:	f006 fcc5 	bl	80082dc <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_FORCESTOP, eSetBits);
 8001952:	4a28      	ldr	r2, [pc, #160]	; (80019f4 <aci_gatt_attribute_modified_event+0x124>)
 8001954:	2300      	movs	r3, #0
 8001956:	6810      	ldr	r0, [r2, #0]
 8001958:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800195c:	2201      	movs	r2, #1
} /* end aci_gatt_attribute_modified_event() */
 800195e:	b003      	add	sp, #12
 8001960:	f85d eb04 	ldr.w	lr, [sp], #4
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_EAST, eSetBits);
 8001964:	f008 bbce 	b.w	800a104 <xTaskGenericNotify>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxWestDirCharBuffer);
 8001968:	4a1f      	ldr	r2, [pc, #124]	; (80019e8 <aci_gatt_attribute_modified_event+0x118>)
 800196a:	4b23      	ldr	r3, [pc, #140]	; (80019f8 <aci_gatt_attribute_modified_event+0x128>)
 800196c:	8809      	ldrh	r1, [r1, #0]
 800196e:	8810      	ldrh	r0, [r2, #0]
 8001970:	9300      	str	r3, [sp, #0]
 8001972:	2200      	movs	r2, #0
 8001974:	2306      	movs	r3, #6
 8001976:	f006 fcb1 	bl	80082dc <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_WEST, eSetBits);
 800197a:	4a1e      	ldr	r2, [pc, #120]	; (80019f4 <aci_gatt_attribute_modified_event+0x124>)
 800197c:	2300      	movs	r3, #0
 800197e:	6810      	ldr	r0, [r2, #0]
 8001980:	2108      	movs	r1, #8
 8001982:	2201      	movs	r2, #1
 8001984:	e7eb      	b.n	800195e <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxSouthDirCharBuffer);
 8001986:	4a18      	ldr	r2, [pc, #96]	; (80019e8 <aci_gatt_attribute_modified_event+0x118>)
 8001988:	4b1c      	ldr	r3, [pc, #112]	; (80019fc <aci_gatt_attribute_modified_event+0x12c>)
 800198a:	8809      	ldrh	r1, [r1, #0]
 800198c:	8810      	ldrh	r0, [r2, #0]
 800198e:	9300      	str	r3, [sp, #0]
 8001990:	2200      	movs	r2, #0
 8001992:	2306      	movs	r3, #6
 8001994:	f006 fca2 	bl	80082dc <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_SOUTH, eSetBits);
 8001998:	4a16      	ldr	r2, [pc, #88]	; (80019f4 <aci_gatt_attribute_modified_event+0x124>)
 800199a:	2300      	movs	r3, #0
 800199c:	6810      	ldr	r0, [r2, #0]
 800199e:	2104      	movs	r1, #4
 80019a0:	2201      	movs	r2, #1
 80019a2:	e7dc      	b.n	800195e <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxNorthDirCharBuffer);
 80019a4:	4a10      	ldr	r2, [pc, #64]	; (80019e8 <aci_gatt_attribute_modified_event+0x118>)
 80019a6:	4b16      	ldr	r3, [pc, #88]	; (8001a00 <aci_gatt_attribute_modified_event+0x130>)
 80019a8:	8809      	ldrh	r1, [r1, #0]
 80019aa:	8810      	ldrh	r0, [r2, #0]
 80019ac:	9300      	str	r3, [sp, #0]
 80019ae:	2200      	movs	r2, #0
 80019b0:	2306      	movs	r3, #6
 80019b2:	f006 fc93 	bl	80082dc <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_NORTH, eSetBits);
 80019b6:	4b0f      	ldr	r3, [pc, #60]	; (80019f4 <aci_gatt_attribute_modified_event+0x124>)
 80019b8:	2201      	movs	r2, #1
 80019ba:	6818      	ldr	r0, [r3, #0]
 80019bc:	4611      	mov	r1, r2
 80019be:	2300      	movs	r3, #0
 80019c0:	e7cd      	b.n	800195e <aci_gatt_attribute_modified_event+0x8e>
				aci_gatt_update_char_value(hService, hClientRead_VerifyDirection, 0, s_BLEVerifyMessageLength, s_pTxEastDirCharBuffer);
 80019c2:	4a09      	ldr	r2, [pc, #36]	; (80019e8 <aci_gatt_attribute_modified_event+0x118>)
 80019c4:	4b0f      	ldr	r3, [pc, #60]	; (8001a04 <aci_gatt_attribute_modified_event+0x134>)
 80019c6:	8809      	ldrh	r1, [r1, #0]
 80019c8:	8810      	ldrh	r0, [r2, #0]
 80019ca:	9300      	str	r3, [sp, #0]
 80019cc:	2200      	movs	r2, #0
 80019ce:	2306      	movs	r3, #6
 80019d0:	f006 fc84 	bl	80082dc <aci_gatt_update_char_value>
				xTaskNotify(h_TaskBLEMsg, FRTOS_TASK_NOTIF_DIR_EAST, eSetBits);
 80019d4:	4a07      	ldr	r2, [pc, #28]	; (80019f4 <aci_gatt_attribute_modified_event+0x124>)
 80019d6:	2300      	movs	r3, #0
 80019d8:	6810      	ldr	r0, [r2, #0]
 80019da:	2102      	movs	r1, #2
 80019dc:	2201      	movs	r2, #1
 80019de:	e7be      	b.n	800195e <aci_gatt_attribute_modified_event+0x8e>
 80019e0:	200001ce 	.word	0x200001ce
 80019e4:	200001cc 	.word	0x200001cc
 80019e8:	200001dc 	.word	0x200001dc
 80019ec:	20000010 	.word	0x20000010
 80019f0:	20000008 	.word	0x20000008
 80019f4:	20009a20 	.word	0x20009a20
 80019f8:	20000028 	.word	0x20000028
 80019fc:	20000020 	.word	0x20000020
 8001a00:	20000018 	.word	0x20000018
 8001a04:	20000000 	.word	0x20000000

08001a08 <vTimUpdateOledScreenCallback>:
 * @note
 */
static void vTimUpdateOledScreenCallback(TimerHandle_t xTimer)
{
	/* Fill value in <customqueue> Queue to notify <customtask> of pending actions */
}
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop

08001a0c <vTimMotorTimeoutCallback>:
	Car_ConfigDirection(DIR_CAR_BRAKES);
 8001a0c:	2004      	movs	r0, #4
 8001a0e:	f7fe bfa1 	b.w	8000954 <Car_ConfigDirection>
 8001a12:	bf00      	nop

08001a14 <Task_CarMovementCalculations>:
{
 8001a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a18:	ed2d 8b02 	vpush	{d8}
 8001a1c:	b083      	sub	sp, #12
	ADXL343_Init();
 8001a1e:	f7fe fdfd 	bl	800061c <ADXL343_Init>
 8001a22:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 8001ac8 <Task_CarMovementCalculations+0xb4>
 8001a26:	f8df a0a4 	ldr.w	sl, [pc, #164]	; 8001acc <Task_CarMovementCalculations+0xb8>
 8001a2a:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8001ad4 <Task_CarMovementCalculations+0xc0>
 8001a2e:	f8df 80a8 	ldr.w	r8, [pc, #168]	; 8001ad8 <Task_CarMovementCalculations+0xc4>
 8001a32:	4f1f      	ldr	r7, [pc, #124]	; (8001ab0 <Task_CarMovementCalculations+0x9c>)
 8001a34:	4e1f      	ldr	r6, [pc, #124]	; (8001ab4 <Task_CarMovementCalculations+0xa0>)
 8001a36:	4d20      	ldr	r5, [pc, #128]	; (8001ab8 <Task_CarMovementCalculations+0xa4>)
 8001a38:	4c20      	ldr	r4, [pc, #128]	; (8001abc <Task_CarMovementCalculations+0xa8>)
		s_CarVelocityX = s_CarOldVelocityX + (s_CarAccelerationX * FREQUENCY_S_CALCULATION);
 8001a3a:	ed9f 8a21 	vldr	s16, [pc, #132]	; 8001ac0 <Task_CarMovementCalculations+0xac>
		g_Task5_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001a3e:	2000      	movs	r0, #0
 8001a40:	f008 fa8e 	bl	8009f60 <uxTaskGetStackHighWaterMark>
 8001a44:	4b1f      	ldr	r3, [pc, #124]	; (8001ac4 <Task_CarMovementCalculations+0xb0>)
 8001a46:	6018      	str	r0, [r3, #0]
		LastActiveTime = xTaskGetTickCount();
 8001a48:	f008 f876 	bl	8009b38 <xTaskGetTickCount>
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001a4c:	2119      	movs	r1, #25
		LastActiveTime = xTaskGetTickCount();
 8001a4e:	4602      	mov	r2, r0
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001a50:	a801      	add	r0, sp, #4
		LastActiveTime = xTaskGetTickCount();
 8001a52:	9201      	str	r2, [sp, #4]
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001a54:	f007 feea 	bl	800982c <vTaskDelayUntil>
		taskENTER_CRITICAL();
 8001a58:	f008 ff5c 	bl	800a914 <vPortEnterCritical>
		ADXL_ReadAcceleration(&s_CarAccelerationX, &s_CarAccelerationY, &s_CarAccelerationZ);
 8001a5c:	4a1a      	ldr	r2, [pc, #104]	; (8001ac8 <Task_CarMovementCalculations+0xb4>)
 8001a5e:	491b      	ldr	r1, [pc, #108]	; (8001acc <Task_CarMovementCalculations+0xb8>)
 8001a60:	481b      	ldr	r0, [pc, #108]	; (8001ad0 <Task_CarMovementCalculations+0xbc>)
 8001a62:	f7fe fd89 	bl	8000578 <ADXL_ReadAcceleration>
		taskEXIT_CRITICAL();
 8001a66:	f008 ff77 	bl	800a958 <vPortExitCritical>
		s_CarVelocityX = s_CarOldVelocityX + (s_CarAccelerationX * FREQUENCY_S_CALCULATION);
 8001a6a:	4b19      	ldr	r3, [pc, #100]	; (8001ad0 <Task_CarMovementCalculations+0xbc>)
 8001a6c:	edd9 7a00 	vldr	s15, [r9]
 8001a70:	ed93 6a00 	vldr	s12, [r3]
		s_CarVelocityY = s_CarOldVelocityY + (s_CarAccelerationY * FREQUENCY_S_CALCULATION);
 8001a74:	edda 6a00 	vldr	s13, [sl]
		s_CarVelocityZ = s_CarOldVelocityZ + (s_CarAccelerationZ * FREQUENCY_S_CALCULATION);
 8001a78:	ed9b 7a00 	vldr	s14, [fp]
		s_CarVelocityX = s_CarOldVelocityX + (s_CarAccelerationX * FREQUENCY_S_CALCULATION);
 8001a7c:	eee6 7a08 	vfma.f32	s15, s12, s16
 8001a80:	edc8 7a00 	vstr	s15, [r8]
		s_CarVelocityY = s_CarOldVelocityY + (s_CarAccelerationY * FREQUENCY_S_CALCULATION);
 8001a84:	edd7 7a00 	vldr	s15, [r7]
 8001a88:	eee6 7a88 	vfma.f32	s15, s13, s16
 8001a8c:	edc6 7a00 	vstr	s15, [r6]
		s_CarVelocityZ = s_CarOldVelocityZ + (s_CarAccelerationZ * FREQUENCY_S_CALCULATION);
 8001a90:	edd5 7a00 	vldr	s15, [r5]
 8001a94:	eee7 7a08 	vfma.f32	s15, s14, s16
 8001a98:	edc4 7a00 	vstr	s15, [r4]
		s_CarOldVelocityX = s_CarVelocityX;
 8001a9c:	f8d8 2000 	ldr.w	r2, [r8]
 8001aa0:	f8c9 2000 	str.w	r2, [r9]
		s_CarOldVelocityY = s_CarVelocityY;
 8001aa4:	6832      	ldr	r2, [r6, #0]
 8001aa6:	603a      	str	r2, [r7, #0]
		s_CarOldVelocityZ = s_CarVelocityZ;
 8001aa8:	6822      	ldr	r2, [r4, #0]
 8001aaa:	602a      	str	r2, [r5, #0]
	while(1)
 8001aac:	e7c7      	b.n	8001a3e <Task_CarMovementCalculations+0x2a>
 8001aae:	bf00      	nop
 8001ab0:	20000204 	.word	0x20000204
 8001ab4:	20000210 	.word	0x20000210
 8001ab8:	20000208 	.word	0x20000208
 8001abc:	20000214 	.word	0x20000214
 8001ac0:	3ccccccd 	.word	0x3ccccccd
 8001ac4:	20009a28 	.word	0x20009a28
 8001ac8:	200001fc 	.word	0x200001fc
 8001acc:	200001f8 	.word	0x200001f8
 8001ad0:	200001f4 	.word	0x200001f4
 8001ad4:	20000200 	.word	0x20000200
 8001ad8:	2000020c 	.word	0x2000020c

08001adc <Task_ManageBLEEvents>:
{
 8001adc:	b510      	push	{r4, lr}
 8001ade:	4c08      	ldr	r4, [pc, #32]	; (8001b00 <Task_ManageBLEEvents+0x24>)
 8001ae0:	b082      	sub	sp, #8
		g_Task3_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001ae2:	2000      	movs	r0, #0
 8001ae4:	f008 fa3c 	bl	8009f60 <uxTaskGetStackHighWaterMark>
 8001ae8:	6020      	str	r0, [r4, #0]
		LastActiveTime = xTaskGetTickCount();
 8001aea:	f008 f825 	bl	8009b38 <xTaskGetTickCount>
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001aee:	210f      	movs	r1, #15
		LastActiveTime = xTaskGetTickCount();
 8001af0:	4603      	mov	r3, r0
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001af2:	a801      	add	r0, sp, #4
		LastActiveTime = xTaskGetTickCount();
 8001af4:	9301      	str	r3, [sp, #4]
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001af6:	f007 fe99 	bl	800982c <vTaskDelayUntil>
		hci_user_evt_proc();
 8001afa:	f006 fd8d 	bl	8008618 <hci_user_evt_proc>
	while(1)
 8001afe:	e7f0      	b.n	8001ae2 <Task_ManageBLEEvents+0x6>
 8001b00:	20009a38 	.word	0x20009a38

08001b04 <Task_BlinkLEDIndicator>:
{
 8001b04:	b530      	push	{r4, r5, lr}
 8001b06:	4d0a      	ldr	r5, [pc, #40]	; (8001b30 <Task_BlinkLEDIndicator+0x2c>)
		HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 8001b08:	4c0a      	ldr	r4, [pc, #40]	; (8001b34 <Task_BlinkLEDIndicator+0x30>)
{
 8001b0a:	b083      	sub	sp, #12
		g_Task2_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001b0c:	2000      	movs	r0, #0
 8001b0e:	f008 fa27 	bl	8009f60 <uxTaskGetStackHighWaterMark>
 8001b12:	6028      	str	r0, [r5, #0]
		LastActiveTime = xTaskGetTickCount();
 8001b14:	f008 f810 	bl	8009b38 <xTaskGetTickCount>
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001b18:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
		LastActiveTime = xTaskGetTickCount();
 8001b1c:	4603      	mov	r3, r0
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001b1e:	a801      	add	r0, sp, #4
		LastActiveTime = xTaskGetTickCount();
 8001b20:	9301      	str	r3, [sp, #4]
		vTaskDelayUntil(&LastActiveTime, DelayFrequency);
 8001b22:	f007 fe83 	bl	800982c <vTaskDelayUntil>
		HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 8001b26:	2120      	movs	r1, #32
 8001b28:	4620      	mov	r0, r4
 8001b2a:	f002 f817 	bl	8003b5c <HAL_GPIO_TogglePin>
	while(1)
 8001b2e:	e7ed      	b.n	8001b0c <Task_BlinkLEDIndicator+0x8>
 8001b30:	20009a34 	.word	0x20009a34
 8001b34:	40020000 	.word	0x40020000

08001b38 <Task_ProcessPushButtonIRQ>:
{
 8001b38:	b530      	push	{r4, r5, lr}
 8001b3a:	b083      	sub	sp, #12
	__IO uint32_t PBCounter = 0;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	4d0a      	ldr	r5, [pc, #40]	; (8001b68 <Task_ProcessPushButtonIRQ+0x30>)
 8001b40:	9301      	str	r3, [sp, #4]
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001b42:	f04f 31ff 	mov.w	r1, #4294967295
 8001b46:	2001      	movs	r0, #1
 8001b48:	f008 fa7a 	bl	800a040 <ulTaskNotifyTake>
 8001b4c:	4604      	mov	r4, r0
		g_Task4_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001b4e:	2000      	movs	r0, #0
 8001b50:	f008 fa06 	bl	8009f60 <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_PB_PRESSED)
 8001b54:	07e3      	lsls	r3, r4, #31
		g_Task4_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001b56:	6028      	str	r0, [r5, #0]
		if(NotificationValue & FRTOS_TASK_NOTIF_PB_PRESSED)
 8001b58:	d5f3      	bpl.n	8001b42 <Task_ProcessPushButtonIRQ+0xa>
			__TEST_MOTOR_AlternateWheel(PBCounter);
 8001b5a:	9801      	ldr	r0, [sp, #4]
 8001b5c:	f7fe ff90 	bl	8000a80 <__TEST_MOTOR_AlternateWheel>
			PBCounter++;
 8001b60:	9b01      	ldr	r3, [sp, #4]
 8001b62:	3301      	adds	r3, #1
 8001b64:	9301      	str	r3, [sp, #4]
 8001b66:	e7ec      	b.n	8001b42 <Task_ProcessPushButtonIRQ+0xa>
 8001b68:	20009a48 	.word	0x20009a48

08001b6c <Task_ParseBLEMessage>:
{
 8001b6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b70:	b085      	sub	sp, #20
	Motor_Init();
 8001b72:	f7fe feed 	bl	8000950 <Motor_Init>
 8001b76:	4e3c      	ldr	r6, [pc, #240]	; (8001c68 <Task_ParseBLEMessage+0xfc>)
 8001b78:	4d3c      	ldr	r5, [pc, #240]	; (8001c6c <Task_ParseBLEMessage+0x100>)
 8001b7a:	4f3d      	ldr	r7, [pc, #244]	; (8001c70 <Task_ParseBLEMessage+0x104>)
 8001b7c:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 8001c7c <Task_ParseBLEMessage+0x110>
 8001b80:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8001c80 <Task_ParseBLEMessage+0x114>
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001b84:	f04f 31ff 	mov.w	r1, #4294967295
 8001b88:	2001      	movs	r0, #1
 8001b8a:	f008 fa59 	bl	800a040 <ulTaskNotifyTake>
 8001b8e:	4604      	mov	r4, r0
		g_Task1_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001b90:	2000      	movs	r0, #0
 8001b92:	f008 f9e5 	bl	8009f60 <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_DIR_FORCESTOP)
 8001b96:	f414 4b00 	ands.w	fp, r4, #32768	; 0x8000
		g_Task1_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	6033      	str	r3, [r6, #0]
			Car_ConfigDirection(DIR_CAR_BRAKES);
 8001b9e:	f04f 0004 	mov.w	r0, #4
		if(NotificationValue & FRTOS_TASK_NOTIF_DIR_FORCESTOP)
 8001ba2:	d005      	beq.n	8001bb0 <Task_ParseBLEMessage+0x44>
			Car_ConfigDirection(DIR_CAR_BRAKES);
 8001ba4:	f7fe fed6 	bl	8000954 <Car_ConfigDirection>
			g_CountDirForceStop++;
 8001ba8:	682b      	ldr	r3, [r5, #0]
 8001baa:	3301      	adds	r3, #1
 8001bac:	602b      	str	r3, [r5, #0]
 8001bae:	e7e9      	b.n	8001b84 <Task_ParseBLEMessage+0x18>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_NORTH)
 8001bb0:	f014 0a01 	ands.w	sl, r4, #1
 8001bb4:	d11b      	bne.n	8001bee <Task_ParseBLEMessage+0x82>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_EAST)
 8001bb6:	f014 0b02 	ands.w	fp, r4, #2
 8001bba:	d12d      	bne.n	8001c18 <Task_ParseBLEMessage+0xac>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_SOUTH)
 8001bbc:	f014 0104 	ands.w	r1, r4, #4
 8001bc0:	d13e      	bne.n	8001c40 <Task_ParseBLEMessage+0xd4>
		else if(NotificationValue & FRTOS_TASK_NOTIF_DIR_WEST)
 8001bc2:	0723      	lsls	r3, r4, #28
 8001bc4:	d5de      	bpl.n	8001b84 <Task_ParseBLEMessage+0x18>
			Car_ConfigDirection(DIR_CAR_LEFT);
 8001bc6:	4608      	mov	r0, r1
 8001bc8:	9103      	str	r1, [sp, #12]
 8001bca:	f7fe fec3 	bl	8000954 <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 0);
 8001bce:	683c      	ldr	r4, [r7, #0]
 8001bd0:	f007 ffb2 	bl	8009b38 <xTaskGetTickCount>
 8001bd4:	9903      	ldr	r1, [sp, #12]
 8001bd6:	9100      	str	r1, [sp, #0]
 8001bd8:	4602      	mov	r2, r0
 8001bda:	460b      	mov	r3, r1
 8001bdc:	4620      	mov	r0, r4
 8001bde:	2101      	movs	r1, #1
 8001be0:	f008 fdfa 	bl	800a7d8 <xTimerGenericCommand>
			g_CountDirLeft++;
 8001be4:	4a23      	ldr	r2, [pc, #140]	; (8001c74 <Task_ParseBLEMessage+0x108>)
 8001be6:	6813      	ldr	r3, [r2, #0]
 8001be8:	3301      	adds	r3, #1
 8001bea:	6013      	str	r3, [r2, #0]
 8001bec:	e7ca      	b.n	8001b84 <Task_ParseBLEMessage+0x18>
			Car_ConfigDirection(DIR_CAR_FRONT);
 8001bee:	2002      	movs	r0, #2
 8001bf0:	f7fe feb0 	bl	8000954 <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 500/portTICK_PERIOD_MS);
 8001bf4:	683c      	ldr	r4, [r7, #0]
 8001bf6:	f007 ff9f 	bl	8009b38 <xTaskGetTickCount>
 8001bfa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001bfe:	4602      	mov	r2, r0
 8001c00:	465b      	mov	r3, fp
 8001c02:	9100      	str	r1, [sp, #0]
 8001c04:	4620      	mov	r0, r4
 8001c06:	2101      	movs	r1, #1
 8001c08:	f008 fde6 	bl	800a7d8 <xTimerGenericCommand>
			g_CountDirForward++;
 8001c0c:	f8d8 3000 	ldr.w	r3, [r8]
 8001c10:	3301      	adds	r3, #1
 8001c12:	f8c8 3000 	str.w	r3, [r8]
 8001c16:	e7b5      	b.n	8001b84 <Task_ParseBLEMessage+0x18>
			Car_ConfigDirection(DIR_CAR_RIGHT);
 8001c18:	2001      	movs	r0, #1
 8001c1a:	f7fe fe9b 	bl	8000954 <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 0);
 8001c1e:	683c      	ldr	r4, [r7, #0]
 8001c20:	f007 ff8a 	bl	8009b38 <xTaskGetTickCount>
 8001c24:	4653      	mov	r3, sl
 8001c26:	4602      	mov	r2, r0
 8001c28:	f8cd a000 	str.w	sl, [sp]
 8001c2c:	4620      	mov	r0, r4
 8001c2e:	2101      	movs	r1, #1
 8001c30:	f008 fdd2 	bl	800a7d8 <xTimerGenericCommand>
			g_CountDirRight++;
 8001c34:	f8d9 3000 	ldr.w	r3, [r9]
 8001c38:	3301      	adds	r3, #1
 8001c3a:	f8c9 3000 	str.w	r3, [r9]
 8001c3e:	e7a1      	b.n	8001b84 <Task_ParseBLEMessage+0x18>
			Car_ConfigDirection(DIR_CAR_BACK);
 8001c40:	2003      	movs	r0, #3
 8001c42:	f7fe fe87 	bl	8000954 <Car_ConfigDirection>
			xTimerStart(h_TimMotorTimeout, 500/portTICK_PERIOD_MS);
 8001c46:	683c      	ldr	r4, [r7, #0]
 8001c48:	f007 ff76 	bl	8009b38 <xTaskGetTickCount>
 8001c4c:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8001c50:	4602      	mov	r2, r0
 8001c52:	465b      	mov	r3, fp
 8001c54:	9100      	str	r1, [sp, #0]
 8001c56:	4620      	mov	r0, r4
 8001c58:	2101      	movs	r1, #1
 8001c5a:	f008 fdbd 	bl	800a7d8 <xTimerGenericCommand>
			g_CountDirBack++;
 8001c5e:	4a06      	ldr	r2, [pc, #24]	; (8001c78 <Task_ParseBLEMessage+0x10c>)
 8001c60:	6813      	ldr	r3, [r2, #0]
 8001c62:	3301      	adds	r3, #1
 8001c64:	6013      	str	r3, [r2, #0]
 8001c66:	e78d      	b.n	8001b84 <Task_ParseBLEMessage+0x18>
 8001c68:	20009a30 	.word	0x20009a30
 8001c6c:	200001e4 	.word	0x200001e4
 8001c70:	20009a44 	.word	0x20009a44
 8001c74:	200001ec 	.word	0x200001ec
 8001c78:	200001e0 	.word	0x200001e0
 8001c7c:	200001e8 	.word	0x200001e8
 8001c80:	200001f0 	.word	0x200001f0

08001c84 <Task_ManageBLEConnections>:
{
 8001c84:	b570      	push	{r4, r5, r6, lr}
	BlueNRG_Init();
 8001c86:	f7ff fb47 	bl	8001318 <BlueNRG_Init>
	BlueNRG_MakeDeviceDiscoverable();
 8001c8a:	f7ff fd6f 	bl	800176c <BlueNRG_MakeDeviceDiscoverable>
 8001c8e:	4d0d      	ldr	r5, [pc, #52]	; (8001cc4 <Task_ManageBLEConnections+0x40>)
 8001c90:	4e0d      	ldr	r6, [pc, #52]	; (8001cc8 <Task_ManageBLEConnections+0x44>)
		NotificationValue = ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001c92:	f04f 31ff 	mov.w	r1, #4294967295
 8001c96:	2001      	movs	r0, #1
 8001c98:	f008 f9d2 	bl	800a040 <ulTaskNotifyTake>
 8001c9c:	4604      	mov	r4, r0
		g_Task0_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001c9e:	2000      	movs	r0, #0
 8001ca0:	f008 f95e 	bl	8009f60 <uxTaskGetStackHighWaterMark>
		if(NotificationValue & FRTOS_TASK_NOTIF_BLE_CONNECTED)
 8001ca4:	07a2      	lsls	r2, r4, #30
		g_Task0_RSS = uxTaskGetStackHighWaterMark(NULL);
 8001ca6:	6028      	str	r0, [r5, #0]
		if(NotificationValue & FRTOS_TASK_NOTIF_BLE_CONNECTED)
 8001ca8:	d503      	bpl.n	8001cb2 <Task_ManageBLEConnections+0x2e>
			vTaskResume(h_TaskBLEMsg);
 8001caa:	6830      	ldr	r0, [r6, #0]
 8001cac:	f007 fe3c 	bl	8009928 <vTaskResume>
 8001cb0:	e7ef      	b.n	8001c92 <Task_ManageBLEConnections+0xe>
		else if(NotificationValue & FRTOS_TASK_NOTIF_BLE_DISCONNECTED)
 8001cb2:	07e3      	lsls	r3, r4, #31
 8001cb4:	d5ed      	bpl.n	8001c92 <Task_ManageBLEConnections+0xe>
			vTaskSuspend(h_TaskBLEMsg);
 8001cb6:	6830      	ldr	r0, [r6, #0]
 8001cb8:	f007 ffa2 	bl	8009c00 <vTaskSuspend>
			BlueNRG_MakeDeviceDiscoverable();
 8001cbc:	f7ff fd56 	bl	800176c <BlueNRG_MakeDeviceDiscoverable>
 8001cc0:	e7e7      	b.n	8001c92 <Task_ManageBLEConnections+0xe>
 8001cc2:	bf00      	nop
 8001cc4:	20009a24 	.word	0x20009a24
 8001cc8:	20009a20 	.word	0x20009a20

08001ccc <FRTOS_Init_SWTimers>:
{
 8001ccc:	b500      	push	{lr}
 8001cce:	b083      	sub	sp, #12
	h_TimMotorTimeout = xTimerCreate("TIM_MotorTimeout",
 8001cd0:	4b13      	ldr	r3, [pc, #76]	; (8001d20 <FRTOS_Init_SWTimers+0x54>)
 8001cd2:	9300      	str	r3, [sp, #0]
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	461a      	mov	r2, r3
 8001cd8:	4812      	ldr	r0, [pc, #72]	; (8001d24 <FRTOS_Init_SWTimers+0x58>)
 8001cda:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001cde:	f008 fd13 	bl	800a708 <xTimerCreate>
 8001ce2:	4b11      	ldr	r3, [pc, #68]	; (8001d28 <FRTOS_Init_SWTimers+0x5c>)
 8001ce4:	6018      	str	r0, [r3, #0]
	assert_param(h_TimMotorTimeout != NULL);
 8001ce6:	b170      	cbz	r0, 8001d06 <FRTOS_Init_SWTimers+0x3a>
	h_TimUpdateLED = xTimerCreate("TIM_UpdateOLEDScreen",
 8001ce8:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <FRTOS_Init_SWTimers+0x60>)
 8001cea:	9300      	str	r3, [sp, #0]
 8001cec:	4810      	ldr	r0, [pc, #64]	; (8001d30 <FRTOS_Init_SWTimers+0x64>)
 8001cee:	2300      	movs	r3, #0
 8001cf0:	2201      	movs	r2, #1
 8001cf2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8001cf6:	f008 fd07 	bl	800a708 <xTimerCreate>
 8001cfa:	4b0e      	ldr	r3, [pc, #56]	; (8001d34 <FRTOS_Init_SWTimers+0x68>)
 8001cfc:	6018      	str	r0, [r3, #0]
	assert_param(h_TimUpdateLED != NULL);
 8001cfe:	b138      	cbz	r0, 8001d10 <FRTOS_Init_SWTimers+0x44>
}
 8001d00:	b003      	add	sp, #12
 8001d02:	f85d fb04 	ldr.w	pc, [sp], #4
	assert_param(h_TimMotorTimeout != NULL);
 8001d06:	480c      	ldr	r0, [pc, #48]	; (8001d38 <FRTOS_Init_SWTimers+0x6c>)
 8001d08:	218f      	movs	r1, #143	; 0x8f
 8001d0a:	f000 fb67 	bl	80023dc <assert_failed>
 8001d0e:	e7eb      	b.n	8001ce8 <FRTOS_Init_SWTimers+0x1c>
	assert_param(h_TimUpdateLED != NULL);
 8001d10:	4809      	ldr	r0, [pc, #36]	; (8001d38 <FRTOS_Init_SWTimers+0x6c>)
 8001d12:	2199      	movs	r1, #153	; 0x99
}
 8001d14:	b003      	add	sp, #12
 8001d16:	f85d eb04 	ldr.w	lr, [sp], #4
	assert_param(h_TimUpdateLED != NULL);
 8001d1a:	f000 bb5f 	b.w	80023dc <assert_failed>
 8001d1e:	bf00      	nop
 8001d20:	08001a0d 	.word	0x08001a0d
 8001d24:	0800bfa0 	.word	0x0800bfa0
 8001d28:	20009a44 	.word	0x20009a44
 8001d2c:	08001a09 	.word	0x08001a09
 8001d30:	0800bfd4 	.word	0x0800bfd4
 8001d34:	20009a1c 	.word	0x20009a1c
 8001d38:	0800bfb4 	.word	0x0800bfb4

08001d3c <FRTOS_Init_Tasks>:
{
 8001d3c:	b500      	push	{lr}
 8001d3e:	b083      	sub	sp, #12
	TaskCreationStatus = xTaskCreate( Task_ManageBLEConnections,
 8001d40:	4b35      	ldr	r3, [pc, #212]	; (8001e18 <FRTOS_Init_Tasks+0xdc>)
 8001d42:	9301      	str	r3, [sp, #4]
 8001d44:	232e      	movs	r3, #46	; 0x2e
 8001d46:	9300      	str	r3, [sp, #0]
 8001d48:	4934      	ldr	r1, [pc, #208]	; (8001e1c <FRTOS_Init_Tasks+0xe0>)
 8001d4a:	4835      	ldr	r0, [pc, #212]	; (8001e20 <FRTOS_Init_Tasks+0xe4>)
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d52:	f007 fd37 	bl	80097c4 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001d56:	2801      	cmp	r0, #1
 8001d58:	d003      	beq.n	8001d62 <FRTOS_Init_Tasks+0x26>
 8001d5a:	4832      	ldr	r0, [pc, #200]	; (8001e24 <FRTOS_Init_Tasks+0xe8>)
 8001d5c:	21b6      	movs	r1, #182	; 0xb6
 8001d5e:	f000 fb3d 	bl	80023dc <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ParseBLEMessage,
 8001d62:	4b31      	ldr	r3, [pc, #196]	; (8001e28 <FRTOS_Init_Tasks+0xec>)
 8001d64:	9301      	str	r3, [sp, #4]
 8001d66:	232c      	movs	r3, #44	; 0x2c
 8001d68:	9300      	str	r3, [sp, #0]
 8001d6a:	4930      	ldr	r1, [pc, #192]	; (8001e2c <FRTOS_Init_Tasks+0xf0>)
 8001d6c:	4830      	ldr	r0, [pc, #192]	; (8001e30 <FRTOS_Init_Tasks+0xf4>)
 8001d6e:	2300      	movs	r3, #0
 8001d70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d74:	f007 fd26 	bl	80097c4 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001d78:	2801      	cmp	r0, #1
 8001d7a:	d003      	beq.n	8001d84 <FRTOS_Init_Tasks+0x48>
 8001d7c:	4829      	ldr	r0, [pc, #164]	; (8001e24 <FRTOS_Init_Tasks+0xe8>)
 8001d7e:	21c1      	movs	r1, #193	; 0xc1
 8001d80:	f000 fb2c 	bl	80023dc <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ProcessPushButtonIRQ,
 8001d84:	4b2b      	ldr	r3, [pc, #172]	; (8001e34 <FRTOS_Init_Tasks+0xf8>)
 8001d86:	9301      	str	r3, [sp, #4]
 8001d88:	2327      	movs	r3, #39	; 0x27
 8001d8a:	9300      	str	r3, [sp, #0]
 8001d8c:	492a      	ldr	r1, [pc, #168]	; (8001e38 <FRTOS_Init_Tasks+0xfc>)
 8001d8e:	482b      	ldr	r0, [pc, #172]	; (8001e3c <FRTOS_Init_Tasks+0x100>)
 8001d90:	2300      	movs	r3, #0
 8001d92:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d96:	f007 fd15 	bl	80097c4 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001d9a:	2801      	cmp	r0, #1
 8001d9c:	d003      	beq.n	8001da6 <FRTOS_Init_Tasks+0x6a>
 8001d9e:	4821      	ldr	r0, [pc, #132]	; (8001e24 <FRTOS_Init_Tasks+0xe8>)
 8001da0:	21cc      	movs	r1, #204	; 0xcc
 8001da2:	f000 fb1b 	bl	80023dc <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_BlinkLEDIndicator,
 8001da6:	4b26      	ldr	r3, [pc, #152]	; (8001e40 <FRTOS_Init_Tasks+0x104>)
 8001da8:	9301      	str	r3, [sp, #4]
 8001daa:	2324      	movs	r3, #36	; 0x24
 8001dac:	9300      	str	r3, [sp, #0]
 8001dae:	4925      	ldr	r1, [pc, #148]	; (8001e44 <FRTOS_Init_Tasks+0x108>)
 8001db0:	4825      	ldr	r0, [pc, #148]	; (8001e48 <FRTOS_Init_Tasks+0x10c>)
 8001db2:	2300      	movs	r3, #0
 8001db4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001db8:	f007 fd04 	bl	80097c4 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001dbc:	2801      	cmp	r0, #1
 8001dbe:	d003      	beq.n	8001dc8 <FRTOS_Init_Tasks+0x8c>
 8001dc0:	4818      	ldr	r0, [pc, #96]	; (8001e24 <FRTOS_Init_Tasks+0xe8>)
 8001dc2:	21d7      	movs	r1, #215	; 0xd7
 8001dc4:	f000 fb0a 	bl	80023dc <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_ManageBLEEvents,
 8001dc8:	4b20      	ldr	r3, [pc, #128]	; (8001e4c <FRTOS_Init_Tasks+0x110>)
 8001dca:	9301      	str	r3, [sp, #4]
 8001dcc:	2319      	movs	r3, #25
 8001dce:	9300      	str	r3, [sp, #0]
 8001dd0:	491f      	ldr	r1, [pc, #124]	; (8001e50 <FRTOS_Init_Tasks+0x114>)
 8001dd2:	4820      	ldr	r0, [pc, #128]	; (8001e54 <FRTOS_Init_Tasks+0x118>)
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dda:	f007 fcf3 	bl	80097c4 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001dde:	2801      	cmp	r0, #1
 8001de0:	d003      	beq.n	8001dea <FRTOS_Init_Tasks+0xae>
 8001de2:	4810      	ldr	r0, [pc, #64]	; (8001e24 <FRTOS_Init_Tasks+0xe8>)
 8001de4:	21e2      	movs	r1, #226	; 0xe2
 8001de6:	f000 faf9 	bl	80023dc <assert_failed>
	TaskCreationStatus = xTaskCreate( Task_CarMovementCalculations,
 8001dea:	4b1b      	ldr	r3, [pc, #108]	; (8001e58 <FRTOS_Init_Tasks+0x11c>)
 8001dec:	9301      	str	r3, [sp, #4]
 8001dee:	2329      	movs	r3, #41	; 0x29
 8001df0:	9300      	str	r3, [sp, #0]
 8001df2:	491a      	ldr	r1, [pc, #104]	; (8001e5c <FRTOS_Init_Tasks+0x120>)
 8001df4:	481a      	ldr	r0, [pc, #104]	; (8001e60 <FRTOS_Init_Tasks+0x124>)
 8001df6:	2300      	movs	r3, #0
 8001df8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001dfc:	f007 fce2 	bl	80097c4 <xTaskCreate>
	assert_param(TaskCreationStatus == pdPASS);
 8001e00:	2801      	cmp	r0, #1
 8001e02:	d102      	bne.n	8001e0a <FRTOS_Init_Tasks+0xce>
}
 8001e04:	b003      	add	sp, #12
 8001e06:	f85d fb04 	ldr.w	pc, [sp], #4
	assert_param(TaskCreationStatus == pdPASS);
 8001e0a:	4806      	ldr	r0, [pc, #24]	; (8001e24 <FRTOS_Init_Tasks+0xe8>)
 8001e0c:	21ed      	movs	r1, #237	; 0xed
}
 8001e0e:	b003      	add	sp, #12
 8001e10:	f85d eb04 	ldr.w	lr, [sp], #4
	assert_param(TaskCreationStatus == pdPASS);
 8001e14:	f000 bae2 	b.w	80023dc <assert_failed>
 8001e18:	20009a3c 	.word	0x20009a3c
 8001e1c:	0800bfec 	.word	0x0800bfec
 8001e20:	08001c85 	.word	0x08001c85
 8001e24:	0800bfb4 	.word	0x0800bfb4
 8001e28:	20009a20 	.word	0x20009a20
 8001e2c:	0800c004 	.word	0x0800c004
 8001e30:	08001b6d 	.word	0x08001b6d
 8001e34:	20009a2c 	.word	0x20009a2c
 8001e38:	0800c018 	.word	0x0800c018
 8001e3c:	08001b39 	.word	0x08001b39
 8001e40:	2000021c 	.word	0x2000021c
 8001e44:	0800c024 	.word	0x0800c024
 8001e48:	08001b05 	.word	0x08001b05
 8001e4c:	20000218 	.word	0x20000218
 8001e50:	0800c034 	.word	0x0800c034
 8001e54:	08001add 	.word	0x08001add
 8001e58:	20009a40 	.word	0x20009a40
 8001e5c:	0800c048 	.word	0x0800c048
 8001e60:	08001a15 	.word	0x08001a15

08001e64 <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8001e64:	b530      	push	{r4, r5, lr}
 8001e66:	b083      	sub	sp, #12
 8001e68:	460d      	mov	r5, r1
  int32_t ret = BSP_ERROR_NONE;

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001e6a:	f44f 5480 	mov.w	r4, #4096	; 0x1000
{
 8001e6e:	4613      	mov	r3, r2
  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8001e70:	4601      	mov	r1, r0
 8001e72:	462a      	mov	r2, r5
 8001e74:	9400      	str	r4, [sp, #0]
 8001e76:	4805      	ldr	r0, [pc, #20]	; (8001e8c <BSP_SPI1_SendRecv+0x28>)
 8001e78:	f004 f992 	bl	80061a0 <HAL_SPI_TransmitReceive>
 8001e7c:	2800      	cmp	r0, #0
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
  }
  return ret;
}
 8001e7e:	bf14      	ite	ne
 8001e80:	f06f 0005 	mvnne.w	r0, #5
 8001e84:	2000      	moveq	r0, #0
 8001e86:	b003      	add	sp, #12
 8001e88:	bd30      	pop	{r4, r5, pc}
 8001e8a:	bf00      	nop
 8001e8c:	20009a4c 	.word	0x20009a4c

08001e90 <BSP_GetTick>:
/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
  return HAL_GetTick();
 8001e90:	f000 be96 	b.w	8002bc0 <HAL_GetTick>

08001e94 <MX_SPI1_Init>:
/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
  HAL_StatusTypeDef ret = HAL_OK;
  hspi->Instance = SPI1;
 8001e94:	4a0d      	ldr	r2, [pc, #52]	; (8001ecc <MX_SPI1_Init+0x38>)
{
 8001e96:	b538      	push	{r3, r4, r5, lr}
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001e98:	f44f 7182 	mov.w	r1, #260	; 0x104
  hspi->Instance = SPI1;
 8001e9c:	6002      	str	r2, [r0, #0]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8001e9e:	2201      	movs	r2, #1
  hspi->Init.NSS = SPI_NSS_SOFT;
 8001ea0:	f44f 7500 	mov.w	r5, #512	; 0x200
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001ea4:	2430      	movs	r4, #48	; 0x30
  hspi->Init.Mode = SPI_MODE_MASTER;
 8001ea6:	6041      	str	r1, [r0, #4]
  hspi->Init.CLKPhase = SPI_PHASE_2EDGE;
 8001ea8:	6142      	str	r2, [r0, #20]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi->Init.CRCPolynomial = 10;
 8001eaa:	210a      	movs	r1, #10
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001eac:	2200      	movs	r2, #0
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001eae:	e9c0 5406 	strd	r5, r4, [r0, #24]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8001eb2:	e9c0 2202 	strd	r2, r2, [r0, #8]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8001eb6:	e9c0 2208 	strd	r2, r2, [r0, #32]
  hspi->Init.CRCPolynomial = 10;
 8001eba:	62c1      	str	r1, [r0, #44]	; 0x2c
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ebc:	6102      	str	r2, [r0, #16]
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ebe:	6282      	str	r2, [r0, #40]	; 0x28
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8001ec0:	f004 f86a 	bl	8005f98 <HAL_SPI_Init>
  {
    ret = HAL_ERROR;
  }

  return ret;
}
 8001ec4:	3800      	subs	r0, #0
 8001ec6:	bf18      	it	ne
 8001ec8:	2001      	movne	r0, #1
 8001eca:	bd38      	pop	{r3, r4, r5, pc}
 8001ecc:	40013000 	.word	0x40013000

08001ed0 <BSP_SPI1_Init>:
{
 8001ed0:	b5f0      	push	{r4, r5, r6, r7, lr}
  if(SPI1InitCounter++ == 0)
 8001ed2:	4a2f      	ldr	r2, [pc, #188]	; (8001f90 <BSP_SPI1_Init+0xc0>)
  hspi1.Instance  = SPI1;
 8001ed4:	4c2f      	ldr	r4, [pc, #188]	; (8001f94 <BSP_SPI1_Init+0xc4>)
  if(SPI1InitCounter++ == 0)
 8001ed6:	6813      	ldr	r3, [r2, #0]
  hspi1.Instance  = SPI1;
 8001ed8:	492f      	ldr	r1, [pc, #188]	; (8001f98 <BSP_SPI1_Init+0xc8>)
 8001eda:	6021      	str	r1, [r4, #0]
  if(SPI1InitCounter++ == 0)
 8001edc:	1c59      	adds	r1, r3, #1
{
 8001ede:	b08b      	sub	sp, #44	; 0x2c
  if(SPI1InitCounter++ == 0)
 8001ee0:	6011      	str	r1, [r2, #0]
 8001ee2:	b113      	cbz	r3, 8001eea <BSP_SPI1_Init+0x1a>
  int32_t ret = BSP_ERROR_NONE;
 8001ee4:	2000      	movs	r0, #0
}
 8001ee6:	b00b      	add	sp, #44	; 0x2c
 8001ee8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8001eea:	4620      	mov	r0, r4
 8001eec:	f004 faf0 	bl	80064d0 <HAL_SPI_GetState>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2800      	cmp	r0, #0
 8001ef4:	d1f6      	bne.n	8001ee4 <BSP_SPI1_Init+0x14>
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ef6:	4a29      	ldr	r2, [pc, #164]	; (8001f9c <BSP_SPI1_Init+0xcc>)
 8001ef8:	9001      	str	r0, [sp, #4]
 8001efa:	6c51      	ldr	r1, [r2, #68]	; 0x44
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001efc:	4828      	ldr	r0, [pc, #160]	; (8001fa0 <BSP_SPI1_Init+0xd0>)
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001efe:	f441 5180 	orr.w	r1, r1, #4096	; 0x1000
 8001f02:	6451      	str	r1, [r2, #68]	; 0x44
 8001f04:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001f06:	f401 5180 	and.w	r1, r1, #4096	; 0x1000
 8001f0a:	9101      	str	r1, [sp, #4]
 8001f0c:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f0e:	9302      	str	r3, [sp, #8]
 8001f10:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001f12:	f041 0101 	orr.w	r1, r1, #1
 8001f16:	6311      	str	r1, [r2, #48]	; 0x30
 8001f18:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8001f1a:	f001 0101 	and.w	r1, r1, #1
 8001f1e:	9102      	str	r1, [sp, #8]
 8001f20:	9902      	ldr	r1, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f22:	9303      	str	r3, [sp, #12]
 8001f24:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001f26:	f043 0302 	orr.w	r3, r3, #2
 8001f2a:	6313      	str	r3, [r2, #48]	; 0x30
 8001f2c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001f34:	2240      	movs	r2, #64	; 0x40
 8001f36:	2302      	movs	r3, #2
 8001f38:	2600      	movs	r6, #0
 8001f3a:	2703      	movs	r7, #3
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001f3c:	2505      	movs	r5, #5
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001f3e:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001f40:	e9cd 2304 	strd	r2, r3, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f44:	f8dd c00c 	ldr.w	ip, [sp, #12]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001f48:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001f4a:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001f4e:	f001 fbd3 	bl	80036f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001f52:	2280      	movs	r2, #128	; 0x80
 8001f54:	2302      	movs	r3, #2
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001f56:	4812      	ldr	r0, [pc, #72]	; (8001fa0 <BSP_SPI1_Init+0xd0>)
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001f58:	9508      	str	r5, [sp, #32]
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001f5a:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001f5c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8001f60:	e9cd 6706 	strd	r6, r7, [sp, #24]
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001f64:	f001 fbc8 	bl	80036f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001f68:	480e      	ldr	r0, [pc, #56]	; (8001fa4 <BSP_SPI1_Init+0xd4>)
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8001f6a:	9508      	str	r5, [sp, #32]
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001f6c:	2208      	movs	r2, #8
 8001f6e:	2302      	movs	r3, #2
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001f70:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001f72:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8001f76:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001f7a:	f001 fbbd 	bl	80036f8 <HAL_GPIO_Init>
			if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8001f7e:	4620      	mov	r0, r4
 8001f80:	f7ff ff88 	bl	8001e94 <MX_SPI1_Init>
 8001f84:	2800      	cmp	r0, #0
 8001f86:	d0ad      	beq.n	8001ee4 <BSP_SPI1_Init+0x14>
				ret = BSP_ERROR_BUS_FAILURE;
 8001f88:	f06f 0007 	mvn.w	r0, #7
  return ret;
 8001f8c:	e7ab      	b.n	8001ee6 <BSP_SPI1_Init+0x16>
 8001f8e:	bf00      	nop
 8001f90:	20000220 	.word	0x20000220
 8001f94:	20009a4c 	.word	0x20009a4c
 8001f98:	40013000 	.word	0x40013000
 8001f9c:	40023800 	.word	0x40023800
 8001fa0:	40020000 	.word	0x40020000
 8001fa4:	40020400 	.word	0x40020400

08001fa8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001fa8:	b500      	push	{lr}
 8001faa:	b083      	sub	sp, #12

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001fac:	4b0a      	ldr	r3, [pc, #40]	; (8001fd8 <MX_DMA_Init+0x30>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	9201      	str	r2, [sp, #4]
 8001fb2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001fb4:	f441 0180 	orr.w	r1, r1, #4194304	; 0x400000
 8001fb8:	6319      	str	r1, [r3, #48]	; 0x30
 8001fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fbc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fc0:	9301      	str	r3, [sp, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001fc2:	2105      	movs	r1, #5
 8001fc4:	2038      	movs	r0, #56	; 0x38
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001fc6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 8001fc8:	f001 f876 	bl	80030b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001fcc:	2038      	movs	r0, #56	; 0x38

}
 8001fce:	b003      	add	sp, #12
 8001fd0:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001fd4:	f001 b8ba 	b.w	800314c <HAL_NVIC_EnableIRQ>
 8001fd8:	40023800 	.word	0x40023800

08001fdc <configureTimerForRunTimeStats>:
/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{

}
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop

08001fe0 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
return 0;
}
 8001fe0:	2000      	movs	r0, #0
 8001fe2:	4770      	bx	lr

08001fe4 <vApplicationIdleHook>:
 8001fe4:	4770      	bx	lr
 8001fe6:	bf00      	nop

08001fe8 <vApplicationMallocFailedHook>:
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop

08001fec <MX_FREERTOS_Init>:

  /* USER CODE BEGIN RTOS_EVENTS */

  /* USER CODE END RTOS_EVENTS */

}
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop

08001ff0 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8001ff0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff4:	2400      	movs	r4, #0
{
 8001ff6:	b08d      	sub	sp, #52	; 0x34
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ff8:	e9cd 4406 	strd	r4, r4, [sp, #24]
 8001ffc:	e9cd 4408 	strd	r4, r4, [sp, #32]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002000:	4b6c      	ldr	r3, [pc, #432]	; (80021b4 <MX_GPIO_Init+0x1c4>)
 8002002:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002004:	940a      	str	r4, [sp, #40]	; 0x28
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002006:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 8002008:	4f6b      	ldr	r7, [pc, #428]	; (80021b8 <MX_GPIO_Init+0x1c8>)
  HAL_GPIO_WritePin(GPIOB, DIR_LATCH_Pin|DIR_SER_Pin, GPIO_PIN_RESET);
 800200a:	4e6c      	ldr	r6, [pc, #432]	; (80021bc <MX_GPIO_Init+0x1cc>)
  HAL_GPIO_WritePin(GPIOB, DIR_EN_Pin, GPIO_PIN_SET);
  HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 800200c:	4d6c      	ldr	r5, [pc, #432]	; (80021c0 <MX_GPIO_Init+0x1d0>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800200e:	f042 0204 	orr.w	r2, r2, #4
 8002012:	631a      	str	r2, [r3, #48]	; 0x30
 8002014:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002016:	f002 0204 	and.w	r2, r2, #4
 800201a:	9201      	str	r2, [sp, #4]
 800201c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800201e:	9402      	str	r4, [sp, #8]
 8002020:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002022:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002026:	631a      	str	r2, [r3, #48]	; 0x30
 8002028:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800202a:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800202e:	9202      	str	r2, [sp, #8]
 8002030:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002032:	9403      	str	r4, [sp, #12]
 8002034:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002036:	f042 0201 	orr.w	r2, r2, #1
 800203a:	631a      	str	r2, [r3, #48]	; 0x30
 800203c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800203e:	f002 0201 	and.w	r2, r2, #1
 8002042:	9203      	str	r2, [sp, #12]
 8002044:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002046:	9404      	str	r4, [sp, #16]
 8002048:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800204a:	f042 0202 	orr.w	r2, r2, #2
 800204e:	631a      	str	r2, [r3, #48]	; 0x30
 8002050:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002052:	f002 0202 	and.w	r2, r2, #2
 8002056:	9204      	str	r2, [sp, #16]
 8002058:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800205a:	9405      	str	r4, [sp, #20]
 800205c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800205e:	f042 0208 	orr.w	r2, r2, #8
 8002062:	631a      	str	r2, [r3, #48]	; 0x30
 8002064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002066:	f003 0308 	and.w	r3, r3, #8
 800206a:	9305      	str	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 800206c:	4622      	mov	r2, r4
 800206e:	4638      	mov	r0, r7
 8002070:	f44f 7191 	mov.w	r1, #290	; 0x122
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002074:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOA, BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin, GPIO_PIN_RESET);
 8002076:	f001 fd57 	bl	8003b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIR_LATCH_Pin|DIR_SER_Pin, GPIO_PIN_RESET);
 800207a:	4622      	mov	r2, r4
 800207c:	4630      	mov	r0, r6
 800207e:	f44f 6188 	mov.w	r1, #1088	; 0x440
 8002082:	f001 fd51 	bl	8003b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, DIR_EN_Pin, GPIO_PIN_SET);
 8002086:	4630      	mov	r0, r6
 8002088:	2201      	movs	r2, #1
 800208a:	2120      	movs	r1, #32
 800208c:	f001 fd4c 	bl	8003b28 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(DIR_CLK_GPIO_Port, DIR_CLK_Pin, GPIO_PIN_RESET);
 8002090:	4622      	mov	r2, r4
 8002092:	4628      	mov	r0, r5
 8002094:	2101      	movs	r1, #1
 8002096:	f001 fd47 	bl	8003b28 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = NUCLEO_PB_Pin;
 800209a:	4b4a      	ldr	r3, [pc, #296]	; (80021c4 <MX_GPIO_Init+0x1d4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800209c:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(NUCLEO_PB_GPIO_Port, &GPIO_InitStruct);
 800209e:	a906      	add	r1, sp, #24
 80020a0:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = NUCLEO_PB_Pin;
 80020a2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020a6:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(NUCLEO_PB_GPIO_Port, &GPIO_InitStruct);
 80020aa:	f001 fb25 	bl	80036f8 <HAL_GPIO_Init>
                          |GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_5
                          |GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020ae:	a906      	add	r1, sp, #24
 80020b0:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_1
 80020b2:	f64d 726e 	movw	r2, #57198	; 0xdf6e
 80020b6:	2303      	movs	r3, #3
 80020b8:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020bc:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020be:	f001 fb1b 	bl	80036f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80020c2:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80020c4:	2203      	movs	r2, #3
 80020c6:	2303      	movs	r3, #3
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80020c8:	483f      	ldr	r0, [pc, #252]	; (80021c8 <MX_GPIO_Init+0x1d8>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ca:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80020cc:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80020d0:	f001 fb12 	bl	80036f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_Pin;
 80020d4:	4b3b      	ldr	r3, [pc, #236]	; (80021c4 <MX_GPIO_Init+0x1d4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_GPIO_Port, &GPIO_InitStruct);
 80020d8:	a906      	add	r1, sp, #24
 80020da:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_Pin;
 80020dc:	2201      	movs	r2, #1
 80020de:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_GPIO_Port, &GPIO_InitStruct);
 80020e2:	f001 fb09 	bl	80036f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 - Accelerometer INT1 pin */
  GPIO_InitStruct.Pin = ACCELEROMETER_INT1_Pin;
 80020e6:	4b37      	ldr	r3, [pc, #220]	; (80021c4 <MX_GPIO_Init+0x1d4>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e8:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(ACCELEROMETER_INT1_GPIO_Port, &GPIO_InitStruct);
 80020ea:	a906      	add	r1, sp, #24
 80020ec:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = ACCELEROMETER_INT1_Pin;
 80020ee:	2210      	movs	r2, #16
 80020f0:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(ACCELEROMETER_INT1_GPIO_Port, &GPIO_InitStruct);
 80020f4:	f001 fb00 	bl	80036f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE Pins and Nucleo LED Pin */
  GPIO_InitStruct.Pin = BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin;
 80020f8:	f44f 7291 	mov.w	r2, #290	; 0x122
 80020fc:	2301      	movs	r3, #1
 80020fe:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002102:	a906      	add	r1, sp, #24
 8002104:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = BLE_CS_Pin|NUCLEO_LED_Pin|HCI_TL_RST_Pin;
 8002106:	2200      	movs	r2, #0
 8002108:	2300      	movs	r3, #0
 800210a:	e9cd 2308 	strd	r2, r3, [sp, #32]

  /* Configure GPIO pins : Shift Register Pins */
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 800210e:	f04f 0800 	mov.w	r8, #0
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002112:	f001 faf1 	bl	80036f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 8002116:	f04f 0903 	mov.w	r9, #3
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800211a:	a906      	add	r1, sp, #24
 800211c:	4630      	mov	r0, r6
  GPIO_InitStruct.Pin = DIR_LATCH_Pin|DIR_SER_Pin|DIR_EN_Pin;
 800211e:	f44f 628c 	mov.w	r2, #1120	; 0x460
 8002122:	2301      	movs	r3, #1
 8002124:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002128:	e9cd 8908 	strd	r8, r9, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800212c:	f001 fae4 	bl	80036f8 <HAL_GPIO_Init>
  /* Configure GPIO pins : Shift Register Pins */
  GPIO_InitStruct.Pin = DIR_CLK_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
  HAL_GPIO_Init(DIR_CLK_GPIO_Port, &GPIO_InitStruct);
 8002130:	4628      	mov	r0, r5
 8002132:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = DIR_CLK_Pin;
 8002134:	2201      	movs	r2, #1
 8002136:	2301      	movs	r3, #1
 8002138:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800213c:	e9cd 8908 	strd	r8, r9, [sp, #32]
  HAL_GPIO_Init(DIR_CLK_GPIO_Port, &GPIO_InitStruct);
 8002140:	f001 fada 	bl	80036f8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 PA11 PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002144:	4638      	mov	r0, r7
 8002146:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_15;
 8002148:	f649 0218 	movw	r2, #38936	; 0x9818
 800214c:	2303      	movs	r3, #3
 800214e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002152:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002154:	f001 fad0 	bl	80036f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002158:	4630      	mov	r0, r6
 800215a:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2
 800215c:	f24f 0287 	movw	r2, #61575	; 0xf087
 8002160:	2303      	movs	r3, #3
 8002162:	e9cd 2306 	strd	r2, r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002166:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002168:	f001 fac6 	bl	80036f8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800216c:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800216e:	a906      	add	r1, sp, #24
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002170:	2204      	movs	r2, #4
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002172:	4816      	ldr	r0, [pc, #88]	; (80021cc <MX_GPIO_Init+0x1dc>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002174:	9408      	str	r4, [sp, #32]
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002176:	e9cd 2306 	strd	r2, r3, [sp, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800217a:	f001 fabd 	bl	80036f8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 1);
 800217e:	2201      	movs	r2, #1
 8002180:	2105      	movs	r1, #5
 8002182:	2006      	movs	r0, #6
 8002184:	f000 ff98 	bl	80030b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002188:	2006      	movs	r0, #6
 800218a:	f000 ffdf 	bl	800314c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 2);
 800218e:	2202      	movs	r2, #2
 8002190:	2106      	movs	r1, #6
 8002192:	2028      	movs	r0, #40	; 0x28
 8002194:	f000 ff90 	bl	80030b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002198:	2028      	movs	r0, #40	; 0x28
 800219a:	f000 ffd7 	bl	800314c <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 6, 3);
 800219e:	2203      	movs	r2, #3
 80021a0:	2106      	movs	r1, #6
 80021a2:	200a      	movs	r0, #10
 80021a4:	f000 ff88 	bl	80030b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 80021a8:	200a      	movs	r0, #10
 80021aa:	f000 ffcf 	bl	800314c <HAL_NVIC_EnableIRQ>
}
 80021ae:	b00d      	add	sp, #52	; 0x34
 80021b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80021b4:	40023800 	.word	0x40023800
 80021b8:	40020000 	.word	0x40020000
 80021bc:	40020400 	.word	0x40020400
 80021c0:	40020800 	.word	0x40020800
 80021c4:	10110000 	.word	0x10110000
 80021c8:	40021c00 	.word	0x40021c00
 80021cc:	40020c00 	.word	0x40020c00

080021d0 <MX_I2C1_Init>:
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80021d0:	480b      	ldr	r0, [pc, #44]	; (8002200 <MX_I2C1_Init+0x30>)
  hi2c1.Init.ClockSpeed = 100000;
 80021d2:	490c      	ldr	r1, [pc, #48]	; (8002204 <MX_I2C1_Init+0x34>)
{
 80021d4:	b508      	push	{r3, lr}
  hi2c1.Instance = I2C1;
 80021d6:	4b0c      	ldr	r3, [pc, #48]	; (8002208 <MX_I2C1_Init+0x38>)
 80021d8:	6003      	str	r3, [r0, #0]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021da:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80021de:	2300      	movs	r3, #0
  hi2c1.Init.OwnAddress1 = 0;
 80021e0:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
 80021e4:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021e8:	e9c0 3307 	strd	r3, r3, [r0, #28]
  hi2c1.Init.ClockSpeed = 100000;
 80021ec:	6041      	str	r1, [r0, #4]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021ee:	6102      	str	r2, [r0, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80021f0:	f001 ff00 	bl	8003ff4 <HAL_I2C_Init>
 80021f4:	b900      	cbnz	r0, 80021f8 <MX_I2C1_Init+0x28>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80021f6:	bd08      	pop	{r3, pc}
 80021f8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80021fc:	f000 b8ec 	b.w	80023d8 <Error_Handler>
 8002200:	20009aa4 	.word	0x20009aa4
 8002204:	000186a0 	.word	0x000186a0
 8002208:	40005400 	.word	0x40005400

0800220c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800220c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(i2cHandle->Instance==I2C1)
 800220e:	6802      	ldr	r2, [r0, #0]
 8002210:	4b1c      	ldr	r3, [pc, #112]	; (8002284 <HAL_I2C_MspInit+0x78>)
{
 8002212:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002214:	2400      	movs	r4, #0
  if(i2cHandle->Instance==I2C1)
 8002216:	429a      	cmp	r2, r3
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002218:	e9cd 4402 	strd	r4, r4, [sp, #8]
 800221c:	e9cd 4404 	strd	r4, r4, [sp, #16]
 8002220:	9406      	str	r4, [sp, #24]
  if(i2cHandle->Instance==I2C1)
 8002222:	d001      	beq.n	8002228 <HAL_I2C_MspInit+0x1c>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002224:	b008      	add	sp, #32
 8002226:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002228:	4d17      	ldr	r5, [pc, #92]	; (8002288 <HAL_I2C_MspInit+0x7c>)
 800222a:	9400      	str	r4, [sp, #0]
 800222c:	6b2b      	ldr	r3, [r5, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800222e:	4817      	ldr	r0, [pc, #92]	; (800228c <HAL_I2C_MspInit+0x80>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002230:	f043 0302 	orr.w	r3, r3, #2
 8002234:	632b      	str	r3, [r5, #48]	; 0x30
 8002236:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 8002238:	f003 0302 	and.w	r3, r3, #2
 800223c:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800223e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8002242:	2312      	movs	r3, #18
 8002244:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002248:	2201      	movs	r2, #1
 800224a:	2303      	movs	r3, #3
 800224c:	e9cd 2304 	strd	r2, r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002250:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002252:	2304      	movs	r3, #4
 8002254:	9306      	str	r3, [sp, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002256:	9e00      	ldr	r6, [sp, #0]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002258:	f001 fa4e 	bl	80036f8 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 800225c:	9401      	str	r4, [sp, #4]
 800225e:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8002260:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002264:	642b      	str	r3, [r5, #64]	; 0x40
 8002266:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 8002268:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800226c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 6, 1);
 800226e:	2201      	movs	r2, #1
 8002270:	2106      	movs	r1, #6
 8002272:	201f      	movs	r0, #31
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002274:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 6, 1);
 8002276:	f000 ff1f 	bl	80030b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800227a:	201f      	movs	r0, #31
 800227c:	f000 ff66 	bl	800314c <HAL_NVIC_EnableIRQ>
}
 8002280:	b008      	add	sp, #32
 8002282:	bd70      	pop	{r4, r5, r6, pc}
 8002284:	40005400 	.word	0x40005400
 8002288:	40023800 	.word	0x40023800
 800228c:	40020400 	.word	0x40020400

08002290 <_write>:
  * @retval length of string/characters
  */
int _write(int file, char *ptr, int len)
{
	/* Implement your write code here, this is used by puts and printf for example */
	for(uint16_t i=0 ; i<len ; i++)
 8002290:	1e10      	subs	r0, r2, #0
 8002292:	dd1c      	ble.n	80022ce <_write+0x3e>
{
 8002294:	b430      	push	{r4, r5}
	for(uint16_t i=0 ; i<len ; i++)
 8002296:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8002298:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 800229c:	f8d4 5e80 	ldr.w	r5, [r4, #3712]	; 0xe80
 80022a0:	07ed      	lsls	r5, r5, #31
		ITM_SendChar((*ptr++));
 80022a2:	f101 0101 	add.w	r1, r1, #1
 80022a6:	d50c      	bpl.n	80022c2 <_write+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80022a8:	f8d4 2e00 	ldr.w	r2, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80022ac:	07d2      	lsls	r2, r2, #31
 80022ae:	d508      	bpl.n	80022c2 <_write+0x32>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80022b0:	6825      	ldr	r5, [r4, #0]
 80022b2:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 80022b6:	b91d      	cbnz	r5, 80022c0 <_write+0x30>
    {
      __NOP();
 80022b8:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80022ba:	6825      	ldr	r5, [r4, #0]
 80022bc:	2d00      	cmp	r5, #0
 80022be:	d0fb      	beq.n	80022b8 <_write+0x28>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80022c0:	7022      	strb	r2, [r4, #0]
	for(uint16_t i=0 ; i<len ; i++)
 80022c2:	3301      	adds	r3, #1
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	4283      	cmp	r3, r0
 80022c8:	dbe8      	blt.n	800229c <_write+0xc>

	return len;
}
 80022ca:	bc30      	pop	{r4, r5}
 80022cc:	4770      	bx	lr
 80022ce:	4770      	bx	lr

080022d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80022d0:	b530      	push	{r4, r5, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022d2:	2300      	movs	r3, #0
{
 80022d4:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022d6:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
 80022da:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022de:	e9cd 3303 	strd	r3, r3, [sp, #12]
 80022e2:	e9cd 3305 	strd	r3, r3, [sp, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80022e6:	4922      	ldr	r1, [pc, #136]	; (8002370 <SystemClock_Config+0xa0>)
 80022e8:	9300      	str	r3, [sp, #0]
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80022ea:	930d      	str	r3, [sp, #52]	; 0x34
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80022ec:	9302      	str	r3, [sp, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80022ee:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022f0:	4a20      	ldr	r2, [pc, #128]	; (8002374 <SystemClock_Config+0xa4>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80022f2:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 80022f6:	6408      	str	r0, [r1, #64]	; 0x40
 80022f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80022fa:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 80022fe:	9100      	str	r1, [sp, #0]
 8002300:	9900      	ldr	r1, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002302:	9301      	str	r3, [sp, #4]
 8002304:	6813      	ldr	r3, [r2, #0]
 8002306:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800230a:	6013      	str	r3, [r2, #0]
 800230c:	6813      	ldr	r3, [r2, #0]
 800230e:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002312:	9301      	str	r3, [sp, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002314:	2302      	movs	r3, #2
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002316:	2401      	movs	r4, #1
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002318:	9a01      	ldr	r2, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800231a:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800231c:	2202      	movs	r2, #2
 800231e:	2300      	movs	r3, #0
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002320:	2110      	movs	r1, #16
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002322:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002326:	e9cd 410b 	strd	r4, r1, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800232a:	25c8      	movs	r5, #200	; 0xc8
 800232c:	2410      	movs	r4, #16
 800232e:	2202      	movs	r2, #2
 8002330:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 16;
  RCC_OscInitStruct.PLL.PLLN = 200;
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002332:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002334:	e9cd 4510 	strd	r4, r5, [sp, #64]	; 0x40
 8002338:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800233c:	f003 f9e0 	bl	8005700 <HAL_RCC_OscConfig>
 8002340:	b108      	cbz	r0, 8002346 <SystemClock_Config+0x76>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002342:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002344:	e7fe      	b.n	8002344 <SystemClock_Config+0x74>
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8002346:	4603      	mov	r3, r0
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002348:	240f      	movs	r4, #15
 800234a:	2502      	movs	r5, #2
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800234c:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800234e:	2200      	movs	r2, #0
 8002350:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002354:	a802      	add	r0, sp, #8
 8002356:	2103      	movs	r1, #3
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002358:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800235c:	e9cd 2304 	strd	r2, r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002360:	f003 fc84 	bl	8005c6c <HAL_RCC_ClockConfig>
 8002364:	b108      	cbz	r0, 800236a <SystemClock_Config+0x9a>
 8002366:	b672      	cpsid	i
  while (1)
 8002368:	e7fe      	b.n	8002368 <SystemClock_Config+0x98>
}
 800236a:	b015      	add	sp, #84	; 0x54
 800236c:	bd30      	pop	{r4, r5, pc}
 800236e:	bf00      	nop
 8002370:	40023800 	.word	0x40023800
 8002374:	40007000 	.word	0x40007000

08002378 <main>:
{
 8002378:	b508      	push	{r3, lr}
  HAL_Init();
 800237a:	f000 fbfb 	bl	8002b74 <HAL_Init>
  SystemClock_Config();
 800237e:	f7ff ffa7 	bl	80022d0 <SystemClock_Config>
  MX_GPIO_Init();
 8002382:	f7ff fe35 	bl	8001ff0 <MX_GPIO_Init>
  MX_DMA_Init();
 8002386:	f7ff fe0f 	bl	8001fa8 <MX_DMA_Init>
  MX_ADC1_Init();
 800238a:	f7fe fe95 	bl	80010b8 <MX_ADC1_Init>
  MX_I2C1_Init();
 800238e:	f7ff ff1f 	bl	80021d0 <MX_I2C1_Init>
  MX_TIM1_Init();
 8002392:	f000 fad5 	bl	8002940 <MX_TIM1_Init>
  MX_TIM3_Init();
 8002396:	f000 fb5d 	bl	8002a54 <MX_TIM3_Init>
  printf("\tSTM32F411RE Nucleo-64 Board\n");
 800239a:	480c      	ldr	r0, [pc, #48]	; (80023cc <main+0x54>)
	  HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 800239c:	4c0c      	ldr	r4, [pc, #48]	; (80023d0 <main+0x58>)
  printf("\tSTM32F411RE Nucleo-64 Board\n");
 800239e:	f008 fdff 	bl	800afa0 <puts>
  printf("\tFreeRTOS-BLE-Car\n\n");
 80023a2:	480c      	ldr	r0, [pc, #48]	; (80023d4 <main+0x5c>)
 80023a4:	f008 fdfc 	bl	800afa0 <puts>
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 80023a8:	f006 fa0e 	bl	80087c8 <osKernelInitialize>
  MX_FREERTOS_Init();
 80023ac:	f7ff fe1e 	bl	8001fec <MX_FREERTOS_Init>
  FRTOS_Init_SWTimers();
 80023b0:	f7ff fc8c 	bl	8001ccc <FRTOS_Init_SWTimers>
  FRTOS_Init_Tasks();
 80023b4:	f7ff fcc2 	bl	8001d3c <FRTOS_Init_Tasks>
  osKernelStart();
 80023b8:	f006 fa18 	bl	80087ec <osKernelStart>
	  HAL_GPIO_TogglePin(NUCLEO_LED_GPIO_Port, NUCLEO_LED_Pin);
 80023bc:	4620      	mov	r0, r4
 80023be:	2120      	movs	r1, #32
 80023c0:	f001 fbcc 	bl	8003b5c <HAL_GPIO_TogglePin>
	  HAL_Delay(100);
 80023c4:	2064      	movs	r0, #100	; 0x64
 80023c6:	f000 fc01 	bl	8002bcc <HAL_Delay>
  while (1)
 80023ca:	e7f7      	b.n	80023bc <main+0x44>
 80023cc:	0800c068 	.word	0x0800c068
 80023d0:	40020000 	.word	0x40020000
 80023d4:	0800c088 	.word	0x0800c088

080023d8 <Error_Handler>:
 80023d8:	b672      	cpsid	i
  while (1)
 80023da:	e7fe      	b.n	80023da <Error_Handler+0x2>

080023dc <assert_failed>:
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
 80023dc:	460a      	mov	r2, r1
 80023de:	b508      	push	{r3, lr}
	printf("Wrong parameters value: file %s on line %d\r\n", file, line);
 80023e0:	4601      	mov	r1, r0
 80023e2:	4802      	ldr	r0, [pc, #8]	; (80023ec <assert_failed+0x10>)
 80023e4:	f008 fd56 	bl	800ae94 <iprintf>
	for(;;);
 80023e8:	e7fe      	b.n	80023e8 <assert_failed+0xc>
 80023ea:	bf00      	nop
 80023ec:	0800c09c 	.word	0x0800c09c

080023f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023f0:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023f2:	4b0e      	ldr	r3, [pc, #56]	; (800242c <HAL_MspInit+0x3c>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	9200      	str	r2, [sp, #0]
 80023f8:	6c59      	ldr	r1, [r3, #68]	; 0x44
 80023fa:	f441 4180 	orr.w	r1, r1, #16384	; 0x4000
 80023fe:	6459      	str	r1, [r3, #68]	; 0x44
 8002400:	6c59      	ldr	r1, [r3, #68]	; 0x44
 8002402:	f401 4180 	and.w	r1, r1, #16384	; 0x4000
 8002406:	9100      	str	r1, [sp, #0]
 8002408:	9900      	ldr	r1, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800240a:	9201      	str	r2, [sp, #4]
 800240c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800240e:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002412:	6419      	str	r1, [r3, #64]	; 0x40
 8002414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002416:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800241a:	9301      	str	r3, [sp, #4]
 800241c:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800241e:	210f      	movs	r1, #15
 8002420:	f06f 0001 	mvn.w	r0, #1

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002424:	b002      	add	sp, #8
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002426:	f000 be47 	b.w	80030b8 <HAL_NVIC_SetPriority>
 800242a:	bf00      	nop
 800242c:	40023800 	.word	0x40023800

08002430 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002430:	b530      	push	{r4, r5, lr}
 8002432:	4601      	mov	r1, r0
 8002434:	b089      	sub	sp, #36	; 0x24
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
  uint32_t              uwPrescalerValue = 0;
  uint32_t              pFLatency;
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0);
 8002436:	2200      	movs	r2, #0
 8002438:	201c      	movs	r0, #28
 800243a:	f000 fe3d 	bl	80030b8 <HAL_NVIC_SetPriority>

  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800243e:	201c      	movs	r0, #28
 8002440:	f000 fe84 	bl	800314c <HAL_NVIC_EnableIRQ>
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002444:	2500      	movs	r5, #0
 8002446:	4b16      	ldr	r3, [pc, #88]	; (80024a0 <HAL_InitTick+0x70>)
 8002448:	9502      	str	r5, [sp, #8]
 800244a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 800244c:	4c15      	ldr	r4, [pc, #84]	; (80024a4 <HAL_InitTick+0x74>)
  __HAL_RCC_TIM2_CLK_ENABLE();
 800244e:	f042 0201 	orr.w	r2, r2, #1
 8002452:	641a      	str	r2, [r3, #64]	; 0x40
 8002454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002456:	f003 0301 	and.w	r3, r3, #1
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800245a:	a901      	add	r1, sp, #4
  __HAL_RCC_TIM2_CLK_ENABLE();
 800245c:	9302      	str	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800245e:	a803      	add	r0, sp, #12
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002460:	9b02      	ldr	r3, [sp, #8]
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002462:	f003 fd15 	bl	8005e90 <HAL_RCC_GetClockConfig>
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002466:	f003 fd03 	bl	8005e70 <HAL_RCC_GetPCLK1Freq>
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800246a:	4a0f      	ldr	r2, [pc, #60]	; (80024a8 <HAL_InitTick+0x78>)
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
  htim2.Init.Prescaler = uwPrescalerValue;
  htim2.Init.ClockDivision = 0;
 800246c:	6125      	str	r5, [r4, #16]
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800246e:	0043      	lsls	r3, r0, #1
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002470:	fba2 2303 	umull	r2, r3, r2, r3
 8002474:	0c9b      	lsrs	r3, r3, #18
 8002476:	3b01      	subs	r3, #1
  htim2.Instance = TIM2;
 8002478:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 800247c:	f240 32e7 	movw	r2, #999	; 0x3e7
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8002480:	4620      	mov	r0, r4
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002482:	e9c4 3501 	strd	r3, r5, [r4, #4]
  htim2.Instance = TIM2;
 8002486:	6021      	str	r1, [r4, #0]
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8002488:	60e2      	str	r2, [r4, #12]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 800248a:	f004 f8cb 	bl	8006624 <HAL_TIM_Base_Init>
 800248e:	b110      	cbz	r0, 8002496 <HAL_InitTick+0x66>
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
  }

  /* Return function status */
  return HAL_ERROR;
 8002490:	2001      	movs	r0, #1
}
 8002492:	b009      	add	sp, #36	; 0x24
 8002494:	bd30      	pop	{r4, r5, pc}
    return HAL_TIM_Base_Start_IT(&htim2);
 8002496:	4620      	mov	r0, r4
 8002498:	f004 f99a 	bl	80067d0 <HAL_TIM_Base_Start_IT>
}
 800249c:	b009      	add	sp, #36	; 0x24
 800249e:	bd30      	pop	{r4, r5, pc}
 80024a0:	40023800 	.word	0x40023800
 80024a4:	20009af8 	.word	0x20009af8
 80024a8:	431bde83 	.word	0x431bde83

080024ac <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024ac:	e7fe      	b.n	80024ac <NMI_Handler>
 80024ae:	bf00      	nop

080024b0 <HardFault_Handler>:
 * It extracts the location of stack frame and passes it to the handler written
 * in C as a pointer. We also extract the LR value as second parameter.
 */
void HardFault_Handler(void)
{
	asm(
 80024b0:	f01e 0f04 	tst.w	lr, #4
 80024b4:	bf0c      	ite	eq
 80024b6:	f3ef 8008 	mrseq	r0, MSP
 80024ba:	f3ef 8009 	mrsne	r0, PSP
 80024be:	4671      	mov	r1, lr
 80024c0:	f000 b802 	b.w	80024c8 <HardFault_Handler_C>
		"MRSEQ  R0, MSP\n\t"
		"MRSNE  R0, PSP\n\t"
		"MOV    R1, LR\n\t"
		"B      (HardFault_Handler_C)\n\t"
	);
}
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop

080024c8 <HardFault_Handler_C>:
 * from the assembly wrapper as input parameters
 */
void HardFault_Handler_C(unsigned long * hardfault_args, unsigned int lr_value)
{
	/* Relevant registers that display code/memory address that caused hardfault */
	bus_fault_address       = SCB->BFAR;
 80024c8:	4c43      	ldr	r4, [pc, #268]	; (80025d8 <HardFault_Handler_C+0x110>)
 80024ca:	4a44      	ldr	r2, [pc, #272]	; (80025dc <HardFault_Handler_C+0x114>)
	memmanage_fault_address = SCB->MMFAR;
	cfsr                    = SCB->CFSR;
 80024cc:	4d44      	ldr	r5, [pc, #272]	; (80025e0 <HardFault_Handler_C+0x118>)

	/* Relevant ARM registers */
	stacked_r0  = ((unsigned long) hardfault_args[0]);
	stacked_r1  = ((unsigned long) hardfault_args[1]);
	stacked_r2  = ((unsigned long) hardfault_args[2]);
	stacked_r3  = ((unsigned long) hardfault_args[3]);
 80024ce:	f8df a174 	ldr.w	sl, [pc, #372]	; 8002644 <HardFault_Handler_C+0x17c>
	stacked_r12 = ((unsigned long) hardfault_args[4]);
 80024d2:	f8df 9174 	ldr.w	r9, [pc, #372]	; 8002648 <HardFault_Handler_C+0x180>
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 80024d6:	f8df 8174 	ldr.w	r8, [pc, #372]	; 800264c <HardFault_Handler_C+0x184>
{
 80024da:	e92d 4888 	stmdb	sp!, {r3, r7, fp, lr}
	bus_fault_address       = SCB->BFAR;
 80024de:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80024e0:	6013      	str	r3, [r2, #0]
	memmanage_fault_address = SCB->MMFAR;
 80024e2:	4a40      	ldr	r2, [pc, #256]	; (80025e4 <HardFault_Handler_C+0x11c>)
 80024e4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80024e6:	6013      	str	r3, [r2, #0]
	cfsr                    = SCB->CFSR;
 80024e8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80024ea:	602b      	str	r3, [r5, #0]
	stacked_r0  = ((unsigned long) hardfault_args[0]);
 80024ec:	4a3e      	ldr	r2, [pc, #248]	; (80025e8 <HardFault_Handler_C+0x120>)
 80024ee:	6806      	ldr	r6, [r0, #0]
	stacked_r1  = ((unsigned long) hardfault_args[1]);
 80024f0:	4b3e      	ldr	r3, [pc, #248]	; (80025ec <HardFault_Handler_C+0x124>)
	stacked_r0  = ((unsigned long) hardfault_args[0]);
 80024f2:	6016      	str	r6, [r2, #0]
	stacked_r2  = ((unsigned long) hardfault_args[2]);
 80024f4:	f8df b158 	ldr.w	fp, [pc, #344]	; 8002650 <HardFault_Handler_C+0x188>
	stacked_r1  = ((unsigned long) hardfault_args[1]);
 80024f8:	6842      	ldr	r2, [r0, #4]
 80024fa:	601a      	str	r2, [r3, #0]
	stacked_r2  = ((unsigned long) hardfault_args[2]);
 80024fc:	6883      	ldr	r3, [r0, #8]
 80024fe:	f8cb 3000 	str.w	r3, [fp]
	stacked_r3  = ((unsigned long) hardfault_args[3]);
 8002502:	68c3      	ldr	r3, [r0, #12]
 8002504:	f8ca 3000 	str.w	r3, [sl]
	stacked_r12 = ((unsigned long) hardfault_args[4]);
 8002508:	6903      	ldr	r3, [r0, #16]
 800250a:	f8c9 3000 	str.w	r3, [r9]
	stacked_pc  = ((unsigned long) hardfault_args[6]);
	stacked_psr = ((unsigned long) hardfault_args[7]);
 800250e:	e9d0 c206 	ldrd	ip, r2, [r0, #24]
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 8002512:	6943      	ldr	r3, [r0, #20]
	stacked_pc  = ((unsigned long) hardfault_args[6]);
 8002514:	4f36      	ldr	r7, [pc, #216]	; (80025f0 <HardFault_Handler_C+0x128>)
	stacked_lr  = ((unsigned long) hardfault_args[5]);
 8002516:	f8c8 3000 	str.w	r3, [r8]
	stacked_psr = ((unsigned long) hardfault_args[7]);
 800251a:	4b36      	ldr	r3, [pc, #216]	; (80025f4 <HardFault_Handler_C+0x12c>)

	/* Need to enable ITM/SWD on CubeIDE and MDK-ARM to observer printf() statements */
	printf ("[HardFault]\n");
 800251c:	4836      	ldr	r0, [pc, #216]	; (80025f8 <HardFault_Handler_C+0x130>)
	stacked_pc  = ((unsigned long) hardfault_args[6]);
 800251e:	f8c7 c000 	str.w	ip, [r7]
	stacked_psr = ((unsigned long) hardfault_args[7]);
 8002522:	601a      	str	r2, [r3, #0]
{
 8002524:	460e      	mov	r6, r1
	printf ("[HardFault]\n");
 8002526:	f008 fd3b 	bl	800afa0 <puts>
	printf ("- Stack frame:\n");
 800252a:	4834      	ldr	r0, [pc, #208]	; (80025fc <HardFault_Handler_C+0x134>)
 800252c:	f008 fd38 	bl	800afa0 <puts>
	printf (" R0  = %lx\n", stacked_r0);
 8002530:	4a2d      	ldr	r2, [pc, #180]	; (80025e8 <HardFault_Handler_C+0x120>)
 8002532:	4833      	ldr	r0, [pc, #204]	; (8002600 <HardFault_Handler_C+0x138>)
 8002534:	6811      	ldr	r1, [r2, #0]
 8002536:	f008 fcad 	bl	800ae94 <iprintf>
	printf (" R1  = %lx\n", stacked_r1);
 800253a:	4b2c      	ldr	r3, [pc, #176]	; (80025ec <HardFault_Handler_C+0x124>)
 800253c:	4831      	ldr	r0, [pc, #196]	; (8002604 <HardFault_Handler_C+0x13c>)
 800253e:	6819      	ldr	r1, [r3, #0]
 8002540:	f008 fca8 	bl	800ae94 <iprintf>
	printf (" R2  = %lx\n", stacked_r2);
 8002544:	f8db 1000 	ldr.w	r1, [fp]
 8002548:	482f      	ldr	r0, [pc, #188]	; (8002608 <HardFault_Handler_C+0x140>)
 800254a:	f008 fca3 	bl	800ae94 <iprintf>
	printf (" R3  = %lx\n", stacked_r3);
 800254e:	f8da 1000 	ldr.w	r1, [sl]
 8002552:	482e      	ldr	r0, [pc, #184]	; (800260c <HardFault_Handler_C+0x144>)
 8002554:	f008 fc9e 	bl	800ae94 <iprintf>
	printf (" R12 = %lx\n", stacked_r12);
 8002558:	f8d9 1000 	ldr.w	r1, [r9]
 800255c:	482c      	ldr	r0, [pc, #176]	; (8002610 <HardFault_Handler_C+0x148>)
 800255e:	f008 fc99 	bl	800ae94 <iprintf>
	printf (" LR  = %lx\n", stacked_lr);
 8002562:	f8d8 1000 	ldr.w	r1, [r8]
 8002566:	482b      	ldr	r0, [pc, #172]	; (8002614 <HardFault_Handler_C+0x14c>)
 8002568:	f008 fc94 	bl	800ae94 <iprintf>
	printf (" PC  = %lx\n", stacked_pc);
 800256c:	6839      	ldr	r1, [r7, #0]
 800256e:	482a      	ldr	r0, [pc, #168]	; (8002618 <HardFault_Handler_C+0x150>)
 8002570:	f008 fc90 	bl	800ae94 <iprintf>
	printf (" PSR = %lx\n", stacked_psr);
 8002574:	4b1f      	ldr	r3, [pc, #124]	; (80025f4 <HardFault_Handler_C+0x12c>)
 8002576:	4829      	ldr	r0, [pc, #164]	; (800261c <HardFault_Handler_C+0x154>)
 8002578:	6819      	ldr	r1, [r3, #0]
 800257a:	f008 fc8b 	bl	800ae94 <iprintf>
	printf ("- FSR/FAR:\n");
 800257e:	4828      	ldr	r0, [pc, #160]	; (8002620 <HardFault_Handler_C+0x158>)
 8002580:	f008 fd0e 	bl	800afa0 <puts>
	printf (" CFSR = %lx\n", cfsr);
 8002584:	6829      	ldr	r1, [r5, #0]
 8002586:	4827      	ldr	r0, [pc, #156]	; (8002624 <HardFault_Handler_C+0x15c>)
 8002588:	f008 fc84 	bl	800ae94 <iprintf>
	printf (" HFSR = 0x%08X\n", (unsigned int)(SCB->HFSR));
 800258c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 800258e:	4826      	ldr	r0, [pc, #152]	; (8002628 <HardFault_Handler_C+0x160>)
 8002590:	f008 fc80 	bl	800ae94 <iprintf>
	printf (" DFSR = 0x%08X\n", (unsigned int)(SCB->DFSR));
 8002594:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002596:	4825      	ldr	r0, [pc, #148]	; (800262c <HardFault_Handler_C+0x164>)
 8002598:	f008 fc7c 	bl	800ae94 <iprintf>
	printf (" AFSR = 0x%08X\n", (unsigned int)(SCB->AFSR));
 800259c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800259e:	4824      	ldr	r0, [pc, #144]	; (8002630 <HardFault_Handler_C+0x168>)
 80025a0:	f008 fc78 	bl	800ae94 <iprintf>
	if (cfsr & 0x0080) printf (" MMFAR = %lx\n", memmanage_fault_address);
 80025a4:	682b      	ldr	r3, [r5, #0]
 80025a6:	061a      	lsls	r2, r3, #24
 80025a8:	d409      	bmi.n	80025be <HardFault_Handler_C+0xf6>
	if (cfsr & 0x8000) printf (" BFAR = %lx\n", bus_fault_address);
 80025aa:	041b      	lsls	r3, r3, #16
 80025ac:	d40e      	bmi.n	80025cc <HardFault_Handler_C+0x104>
	printf ("- Misc\n");
 80025ae:	4821      	ldr	r0, [pc, #132]	; (8002634 <HardFault_Handler_C+0x16c>)
 80025b0:	f008 fcf6 	bl	800afa0 <puts>
	printf (" LR/EXC_RETURN= %x\n", lr_value);
 80025b4:	4820      	ldr	r0, [pc, #128]	; (8002638 <HardFault_Handler_C+0x170>)
 80025b6:	4631      	mov	r1, r6
 80025b8:	f008 fc6c 	bl	800ae94 <iprintf>

	/* Infinite loop - halt program/software */
	while(1);
 80025bc:	e7fe      	b.n	80025bc <HardFault_Handler_C+0xf4>
	if (cfsr & 0x0080) printf (" MMFAR = %lx\n", memmanage_fault_address);
 80025be:	4b09      	ldr	r3, [pc, #36]	; (80025e4 <HardFault_Handler_C+0x11c>)
 80025c0:	481e      	ldr	r0, [pc, #120]	; (800263c <HardFault_Handler_C+0x174>)
 80025c2:	6819      	ldr	r1, [r3, #0]
 80025c4:	f008 fc66 	bl	800ae94 <iprintf>
 80025c8:	682b      	ldr	r3, [r5, #0]
 80025ca:	e7ee      	b.n	80025aa <HardFault_Handler_C+0xe2>
	if (cfsr & 0x8000) printf (" BFAR = %lx\n", bus_fault_address);
 80025cc:	4b03      	ldr	r3, [pc, #12]	; (80025dc <HardFault_Handler_C+0x114>)
 80025ce:	481c      	ldr	r0, [pc, #112]	; (8002640 <HardFault_Handler_C+0x178>)
 80025d0:	6819      	ldr	r1, [r3, #0]
 80025d2:	f008 fc5f 	bl	800ae94 <iprintf>
 80025d6:	e7ea      	b.n	80025ae <HardFault_Handler_C+0xe6>
 80025d8:	e000ed00 	.word	0xe000ed00
 80025dc:	20009b44 	.word	0x20009b44
 80025e0:	20009b68 	.word	0x20009b68
 80025e4:	20009b40 	.word	0x20009b40
 80025e8:	20009b58 	.word	0x20009b58
 80025ec:	20009b48 	.word	0x20009b48
 80025f0:	20009b54 	.word	0x20009b54
 80025f4:	20009b60 	.word	0x20009b60
 80025f8:	0800c0cc 	.word	0x0800c0cc
 80025fc:	0800c0d8 	.word	0x0800c0d8
 8002600:	0800c0e8 	.word	0x0800c0e8
 8002604:	0800c0f4 	.word	0x0800c0f4
 8002608:	0800c100 	.word	0x0800c100
 800260c:	0800c10c 	.word	0x0800c10c
 8002610:	0800c118 	.word	0x0800c118
 8002614:	0800c124 	.word	0x0800c124
 8002618:	0800c130 	.word	0x0800c130
 800261c:	0800c13c 	.word	0x0800c13c
 8002620:	0800c148 	.word	0x0800c148
 8002624:	0800c154 	.word	0x0800c154
 8002628:	0800c164 	.word	0x0800c164
 800262c:	0800c174 	.word	0x0800c174
 8002630:	0800c184 	.word	0x0800c184
 8002634:	0800c1b4 	.word	0x0800c1b4
 8002638:	0800c1bc 	.word	0x0800c1bc
 800263c:	0800c194 	.word	0x0800c194
 8002640:	0800c1a4 	.word	0x0800c1a4
 8002644:	20009b4c 	.word	0x20009b4c
 8002648:	20009b5c 	.word	0x20009b5c
 800264c:	20009b50 	.word	0x20009b50
 8002650:	20009b64 	.word	0x20009b64

08002654 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002654:	e7fe      	b.n	8002654 <MemManage_Handler>
 8002656:	bf00      	nop

08002658 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002658:	e7fe      	b.n	8002658 <BusFault_Handler>
 800265a:	bf00      	nop

0800265c <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800265c:	e7fe      	b.n	800265c <UsageFault_Handler>
 800265e:	bf00      	nop

08002660 <DebugMon_Handler>:

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop

08002664 <EXTI0_IRQHandler>:
/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8002664:	4801      	ldr	r0, [pc, #4]	; (800266c <EXTI0_IRQHandler+0x8>)
 8002666:	f001 b831 	b.w	80036cc <HAL_EXTI_IRQHandler>
 800266a:	bf00      	nop
 800266c:	200098f8 	.word	0x200098f8

08002670 <EXTI4_IRQHandler>:
/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
  HAL_EXTI_IRQHandler(GPIO_PIN_4);
 8002670:	2010      	movs	r0, #16
 8002672:	f001 b82b 	b.w	80036cc <HAL_EXTI_IRQHandler>
 8002676:	bf00      	nop

08002678 <TIM1_BRK_TIM9_IRQHandler>:
/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim9);
 8002678:	4801      	ldr	r0, [pc, #4]	; (8002680 <TIM1_BRK_TIM9_IRQHandler+0x8>)
 800267a:	f004 bd17 	b.w	80070ac <HAL_TIM_IRQHandler>
 800267e:	bf00      	nop
 8002680:	20009c44 	.word	0x20009c44

08002684 <TIM2_IRQHandler>:
/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim2);
 8002684:	4801      	ldr	r0, [pc, #4]	; (800268c <TIM2_IRQHandler+0x8>)
 8002686:	f004 bd11 	b.w	80070ac <HAL_TIM_IRQHandler>
 800268a:	bf00      	nop
 800268c:	20009af8 	.word	0x20009af8

08002690 <I2C1_EV_IRQHandler>:
/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8002690:	4801      	ldr	r0, [pc, #4]	; (8002698 <I2C1_EV_IRQHandler+0x8>)
 8002692:	f002 bb6f 	b.w	8004d74 <HAL_I2C_EV_IRQHandler>
 8002696:	bf00      	nop
 8002698:	20009aa4 	.word	0x20009aa4

0800269c <EXTI15_10_IRQHandler>:
/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800269c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80026a0:	f001 ba72 	b.w	8003b88 <HAL_GPIO_EXTI_IRQHandler>

080026a4 <TIM5_IRQHandler>:
/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
  HAL_TIM_IRQHandler(&htim5);
 80026a4:	4801      	ldr	r0, [pc, #4]	; (80026ac <TIM5_IRQHandler+0x8>)
 80026a6:	f004 bd01 	b.w	80070ac <HAL_TIM_IRQHandler>
 80026aa:	bf00      	nop
 80026ac:	20009b6c 	.word	0x20009b6c

080026b0 <DMA2_Stream0_IRQHandler>:
/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
  HAL_DMA_IRQHandler(&hdma_adc1);
 80026b0:	4801      	ldr	r0, [pc, #4]	; (80026b8 <DMA2_Stream0_IRQHandler+0x8>)
 80026b2:	f000 beef 	b.w	8003494 <HAL_DMA_IRQHandler>
 80026b6:	bf00      	nop
 80026b8:	20009948 	.word	0x20009948

080026bc <HAL_TIM_PeriodElapsedCallback>:
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	if(htim->Instance == TIM2)
 80026bc:	6803      	ldr	r3, [r0, #0]
 80026be:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026c2:	d000      	beq.n	80026c6 <HAL_TIM_PeriodElapsedCallback+0xa>
	}
	else if(htim->Instance == TIM9)
	{

	}
}
 80026c4:	4770      	bx	lr
		HAL_IncTick();
 80026c6:	f000 ba6f 	b.w	8002ba8 <HAL_IncTick>
 80026ca:	bf00      	nop

080026cc <HAL_GPIO_EXTI_Callback>:
 * @note   This function is called after end of interrupt execution/processing
 * @param  GPIO_Pin: GPIO pin that registered the rising edge/falling edge signal
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
	if(GPIO_Pin == NUCLEO_PB_Pin)
 80026cc:	f5b0 5f00 	cmp.w	r0, #8192	; 0x2000
 80026d0:	d000      	beq.n	80026d4 <HAL_GPIO_EXTI_Callback+0x8>
 80026d2:	4770      	bx	lr
{
 80026d4:	b500      	push	{lr}
	{
		/* 10ms debounce button */
		HAL_Delay(10);
 80026d6:	200a      	movs	r0, #10
{
 80026d8:	b085      	sub	sp, #20
		HAL_Delay(10);
 80026da:	f000 fa77 	bl	8002bcc <HAL_Delay>
		/* This value becomes pdTRUE if giving the notification caused a task to unblock, and the unblocked task has a
		   higher priority than the currently running task, in which a context switch should occur */
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;

		/* Notifies task that the push button was pressed on the microcontroller */
		xTaskNotifyFromISR(h_TaskPBProcessing, FRTOS_TASK_NOTIF_PB_PRESSED, eSetBits, &xHigherPriorityTaskWoken);
 80026de:	480b      	ldr	r0, [pc, #44]	; (800270c <HAL_GPIO_EXTI_Callback+0x40>)
 80026e0:	a903      	add	r1, sp, #12
 80026e2:	2201      	movs	r2, #1
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80026e4:	2300      	movs	r3, #0
		xTaskNotifyFromISR(h_TaskPBProcessing, FRTOS_TASK_NOTIF_PB_PRESSED, eSetBits, &xHigherPriorityTaskWoken);
 80026e6:	6800      	ldr	r0, [r0, #0]
 80026e8:	9100      	str	r1, [sp, #0]
 80026ea:	4611      	mov	r1, r2
		BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80026ec:	9303      	str	r3, [sp, #12]
		xTaskNotifyFromISR(h_TaskPBProcessing, FRTOS_TASK_NOTIF_PB_PRESSED, eSetBits, &xHigherPriorityTaskWoken);
 80026ee:	f007 fd81 	bl	800a1f4 <xTaskGenericNotifyFromISR>

		/* Force context switch if xHigherPriorityTaskWoken == pdTRUE. This does nothing if xHigherPriorityTaskWoken
		   is pdFALSE */
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80026f2:	9b03      	ldr	r3, [sp, #12]
 80026f4:	b13b      	cbz	r3, 8002706 <HAL_GPIO_EXTI_Callback+0x3a>
 80026f6:	4b06      	ldr	r3, [pc, #24]	; (8002710 <HAL_GPIO_EXTI_Callback+0x44>)
 80026f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80026fc:	601a      	str	r2, [r3, #0]
 80026fe:	f3bf 8f4f 	dsb	sy
 8002702:	f3bf 8f6f 	isb	sy

		/* Force context switch if xHigherPriorityTaskWoken == pdTRUE. This does nothing if xHigherPriorityTaskWoken
		   is pdFALSE */
		// portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
	}
}
 8002706:	b005      	add	sp, #20
 8002708:	f85d fb04 	ldr.w	pc, [sp], #4
 800270c:	20009a2c 	.word	0x20009a2c
 8002710:	e000ed04 	.word	0xe000ed04

08002714 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002714:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002716:	1e16      	subs	r6, r2, #0
 8002718:	dd07      	ble.n	800272a <_read+0x16>
 800271a:	460c      	mov	r4, r1
 800271c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800271e:	f3af 8000 	nop.w
 8002722:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002726:	42a5      	cmp	r5, r4
 8002728:	d1f9      	bne.n	800271e <_read+0xa>
	}

return len;
}
 800272a:	4630      	mov	r0, r6
 800272c:	bd70      	pop	{r4, r5, r6, pc}
 800272e:	bf00      	nop

08002730 <_close>:
}

int _close(int file)
{
	return -1;
}
 8002730:	f04f 30ff 	mov.w	r0, #4294967295
 8002734:	4770      	bx	lr
 8002736:	bf00      	nop

08002738 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8002738:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800273c:	604b      	str	r3, [r1, #4]
	return 0;
}
 800273e:	2000      	movs	r0, #0
 8002740:	4770      	bx	lr
 8002742:	bf00      	nop

08002744 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8002744:	2001      	movs	r0, #1
 8002746:	4770      	bx	lr

08002748 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8002748:	2000      	movs	r0, #0
 800274a:	4770      	bx	lr

0800274c <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800274c:	490c      	ldr	r1, [pc, #48]	; (8002780 <_sbrk+0x34>)
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800274e:	4a0d      	ldr	r2, [pc, #52]	; (8002784 <_sbrk+0x38>)
  if (NULL == __sbrk_heap_end)
 8002750:	680b      	ldr	r3, [r1, #0]
{
 8002752:	b510      	push	{r4, lr}
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002754:	4c0c      	ldr	r4, [pc, #48]	; (8002788 <_sbrk+0x3c>)
 8002756:	1b12      	subs	r2, r2, r4
  if (NULL == __sbrk_heap_end)
 8002758:	b12b      	cbz	r3, 8002766 <_sbrk+0x1a>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800275a:	4418      	add	r0, r3
 800275c:	4290      	cmp	r0, r2
 800275e:	d807      	bhi.n	8002770 <_sbrk+0x24>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8002760:	6008      	str	r0, [r1, #0]

  return (void *)prev_heap_end;
}
 8002762:	4618      	mov	r0, r3
 8002764:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8002766:	4b09      	ldr	r3, [pc, #36]	; (800278c <_sbrk+0x40>)
 8002768:	600b      	str	r3, [r1, #0]
  if (__sbrk_heap_end + incr > max_heap)
 800276a:	4418      	add	r0, r3
 800276c:	4290      	cmp	r0, r2
 800276e:	d9f7      	bls.n	8002760 <_sbrk+0x14>
    errno = ENOMEM;
 8002770:	f008 fb50 	bl	800ae14 <__errno>
 8002774:	230c      	movs	r3, #12
 8002776:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8002778:	f04f 33ff 	mov.w	r3, #4294967295
}
 800277c:	4618      	mov	r0, r3
 800277e:	bd10      	pop	{r4, pc}
 8002780:	20000224 	.word	0x20000224
 8002784:	20020000 	.word	0x20020000
 8002788:	00001f00 	.word	0x00001f00
 800278c:	20009d10 	.word	0x20009d10

08002790 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002790:	4a03      	ldr	r2, [pc, #12]	; (80027a0 <SystemInit+0x10>)
 8002792:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002796:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800279a:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800279e:	4770      	bx	lr
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <HAL_TIM_Base_MspInit>:
  /* USER CODE END TIM9_Init 2 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80027a4:	b500      	push	{lr}
	if(tim_baseHandle->Instance==TIM1)
 80027a6:	4a2c      	ldr	r2, [pc, #176]	; (8002858 <HAL_TIM_Base_MspInit+0xb4>)
 80027a8:	6803      	ldr	r3, [r0, #0]
 80027aa:	4293      	cmp	r3, r2
{
 80027ac:	b085      	sub	sp, #20
	if(tim_baseHandle->Instance==TIM1)
 80027ae:	d01a      	beq.n	80027e6 <HAL_TIM_Base_MspInit+0x42>
		__HAL_RCC_TIM1_CLK_ENABLE();
		/* USER CODE BEGIN TIM1_MspInit 1 */

		/* USER CODE END TIM1_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM3)
 80027b0:	4a2a      	ldr	r2, [pc, #168]	; (800285c <HAL_TIM_Base_MspInit+0xb8>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d008      	beq.n	80027c8 <HAL_TIM_Base_MspInit+0x24>
		__HAL_RCC_TIM3_CLK_ENABLE();
		/* USER CODE BEGIN TIM3_MspInit 1 */

		/* USER CODE END TIM3_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM5)
 80027b6:	4a2a      	ldr	r2, [pc, #168]	; (8002860 <HAL_TIM_Base_MspInit+0xbc>)
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d023      	beq.n	8002804 <HAL_TIM_Base_MspInit+0x60>
		HAL_NVIC_EnableIRQ(TIM5_IRQn);
		/* USER CODE BEGIN TIM5_MspInit 1 */

		/* USER CODE END TIM5_MspInit 1 */
	}
	else if(tim_baseHandle->Instance==TIM9)
 80027bc:	4a29      	ldr	r2, [pc, #164]	; (8002864 <HAL_TIM_Base_MspInit+0xc0>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d037      	beq.n	8002832 <HAL_TIM_Base_MspInit+0x8e>
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
		/* USER CODE BEGIN TIM9_MspInit 1 */

		/* USER CODE END TIM9_MspInit 1 */
	}
}
 80027c2:	b005      	add	sp, #20
 80027c4:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM3_CLK_ENABLE();
 80027c8:	4b27      	ldr	r3, [pc, #156]	; (8002868 <HAL_TIM_Base_MspInit+0xc4>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	9201      	str	r2, [sp, #4]
 80027ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027d0:	f042 0202 	orr.w	r2, r2, #2
 80027d4:	641a      	str	r2, [r3, #64]	; 0x40
 80027d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d8:	f003 0302 	and.w	r3, r3, #2
 80027dc:	9301      	str	r3, [sp, #4]
 80027de:	9b01      	ldr	r3, [sp, #4]
}
 80027e0:	b005      	add	sp, #20
 80027e2:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM1_CLK_ENABLE();
 80027e6:	4b20      	ldr	r3, [pc, #128]	; (8002868 <HAL_TIM_Base_MspInit+0xc4>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	9200      	str	r2, [sp, #0]
 80027ec:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80027ee:	f042 0201 	orr.w	r2, r2, #1
 80027f2:	645a      	str	r2, [r3, #68]	; 0x44
 80027f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	9300      	str	r3, [sp, #0]
 80027fc:	9b00      	ldr	r3, [sp, #0]
}
 80027fe:	b005      	add	sp, #20
 8002800:	f85d fb04 	ldr.w	pc, [sp], #4
		__HAL_RCC_TIM5_CLK_ENABLE();
 8002804:	4b18      	ldr	r3, [pc, #96]	; (8002868 <HAL_TIM_Base_MspInit+0xc4>)
 8002806:	2200      	movs	r2, #0
 8002808:	9202      	str	r2, [sp, #8]
 800280a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800280c:	f042 0208 	orr.w	r2, r2, #8
 8002810:	641a      	str	r2, [r3, #64]	; 0x40
 8002812:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002814:	f003 0308 	and.w	r3, r3, #8
 8002818:	9302      	str	r3, [sp, #8]
		HAL_NVIC_SetPriority(TIM5_IRQn, 7, 1);
 800281a:	2032      	movs	r0, #50	; 0x32
 800281c:	2201      	movs	r2, #1
 800281e:	2107      	movs	r1, #7
		__HAL_RCC_TIM5_CLK_ENABLE();
 8002820:	9b02      	ldr	r3, [sp, #8]
		HAL_NVIC_SetPriority(TIM5_IRQn, 7, 1);
 8002822:	f000 fc49 	bl	80030b8 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002826:	2032      	movs	r0, #50	; 0x32
}
 8002828:	b005      	add	sp, #20
 800282a:	f85d eb04 	ldr.w	lr, [sp], #4
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 800282e:	f000 bc8d 	b.w	800314c <HAL_NVIC_EnableIRQ>
		__HAL_RCC_TIM9_CLK_ENABLE();
 8002832:	4b0d      	ldr	r3, [pc, #52]	; (8002868 <HAL_TIM_Base_MspInit+0xc4>)
 8002834:	2200      	movs	r2, #0
 8002836:	9203      	str	r2, [sp, #12]
 8002838:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800283a:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800283e:	645a      	str	r2, [r3, #68]	; 0x44
 8002840:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002842:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002846:	9303      	str	r3, [sp, #12]
		HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 2);
 8002848:	2018      	movs	r0, #24
 800284a:	2202      	movs	r2, #2
 800284c:	2107      	movs	r1, #7
		__HAL_RCC_TIM9_CLK_ENABLE();
 800284e:	9b03      	ldr	r3, [sp, #12]
		HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 7, 2);
 8002850:	f000 fc32 	bl	80030b8 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002854:	2018      	movs	r0, #24
 8002856:	e7e7      	b.n	8002828 <HAL_TIM_Base_MspInit+0x84>
 8002858:	40010000 	.word	0x40010000
 800285c:	40000400 	.word	0x40000400
 8002860:	40000c00 	.word	0x40000c00
 8002864:	40014000 	.word	0x40014000
 8002868:	40023800 	.word	0x40023800

0800286c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 800286c:	b570      	push	{r4, r5, r6, lr}

	GPIO_InitTypeDef GPIO_InitStruct = {0};
	if(timHandle->Instance==TIM1)
 800286e:	6802      	ldr	r2, [r0, #0]
 8002870:	492d      	ldr	r1, [pc, #180]	; (8002928 <HAL_TIM_MspPostInit+0xbc>)
{
 8002872:	b08a      	sub	sp, #40	; 0x28
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002874:	2300      	movs	r3, #0
	if(timHandle->Instance==TIM1)
 8002876:	428a      	cmp	r2, r1
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002878:	e9cd 3304 	strd	r3, r3, [sp, #16]
 800287c:	e9cd 3306 	strd	r3, r3, [sp, #24]
 8002880:	9308      	str	r3, [sp, #32]
	if(timHandle->Instance==TIM1)
 8002882:	d004      	beq.n	800288e <HAL_TIM_MspPostInit+0x22>

		/* USER CODE BEGIN TIM1_MspPostInit 1 */

		/* USER CODE END TIM1_MspPostInit 1 */
	}
	else if(timHandle->Instance==TIM3)
 8002884:	4929      	ldr	r1, [pc, #164]	; (800292c <HAL_TIM_MspPostInit+0xc0>)
 8002886:	428a      	cmp	r2, r1
 8002888:	d01d      	beq.n	80028c6 <HAL_TIM_MspPostInit+0x5a>
		/* USER CODE BEGIN TIM3_MspPostInit 1 */

		/* USER CODE END TIM3_MspPostInit 1 */
	}

}
 800288a:	b00a      	add	sp, #40	; 0x28
 800288c:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800288e:	4a28      	ldr	r2, [pc, #160]	; (8002930 <HAL_TIM_MspPostInit+0xc4>)
 8002890:	9301      	str	r3, [sp, #4]
 8002892:	6b13      	ldr	r3, [r2, #48]	; 0x30
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002894:	4827      	ldr	r0, [pc, #156]	; (8002934 <HAL_TIM_MspPostInit+0xc8>)
		__HAL_RCC_GPIOA_CLK_ENABLE();
 8002896:	f043 0301 	orr.w	r3, r3, #1
 800289a:	6313      	str	r3, [r2, #48]	; 0x30
 800289c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800289e:	f003 0301 	and.w	r3, r3, #1
 80028a2:	9301      	str	r3, [sp, #4]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028a4:	2301      	movs	r3, #1
		__HAL_RCC_GPIOA_CLK_ENABLE();
 80028a6:	9a01      	ldr	r2, [sp, #4]
		GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80028a8:	9308      	str	r3, [sp, #32]
		GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80028aa:	2200      	movs	r2, #0
 80028ac:	2300      	movs	r3, #0
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028ae:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80028b0:	f44f 64c0 	mov.w	r4, #1536	; 0x600
 80028b4:	2502      	movs	r5, #2
 80028b6:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80028ba:	e9cd 2306 	strd	r2, r3, [sp, #24]
		HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028be:	f000 ff1b 	bl	80036f8 <HAL_GPIO_Init>
}
 80028c2:	b00a      	add	sp, #40	; 0x28
 80028c4:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_RCC_GPIOC_CLK_ENABLE();
 80028c6:	4a1a      	ldr	r2, [pc, #104]	; (8002930 <HAL_TIM_MspPostInit+0xc4>)
 80028c8:	9302      	str	r3, [sp, #8]
 80028ca:	6b11      	ldr	r1, [r2, #48]	; 0x30
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028cc:	481a      	ldr	r0, [pc, #104]	; (8002938 <HAL_TIM_MspPostInit+0xcc>)
		__HAL_RCC_GPIOC_CLK_ENABLE();
 80028ce:	f041 0104 	orr.w	r1, r1, #4
 80028d2:	6311      	str	r1, [r2, #48]	; 0x30
 80028d4:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80028d6:	f001 0104 	and.w	r1, r1, #4
 80028da:	9102      	str	r1, [sp, #8]
 80028dc:	9902      	ldr	r1, [sp, #8]
		__HAL_RCC_GPIOB_CLK_ENABLE();
 80028de:	9303      	str	r3, [sp, #12]
 80028e0:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80028e2:	f043 0302 	orr.w	r3, r3, #2
 80028e6:	6313      	str	r3, [r2, #48]	; 0x30
 80028e8:	6b13      	ldr	r3, [r2, #48]	; 0x30
 80028ea:	f003 0302 	and.w	r3, r3, #2
 80028ee:	9303      	str	r3, [sp, #12]
 80028f0:	9903      	ldr	r1, [sp, #12]
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 80028f2:	2280      	movs	r2, #128	; 0x80
 80028f4:	2302      	movs	r3, #2
 80028f6:	2400      	movs	r4, #0
 80028f8:	2500      	movs	r5, #0
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028fa:	2602      	movs	r6, #2
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028fc:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_7;
 80028fe:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002902:	e9cd 4506 	strd	r4, r5, [sp, #24]
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002906:	9608      	str	r6, [sp, #32]
		HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002908:	f000 fef6 	bl	80036f8 <HAL_GPIO_Init>
		GPIO_InitStruct.Pin = GPIO_PIN_4;
 800290c:	2210      	movs	r2, #16
 800290e:	2302      	movs	r3, #2
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002910:	480a      	ldr	r0, [pc, #40]	; (800293c <HAL_TIM_MspPostInit+0xd0>)
		GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002912:	9608      	str	r6, [sp, #32]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002914:	a904      	add	r1, sp, #16
		GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002916:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800291a:	e9cd 2304 	strd	r2, r3, [sp, #16]
		HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800291e:	f000 feeb 	bl	80036f8 <HAL_GPIO_Init>
}
 8002922:	b00a      	add	sp, #40	; 0x28
 8002924:	bd70      	pop	{r4, r5, r6, pc}
 8002926:	bf00      	nop
 8002928:	40010000 	.word	0x40010000
 800292c:	40000400 	.word	0x40000400
 8002930:	40023800 	.word	0x40023800
 8002934:	40020000 	.word	0x40020000
 8002938:	40020800 	.word	0x40020800
 800293c:	40020400 	.word	0x40020400

08002940 <MX_TIM1_Init>:
{
 8002940:	b570      	push	{r4, r5, r6, lr}
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002942:	2400      	movs	r4, #0
{
 8002944:	b096      	sub	sp, #88	; 0x58
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002946:	4621      	mov	r1, r4
 8002948:	2220      	movs	r2, #32
 800294a:	a80e      	add	r0, sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800294c:	e9cd 4402 	strd	r4, r4, [sp, #8]
 8002950:	e9cd 4404 	strd	r4, r4, [sp, #16]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002954:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8002958:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 800295c:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002960:	9400      	str	r4, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002962:	9406      	str	r4, [sp, #24]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002964:	9401      	str	r4, [sp, #4]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002966:	f008 fa8d 	bl	800ae84 <memset>
  htim1.Instance = TIM1;
 800296a:	4838      	ldr	r0, [pc, #224]	; (8002a4c <MX_TIM1_Init+0x10c>)
 800296c:	4938      	ldr	r1, [pc, #224]	; (8002a50 <MX_TIM1_Init+0x110>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800296e:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 9;
 8002970:	2209      	movs	r2, #9
  htim1.Init.Period = 999;
 8002972:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim1.Init.RepetitionCounter = 0;
 8002976:	e9c0 4404 	strd	r4, r4, [r0, #16]
  htim1.Init.Prescaler = 9;
 800297a:	e9c0 1200 	strd	r1, r2, [r0]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800297e:	6184      	str	r4, [r0, #24]
  htim1.Init.Period = 999;
 8002980:	60c3      	str	r3, [r0, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002982:	f003 fe4f 	bl	8006624 <HAL_TIM_Base_Init>
 8002986:	2800      	cmp	r0, #0
 8002988:	d146      	bne.n	8002a18 <MX_TIM1_Init+0xd8>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800298a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800298e:	482f      	ldr	r0, [pc, #188]	; (8002a4c <MX_TIM1_Init+0x10c>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002990:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002992:	a902      	add	r1, sp, #8
 8002994:	f004 f950 	bl	8006c38 <HAL_TIM_ConfigClockSource>
 8002998:	2800      	cmp	r0, #0
 800299a:	d153      	bne.n	8002a44 <MX_TIM1_Init+0x104>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800299c:	482b      	ldr	r0, [pc, #172]	; (8002a4c <MX_TIM1_Init+0x10c>)
 800299e:	f003 ff75 	bl	800688c <HAL_TIM_PWM_Init>
 80029a2:	2800      	cmp	r0, #0
 80029a4:	d14b      	bne.n	8002a3e <MX_TIM1_Init+0xfe>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029a6:	2200      	movs	r2, #0
 80029a8:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80029aa:	4828      	ldr	r0, [pc, #160]	; (8002a4c <MX_TIM1_Init+0x10c>)
 80029ac:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029ae:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80029b2:	f004 fdd7 	bl	8007564 <HAL_TIMEx_MasterConfigSynchronization>
 80029b6:	2800      	cmp	r0, #0
 80029b8:	d13e      	bne.n	8002a38 <MX_TIM1_Init+0xf8>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029ba:	2060      	movs	r0, #96	; 0x60
 80029bc:	2100      	movs	r1, #0
 80029be:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80029c2:	2000      	movs	r0, #0
 80029c4:	2100      	movs	r1, #0
 80029c6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80029ca:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80029ce:	2300      	movs	r3, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029d0:	481e      	ldr	r0, [pc, #120]	; (8002a4c <MX_TIM1_Init+0x10c>)
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80029d2:	930c      	str	r3, [sp, #48]	; 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80029d4:	2204      	movs	r2, #4
 80029d6:	a906      	add	r1, sp, #24
 80029d8:	f004 fc66 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 80029dc:	bb48      	cbnz	r0, 8002a32 <MX_TIM1_Init+0xf2>
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80029de:	481b      	ldr	r0, [pc, #108]	; (8002a4c <MX_TIM1_Init+0x10c>)
 80029e0:	a906      	add	r1, sp, #24
 80029e2:	2208      	movs	r2, #8
 80029e4:	f004 fc60 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 80029e8:	bb00      	cbnz	r0, 8002a2c <MX_TIM1_Init+0xec>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80029ea:	2200      	movs	r2, #0
 80029ec:	2300      	movs	r3, #0
 80029ee:	2400      	movs	r4, #0
 80029f0:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80029f4:	2600      	movs	r6, #0
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80029f6:	4815      	ldr	r0, [pc, #84]	; (8002a4c <MX_TIM1_Init+0x10c>)
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80029f8:	9615      	str	r6, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80029fa:	a90e      	add	r1, sp, #56	; 0x38
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80029fc:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8002a00:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8002a04:	e9cd 4512 	strd	r4, r5, [sp, #72]	; 0x48
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a08:	f004 fe18 	bl	800763c <HAL_TIMEx_ConfigBreakDeadTime>
 8002a0c:	b938      	cbnz	r0, 8002a1e <MX_TIM1_Init+0xde>
  HAL_TIM_MspPostInit(&htim1);
 8002a0e:	480f      	ldr	r0, [pc, #60]	; (8002a4c <MX_TIM1_Init+0x10c>)
 8002a10:	f7ff ff2c 	bl	800286c <HAL_TIM_MspPostInit>
}
 8002a14:	b016      	add	sp, #88	; 0x58
 8002a16:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8002a18:	f7ff fcde 	bl	80023d8 <Error_Handler>
 8002a1c:	e7b5      	b.n	800298a <MX_TIM1_Init+0x4a>
    Error_Handler();
 8002a1e:	f7ff fcdb 	bl	80023d8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8002a22:	480a      	ldr	r0, [pc, #40]	; (8002a4c <MX_TIM1_Init+0x10c>)
 8002a24:	f7ff ff22 	bl	800286c <HAL_TIM_MspPostInit>
}
 8002a28:	b016      	add	sp, #88	; 0x58
 8002a2a:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8002a2c:	f7ff fcd4 	bl	80023d8 <Error_Handler>
 8002a30:	e7db      	b.n	80029ea <MX_TIM1_Init+0xaa>
    Error_Handler();
 8002a32:	f7ff fcd1 	bl	80023d8 <Error_Handler>
 8002a36:	e7d2      	b.n	80029de <MX_TIM1_Init+0x9e>
    Error_Handler();
 8002a38:	f7ff fcce 	bl	80023d8 <Error_Handler>
 8002a3c:	e7bd      	b.n	80029ba <MX_TIM1_Init+0x7a>
    Error_Handler();
 8002a3e:	f7ff fccb 	bl	80023d8 <Error_Handler>
 8002a42:	e7b0      	b.n	80029a6 <MX_TIM1_Init+0x66>
    Error_Handler();
 8002a44:	f7ff fcc8 	bl	80023d8 <Error_Handler>
 8002a48:	e7a8      	b.n	800299c <MX_TIM1_Init+0x5c>
 8002a4a:	bf00      	nop
 8002a4c:	20009bfc 	.word	0x20009bfc
 8002a50:	40010000 	.word	0x40010000

08002a54 <MX_TIM3_Init>:
{
 8002a54:	b530      	push	{r4, r5, lr}
  htim3.Instance = TIM3;
 8002a56:	4830      	ldr	r0, [pc, #192]	; (8002b18 <MX_TIM3_Init+0xc4>)
 8002a58:	4b30      	ldr	r3, [pc, #192]	; (8002b1c <MX_TIM3_Init+0xc8>)
 8002a5a:	6003      	str	r3, [r0, #0]
{
 8002a5c:	b08f      	sub	sp, #60	; 0x3c
  htim3.Init.Period = 999;
 8002a5e:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim3.Init.Prescaler = 9;
 8002a62:	2209      	movs	r2, #9
  htim3.Init.Period = 999;
 8002a64:	60c3      	str	r3, [r0, #12]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a66:	2300      	movs	r3, #0
 8002a68:	e9cd 3303 	strd	r3, r3, [sp, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a6c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8002a70:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
 8002a74:	e9cd 330b 	strd	r3, r3, [sp, #44]	; 0x2c
  htim3.Init.Prescaler = 9;
 8002a78:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a7a:	6083      	str	r3, [r0, #8]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a7c:	9302      	str	r3, [sp, #8]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a7e:	9300      	str	r3, [sp, #0]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002a80:	9306      	str	r3, [sp, #24]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002a82:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a84:	6183      	str	r3, [r0, #24]
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002a86:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a88:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002a8a:	f003 fdcb 	bl	8006624 <HAL_TIM_Base_Init>
 8002a8e:	bb60      	cbnz	r0, 8002aea <MX_TIM3_Init+0x96>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a90:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a94:	4820      	ldr	r0, [pc, #128]	; (8002b18 <MX_TIM3_Init+0xc4>)
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a96:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002a98:	a902      	add	r1, sp, #8
 8002a9a:	f004 f8cd 	bl	8006c38 <HAL_TIM_ConfigClockSource>
 8002a9e:	2800      	cmp	r0, #0
 8002aa0:	d136      	bne.n	8002b10 <MX_TIM3_Init+0xbc>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002aa2:	481d      	ldr	r0, [pc, #116]	; (8002b18 <MX_TIM3_Init+0xc4>)
 8002aa4:	f003 fef2 	bl	800688c <HAL_TIM_PWM_Init>
 8002aa8:	bb78      	cbnz	r0, 8002b0a <MX_TIM3_Init+0xb6>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002aaa:	2200      	movs	r2, #0
 8002aac:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002aae:	481a      	ldr	r0, [pc, #104]	; (8002b18 <MX_TIM3_Init+0xc4>)
 8002ab0:	4669      	mov	r1, sp
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002ab2:	e9cd 2300 	strd	r2, r3, [sp]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ab6:	f004 fd55 	bl	8007564 <HAL_TIMEx_MasterConfigSynchronization>
 8002aba:	bb18      	cbnz	r0, 8002b04 <MX_TIM3_Init+0xb0>
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002abc:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002abe:	2460      	movs	r4, #96	; 0x60
 8002ac0:	2500      	movs	r5, #0
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ac2:	4815      	ldr	r0, [pc, #84]	; (8002b18 <MX_TIM3_Init+0xc4>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ac4:	9208      	str	r2, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ac6:	a906      	add	r1, sp, #24
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002ac8:	e9cd 4506 	strd	r4, r5, [sp, #24]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002acc:	920a      	str	r2, [sp, #40]	; 0x28
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ace:	f004 fbeb 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 8002ad2:	b9a0      	cbnz	r0, 8002afe <MX_TIM3_Init+0xaa>
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002ad4:	4810      	ldr	r0, [pc, #64]	; (8002b18 <MX_TIM3_Init+0xc4>)
 8002ad6:	a906      	add	r1, sp, #24
 8002ad8:	2204      	movs	r2, #4
 8002ada:	f004 fbe5 	bl	80072a8 <HAL_TIM_PWM_ConfigChannel>
 8002ade:	b938      	cbnz	r0, 8002af0 <MX_TIM3_Init+0x9c>
  HAL_TIM_MspPostInit(&htim3);
 8002ae0:	480d      	ldr	r0, [pc, #52]	; (8002b18 <MX_TIM3_Init+0xc4>)
 8002ae2:	f7ff fec3 	bl	800286c <HAL_TIM_MspPostInit>
}
 8002ae6:	b00f      	add	sp, #60	; 0x3c
 8002ae8:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8002aea:	f7ff fc75 	bl	80023d8 <Error_Handler>
 8002aee:	e7cf      	b.n	8002a90 <MX_TIM3_Init+0x3c>
    Error_Handler();
 8002af0:	f7ff fc72 	bl	80023d8 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8002af4:	4808      	ldr	r0, [pc, #32]	; (8002b18 <MX_TIM3_Init+0xc4>)
 8002af6:	f7ff feb9 	bl	800286c <HAL_TIM_MspPostInit>
}
 8002afa:	b00f      	add	sp, #60	; 0x3c
 8002afc:	bd30      	pop	{r4, r5, pc}
    Error_Handler();
 8002afe:	f7ff fc6b 	bl	80023d8 <Error_Handler>
 8002b02:	e7e7      	b.n	8002ad4 <MX_TIM3_Init+0x80>
    Error_Handler();
 8002b04:	f7ff fc68 	bl	80023d8 <Error_Handler>
 8002b08:	e7d8      	b.n	8002abc <MX_TIM3_Init+0x68>
    Error_Handler();
 8002b0a:	f7ff fc65 	bl	80023d8 <Error_Handler>
 8002b0e:	e7cc      	b.n	8002aaa <MX_TIM3_Init+0x56>
    Error_Handler();
 8002b10:	f7ff fc62 	bl	80023d8 <Error_Handler>
 8002b14:	e7c5      	b.n	8002aa2 <MX_TIM3_Init+0x4e>
 8002b16:	bf00      	nop
 8002b18:	20009bb4 	.word	0x20009bb4
 8002b1c:	40000400 	.word	0x40000400

08002b20 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   sp, =_estack    		 /* set stack pointer */
 8002b20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b58 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002b24:	480d      	ldr	r0, [pc, #52]	; (8002b5c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002b26:	490e      	ldr	r1, [pc, #56]	; (8002b60 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002b28:	4a0e      	ldr	r2, [pc, #56]	; (8002b64 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002b2a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b2c:	e002      	b.n	8002b34 <LoopCopyDataInit>

08002b2e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b2e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b30:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b32:	3304      	adds	r3, #4

08002b34 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b34:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b36:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b38:	d3f9      	bcc.n	8002b2e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b3a:	4a0b      	ldr	r2, [pc, #44]	; (8002b68 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b3c:	4c0b      	ldr	r4, [pc, #44]	; (8002b6c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b3e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b40:	e001      	b.n	8002b46 <LoopFillZerobss>

08002b42 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b42:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b44:	3204      	adds	r2, #4

08002b46 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b46:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b48:	d3fb      	bcc.n	8002b42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002b4a:	f7ff fe21 	bl	8002790 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b4e:	f008 f967 	bl	800ae20 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b52:	f7ff fc11 	bl	8002378 <main>
  bx  lr    
 8002b56:	4770      	bx	lr
   ldr   sp, =_estack    		 /* set stack pointer */
 8002b58:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b5c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b60:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8002b64:	0800c6d0 	.word	0x0800c6d0
  ldr r2, =_sbss
 8002b68:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8002b6c:	20009d10 	.word	0x20009d10

08002b70 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b70:	e7fe      	b.n	8002b70 <ADC_IRQHandler>
	...

08002b74 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b74:	b508      	push	{r3, lr}
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b76:	4b0b      	ldr	r3, [pc, #44]	; (8002ba4 <HAL_Init+0x30>)
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b7e:	601a      	str	r2, [r3, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b80:	681a      	ldr	r2, [r3, #0]
 8002b82:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002b86:	601a      	str	r2, [r3, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002b8e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b90:	2003      	movs	r0, #3
 8002b92:	f000 fa73 	bl	800307c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b96:	2000      	movs	r0, #0
 8002b98:	f7ff fc4a 	bl	8002430 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b9c:	f7ff fc28 	bl	80023f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	bd08      	pop	{r3, pc}
 8002ba4:	40023c00 	.word	0x40023c00

08002ba8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8002ba8:	4a03      	ldr	r2, [pc, #12]	; (8002bb8 <HAL_IncTick+0x10>)
 8002baa:	4b04      	ldr	r3, [pc, #16]	; (8002bbc <HAL_IncTick+0x14>)
 8002bac:	6811      	ldr	r1, [r2, #0]
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	440b      	add	r3, r1
 8002bb2:	6013      	str	r3, [r2, #0]
}
 8002bb4:	4770      	bx	lr
 8002bb6:	bf00      	nop
 8002bb8:	20009c8c 	.word	0x20009c8c
 8002bbc:	20000034 	.word	0x20000034

08002bc0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002bc0:	4b01      	ldr	r3, [pc, #4]	; (8002bc8 <HAL_GetTick+0x8>)
 8002bc2:	6818      	ldr	r0, [r3, #0]
}
 8002bc4:	4770      	bx	lr
 8002bc6:	bf00      	nop
 8002bc8:	20009c8c 	.word	0x20009c8c

08002bcc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002bcc:	b538      	push	{r3, r4, r5, lr}
 8002bce:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002bd0:	f7ff fff6 	bl	8002bc0 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002bd4:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8002bd6:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8002bd8:	d002      	beq.n	8002be0 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bda:	4b04      	ldr	r3, [pc, #16]	; (8002bec <HAL_Delay+0x20>)
 8002bdc:	781b      	ldrb	r3, [r3, #0]
 8002bde:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002be0:	f7ff ffee 	bl	8002bc0 <HAL_GetTick>
 8002be4:	1b43      	subs	r3, r0, r5
 8002be6:	42a3      	cmp	r3, r4
 8002be8:	d3fa      	bcc.n	8002be0 <HAL_Delay+0x14>
  {
  }
}
 8002bea:	bd38      	pop	{r3, r4, r5, pc}
 8002bec:	20000034 	.word	0x20000034

08002bf0 <HAL_ADC_Init>:
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002bf0:	2800      	cmp	r0, #0
 8002bf2:	f000 8140 	beq.w	8002e76 <HAL_ADC_Init+0x286>
{
 8002bf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  {
    return HAL_ERROR;
  }
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
 8002bf8:	6802      	ldr	r2, [r0, #0]
 8002bfa:	4ba7      	ldr	r3, [pc, #668]	; (8002e98 <HAL_ADC_Init+0x2a8>)
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	4604      	mov	r4, r0
 8002c00:	d004      	beq.n	8002c0c <HAL_ADC_Init+0x1c>
 8002c02:	48a6      	ldr	r0, [pc, #664]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002c04:	f240 1143 	movw	r1, #323	; 0x143
 8002c08:	f7ff fbe8 	bl	80023dc <assert_failed>
  assert_param(IS_ADC_CLOCKPRESCALER(hadc->Init.ClockPrescaler));
 8002c0c:	6863      	ldr	r3, [r4, #4]
 8002c0e:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8002c12:	d004      	beq.n	8002c1e <HAL_ADC_Init+0x2e>
 8002c14:	48a1      	ldr	r0, [pc, #644]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002c16:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8002c1a:	f7ff fbdf 	bl	80023dc <assert_failed>
  assert_param(IS_ADC_RESOLUTION(hadc->Init.Resolution));
 8002c1e:	68a3      	ldr	r3, [r4, #8]
 8002c20:	f033 7340 	bics.w	r3, r3, #50331648	; 0x3000000
 8002c24:	d004      	beq.n	8002c30 <HAL_ADC_Init+0x40>
 8002c26:	489d      	ldr	r0, [pc, #628]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002c28:	f240 1145 	movw	r1, #325	; 0x145
 8002c2c:	f7ff fbd6 	bl	80023dc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8002c30:	6923      	ldr	r3, [r4, #16]
 8002c32:	2b01      	cmp	r3, #1
 8002c34:	d879      	bhi.n	8002d2a <HAL_ADC_Init+0x13a>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002c36:	7e23      	ldrb	r3, [r4, #24]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d86a      	bhi.n	8002d12 <HAL_ADC_Init+0x122>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8002c3c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002c3e:	f033 7240 	bics.w	r2, r3, #50331648	; 0x3000000
 8002c42:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8002c46:	d014      	beq.n	8002c72 <HAL_ADC_Init+0x82>
 8002c48:	f1b2 6f80 	cmp.w	r2, #67108864	; 0x4000000
 8002c4c:	d011      	beq.n	8002c72 <HAL_ADC_Init+0x82>
 8002c4e:	f1b2 6f00 	cmp.w	r2, #134217728	; 0x8000000
 8002c52:	d00e      	beq.n	8002c72 <HAL_ADC_Init+0x82>
 8002c54:	f1b1 6f40 	cmp.w	r1, #201326592	; 0xc000000
 8002c58:	d00b      	beq.n	8002c72 <HAL_ADC_Init+0x82>
 8002c5a:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8002c5e:	d008      	beq.n	8002c72 <HAL_ADC_Init+0x82>
 8002c60:	f103 4371 	add.w	r3, r3, #4043309056	; 0xf1000000
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d904      	bls.n	8002c72 <HAL_ADC_Init+0x82>
 8002c68:	488c      	ldr	r0, [pc, #560]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002c6a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8002c6e:	f7ff fbb5 	bl	80023dc <assert_failed>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002c72:	68e3      	ldr	r3, [r4, #12]
 8002c74:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8002c78:	d122      	bne.n	8002cc0 <HAL_ADC_Init+0xd0>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8002c7a:	69e3      	ldr	r3, [r4, #28]
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	2b0f      	cmp	r3, #15
 8002c80:	d827      	bhi.n	8002cd2 <HAL_ADC_Init+0xe2>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8002c82:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8002c86:	2b01      	cmp	r3, #1
 8002c88:	d82c      	bhi.n	8002ce4 <HAL_ADC_Init+0xf4>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8002c8a:	6963      	ldr	r3, [r4, #20]
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d831      	bhi.n	8002cf4 <HAL_ADC_Init+0x104>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002c90:	f894 3020 	ldrb.w	r3, [r4, #32]
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d836      	bhi.n	8002d06 <HAL_ADC_Init+0x116>
  
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002c98:	4b81      	ldr	r3, [pc, #516]	; (8002ea0 <HAL_ADC_Init+0x2b0>)
 8002c9a:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	d004      	beq.n	8002caa <HAL_ADC_Init+0xba>
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8002ca0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002ca2:	f033 5340 	bics.w	r3, r3, #805306368	; 0x30000000
 8002ca6:	f040 80d7 	bne.w	8002e58 <HAL_ADC_Init+0x268>
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002caa:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8002cac:	2d00      	cmp	r5, #0
 8002cae:	d045      	beq.n	8002d3c <HAL_ADC_Init+0x14c>
    hadc->Lock = HAL_UNLOCKED;
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002cb0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002cb2:	06db      	lsls	r3, r3, #27
 8002cb4:	d54b      	bpl.n	8002d4e <HAL_ADC_Init+0x15e>
  {
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002cb6:	2300      	movs	r3, #0
 8002cb8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    tmp_hal_status = HAL_ERROR;
 8002cbc:	2001      	movs	r0, #1

  /* Return function status */
  return tmp_hal_status;
}
 8002cbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
 8002cc0:	4876      	ldr	r0, [pc, #472]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002cc2:	f240 1149 	movw	r1, #329	; 0x149
 8002cc6:	f7ff fb89 	bl	80023dc <assert_failed>
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
 8002cca:	69e3      	ldr	r3, [r4, #28]
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	2b0f      	cmp	r3, #15
 8002cd0:	d9d7      	bls.n	8002c82 <HAL_ADC_Init+0x92>
 8002cd2:	4872      	ldr	r0, [pc, #456]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002cd4:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8002cd8:	f7ff fb80 	bl	80023dc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
 8002cdc:	f894 3030 	ldrb.w	r3, [r4, #48]	; 0x30
 8002ce0:	2b01      	cmp	r3, #1
 8002ce2:	d9d2      	bls.n	8002c8a <HAL_ADC_Init+0x9a>
 8002ce4:	486d      	ldr	r0, [pc, #436]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002ce6:	f240 114b 	movw	r1, #331	; 0x14b
 8002cea:	f7ff fb77 	bl	80023dc <assert_failed>
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));
 8002cee:	6963      	ldr	r3, [r4, #20]
 8002cf0:	2b02      	cmp	r3, #2
 8002cf2:	d9cd      	bls.n	8002c90 <HAL_ADC_Init+0xa0>
 8002cf4:	4869      	ldr	r0, [pc, #420]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002cf6:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8002cfa:	f7ff fb6f 	bl	80023dc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DiscontinuousConvMode));
 8002cfe:	f894 3020 	ldrb.w	r3, [r4, #32]
 8002d02:	2b01      	cmp	r3, #1
 8002d04:	d9c8      	bls.n	8002c98 <HAL_ADC_Init+0xa8>
 8002d06:	4865      	ldr	r0, [pc, #404]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002d08:	f240 114d 	movw	r1, #333	; 0x14d
 8002d0c:	f7ff fb66 	bl	80023dc <assert_failed>
 8002d10:	e7c2      	b.n	8002c98 <HAL_ADC_Init+0xa8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002d12:	f240 1147 	movw	r1, #327	; 0x147
 8002d16:	4861      	ldr	r0, [pc, #388]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002d18:	f7ff fb60 	bl	80023dc <assert_failed>
  assert_param(IS_ADC_EXT_TRIG(hadc->Init.ExternalTrigConv));
 8002d1c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002d1e:	f033 7240 	bics.w	r2, r3, #50331648	; 0x3000000
 8002d22:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8002d26:	d0a4      	beq.n	8002c72 <HAL_ADC_Init+0x82>
 8002d28:	e78e      	b.n	8002c48 <HAL_ADC_Init+0x58>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ScanConvMode));
 8002d2a:	485c      	ldr	r0, [pc, #368]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002d2c:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8002d30:	f7ff fb54 	bl	80023dc <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
 8002d34:	7e23      	ldrb	r3, [r4, #24]
 8002d36:	2b01      	cmp	r3, #1
 8002d38:	d980      	bls.n	8002c3c <HAL_ADC_Init+0x4c>
 8002d3a:	e7ea      	b.n	8002d12 <HAL_ADC_Init+0x122>
    HAL_ADC_MspInit(hadc);
 8002d3c:	4620      	mov	r0, r4
 8002d3e:	f7fe f9f3 	bl	8001128 <HAL_ADC_MspInit>
    ADC_CLEAR_ERRORCODE(hadc);
 8002d42:	6465      	str	r5, [r4, #68]	; 0x44
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d44:	6c23      	ldr	r3, [r4, #64]	; 0x40
    hadc->Lock = HAL_UNLOCKED;
 8002d46:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002d4a:	06db      	lsls	r3, r3, #27
 8002d4c:	d4b3      	bmi.n	8002cb6 <HAL_ADC_Init+0xc6>
    ADC_STATE_CLR_SET(hadc->State,
 8002d4e:	6c22      	ldr	r2, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d50:	4954      	ldr	r1, [pc, #336]	; (8002ea4 <HAL_ADC_Init+0x2b4>)
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d52:	6823      	ldr	r3, [r4, #0]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d54:	4d52      	ldr	r5, [pc, #328]	; (8002ea0 <HAL_ADC_Init+0x2b0>)
    ADC_STATE_CLR_SET(hadc->State,
 8002d56:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8002d5a:	f022 0202 	bic.w	r2, r2, #2
 8002d5e:	f042 0202 	orr.w	r2, r2, #2
 8002d62:	6422      	str	r2, [r4, #64]	; 0x40
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002d64:	684a      	ldr	r2, [r1, #4]
 8002d66:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002d6a:	604a      	str	r2, [r1, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002d6c:	684a      	ldr	r2, [r1, #4]
 8002d6e:	6860      	ldr	r0, [r4, #4]
 8002d70:	4302      	orrs	r2, r0
 8002d72:	604a      	str	r2, [r1, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d74:	6858      	ldr	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d76:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d78:	68a7      	ldr	r7, [r4, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002d7a:	68e6      	ldr	r6, [r4, #12]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002d7c:	f420 7080 	bic.w	r0, r0, #256	; 0x100
 8002d80:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002d82:	685a      	ldr	r2, [r3, #4]
 8002d84:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002d88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002d8a:	6858      	ldr	r0, [r3, #4]
 8002d8c:	f020 7040 	bic.w	r0, r0, #50331648	; 0x3000000
 8002d90:	6058      	str	r0, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d92:	6859      	ldr	r1, [r3, #4]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002d94:	6aa0      	ldr	r0, [r4, #40]	; 0x28
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002d96:	4339      	orrs	r1, r7
 8002d98:	6059      	str	r1, [r3, #4]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002d9a:	6899      	ldr	r1, [r3, #8]
 8002d9c:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
 8002da0:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002da2:	689a      	ldr	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002da4:	42a8      	cmp	r0, r5
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002da6:	ea42 0206 	orr.w	r2, r2, r6
 8002daa:	609a      	str	r2, [r3, #8]
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002dac:	d05a      	beq.n	8002e64 <HAL_ADC_Init+0x274>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002dae:	6899      	ldr	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002db0:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002db2:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 8002db6:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002db8:	689a      	ldr	r2, [r3, #8]
 8002dba:	4310      	orrs	r0, r2
 8002dbc:	6098      	str	r0, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002dbe:	6899      	ldr	r1, [r3, #8]
 8002dc0:	f021 5140 	bic.w	r1, r1, #805306368	; 0x30000000
 8002dc4:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002dc6:	689a      	ldr	r2, [r3, #8]
 8002dc8:	432a      	orrs	r2, r5
 8002dca:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002dcc:	689a      	ldr	r2, [r3, #8]
 8002dce:	f022 0202 	bic.w	r2, r2, #2
 8002dd2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002dd4:	689a      	ldr	r2, [r3, #8]
 8002dd6:	7e21      	ldrb	r1, [r4, #24]
 8002dd8:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 8002ddc:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002dde:	f894 2020 	ldrb.w	r2, [r4, #32]
 8002de2:	2a00      	cmp	r2, #0
 8002de4:	d049      	beq.n	8002e7a <HAL_ADC_Init+0x28a>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002de6:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002de8:	3a01      	subs	r2, #1
 8002dea:	2a07      	cmp	r2, #7
 8002dec:	d84a      	bhi.n	8002e84 <HAL_ADC_Init+0x294>
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002dee:	6859      	ldr	r1, [r3, #4]
 8002df0:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8002df4:	6059      	str	r1, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002df6:	6859      	ldr	r1, [r3, #4]
 8002df8:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 8002dfc:	6059      	str	r1, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002dfe:	6859      	ldr	r1, [r3, #4]
 8002e00:	ea41 3242 	orr.w	r2, r1, r2, lsl #13
 8002e04:	605a      	str	r2, [r3, #4]
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e08:	69e0      	ldr	r0, [r4, #28]
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e0a:	6965      	ldr	r5, [r4, #20]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002e0c:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8002e10:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002e12:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002e14:	3801      	subs	r0, #1
 8002e16:	ea41 5100 	orr.w	r1, r1, r0, lsl #20
 8002e1a:	62d9      	str	r1, [r3, #44]	; 0x2c
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002e1c:	6899      	ldr	r1, [r3, #8]
 8002e1e:	f421 7100 	bic.w	r1, r1, #512	; 0x200
 8002e22:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002e24:	6899      	ldr	r1, [r3, #8]
 8002e26:	f894 2030 	ldrb.w	r2, [r4, #48]	; 0x30
 8002e2a:	ea41 2142 	orr.w	r1, r1, r2, lsl #9
 8002e2e:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002e30:	6899      	ldr	r1, [r3, #8]
 8002e32:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8002e36:	6099      	str	r1, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e38:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8002e3a:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002e3c:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 8002e40:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8002e42:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8002e44:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002e46:	f023 0303 	bic.w	r3, r3, #3
 8002e4a:	f043 0301 	orr.w	r3, r3, #1
 8002e4e:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8002e50:	2300      	movs	r3, #0
 8002e52:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8002e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
 8002e58:	4810      	ldr	r0, [pc, #64]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002e5a:	f240 1151 	movw	r1, #337	; 0x151
 8002e5e:	f7ff fabd 	bl	80023dc <assert_failed>
 8002e62:	e722      	b.n	8002caa <HAL_ADC_Init+0xba>
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002e64:	689a      	ldr	r2, [r3, #8]
 8002e66:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002e6a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002e6c:	689a      	ldr	r2, [r3, #8]
 8002e6e:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002e72:	609a      	str	r2, [r3, #8]
 8002e74:	e7aa      	b.n	8002dcc <HAL_ADC_Init+0x1dc>
    return HAL_ERROR;
 8002e76:	2001      	movs	r0, #1
}
 8002e78:	4770      	bx	lr
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002e7a:	685a      	ldr	r2, [r3, #4]
 8002e7c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002e80:	605a      	str	r2, [r3, #4]
 8002e82:	e7c0      	b.n	8002e06 <HAL_ADC_Init+0x216>
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
 8002e84:	4805      	ldr	r0, [pc, #20]	; (8002e9c <HAL_ADC_Init+0x2ac>)
 8002e86:	f240 71a6 	movw	r1, #1958	; 0x7a6
 8002e8a:	f7ff faa7 	bl	80023dc <assert_failed>
 8002e8e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002e90:	6823      	ldr	r3, [r4, #0]
 8002e92:	3a01      	subs	r2, #1
 8002e94:	e7ab      	b.n	8002dee <HAL_ADC_Init+0x1fe>
 8002e96:	bf00      	nop
 8002e98:	40012000 	.word	0x40012000
 8002e9c:	0800c1e8 	.word	0x0800c1e8
 8002ea0:	0f000001 	.word	0x0f000001
 8002ea4:	40012300 	.word	0x40012300

08002ea8 <HAL_ADC_ConfigChannel>:
{
 8002ea8:	b5f0      	push	{r4, r5, r6, r7, lr}
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002eaa:	680b      	ldr	r3, [r1, #0]
{
 8002eac:	b083      	sub	sp, #12
  __IO uint32_t counter = 0U;
 8002eae:	2200      	movs	r2, #0
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002eb0:	2b12      	cmp	r3, #18
{
 8002eb2:	460e      	mov	r6, r1
 8002eb4:	4604      	mov	r4, r0
  __IO uint32_t counter = 0U;
 8002eb6:	9201      	str	r2, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002eb8:	d903      	bls.n	8002ec2 <HAL_ADC_ConfigChannel+0x1a>
 8002eba:	4a6a      	ldr	r2, [pc, #424]	; (8003064 <HAL_ADC_ConfigChannel+0x1bc>)
 8002ebc:	4293      	cmp	r3, r2
 8002ebe:	f040 8087 	bne.w	8002fd0 <HAL_ADC_ConfigChannel+0x128>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002ec2:	6873      	ldr	r3, [r6, #4]
 8002ec4:	3b01      	subs	r3, #1
 8002ec6:	2b0f      	cmp	r3, #15
 8002ec8:	f200 808c 	bhi.w	8002fe4 <HAL_ADC_ConfigChannel+0x13c>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002ecc:	68b3      	ldr	r3, [r6, #8]
 8002ece:	2b07      	cmp	r3, #7
 8002ed0:	f200 8091 	bhi.w	8002ff6 <HAL_ADC_ConfigChannel+0x14e>
  __HAL_LOCK(hadc);
 8002ed4:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8002ed8:	2b01      	cmp	r3, #1
 8002eda:	f000 8096 	beq.w	800300a <HAL_ADC_ConfigChannel+0x162>
 8002ede:	2301      	movs	r3, #1
 8002ee0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ee4:	6835      	ldr	r5, [r6, #0]
 8002ee6:	2d09      	cmp	r5, #9
 8002ee8:	d827      	bhi.n	8002f3a <HAL_ADC_ConfigChannel+0x92>
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002eea:	6820      	ldr	r0, [r4, #0]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002eec:	68b3      	ldr	r3, [r6, #8]
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002eee:	6902      	ldr	r2, [r0, #16]
 8002ef0:	eb05 0745 	add.w	r7, r5, r5, lsl #1
 8002ef4:	2107      	movs	r1, #7
 8002ef6:	40b9      	lsls	r1, r7
 8002ef8:	ea22 0201 	bic.w	r2, r2, r1
 8002efc:	6102      	str	r2, [r0, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002efe:	6902      	ldr	r2, [r0, #16]
 8002f00:	40bb      	lsls	r3, r7
 8002f02:	4313      	orrs	r3, r2
 8002f04:	6103      	str	r3, [r0, #16]
  if (sConfig->Rank < 7U)
 8002f06:	6873      	ldr	r3, [r6, #4]
 8002f08:	2b06      	cmp	r3, #6
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f0a:	462f      	mov	r7, r5
  if (sConfig->Rank < 7U)
 8002f0c:	d82a      	bhi.n	8002f64 <HAL_ADC_ConfigChannel+0xbc>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f0e:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002f12:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002f14:	3b05      	subs	r3, #5
 8002f16:	211f      	movs	r1, #31
 8002f18:	4099      	lsls	r1, r3
 8002f1a:	ea22 0201 	bic.w	r2, r2, r1
 8002f1e:	6342      	str	r2, [r0, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002f20:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8002f22:	fa07 f303 	lsl.w	r3, r7, r3
 8002f26:	4313      	orrs	r3, r2
 8002f28:	6343      	str	r3, [r0, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f2a:	4b4f      	ldr	r3, [pc, #316]	; (8003068 <HAL_ADC_ConfigChannel+0x1c0>)
 8002f2c:	4298      	cmp	r0, r3
 8002f2e:	d02d      	beq.n	8002f8c <HAL_ADC_ConfigChannel+0xe4>
  __HAL_UNLOCK(hadc);
 8002f30:	2000      	movs	r0, #0
 8002f32:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8002f36:	b003      	add	sp, #12
 8002f38:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f3a:	6820      	ldr	r0, [r4, #0]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f3c:	68b3      	ldr	r3, [r6, #8]
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f3e:	68c1      	ldr	r1, [r0, #12]
 8002f40:	b2af      	uxth	r7, r5
 8002f42:	eb07 0247 	add.w	r2, r7, r7, lsl #1
 8002f46:	3a1e      	subs	r2, #30
 8002f48:	f04f 0c07 	mov.w	ip, #7
 8002f4c:	fa0c fc02 	lsl.w	ip, ip, r2
 8002f50:	ea21 010c 	bic.w	r1, r1, ip
 8002f54:	60c1      	str	r1, [r0, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f56:	68c1      	ldr	r1, [r0, #12]
 8002f58:	4093      	lsls	r3, r2
 8002f5a:	430b      	orrs	r3, r1
 8002f5c:	60c3      	str	r3, [r0, #12]
  if (sConfig->Rank < 7U)
 8002f5e:	6873      	ldr	r3, [r6, #4]
 8002f60:	2b06      	cmp	r3, #6
 8002f62:	d9d4      	bls.n	8002f0e <HAL_ADC_ConfigChannel+0x66>
  else if (sConfig->Rank < 13U)
 8002f64:	2b0c      	cmp	r3, #12
 8002f66:	d853      	bhi.n	8003010 <HAL_ADC_ConfigChannel+0x168>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002f68:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002f6c:	f1a3 0123 	sub.w	r1, r3, #35	; 0x23
 8002f70:	221f      	movs	r2, #31
 8002f72:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002f74:	408a      	lsls	r2, r1
 8002f76:	ea23 0302 	bic.w	r3, r3, r2
 8002f7a:	6303      	str	r3, [r0, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f7c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002f7e:	fa07 f101 	lsl.w	r1, r7, r1
 8002f82:	4319      	orrs	r1, r3
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f84:	4b38      	ldr	r3, [pc, #224]	; (8003068 <HAL_ADC_ConfigChannel+0x1c0>)
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002f86:	6301      	str	r1, [r0, #48]	; 0x30
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f88:	4298      	cmp	r0, r3
 8002f8a:	d1d1      	bne.n	8002f30 <HAL_ADC_ConfigChannel+0x88>
 8002f8c:	2d12      	cmp	r5, #18
 8002f8e:	d04e      	beq.n	800302e <HAL_ADC_ConfigChannel+0x186>
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f90:	4b34      	ldr	r3, [pc, #208]	; (8003064 <HAL_ADC_ConfigChannel+0x1bc>)
 8002f92:	429d      	cmp	r5, r3
 8002f94:	d158      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x1a0>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f96:	4a35      	ldr	r2, [pc, #212]	; (800306c <HAL_ADC_ConfigChannel+0x1c4>)
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f98:	4b35      	ldr	r3, [pc, #212]	; (8003070 <HAL_ADC_ConfigChannel+0x1c8>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f9a:	6851      	ldr	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f9c:	4835      	ldr	r0, [pc, #212]	; (8003074 <HAL_ADC_ConfigChannel+0x1cc>)
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8002f9e:	f421 0180 	bic.w	r1, r1, #4194304	; 0x400000
 8002fa2:	6051      	str	r1, [r2, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002fa4:	6851      	ldr	r1, [r2, #4]
 8002fa6:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8002faa:	6051      	str	r1, [r2, #4]
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	fba0 2303 	umull	r2, r3, r0, r3
 8002fb2:	0c9b      	lsrs	r3, r3, #18
 8002fb4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8002fb8:	005b      	lsls	r3, r3, #1
 8002fba:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002fbc:	9b01      	ldr	r3, [sp, #4]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0b6      	beq.n	8002f30 <HAL_ADC_ConfigChannel+0x88>
        counter--;
 8002fc2:	9b01      	ldr	r3, [sp, #4]
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 8002fc8:	9b01      	ldr	r3, [sp, #4]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1f9      	bne.n	8002fc2 <HAL_ADC_ConfigChannel+0x11a>
 8002fce:	e7af      	b.n	8002f30 <HAL_ADC_ConfigChannel+0x88>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
 8002fd0:	4829      	ldr	r0, [pc, #164]	; (8003078 <HAL_ADC_ConfigChannel+0x1d0>)
 8002fd2:	f240 6189 	movw	r1, #1673	; 0x689
 8002fd6:	f7ff fa01 	bl	80023dc <assert_failed>
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
 8002fda:	6873      	ldr	r3, [r6, #4]
 8002fdc:	3b01      	subs	r3, #1
 8002fde:	2b0f      	cmp	r3, #15
 8002fe0:	f67f af74 	bls.w	8002ecc <HAL_ADC_ConfigChannel+0x24>
 8002fe4:	4824      	ldr	r0, [pc, #144]	; (8003078 <HAL_ADC_ConfigChannel+0x1d0>)
 8002fe6:	f240 618a 	movw	r1, #1674	; 0x68a
 8002fea:	f7ff f9f7 	bl	80023dc <assert_failed>
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
 8002fee:	68b3      	ldr	r3, [r6, #8]
 8002ff0:	2b07      	cmp	r3, #7
 8002ff2:	f67f af6f 	bls.w	8002ed4 <HAL_ADC_ConfigChannel+0x2c>
 8002ff6:	4820      	ldr	r0, [pc, #128]	; (8003078 <HAL_ADC_ConfigChannel+0x1d0>)
 8002ff8:	f240 618b 	movw	r1, #1675	; 0x68b
 8002ffc:	f7ff f9ee 	bl	80023dc <assert_failed>
  __HAL_LOCK(hadc);
 8003000:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8003004:	2b01      	cmp	r3, #1
 8003006:	f47f af6a 	bne.w	8002ede <HAL_ADC_ConfigChannel+0x36>
 800300a:	2002      	movs	r0, #2
}
 800300c:	b003      	add	sp, #12
 800300e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003010:	eb03 0283 	add.w	r2, r3, r3, lsl #2
 8003014:	3a41      	subs	r2, #65	; 0x41
 8003016:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003018:	211f      	movs	r1, #31
 800301a:	4091      	lsls	r1, r2
 800301c:	ea23 0301 	bic.w	r3, r3, r1
 8003020:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003022:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8003024:	fa07 f102 	lsl.w	r1, r7, r2
 8003028:	4319      	orrs	r1, r3
 800302a:	62c1      	str	r1, [r0, #44]	; 0x2c
 800302c:	e77d      	b.n	8002f2a <HAL_ADC_ConfigChannel+0x82>
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800302e:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 8003032:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 8003036:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800303a:	f8d3 2304 	ldr.w	r2, [r3, #772]	; 0x304
 800303e:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003042:	f8c3 2304 	str.w	r2, [r3, #772]	; 0x304
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003046:	e773      	b.n	8002f30 <HAL_ADC_ConfigChannel+0x88>
 8003048:	2d11      	cmp	r5, #17
 800304a:	f47f af71 	bne.w	8002f30 <HAL_ADC_ConfigChannel+0x88>
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 800304e:	4b07      	ldr	r3, [pc, #28]	; (800306c <HAL_ADC_ConfigChannel+0x1c4>)
 8003050:	685a      	ldr	r2, [r3, #4]
 8003052:	f422 0280 	bic.w	r2, r2, #4194304	; 0x400000
 8003056:	605a      	str	r2, [r3, #4]
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8003058:	685a      	ldr	r2, [r3, #4]
 800305a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800305e:	605a      	str	r2, [r3, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003060:	e766      	b.n	8002f30 <HAL_ADC_ConfigChannel+0x88>
 8003062:	bf00      	nop
 8003064:	10000012 	.word	0x10000012
 8003068:	40012000 	.word	0x40012000
 800306c:	40012300 	.word	0x40012300
 8003070:	20000030 	.word	0x20000030
 8003074:	431bde83 	.word	0x431bde83
 8003078:	0800c1e8 	.word	0x0800c1e8

0800307c <HAL_NVIC_SetPriorityGrouping>:
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 800307c:	1ec3      	subs	r3, r0, #3
 800307e:	2b04      	cmp	r3, #4
{
 8003080:	b510      	push	{r4, lr}
 8003082:	4604      	mov	r4, r0
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8003084:	d80e      	bhi.n	80030a4 <HAL_NVIC_SetPriorityGrouping+0x28>
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003086:	490a      	ldr	r1, [pc, #40]	; (80030b0 <HAL_NVIC_SetPriorityGrouping+0x34>)
 8003088:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800308a:	0223      	lsls	r3, r4, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800308c:	f64f 04ff 	movw	r4, #63743	; 0xf8ff
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003090:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003094:	4014      	ands	r4, r2
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003096:	4323      	orrs	r3, r4
  reg_value  =  (reg_value                                   |
 8003098:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800309c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80030a0:	60cb      	str	r3, [r1, #12]
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80030a2:	bd10      	pop	{r4, pc}
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 80030a4:	4803      	ldr	r0, [pc, #12]	; (80030b4 <HAL_NVIC_SetPriorityGrouping+0x38>)
 80030a6:	2192      	movs	r1, #146	; 0x92
 80030a8:	f7ff f998 	bl	80023dc <assert_failed>
 80030ac:	e7eb      	b.n	8003086 <HAL_NVIC_SetPriorityGrouping+0xa>
 80030ae:	bf00      	nop
 80030b0:	e000ed00 	.word	0xe000ed00
 80030b4:	0800c220 	.word	0x0800c220

080030b8 <HAL_NVIC_SetPriority>:
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
  uint32_t prioritygroup = 0x00U;
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80030b8:	2a0f      	cmp	r2, #15
{ 
 80030ba:	b570      	push	{r4, r5, r6, lr}
 80030bc:	4616      	mov	r6, r2
 80030be:	4605      	mov	r5, r0
 80030c0:	460c      	mov	r4, r1
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 80030c2:	d837      	bhi.n	8003134 <HAL_NVIC_SetPriority+0x7c>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 80030c4:	2c0f      	cmp	r4, #15
 80030c6:	d830      	bhi.n	800312a <HAL_NVIC_SetPriority+0x72>
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80030c8:	4b1d      	ldr	r3, [pc, #116]	; (8003140 <HAL_NVIC_SetPriority+0x88>)
 80030ca:	68db      	ldr	r3, [r3, #12]
 80030cc:	f3c3 2302 	ubfx	r3, r3, #8, #3
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030d0:	f1c3 0007 	rsb	r0, r3, #7
 80030d4:	2804      	cmp	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030d6:	f103 0204 	add.w	r2, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80030da:	bf28      	it	cs
 80030dc:	2004      	movcs	r0, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80030de:	2a06      	cmp	r2, #6
 80030e0:	d918      	bls.n	8003114 <HAL_NVIC_SetPriority+0x5c>
 80030e2:	3b03      	subs	r3, #3
 80030e4:	f04f 32ff 	mov.w	r2, #4294967295
 80030e8:	409a      	lsls	r2, r3
 80030ea:	ea26 0602 	bic.w	r6, r6, r2
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030ee:	f04f 31ff 	mov.w	r1, #4294967295
 80030f2:	4081      	lsls	r1, r0
 80030f4:	ea24 0401 	bic.w	r4, r4, r1
 80030f8:	409c      	lsls	r4, r3
  if ((int32_t)(IRQn) >= 0)
 80030fa:	2d00      	cmp	r5, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80030fc:	ea44 0406 	orr.w	r4, r4, r6
  if ((int32_t)(IRQn) >= 0)
 8003100:	db0b      	blt.n	800311a <HAL_NVIC_SetPriority+0x62>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003102:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
 8003106:	f505 4561 	add.w	r5, r5, #57600	; 0xe100
 800310a:	0124      	lsls	r4, r4, #4
 800310c:	b2e4      	uxtb	r4, r4
 800310e:	f885 4300 	strb.w	r4, [r5, #768]	; 0x300
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8003112:	bd70      	pop	{r4, r5, r6, pc}
 8003114:	2600      	movs	r6, #0
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003116:	4633      	mov	r3, r6
 8003118:	e7e9      	b.n	80030ee <HAL_NVIC_SetPriority+0x36>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800311a:	4b0a      	ldr	r3, [pc, #40]	; (8003144 <HAL_NVIC_SetPriority+0x8c>)
 800311c:	f005 050f 	and.w	r5, r5, #15
 8003120:	0124      	lsls	r4, r4, #4
 8003122:	442b      	add	r3, r5
 8003124:	b2e4      	uxtb	r4, r4
 8003126:	761c      	strb	r4, [r3, #24]
 8003128:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 800312a:	4807      	ldr	r0, [pc, #28]	; (8003148 <HAL_NVIC_SetPriority+0x90>)
 800312c:	21ab      	movs	r1, #171	; 0xab
 800312e:	f7ff f955 	bl	80023dc <assert_failed>
 8003132:	e7c9      	b.n	80030c8 <HAL_NVIC_SetPriority+0x10>
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8003134:	4804      	ldr	r0, [pc, #16]	; (8003148 <HAL_NVIC_SetPriority+0x90>)
 8003136:	21aa      	movs	r1, #170	; 0xaa
 8003138:	f7ff f950 	bl	80023dc <assert_failed>
 800313c:	e7c2      	b.n	80030c4 <HAL_NVIC_SetPriority+0xc>
 800313e:	bf00      	nop
 8003140:	e000ed00 	.word	0xe000ed00
 8003144:	e000ecfc 	.word	0xe000ecfc
 8003148:	0800c220 	.word	0x0800c220

0800314c <HAL_NVIC_EnableIRQ>:
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 800314c:	2800      	cmp	r0, #0
 800314e:	db08      	blt.n	8003162 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003150:	f000 011f 	and.w	r1, r0, #31
 8003154:	4a05      	ldr	r2, [pc, #20]	; (800316c <HAL_NVIC_EnableIRQ+0x20>)
 8003156:	0940      	lsrs	r0, r0, #5
 8003158:	2301      	movs	r3, #1
 800315a:	408b      	lsls	r3, r1
 800315c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8003160:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003162:	4803      	ldr	r0, [pc, #12]	; (8003170 <HAL_NVIC_EnableIRQ+0x24>)
 8003164:	21be      	movs	r1, #190	; 0xbe
 8003166:	f7ff b939 	b.w	80023dc <assert_failed>
 800316a:	bf00      	nop
 800316c:	e000e100 	.word	0xe000e100
 8003170:	0800c220 	.word	0x0800c220

08003174 <HAL_NVIC_DisableIRQ>:
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003174:	2800      	cmp	r0, #0
 8003176:	db0e      	blt.n	8003196 <HAL_NVIC_DisableIRQ+0x22>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003178:	0943      	lsrs	r3, r0, #5
 800317a:	4909      	ldr	r1, [pc, #36]	; (80031a0 <HAL_NVIC_DisableIRQ+0x2c>)
 800317c:	3320      	adds	r3, #32
 800317e:	2201      	movs	r2, #1
 8003180:	f000 001f 	and.w	r0, r0, #31
 8003184:	fa02 f000 	lsl.w	r0, r2, r0
 8003188:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800318c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8003190:	f3bf 8f6f 	isb	sy
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
}
 8003194:	4770      	bx	lr
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8003196:	4803      	ldr	r0, [pc, #12]	; (80031a4 <HAL_NVIC_DisableIRQ+0x30>)
 8003198:	21ce      	movs	r1, #206	; 0xce
 800319a:	f7ff b91f 	b.w	80023dc <assert_failed>
 800319e:	bf00      	nop
 80031a0:	e000e100 	.word	0xe000e100
 80031a4:	0800c220 	.word	0x0800c220

080031a8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80031a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031aa:	4604      	mov	r4, r0
  uint32_t tmp = 0U;
  uint32_t tickstart = HAL_GetTick();
 80031ac:	f7ff fd08 	bl	8002bc0 <HAL_GetTick>
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80031b0:	2c00      	cmp	r4, #0
 80031b2:	f000 8114 	beq.w	80033de <HAL_DMA_Init+0x236>
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 80031b6:	6823      	ldr	r3, [r4, #0]
 80031b8:	4aa8      	ldr	r2, [pc, #672]	; (800345c <HAL_DMA_Init+0x2b4>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	4605      	mov	r5, r0
 80031be:	d031      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 80031c0:	3218      	adds	r2, #24
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d02e      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 80031c6:	3218      	adds	r2, #24
 80031c8:	4293      	cmp	r3, r2
 80031ca:	d02b      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 80031cc:	3218      	adds	r2, #24
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d028      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 80031d2:	3218      	adds	r2, #24
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d025      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 80031d8:	3218      	adds	r2, #24
 80031da:	4293      	cmp	r3, r2
 80031dc:	d022      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 80031de:	3218      	adds	r2, #24
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d01f      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 80031e4:	3218      	adds	r2, #24
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d01c      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 80031ea:	f502 7256 	add.w	r2, r2, #856	; 0x358
 80031ee:	4293      	cmp	r3, r2
 80031f0:	d018      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 80031f2:	3218      	adds	r2, #24
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d015      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 80031f8:	3218      	adds	r2, #24
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d012      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 80031fe:	3218      	adds	r2, #24
 8003200:	4293      	cmp	r3, r2
 8003202:	d00f      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 8003204:	3218      	adds	r2, #24
 8003206:	4293      	cmp	r3, r2
 8003208:	d00c      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 800320a:	3218      	adds	r2, #24
 800320c:	4293      	cmp	r3, r2
 800320e:	d009      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 8003210:	3218      	adds	r2, #24
 8003212:	4293      	cmp	r3, r2
 8003214:	d006      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 8003216:	3218      	adds	r2, #24
 8003218:	4293      	cmp	r3, r2
 800321a:	d003      	beq.n	8003224 <HAL_DMA_Init+0x7c>
 800321c:	4890      	ldr	r0, [pc, #576]	; (8003460 <HAL_DMA_Init+0x2b8>)
 800321e:	21b8      	movs	r1, #184	; 0xb8
 8003220:	f7ff f8dc 	bl	80023dc <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8003224:	6863      	ldr	r3, [r4, #4]
 8003226:	f033 63c0 	bics.w	r3, r3, #100663296	; 0x6000000
 800322a:	d006      	beq.n	800323a <HAL_DMA_Init+0x92>
 800322c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003230:	d003      	beq.n	800323a <HAL_DMA_Init+0x92>
 8003232:	488b      	ldr	r0, [pc, #556]	; (8003460 <HAL_DMA_Init+0x2b8>)
 8003234:	21b9      	movs	r1, #185	; 0xb9
 8003236:	f7ff f8d1 	bl	80023dc <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 800323a:	68a3      	ldr	r3, [r4, #8]
 800323c:	f033 0240 	bics.w	r2, r3, #64	; 0x40
 8003240:	f040 8098 	bne.w	8003374 <HAL_DMA_Init+0x1cc>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8003244:	68e3      	ldr	r3, [r4, #12]
 8003246:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 800324a:	f040 809f 	bne.w	800338c <HAL_DMA_Init+0x1e4>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 800324e:	6923      	ldr	r3, [r4, #16]
 8003250:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8003254:	f040 80a3 	bne.w	800339e <HAL_DMA_Init+0x1f6>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8003258:	6963      	ldr	r3, [r4, #20]
 800325a:	f433 6200 	bics.w	r2, r3, #2048	; 0x800
 800325e:	d003      	beq.n	8003268 <HAL_DMA_Init+0xc0>
 8003260:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003264:	f040 80a7 	bne.w	80033b6 <HAL_DMA_Init+0x20e>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8003268:	69a3      	ldr	r3, [r4, #24]
 800326a:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 800326e:	d003      	beq.n	8003278 <HAL_DMA_Init+0xd0>
 8003270:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003274:	f040 80a9 	bne.w	80033ca <HAL_DMA_Init+0x222>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8003278:	69e3      	ldr	r3, [r4, #28]
 800327a:	f033 0220 	bics.w	r2, r3, #32
 800327e:	d006      	beq.n	800328e <HAL_DMA_Init+0xe6>
 8003280:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003284:	d003      	beq.n	800328e <HAL_DMA_Init+0xe6>
 8003286:	4876      	ldr	r0, [pc, #472]	; (8003460 <HAL_DMA_Init+0x2b8>)
 8003288:	21bf      	movs	r1, #191	; 0xbf
 800328a:	f7ff f8a7 	bl	80023dc <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 800328e:	6a23      	ldr	r3, [r4, #32]
 8003290:	f433 3340 	bics.w	r3, r3, #196608	; 0x30000
 8003294:	d003      	beq.n	800329e <HAL_DMA_Init+0xf6>
 8003296:	4872      	ldr	r0, [pc, #456]	; (8003460 <HAL_DMA_Init+0x2b8>)
 8003298:	21c0      	movs	r1, #192	; 0xc0
 800329a:	f7ff f89f 	bl	80023dc <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 800329e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032a0:	b1db      	cbz	r3, 80032da <HAL_DMA_Init+0x132>
 80032a2:	2b04      	cmp	r3, #4
 80032a4:	d005      	beq.n	80032b2 <HAL_DMA_Init+0x10a>
 80032a6:	486e      	ldr	r0, [pc, #440]	; (8003460 <HAL_DMA_Init+0x2b8>)
 80032a8:	21c1      	movs	r1, #193	; 0xc1
 80032aa:	f7ff f897 	bl	80023dc <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 80032ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80032b0:	b19b      	cbz	r3, 80032da <HAL_DMA_Init+0x132>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 80032b2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80032b4:	2b03      	cmp	r3, #3
 80032b6:	f200 80b3 	bhi.w	8003420 <HAL_DMA_Init+0x278>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 80032ba:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80032bc:	f033 73c0 	bics.w	r3, r3, #25165824	; 0x1800000
 80032c0:	d003      	beq.n	80032ca <HAL_DMA_Init+0x122>
 80032c2:	4867      	ldr	r0, [pc, #412]	; (8003460 <HAL_DMA_Init+0x2b8>)
 80032c4:	21c7      	movs	r1, #199	; 0xc7
 80032c6:	f7ff f889 	bl	80023dc <assert_failed>
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 80032ca:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80032cc:	f433 03c0 	bics.w	r3, r3, #6291456	; 0x600000
 80032d0:	d003      	beq.n	80032da <HAL_DMA_Init+0x132>
 80032d2:	4863      	ldr	r0, [pc, #396]	; (8003460 <HAL_DMA_Init+0x2b8>)
 80032d4:	21c8      	movs	r1, #200	; 0xc8
 80032d6:	f7ff f881 	bl	80023dc <assert_failed>

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80032da:	6823      	ldr	r3, [r4, #0]
  hdma->State = HAL_DMA_STATE_BUSY;
 80032dc:	2202      	movs	r2, #2
  __HAL_UNLOCK(hdma);
 80032de:	2100      	movs	r1, #0
 80032e0:	f884 1034 	strb.w	r1, [r4, #52]	; 0x34
  hdma->State = HAL_DMA_STATE_BUSY;
 80032e4:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35
  __HAL_DMA_DISABLE(hdma);
 80032e8:	681a      	ldr	r2, [r3, #0]
 80032ea:	f022 0201 	bic.w	r2, r2, #1
 80032ee:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032f0:	e005      	b.n	80032fe <HAL_DMA_Init+0x156>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032f2:	f7ff fc65 	bl	8002bc0 <HAL_GetTick>
 80032f6:	1b40      	subs	r0, r0, r5
 80032f8:	2805      	cmp	r0, #5
 80032fa:	d855      	bhi.n	80033a8 <HAL_DMA_Init+0x200>
 80032fc:	6823      	ldr	r3, [r4, #0]
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032fe:	681a      	ldr	r2, [r3, #0]
 8003300:	07d1      	lsls	r1, r2, #31
 8003302:	d4f6      	bmi.n	80032f2 <HAL_DMA_Init+0x14a>
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003304:	e9d4 2601 	ldrd	r2, r6, [r4, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003308:	e9d4 5003 	ldrd	r5, r0, [r4, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800330c:	4332      	orrs	r2, r6
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800330e:	6961      	ldr	r1, [r4, #20]
  tmp = hdma->Instance->CR;
 8003310:	681f      	ldr	r7, [r3, #0]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003312:	432a      	orrs	r2, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003314:	e9d4 6506 	ldrd	r6, r5, [r4, #24]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003318:	4302      	orrs	r2, r0
 800331a:	430a      	orrs	r2, r1
          hdma->Init.Mode                | hdma->Init.Priority;
 800331c:	6a20      	ldr	r0, [r4, #32]
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800331e:	4951      	ldr	r1, [pc, #324]	; (8003464 <HAL_DMA_Init+0x2bc>)
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003320:	4332      	orrs	r2, r6
 8003322:	432a      	orrs	r2, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8003324:	4302      	orrs	r2, r0

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003326:	6a60      	ldr	r0, [r4, #36]	; 0x24
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003328:	4039      	ands	r1, r7
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800332a:	2804      	cmp	r0, #4
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800332c:	ea41 0102 	orr.w	r1, r1, r2
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003330:	d057      	beq.n	80033e2 <HAL_DMA_Init+0x23a>
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003332:	6019      	str	r1, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003334:	695a      	ldr	r2, [r3, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003336:	f022 0207 	bic.w	r2, r2, #7

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800333a:	4310      	orrs	r0, r2
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800333c:	b2da      	uxtb	r2, r3
 800333e:	494a      	ldr	r1, [pc, #296]	; (8003468 <HAL_DMA_Init+0x2c0>)
  hdma->Instance->FCR = tmp;
 8003340:	6158      	str	r0, [r3, #20]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003342:	3a10      	subs	r2, #16
 8003344:	fba1 0102 	umull	r0, r1, r1, r2
 8003348:	0909      	lsrs	r1, r1, #4
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800334a:	4848      	ldr	r0, [pc, #288]	; (800346c <HAL_DMA_Init+0x2c4>)
  
  if (stream_number > 3U)
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800334c:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003350:	5c41      	ldrb	r1, [r0, r1]
 8003352:	65e1      	str	r1, [r4, #92]	; 0x5c
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003354:	f023 0303 	bic.w	r3, r3, #3
  if (stream_number > 3U)
 8003358:	2a5f      	cmp	r2, #95	; 0x5f
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800335a:	bf88      	it	hi
 800335c:	3304      	addhi	r3, #4
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800335e:	223f      	movs	r2, #63	; 0x3f
 8003360:	408a      	lsls	r2, r1
  hdma->State = HAL_DMA_STATE_READY;
 8003362:	2501      	movs	r5, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003364:	2100      	movs	r1, #0
 8003366:	65a3      	str	r3, [r4, #88]	; 0x58
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003368:	609a      	str	r2, [r3, #8]
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800336a:	6561      	str	r1, [r4, #84]	; 0x54
  hdma->State = HAL_DMA_STATE_READY;
 800336c:	f884 5035 	strb.w	r5, [r4, #53]	; 0x35
  return HAL_OK;
 8003370:	4608      	mov	r0, r1
}
 8003372:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8003374:	2b80      	cmp	r3, #128	; 0x80
 8003376:	f43f af65 	beq.w	8003244 <HAL_DMA_Init+0x9c>
 800337a:	4839      	ldr	r0, [pc, #228]	; (8003460 <HAL_DMA_Init+0x2b8>)
 800337c:	21ba      	movs	r1, #186	; 0xba
 800337e:	f7ff f82d 	bl	80023dc <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8003382:	68e3      	ldr	r3, [r4, #12]
 8003384:	f433 7300 	bics.w	r3, r3, #512	; 0x200
 8003388:	f43f af61 	beq.w	800324e <HAL_DMA_Init+0xa6>
 800338c:	4834      	ldr	r0, [pc, #208]	; (8003460 <HAL_DMA_Init+0x2b8>)
 800338e:	21bb      	movs	r1, #187	; 0xbb
 8003390:	f7ff f824 	bl	80023dc <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8003394:	6923      	ldr	r3, [r4, #16]
 8003396:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 800339a:	f43f af5d 	beq.w	8003258 <HAL_DMA_Init+0xb0>
 800339e:	4830      	ldr	r0, [pc, #192]	; (8003460 <HAL_DMA_Init+0x2b8>)
 80033a0:	21bc      	movs	r1, #188	; 0xbc
 80033a2:	f7ff f81b 	bl	80023dc <assert_failed>
 80033a6:	e757      	b.n	8003258 <HAL_DMA_Init+0xb0>
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033a8:	2303      	movs	r3, #3
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80033aa:	2220      	movs	r2, #32
 80033ac:	6562      	str	r2, [r4, #84]	; 0x54
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80033ae:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
      return HAL_TIMEOUT;
 80033b2:	4618      	mov	r0, r3
}
 80033b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 80033b6:	482a      	ldr	r0, [pc, #168]	; (8003460 <HAL_DMA_Init+0x2b8>)
 80033b8:	21bd      	movs	r1, #189	; 0xbd
 80033ba:	f7ff f80f 	bl	80023dc <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 80033be:	69a3      	ldr	r3, [r4, #24]
 80033c0:	f433 5200 	bics.w	r2, r3, #8192	; 0x2000
 80033c4:	f43f af58 	beq.w	8003278 <HAL_DMA_Init+0xd0>
 80033c8:	e752      	b.n	8003270 <HAL_DMA_Init+0xc8>
 80033ca:	4825      	ldr	r0, [pc, #148]	; (8003460 <HAL_DMA_Init+0x2b8>)
 80033cc:	21be      	movs	r1, #190	; 0xbe
 80033ce:	f7ff f805 	bl	80023dc <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 80033d2:	69e3      	ldr	r3, [r4, #28]
 80033d4:	f033 0220 	bics.w	r2, r3, #32
 80033d8:	f43f af59 	beq.w	800328e <HAL_DMA_Init+0xe6>
 80033dc:	e750      	b.n	8003280 <HAL_DMA_Init+0xd8>
    return HAL_ERROR;
 80033de:	2001      	movs	r0, #1
}
 80033e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80033e2:	e9d4 500b 	ldrd	r5, r0, [r4, #44]	; 0x2c
 80033e6:	4328      	orrs	r0, r5
 80033e8:	4301      	orrs	r1, r0
    tmp |= hdma->Init.FIFOThreshold;
 80033ea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdma->Instance->CR = tmp;  
 80033ec:	6019      	str	r1, [r3, #0]
  tmp = hdma->Instance->FCR;
 80033ee:	6958      	ldr	r0, [r3, #20]
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80033f0:	f020 0007 	bic.w	r0, r0, #7
 80033f4:	4310      	orrs	r0, r2
    tmp |= hdma->Init.FIFOThreshold;
 80033f6:	f040 0004 	orr.w	r0, r0, #4
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80033fa:	2d00      	cmp	r5, #0
 80033fc:	d09e      	beq.n	800333c <HAL_DMA_Init+0x194>
{
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t tmp = hdma->Init.FIFOThreshold;
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80033fe:	b1a6      	cbz	r6, 800342a <HAL_DMA_Init+0x282>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003400:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
 8003404:	d017      	beq.n	8003436 <HAL_DMA_Init+0x28e>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003406:	2a02      	cmp	r2, #2
 8003408:	d903      	bls.n	8003412 <HAL_DMA_Init+0x26a>
 800340a:	2a03      	cmp	r2, #3
 800340c:	d196      	bne.n	800333c <HAL_DMA_Init+0x194>
    case DMA_FIFO_THRESHOLD_HALFFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
      break;
    case DMA_FIFO_THRESHOLD_FULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800340e:	01ea      	lsls	r2, r5, #7
 8003410:	d594      	bpl.n	800333c <HAL_DMA_Init+0x194>
        hdma->State = HAL_DMA_STATE_READY;
 8003412:	2301      	movs	r3, #1
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003414:	2240      	movs	r2, #64	; 0x40
 8003416:	6562      	str	r2, [r4, #84]	; 0x54
        hdma->State = HAL_DMA_STATE_READY;
 8003418:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
        return HAL_ERROR; 
 800341c:	4618      	mov	r0, r3
}
 800341e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8003420:	480f      	ldr	r0, [pc, #60]	; (8003460 <HAL_DMA_Init+0x2b8>)
 8003422:	21c6      	movs	r1, #198	; 0xc6
 8003424:	f7fe ffda 	bl	80023dc <assert_failed>
 8003428:	e747      	b.n	80032ba <HAL_DMA_Init+0x112>
    switch (tmp)
 800342a:	2a01      	cmp	r2, #1
 800342c:	d010      	beq.n	8003450 <HAL_DMA_Init+0x2a8>
 800342e:	f032 0202 	bics.w	r2, r2, #2
 8003432:	d183      	bne.n	800333c <HAL_DMA_Init+0x194>
 8003434:	e7eb      	b.n	800340e <HAL_DMA_Init+0x266>
    switch (tmp)
 8003436:	2a03      	cmp	r2, #3
 8003438:	d880      	bhi.n	800333c <HAL_DMA_Init+0x194>
 800343a:	a101      	add	r1, pc, #4	; (adr r1, 8003440 <HAL_DMA_Init+0x298>)
 800343c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8003440:	08003413 	.word	0x08003413
 8003444:	0800340f 	.word	0x0800340f
 8003448:	08003413 	.word	0x08003413
 800344c:	08003451 	.word	0x08003451
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003450:	f1b5 7fc0 	cmp.w	r5, #25165824	; 0x1800000
 8003454:	f47f af72 	bne.w	800333c <HAL_DMA_Init+0x194>
 8003458:	e7db      	b.n	8003412 <HAL_DMA_Init+0x26a>
 800345a:	bf00      	nop
 800345c:	40026010 	.word	0x40026010
 8003460:	0800c25c 	.word	0x0800c25c
 8003464:	f010803f 	.word	0xf010803f
 8003468:	aaaaaaab 	.word	0xaaaaaaab
 800346c:	0800c294 	.word	0x0800c294

08003470 <HAL_DMA_Abort_IT>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003470:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8003474:	2b02      	cmp	r3, #2
 8003476:	d003      	beq.n	8003480 <HAL_DMA_Abort_IT+0x10>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003478:	2380      	movs	r3, #128	; 0x80
 800347a:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 800347c:	2001      	movs	r0, #1
 800347e:	4770      	bx	lr
    __HAL_DMA_DISABLE(hdma);
 8003480:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 8003482:	2305      	movs	r3, #5
 8003484:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 8003488:	6813      	ldr	r3, [r2, #0]
 800348a:	f023 0301 	bic.w	r3, r3, #1
 800348e:	6013      	str	r3, [r2, #0]
  return HAL_OK;
 8003490:	2000      	movs	r0, #0
}
 8003492:	4770      	bx	lr

08003494 <HAL_DMA_IRQHandler>:
{
 8003494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003498:	b082      	sub	sp, #8
  __IO uint32_t count = 0U;
 800349a:	2300      	movs	r3, #0
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800349c:	6d86      	ldr	r6, [r0, #88]	; 0x58
  __IO uint32_t count = 0U;
 800349e:	9301      	str	r3, [sp, #4]
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034a0:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
  tmpisr = regs->ISR;
 80034a2:	6834      	ldr	r4, [r6, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 80034a4:	4971      	ldr	r1, [pc, #452]	; (800366c <HAL_DMA_IRQHandler+0x1d8>)
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034a6:	2208      	movs	r2, #8
 80034a8:	409a      	lsls	r2, r3
 80034aa:	4222      	tst	r2, r4
  uint32_t timeout = SystemCoreClock / 9600U;
 80034ac:	680d      	ldr	r5, [r1, #0]
{
 80034ae:	4680      	mov	r8, r0
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034b0:	d004      	beq.n	80034bc <HAL_DMA_IRQHandler+0x28>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80034b2:	6801      	ldr	r1, [r0, #0]
 80034b4:	680f      	ldr	r7, [r1, #0]
 80034b6:	0778      	lsls	r0, r7, #29
 80034b8:	f100 808a 	bmi.w	80035d0 <HAL_DMA_IRQHandler+0x13c>
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80034bc:	2201      	movs	r2, #1
 80034be:	409a      	lsls	r2, r3
 80034c0:	4222      	tst	r2, r4
 80034c2:	d004      	beq.n	80034ce <HAL_DMA_IRQHandler+0x3a>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80034c4:	f8d8 1000 	ldr.w	r1, [r8]
 80034c8:	6949      	ldr	r1, [r1, #20]
 80034ca:	0609      	lsls	r1, r1, #24
 80034cc:	d478      	bmi.n	80035c0 <HAL_DMA_IRQHandler+0x12c>
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80034ce:	2204      	movs	r2, #4
 80034d0:	409a      	lsls	r2, r3
 80034d2:	4222      	tst	r2, r4
 80034d4:	d004      	beq.n	80034e0 <HAL_DMA_IRQHandler+0x4c>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80034d6:	f8d8 1000 	ldr.w	r1, [r8]
 80034da:	6809      	ldr	r1, [r1, #0]
 80034dc:	078f      	lsls	r7, r1, #30
 80034de:	d467      	bmi.n	80035b0 <HAL_DMA_IRQHandler+0x11c>
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80034e0:	2210      	movs	r2, #16
 80034e2:	409a      	lsls	r2, r3
 80034e4:	4222      	tst	r2, r4
 80034e6:	d004      	beq.n	80034f2 <HAL_DMA_IRQHandler+0x5e>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80034e8:	f8d8 1000 	ldr.w	r1, [r8]
 80034ec:	680f      	ldr	r7, [r1, #0]
 80034ee:	0738      	lsls	r0, r7, #28
 80034f0:	d449      	bmi.n	8003586 <HAL_DMA_IRQHandler+0xf2>
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034f2:	2220      	movs	r2, #32
 80034f4:	409a      	lsls	r2, r3
 80034f6:	4222      	tst	r2, r4
 80034f8:	d017      	beq.n	800352a <HAL_DMA_IRQHandler+0x96>
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80034fa:	f8d8 1000 	ldr.w	r1, [r8]
 80034fe:	680c      	ldr	r4, [r1, #0]
 8003500:	06e0      	lsls	r0, r4, #27
 8003502:	d512      	bpl.n	800352a <HAL_DMA_IRQHandler+0x96>
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003504:	60b2      	str	r2, [r6, #8]
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003506:	f898 2035 	ldrb.w	r2, [r8, #53]	; 0x35
 800350a:	2a05      	cmp	r2, #5
 800350c:	d073      	beq.n	80035f6 <HAL_DMA_IRQHandler+0x162>
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800350e:	680b      	ldr	r3, [r1, #0]
 8003510:	f413 2f80 	tst.w	r3, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003514:	680b      	ldr	r3, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003516:	f000 8090 	beq.w	800363a <HAL_DMA_IRQHandler+0x1a6>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800351a:	0319      	lsls	r1, r3, #12
 800351c:	f140 809b 	bpl.w	8003656 <HAL_DMA_IRQHandler+0x1c2>
        if(hdma->XferCpltCallback != NULL)
 8003520:	f8d8 303c 	ldr.w	r3, [r8, #60]	; 0x3c
 8003524:	b10b      	cbz	r3, 800352a <HAL_DMA_IRQHandler+0x96>
          hdma->XferCpltCallback(hdma);
 8003526:	4640      	mov	r0, r8
 8003528:	4798      	blx	r3
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800352a:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 800352e:	b33b      	cbz	r3, 8003580 <HAL_DMA_IRQHandler+0xec>
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003530:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 8003534:	07da      	lsls	r2, r3, #31
 8003536:	d51b      	bpl.n	8003570 <HAL_DMA_IRQHandler+0xdc>
      __HAL_DMA_DISABLE(hdma);
 8003538:	f8d8 2000 	ldr.w	r2, [r8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800353c:	494c      	ldr	r1, [pc, #304]	; (8003670 <HAL_DMA_IRQHandler+0x1dc>)
      hdma->State = HAL_DMA_STATE_ABORT;
 800353e:	2305      	movs	r3, #5
 8003540:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
      __HAL_DMA_DISABLE(hdma);
 8003544:	6813      	ldr	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003546:	fba1 1505 	umull	r1, r5, r1, r5
      __HAL_DMA_DISABLE(hdma);
 800354a:	f023 0301 	bic.w	r3, r3, #1
 800354e:	6013      	str	r3, [r2, #0]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003550:	0aad      	lsrs	r5, r5, #10
      __HAL_DMA_DISABLE(hdma);
 8003552:	e002      	b.n	800355a <HAL_DMA_IRQHandler+0xc6>
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003554:	6813      	ldr	r3, [r2, #0]
 8003556:	07db      	lsls	r3, r3, #31
 8003558:	d504      	bpl.n	8003564 <HAL_DMA_IRQHandler+0xd0>
        if (++count > timeout)
 800355a:	9b01      	ldr	r3, [sp, #4]
 800355c:	3301      	adds	r3, #1
 800355e:	42ab      	cmp	r3, r5
 8003560:	9301      	str	r3, [sp, #4]
 8003562:	d9f7      	bls.n	8003554 <HAL_DMA_IRQHandler+0xc0>
      __HAL_UNLOCK(hdma);
 8003564:	2200      	movs	r2, #0
      hdma->State = HAL_DMA_STATE_READY;
 8003566:	2301      	movs	r3, #1
      __HAL_UNLOCK(hdma);
 8003568:	f888 2034 	strb.w	r2, [r8, #52]	; 0x34
      hdma->State = HAL_DMA_STATE_READY;
 800356c:	f888 3035 	strb.w	r3, [r8, #53]	; 0x35
    if(hdma->XferErrorCallback != NULL)
 8003570:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
 8003574:	b123      	cbz	r3, 8003580 <HAL_DMA_IRQHandler+0xec>
      hdma->XferErrorCallback(hdma);
 8003576:	4640      	mov	r0, r8
}
 8003578:	b002      	add	sp, #8
 800357a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
      hdma->XferErrorCallback(hdma);
 800357e:	4718      	bx	r3
}
 8003580:	b002      	add	sp, #8
 8003582:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003586:	60b2      	str	r2, [r6, #8]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003588:	680a      	ldr	r2, [r1, #0]
 800358a:	f412 2f80 	tst.w	r2, #262144	; 0x40000
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800358e:	680a      	ldr	r2, [r1, #0]
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003590:	d12a      	bne.n	80035e8 <HAL_DMA_IRQHandler+0x154>
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003592:	05d7      	lsls	r7, r2, #23
 8003594:	d403      	bmi.n	800359e <HAL_DMA_IRQHandler+0x10a>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003596:	680a      	ldr	r2, [r1, #0]
 8003598:	f022 0208 	bic.w	r2, r2, #8
 800359c:	600a      	str	r2, [r1, #0]
        if(hdma->XferHalfCpltCallback != NULL)
 800359e:	f8d8 2040 	ldr.w	r2, [r8, #64]	; 0x40
 80035a2:	2a00      	cmp	r2, #0
 80035a4:	d0a5      	beq.n	80034f2 <HAL_DMA_IRQHandler+0x5e>
          hdma->XferHalfCpltCallback(hdma);
 80035a6:	4640      	mov	r0, r8
 80035a8:	4790      	blx	r2
 80035aa:	f8d8 305c 	ldr.w	r3, [r8, #92]	; 0x5c
 80035ae:	e7a0      	b.n	80034f2 <HAL_DMA_IRQHandler+0x5e>
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80035b0:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80035b2:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80035b6:	f042 0204 	orr.w	r2, r2, #4
 80035ba:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80035be:	e78f      	b.n	80034e0 <HAL_DMA_IRQHandler+0x4c>
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80035c0:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80035c2:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80035c6:	f042 0202 	orr.w	r2, r2, #2
 80035ca:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80035ce:	e77e      	b.n	80034ce <HAL_DMA_IRQHandler+0x3a>
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80035d0:	680f      	ldr	r7, [r1, #0]
 80035d2:	f027 0704 	bic.w	r7, r7, #4
 80035d6:	600f      	str	r7, [r1, #0]
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80035d8:	60b2      	str	r2, [r6, #8]
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80035da:	f8d8 2054 	ldr.w	r2, [r8, #84]	; 0x54
 80035de:	f042 0201 	orr.w	r2, r2, #1
 80035e2:	f8c8 2054 	str.w	r2, [r8, #84]	; 0x54
 80035e6:	e769      	b.n	80034bc <HAL_DMA_IRQHandler+0x28>
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80035e8:	0312      	lsls	r2, r2, #12
 80035ea:	d5d8      	bpl.n	800359e <HAL_DMA_IRQHandler+0x10a>
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035ec:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 80035f0:	2a00      	cmp	r2, #0
 80035f2:	d1d8      	bne.n	80035a6 <HAL_DMA_IRQHandler+0x112>
 80035f4:	e77d      	b.n	80034f2 <HAL_DMA_IRQHandler+0x5e>
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035f6:	680a      	ldr	r2, [r1, #0]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80035f8:	f8d8 4040 	ldr.w	r4, [r8, #64]	; 0x40
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80035fc:	f022 0216 	bic.w	r2, r2, #22
 8003600:	600a      	str	r2, [r1, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003602:	694a      	ldr	r2, [r1, #20]
 8003604:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003608:	614a      	str	r2, [r1, #20]
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800360a:	b354      	cbz	r4, 8003662 <HAL_DMA_IRQHandler+0x1ce>
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800360c:	680a      	ldr	r2, [r1, #0]
 800360e:	f022 0208 	bic.w	r2, r2, #8
 8003612:	600a      	str	r2, [r1, #0]
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003614:	223f      	movs	r2, #63	; 0x3f
        if(hdma->XferAbortCallback != NULL)
 8003616:	f8d8 1050 	ldr.w	r1, [r8, #80]	; 0x50
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800361a:	fa02 f303 	lsl.w	r3, r2, r3
        __HAL_UNLOCK(hdma);
 800361e:	2400      	movs	r4, #0
        hdma->State = HAL_DMA_STATE_READY;
 8003620:	2201      	movs	r2, #1
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003622:	60b3      	str	r3, [r6, #8]
        __HAL_UNLOCK(hdma);
 8003624:	f888 4034 	strb.w	r4, [r8, #52]	; 0x34
        hdma->State = HAL_DMA_STATE_READY;
 8003628:	f888 2035 	strb.w	r2, [r8, #53]	; 0x35
        if(hdma->XferAbortCallback != NULL)
 800362c:	2900      	cmp	r1, #0
 800362e:	d0a7      	beq.n	8003580 <HAL_DMA_IRQHandler+0xec>
          hdma->XferAbortCallback(hdma);
 8003630:	4640      	mov	r0, r8
}
 8003632:	b002      	add	sp, #8
 8003634:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
          hdma->XferAbortCallback(hdma);
 8003638:	4708      	bx	r1
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800363a:	f413 7380 	ands.w	r3, r3, #256	; 0x100
 800363e:	f47f af6f 	bne.w	8003520 <HAL_DMA_IRQHandler+0x8c>
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003642:	680a      	ldr	r2, [r1, #0]
          hdma->State = HAL_DMA_STATE_READY;
 8003644:	2401      	movs	r4, #1
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003646:	f022 0210 	bic.w	r2, r2, #16
 800364a:	600a      	str	r2, [r1, #0]
          __HAL_UNLOCK(hdma);
 800364c:	f888 3034 	strb.w	r3, [r8, #52]	; 0x34
          hdma->State = HAL_DMA_STATE_READY;
 8003650:	f888 4035 	strb.w	r4, [r8, #53]	; 0x35
 8003654:	e764      	b.n	8003520 <HAL_DMA_IRQHandler+0x8c>
          if(hdma->XferM1CpltCallback != NULL)
 8003656:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 800365a:	2b00      	cmp	r3, #0
 800365c:	f47f af63 	bne.w	8003526 <HAL_DMA_IRQHandler+0x92>
 8003660:	e763      	b.n	800352a <HAL_DMA_IRQHandler+0x96>
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003662:	f8d8 2048 	ldr.w	r2, [r8, #72]	; 0x48
 8003666:	2a00      	cmp	r2, #0
 8003668:	d1d0      	bne.n	800360c <HAL_DMA_IRQHandler+0x178>
 800366a:	e7d3      	b.n	8003614 <HAL_DMA_IRQHandler+0x180>
 800366c:	20000030 	.word	0x20000030
 8003670:	1b4e81b5 	.word	0x1b4e81b5

08003674 <HAL_DMA_GetState>:
  return hdma->State;
 8003674:	f890 0035 	ldrb.w	r0, [r0, #53]	; 0x35
}
 8003678:	4770      	bx	lr
 800367a:	bf00      	nop

0800367c <HAL_EXTI_RegisterCallback>:
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
  HAL_StatusTypeDef status = HAL_OK;

  switch (CallbackID)
 800367c:	b911      	cbnz	r1, 8003684 <HAL_EXTI_RegisterCallback+0x8>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800367e:	6042      	str	r2, [r0, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003680:	4608      	mov	r0, r1
      break;
 8003682:	4770      	bx	lr

    default:
      status = HAL_ERROR;
 8003684:	2001      	movs	r0, #1
      break;
  }

  return status;
}
 8003686:	4770      	bx	lr

08003688 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8003688:	b538      	push	{r3, r4, r5, lr}
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));
 800368a:	f021 63c0 	bic.w	r3, r1, #100663296	; 0x6000000
 800368e:	f023 031f 	bic.w	r3, r3, #31
{
 8003692:	460c      	mov	r4, r1
 8003694:	4605      	mov	r5, r0
  assert_param(IS_EXTI_LINE(ExtiLine));
 8003696:	b90b      	cbnz	r3, 800369c <HAL_EXTI_GetHandle+0x14>
 8003698:	018b      	lsls	r3, r1, #6
 800369a:	d408      	bmi.n	80036ae <HAL_EXTI_GetHandle+0x26>
 800369c:	480a      	ldr	r0, [pc, #40]	; (80036c8 <HAL_EXTI_GetHandle+0x40>)
 800369e:	f44f 71cc 	mov.w	r1, #408	; 0x198
 80036a2:	f7fe fe9b 	bl	80023dc <assert_failed>

  /* Check null pointer */
  if (hexti == NULL)
 80036a6:	b165      	cbz	r5, 80036c2 <HAL_EXTI_GetHandle+0x3a>
    return HAL_ERROR;
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80036a8:	602c      	str	r4, [r5, #0]

    return HAL_OK;
 80036aa:	2000      	movs	r0, #0
  }
}
 80036ac:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_EXTI_LINE(ExtiLine));
 80036ae:	f001 031f 	and.w	r3, r1, #31
 80036b2:	2b16      	cmp	r3, #22
 80036b4:	d9f7      	bls.n	80036a6 <HAL_EXTI_GetHandle+0x1e>
 80036b6:	4804      	ldr	r0, [pc, #16]	; (80036c8 <HAL_EXTI_GetHandle+0x40>)
 80036b8:	f44f 71cc 	mov.w	r1, #408	; 0x198
 80036bc:	f7fe fe8e 	bl	80023dc <assert_failed>
 80036c0:	e7f1      	b.n	80036a6 <HAL_EXTI_GetHandle+0x1e>
    return HAL_ERROR;
 80036c2:	2001      	movs	r0, #1
}
 80036c4:	bd38      	pop	{r3, r4, r5, pc}
 80036c6:	bf00      	nop
 80036c8:	0800c29c 	.word	0x0800c29c

080036cc <HAL_EXTI_IRQHandler>:
{
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80036cc:	6803      	ldr	r3, [r0, #0]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 80036ce:	4909      	ldr	r1, [pc, #36]	; (80036f4 <HAL_EXTI_IRQHandler+0x28>)
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80036d0:	f003 021f 	and.w	r2, r3, #31
{
 80036d4:	b410      	push	{r4}
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80036d6:	2301      	movs	r3, #1
  regval = (EXTI->PR & maskline);
 80036d8:	694c      	ldr	r4, [r1, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80036da:	4093      	lsls	r3, r2
  if (regval != 0x00u)
 80036dc:	421c      	tst	r4, r3
 80036de:	d005      	beq.n	80036ec <HAL_EXTI_IRQHandler+0x20>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80036e0:	6842      	ldr	r2, [r0, #4]
    EXTI->PR = maskline;
 80036e2:	614b      	str	r3, [r1, #20]
    if (hexti->PendingCallback != NULL)
 80036e4:	b112      	cbz	r2, 80036ec <HAL_EXTI_IRQHandler+0x20>
    {
      hexti->PendingCallback();
    }
  }
}
 80036e6:	f85d 4b04 	ldr.w	r4, [sp], #4
      hexti->PendingCallback();
 80036ea:	4710      	bx	r2
}
 80036ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	40013c00 	.word	0x40013c00

080036f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80036f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80036fc:	4b9c      	ldr	r3, [pc, #624]	; (8003970 <HAL_GPIO_Init+0x278>)
 80036fe:	4298      	cmp	r0, r3
{
 8003700:	b083      	sub	sp, #12
 8003702:	4605      	mov	r5, r0
 8003704:	460f      	mov	r7, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 8003706:	d017      	beq.n	8003738 <HAL_GPIO_Init+0x40>
 8003708:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800370c:	4298      	cmp	r0, r3
 800370e:	d013      	beq.n	8003738 <HAL_GPIO_Init+0x40>
 8003710:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003714:	4298      	cmp	r0, r3
 8003716:	d00f      	beq.n	8003738 <HAL_GPIO_Init+0x40>
 8003718:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800371c:	4298      	cmp	r0, r3
 800371e:	d00b      	beq.n	8003738 <HAL_GPIO_Init+0x40>
 8003720:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003724:	4298      	cmp	r0, r3
 8003726:	d007      	beq.n	8003738 <HAL_GPIO_Init+0x40>
 8003728:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 800372c:	4298      	cmp	r0, r3
 800372e:	d003      	beq.n	8003738 <HAL_GPIO_Init+0x40>
 8003730:	4890      	ldr	r0, [pc, #576]	; (8003974 <HAL_GPIO_Init+0x27c>)
 8003732:	21ac      	movs	r1, #172	; 0xac
 8003734:	f7fe fe52 	bl	80023dc <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	b29a      	uxth	r2, r3
 800373c:	2a00      	cmp	r2, #0
 800373e:	f000 80d2 	beq.w	80038e6 <HAL_GPIO_Init+0x1ee>
 8003742:	0c1b      	lsrs	r3, r3, #16
 8003744:	041b      	lsls	r3, r3, #16
 8003746:	2b00      	cmp	r3, #0
 8003748:	f040 80cd 	bne.w	80038e6 <HAL_GPIO_Init+0x1ee>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	2b03      	cmp	r3, #3
 8003750:	d917      	bls.n	8003782 <HAL_GPIO_Init+0x8a>
 8003752:	f1a3 0211 	sub.w	r2, r3, #17
 8003756:	2a01      	cmp	r2, #1
 8003758:	d913      	bls.n	8003782 <HAL_GPIO_Init+0x8a>
 800375a:	4987      	ldr	r1, [pc, #540]	; (8003978 <HAL_GPIO_Init+0x280>)
 800375c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8003760:	428a      	cmp	r2, r1
 8003762:	d00e      	beq.n	8003782 <HAL_GPIO_Init+0x8a>
 8003764:	f501 1180 	add.w	r1, r1, #1048576	; 0x100000
 8003768:	428b      	cmp	r3, r1
 800376a:	d00a      	beq.n	8003782 <HAL_GPIO_Init+0x8a>
 800376c:	f5a1 2170 	sub.w	r1, r1, #983040	; 0xf0000
 8003770:	428a      	cmp	r2, r1
 8003772:	d006      	beq.n	8003782 <HAL_GPIO_Init+0x8a>
 8003774:	4a81      	ldr	r2, [pc, #516]	; (800397c <HAL_GPIO_Init+0x284>)
 8003776:	4293      	cmp	r3, r2
 8003778:	d003      	beq.n	8003782 <HAL_GPIO_Init+0x8a>
 800377a:	487e      	ldr	r0, [pc, #504]	; (8003974 <HAL_GPIO_Init+0x27c>)
 800377c:	21ae      	movs	r1, #174	; 0xae
 800377e:	f7fe fe2d 	bl	80023dc <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 8003782:	68bb      	ldr	r3, [r7, #8]
 8003784:	2b02      	cmp	r3, #2
 8003786:	f200 80e9 	bhi.w	800395c <HAL_GPIO_Init+0x264>
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();

        temp = SYSCFG->EXTICR[position >> 2U];
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800378a:	f8df a208 	ldr.w	sl, [pc, #520]	; 8003994 <HAL_GPIO_Init+0x29c>
{
 800378e:	2400      	movs	r4, #0
 8003790:	e003      	b.n	800379a <HAL_GPIO_Init+0xa2>
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003792:	3401      	adds	r4, #1
 8003794:	2c10      	cmp	r4, #16
 8003796:	f000 80a3 	beq.w	80038e0 <HAL_GPIO_Init+0x1e8>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800379a:	683b      	ldr	r3, [r7, #0]
    ioposition = 0x01U << position;
 800379c:	2601      	movs	r6, #1
 800379e:	40a6      	lsls	r6, r4
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80037a0:	ea06 0803 	and.w	r8, r6, r3
    if(iocurrent == ioposition)
 80037a4:	ea36 0303 	bics.w	r3, r6, r3
 80037a8:	d1f3      	bne.n	8003792 <HAL_GPIO_Init+0x9a>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037aa:	6879      	ldr	r1, [r7, #4]
 80037ac:	f001 0303 	and.w	r3, r1, #3
 80037b0:	1e5a      	subs	r2, r3, #1
 80037b2:	2a01      	cmp	r2, #1
 80037b4:	f240 809c 	bls.w	80038f0 <HAL_GPIO_Init+0x1f8>
 80037b8:	ea4f 0b44 	mov.w	fp, r4, lsl #1
 80037bc:	f04f 0903 	mov.w	r9, #3
 80037c0:	fa09 f90b 	lsl.w	r9, r9, fp
 80037c4:	ea6f 0909 	mvn.w	r9, r9
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80037c8:	2b03      	cmp	r3, #3
 80037ca:	d028      	beq.n	800381e <HAL_GPIO_Init+0x126>
        temp = GPIOx->PUPDR;
 80037cc:	68e8      	ldr	r0, [r5, #12]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037ce:	68ba      	ldr	r2, [r7, #8]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80037d0:	ea00 0009 	and.w	r0, r0, r9
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80037d4:	fa02 f20b 	lsl.w	r2, r2, fp
 80037d8:	4302      	orrs	r2, r0
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037da:	2b02      	cmp	r3, #2
        GPIOx->PUPDR = temp;
 80037dc:	60ea      	str	r2, [r5, #12]
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80037de:	d11e      	bne.n	800381e <HAL_GPIO_Init+0x126>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 80037e0:	693a      	ldr	r2, [r7, #16]
 80037e2:	2a0f      	cmp	r2, #15
 80037e4:	f240 80a0 	bls.w	8003928 <HAL_GPIO_Init+0x230>
 80037e8:	21dc      	movs	r1, #220	; 0xdc
 80037ea:	4862      	ldr	r0, [pc, #392]	; (8003974 <HAL_GPIO_Init+0x27c>)
 80037ec:	f7fe fdf6 	bl	80023dc <assert_failed>
 80037f0:	6879      	ldr	r1, [r7, #4]
 80037f2:	693a      	ldr	r2, [r7, #16]
 80037f4:	f001 0303 	and.w	r3, r1, #3
        temp = GPIOx->AFR[position >> 3U];
 80037f8:	ea4f 0cd4 	mov.w	ip, r4, lsr #3
 80037fc:	eb05 0c8c 	add.w	ip, r5, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003800:	f004 0607 	and.w	r6, r4, #7
        temp = GPIOx->AFR[position >> 3U];
 8003804:	f8dc 0020 	ldr.w	r0, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003808:	00b6      	lsls	r6, r6, #2
 800380a:	f04f 0e0f 	mov.w	lr, #15
 800380e:	fa0e fe06 	lsl.w	lr, lr, r6
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003812:	40b2      	lsls	r2, r6
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003814:	ea20 000e 	bic.w	r0, r0, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003818:	4302      	orrs	r2, r0
        GPIOx->AFR[position >> 3U] = temp;
 800381a:	f8cc 2020 	str.w	r2, [ip, #32]
      temp = GPIOx->MODER;
 800381e:	682a      	ldr	r2, [r5, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003820:	fa03 f30b 	lsl.w	r3, r3, fp
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003824:	ea02 0909 	and.w	r9, r2, r9
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003828:	ea43 0309 	orr.w	r3, r3, r9
      GPIOx->MODER = temp;
 800382c:	602b      	str	r3, [r5, #0]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800382e:	00cb      	lsls	r3, r1, #3
 8003830:	d5af      	bpl.n	8003792 <HAL_GPIO_Init+0x9a>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003832:	4b53      	ldr	r3, [pc, #332]	; (8003980 <HAL_GPIO_Init+0x288>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003834:	4e4e      	ldr	r6, [pc, #312]	; (8003970 <HAL_GPIO_Init+0x278>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003836:	2200      	movs	r2, #0
 8003838:	9201      	str	r2, [sp, #4]
 800383a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800383c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003840:	645a      	str	r2, [r3, #68]	; 0x44
 8003842:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003844:	f024 0303 	bic.w	r3, r4, #3
 8003848:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800384c:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8003850:	f503 339c 	add.w	r3, r3, #79872	; 0x13800
 8003854:	9201      	str	r2, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003856:	f004 0203 	and.w	r2, r4, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800385a:	9801      	ldr	r0, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800385c:	f8d3 c008 	ldr.w	ip, [r3, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003860:	0092      	lsls	r2, r2, #2
 8003862:	200f      	movs	r0, #15
 8003864:	4090      	lsls	r0, r2
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003866:	42b5      	cmp	r5, r6
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003868:	ea2c 0000 	bic.w	r0, ip, r0
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800386c:	d00f      	beq.n	800388e <HAL_GPIO_Init+0x196>
 800386e:	4555      	cmp	r5, sl
 8003870:	d06a      	beq.n	8003948 <HAL_GPIO_Init+0x250>
 8003872:	4e44      	ldr	r6, [pc, #272]	; (8003984 <HAL_GPIO_Init+0x28c>)
 8003874:	42b5      	cmp	r5, r6
 8003876:	d06c      	beq.n	8003952 <HAL_GPIO_Init+0x25a>
 8003878:	4e43      	ldr	r6, [pc, #268]	; (8003988 <HAL_GPIO_Init+0x290>)
 800387a:	42b5      	cmp	r5, r6
 800387c:	d073      	beq.n	8003966 <HAL_GPIO_Init+0x26e>
 800387e:	4e43      	ldr	r6, [pc, #268]	; (800398c <HAL_GPIO_Init+0x294>)
 8003880:	42b5      	cmp	r5, r6
 8003882:	bf0c      	ite	eq
 8003884:	2604      	moveq	r6, #4
 8003886:	2607      	movne	r6, #7
 8003888:	fa06 f202 	lsl.w	r2, r6, r2
 800388c:	4310      	orrs	r0, r2
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800388e:	4a40      	ldr	r2, [pc, #256]	; (8003990 <HAL_GPIO_Init+0x298>)
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003890:	6098      	str	r0, [r3, #8]
        temp = EXTI->IMR;
 8003892:	6812      	ldr	r2, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          temp |= iocurrent;
        }
        EXTI->IMR = temp;
 8003894:	4b3e      	ldr	r3, [pc, #248]	; (8003990 <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 8003896:	ea6f 0008 	mvn.w	r0, r8
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800389a:	03ce      	lsls	r6, r1, #15
        temp &= ~((uint32_t)iocurrent);
 800389c:	bf54      	ite	pl
 800389e:	4002      	andpl	r2, r0
          temp |= iocurrent;
 80038a0:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->IMR = temp;
 80038a4:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80038a6:	685a      	ldr	r2, [r3, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80038a8:	038b      	lsls	r3, r1, #14
        {
          temp |= iocurrent;
        }
        EXTI->EMR = temp;
 80038aa:	4b39      	ldr	r3, [pc, #228]	; (8003990 <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 80038ac:	bf54      	ite	pl
 80038ae:	4002      	andpl	r2, r0
          temp |= iocurrent;
 80038b0:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->EMR = temp;
 80038b4:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038b6:	689a      	ldr	r2, [r3, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          temp |= iocurrent;
        }
        EXTI->RTSR = temp;
 80038b8:	4b35      	ldr	r3, [pc, #212]	; (8003990 <HAL_GPIO_Init+0x298>)
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80038ba:	02ce      	lsls	r6, r1, #11
        temp &= ~((uint32_t)iocurrent);
 80038bc:	bf54      	ite	pl
 80038be:	4002      	andpl	r2, r0
          temp |= iocurrent;
 80038c0:	ea48 0202 	orrmi.w	r2, r8, r2
        EXTI->RTSR = temp;
 80038c4:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80038c6:	68db      	ldr	r3, [r3, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80038c8:	028a      	lsls	r2, r1, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ca:	f104 0401 	add.w	r4, r4, #1
        {
          temp |= iocurrent;
        }
        EXTI->FTSR = temp;
 80038ce:	4a30      	ldr	r2, [pc, #192]	; (8003990 <HAL_GPIO_Init+0x298>)
        temp &= ~((uint32_t)iocurrent);
 80038d0:	bf54      	ite	pl
 80038d2:	4003      	andpl	r3, r0
          temp |= iocurrent;
 80038d4:	ea48 0303 	orrmi.w	r3, r8, r3
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038d8:	2c10      	cmp	r4, #16
        EXTI->FTSR = temp;
 80038da:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038dc:	f47f af5d 	bne.w	800379a <HAL_GPIO_Init+0xa2>
      }
    }
  }
}
 80038e0:	b003      	add	sp, #12
 80038e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 80038e6:	4823      	ldr	r0, [pc, #140]	; (8003974 <HAL_GPIO_Init+0x27c>)
 80038e8:	21ad      	movs	r1, #173	; 0xad
 80038ea:	f7fe fd77 	bl	80023dc <assert_failed>
 80038ee:	e72d      	b.n	800374c <HAL_GPIO_Init+0x54>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80038f0:	68fa      	ldr	r2, [r7, #12]
 80038f2:	2a03      	cmp	r2, #3
 80038f4:	d81f      	bhi.n	8003936 <HAL_GPIO_Init+0x23e>
        temp = GPIOx->OSPEEDR; 
 80038f6:	68a8      	ldr	r0, [r5, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80038f8:	ea4f 0b44 	mov.w	fp, r4, lsl #1
 80038fc:	f04f 0903 	mov.w	r9, #3
 8003900:	fa09 f90b 	lsl.w	r9, r9, fp
 8003904:	ea20 0009 	bic.w	r0, r0, r9
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003908:	fa02 f20b 	lsl.w	r2, r2, fp
 800390c:	4302      	orrs	r2, r0
        GPIOx->OSPEEDR = temp;
 800390e:	60aa      	str	r2, [r5, #8]
        temp = GPIOx->OTYPER;
 8003910:	6868      	ldr	r0, [r5, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003912:	f3c1 1200 	ubfx	r2, r1, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003916:	ea20 0006 	bic.w	r0, r0, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800391a:	4616      	mov	r6, r2
 800391c:	40a6      	lsls	r6, r4
 800391e:	4306      	orrs	r6, r0
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003920:	ea6f 0909 	mvn.w	r9, r9
        GPIOx->OTYPER = temp;
 8003924:	606e      	str	r6, [r5, #4]
 8003926:	e74f      	b.n	80037c8 <HAL_GPIO_Init+0xd0>
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8003928:	f249 70f7 	movw	r0, #38903	; 0x97f7
 800392c:	40d0      	lsrs	r0, r2
 800392e:	07c0      	lsls	r0, r0, #31
 8003930:	f53f af62 	bmi.w	80037f8 <HAL_GPIO_Init+0x100>
 8003934:	e758      	b.n	80037e8 <HAL_GPIO_Init+0xf0>
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 8003936:	21c1      	movs	r1, #193	; 0xc1
 8003938:	480e      	ldr	r0, [pc, #56]	; (8003974 <HAL_GPIO_Init+0x27c>)
 800393a:	f7fe fd4f 	bl	80023dc <assert_failed>
 800393e:	6879      	ldr	r1, [r7, #4]
 8003940:	68fa      	ldr	r2, [r7, #12]
 8003942:	f001 0303 	and.w	r3, r1, #3
 8003946:	e7d6      	b.n	80038f6 <HAL_GPIO_Init+0x1fe>
 8003948:	2601      	movs	r6, #1
 800394a:	fa06 f202 	lsl.w	r2, r6, r2
 800394e:	4310      	orrs	r0, r2
 8003950:	e79d      	b.n	800388e <HAL_GPIO_Init+0x196>
 8003952:	2602      	movs	r6, #2
 8003954:	fa06 f202 	lsl.w	r2, r6, r2
 8003958:	4310      	orrs	r0, r2
 800395a:	e798      	b.n	800388e <HAL_GPIO_Init+0x196>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800395c:	4805      	ldr	r0, [pc, #20]	; (8003974 <HAL_GPIO_Init+0x27c>)
 800395e:	21af      	movs	r1, #175	; 0xaf
 8003960:	f7fe fd3c 	bl	80023dc <assert_failed>
 8003964:	e711      	b.n	800378a <HAL_GPIO_Init+0x92>
 8003966:	2603      	movs	r6, #3
 8003968:	fa06 f202 	lsl.w	r2, r6, r2
 800396c:	4310      	orrs	r0, r2
 800396e:	e78e      	b.n	800388e <HAL_GPIO_Init+0x196>
 8003970:	40020000 	.word	0x40020000
 8003974:	0800c2d8 	.word	0x0800c2d8
 8003978:	10110000 	.word	0x10110000
 800397c:	10220000 	.word	0x10220000
 8003980:	40023800 	.word	0x40023800
 8003984:	40020800 	.word	0x40020800
 8003988:	40020c00 	.word	0x40020c00
 800398c:	40021000 	.word	0x40021000
 8003990:	40013c00 	.word	0x40013c00
 8003994:	40020400 	.word	0x40020400

08003998 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t tmp = 0x00U;

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800399c:	4b52      	ldr	r3, [pc, #328]	; (8003ae8 <HAL_GPIO_DeInit+0x150>)
 800399e:	4298      	cmp	r0, r3
{
 80039a0:	b083      	sub	sp, #12
 80039a2:	4604      	mov	r4, r0
 80039a4:	460e      	mov	r6, r1
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 80039a6:	d018      	beq.n	80039da <HAL_GPIO_DeInit+0x42>
 80039a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039ac:	4298      	cmp	r0, r3
 80039ae:	d014      	beq.n	80039da <HAL_GPIO_DeInit+0x42>
 80039b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039b4:	4298      	cmp	r0, r3
 80039b6:	d010      	beq.n	80039da <HAL_GPIO_DeInit+0x42>
 80039b8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039bc:	4298      	cmp	r0, r3
 80039be:	d00c      	beq.n	80039da <HAL_GPIO_DeInit+0x42>
 80039c0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039c4:	4298      	cmp	r0, r3
 80039c6:	d008      	beq.n	80039da <HAL_GPIO_DeInit+0x42>
 80039c8:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80039cc:	4298      	cmp	r0, r3
 80039ce:	d004      	beq.n	80039da <HAL_GPIO_DeInit+0x42>
 80039d0:	4846      	ldr	r0, [pc, #280]	; (8003aec <HAL_GPIO_DeInit+0x154>)
 80039d2:	f44f 7196 	mov.w	r1, #300	; 0x12c
 80039d6:	f7fe fd01 	bl	80023dc <assert_failed>
    if(iocurrent == ioposition)
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
      tmp &= (0x0FU << (4U * (position & 0x03U)));
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 80039da:	f8df b10c 	ldr.w	fp, [pc, #268]	; 8003ae8 <HAL_GPIO_DeInit+0x150>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80039de:	f8df e120 	ldr.w	lr, [pc, #288]	; 8003b00 <HAL_GPIO_DeInit+0x168>
{
 80039e2:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 80039e4:	f04f 0c01 	mov.w	ip, #1
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 80039e8:	f04f 090f 	mov.w	r9, #15
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80039ec:	f04f 0a03 	mov.w	sl, #3
 80039f0:	e002      	b.n	80039f8 <HAL_GPIO_DeInit+0x60>
  for(position = 0U; position < GPIO_NUMBER; position++)
 80039f2:	3301      	adds	r3, #1
 80039f4:	2b10      	cmp	r3, #16
 80039f6:	d068      	beq.n	8003aca <HAL_GPIO_DeInit+0x132>
    ioposition = 0x01U << position;
 80039f8:	fa0c f203 	lsl.w	r2, ip, r3
    if(iocurrent == ioposition)
 80039fc:	ea32 0106 	bics.w	r1, r2, r6
    iocurrent = (GPIO_Pin) & ioposition;
 8003a00:	ea02 0506 	and.w	r5, r2, r6
    if(iocurrent == ioposition)
 8003a04:	d1f5      	bne.n	80039f2 <HAL_GPIO_DeInit+0x5a>
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003a06:	f023 0003 	bic.w	r0, r3, #3
 8003a0a:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8003a0e:	f500 309c 	add.w	r0, r0, #79872	; 0x13800
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003a12:	f003 0103 	and.w	r1, r3, #3
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003a16:	6887      	ldr	r7, [r0, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003a18:	0089      	lsls	r1, r1, #2
 8003a1a:	fa09 f801 	lsl.w	r8, r9, r1
 8003a1e:	ea08 0707 	and.w	r7, r8, r7
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003a22:	455c      	cmp	r4, fp
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003a24:	9701      	str	r7, [sp, #4]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8003a26:	d053      	beq.n	8003ad0 <HAL_GPIO_DeInit+0x138>
 8003a28:	4f31      	ldr	r7, [pc, #196]	; (8003af0 <HAL_GPIO_DeInit+0x158>)
 8003a2a:	42bc      	cmp	r4, r7
 8003a2c:	d052      	beq.n	8003ad4 <HAL_GPIO_DeInit+0x13c>
 8003a2e:	4f31      	ldr	r7, [pc, #196]	; (8003af4 <HAL_GPIO_DeInit+0x15c>)
 8003a30:	42bc      	cmp	r4, r7
 8003a32:	d052      	beq.n	8003ada <HAL_GPIO_DeInit+0x142>
 8003a34:	4f30      	ldr	r7, [pc, #192]	; (8003af8 <HAL_GPIO_DeInit+0x160>)
 8003a36:	42bc      	cmp	r4, r7
 8003a38:	d053      	beq.n	8003ae2 <HAL_GPIO_DeInit+0x14a>
 8003a3a:	4f30      	ldr	r7, [pc, #192]	; (8003afc <HAL_GPIO_DeInit+0x164>)
 8003a3c:	42bc      	cmp	r4, r7
 8003a3e:	bf14      	ite	ne
 8003a40:	2707      	movne	r7, #7
 8003a42:	2704      	moveq	r7, #4
 8003a44:	fa07 f101 	lsl.w	r1, r7, r1
 8003a48:	9f01      	ldr	r7, [sp, #4]
 8003a4a:	428f      	cmp	r7, r1
 8003a4c:	d11b      	bne.n	8003a86 <HAL_GPIO_DeInit+0xee>
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003a4e:	f8de 1000 	ldr.w	r1, [lr]
 8003a52:	ea21 0105 	bic.w	r1, r1, r5
 8003a56:	f8ce 1000 	str.w	r1, [lr]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003a5a:	f8de 1004 	ldr.w	r1, [lr, #4]
 8003a5e:	ea21 0105 	bic.w	r1, r1, r5
 8003a62:	f8ce 1004 	str.w	r1, [lr, #4]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8003a66:	f8de 1008 	ldr.w	r1, [lr, #8]
 8003a6a:	ea21 0105 	bic.w	r1, r1, r5
 8003a6e:	f8ce 1008 	str.w	r1, [lr, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003a72:	f8de 100c 	ldr.w	r1, [lr, #12]
 8003a76:	ea21 0505 	bic.w	r5, r1, r5
 8003a7a:	f8ce 500c 	str.w	r5, [lr, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003a7e:	6881      	ldr	r1, [r0, #8]
 8003a80:	ea21 0108 	bic.w	r1, r1, r8
 8003a84:	6081      	str	r1, [r0, #8]
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a86:	6821      	ldr	r1, [r4, #0]
 8003a88:	005d      	lsls	r5, r3, #1
 8003a8a:	fa0a f505 	lsl.w	r5, sl, r5

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a8e:	08d8      	lsrs	r0, r3, #3
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003a90:	ea21 0105 	bic.w	r1, r1, r5
 8003a94:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8003a98:	6021      	str	r1, [r4, #0]
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a9a:	f003 0107 	and.w	r1, r3, #7
 8003a9e:	6a07      	ldr	r7, [r0, #32]
 8003aa0:	0089      	lsls	r1, r1, #2
 8003aa2:	fa09 f101 	lsl.w	r1, r9, r1
 8003aa6:	ea27 0101 	bic.w	r1, r7, r1
 8003aaa:	6201      	str	r1, [r0, #32]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003aac:	68e1      	ldr	r1, [r4, #12]
 8003aae:	ea21 0105 	bic.w	r1, r1, r5
 8003ab2:	60e1      	str	r1, [r4, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003ab4:	6861      	ldr	r1, [r4, #4]
 8003ab6:	ea21 0202 	bic.w	r2, r1, r2
 8003aba:	6062      	str	r2, [r4, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003abc:	68a2      	ldr	r2, [r4, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003abe:	3301      	adds	r3, #1
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ac0:	ea22 0505 	bic.w	r5, r2, r5
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ac4:	2b10      	cmp	r3, #16
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003ac6:	60a5      	str	r5, [r4, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003ac8:	d196      	bne.n	80039f8 <HAL_GPIO_DeInit+0x60>
    }
  }
}
 8003aca:	b003      	add	sp, #12
 8003acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003ad0:	2100      	movs	r1, #0
 8003ad2:	e7b9      	b.n	8003a48 <HAL_GPIO_DeInit+0xb0>
 8003ad4:	fa0c f101 	lsl.w	r1, ip, r1
 8003ad8:	e7b6      	b.n	8003a48 <HAL_GPIO_DeInit+0xb0>
 8003ada:	2702      	movs	r7, #2
 8003adc:	fa07 f101 	lsl.w	r1, r7, r1
 8003ae0:	e7b2      	b.n	8003a48 <HAL_GPIO_DeInit+0xb0>
 8003ae2:	fa0a f101 	lsl.w	r1, sl, r1
 8003ae6:	e7af      	b.n	8003a48 <HAL_GPIO_DeInit+0xb0>
 8003ae8:	40020000 	.word	0x40020000
 8003aec:	0800c2d8 	.word	0x0800c2d8
 8003af0:	40020400 	.word	0x40020400
 8003af4:	40020800 	.word	0x40020800
 8003af8:	40020c00 	.word	0x40020c00
 8003afc:	40021000 	.word	0x40021000
 8003b00:	40013c00 	.word	0x40013c00

08003b04 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b04:	b538      	push	{r3, r4, r5, lr}
 8003b06:	4605      	mov	r5, r0
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003b08:	460c      	mov	r4, r1
 8003b0a:	b129      	cbz	r1, 8003b18 <HAL_GPIO_ReadPin+0x14>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b0c:	692b      	ldr	r3, [r5, #16]
 8003b0e:	421c      	tst	r4, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8003b10:	bf14      	ite	ne
 8003b12:	2001      	movne	r0, #1
 8003b14:	2000      	moveq	r0, #0
 8003b16:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003b18:	4802      	ldr	r0, [pc, #8]	; (8003b24 <HAL_GPIO_ReadPin+0x20>)
 8003b1a:	f44f 71bd 	mov.w	r1, #378	; 0x17a
 8003b1e:	f7fe fc5d 	bl	80023dc <assert_failed>
 8003b22:	e7f3      	b.n	8003b0c <HAL_GPIO_ReadPin+0x8>
 8003b24:	0800c2d8 	.word	0x0800c2d8

08003b28 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b28:	b570      	push	{r4, r5, r6, lr}
 8003b2a:	4606      	mov	r6, r0
 8003b2c:	4615      	mov	r5, r2
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003b2e:	460c      	mov	r4, r1
 8003b30:	b161      	cbz	r1, 8003b4c <HAL_GPIO_WritePin+0x24>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003b32:	2d01      	cmp	r5, #1
 8003b34:	d803      	bhi.n	8003b3e <HAL_GPIO_WritePin+0x16>

  if(PinState != GPIO_PIN_RESET)
 8003b36:	b905      	cbnz	r5, 8003b3a <HAL_GPIO_WritePin+0x12>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b38:	0424      	lsls	r4, r4, #16
 8003b3a:	61b4      	str	r4, [r6, #24]
  }
}
 8003b3c:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8003b3e:	4806      	ldr	r0, [pc, #24]	; (8003b58 <HAL_GPIO_WritePin+0x30>)
 8003b40:	f44f 71ce 	mov.w	r1, #412	; 0x19c
 8003b44:	f7fe fc4a 	bl	80023dc <assert_failed>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b48:	61b4      	str	r4, [r6, #24]
}
 8003b4a:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003b4c:	4802      	ldr	r0, [pc, #8]	; (8003b58 <HAL_GPIO_WritePin+0x30>)
 8003b4e:	f240 119b 	movw	r1, #411	; 0x19b
 8003b52:	f7fe fc43 	bl	80023dc <assert_failed>
 8003b56:	e7ec      	b.n	8003b32 <HAL_GPIO_WritePin+0xa>
 8003b58:	0800c2d8 	.word	0x0800c2d8

08003b5c <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b5c:	b538      	push	{r3, r4, r5, lr}
 8003b5e:	4605      	mov	r5, r0
  uint32_t odr;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003b60:	460c      	mov	r4, r1
 8003b62:	b141      	cbz	r1, 8003b76 <HAL_GPIO_TogglePin+0x1a>

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003b64:	6969      	ldr	r1, [r5, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003b66:	ea04 0301 	and.w	r3, r4, r1
 8003b6a:	ea24 0401 	bic.w	r4, r4, r1
 8003b6e:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8003b72:	61ac      	str	r4, [r5, #24]
}
 8003b74:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8003b76:	4803      	ldr	r0, [pc, #12]	; (8003b84 <HAL_GPIO_TogglePin+0x28>)
 8003b78:	f44f 71da 	mov.w	r1, #436	; 0x1b4
 8003b7c:	f7fe fc2e 	bl	80023dc <assert_failed>
 8003b80:	e7f0      	b.n	8003b64 <HAL_GPIO_TogglePin+0x8>
 8003b82:	bf00      	nop
 8003b84:	0800c2d8 	.word	0x0800c2d8

08003b88 <HAL_GPIO_EXTI_IRQHandler>:
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003b88:	4a04      	ldr	r2, [pc, #16]	; (8003b9c <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8003b8a:	6951      	ldr	r1, [r2, #20]
 8003b8c:	4201      	tst	r1, r0
 8003b8e:	d100      	bne.n	8003b92 <HAL_GPIO_EXTI_IRQHandler+0xa>
 8003b90:	4770      	bx	lr
{
 8003b92:	b508      	push	{r3, lr}
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003b94:	6150      	str	r0, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003b96:	f7fe fd99 	bl	80026cc <HAL_GPIO_EXTI_Callback>
  }
}
 8003b9a:	bd08      	pop	{r3, pc}
 8003b9c:	40013c00 	.word	0x40013c00

08003ba0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>:
  * @param  Flag specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8003ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ba2:	4605      	mov	r5, r0
 8003ba4:	460e      	mov	r6, r1
 8003ba6:	4617      	mov	r7, r2
 8003ba8:	1c72      	adds	r2, r6, #1
{
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003baa:	682c      	ldr	r4, [r5, #0]
 8003bac:	d003      	beq.n	8003bb6 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x16>
 8003bae:	e009      	b.n	8003bc4 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x24>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bb0:	6963      	ldr	r3, [r4, #20]
 8003bb2:	055b      	lsls	r3, r3, #21
 8003bb4:	d424      	bmi.n	8003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bb6:	6963      	ldr	r3, [r4, #20]
 8003bb8:	43db      	mvns	r3, r3
 8003bba:	f013 0308 	ands.w	r3, r3, #8
 8003bbe:	d1f7      	bne.n	8003bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x10>

        return HAL_ERROR;
      }
    }
  }
  return HAL_OK;
 8003bc0:	4618      	mov	r0, r3
}
 8003bc2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bc4:	6963      	ldr	r3, [r4, #20]
 8003bc6:	43db      	mvns	r3, r3
 8003bc8:	f013 0308 	ands.w	r3, r3, #8
 8003bcc:	d0f8      	beq.n	8003bc0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x20>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003bce:	6963      	ldr	r3, [r4, #20]
 8003bd0:	0559      	lsls	r1, r3, #21
 8003bd2:	d415      	bmi.n	8003c00 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bd4:	f7fe fff4 	bl	8002bc0 <HAL_GetTick>
 8003bd8:	1bc0      	subs	r0, r0, r7
 8003bda:	4286      	cmp	r6, r0
 8003bdc:	d301      	bcc.n	8003be2 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x42>
 8003bde:	2e00      	cmp	r6, #0
 8003be0:	d1e2      	bne.n	8003ba8 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003be2:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8003be4:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003be6:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003be8:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bec:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bf0:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003bf2:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bf6:	f043 0320 	orr.w	r3, r3, #32
 8003bfa:	642b      	str	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8003bfc:	2001      	movs	r0, #1
}
 8003bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c00:	6823      	ldr	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c02:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c04:	f46f 6080 	mvn.w	r0, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c08:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c0c:	2120      	movs	r1, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c0e:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c10:	6160      	str	r0, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c12:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c14:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c18:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c1c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003c1e:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c22:	f043 0304 	orr.w	r3, r3, #4
 8003c26:	642b      	str	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8003c28:	2001      	movs	r0, #1
}
 8003c2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003c2c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>:
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
 8003c2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c2e:	4605      	mov	r5, r0
 8003c30:	460e      	mov	r6, r1
 8003c32:	4617      	mov	r7, r2
 8003c34:	1c72      	adds	r2, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c36:	682c      	ldr	r4, [r5, #0]
 8003c38:	d003      	beq.n	8003c42 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x16>
 8003c3a:	e009      	b.n	8003c50 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x24>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c3c:	6963      	ldr	r3, [r4, #20]
 8003c3e:	055b      	lsls	r3, r3, #21
 8003c40:	d424      	bmi.n	8003c8c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x60>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c42:	6963      	ldr	r3, [r4, #20]
 8003c44:	43db      	mvns	r3, r3
 8003c46:	f013 0302 	ands.w	r3, r3, #2
 8003c4a:	d1f7      	bne.n	8003c3c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x10>
  return HAL_OK;
 8003c4c:	4618      	mov	r0, r3
}
 8003c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c50:	6963      	ldr	r3, [r4, #20]
 8003c52:	43db      	mvns	r3, r3
 8003c54:	f013 0302 	ands.w	r3, r3, #2
 8003c58:	d0f8      	beq.n	8003c4c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x20>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c5a:	6963      	ldr	r3, [r4, #20]
 8003c5c:	0559      	lsls	r1, r3, #21
 8003c5e:	d415      	bmi.n	8003c8c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x60>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c60:	f7fe ffae 	bl	8002bc0 <HAL_GetTick>
 8003c64:	1bc0      	subs	r0, r0, r7
 8003c66:	4286      	cmp	r6, r0
 8003c68:	d301      	bcc.n	8003c6e <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x42>
 8003c6a:	2e00      	cmp	r6, #0
 8003c6c:	d1e2      	bne.n	8003c34 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1+0x8>
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c6e:	2200      	movs	r2, #0
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c70:	2320      	movs	r3, #32
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c72:	632a      	str	r2, [r5, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c74:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c78:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c7c:	6c2b      	ldr	r3, [r5, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003c7e:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c82:	f043 0320 	orr.w	r3, r3, #32
 8003c86:	642b      	str	r3, [r5, #64]	; 0x40
        return HAL_ERROR;
 8003c88:	2001      	movs	r0, #1
}
 8003c8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c8c:	6823      	ldr	r3, [r4, #0]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c8e:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c90:	f46f 6080 	mvn.w	r0, #1024	; 0x400
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c94:	f443 7300 	orr.w	r3, r3, #512	; 0x200
      hi2c->State               = HAL_I2C_STATE_READY;
 8003c98:	2120      	movs	r1, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c9a:	6023      	str	r3, [r4, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c9c:	6160      	str	r0, [r4, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003c9e:	632a      	str	r2, [r5, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ca0:	f885 103d 	strb.w	r1, [r5, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ca4:	f885 203e 	strb.w	r2, [r5, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003ca8:	6c2b      	ldr	r3, [r5, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8003caa:	f885 203c 	strb.w	r2, [r5, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003cae:	f043 0304 	orr.w	r3, r3, #4
 8003cb2:	642b      	str	r3, [r5, #64]	; 0x40
      return HAL_ERROR;
 8003cb4:	2001      	movs	r0, #1
}
 8003cb6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003cb8 <I2C_RequestMemoryWrite>:
{
 8003cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003cbc:	4604      	mov	r4, r0
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cbe:	6800      	ldr	r0, [r0, #0]
{
 8003cc0:	b082      	sub	sp, #8
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cc2:	6807      	ldr	r7, [r0, #0]
{
 8003cc4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8003cc6:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cca:	f447 7780 	orr.w	r7, r7, #256	; 0x100
{
 8003cce:	460d      	mov	r5, r1
 8003cd0:	4690      	mov	r8, r2
 8003cd2:	469a      	mov	sl, r3
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003cd4:	6007      	str	r7, [r0, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8003cd6:	1c72      	adds	r2, r6, #1
 8003cd8:	d111      	bne.n	8003cfe <I2C_RequestMemoryWrite+0x46>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cda:	6943      	ldr	r3, [r0, #20]
 8003cdc:	07db      	lsls	r3, r3, #31
 8003cde:	d5fc      	bpl.n	8003cda <I2C_RequestMemoryWrite+0x22>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ce0:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8003ce4:	6105      	str	r5, [r0, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ce6:	464a      	mov	r2, r9
 8003ce8:	4631      	mov	r1, r6
 8003cea:	4620      	mov	r0, r4
 8003cec:	f7ff ff9e 	bl	8003c2c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
 8003cf0:	4605      	mov	r5, r0
 8003cf2:	b180      	cbz	r0, 8003d16 <I2C_RequestMemoryWrite+0x5e>
      return HAL_ERROR;
 8003cf4:	2501      	movs	r5, #1
}
 8003cf6:	4628      	mov	r0, r5
 8003cf8:	b002      	add	sp, #8
 8003cfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003cfe:	6943      	ldr	r3, [r0, #20]
 8003d00:	07df      	lsls	r7, r3, #31
 8003d02:	d4ed      	bmi.n	8003ce0 <I2C_RequestMemoryWrite+0x28>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d04:	f7fe ff5c 	bl	8002bc0 <HAL_GetTick>
 8003d08:	eba0 0009 	sub.w	r0, r0, r9
 8003d0c:	4286      	cmp	r6, r0
 8003d0e:	d32a      	bcc.n	8003d66 <I2C_RequestMemoryWrite+0xae>
 8003d10:	b34e      	cbz	r6, 8003d66 <I2C_RequestMemoryWrite+0xae>
 8003d12:	6820      	ldr	r0, [r4, #0]
 8003d14:	e7df      	b.n	8003cd6 <I2C_RequestMemoryWrite+0x1e>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003d16:	6823      	ldr	r3, [r4, #0]
 8003d18:	9001      	str	r0, [sp, #4]
 8003d1a:	695a      	ldr	r2, [r3, #20]
 8003d1c:	9201      	str	r2, [sp, #4]
 8003d1e:	699a      	ldr	r2, [r3, #24]
 8003d20:	9201      	str	r2, [sp, #4]
 8003d22:	9a01      	ldr	r2, [sp, #4]
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d24:	1c72      	adds	r2, r6, #1
 8003d26:	d14d      	bne.n	8003dc4 <I2C_RequestMemoryWrite+0x10c>
 8003d28:	695a      	ldr	r2, [r3, #20]
 8003d2a:	0617      	lsls	r7, r2, #24
 8003d2c:	d434      	bmi.n	8003d98 <I2C_RequestMemoryWrite+0xe0>
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003d2e:	695a      	ldr	r2, [r3, #20]
 8003d30:	0550      	lsls	r0, r2, #21
 8003d32:	d5f9      	bpl.n	8003d28 <I2C_RequestMemoryWrite+0x70>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d34:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d36:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d3a:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d3c:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003d3e:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003d40:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d44:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d48:	6c23      	ldr	r3, [r4, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003d4a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003d4e:	f043 0304 	orr.w	r3, r3, #4
 8003d52:	6423      	str	r3, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d54:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003d56:	2b04      	cmp	r3, #4
 8003d58:	d1cc      	bne.n	8003cf4 <I2C_RequestMemoryWrite+0x3c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d5a:	6822      	ldr	r2, [r4, #0]
 8003d5c:	6813      	ldr	r3, [r2, #0]
 8003d5e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003d62:	6013      	str	r3, [r2, #0]
 8003d64:	e7c6      	b.n	8003cf4 <I2C_RequestMemoryWrite+0x3c>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003d66:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003d68:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003d6a:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003d6c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003d70:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d74:	6c23      	ldr	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d76:	6821      	ldr	r1, [r4, #0]
        __HAL_UNLOCK(hi2c);
 8003d78:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003d7c:	f043 0320 	orr.w	r3, r3, #32
 8003d80:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003d82:	680b      	ldr	r3, [r1, #0]
 8003d84:	05d9      	lsls	r1, r3, #23
 8003d86:	d502      	bpl.n	8003d8e <I2C_RequestMemoryWrite+0xd6>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003d88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003d8c:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8003d8e:	2503      	movs	r5, #3
}
 8003d90:	4628      	mov	r0, r5
 8003d92:	b002      	add	sp, #8
 8003d94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003d98:	f1ba 0f01 	cmp.w	sl, #1
 8003d9c:	d106      	bne.n	8003dac <I2C_RequestMemoryWrite+0xf4>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003d9e:	fa5f f288 	uxtb.w	r2, r8
}
 8003da2:	4628      	mov	r0, r5
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003da4:	611a      	str	r2, [r3, #16]
}
 8003da6:	b002      	add	sp, #8
 8003da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003dac:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8003db0:	611a      	str	r2, [r3, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003db2:	1c77      	adds	r7, r6, #1
 8003db4:	d115      	bne.n	8003de2 <I2C_RequestMemoryWrite+0x12a>
 8003db6:	695a      	ldr	r2, [r3, #20]
 8003db8:	0610      	lsls	r0, r2, #24
 8003dba:	d4f0      	bmi.n	8003d9e <I2C_RequestMemoryWrite+0xe6>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003dbc:	695a      	ldr	r2, [r3, #20]
 8003dbe:	0551      	lsls	r1, r2, #21
 8003dc0:	d5f9      	bpl.n	8003db6 <I2C_RequestMemoryWrite+0xfe>
 8003dc2:	e7b7      	b.n	8003d34 <I2C_RequestMemoryWrite+0x7c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003dc4:	695a      	ldr	r2, [r3, #20]
 8003dc6:	0611      	lsls	r1, r2, #24
 8003dc8:	d4e6      	bmi.n	8003d98 <I2C_RequestMemoryWrite+0xe0>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003dca:	695a      	ldr	r2, [r3, #20]
 8003dcc:	0551      	lsls	r1, r2, #21
 8003dce:	d4b1      	bmi.n	8003d34 <I2C_RequestMemoryWrite+0x7c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dd0:	f7fe fef6 	bl	8002bc0 <HAL_GetTick>
 8003dd4:	eba0 0009 	sub.w	r0, r0, r9
 8003dd8:	4286      	cmp	r6, r0
 8003dda:	d311      	bcc.n	8003e00 <I2C_RequestMemoryWrite+0x148>
 8003ddc:	b186      	cbz	r6, 8003e00 <I2C_RequestMemoryWrite+0x148>
 8003dde:	6823      	ldr	r3, [r4, #0]
 8003de0:	e7a0      	b.n	8003d24 <I2C_RequestMemoryWrite+0x6c>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003de2:	695a      	ldr	r2, [r3, #20]
 8003de4:	0612      	lsls	r2, r2, #24
 8003de6:	d4da      	bmi.n	8003d9e <I2C_RequestMemoryWrite+0xe6>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003de8:	695a      	ldr	r2, [r3, #20]
 8003dea:	0552      	lsls	r2, r2, #21
 8003dec:	d4a2      	bmi.n	8003d34 <I2C_RequestMemoryWrite+0x7c>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003dee:	f7fe fee7 	bl	8002bc0 <HAL_GetTick>
 8003df2:	eba0 0009 	sub.w	r0, r0, r9
 8003df6:	4286      	cmp	r6, r0
 8003df8:	d302      	bcc.n	8003e00 <I2C_RequestMemoryWrite+0x148>
 8003dfa:	b10e      	cbz	r6, 8003e00 <I2C_RequestMemoryWrite+0x148>
 8003dfc:	6823      	ldr	r3, [r4, #0]
 8003dfe:	e7d8      	b.n	8003db2 <I2C_RequestMemoryWrite+0xfa>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003e00:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e02:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003e04:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003e06:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003e0a:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e0e:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003e10:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003e14:	f043 0320 	orr.w	r3, r3, #32
 8003e18:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8003e1a:	e79b      	b.n	8003d54 <I2C_RequestMemoryWrite+0x9c>

08003e1c <I2C_RequestMemoryRead>:
{
 8003e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e20:	4604      	mov	r4, r0
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003e22:	6800      	ldr	r0, [r0, #0]
 8003e24:	6807      	ldr	r7, [r0, #0]
 8003e26:	f447 6780 	orr.w	r7, r7, #1024	; 0x400
 8003e2a:	6007      	str	r7, [r0, #0]
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e2c:	6805      	ldr	r5, [r0, #0]
{
 8003e2e:	b082      	sub	sp, #8
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e30:	f445 7580 	orr.w	r5, r5, #256	; 0x100
{
 8003e34:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8003e36:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e3a:	6005      	str	r5, [r0, #0]
{
 8003e3c:	468a      	mov	sl, r1
 8003e3e:	4617      	mov	r7, r2
 8003e40:	4698      	mov	r8, r3
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8003e42:	1c73      	adds	r3, r6, #1
 8003e44:	d111      	bne.n	8003e6a <I2C_RequestMemoryRead+0x4e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e46:	6943      	ldr	r3, [r0, #20]
 8003e48:	07dd      	lsls	r5, r3, #31
 8003e4a:	d5fc      	bpl.n	8003e46 <I2C_RequestMemoryRead+0x2a>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e4c:	f00a 03fe 	and.w	r3, sl, #254	; 0xfe
 8003e50:	6103      	str	r3, [r0, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e52:	464a      	mov	r2, r9
 8003e54:	4631      	mov	r1, r6
 8003e56:	4620      	mov	r0, r4
 8003e58:	f7ff fee8 	bl	8003c2c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003e5c:	fa5f fa8a 	uxtb.w	sl, sl
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003e60:	b178      	cbz	r0, 8003e82 <I2C_RequestMemoryRead+0x66>
    return HAL_ERROR;
 8003e62:	2001      	movs	r0, #1
}
 8003e64:	b002      	add	sp, #8
 8003e66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003e6a:	6943      	ldr	r3, [r0, #20]
 8003e6c:	07d9      	lsls	r1, r3, #31
 8003e6e:	d4ed      	bmi.n	8003e4c <I2C_RequestMemoryRead+0x30>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e70:	f7fe fea6 	bl	8002bc0 <HAL_GetTick>
 8003e74:	eba0 0009 	sub.w	r0, r0, r9
 8003e78:	4286      	cmp	r6, r0
 8003e7a:	d32a      	bcc.n	8003ed2 <I2C_RequestMemoryRead+0xb6>
 8003e7c:	b34e      	cbz	r6, 8003ed2 <I2C_RequestMemoryRead+0xb6>
 8003e7e:	6820      	ldr	r0, [r4, #0]
 8003e80:	e7df      	b.n	8003e42 <I2C_RequestMemoryRead+0x26>
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003e82:	6825      	ldr	r5, [r4, #0]
 8003e84:	9001      	str	r0, [sp, #4]
 8003e86:	696b      	ldr	r3, [r5, #20]
 8003e88:	9301      	str	r3, [sp, #4]
 8003e8a:	69ab      	ldr	r3, [r5, #24]
 8003e8c:	9301      	str	r3, [sp, #4]
 8003e8e:	9b01      	ldr	r3, [sp, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003e90:	1c73      	adds	r3, r6, #1
 8003e92:	d171      	bne.n	8003f78 <I2C_RequestMemoryRead+0x15c>
 8003e94:	696b      	ldr	r3, [r5, #20]
 8003e96:	0618      	lsls	r0, r3, #24
 8003e98:	d433      	bmi.n	8003f02 <I2C_RequestMemoryRead+0xe6>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003e9a:	696b      	ldr	r3, [r5, #20]
 8003e9c:	0559      	lsls	r1, r3, #21
 8003e9e:	d5f9      	bpl.n	8003e94 <I2C_RequestMemoryRead+0x78>
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ea0:	2200      	movs	r2, #0
    hi2c->State               = HAL_I2C_STATE_READY;
 8003ea2:	2320      	movs	r3, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003ea4:	f46f 6180 	mvn.w	r1, #1024	; 0x400
 8003ea8:	6169      	str	r1, [r5, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 8003eaa:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003eac:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003eb0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003eb4:	6c23      	ldr	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 8003eb6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003eba:	f043 0304 	orr.w	r3, r3, #4
 8003ebe:	6423      	str	r3, [r4, #64]	; 0x40
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003ec0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003ec2:	2b04      	cmp	r3, #4
 8003ec4:	d1cd      	bne.n	8003e62 <I2C_RequestMemoryRead+0x46>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ec6:	6822      	ldr	r2, [r4, #0]
 8003ec8:	6813      	ldr	r3, [r2, #0]
 8003eca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003ece:	6013      	str	r3, [r2, #0]
 8003ed0:	e7c7      	b.n	8003e62 <I2C_RequestMemoryRead+0x46>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003ed2:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003ed4:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003ed6:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003ed8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003edc:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ee0:	6c23      	ldr	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003ee2:	6821      	ldr	r1, [r4, #0]
        __HAL_UNLOCK(hi2c);
 8003ee4:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ee8:	f043 0320 	orr.w	r3, r3, #32
 8003eec:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003eee:	680b      	ldr	r3, [r1, #0]
 8003ef0:	05d8      	lsls	r0, r3, #23
 8003ef2:	d502      	bpl.n	8003efa <I2C_RequestMemoryRead+0xde>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ef4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ef8:	6423      	str	r3, [r4, #64]	; 0x40
    return HAL_TIMEOUT;
 8003efa:	2003      	movs	r0, #3
}
 8003efc:	b002      	add	sp, #8
 8003efe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f02:	f1b8 0f01 	cmp.w	r8, #1
 8003f06:	d10a      	bne.n	8003f1e <I2C_RequestMemoryRead+0x102>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f08:	b2ff      	uxtb	r7, r7
 8003f0a:	612f      	str	r7, [r5, #16]
 8003f0c:	1c71      	adds	r1, r6, #1
 8003f0e:	d142      	bne.n	8003f96 <I2C_RequestMemoryRead+0x17a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f10:	696b      	ldr	r3, [r5, #20]
 8003f12:	061a      	lsls	r2, r3, #24
 8003f14:	d40e      	bmi.n	8003f34 <I2C_RequestMemoryRead+0x118>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f16:	696b      	ldr	r3, [r5, #20]
 8003f18:	055b      	lsls	r3, r3, #21
 8003f1a:	d5f9      	bpl.n	8003f10 <I2C_RequestMemoryRead+0xf4>
 8003f1c:	e7c0      	b.n	8003ea0 <I2C_RequestMemoryRead+0x84>
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f1e:	0a3b      	lsrs	r3, r7, #8
 8003f20:	612b      	str	r3, [r5, #16]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f22:	1c70      	adds	r0, r6, #1
 8003f24:	d147      	bne.n	8003fb6 <I2C_RequestMemoryRead+0x19a>
 8003f26:	696b      	ldr	r3, [r5, #20]
 8003f28:	0619      	lsls	r1, r3, #24
 8003f2a:	d4ed      	bmi.n	8003f08 <I2C_RequestMemoryRead+0xec>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f2c:	696b      	ldr	r3, [r5, #20]
 8003f2e:	055a      	lsls	r2, r3, #21
 8003f30:	d5f9      	bpl.n	8003f26 <I2C_RequestMemoryRead+0x10a>
 8003f32:	e7b5      	b.n	8003ea0 <I2C_RequestMemoryRead+0x84>
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003f34:	682b      	ldr	r3, [r5, #0]
 8003f36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f3a:	602b      	str	r3, [r5, #0]
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8003f3c:	1c71      	adds	r1, r6, #1
 8003f3e:	d10e      	bne.n	8003f5e <I2C_RequestMemoryRead+0x142>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f40:	696b      	ldr	r3, [r5, #20]
 8003f42:	07da      	lsls	r2, r3, #31
 8003f44:	d5fc      	bpl.n	8003f40 <I2C_RequestMemoryRead+0x124>
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003f46:	f04a 0101 	orr.w	r1, sl, #1
 8003f4a:	6129      	str	r1, [r5, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003f4c:	464a      	mov	r2, r9
 8003f4e:	4631      	mov	r1, r6
 8003f50:	4620      	mov	r0, r4
 8003f52:	f7ff fe6b 	bl	8003c2c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
    return HAL_TIMEOUT;
 8003f56:	3800      	subs	r0, #0
 8003f58:	bf18      	it	ne
 8003f5a:	2001      	movne	r0, #1
 8003f5c:	e782      	b.n	8003e64 <I2C_RequestMemoryRead+0x48>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f5e:	696b      	ldr	r3, [r5, #20]
 8003f60:	07db      	lsls	r3, r3, #31
 8003f62:	d4f0      	bmi.n	8003f46 <I2C_RequestMemoryRead+0x12a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f64:	f7fe fe2c 	bl	8002bc0 <HAL_GetTick>
 8003f68:	eba0 0009 	sub.w	r0, r0, r9
 8003f6c:	4286      	cmp	r6, r0
 8003f6e:	d3b0      	bcc.n	8003ed2 <I2C_RequestMemoryRead+0xb6>
 8003f70:	2e00      	cmp	r6, #0
 8003f72:	d0ae      	beq.n	8003ed2 <I2C_RequestMemoryRead+0xb6>
 8003f74:	6825      	ldr	r5, [r4, #0]
 8003f76:	e7e1      	b.n	8003f3c <I2C_RequestMemoryRead+0x120>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f78:	696b      	ldr	r3, [r5, #20]
 8003f7a:	061a      	lsls	r2, r3, #24
 8003f7c:	d4c1      	bmi.n	8003f02 <I2C_RequestMemoryRead+0xe6>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f7e:	696b      	ldr	r3, [r5, #20]
 8003f80:	055a      	lsls	r2, r3, #21
 8003f82:	d48d      	bmi.n	8003ea0 <I2C_RequestMemoryRead+0x84>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f84:	f7fe fe1c 	bl	8002bc0 <HAL_GetTick>
 8003f88:	eba0 0009 	sub.w	r0, r0, r9
 8003f8c:	4286      	cmp	r6, r0
 8003f8e:	d322      	bcc.n	8003fd6 <I2C_RequestMemoryRead+0x1ba>
 8003f90:	b30e      	cbz	r6, 8003fd6 <I2C_RequestMemoryRead+0x1ba>
 8003f92:	6825      	ldr	r5, [r4, #0]
 8003f94:	e77c      	b.n	8003e90 <I2C_RequestMemoryRead+0x74>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003f96:	696b      	ldr	r3, [r5, #20]
 8003f98:	061f      	lsls	r7, r3, #24
 8003f9a:	d4cb      	bmi.n	8003f34 <I2C_RequestMemoryRead+0x118>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003f9c:	696b      	ldr	r3, [r5, #20]
 8003f9e:	0558      	lsls	r0, r3, #21
 8003fa0:	f53f af7e 	bmi.w	8003ea0 <I2C_RequestMemoryRead+0x84>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fa4:	f7fe fe0c 	bl	8002bc0 <HAL_GetTick>
 8003fa8:	eba0 0009 	sub.w	r0, r0, r9
 8003fac:	4286      	cmp	r6, r0
 8003fae:	d312      	bcc.n	8003fd6 <I2C_RequestMemoryRead+0x1ba>
 8003fb0:	b18e      	cbz	r6, 8003fd6 <I2C_RequestMemoryRead+0x1ba>
 8003fb2:	6825      	ldr	r5, [r4, #0]
 8003fb4:	e7aa      	b.n	8003f0c <I2C_RequestMemoryRead+0xf0>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003fb6:	696b      	ldr	r3, [r5, #20]
 8003fb8:	061b      	lsls	r3, r3, #24
 8003fba:	d4a5      	bmi.n	8003f08 <I2C_RequestMemoryRead+0xec>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003fbc:	696b      	ldr	r3, [r5, #20]
 8003fbe:	055b      	lsls	r3, r3, #21
 8003fc0:	f53f af6e 	bmi.w	8003ea0 <I2C_RequestMemoryRead+0x84>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003fc4:	f7fe fdfc 	bl	8002bc0 <HAL_GetTick>
 8003fc8:	eba0 0009 	sub.w	r0, r0, r9
 8003fcc:	4286      	cmp	r6, r0
 8003fce:	d302      	bcc.n	8003fd6 <I2C_RequestMemoryRead+0x1ba>
 8003fd0:	b10e      	cbz	r6, 8003fd6 <I2C_RequestMemoryRead+0x1ba>
 8003fd2:	6825      	ldr	r5, [r4, #0]
 8003fd4:	e7a5      	b.n	8003f22 <I2C_RequestMemoryRead+0x106>
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003fd6:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 8003fd8:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003fda:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003fdc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003fe0:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003fe4:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8003fe6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003fea:	f043 0320 	orr.w	r3, r3, #32
 8003fee:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8003ff0:	e766      	b.n	8003ec0 <I2C_RequestMemoryRead+0xa4>
 8003ff2:	bf00      	nop

08003ff4 <HAL_I2C_Init>:
  if (hi2c == NULL)
 8003ff4:	2800      	cmp	r0, #0
 8003ff6:	f000 8135 	beq.w	8004264 <HAL_I2C_Init+0x270>
{
 8003ffa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8003ffc:	4a9a      	ldr	r2, [pc, #616]	; (8004268 <HAL_I2C_Init+0x274>)
 8003ffe:	6803      	ldr	r3, [r0, #0]
 8004000:	4293      	cmp	r3, r2
 8004002:	4604      	mov	r4, r0
 8004004:	d00c      	beq.n	8004020 <HAL_I2C_Init+0x2c>
 8004006:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800400a:	4293      	cmp	r3, r2
 800400c:	d008      	beq.n	8004020 <HAL_I2C_Init+0x2c>
 800400e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004012:	4293      	cmp	r3, r2
 8004014:	d004      	beq.n	8004020 <HAL_I2C_Init+0x2c>
 8004016:	4895      	ldr	r0, [pc, #596]	; (800426c <HAL_I2C_Init+0x278>)
 8004018:	f240 11bf 	movw	r1, #447	; 0x1bf
 800401c:	f7fe f9de 	bl	80023dc <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8004020:	6863      	ldr	r3, [r4, #4]
 8004022:	4a93      	ldr	r2, [pc, #588]	; (8004270 <HAL_I2C_Init+0x27c>)
 8004024:	3b01      	subs	r3, #1
 8004026:	4293      	cmp	r3, r2
 8004028:	f200 8103 	bhi.w	8004232 <HAL_I2C_Init+0x23e>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 800402c:	68a3      	ldr	r3, [r4, #8]
 800402e:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 8004032:	f040 80d9 	bne.w	80041e8 <HAL_I2C_Init+0x1f4>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8004036:	68e3      	ldr	r3, [r4, #12]
 8004038:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800403c:	f023 0303 	bic.w	r3, r3, #3
 8004040:	2b00      	cmp	r3, #0
 8004042:	f040 80de 	bne.w	8004202 <HAL_I2C_Init+0x20e>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8004046:	6923      	ldr	r3, [r4, #16]
 8004048:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800404c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004050:	d004      	beq.n	800405c <HAL_I2C_Init+0x68>
 8004052:	4886      	ldr	r0, [pc, #536]	; (800426c <HAL_I2C_Init+0x278>)
 8004054:	f240 11c3 	movw	r1, #451	; 0x1c3
 8004058:	f7fe f9c0 	bl	80023dc <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800405c:	6963      	ldr	r3, [r4, #20]
 800405e:	2b01      	cmp	r3, #1
 8004060:	f200 80d5 	bhi.w	800420e <HAL_I2C_Init+0x21a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8004064:	69a3      	ldr	r3, [r4, #24]
 8004066:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 800406a:	f040 80da 	bne.w	8004222 <HAL_I2C_Init+0x22e>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 800406e:	69e3      	ldr	r3, [r4, #28]
 8004070:	f033 0340 	bics.w	r3, r3, #64	; 0x40
 8004074:	d004      	beq.n	8004080 <HAL_I2C_Init+0x8c>
 8004076:	487d      	ldr	r0, [pc, #500]	; (800426c <HAL_I2C_Init+0x278>)
 8004078:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 800407c:	f7fe f9ae 	bl	80023dc <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8004080:	6a23      	ldr	r3, [r4, #32]
 8004082:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8004086:	f040 809d 	bne.w	80041c4 <HAL_I2C_Init+0x1d0>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800408a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800408e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8004092:	2b00      	cmp	r3, #0
 8004094:	f000 80a2 	beq.w	80041dc <HAL_I2C_Init+0x1e8>
  __HAL_I2C_DISABLE(hi2c);
 8004098:	6823      	ldr	r3, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 800409a:	2224      	movs	r2, #36	; 0x24
 800409c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80040a0:	681a      	ldr	r2, [r3, #0]
 80040a2:	f022 0201 	bic.w	r2, r2, #1
 80040a6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80040ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80040b0:	681a      	ldr	r2, [r3, #0]
 80040b2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80040b6:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80040b8:	f001 feda 	bl	8005e70 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80040bc:	6865      	ldr	r5, [r4, #4]
 80040be:	4b6d      	ldr	r3, [pc, #436]	; (8004274 <HAL_I2C_Init+0x280>)
 80040c0:	429d      	cmp	r5, r3
 80040c2:	d84e      	bhi.n	8004162 <HAL_I2C_Init+0x16e>
 80040c4:	4b6c      	ldr	r3, [pc, #432]	; (8004278 <HAL_I2C_Init+0x284>)
 80040c6:	4298      	cmp	r0, r3
 80040c8:	f240 80b1 	bls.w	800422e <HAL_I2C_Init+0x23a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040cc:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 80040ce:	4b6b      	ldr	r3, [pc, #428]	; (800427c <HAL_I2C_Init+0x288>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040d0:	6851      	ldr	r1, [r2, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80040d2:	fba3 6300 	umull	r6, r3, r3, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80040d6:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80040da:	ea41 4193 	orr.w	r1, r1, r3, lsr #18
 80040de:	6051      	str	r1, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80040e0:	6a11      	ldr	r1, [r2, #32]
  freqrange = I2C_FREQRANGE(pclk1);
 80040e2:	0c9b      	lsrs	r3, r3, #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80040e4:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 80040e8:	3301      	adds	r3, #1
 80040ea:	430b      	orrs	r3, r1
 80040ec:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80040ee:	69d1      	ldr	r1, [r2, #28]
 80040f0:	3801      	subs	r0, #1
 80040f2:	006b      	lsls	r3, r5, #1
 80040f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80040f8:	f640 70fc 	movw	r0, #4092	; 0xffc
 80040fc:	3301      	adds	r3, #1
 80040fe:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8004102:	4203      	tst	r3, r0
 8004104:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8004108:	f040 8099 	bne.w	800423e <HAL_I2C_Init+0x24a>
 800410c:	2304      	movs	r3, #4
 800410e:	430b      	orrs	r3, r1
 8004110:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004112:	e9d4 3507 	ldrd	r3, r5, [r4, #28]
 8004116:	6810      	ldr	r0, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004118:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800411a:	f020 00c0 	bic.w	r0, r0, #192	; 0xc0
 800411e:	432b      	orrs	r3, r5
 8004120:	4303      	orrs	r3, r0
 8004122:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004124:	6890      	ldr	r0, [r2, #8]
 8004126:	68e5      	ldr	r5, [r4, #12]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004128:	6963      	ldr	r3, [r4, #20]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800412a:	f420 4003 	bic.w	r0, r0, #33536	; 0x8300
 800412e:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
 8004132:	4329      	orrs	r1, r5
 8004134:	4301      	orrs	r1, r0
 8004136:	6091      	str	r1, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004138:	68d1      	ldr	r1, [r2, #12]
 800413a:	69a0      	ldr	r0, [r4, #24]
 800413c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8004140:	4303      	orrs	r3, r0
 8004142:	430b      	orrs	r3, r1
 8004144:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8004146:	6811      	ldr	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004148:	2300      	movs	r3, #0
  __HAL_I2C_ENABLE(hi2c);
 800414a:	f041 0101 	orr.w	r1, r1, #1
  hi2c->State = HAL_I2C_STATE_READY;
 800414e:	2520      	movs	r5, #32
  __HAL_I2C_ENABLE(hi2c);
 8004150:	6011      	str	r1, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004152:	6423      	str	r3, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004154:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004158:	6323      	str	r3, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800415a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  return HAL_OK;
 800415e:	4618      	mov	r0, r3
}
 8004160:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004162:	4b47      	ldr	r3, [pc, #284]	; (8004280 <HAL_I2C_Init+0x28c>)
 8004164:	4298      	cmp	r0, r3
 8004166:	d962      	bls.n	800422e <HAL_I2C_Init+0x23a>
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004168:	6822      	ldr	r2, [r4, #0]
  freqrange = I2C_FREQRANGE(pclk1);
 800416a:	4944      	ldr	r1, [pc, #272]	; (800427c <HAL_I2C_Init+0x288>)
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800416c:	6856      	ldr	r6, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800416e:	4f45      	ldr	r7, [pc, #276]	; (8004284 <HAL_I2C_Init+0x290>)
  freqrange = I2C_FREQRANGE(pclk1);
 8004170:	fba1 3100 	umull	r3, r1, r1, r0
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004174:	f026 063f 	bic.w	r6, r6, #63	; 0x3f
 8004178:	ea46 4691 	orr.w	r6, r6, r1, lsr #18
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800417c:	f44f 7396 	mov.w	r3, #300	; 0x12c
  freqrange = I2C_FREQRANGE(pclk1);
 8004180:	0c89      	lsrs	r1, r1, #18
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004182:	6056      	str	r6, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004184:	fb03 f301 	mul.w	r3, r3, r1
 8004188:	fba7 1303 	umull	r1, r3, r7, r3
 800418c:	6a11      	ldr	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800418e:	68a6      	ldr	r6, [r4, #8]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004190:	099b      	lsrs	r3, r3, #6
 8004192:	f021 013f 	bic.w	r1, r1, #63	; 0x3f
 8004196:	3301      	adds	r3, #1
 8004198:	430b      	orrs	r3, r1
 800419a:	6213      	str	r3, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800419c:	69d1      	ldr	r1, [r2, #28]
 800419e:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 80041a2:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 80041a6:	2e00      	cmp	r6, #0
 80041a8:	d14c      	bne.n	8004244 <HAL_I2C_Init+0x250>
 80041aa:	3801      	subs	r0, #1
 80041ac:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 80041b0:	fbb0 f3f3 	udiv	r3, r0, r3
 80041b4:	3301      	adds	r3, #1
 80041b6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d050      	beq.n	8004260 <HAL_I2C_Init+0x26c>
 80041be:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041c2:	e7a4      	b.n	800410e <HAL_I2C_Init+0x11a>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 80041c4:	4829      	ldr	r0, [pc, #164]	; (800426c <HAL_I2C_Init+0x278>)
 80041c6:	f240 11c7 	movw	r1, #455	; 0x1c7
 80041ca:	f7fe f907 	bl	80023dc <assert_failed>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041ce:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80041d2:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	f47f af5e 	bne.w	8004098 <HAL_I2C_Init+0xa4>
    hi2c->Lock = HAL_UNLOCKED;
 80041dc:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 80041e0:	4620      	mov	r0, r4
 80041e2:	f7fe f813 	bl	800220c <HAL_I2C_MspInit>
 80041e6:	e757      	b.n	8004098 <HAL_I2C_Init+0xa4>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 80041e8:	4820      	ldr	r0, [pc, #128]	; (800426c <HAL_I2C_Init+0x278>)
 80041ea:	f240 11c1 	movw	r1, #449	; 0x1c1
 80041ee:	f7fe f8f5 	bl	80023dc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 80041f2:	68e3      	ldr	r3, [r4, #12]
 80041f4:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80041f8:	f023 0303 	bic.w	r3, r3, #3
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f43f af22 	beq.w	8004046 <HAL_I2C_Init+0x52>
 8004202:	481a      	ldr	r0, [pc, #104]	; (800426c <HAL_I2C_Init+0x278>)
 8004204:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8004208:	f7fe f8e8 	bl	80023dc <assert_failed>
 800420c:	e71b      	b.n	8004046 <HAL_I2C_Init+0x52>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 800420e:	4817      	ldr	r0, [pc, #92]	; (800426c <HAL_I2C_Init+0x278>)
 8004210:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8004214:	f7fe f8e2 	bl	80023dc <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8004218:	69a3      	ldr	r3, [r4, #24]
 800421a:	f033 03fe 	bics.w	r3, r3, #254	; 0xfe
 800421e:	f43f af26 	beq.w	800406e <HAL_I2C_Init+0x7a>
 8004222:	4812      	ldr	r0, [pc, #72]	; (800426c <HAL_I2C_Init+0x278>)
 8004224:	f240 11c5 	movw	r1, #453	; 0x1c5
 8004228:	f7fe f8d8 	bl	80023dc <assert_failed>
 800422c:	e71f      	b.n	800406e <HAL_I2C_Init+0x7a>
    return HAL_ERROR;
 800422e:	2001      	movs	r0, #1
}
 8004230:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8004232:	480e      	ldr	r0, [pc, #56]	; (800426c <HAL_I2C_Init+0x278>)
 8004234:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8004238:	f7fe f8d0 	bl	80023dc <assert_failed>
 800423c:	e6f6      	b.n	800402c <HAL_I2C_Init+0x38>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800423e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004242:	e764      	b.n	800410e <HAL_I2C_Init+0x11a>
 8004244:	eb05 0385 	add.w	r3, r5, r5, lsl #2
 8004248:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800424c:	3801      	subs	r0, #1
 800424e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004252:	3301      	adds	r3, #1
 8004254:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004258:	b113      	cbz	r3, 8004260 <HAL_I2C_Init+0x26c>
 800425a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800425e:	e756      	b.n	800410e <HAL_I2C_Init+0x11a>
 8004260:	2301      	movs	r3, #1
 8004262:	e754      	b.n	800410e <HAL_I2C_Init+0x11a>
    return HAL_ERROR;
 8004264:	2001      	movs	r0, #1
}
 8004266:	4770      	bx	lr
 8004268:	40005400 	.word	0x40005400
 800426c:	0800c314 	.word	0x0800c314
 8004270:	00061a7f 	.word	0x00061a7f
 8004274:	000186a0 	.word	0x000186a0
 8004278:	001e847f 	.word	0x001e847f
 800427c:	431bde83 	.word	0x431bde83
 8004280:	003d08ff 	.word	0x003d08ff
 8004284:	10624dd3 	.word	0x10624dd3

08004288 <HAL_I2C_Master_Transmit>:
{
 8004288:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800428c:	4604      	mov	r4, r0
 800428e:	b082      	sub	sp, #8
 8004290:	469a      	mov	sl, r3
 8004292:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8004294:	4688      	mov	r8, r1
 8004296:	4691      	mov	r9, r2
  uint32_t tickstart = HAL_GetTick();
 8004298:	f7fe fc92 	bl	8002bc0 <HAL_GetTick>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800429c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80042a0:	2b20      	cmp	r3, #32
 80042a2:	d005      	beq.n	80042b0 <HAL_I2C_Master_Transmit+0x28>
      return HAL_BUSY;
 80042a4:	f04f 0802 	mov.w	r8, #2
}
 80042a8:	4640      	mov	r0, r8
 80042aa:	b002      	add	sp, #8
 80042ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80042b0:	4607      	mov	r7, r0
 80042b2:	e005      	b.n	80042c0 <HAL_I2C_Master_Transmit+0x38>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042b4:	f7fe fc84 	bl	8002bc0 <HAL_GetTick>
 80042b8:	1bc0      	subs	r0, r0, r7
 80042ba:	2819      	cmp	r0, #25
 80042bc:	f200 80f7 	bhi.w	80044ae <HAL_I2C_Master_Transmit+0x226>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042c0:	6823      	ldr	r3, [r4, #0]
 80042c2:	699d      	ldr	r5, [r3, #24]
 80042c4:	43ed      	mvns	r5, r5
 80042c6:	f015 0502 	ands.w	r5, r5, #2
 80042ca:	d0f3      	beq.n	80042b4 <HAL_I2C_Master_Transmit+0x2c>
    __HAL_LOCK(hi2c);
 80042cc:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 80042d0:	2a01      	cmp	r2, #1
 80042d2:	d0e7      	beq.n	80042a4 <HAL_I2C_Master_Transmit+0x1c>
 80042d4:	2201      	movs	r2, #1
 80042d6:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80042da:	681a      	ldr	r2, [r3, #0]
 80042dc:	07d2      	lsls	r2, r2, #31
 80042de:	d574      	bpl.n	80043ca <HAL_I2C_Master_Transmit+0x142>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042e0:	681a      	ldr	r2, [r3, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042e2:	488c      	ldr	r0, [pc, #560]	; (8004514 <HAL_I2C_Master_Transmit+0x28c>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80042e4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042e8:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80042ea:	2221      	movs	r2, #33	; 0x21
 80042ec:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80042f0:	2210      	movs	r2, #16
 80042f2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80042f6:	2200      	movs	r2, #0
 80042f8:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 80042fa:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042fe:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004300:	62e0      	str	r0, [r4, #44]	; 0x2c
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004302:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    hi2c->pBuffPtr    = pData;
 8004304:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004308:	2a08      	cmp	r2, #8
    hi2c->XferSize    = hi2c->XferCount;
 800430a:	8521      	strh	r1, [r4, #40]	; 0x28
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800430c:	d006      	beq.n	800431c <HAL_I2C_Master_Transmit+0x94>
 800430e:	2a01      	cmp	r2, #1
 8004310:	d004      	beq.n	800431c <HAL_I2C_Master_Transmit+0x94>
 8004312:	4282      	cmp	r2, r0
 8004314:	d002      	beq.n	800431c <HAL_I2C_Master_Transmit+0x94>
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8004316:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8004318:	2a12      	cmp	r2, #18
 800431a:	d103      	bne.n	8004324 <HAL_I2C_Master_Transmit+0x9c>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800431c:	681a      	ldr	r2, [r3, #0]
 800431e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004322:	601a      	str	r2, [r3, #0]
 8004324:	1c75      	adds	r5, r6, #1
 8004326:	d142      	bne.n	80043ae <HAL_I2C_Master_Transmit+0x126>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004328:	695a      	ldr	r2, [r3, #20]
 800432a:	07d0      	lsls	r0, r2, #31
 800432c:	d5fc      	bpl.n	8004328 <HAL_I2C_Master_Transmit+0xa0>
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800432e:	6922      	ldr	r2, [r4, #16]
 8004330:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8004334:	d14e      	bne.n	80043d4 <HAL_I2C_Master_Transmit+0x14c>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004336:	f008 01fe 	and.w	r1, r8, #254	; 0xfe
 800433a:	6119      	str	r1, [r3, #16]
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800433c:	463a      	mov	r2, r7
 800433e:	4631      	mov	r1, r6
 8004340:	4620      	mov	r0, r4
 8004342:	f7ff fc73 	bl	8003c2c <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.1>
 8004346:	4680      	mov	r8, r0
 8004348:	2800      	cmp	r0, #0
 800434a:	d12a      	bne.n	80043a2 <HAL_I2C_Master_Transmit+0x11a>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800434c:	6823      	ldr	r3, [r4, #0]
 800434e:	9001      	str	r0, [sp, #4]
 8004350:	695a      	ldr	r2, [r3, #20]
 8004352:	9201      	str	r2, [sp, #4]
 8004354:	6999      	ldr	r1, [r3, #24]
    while (hi2c->XferSize > 0U)
 8004356:	8d22      	ldrh	r2, [r4, #40]	; 0x28
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004358:	9101      	str	r1, [sp, #4]
 800435a:	9901      	ldr	r1, [sp, #4]
    while (hi2c->XferSize > 0U)
 800435c:	2a00      	cmp	r2, #0
 800435e:	d07a      	beq.n	8004456 <HAL_I2C_Master_Transmit+0x1ce>
 8004360:	1c75      	adds	r5, r6, #1
 8004362:	f040 8085 	bne.w	8004470 <HAL_I2C_Master_Transmit+0x1e8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004366:	695a      	ldr	r2, [r3, #20]
 8004368:	0610      	lsls	r0, r2, #24
 800436a:	d446      	bmi.n	80043fa <HAL_I2C_Master_Transmit+0x172>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800436c:	695a      	ldr	r2, [r3, #20]
 800436e:	0551      	lsls	r1, r2, #21
 8004370:	d5f9      	bpl.n	8004366 <HAL_I2C_Master_Transmit+0xde>
    hi2c->PreviousState       = I2C_STATE_NONE;
 8004372:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004374:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 8004378:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800437a:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 800437c:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800437e:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004382:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004386:	6c23      	ldr	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 8004388:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800438c:	f043 0304 	orr.w	r3, r3, #4
 8004390:	6423      	str	r3, [r4, #64]	; 0x40
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004392:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004394:	2b04      	cmp	r3, #4
 8004396:	d104      	bne.n	80043a2 <HAL_I2C_Master_Transmit+0x11a>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004398:	6822      	ldr	r2, [r4, #0]
 800439a:	6813      	ldr	r3, [r2, #0]
 800439c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043a0:	6013      	str	r3, [r2, #0]
        return HAL_ERROR;
 80043a2:	f04f 0801 	mov.w	r8, #1
}
 80043a6:	4640      	mov	r0, r8
 80043a8:	b002      	add	sp, #8
 80043aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80043ae:	695a      	ldr	r2, [r3, #20]
 80043b0:	07d1      	lsls	r1, r2, #31
 80043b2:	d4bc      	bmi.n	800432e <HAL_I2C_Master_Transmit+0xa6>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043b4:	f7fe fc04 	bl	8002bc0 <HAL_GetTick>
 80043b8:	1bc0      	subs	r0, r0, r7
 80043ba:	4286      	cmp	r6, r0
 80043bc:	f0c0 8084 	bcc.w	80044c8 <HAL_I2C_Master_Transmit+0x240>
 80043c0:	2e00      	cmp	r6, #0
 80043c2:	f000 8081 	beq.w	80044c8 <HAL_I2C_Master_Transmit+0x240>
 80043c6:	6823      	ldr	r3, [r4, #0]
 80043c8:	e7ac      	b.n	8004324 <HAL_I2C_Master_Transmit+0x9c>
      __HAL_I2C_ENABLE(hi2c);
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	f042 0201 	orr.w	r2, r2, #1
 80043d0:	601a      	str	r2, [r3, #0]
 80043d2:	e785      	b.n	80042e0 <HAL_I2C_Master_Transmit+0x58>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80043d4:	ea4f 12e8 	mov.w	r2, r8, asr #7
 80043d8:	f002 0206 	and.w	r2, r2, #6
 80043dc:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 80043e0:	611a      	str	r2, [r3, #16]
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80043e2:	4631      	mov	r1, r6
 80043e4:	463a      	mov	r2, r7
 80043e6:	4620      	mov	r0, r4
 80043e8:	f7ff fbda 	bl	8003ba0 <I2C_WaitOnMasterAddressFlagUntilTimeout.constprop.0>
 80043ec:	2800      	cmp	r0, #0
 80043ee:	d1d8      	bne.n	80043a2 <HAL_I2C_Master_Transmit+0x11a>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80043f0:	6823      	ldr	r3, [r4, #0]
 80043f2:	fa5f f188 	uxtb.w	r1, r8
 80043f6:	6119      	str	r1, [r3, #16]
 80043f8:	e7a0      	b.n	800433c <HAL_I2C_Master_Transmit+0xb4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80043fa:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->XferSize--;
 80043fc:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004400:	4605      	mov	r5, r0
      hi2c->XferSize--;
 8004402:	f10c 31ff 	add.w	r1, ip, #4294967295
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004406:	f815 2b01 	ldrb.w	r2, [r5], #1
 800440a:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 800440c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800440e:	6265      	str	r5, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004410:	3a01      	subs	r2, #1
 8004412:	b292      	uxth	r2, r2
 8004414:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004416:	695d      	ldr	r5, [r3, #20]
      hi2c->XferSize--;
 8004418:	b289      	uxth	r1, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800441a:	076d      	lsls	r5, r5, #29
      hi2c->XferSize--;
 800441c:	8521      	strh	r1, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800441e:	d50c      	bpl.n	800443a <HAL_I2C_Master_Transmit+0x1b2>
 8004420:	b159      	cbz	r1, 800443a <HAL_I2C_Master_Transmit+0x1b2>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004422:	7842      	ldrb	r2, [r0, #1]
 8004424:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 8004426:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004428:	3a01      	subs	r2, #1
        hi2c->XferSize--;
 800442a:	f1ac 0c02 	sub.w	ip, ip, #2
        hi2c->pBuffPtr++;
 800442e:	3002      	adds	r0, #2
        hi2c->XferCount--;
 8004430:	b292      	uxth	r2, r2
        hi2c->XferSize--;
 8004432:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 8004436:	6260      	str	r0, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8004438:	8562      	strh	r2, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 800443a:	1c75      	adds	r5, r6, #1
 800443c:	d128      	bne.n	8004490 <HAL_I2C_Master_Transmit+0x208>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800443e:	695a      	ldr	r2, [r3, #20]
 8004440:	0750      	lsls	r0, r2, #29
 8004442:	d405      	bmi.n	8004450 <HAL_I2C_Master_Transmit+0x1c8>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004444:	695a      	ldr	r2, [r3, #20]
 8004446:	0551      	lsls	r1, r2, #21
 8004448:	d493      	bmi.n	8004372 <HAL_I2C_Master_Transmit+0xea>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800444a:	695a      	ldr	r2, [r3, #20]
 800444c:	0750      	lsls	r0, r2, #29
 800444e:	d5f9      	bpl.n	8004444 <HAL_I2C_Master_Transmit+0x1bc>
    while (hi2c->XferSize > 0U)
 8004450:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8004452:	2a00      	cmp	r2, #0
 8004454:	d184      	bne.n	8004360 <HAL_I2C_Master_Transmit+0xd8>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004456:	681a      	ldr	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004458:	2100      	movs	r1, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800445a:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800445c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004460:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8004462:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 8004466:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800446a:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    return HAL_OK;
 800446e:	e71b      	b.n	80042a8 <HAL_I2C_Master_Transmit+0x20>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004470:	695a      	ldr	r2, [r3, #20]
 8004472:	0612      	lsls	r2, r2, #24
 8004474:	d4c1      	bmi.n	80043fa <HAL_I2C_Master_Transmit+0x172>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004476:	695a      	ldr	r2, [r3, #20]
 8004478:	0552      	lsls	r2, r2, #21
 800447a:	f53f af7a 	bmi.w	8004372 <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800447e:	f7fe fb9f 	bl	8002bc0 <HAL_GetTick>
 8004482:	1bc0      	subs	r0, r0, r7
 8004484:	4286      	cmp	r6, r0
 8004486:	d337      	bcc.n	80044f8 <HAL_I2C_Master_Transmit+0x270>
 8004488:	2e00      	cmp	r6, #0
 800448a:	d035      	beq.n	80044f8 <HAL_I2C_Master_Transmit+0x270>
 800448c:	6823      	ldr	r3, [r4, #0]
 800448e:	e767      	b.n	8004360 <HAL_I2C_Master_Transmit+0xd8>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004490:	695a      	ldr	r2, [r3, #20]
 8004492:	0752      	lsls	r2, r2, #29
 8004494:	d4dc      	bmi.n	8004450 <HAL_I2C_Master_Transmit+0x1c8>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004496:	695a      	ldr	r2, [r3, #20]
 8004498:	0552      	lsls	r2, r2, #21
 800449a:	f53f af6a 	bmi.w	8004372 <HAL_I2C_Master_Transmit+0xea>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800449e:	f7fe fb8f 	bl	8002bc0 <HAL_GetTick>
 80044a2:	1bc0      	subs	r0, r0, r7
 80044a4:	4286      	cmp	r6, r0
 80044a6:	d327      	bcc.n	80044f8 <HAL_I2C_Master_Transmit+0x270>
 80044a8:	b336      	cbz	r6, 80044f8 <HAL_I2C_Master_Transmit+0x270>
 80044aa:	6823      	ldr	r3, [r4, #0]
 80044ac:	e7c5      	b.n	800443a <HAL_I2C_Master_Transmit+0x1b2>
        hi2c->State             = HAL_I2C_STATE_READY;
 80044ae:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80044b0:	6325      	str	r5, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80044b2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80044b6:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80044ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80044bc:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80044c0:	f043 0320 	orr.w	r3, r3, #32
 80044c4:	6423      	str	r3, [r4, #64]	; 0x40
 80044c6:	e6ed      	b.n	80042a4 <HAL_I2C_Master_Transmit+0x1c>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80044c8:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80044ca:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80044cc:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80044ce:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80044d2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80044d6:	6c23      	ldr	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044d8:	6821      	ldr	r1, [r4, #0]
        __HAL_UNLOCK(hi2c);
 80044da:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80044de:	f043 0320 	orr.w	r3, r3, #32
 80044e2:	6423      	str	r3, [r4, #64]	; 0x40
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044e4:	680b      	ldr	r3, [r1, #0]
 80044e6:	05de      	lsls	r6, r3, #23
 80044e8:	f57f af5b 	bpl.w	80043a2 <HAL_I2C_Master_Transmit+0x11a>
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80044ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80044f0:	6423      	str	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 80044f2:	f04f 0801 	mov.w	r8, #1
 80044f6:	e6d7      	b.n	80042a8 <HAL_I2C_Master_Transmit+0x20>
        hi2c->PreviousState     = I2C_STATE_NONE;
 80044f8:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 80044fa:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80044fc:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80044fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004502:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004506:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004508:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800450c:	f043 0320 	orr.w	r3, r3, #32
 8004510:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 8004512:	e73e      	b.n	8004392 <HAL_I2C_Master_Transmit+0x10a>
 8004514:	ffff0000 	.word	0xffff0000

08004518 <HAL_I2C_Mem_Write>:
{
 8004518:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800451c:	b083      	sub	sp, #12
 800451e:	461f      	mov	r7, r3
 8004520:	f8bd a034 	ldrh.w	sl, [sp, #52]	; 0x34
 8004524:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8004526:	4604      	mov	r4, r0
 8004528:	4688      	mov	r8, r1
 800452a:	4691      	mov	r9, r2
  uint32_t tickstart = HAL_GetTick();
 800452c:	f7fe fb48 	bl	8002bc0 <HAL_GetTick>
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8004530:	2f01      	cmp	r7, #1
  uint32_t tickstart = HAL_GetTick();
 8004532:	4605      	mov	r5, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8004534:	d001      	beq.n	800453a <HAL_I2C_Mem_Write+0x22>
 8004536:	2f10      	cmp	r7, #16
 8004538:	d165      	bne.n	8004606 <HAL_I2C_Mem_Write+0xee>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800453a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800453e:	2b20      	cmp	r3, #32
 8004540:	d00b      	beq.n	800455a <HAL_I2C_Mem_Write+0x42>
      return HAL_BUSY;
 8004542:	f04f 0802 	mov.w	r8, #2
}
 8004546:	4640      	mov	r0, r8
 8004548:	b003      	add	sp, #12
 800454a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800454e:	f7fe fb37 	bl	8002bc0 <HAL_GetTick>
 8004552:	1b40      	subs	r0, r0, r5
 8004554:	2819      	cmp	r0, #25
 8004556:	f200 80ae 	bhi.w	80046b6 <HAL_I2C_Mem_Write+0x19e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800455a:	6823      	ldr	r3, [r4, #0]
 800455c:	6998      	ldr	r0, [r3, #24]
 800455e:	43c0      	mvns	r0, r0
 8004560:	f010 0b02 	ands.w	fp, r0, #2
 8004564:	d0f3      	beq.n	800454e <HAL_I2C_Mem_Write+0x36>
    __HAL_LOCK(hi2c);
 8004566:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 800456a:	2a01      	cmp	r2, #1
 800456c:	d0e9      	beq.n	8004542 <HAL_I2C_Mem_Write+0x2a>
 800456e:	2201      	movs	r2, #1
 8004570:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	07d2      	lsls	r2, r2, #31
 8004578:	d577      	bpl.n	800466a <HAL_I2C_Mem_Write+0x152>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800457a:	681a      	ldr	r2, [r3, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800457c:	4863      	ldr	r0, [pc, #396]	; (800470c <HAL_I2C_Mem_Write+0x1f4>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800457e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004582:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004584:	2321      	movs	r3, #33	; 0x21
 8004586:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800458a:	2240      	movs	r2, #64	; 0x40
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800458c:	2300      	movs	r3, #0
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800458e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004592:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8004594:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004598:	f8b4 c02a 	ldrh.w	ip, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 800459c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800459e:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80045a0:	4641      	mov	r1, r8
 80045a2:	e9cd 6500 	strd	r6, r5, [sp]
 80045a6:	463b      	mov	r3, r7
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045a8:	62e0      	str	r0, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80045aa:	464a      	mov	r2, r9
    hi2c->XferSize    = hi2c->XferCount;
 80045ac:	f8a4 c028 	strh.w	ip, [r4, #40]	; 0x28
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80045b0:	4620      	mov	r0, r4
 80045b2:	f7ff fb81 	bl	8003cb8 <I2C_RequestMemoryWrite>
 80045b6:	4680      	mov	r8, r0
 80045b8:	b9f8      	cbnz	r0, 80045fa <HAL_I2C_Mem_Write+0xe2>
    while (hi2c->XferSize > 0U)
 80045ba:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 80045bc:	2b00      	cmp	r3, #0
 80045be:	f000 80a3 	beq.w	8004708 <HAL_I2C_Mem_Write+0x1f0>
 80045c2:	6823      	ldr	r3, [r4, #0]
 80045c4:	1c71      	adds	r1, r6, #1
 80045c6:	d15b      	bne.n	8004680 <HAL_I2C_Mem_Write+0x168>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80045c8:	695a      	ldr	r2, [r3, #20]
 80045ca:	0612      	lsls	r2, r2, #24
 80045cc:	d421      	bmi.n	8004612 <HAL_I2C_Mem_Write+0xfa>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045ce:	695a      	ldr	r2, [r3, #20]
 80045d0:	0557      	lsls	r7, r2, #21
 80045d2:	d5f9      	bpl.n	80045c8 <HAL_I2C_Mem_Write+0xb0>
    hi2c->PreviousState       = I2C_STATE_NONE;
 80045d4:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045d6:	f46f 6080 	mvn.w	r0, #1024	; 0x400
    hi2c->State               = HAL_I2C_STATE_READY;
 80045da:	2120      	movs	r1, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045dc:	6158      	str	r0, [r3, #20]
    hi2c->PreviousState       = I2C_STATE_NONE;
 80045de:	6322      	str	r2, [r4, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80045e0:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045e4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045e8:	6c23      	ldr	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hi2c);
 80045ea:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045ee:	f043 0304 	orr.w	r3, r3, #4
 80045f2:	6423      	str	r3, [r4, #64]	; 0x40
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80045f4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045f6:	2b04      	cmp	r3, #4
 80045f8:	d03c      	beq.n	8004674 <HAL_I2C_Mem_Write+0x15c>
      return HAL_ERROR;
 80045fa:	f04f 0801 	mov.w	r8, #1
}
 80045fe:	4640      	mov	r0, r8
 8004600:	b003      	add	sp, #12
 8004602:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8004606:	4842      	ldr	r0, [pc, #264]	; (8004710 <HAL_I2C_Mem_Write+0x1f8>)
 8004608:	f640 11b9 	movw	r1, #2489	; 0x9b9
 800460c:	f7fd fee6 	bl	80023dc <assert_failed>
 8004610:	e793      	b.n	800453a <HAL_I2C_Mem_Write+0x22>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004612:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8004614:	f8b4 c028 	ldrh.w	ip, [r4, #40]	; 0x28
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004618:	4607      	mov	r7, r0
      hi2c->XferSize--;
 800461a:	f10c 31ff 	add.w	r1, ip, #4294967295
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800461e:	f817 2b01 	ldrb.w	r2, [r7], #1
 8004622:	611a      	str	r2, [r3, #16]
      hi2c->XferCount--;
 8004624:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004626:	6267      	str	r7, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004628:	3a01      	subs	r2, #1
 800462a:	b292      	uxth	r2, r2
 800462c:	8562      	strh	r2, [r4, #42]	; 0x2a
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800462e:	695f      	ldr	r7, [r3, #20]
      hi2c->XferSize--;
 8004630:	b28a      	uxth	r2, r1
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004632:	0779      	lsls	r1, r7, #29
      hi2c->XferSize--;
 8004634:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004636:	d515      	bpl.n	8004664 <HAL_I2C_Mem_Write+0x14c>
 8004638:	b942      	cbnz	r2, 800464c <HAL_I2C_Mem_Write+0x134>
 800463a:	1c77      	adds	r7, r6, #1
 800463c:	d156      	bne.n	80046ec <HAL_I2C_Mem_Write+0x1d4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800463e:	695a      	ldr	r2, [r3, #20]
 8004640:	0750      	lsls	r0, r2, #29
 8004642:	d446      	bmi.n	80046d2 <HAL_I2C_Mem_Write+0x1ba>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004644:	695a      	ldr	r2, [r3, #20]
 8004646:	0551      	lsls	r1, r2, #21
 8004648:	d5f9      	bpl.n	800463e <HAL_I2C_Mem_Write+0x126>
 800464a:	e7c3      	b.n	80045d4 <HAL_I2C_Mem_Write+0xbc>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800464c:	7842      	ldrb	r2, [r0, #1]
 800464e:	611a      	str	r2, [r3, #16]
        hi2c->XferCount--;
 8004650:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8004652:	f1ac 0202 	sub.w	r2, ip, #2
        hi2c->XferCount--;
 8004656:	3901      	subs	r1, #1
        hi2c->XferSize--;
 8004658:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 800465a:	3002      	adds	r0, #2
        hi2c->XferCount--;
 800465c:	b289      	uxth	r1, r1
        hi2c->XferSize--;
 800465e:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 8004660:	6260      	str	r0, [r4, #36]	; 0x24
        hi2c->XferCount--;
 8004662:	8561      	strh	r1, [r4, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004664:	2a00      	cmp	r2, #0
 8004666:	d1ad      	bne.n	80045c4 <HAL_I2C_Mem_Write+0xac>
 8004668:	e7e7      	b.n	800463a <HAL_I2C_Mem_Write+0x122>
      __HAL_I2C_ENABLE(hi2c);
 800466a:	681a      	ldr	r2, [r3, #0]
 800466c:	f042 0201 	orr.w	r2, r2, #1
 8004670:	601a      	str	r2, [r3, #0]
 8004672:	e782      	b.n	800457a <HAL_I2C_Mem_Write+0x62>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004674:	6822      	ldr	r2, [r4, #0]
 8004676:	6813      	ldr	r3, [r2, #0]
 8004678:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800467c:	6013      	str	r3, [r2, #0]
 800467e:	e7bc      	b.n	80045fa <HAL_I2C_Mem_Write+0xe2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004680:	695a      	ldr	r2, [r3, #20]
 8004682:	0610      	lsls	r0, r2, #24
 8004684:	d4c5      	bmi.n	8004612 <HAL_I2C_Mem_Write+0xfa>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004686:	695a      	ldr	r2, [r3, #20]
 8004688:	0550      	lsls	r0, r2, #21
 800468a:	d4a3      	bmi.n	80045d4 <HAL_I2C_Mem_Write+0xbc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800468c:	f7fe fa98 	bl	8002bc0 <HAL_GetTick>
 8004690:	1b40      	subs	r0, r0, r5
 8004692:	4286      	cmp	r6, r0
 8004694:	d301      	bcc.n	800469a <HAL_I2C_Mem_Write+0x182>
 8004696:	2e00      	cmp	r6, #0
 8004698:	d193      	bne.n	80045c2 <HAL_I2C_Mem_Write+0xaa>
        hi2c->PreviousState     = I2C_STATE_NONE;
 800469a:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800469c:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800469e:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80046a0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80046a4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80046aa:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046ae:	f043 0320 	orr.w	r3, r3, #32
 80046b2:	6423      	str	r3, [r4, #64]	; 0x40
        return HAL_ERROR;
 80046b4:	e79e      	b.n	80045f4 <HAL_I2C_Mem_Write+0xdc>
        hi2c->State             = HAL_I2C_STATE_READY;
 80046b6:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80046b8:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80046bc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80046c0:	f884 b03e 	strb.w	fp, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046c4:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 80046c6:	f884 b03c 	strb.w	fp, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80046ca:	f043 0320 	orr.w	r3, r3, #32
 80046ce:	6423      	str	r3, [r4, #64]	; 0x40
 80046d0:	e737      	b.n	8004542 <HAL_I2C_Mem_Write+0x2a>
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d2:	681a      	ldr	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046d4:	2100      	movs	r1, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80046d6:	2020      	movs	r0, #32
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046dc:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 80046de:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80046e2:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046e6:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
    return HAL_OK;
 80046ea:	e72c      	b.n	8004546 <HAL_I2C_Mem_Write+0x2e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80046ec:	695a      	ldr	r2, [r3, #20]
 80046ee:	0752      	lsls	r2, r2, #29
 80046f0:	d4ef      	bmi.n	80046d2 <HAL_I2C_Mem_Write+0x1ba>
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046f2:	695a      	ldr	r2, [r3, #20]
 80046f4:	0552      	lsls	r2, r2, #21
 80046f6:	f53f af6d 	bmi.w	80045d4 <HAL_I2C_Mem_Write+0xbc>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046fa:	f7fe fa61 	bl	8002bc0 <HAL_GetTick>
 80046fe:	1b40      	subs	r0, r0, r5
 8004700:	4286      	cmp	r6, r0
 8004702:	d3ca      	bcc.n	800469a <HAL_I2C_Mem_Write+0x182>
 8004704:	2e00      	cmp	r6, #0
 8004706:	d0c8      	beq.n	800469a <HAL_I2C_Mem_Write+0x182>
 8004708:	6823      	ldr	r3, [r4, #0]
 800470a:	e796      	b.n	800463a <HAL_I2C_Mem_Write+0x122>
 800470c:	ffff0000 	.word	0xffff0000
 8004710:	0800c314 	.word	0x0800c314

08004714 <HAL_I2C_Mem_Read>:
{
 8004714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004718:	b087      	sub	sp, #28
 800471a:	4698      	mov	r8, r3
 800471c:	f8bd b044 	ldrh.w	fp, [sp, #68]	; 0x44
 8004720:	9e12      	ldr	r6, [sp, #72]	; 0x48
 8004722:	4604      	mov	r4, r0
 8004724:	4689      	mov	r9, r1
 8004726:	4692      	mov	sl, r2
  uint32_t tickstart = HAL_GetTick();
 8004728:	f7fe fa4a 	bl	8002bc0 <HAL_GetTick>
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 800472c:	f1b8 0f01 	cmp.w	r8, #1
  uint32_t tickstart = HAL_GetTick();
 8004730:	4607      	mov	r7, r0
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8004732:	d002      	beq.n	800473a <HAL_I2C_Mem_Read+0x26>
 8004734:	f1b8 0f10 	cmp.w	r8, #16
 8004738:	d154      	bne.n	80047e4 <HAL_I2C_Mem_Read+0xd0>
  if (hi2c->State == HAL_I2C_STATE_READY)
 800473a:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 800473e:	2b20      	cmp	r3, #32
 8004740:	d00a      	beq.n	8004758 <HAL_I2C_Mem_Read+0x44>
      return HAL_BUSY;
 8004742:	2502      	movs	r5, #2
}
 8004744:	4628      	mov	r0, r5
 8004746:	b007      	add	sp, #28
 8004748:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800474c:	f7fe fa38 	bl	8002bc0 <HAL_GetTick>
 8004750:	1bc0      	subs	r0, r0, r7
 8004752:	2819      	cmp	r0, #25
 8004754:	f200 80cf 	bhi.w	80048f6 <HAL_I2C_Mem_Read+0x1e2>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004758:	6823      	ldr	r3, [r4, #0]
 800475a:	699d      	ldr	r5, [r3, #24]
 800475c:	43ed      	mvns	r5, r5
 800475e:	f015 0502 	ands.w	r5, r5, #2
 8004762:	d0f3      	beq.n	800474c <HAL_I2C_Mem_Read+0x38>
    __HAL_LOCK(hi2c);
 8004764:	f894 203c 	ldrb.w	r2, [r4, #60]	; 0x3c
 8004768:	2a01      	cmp	r2, #1
 800476a:	d0ea      	beq.n	8004742 <HAL_I2C_Mem_Read+0x2e>
 800476c:	2201      	movs	r2, #1
 800476e:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004772:	681a      	ldr	r2, [r3, #0]
 8004774:	07d1      	lsls	r1, r2, #31
 8004776:	d53b      	bpl.n	80047f0 <HAL_I2C_Mem_Read+0xdc>
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004778:	681a      	ldr	r2, [r3, #0]
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800477a:	48a3      	ldr	r0, [pc, #652]	; (8004a08 <HAL_I2C_Mem_Read+0x2f4>)
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800477c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004780:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004782:	2322      	movs	r3, #34	; 0x22
 8004784:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004788:	2240      	movs	r2, #64	; 0x40
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800478a:	2300      	movs	r3, #0
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800478c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004790:	6423      	str	r3, [r4, #64]	; 0x40
    hi2c->XferCount   = Size;
 8004792:	f8a4 b02a 	strh.w	fp, [r4, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004796:	8d65      	ldrh	r5, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8004798:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800479a:	6263      	str	r3, [r4, #36]	; 0x24
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800479c:	4652      	mov	r2, sl
 800479e:	e9cd 6700 	strd	r6, r7, [sp]
 80047a2:	4643      	mov	r3, r8
    hi2c->XferSize    = hi2c->XferCount;
 80047a4:	8525      	strh	r5, [r4, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047a6:	62e0      	str	r0, [r4, #44]	; 0x2c
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047a8:	4649      	mov	r1, r9
 80047aa:	4620      	mov	r0, r4
 80047ac:	f7ff fb36 	bl	8003e1c <I2C_RequestMemoryRead>
 80047b0:	4605      	mov	r5, r0
 80047b2:	2800      	cmp	r0, #0
 80047b4:	f040 80ac 	bne.w	8004910 <HAL_I2C_Mem_Read+0x1fc>
    if (hi2c->XferSize == 0U)
 80047b8:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047ba:	6823      	ldr	r3, [r4, #0]
    if (hi2c->XferSize == 0U)
 80047bc:	b9ea      	cbnz	r2, 80047fa <HAL_I2C_Mem_Read+0xe6>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047be:	9002      	str	r0, [sp, #8]
 80047c0:	695a      	ldr	r2, [r3, #20]
 80047c2:	9202      	str	r2, [sp, #8]
 80047c4:	699a      	ldr	r2, [r3, #24]
 80047c6:	9202      	str	r2, [sp, #8]
 80047c8:	9a02      	ldr	r2, [sp, #8]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80047ca:	681a      	ldr	r2, [r3, #0]
 80047cc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80047d0:	601a      	str	r2, [r3, #0]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047d2:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80047d4:	2220      	movs	r2, #32
 80047d6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    __HAL_UNLOCK(hi2c);
 80047da:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80047de:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 80047e2:	e7af      	b.n	8004744 <HAL_I2C_Mem_Read+0x30>
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80047e4:	4889      	ldr	r0, [pc, #548]	; (8004a0c <HAL_I2C_Mem_Read+0x2f8>)
 80047e6:	f640 2134 	movw	r1, #2612	; 0xa34
 80047ea:	f7fd fdf7 	bl	80023dc <assert_failed>
 80047ee:	e7a4      	b.n	800473a <HAL_I2C_Mem_Read+0x26>
      __HAL_I2C_ENABLE(hi2c);
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	f042 0201 	orr.w	r2, r2, #1
 80047f6:	601a      	str	r2, [r3, #0]
 80047f8:	e7be      	b.n	8004778 <HAL_I2C_Mem_Read+0x64>
    else if (hi2c->XferSize == 1U)
 80047fa:	2a01      	cmp	r2, #1
 80047fc:	f000 810c 	beq.w	8004a18 <HAL_I2C_Mem_Read+0x304>
    else if (hi2c->XferSize == 2U)
 8004800:	2a02      	cmp	r2, #2
 8004802:	f000 809b 	beq.w	800493c <HAL_I2C_Mem_Read+0x228>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004806:	9005      	str	r0, [sp, #20]
 8004808:	6959      	ldr	r1, [r3, #20]
 800480a:	9105      	str	r1, [sp, #20]
 800480c:	6999      	ldr	r1, [r3, #24]
 800480e:	9105      	str	r1, [sp, #20]
 8004810:	9905      	ldr	r1, [sp, #20]
      if (hi2c->XferSize <= 3U)
 8004812:	2a03      	cmp	r2, #3
 8004814:	d849      	bhi.n	80048aa <HAL_I2C_Mem_Read+0x196>
        if (hi2c->XferSize == 1U)
 8004816:	2a01      	cmp	r2, #1
 8004818:	f000 80c9 	beq.w	80049ae <HAL_I2C_Mem_Read+0x29a>
        else if (hi2c->XferSize == 2U)
 800481c:	2a02      	cmp	r2, #2
 800481e:	f000 8087 	beq.w	8004930 <HAL_I2C_Mem_Read+0x21c>
 8004822:	1c71      	adds	r1, r6, #1
 8004824:	f040 8099 	bne.w	800495a <HAL_I2C_Mem_Read+0x246>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004828:	695a      	ldr	r2, [r3, #20]
 800482a:	0752      	lsls	r2, r2, #29
 800482c:	d5fc      	bpl.n	8004828 <HAL_I2C_Mem_Read+0x114>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800482e:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004830:	6a61      	ldr	r1, [r4, #36]	; 0x24
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004832:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004836:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004838:	691b      	ldr	r3, [r3, #16]
 800483a:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 800483c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 800483e:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004840:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8004842:	3b01      	subs	r3, #1
 8004844:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 8004846:	3101      	adds	r1, #1
          hi2c->XferSize--;
 8004848:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 800484a:	8563      	strh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 800484c:	6261      	str	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 800484e:	8522      	strh	r2, [r4, #40]	; 0x28
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
 8004850:	1c71      	adds	r1, r6, #1
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004852:	6823      	ldr	r3, [r4, #0]
 8004854:	f040 808d 	bne.w	8004972 <HAL_I2C_Mem_Read+0x25e>
 8004858:	695a      	ldr	r2, [r3, #20]
 800485a:	0752      	lsls	r2, r2, #29
 800485c:	d5fc      	bpl.n	8004858 <HAL_I2C_Mem_Read+0x144>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800485e:	681a      	ldr	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004860:	6a61      	ldr	r1, [r4, #36]	; 0x24
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004862:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004866:	601a      	str	r2, [r3, #0]
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004868:	691b      	ldr	r3, [r3, #16]
 800486a:	700b      	strb	r3, [r1, #0]
          hi2c->XferCount--;
 800486c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 800486e:	6a60      	ldr	r0, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004870:	8d21      	ldrh	r1, [r4, #40]	; 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004872:	6822      	ldr	r2, [r4, #0]
          hi2c->XferCount--;
 8004874:	3b01      	subs	r3, #1
 8004876:	b29b      	uxth	r3, r3
 8004878:	8563      	strh	r3, [r4, #42]	; 0x2a
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800487a:	6912      	ldr	r2, [r2, #16]
          hi2c->pBuffPtr++;
 800487c:	f100 0c01 	add.w	ip, r0, #1
          hi2c->XferSize--;
 8004880:	1e4b      	subs	r3, r1, #1
          hi2c->pBuffPtr++;
 8004882:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004886:	8523      	strh	r3, [r4, #40]	; 0x28
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004888:	7042      	strb	r2, [r0, #1]
          hi2c->XferSize--;
 800488a:	8d22      	ldrh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800488c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 800488e:	6a61      	ldr	r1, [r4, #36]	; 0x24
          hi2c->XferSize--;
 8004890:	3a01      	subs	r2, #1
          hi2c->XferCount--;
 8004892:	3b01      	subs	r3, #1
          hi2c->XferSize--;
 8004894:	b292      	uxth	r2, r2
          hi2c->XferCount--;
 8004896:	b29b      	uxth	r3, r3
          hi2c->pBuffPtr++;
 8004898:	3101      	adds	r1, #1
          hi2c->XferSize--;
 800489a:	8522      	strh	r2, [r4, #40]	; 0x28
          hi2c->XferCount--;
 800489c:	8563      	strh	r3, [r4, #42]	; 0x2a
          hi2c->pBuffPtr++;
 800489e:	6261      	str	r1, [r4, #36]	; 0x24
    while (hi2c->XferSize > 0U)
 80048a0:	2a00      	cmp	r2, #0
 80048a2:	d096      	beq.n	80047d2 <HAL_I2C_Mem_Read+0xbe>
      if (hi2c->XferSize <= 3U)
 80048a4:	2a03      	cmp	r2, #3
 80048a6:	6823      	ldr	r3, [r4, #0]
 80048a8:	d9b5      	bls.n	8004816 <HAL_I2C_Mem_Read+0x102>
 80048aa:	b956      	cbnz	r6, 80048c2 <HAL_I2C_Mem_Read+0x1ae>
 80048ac:	e0a1      	b.n	80049f2 <HAL_I2C_Mem_Read+0x2de>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80048ae:	695a      	ldr	r2, [r3, #20]
 80048b0:	06d0      	lsls	r0, r2, #27
 80048b2:	f100 808e 	bmi.w	80049d2 <HAL_I2C_Mem_Read+0x2be>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048b6:	f7fe f983 	bl	8002bc0 <HAL_GetTick>
 80048ba:	1bc0      	subs	r0, r0, r7
 80048bc:	4286      	cmp	r6, r0
 80048be:	d364      	bcc.n	800498a <HAL_I2C_Mem_Read+0x276>
 80048c0:	6823      	ldr	r3, [r4, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048c2:	695a      	ldr	r2, [r3, #20]
 80048c4:	0652      	lsls	r2, r2, #25
 80048c6:	d5f2      	bpl.n	80048ae <HAL_I2C_Mem_Read+0x19a>
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048c8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	7013      	strb	r3, [r2, #0]
        hi2c->XferCount--;
 80048ce:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048d0:	6820      	ldr	r0, [r4, #0]
        hi2c->XferSize--;
 80048d2:	8d22      	ldrh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 80048d4:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80048d6:	3b01      	subs	r3, #1
 80048d8:	b29b      	uxth	r3, r3
 80048da:	8563      	strh	r3, [r4, #42]	; 0x2a
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048dc:	6943      	ldr	r3, [r0, #20]
        hi2c->XferSize--;
 80048de:	3a01      	subs	r2, #1
 80048e0:	b292      	uxth	r2, r2
        hi2c->pBuffPtr++;
 80048e2:	f101 0c01 	add.w	ip, r1, #1
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048e6:	075b      	lsls	r3, r3, #29
        hi2c->XferSize--;
 80048e8:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->pBuffPtr++;
 80048ea:	f8c4 c024 	str.w	ip, [r4, #36]	; 0x24
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80048ee:	d5d7      	bpl.n	80048a0 <HAL_I2C_Mem_Read+0x18c>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048f0:	6903      	ldr	r3, [r0, #16]
 80048f2:	704b      	strb	r3, [r1, #1]
 80048f4:	e7c9      	b.n	800488a <HAL_I2C_Mem_Read+0x176>
        hi2c->State             = HAL_I2C_STATE_READY;
 80048f6:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 80048f8:	6325      	str	r5, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80048fa:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80048fe:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004902:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 8004904:	f884 503c 	strb.w	r5, [r4, #60]	; 0x3c
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004908:	f043 0320 	orr.w	r3, r3, #32
 800490c:	6423      	str	r3, [r4, #64]	; 0x40
 800490e:	e718      	b.n	8004742 <HAL_I2C_Mem_Read+0x2e>
      return HAL_ERROR;
 8004910:	2501      	movs	r5, #1
}
 8004912:	4628      	mov	r0, r5
 8004914:	b007      	add	sp, #28
 8004916:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800491a:	695a      	ldr	r2, [r3, #20]
 800491c:	0750      	lsls	r0, r2, #29
 800491e:	d49e      	bmi.n	800485e <HAL_I2C_Mem_Read+0x14a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004920:	f7fe f94e 	bl	8002bc0 <HAL_GetTick>
 8004924:	1bc0      	subs	r0, r0, r7
 8004926:	4286      	cmp	r6, r0
 8004928:	d32f      	bcc.n	800498a <HAL_I2C_Mem_Read+0x276>
 800492a:	2e00      	cmp	r6, #0
 800492c:	d02d      	beq.n	800498a <HAL_I2C_Mem_Read+0x276>
 800492e:	6823      	ldr	r3, [r4, #0]
 8004930:	1c71      	adds	r1, r6, #1
 8004932:	d1f2      	bne.n	800491a <HAL_I2C_Mem_Read+0x206>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004934:	695a      	ldr	r2, [r3, #20]
 8004936:	0752      	lsls	r2, r2, #29
 8004938:	d5fc      	bpl.n	8004934 <HAL_I2C_Mem_Read+0x220>
 800493a:	e790      	b.n	800485e <HAL_I2C_Mem_Read+0x14a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800493c:	6819      	ldr	r1, [r3, #0]
 800493e:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004942:	6019      	str	r1, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004944:	6819      	ldr	r1, [r3, #0]
 8004946:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800494a:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800494c:	9004      	str	r0, [sp, #16]
 800494e:	6959      	ldr	r1, [r3, #20]
 8004950:	9104      	str	r1, [sp, #16]
 8004952:	6999      	ldr	r1, [r3, #24]
 8004954:	9104      	str	r1, [sp, #16]
 8004956:	9904      	ldr	r1, [sp, #16]
 8004958:	e75b      	b.n	8004812 <HAL_I2C_Mem_Read+0xfe>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800495a:	695a      	ldr	r2, [r3, #20]
 800495c:	0750      	lsls	r0, r2, #29
 800495e:	f53f af66 	bmi.w	800482e <HAL_I2C_Mem_Read+0x11a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004962:	f7fe f92d 	bl	8002bc0 <HAL_GetTick>
 8004966:	1bc0      	subs	r0, r0, r7
 8004968:	4286      	cmp	r6, r0
 800496a:	d30e      	bcc.n	800498a <HAL_I2C_Mem_Read+0x276>
 800496c:	b16e      	cbz	r6, 800498a <HAL_I2C_Mem_Read+0x276>
 800496e:	6823      	ldr	r3, [r4, #0]
 8004970:	e757      	b.n	8004822 <HAL_I2C_Mem_Read+0x10e>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004972:	695a      	ldr	r2, [r3, #20]
 8004974:	0750      	lsls	r0, r2, #29
 8004976:	f53f af72 	bmi.w	800485e <HAL_I2C_Mem_Read+0x14a>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800497a:	f7fe f921 	bl	8002bc0 <HAL_GetTick>
 800497e:	1bc0      	subs	r0, r0, r7
 8004980:	4286      	cmp	r6, r0
 8004982:	d302      	bcc.n	800498a <HAL_I2C_Mem_Read+0x276>
 8004984:	2e00      	cmp	r6, #0
 8004986:	f47f af63 	bne.w	8004850 <HAL_I2C_Mem_Read+0x13c>
        hi2c->PreviousState     = I2C_STATE_NONE;
 800498a:	2200      	movs	r2, #0
        hi2c->State             = HAL_I2C_STATE_READY;
 800498c:	2320      	movs	r3, #32
        hi2c->PreviousState     = I2C_STATE_NONE;
 800498e:	6322      	str	r2, [r4, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004990:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004994:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004998:	6c23      	ldr	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hi2c);
 800499a:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
          return HAL_ERROR;
 800499e:	2501      	movs	r5, #1
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80049a0:	f043 0320 	orr.w	r3, r3, #32
}
 80049a4:	4628      	mov	r0, r5
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80049a6:	6423      	str	r3, [r4, #64]	; 0x40
}
 80049a8:	b007      	add	sp, #28
 80049aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049ae:	b94e      	cbnz	r6, 80049c4 <HAL_I2C_Mem_Read+0x2b0>
 80049b0:	e02e      	b.n	8004a10 <HAL_I2C_Mem_Read+0x2fc>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80049b2:	695a      	ldr	r2, [r3, #20]
 80049b4:	06d2      	lsls	r2, r2, #27
 80049b6:	d40c      	bmi.n	80049d2 <HAL_I2C_Mem_Read+0x2be>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80049b8:	f7fe f902 	bl	8002bc0 <HAL_GetTick>
 80049bc:	1bc0      	subs	r0, r0, r7
 80049be:	4286      	cmp	r6, r0
 80049c0:	d3e3      	bcc.n	800498a <HAL_I2C_Mem_Read+0x276>
 80049c2:	6823      	ldr	r3, [r4, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049c4:	695a      	ldr	r2, [r3, #20]
 80049c6:	0651      	lsls	r1, r2, #25
 80049c8:	d5f3      	bpl.n	80049b2 <HAL_I2C_Mem_Read+0x29e>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049ca:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80049cc:	691b      	ldr	r3, [r3, #16]
 80049ce:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 80049d0:	e75b      	b.n	800488a <HAL_I2C_Mem_Read+0x176>
      hi2c->PreviousState       = I2C_STATE_NONE;
 80049d2:	2200      	movs	r2, #0
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049d4:	f06f 0010 	mvn.w	r0, #16
      hi2c->State               = HAL_I2C_STATE_READY;
 80049d8:	2120      	movs	r1, #32
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80049da:	6158      	str	r0, [r3, #20]
      hi2c->PreviousState       = I2C_STATE_NONE;
 80049dc:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80049de:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049e2:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80049e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 80049e8:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80049ec:	6423      	str	r3, [r4, #64]	; 0x40
          return HAL_ERROR;
 80049ee:	2501      	movs	r5, #1
 80049f0:	e6a8      	b.n	8004744 <HAL_I2C_Mem_Read+0x30>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80049f2:	695a      	ldr	r2, [r3, #20]
 80049f4:	0652      	lsls	r2, r2, #25
 80049f6:	f53f af67 	bmi.w	80048c8 <HAL_I2C_Mem_Read+0x1b4>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80049fa:	695a      	ldr	r2, [r3, #20]
 80049fc:	06d1      	lsls	r1, r2, #27
 80049fe:	d4e8      	bmi.n	80049d2 <HAL_I2C_Mem_Read+0x2be>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004a00:	f7fe f8de 	bl	8002bc0 <HAL_GetTick>
 8004a04:	e7c1      	b.n	800498a <HAL_I2C_Mem_Read+0x276>
 8004a06:	bf00      	nop
 8004a08:	ffff0000 	.word	0xffff0000
 8004a0c:	0800c314 	.word	0x0800c314
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004a10:	695a      	ldr	r2, [r3, #20]
 8004a12:	0650      	lsls	r0, r2, #25
 8004a14:	d5f1      	bpl.n	80049fa <HAL_I2C_Mem_Read+0x2e6>
 8004a16:	e7d8      	b.n	80049ca <HAL_I2C_Mem_Read+0x2b6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a18:	6819      	ldr	r1, [r3, #0]
 8004a1a:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8004a1e:	6019      	str	r1, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a20:	9003      	str	r0, [sp, #12]
 8004a22:	6959      	ldr	r1, [r3, #20]
 8004a24:	9103      	str	r1, [sp, #12]
 8004a26:	6999      	ldr	r1, [r3, #24]
 8004a28:	9103      	str	r1, [sp, #12]
 8004a2a:	9903      	ldr	r1, [sp, #12]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a2c:	6819      	ldr	r1, [r3, #0]
 8004a2e:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 8004a32:	6019      	str	r1, [r3, #0]
 8004a34:	e6ed      	b.n	8004812 <HAL_I2C_Mem_Read+0xfe>
 8004a36:	bf00      	nop

08004a38 <HAL_I2C_MasterTxCpltCallback>:
 8004a38:	4770      	bx	lr
 8004a3a:	bf00      	nop

08004a3c <HAL_I2C_MasterRxCpltCallback>:
 8004a3c:	4770      	bx	lr
 8004a3e:	bf00      	nop

08004a40 <HAL_I2C_SlaveTxCpltCallback>:
 8004a40:	4770      	bx	lr
 8004a42:	bf00      	nop

08004a44 <HAL_I2C_SlaveRxCpltCallback>:
 8004a44:	4770      	bx	lr
 8004a46:	bf00      	nop

08004a48 <HAL_I2C_AddrCallback>:
}
 8004a48:	4770      	bx	lr
 8004a4a:	bf00      	nop

08004a4c <HAL_I2C_ListenCpltCallback>:
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop

08004a50 <HAL_I2C_MemTxCpltCallback>:
 8004a50:	4770      	bx	lr
 8004a52:	bf00      	nop

08004a54 <I2C_MemoryTransmit_TXE_BTF>:
{
 8004a54:	b538      	push	{r3, r4, r5, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004a56:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  if (hi2c->EventCount == 0U)
 8004a5a:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8004a5c:	4603      	mov	r3, r0
  if (hi2c->EventCount == 0U)
 8004a5e:	b959      	cbnz	r1, 8004a78 <I2C_MemoryTransmit_TXE_BTF+0x24>
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004a60:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004a62:	6801      	ldr	r1, [r0, #0]
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004a64:	2a01      	cmp	r2, #1
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004a66:	6c82      	ldr	r2, [r0, #72]	; 0x48
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8004a68:	d032      	beq.n	8004ad0 <I2C_MemoryTransmit_TXE_BTF+0x7c>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8004a6a:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8004a6e:	610a      	str	r2, [r1, #16]
      hi2c->EventCount++;
 8004a70:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004a72:	3201      	adds	r2, #1
 8004a74:	6502      	str	r2, [r0, #80]	; 0x50
}
 8004a76:	bd38      	pop	{r3, r4, r5, pc}
  else if (hi2c->EventCount == 1U)
 8004a78:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8004a7a:	2901      	cmp	r1, #1
 8004a7c:	d020      	beq.n	8004ac0 <I2C_MemoryTransmit_TXE_BTF+0x6c>
  else if (hi2c->EventCount == 2U)
 8004a7e:	6d01      	ldr	r1, [r0, #80]	; 0x50
 8004a80:	2902      	cmp	r1, #2
 8004a82:	d1f8      	bne.n	8004a76 <I2C_MemoryTransmit_TXE_BTF+0x22>
 8004a84:	b2d2      	uxtb	r2, r2
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8004a86:	2a22      	cmp	r2, #34	; 0x22
 8004a88:	d02c      	beq.n	8004ae4 <I2C_MemoryTransmit_TXE_BTF+0x90>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004a8a:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8004a8c:	b289      	uxth	r1, r1
 8004a8e:	bb29      	cbnz	r1, 8004adc <I2C_MemoryTransmit_TXE_BTF+0x88>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004a90:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
 8004a92:	b289      	uxth	r1, r1
 8004a94:	2900      	cmp	r1, #0
 8004a96:	d1ee      	bne.n	8004a76 <I2C_MemoryTransmit_TXE_BTF+0x22>
 8004a98:	2a21      	cmp	r2, #33	; 0x21
 8004a9a:	d1ec      	bne.n	8004a76 <I2C_MemoryTransmit_TXE_BTF+0x22>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004a9c:	6802      	ldr	r2, [r0, #0]
 8004a9e:	6854      	ldr	r4, [r2, #4]
 8004aa0:	f424 64e0 	bic.w	r4, r4, #1792	; 0x700
 8004aa4:	6054      	str	r4, [r2, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aa6:	6814      	ldr	r4, [r2, #0]
      hi2c->State = HAL_I2C_STATE_READY;
 8004aa8:	2520      	movs	r5, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004aaa:	f444 7400 	orr.w	r4, r4, #512	; 0x200
 8004aae:	6014      	str	r4, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004ab0:	6301      	str	r1, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8004ab2:	f880 503d 	strb.w	r5, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ab6:	f880 103e 	strb.w	r1, [r0, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004aba:	f7ff ffc9 	bl	8004a50 <HAL_I2C_MemTxCpltCallback>
}
 8004abe:	bd38      	pop	{r3, r4, r5, pc}
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004ac0:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8004ac2:	6801      	ldr	r1, [r0, #0]
 8004ac4:	b2d2      	uxtb	r2, r2
 8004ac6:	610a      	str	r2, [r1, #16]
    hi2c->EventCount++;
 8004ac8:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004aca:	3201      	adds	r2, #1
 8004acc:	6502      	str	r2, [r0, #80]	; 0x50
}
 8004ace:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8004ad0:	b2d2      	uxtb	r2, r2
 8004ad2:	610a      	str	r2, [r1, #16]
      hi2c->EventCount += 2U;
 8004ad4:	6d02      	ldr	r2, [r0, #80]	; 0x50
 8004ad6:	3202      	adds	r2, #2
 8004ad8:	6502      	str	r2, [r0, #80]	; 0x50
}
 8004ada:	bd38      	pop	{r3, r4, r5, pc}
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004adc:	2a21      	cmp	r2, #33	; 0x21
 8004ade:	d007      	beq.n	8004af0 <I2C_MemoryTransmit_TXE_BTF+0x9c>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
}
 8004ae2:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8004ae4:	6802      	ldr	r2, [r0, #0]
 8004ae6:	6813      	ldr	r3, [r2, #0]
 8004ae8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004aec:	6013      	str	r3, [r2, #0]
}
 8004aee:	bd38      	pop	{r3, r4, r5, pc}
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004af0:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8004af2:	6802      	ldr	r2, [r0, #0]
 8004af4:	f811 0b01 	ldrb.w	r0, [r1], #1
 8004af8:	6110      	str	r0, [r2, #16]
      hi2c->XferCount--;
 8004afa:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004afc:	6259      	str	r1, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8004afe:	3a01      	subs	r2, #1
 8004b00:	b292      	uxth	r2, r2
 8004b02:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8004b04:	bd38      	pop	{r3, r4, r5, pc}
 8004b06:	bf00      	nop

08004b08 <HAL_I2C_MemRxCpltCallback>:
 8004b08:	4770      	bx	lr
 8004b0a:	bf00      	nop

08004b0c <HAL_I2C_ErrorCallback>:
 8004b0c:	4770      	bx	lr
 8004b0e:	bf00      	nop

08004b10 <HAL_I2C_AbortCpltCallback>:
 8004b10:	4770      	bx	lr
 8004b12:	bf00      	nop

08004b14 <I2C_DMAAbort>:
{
 8004b14:	b570      	push	{r4, r5, r6, lr}
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b16:	4b3a      	ldr	r3, [pc, #232]	; (8004c00 <I2C_DMAAbort+0xec>)
 8004b18:	4a3a      	ldr	r2, [pc, #232]	; (8004c04 <I2C_DMAAbort+0xf0>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8004b1c:	6b80      	ldr	r0, [r0, #56]	; 0x38
{
 8004b1e:	b082      	sub	sp, #8
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b20:	08db      	lsrs	r3, r3, #3
 8004b22:	fba2 2303 	umull	r2, r3, r2, r3
  __IO uint32_t count = 0U;
 8004b26:	2200      	movs	r2, #0
 8004b28:	9201      	str	r2, [sp, #4]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b2a:	0a1b      	lsrs	r3, r3, #8
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b2c:	f890 103d 	ldrb.w	r1, [r0, #61]	; 0x3d
 8004b30:	6802      	ldr	r2, [r0, #0]
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b32:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8004b36:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8004b3a:	9301      	str	r3, [sp, #4]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004b3c:	b2c9      	uxtb	r1, r1
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8004b3e:	e005      	b.n	8004b4c <I2C_DMAAbort+0x38>
    count--;
 8004b40:	9b01      	ldr	r3, [sp, #4]
 8004b42:	3b01      	subs	r3, #1
 8004b44:	9301      	str	r3, [sp, #4]
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8004b46:	6813      	ldr	r3, [r2, #0]
 8004b48:	059b      	lsls	r3, r3, #22
 8004b4a:	d506      	bpl.n	8004b5a <I2C_DMAAbort+0x46>
    if (count == 0U)
 8004b4c:	9b01      	ldr	r3, [sp, #4]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d1f6      	bne.n	8004b40 <I2C_DMAAbort+0x2c>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004b52:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8004b54:	f043 0320 	orr.w	r3, r3, #32
 8004b58:	6403      	str	r3, [r0, #64]	; 0x40
  if (hi2c->hdmarx != NULL)
 8004b5a:	e9d0 430d 	ldrd	r4, r3, [r0, #52]	; 0x34
  if (hi2c->hdmatx != NULL)
 8004b5e:	b344      	cbz	r4, 8004bb2 <I2C_DMAAbort+0x9e>
    hi2c->hdmatx->XferCpltCallback = NULL;
 8004b60:	2500      	movs	r5, #0
 8004b62:	63e5      	str	r5, [r4, #60]	; 0x3c
  if (hi2c->hdmarx != NULL)
 8004b64:	b1f3      	cbz	r3, 8004ba4 <I2C_DMAAbort+0x90>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b66:	6816      	ldr	r6, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004b68:	63dd      	str	r5, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b6a:	f426 6680 	bic.w	r6, r6, #1024	; 0x400
 8004b6e:	6016      	str	r6, [r2, #0]
  hi2c->XferCount = 0U;
 8004b70:	8545      	strh	r5, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004b72:	6525      	str	r5, [r4, #80]	; 0x50
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004b74:	2400      	movs	r4, #0
 8004b76:	651c      	str	r4, [r3, #80]	; 0x50
  __HAL_I2C_DISABLE(hi2c);
 8004b78:	6813      	ldr	r3, [r2, #0]
 8004b7a:	f023 0301 	bic.w	r3, r3, #1
 8004b7e:	6013      	str	r3, [r2, #0]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004b80:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8004b84:	2b60      	cmp	r3, #96	; 0x60
 8004b86:	d029      	beq.n	8004bdc <I2C_DMAAbort+0xc8>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b88:	f001 0128 	and.w	r1, r1, #40	; 0x28
 8004b8c:	2928      	cmp	r1, #40	; 0x28
 8004b8e:	d018      	beq.n	8004bc2 <I2C_DMAAbort+0xae>
      hi2c->State = HAL_I2C_STATE_READY;
 8004b90:	2220      	movs	r2, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b92:	2300      	movs	r3, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8004b94:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b98:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8004b9c:	f7ff ffb6 	bl	8004b0c <HAL_I2C_ErrorCallback>
}
 8004ba0:	b002      	add	sp, #8
 8004ba2:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ba4:	6815      	ldr	r5, [r2, #0]
 8004ba6:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8004baa:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8004bac:	8543      	strh	r3, [r0, #42]	; 0x2a
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004bae:	6523      	str	r3, [r4, #80]	; 0x50
  if (hi2c->hdmarx != NULL)
 8004bb0:	e7e2      	b.n	8004b78 <I2C_DMAAbort+0x64>
  if (hi2c->hdmarx != NULL)
 8004bb2:	b1f3      	cbz	r3, 8004bf2 <I2C_DMAAbort+0xde>
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bb4:	6815      	ldr	r5, [r2, #0]
    hi2c->hdmarx->XferCpltCallback = NULL;
 8004bb6:	63dc      	str	r4, [r3, #60]	; 0x3c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bb8:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
 8004bbc:	6015      	str	r5, [r2, #0]
  hi2c->XferCount = 0U;
 8004bbe:	8544      	strh	r4, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8004bc0:	e7d8      	b.n	8004b74 <I2C_DMAAbort+0x60>
      __HAL_I2C_ENABLE(hi2c);
 8004bc2:	6813      	ldr	r3, [r2, #0]
 8004bc4:	f043 0301 	orr.w	r3, r3, #1
 8004bc8:	6013      	str	r3, [r2, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bca:	6813      	ldr	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004bcc:	2400      	movs	r4, #0
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bce:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004bd2:	6013      	str	r3, [r2, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8004bd4:	6304      	str	r4, [r0, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004bd6:	f880 103d 	strb.w	r1, [r0, #61]	; 0x3d
 8004bda:	e7df      	b.n	8004b9c <I2C_DMAAbort+0x88>
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004bdc:	2300      	movs	r3, #0
    hi2c->State         = HAL_I2C_STATE_READY;
 8004bde:	2220      	movs	r2, #32
 8004be0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004be4:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8004be8:	6403      	str	r3, [r0, #64]	; 0x40
    HAL_I2C_AbortCpltCallback(hi2c);
 8004bea:	f7ff ff91 	bl	8004b10 <HAL_I2C_AbortCpltCallback>
}
 8004bee:	b002      	add	sp, #8
 8004bf0:	bd70      	pop	{r4, r5, r6, pc}
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bf2:	6814      	ldr	r4, [r2, #0]
 8004bf4:	f424 6480 	bic.w	r4, r4, #1024	; 0x400
 8004bf8:	6014      	str	r4, [r2, #0]
  hi2c->XferCount = 0U;
 8004bfa:	8543      	strh	r3, [r0, #42]	; 0x2a
  if (hi2c->hdmatx != NULL)
 8004bfc:	e7bc      	b.n	8004b78 <I2C_DMAAbort+0x64>
 8004bfe:	bf00      	nop
 8004c00:	20000030 	.word	0x20000030
 8004c04:	14f8b589 	.word	0x14f8b589

08004c08 <I2C_ITError>:
{
 8004c08:	b510      	push	{r4, lr}
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c0a:	f890 203d 	ldrb.w	r2, [r0, #61]	; 0x3d
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8004c0e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004c12:	2b10      	cmp	r3, #16
{
 8004c14:	4604      	mov	r4, r0
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c16:	b2d2      	uxtb	r2, r2
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004c18:	d039      	beq.n	8004c8e <I2C_ITError+0x86>
 8004c1a:	b2d9      	uxtb	r1, r3
 8004c1c:	2940      	cmp	r1, #64	; 0x40
 8004c1e:	d036      	beq.n	8004c8e <I2C_ITError+0x86>
  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004c20:	f002 0128 	and.w	r1, r2, #40	; 0x28
 8004c24:	2928      	cmp	r1, #40	; 0x28
 8004c26:	d03d      	beq.n	8004ca4 <I2C_ITError+0x9c>
 8004c28:	6823      	ldr	r3, [r4, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004c2a:	6859      	ldr	r1, [r3, #4]
 8004c2c:	0508      	lsls	r0, r1, #20
 8004c2e:	d407      	bmi.n	8004c40 <I2C_ITError+0x38>
 8004c30:	2a60      	cmp	r2, #96	; 0x60
 8004c32:	d005      	beq.n	8004c40 <I2C_ITError+0x38>
      hi2c->State = HAL_I2C_STATE_READY;
 8004c34:	2120      	movs	r1, #32
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c36:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8004c38:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c3c:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c40:	2200      	movs	r2, #0
 8004c42:	6322      	str	r2, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004c44:	685a      	ldr	r2, [r3, #4]
 8004c46:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8004c4a:	d134      	bne.n	8004cb6 <I2C_ITError+0xae>
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004c4c:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8004c50:	2960      	cmp	r1, #96	; 0x60
 8004c52:	d075      	beq.n	8004d40 <I2C_ITError+0x138>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004c54:	695a      	ldr	r2, [r3, #20]
 8004c56:	0650      	lsls	r0, r2, #25
 8004c58:	d505      	bpl.n	8004c66 <I2C_ITError+0x5e>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c5a:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004c5c:	691b      	ldr	r3, [r3, #16]
 8004c5e:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8004c60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004c62:	3301      	adds	r3, #1
 8004c64:	6263      	str	r3, [r4, #36]	; 0x24
    HAL_I2C_ErrorCallback(hi2c);
 8004c66:	4620      	mov	r0, r4
 8004c68:	f7ff ff50 	bl	8004b0c <HAL_I2C_ErrorCallback>
  CurrentError = hi2c->ErrorCode;
 8004c6c:	6c23      	ldr	r3, [r4, #64]	; 0x40
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8004c6e:	0719      	lsls	r1, r3, #28
 8004c70:	d004      	beq.n	8004c7c <I2C_ITError+0x74>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004c72:	6822      	ldr	r2, [r4, #0]
 8004c74:	6853      	ldr	r3, [r2, #4]
 8004c76:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8004c7a:	6053      	str	r3, [r2, #4]
  CurrentState = hi2c->State;
 8004c7c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004c80:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004c82:	0752      	lsls	r2, r2, #29
  CurrentState = hi2c->State;
 8004c84:	b2db      	uxtb	r3, r3
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8004c86:	d501      	bpl.n	8004c8c <I2C_ITError+0x84>
 8004c88:	2b28      	cmp	r3, #40	; 0x28
 8004c8a:	d02f      	beq.n	8004cec <I2C_ITError+0xe4>
}
 8004c8c:	bd10      	pop	{r4, pc}
  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8004c8e:	2a22      	cmp	r2, #34	; 0x22
 8004c90:	d1c6      	bne.n	8004c20 <I2C_ITError+0x18>
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8004c92:	6823      	ldr	r3, [r4, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c9a:	601a      	str	r2, [r3, #0]
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8004c9c:	685a      	ldr	r2, [r3, #4]
 8004c9e:	0512      	lsls	r2, r2, #20
 8004ca0:	d5c8      	bpl.n	8004c34 <I2C_ITError+0x2c>
 8004ca2:	e7cd      	b.n	8004c40 <I2C_ITError+0x38>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ca4:	2300      	movs	r3, #0
 8004ca6:	6323      	str	r3, [r4, #48]	; 0x30
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004ca8:	6823      	ldr	r3, [r4, #0]
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8004caa:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004cae:	685a      	ldr	r2, [r3, #4]
 8004cb0:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 8004cb4:	d0ca      	beq.n	8004c4c <I2C_ITError+0x44>
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004cb6:	685a      	ldr	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004cb8:	6b60      	ldr	r0, [r4, #52]	; 0x34
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8004cba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004cbe:	605a      	str	r2, [r3, #4]
    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8004cc0:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d01e      	beq.n	8004d06 <I2C_ITError+0xfe>
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004cc8:	4b28      	ldr	r3, [pc, #160]	; (8004d6c <I2C_ITError+0x164>)
 8004cca:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004ccc:	f7fe fbd0 	bl	8003470 <HAL_DMA_Abort_IT>
 8004cd0:	2800      	cmp	r0, #0
 8004cd2:	d0cb      	beq.n	8004c6c <I2C_ITError+0x64>
        __HAL_I2C_DISABLE(hi2c);
 8004cd4:	6822      	ldr	r2, [r4, #0]
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004cd6:	6b60      	ldr	r0, [r4, #52]	; 0x34
        __HAL_I2C_DISABLE(hi2c);
 8004cd8:	6813      	ldr	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004cda:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8004cdc:	f023 0301 	bic.w	r3, r3, #1
 8004ce0:	6013      	str	r3, [r2, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004ce2:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004ce6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004ce8:	4798      	blx	r3
 8004cea:	e7bf      	b.n	8004c6c <I2C_ITError+0x64>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004cec:	4b20      	ldr	r3, [pc, #128]	; (8004d70 <I2C_ITError+0x168>)
 8004cee:	62e3      	str	r3, [r4, #44]	; 0x2c
    hi2c->State         = HAL_I2C_STATE_READY;
 8004cf0:	2220      	movs	r2, #32
    hi2c->PreviousState = I2C_STATE_NONE;
 8004cf2:	2300      	movs	r3, #0
 8004cf4:	6323      	str	r3, [r4, #48]	; 0x30
    HAL_I2C_ListenCpltCallback(hi2c);
 8004cf6:	4620      	mov	r0, r4
    hi2c->State         = HAL_I2C_STATE_READY;
 8004cf8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004cfc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    HAL_I2C_ListenCpltCallback(hi2c);
 8004d00:	f7ff fea4 	bl	8004a4c <HAL_I2C_ListenCpltCallback>
}
 8004d04:	bd10      	pop	{r4, pc}
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004d06:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8004d08:	4b18      	ldr	r3, [pc, #96]	; (8004d6c <I2C_ITError+0x164>)
 8004d0a:	6503      	str	r3, [r0, #80]	; 0x50
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004d0c:	f7fe fbb0 	bl	8003470 <HAL_DMA_Abort_IT>
 8004d10:	2800      	cmp	r0, #0
 8004d12:	d0ab      	beq.n	8004c6c <I2C_ITError+0x64>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d14:	6823      	ldr	r3, [r4, #0]
 8004d16:	695a      	ldr	r2, [r3, #20]
 8004d18:	0651      	lsls	r1, r2, #25
 8004d1a:	d506      	bpl.n	8004d2a <I2C_ITError+0x122>
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d1c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004d1e:	691b      	ldr	r3, [r3, #16]
 8004d20:	7013      	strb	r3, [r2, #0]
          hi2c->pBuffPtr++;
 8004d22:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004d24:	6823      	ldr	r3, [r4, #0]
 8004d26:	3201      	adds	r2, #1
 8004d28:	6262      	str	r2, [r4, #36]	; 0x24
        __HAL_I2C_DISABLE(hi2c);
 8004d2a:	681a      	ldr	r2, [r3, #0]
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004d2c:	6ba0      	ldr	r0, [r4, #56]	; 0x38
        __HAL_I2C_DISABLE(hi2c);
 8004d2e:	f022 0201 	bic.w	r2, r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 8004d32:	2120      	movs	r1, #32
        __HAL_I2C_DISABLE(hi2c);
 8004d34:	601a      	str	r2, [r3, #0]
        hi2c->State = HAL_I2C_STATE_READY;
 8004d36:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004d3a:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004d3c:	4798      	blx	r3
 8004d3e:	e795      	b.n	8004c6c <I2C_ITError+0x64>
    hi2c->State = HAL_I2C_STATE_READY;
 8004d40:	2120      	movs	r1, #32
 8004d42:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004d46:	6422      	str	r2, [r4, #64]	; 0x40
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004d48:	695a      	ldr	r2, [r3, #20]
 8004d4a:	0652      	lsls	r2, r2, #25
 8004d4c:	d506      	bpl.n	8004d5c <I2C_ITError+0x154>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d4e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	7013      	strb	r3, [r2, #0]
      hi2c->pBuffPtr++;
 8004d54:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004d56:	6823      	ldr	r3, [r4, #0]
 8004d58:	3201      	adds	r2, #1
 8004d5a:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE(hi2c);
 8004d5c:	681a      	ldr	r2, [r3, #0]
 8004d5e:	f022 0201 	bic.w	r2, r2, #1
 8004d62:	601a      	str	r2, [r3, #0]
    HAL_I2C_AbortCpltCallback(hi2c);
 8004d64:	4620      	mov	r0, r4
 8004d66:	f7ff fed3 	bl	8004b10 <HAL_I2C_AbortCpltCallback>
 8004d6a:	e77f      	b.n	8004c6c <I2C_ITError+0x64>
 8004d6c:	08004b15 	.word	0x08004b15
 8004d70:	ffff0000 	.word	0xffff0000

08004d74 <HAL_I2C_EV_IRQHandler>:
{
 8004d74:	b570      	push	{r4, r5, r6, lr}
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004d76:	6803      	ldr	r3, [r0, #0]
{
 8004d78:	4604      	mov	r4, r0
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004d7a:	6858      	ldr	r0, [r3, #4]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004d7c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d7e:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004d82:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004d86:	2910      	cmp	r1, #16
{
 8004d88:	b08c      	sub	sp, #48	; 0x30
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004d8a:	b2cd      	uxtb	r5, r1
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004d8c:	d021      	beq.n	8004dd2 <HAL_I2C_EV_IRQHandler+0x5e>
 8004d8e:	2d40      	cmp	r5, #64	; 0x40
 8004d90:	d01f      	beq.n	8004dd2 <HAL_I2C_EV_IRQHandler+0x5e>
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004d92:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8004d94:	b2d2      	uxtb	r2, r2
 8004d96:	2900      	cmp	r1, #0
 8004d98:	f000 8093 	beq.w	8004ec2 <HAL_I2C_EV_IRQHandler+0x14e>
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004d9c:	6959      	ldr	r1, [r3, #20]
  uint32_t sr2itflags               = 0U;
 8004d9e:	2500      	movs	r5, #0
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004da0:	f011 0f02 	tst.w	r1, #2
 8004da4:	f3c1 0640 	ubfx	r6, r1, #1, #1
 8004da8:	d056      	beq.n	8004e58 <HAL_I2C_EV_IRQHandler+0xe4>
 8004daa:	0586      	lsls	r6, r0, #22
 8004dac:	d556      	bpl.n	8004e5c <HAL_I2C_EV_IRQHandler+0xe8>
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004dae:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004db0:	b102      	cbz	r2, 8004db4 <HAL_I2C_EV_IRQHandler+0x40>
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004db2:	699d      	ldr	r5, [r3, #24]
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004db4:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8004db8:	f002 0228 	and.w	r2, r2, #40	; 0x28
 8004dbc:	2a28      	cmp	r2, #40	; 0x28
 8004dbe:	f000 8217 	beq.w	80051f0 <HAL_I2C_EV_IRQHandler+0x47c>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004dc2:	f06f 0102 	mvn.w	r1, #2
    __HAL_UNLOCK(hi2c);
 8004dc6:	2200      	movs	r2, #0
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8004dc8:	6159      	str	r1, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8004dca:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
}
 8004dce:	b00c      	add	sp, #48	; 0x30
 8004dd0:	bd70      	pop	{r4, r5, r6, pc}
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004dd2:	6999      	ldr	r1, [r3, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004dd4:	695a      	ldr	r2, [r3, #20]
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004dd6:	f012 0f01 	tst.w	r2, #1
 8004dda:	d11a      	bne.n	8004e12 <HAL_I2C_EV_IRQHandler+0x9e>
 8004ddc:	f5b6 0f2a 	cmp.w	r6, #11141120	; 0xaa0000
 8004de0:	d0f5      	beq.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 8004de2:	f1b6 4f2a 	cmp.w	r6, #2852126720	; 0xaa000000
 8004de6:	d0f2      	beq.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004de8:	0716      	lsls	r6, r2, #28
 8004dea:	d56d      	bpl.n	8004ec8 <HAL_I2C_EV_IRQHandler+0x154>
 8004dec:	0586      	lsls	r6, r0, #22
 8004dee:	f140 8083 	bpl.w	8004ef8 <HAL_I2C_EV_IRQHandler+0x184>
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004df2:	6c62      	ldr	r2, [r4, #68]	; 0x44
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004df4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004df6:	b2d2      	uxtb	r2, r2
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8004df8:	611a      	str	r2, [r3, #16]
  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8004dfa:	2900      	cmp	r1, #0
 8004dfc:	f000 81df 	beq.w	80051be <HAL_I2C_EV_IRQHandler+0x44a>
 8004e00:	6bca      	ldr	r2, [r1, #60]	; 0x3c
 8004e02:	2a00      	cmp	r2, #0
 8004e04:	f000 81db 	beq.w	80051be <HAL_I2C_EV_IRQHandler+0x44a>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004e08:	685a      	ldr	r2, [r3, #4]
 8004e0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004e0e:	605a      	str	r2, [r3, #4]
 8004e10:	e7dd      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e12:	0586      	lsls	r6, r0, #22
 8004e14:	d56e      	bpl.n	8004ef4 <HAL_I2C_EV_IRQHandler+0x180>
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8004e16:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004e18:	f5b2 0f2a 	cmp.w	r2, #11141120	; 0xaa0000
 8004e1c:	f000 81e5 	beq.w	80051ea <HAL_I2C_EV_IRQHandler+0x476>
  }
  /* else if user set XferOptions to I2C_OTHER_AND_LAST_FRAME */
  /* it request implicitly to generate a restart condition    */
  /* then generate a stop condition at the end of transfer    */
  /* set XferOptions to I2C_FIRST_AND_LAST_FRAME              */
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8004e20:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004e22:	f1b2 4f2a 	cmp.w	r2, #2852126720	; 0xaa000000
  {
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8004e26:	bf04      	itt	eq
 8004e28:	2208      	moveq	r2, #8
 8004e2a:	62e2      	streq	r2, [r4, #44]	; 0x2c
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004e2c:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8004e30:	2a40      	cmp	r2, #64	; 0x40
 8004e32:	f000 81d3 	beq.w	80051dc <HAL_I2C_EV_IRQHandler+0x468>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e36:	6922      	ldr	r2, [r4, #16]
 8004e38:	f5b2 4f80 	cmp.w	r2, #16384	; 0x4000
 8004e3c:	f000 81ae 	beq.w	800519c <HAL_I2C_EV_IRQHandler+0x428>
      if (hi2c->EventCount == 0U)
 8004e40:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8004e42:	2a00      	cmp	r2, #0
 8004e44:	f040 81e8 	bne.w	8005218 <HAL_I2C_EV_IRQHandler+0x4a4>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8004e48:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8004e4a:	11d2      	asrs	r2, r2, #7
 8004e4c:	f002 0206 	and.w	r2, r2, #6
 8004e50:	f042 02f0 	orr.w	r2, r2, #240	; 0xf0
 8004e54:	611a      	str	r2, [r3, #16]
 8004e56:	e7ba      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e58:	06cd      	lsls	r5, r1, #27
 8004e5a:	d47c      	bmi.n	8004f56 <HAL_I2C_EV_IRQHandler+0x1e2>
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e5c:	f002 02f7 	and.w	r2, r2, #247	; 0xf7
 8004e60:	2a21      	cmp	r2, #33	; 0x21
 8004e62:	f000 80f5 	beq.w	8005050 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e66:	064a      	lsls	r2, r1, #25
 8004e68:	f140 8132 	bpl.w	80050d0 <HAL_I2C_EV_IRQHandler+0x35c>
 8004e6c:	0546      	lsls	r6, r0, #21
 8004e6e:	f140 812f 	bpl.w	80050d0 <HAL_I2C_EV_IRQHandler+0x35c>
 8004e72:	074d      	lsls	r5, r1, #29
 8004e74:	f100 812f 	bmi.w	80050d6 <HAL_I2C_EV_IRQHandler+0x362>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e78:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8004e7c:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004e7e:	b292      	uxth	r2, r2
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004e80:	b2c9      	uxtb	r1, r1
  if (hi2c->XferCount != 0U)
 8004e82:	2a00      	cmp	r2, #0
 8004e84:	d0a3      	beq.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e86:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004e88:	691b      	ldr	r3, [r3, #16]
 8004e8a:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8004e8c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8004e8e:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8004e90:	3b01      	subs	r3, #1
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	8563      	strh	r3, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e96:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8004e98:	3201      	adds	r2, #1
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e9a:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 8004e9c:	6262      	str	r2, [r4, #36]	; 0x24
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d195      	bne.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 8004ea2:	292a      	cmp	r1, #42	; 0x2a
 8004ea4:	d193      	bne.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004ea6:	6822      	ldr	r2, [r4, #0]
 8004ea8:	6853      	ldr	r3, [r2, #4]
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004eaa:	2522      	movs	r5, #34	; 0x22
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004eac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004eb0:	2128      	movs	r1, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004eb2:	6053      	str	r3, [r2, #4]
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004eb4:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004eb6:	6325      	str	r5, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8004eb8:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004ebc:	f7ff fdc2 	bl	8004a44 <HAL_I2C_SlaveRxCpltCallback>
 8004ec0:	e785      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004ec2:	699d      	ldr	r5, [r3, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004ec4:	6959      	ldr	r1, [r3, #20]
 8004ec6:	e76b      	b.n	8004da0 <HAL_I2C_EV_IRQHandler+0x2c>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ec8:	0796      	lsls	r6, r2, #30
 8004eca:	d515      	bpl.n	8004ef8 <HAL_I2C_EV_IRQHandler+0x184>
 8004ecc:	0586      	lsls	r6, r0, #22
 8004ece:	d513      	bpl.n	8004ef8 <HAL_I2C_EV_IRQHandler+0x184>
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004ed0:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8004ed4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  uint32_t Prev_State                   = hi2c->PreviousState;
 8004ed6:	6b25      	ldr	r5, [r4, #48]	; 0x30
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ed8:	f894 103d 	ldrb.w	r1, [r4, #61]	; 0x3d
 8004edc:	2922      	cmp	r1, #34	; 0x22
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8004ede:	b2d2      	uxtb	r2, r2
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004ee0:	f000 81ae 	beq.w	8005240 <HAL_I2C_EV_IRQHandler+0x4cc>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	9209      	str	r2, [sp, #36]	; 0x24
 8004ee8:	695a      	ldr	r2, [r3, #20]
 8004eea:	9209      	str	r2, [sp, #36]	; 0x24
 8004eec:	699b      	ldr	r3, [r3, #24]
 8004eee:	9309      	str	r3, [sp, #36]	; 0x24
 8004ef0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004ef2:	e76c      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004ef4:	0716      	lsls	r6, r2, #28
 8004ef6:	d5e7      	bpl.n	8004ec8 <HAL_I2C_EV_IRQHandler+0x154>
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004ef8:	f011 0f04 	tst.w	r1, #4
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004efc:	6859      	ldr	r1, [r3, #4]
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004efe:	f000 80f3 	beq.w	80050e8 <HAL_I2C_EV_IRQHandler+0x374>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004f02:	050e      	lsls	r6, r1, #20
 8004f04:	f53f af63 	bmi.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f08:	0611      	lsls	r1, r2, #24
 8004f0a:	f140 8113 	bpl.w	8005134 <HAL_I2C_EV_IRQHandler+0x3c0>
 8004f0e:	0546      	lsls	r6, r0, #21
 8004f10:	f140 8110 	bpl.w	8005134 <HAL_I2C_EV_IRQHandler+0x3c0>
 8004f14:	0751      	lsls	r1, r2, #29
 8004f16:	f100 8110 	bmi.w	800513a <HAL_I2C_EV_IRQHandler+0x3c6>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f1a:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f1e:	8d20      	ldrh	r0, [r4, #40]	; 0x28
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f20:	f894 103e 	ldrb.w	r1, [r4, #62]	; 0x3e
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004f24:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f26:	b2d2      	uxtb	r2, r2
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f28:	b2c9      	uxtb	r1, r1
  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8004f2a:	2800      	cmp	r0, #0
 8004f2c:	f040 8235 	bne.w	800539a <HAL_I2C_EV_IRQHandler+0x626>
 8004f30:	2a21      	cmp	r2, #33	; 0x21
 8004f32:	f000 8325 	beq.w	8005580 <HAL_I2C_EV_IRQHandler+0x80c>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8004f36:	2940      	cmp	r1, #64	; 0x40
 8004f38:	f47f af49 	bne.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8004f3c:	2a22      	cmp	r2, #34	; 0x22
 8004f3e:	f47f af46 	bne.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    if (hi2c->XferCount == 0U)
 8004f42:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004f44:	b292      	uxth	r2, r2
 8004f46:	2a00      	cmp	r2, #0
 8004f48:	f040 82a4 	bne.w	8005494 <HAL_I2C_EV_IRQHandler+0x720>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8004f4c:	685a      	ldr	r2, [r3, #4]
 8004f4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f52:	605a      	str	r2, [r3, #4]
 8004f54:	e73b      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f56:	0585      	lsls	r5, r0, #22
 8004f58:	d580      	bpl.n	8004e5c <HAL_I2C_EV_IRQHandler+0xe8>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f5a:	f894 503d 	ldrb.w	r5, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004f5e:	685a      	ldr	r2, [r3, #4]
 8004f60:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8004f64:	605a      	str	r2, [r3, #4]
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8004f66:	960b      	str	r6, [sp, #44]	; 0x2c
 8004f68:	695a      	ldr	r2, [r3, #20]
 8004f6a:	920b      	str	r2, [sp, #44]	; 0x2c
 8004f6c:	681a      	ldr	r2, [r3, #0]
 8004f6e:	f042 0201 	orr.w	r2, r2, #1
 8004f72:	601a      	str	r2, [r3, #0]
 8004f74:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f76:	681a      	ldr	r2, [r3, #0]
 8004f78:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f7c:	601a      	str	r2, [r3, #0]
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004f7e:	685a      	ldr	r2, [r3, #4]
 8004f80:	0510      	lsls	r0, r2, #20
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004f82:	b2ed      	uxtb	r5, r5
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8004f84:	d521      	bpl.n	8004fca <HAL_I2C_EV_IRQHandler+0x256>
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004f86:	f005 02f7 	and.w	r2, r5, #247	; 0xf7
 8004f8a:	2a22      	cmp	r2, #34	; 0x22
 8004f8c:	f000 8175 	beq.w	800527a <HAL_I2C_EV_IRQHandler+0x506>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8004f90:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004f92:	6802      	ldr	r2, [r0, #0]
 8004f94:	6852      	ldr	r2, [r2, #4]
 8004f96:	b292      	uxth	r2, r2
 8004f98:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8004f9a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8004f9c:	b292      	uxth	r2, r2
 8004f9e:	b11a      	cbz	r2, 8004fa8 <HAL_I2C_EV_IRQHandler+0x234>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004fa0:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8004fa2:	f042 0204 	orr.w	r2, r2, #4
 8004fa6:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004fa8:	685a      	ldr	r2, [r3, #4]
 8004faa:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004fae:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004fb0:	f7fe fb60 	bl	8003674 <HAL_DMA_GetState>
 8004fb4:	2801      	cmp	r0, #1
 8004fb6:	d008      	beq.n	8004fca <HAL_I2C_EV_IRQHandler+0x256>
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004fb8:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004fba:	4ba0      	ldr	r3, [pc, #640]	; (800523c <HAL_I2C_EV_IRQHandler+0x4c8>)
 8004fbc:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004fbe:	f7fe fa57 	bl	8003470 <HAL_DMA_Abort_IT>
 8004fc2:	b110      	cbz	r0, 8004fca <HAL_I2C_EV_IRQHandler+0x256>
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004fc4:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8004fc6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 8004fc8:	4798      	blx	r3
  if (hi2c->XferCount != 0U)
 8004fca:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8004fcc:	b29b      	uxth	r3, r3
 8004fce:	b313      	cbz	r3, 8005016 <HAL_I2C_EV_IRQHandler+0x2a2>
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004fd0:	6823      	ldr	r3, [r4, #0]
 8004fd2:	695a      	ldr	r2, [r3, #20]
 8004fd4:	0751      	lsls	r1, r2, #29
 8004fd6:	d50a      	bpl.n	8004fee <HAL_I2C_EV_IRQHandler+0x27a>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fd8:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004fda:	691b      	ldr	r3, [r3, #16]
 8004fdc:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8004fde:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004fe0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004fe2:	6823      	ldr	r3, [r4, #0]
      hi2c->XferCount--;
 8004fe4:	3a01      	subs	r2, #1
 8004fe6:	b292      	uxth	r2, r2
      hi2c->pBuffPtr++;
 8004fe8:	3101      	adds	r1, #1
      hi2c->XferCount--;
 8004fea:	8562      	strh	r2, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004fec:	6261      	str	r1, [r4, #36]	; 0x24
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8004fee:	695a      	ldr	r2, [r3, #20]
 8004ff0:	0652      	lsls	r2, r2, #25
 8004ff2:	d509      	bpl.n	8005008 <HAL_I2C_EV_IRQHandler+0x294>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff4:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8004ff6:	691b      	ldr	r3, [r3, #16]
 8004ff8:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8004ffa:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8004ffc:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8004ffe:	3b01      	subs	r3, #1
 8005000:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8005002:	3201      	adds	r2, #1
      hi2c->XferCount--;
 8005004:	8563      	strh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 8005006:	6262      	str	r2, [r4, #36]	; 0x24
    if (hi2c->XferCount != 0U)
 8005008:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 800500a:	b29b      	uxth	r3, r3
 800500c:	b11b      	cbz	r3, 8005016 <HAL_I2C_EV_IRQHandler+0x2a2>
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800500e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005010:	f043 0304 	orr.w	r3, r3, #4
 8005014:	6423      	str	r3, [r4, #64]	; 0x40
  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005016:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8005018:	2b00      	cmp	r3, #0
 800501a:	f040 80d9 	bne.w	80051d0 <HAL_I2C_EV_IRQHandler+0x45c>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800501e:	2d2a      	cmp	r5, #42	; 0x2a
 8005020:	f000 814c 	beq.w	80052bc <HAL_I2C_EV_IRQHandler+0x548>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005024:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8005028:	2b28      	cmp	r3, #40	; 0x28
 800502a:	f000 814f 	beq.w	80052cc <HAL_I2C_EV_IRQHandler+0x558>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800502e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8005030:	2b22      	cmp	r3, #34	; 0x22
 8005032:	d002      	beq.n	800503a <HAL_I2C_EV_IRQHandler+0x2c6>
 8005034:	2d22      	cmp	r5, #34	; 0x22
 8005036:	f47f aeca 	bne.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
        hi2c->PreviousState = I2C_STATE_NONE;
 800503a:	2300      	movs	r3, #0
        hi2c->State = HAL_I2C_STATE_READY;
 800503c:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 800503e:	6323      	str	r3, [r4, #48]	; 0x30
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005040:	4620      	mov	r0, r4
        hi2c->State = HAL_I2C_STATE_READY;
 8005042:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005046:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800504a:	f7ff fcfb 	bl	8004a44 <HAL_I2C_SlaveRxCpltCallback>
 800504e:	e6be      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005050:	060e      	lsls	r6, r1, #24
 8005052:	d528      	bpl.n	80050a6 <HAL_I2C_EV_IRQHandler+0x332>
 8005054:	0545      	lsls	r5, r0, #21
 8005056:	d526      	bpl.n	80050a6 <HAL_I2C_EV_IRQHandler+0x332>
 8005058:	074e      	lsls	r6, r1, #29
 800505a:	d427      	bmi.n	80050ac <HAL_I2C_EV_IRQHandler+0x338>
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800505c:	f894 003d 	ldrb.w	r0, [r4, #61]	; 0x3d
  if (hi2c->XferCount != 0U)
 8005060:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8005062:	b289      	uxth	r1, r1
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005064:	b2c0      	uxtb	r0, r0
  if (hi2c->XferCount != 0U)
 8005066:	2900      	cmp	r1, #0
 8005068:	f43f aeb1 	beq.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800506c:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800506e:	f815 1b01 	ldrb.w	r1, [r5], #1
 8005072:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 8005074:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8005076:	6265      	str	r5, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8005078:	3901      	subs	r1, #1
 800507a:	b289      	uxth	r1, r1
 800507c:	8561      	strh	r1, [r4, #42]	; 0x2a
    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800507e:	8d61      	ldrh	r1, [r4, #42]	; 0x2a
 8005080:	b289      	uxth	r1, r1
 8005082:	2900      	cmp	r1, #0
 8005084:	f47f aea3 	bne.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 8005088:	2829      	cmp	r0, #41	; 0x29
 800508a:	f47f aea0 	bne.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800508e:	6859      	ldr	r1, [r3, #4]
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005090:	2528      	movs	r5, #40	; 0x28
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005092:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8005096:	6059      	str	r1, [r3, #4]
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005098:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800509a:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800509c:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80050a0:	f7ff fcce 	bl	8004a40 <HAL_I2C_SlaveTxCpltCallback>
 80050a4:	e693      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050a6:	074d      	lsls	r5, r1, #29
 80050a8:	f57f ae91 	bpl.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 80050ac:	0581      	lsls	r1, r0, #22
 80050ae:	f57f ae8e 	bpl.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
  if (hi2c->XferCount != 0U)
 80050b2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80050b4:	b292      	uxth	r2, r2
 80050b6:	2a00      	cmp	r2, #0
 80050b8:	f43f ae89 	beq.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80050bc:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80050be:	f812 1b01 	ldrb.w	r1, [r2], #1
 80050c2:	6119      	str	r1, [r3, #16]
    hi2c->XferCount--;
 80050c4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 80050c6:	6262      	str	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 80050c8:	3b01      	subs	r3, #1
 80050ca:	b29b      	uxth	r3, r3
 80050cc:	8563      	strh	r3, [r4, #42]	; 0x2a
 80050ce:	e67e      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050d0:	0749      	lsls	r1, r1, #29
 80050d2:	f57f ae7c 	bpl.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 80050d6:	0582      	lsls	r2, r0, #22
 80050d8:	f57f ae79 	bpl.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
  if (hi2c->XferCount != 0U)
 80050dc:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80050de:	b292      	uxth	r2, r2
 80050e0:	2a00      	cmp	r2, #0
 80050e2:	f43f ae74 	beq.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 80050e6:	e01a      	b.n	800511e <HAL_I2C_EV_IRQHandler+0x3aa>
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80050e8:	050d      	lsls	r5, r1, #20
 80050ea:	f53f ae70 	bmi.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80050ee:	0651      	lsls	r1, r2, #25
 80050f0:	d42f      	bmi.n	8005152 <HAL_I2C_EV_IRQHandler+0x3de>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80050f2:	0751      	lsls	r1, r2, #29
 80050f4:	f57f ae6b 	bpl.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 80050f8:	0582      	lsls	r2, r0, #22
 80050fa:	f57f ae68 	bpl.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80050fe:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->XferCount == 4U)
 8005100:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005102:	b292      	uxth	r2, r2
 8005104:	2a04      	cmp	r2, #4
 8005106:	f000 8139 	beq.w	800537c <HAL_I2C_EV_IRQHandler+0x608>
  else if (hi2c->XferCount == 3U)
 800510a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800510c:	b292      	uxth	r2, r2
 800510e:	2a03      	cmp	r2, #3
 8005110:	f000 8155 	beq.w	80053be <HAL_I2C_EV_IRQHandler+0x64a>
  else if (hi2c->XferCount == 2U)
 8005114:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005116:	b292      	uxth	r2, r2
 8005118:	2a02      	cmp	r2, #2
 800511a:	f000 8181 	beq.w	8005420 <HAL_I2C_EV_IRQHandler+0x6ac>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800511e:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005120:	691b      	ldr	r3, [r3, #16]
 8005122:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8005124:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8005126:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8005128:	3b01      	subs	r3, #1
 800512a:	b29b      	uxth	r3, r3
    hi2c->pBuffPtr++;
 800512c:	3201      	adds	r2, #1
    hi2c->XferCount--;
 800512e:	8563      	strh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8005130:	6262      	str	r2, [r4, #36]	; 0x24
      }
 8005132:	e64c      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005134:	0752      	lsls	r2, r2, #29
 8005136:	f57f ae4a 	bpl.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 800513a:	0586      	lsls	r6, r0, #22
 800513c:	f57f ae47 	bpl.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8005140:	2d10      	cmp	r5, #16
 8005142:	f000 80f7 	beq.w	8005334 <HAL_I2C_EV_IRQHandler+0x5c0>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005146:	4620      	mov	r0, r4
}
 8005148:	b00c      	add	sp, #48	; 0x30
 800514a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 800514e:	f7ff bc81 	b.w	8004a54 <I2C_MemoryTransmit_TXE_BTF>
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005152:	0546      	lsls	r6, r0, #21
 8005154:	d5cd      	bpl.n	80050f2 <HAL_I2C_EV_IRQHandler+0x37e>
 8005156:	0755      	lsls	r5, r2, #29
 8005158:	f3c2 0180 	ubfx	r1, r2, #2, #1
 800515c:	d4cc      	bmi.n	80050f8 <HAL_I2C_EV_IRQHandler+0x384>
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800515e:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 8005162:	2a22      	cmp	r2, #34	; 0x22
 8005164:	f47f ae33 	bne.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    tmp = hi2c->XferCount;
 8005168:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800516a:	b292      	uxth	r2, r2
    if (tmp > 3U)
 800516c:	2a03      	cmp	r2, #3
 800516e:	f240 8197 	bls.w	80054a0 <HAL_I2C_EV_IRQHandler+0x72c>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005172:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005174:	691b      	ldr	r3, [r3, #16]
 8005176:	7013      	strb	r3, [r2, #0]
      hi2c->XferCount--;
 8005178:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->pBuffPtr++;
 800517a:	6a62      	ldr	r2, [r4, #36]	; 0x24
      hi2c->XferCount--;
 800517c:	3b01      	subs	r3, #1
 800517e:	b29b      	uxth	r3, r3
 8005180:	8563      	strh	r3, [r4, #42]	; 0x2a
      if (hi2c->XferCount == (uint16_t)3)
 8005182:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8005184:	b29b      	uxth	r3, r3
      hi2c->pBuffPtr++;
 8005186:	3201      	adds	r2, #1
      if (hi2c->XferCount == (uint16_t)3)
 8005188:	2b03      	cmp	r3, #3
      hi2c->pBuffPtr++;
 800518a:	6262      	str	r2, [r4, #36]	; 0x24
      if (hi2c->XferCount == (uint16_t)3)
 800518c:	f47f ae1f 	bne.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005190:	6822      	ldr	r2, [r4, #0]
 8005192:	6853      	ldr	r3, [r2, #4]
 8005194:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005198:	6053      	str	r3, [r2, #4]
 800519a:	e618      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800519c:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 80051a0:	2a21      	cmp	r2, #33	; 0x21
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80051a2:	6c62      	ldr	r2, [r4, #68]	; 0x44
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80051a4:	bf16      	itet	ne
 80051a6:	f042 0201 	orrne.w	r2, r2, #1
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80051aa:	f002 02fe 	andeq.w	r2, r2, #254	; 0xfe
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80051ae:	b2d2      	uxtbne	r2, r2
 80051b0:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80051b2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80051b4:	b11a      	cbz	r2, 80051be <HAL_I2C_EV_IRQHandler+0x44a>
 80051b6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80051b8:	2a00      	cmp	r2, #0
 80051ba:	f47f ae25 	bne.w	8004e08 <HAL_I2C_EV_IRQHandler+0x94>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80051be:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80051c0:	2a00      	cmp	r2, #0
 80051c2:	f43f ae04 	beq.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 80051c6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80051c8:	2a00      	cmp	r2, #0
 80051ca:	f47f ae1d 	bne.w	8004e08 <HAL_I2C_EV_IRQHandler+0x94>
 80051ce:	e5fe      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    I2C_ITError(hi2c);
 80051d0:	4620      	mov	r0, r4
}
 80051d2:	b00c      	add	sp, #48	; 0x30
 80051d4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    I2C_ITError(hi2c);
 80051d8:	f7ff bd16 	b.w	8004c08 <I2C_ITError>
    if (hi2c->EventCount == 0U)
 80051dc:	6d22      	ldr	r2, [r4, #80]	; 0x50
 80051de:	bb3a      	cbnz	r2, 8005230 <HAL_I2C_EV_IRQHandler+0x4bc>
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80051e0:	6c62      	ldr	r2, [r4, #68]	; 0x44
 80051e2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80051e6:	611a      	str	r2, [r3, #16]
 80051e8:	e5f1      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80051ea:	2201      	movs	r2, #1
 80051ec:	62e2      	str	r2, [r4, #44]	; 0x2c
 80051ee:	e61d      	b.n	8004e2c <HAL_I2C_EV_IRQHandler+0xb8>
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80051f0:	685a      	ldr	r2, [r3, #4]
 80051f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80051f6:	605a      	str	r2, [r3, #4]
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80051f8:	062e      	lsls	r6, r5, #24
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80051fa:	ea6f 0195 	mvn.w	r1, r5, lsr #2
    __HAL_UNLOCK(hi2c);
 80051fe:	f04f 0300 	mov.w	r3, #0
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005202:	bf54      	ite	pl
 8005204:	89a2      	ldrhpl	r2, [r4, #12]
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005206:	8b22      	ldrhmi	r2, [r4, #24]
    __HAL_UNLOCK(hi2c);
 8005208:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 800520c:	f001 0101 	and.w	r1, r1, #1
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005210:	4620      	mov	r0, r4
 8005212:	f7ff fc19 	bl	8004a48 <HAL_I2C_AddrCallback>
 8005216:	e5da      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      else if (hi2c->EventCount == 1U)
 8005218:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800521a:	2a01      	cmp	r2, #1
 800521c:	f47f add7 	bne.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8005220:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005222:	11d2      	asrs	r2, r2, #7
 8005224:	f002 0206 	and.w	r2, r2, #6
 8005228:	f042 02f1 	orr.w	r2, r2, #241	; 0xf1
 800522c:	611a      	str	r2, [r3, #16]
 800522e:	e5ce      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8005230:	6c62      	ldr	r2, [r4, #68]	; 0x44
 8005232:	f042 0201 	orr.w	r2, r2, #1
 8005236:	b2d2      	uxtb	r2, r2
 8005238:	611a      	str	r2, [r3, #16]
 800523a:	e5c8      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 800523c:	08004b15 	.word	0x08004b15
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8005240:	6d21      	ldr	r1, [r4, #80]	; 0x50
 8005242:	b911      	cbnz	r1, 800524a <HAL_I2C_EV_IRQHandler+0x4d6>
 8005244:	2a40      	cmp	r2, #64	; 0x40
 8005246:	f000 80a1 	beq.w	800538c <HAL_I2C_EV_IRQHandler+0x618>
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 800524a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800524c:	b922      	cbnz	r2, 8005258 <HAL_I2C_EV_IRQHandler+0x4e4>
 800524e:	6921      	ldr	r1, [r4, #16]
 8005250:	f5b1 4f40 	cmp.w	r1, #49152	; 0xc000
 8005254:	f000 80a5 	beq.w	80053a2 <HAL_I2C_EV_IRQHandler+0x62e>
      if (hi2c->XferCount == 0U)
 8005258:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 800525a:	b292      	uxth	r2, r2
 800525c:	2a00      	cmp	r2, #0
 800525e:	d142      	bne.n	80052e6 <HAL_I2C_EV_IRQHandler+0x572>
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005260:	9202      	str	r2, [sp, #8]
 8005262:	695a      	ldr	r2, [r3, #20]
 8005264:	9202      	str	r2, [sp, #8]
 8005266:	699a      	ldr	r2, [r3, #24]
 8005268:	9202      	str	r2, [sp, #8]
 800526a:	9a02      	ldr	r2, [sp, #8]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800526c:	681a      	ldr	r2, [r3, #0]
 800526e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005272:	601a      	str	r2, [r3, #0]
      hi2c->EventCount = 0U;
 8005274:	2300      	movs	r3, #0
 8005276:	6523      	str	r3, [r4, #80]	; 0x50
 8005278:	e5a9      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 800527a:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 800527c:	6802      	ldr	r2, [r0, #0]
 800527e:	6852      	ldr	r2, [r2, #4]
 8005280:	b292      	uxth	r2, r2
 8005282:	8562      	strh	r2, [r4, #42]	; 0x2a
      if (hi2c->XferCount != 0U)
 8005284:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005286:	b292      	uxth	r2, r2
 8005288:	b11a      	cbz	r2, 8005292 <HAL_I2C_EV_IRQHandler+0x51e>
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800528a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800528c:	f042 0204 	orr.w	r2, r2, #4
 8005290:	6422      	str	r2, [r4, #64]	; 0x40
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005292:	685a      	ldr	r2, [r3, #4]
 8005294:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005298:	605a      	str	r2, [r3, #4]
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800529a:	f7fe f9eb 	bl	8003674 <HAL_DMA_GetState>
 800529e:	2801      	cmp	r0, #1
 80052a0:	f43f ae93 	beq.w	8004fca <HAL_I2C_EV_IRQHandler+0x256>
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80052a4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80052a6:	4ba9      	ldr	r3, [pc, #676]	; (800554c <HAL_I2C_EV_IRQHandler+0x7d8>)
 80052a8:	6503      	str	r3, [r0, #80]	; 0x50
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80052aa:	f7fe f8e1 	bl	8003470 <HAL_DMA_Abort_IT>
 80052ae:	2800      	cmp	r0, #0
 80052b0:	f43f ae8b 	beq.w	8004fca <HAL_I2C_EV_IRQHandler+0x256>
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80052b4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80052b6:	6d03      	ldr	r3, [r0, #80]	; 0x50
 80052b8:	4798      	blx	r3
 80052ba:	e686      	b.n	8004fca <HAL_I2C_EV_IRQHandler+0x256>
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80052bc:	2228      	movs	r2, #40	; 0x28
      hi2c->PreviousState = I2C_STATE_NONE;
 80052be:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80052c0:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80052c2:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80052c6:	f7ff fbbd 	bl	8004a44 <HAL_I2C_SlaveRxCpltCallback>
 80052ca:	e6ab      	b.n	8005024 <HAL_I2C_EV_IRQHandler+0x2b0>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80052cc:	4ba0      	ldr	r3, [pc, #640]	; (8005550 <HAL_I2C_EV_IRQHandler+0x7dc>)
 80052ce:	62e3      	str	r3, [r4, #44]	; 0x2c
      hi2c->State = HAL_I2C_STATE_READY;
 80052d0:	2220      	movs	r2, #32
      hi2c->PreviousState = I2C_STATE_NONE;
 80052d2:	2300      	movs	r3, #0
 80052d4:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_ListenCpltCallback(hi2c);
 80052d6:	4620      	mov	r0, r4
      hi2c->State = HAL_I2C_STATE_READY;
 80052d8:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80052dc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80052e0:	f7ff fbb4 	bl	8004a4c <HAL_I2C_ListenCpltCallback>
 80052e4:	e573      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      else if (hi2c->XferCount == 1U)
 80052e6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80052e8:	b292      	uxth	r2, r2
 80052ea:	2a01      	cmp	r2, #1
 80052ec:	d076      	beq.n	80053dc <HAL_I2C_EV_IRQHandler+0x668>
      else if (hi2c->XferCount == 2U)
 80052ee:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 80052f0:	b292      	uxth	r2, r2
 80052f2:	2a02      	cmp	r2, #2
 80052f4:	f000 810c 	beq.w	8005510 <HAL_I2C_EV_IRQHandler+0x79c>
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80052fe:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005300:	685a      	ldr	r2, [r3, #4]
 8005302:	0511      	lsls	r1, r2, #20
 8005304:	d50e      	bpl.n	8005324 <HAL_I2C_EV_IRQHandler+0x5b0>
 8005306:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 800530a:	d007      	beq.n	800531c <HAL_I2C_EV_IRQHandler+0x5a8>
 800530c:	3801      	subs	r0, #1
 800530e:	281f      	cmp	r0, #31
 8005310:	d808      	bhi.n	8005324 <HAL_I2C_EV_IRQHandler+0x5b0>
 8005312:	4a90      	ldr	r2, [pc, #576]	; (8005554 <HAL_I2C_EV_IRQHandler+0x7e0>)
 8005314:	fa22 f000 	lsr.w	r0, r2, r0
 8005318:	07c2      	lsls	r2, r0, #31
 800531a:	d503      	bpl.n	8005324 <HAL_I2C_EV_IRQHandler+0x5b0>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800531c:	685a      	ldr	r2, [r3, #4]
 800531e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005322:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005324:	2200      	movs	r2, #0
 8005326:	9208      	str	r2, [sp, #32]
 8005328:	695a      	ldr	r2, [r3, #20]
 800532a:	9208      	str	r2, [sp, #32]
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	9308      	str	r3, [sp, #32]
 8005330:	9b08      	ldr	r3, [sp, #32]
 8005332:	e79f      	b.n	8005274 <HAL_I2C_EV_IRQHandler+0x500>
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005334:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005336:	f894 203d 	ldrb.w	r2, [r4, #61]	; 0x3d
 800533a:	2a21      	cmp	r2, #33	; 0x21
 800533c:	f47f ad47 	bne.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    if (hi2c->XferCount != 0U)
 8005340:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
 8005342:	b292      	uxth	r2, r2
 8005344:	2a00      	cmp	r2, #0
 8005346:	f47f aeb9 	bne.w	80050bc <HAL_I2C_EV_IRQHandler+0x348>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800534a:	2908      	cmp	r1, #8
 800534c:	f000 8160 	beq.w	8005610 <HAL_I2C_EV_IRQHandler+0x89c>
 8005350:	2920      	cmp	r1, #32
 8005352:	f000 815d 	beq.w	8005610 <HAL_I2C_EV_IRQHandler+0x89c>
 8005356:	f511 3f80 	cmn.w	r1, #65536	; 0x10000
 800535a:	f000 8159 	beq.w	8005610 <HAL_I2C_EV_IRQHandler+0x89c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800535e:	6859      	ldr	r1, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005360:	2611      	movs	r6, #17
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005362:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
        hi2c->State = HAL_I2C_STATE_READY;
 8005366:	2520      	movs	r5, #32
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005368:	6059      	str	r1, [r3, #4]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800536a:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800536c:	6326      	str	r6, [r4, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800536e:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005372:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005376:	f7ff fb5f 	bl	8004a38 <HAL_I2C_MasterTxCpltCallback>
 800537a:	e528      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800537c:	685a      	ldr	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800537e:	6a61      	ldr	r1, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005380:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005384:	605a      	str	r2, [r3, #4]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005386:	691b      	ldr	r3, [r3, #16]
 8005388:	700b      	strb	r3, [r1, #0]
    hi2c->pBuffPtr++;
 800538a:	e6cb      	b.n	8005124 <HAL_I2C_EV_IRQHandler+0x3b0>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800538c:	9100      	str	r1, [sp, #0]
 800538e:	695a      	ldr	r2, [r3, #20]
 8005390:	9200      	str	r2, [sp, #0]
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	9300      	str	r3, [sp, #0]
 8005396:	9b00      	ldr	r3, [sp, #0]
 8005398:	e519      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800539a:	2a21      	cmp	r2, #33	; 0x21
 800539c:	f43f add1 	beq.w	8004f42 <HAL_I2C_EV_IRQHandler+0x1ce>
 80053a0:	e5c9      	b.n	8004f36 <HAL_I2C_EV_IRQHandler+0x1c2>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80053a2:	9201      	str	r2, [sp, #4]
 80053a4:	695a      	ldr	r2, [r3, #20]
 80053a6:	9201      	str	r2, [sp, #4]
 80053a8:	699a      	ldr	r2, [r3, #24]
 80053aa:	9201      	str	r2, [sp, #4]
 80053ac:	9a01      	ldr	r2, [sp, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053ae:	681a      	ldr	r2, [r3, #0]
 80053b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053b4:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 80053b6:	6d23      	ldr	r3, [r4, #80]	; 0x50
 80053b8:	3301      	adds	r3, #1
 80053ba:	6523      	str	r3, [r4, #80]	; 0x50
 80053bc:	e507      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053be:	685a      	ldr	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80053c0:	2904      	cmp	r1, #4
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80053c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053c6:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 80053c8:	f43f aea9 	beq.w	800511e <HAL_I2C_EV_IRQHandler+0x3aa>
 80053cc:	2902      	cmp	r1, #2
 80053ce:	f43f aea6 	beq.w	800511e <HAL_I2C_EV_IRQHandler+0x3aa>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80053d8:	601a      	str	r2, [r3, #0]
 80053da:	e6a0      	b.n	800511e <HAL_I2C_EV_IRQHandler+0x3aa>
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80053dc:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 80053e0:	f000 8102 	beq.w	80055e8 <HAL_I2C_EV_IRQHandler+0x874>
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80053e4:	2808      	cmp	r0, #8
 80053e6:	f000 80bb 	beq.w	8005560 <HAL_I2C_EV_IRQHandler+0x7ec>
 80053ea:	2820      	cmp	r0, #32
 80053ec:	f000 80b8 	beq.w	8005560 <HAL_I2C_EV_IRQHandler+0x7ec>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80053f0:	2d12      	cmp	r5, #18
 80053f2:	f000 8150 	beq.w	8005696 <HAL_I2C_EV_IRQHandler+0x922>
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80053f6:	2810      	cmp	r0, #16
 80053f8:	f200 8150 	bhi.w	800569c <HAL_I2C_EV_IRQHandler+0x928>
 80053fc:	4a56      	ldr	r2, [pc, #344]	; (8005558 <HAL_I2C_EV_IRQHandler+0x7e4>)
 80053fe:	fa22 f000 	lsr.w	r0, r2, r0
 8005402:	07c1      	lsls	r1, r0, #31
 8005404:	f140 814a 	bpl.w	800569c <HAL_I2C_EV_IRQHandler+0x928>
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800540e:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005410:	2200      	movs	r2, #0
 8005412:	9205      	str	r2, [sp, #20]
 8005414:	695a      	ldr	r2, [r3, #20]
 8005416:	9205      	str	r2, [sp, #20]
 8005418:	699b      	ldr	r3, [r3, #24]
 800541a:	9305      	str	r3, [sp, #20]
 800541c:	9b05      	ldr	r3, [sp, #20]
 800541e:	e729      	b.n	8005274 <HAL_I2C_EV_IRQHandler+0x500>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005420:	2901      	cmp	r1, #1
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005422:	681a      	ldr	r2, [r3, #0]
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005424:	f000 80c3 	beq.w	80055ae <HAL_I2C_EV_IRQHandler+0x83a>
 8005428:	2910      	cmp	r1, #16
 800542a:	f000 80c0 	beq.w	80055ae <HAL_I2C_EV_IRQHandler+0x83a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 800542e:	2904      	cmp	r1, #4
 8005430:	f000 8122 	beq.w	8005678 <HAL_I2C_EV_IRQHandler+0x904>
 8005434:	2902      	cmp	r1, #2
 8005436:	f000 811f 	beq.w	8005678 <HAL_I2C_EV_IRQHandler+0x904>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800543a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800543e:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005440:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	7013      	strb	r3, [r2, #0]
    hi2c->XferCount--;
 8005446:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    hi2c->pBuffPtr++;
 8005448:	6a62      	ldr	r2, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800544a:	6821      	ldr	r1, [r4, #0]
    hi2c->XferCount--;
 800544c:	3b01      	subs	r3, #1
 800544e:	b29b      	uxth	r3, r3
 8005450:	8563      	strh	r3, [r4, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005452:	690b      	ldr	r3, [r1, #16]
    hi2c->pBuffPtr++;
 8005454:	1c51      	adds	r1, r2, #1
 8005456:	6261      	str	r1, [r4, #36]	; 0x24
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005458:	7053      	strb	r3, [r2, #1]
    hi2c->XferCount--;
 800545a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800545c:	6821      	ldr	r1, [r4, #0]
    hi2c->pBuffPtr++;
 800545e:	6a62      	ldr	r2, [r4, #36]	; 0x24
    hi2c->XferCount--;
 8005460:	3b01      	subs	r3, #1
 8005462:	b29b      	uxth	r3, r3
 8005464:	8563      	strh	r3, [r4, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005466:	684b      	ldr	r3, [r1, #4]
    hi2c->pBuffPtr++;
 8005468:	3201      	adds	r2, #1
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800546a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    hi2c->State = HAL_I2C_STATE_READY;
 800546e:	2020      	movs	r0, #32
    hi2c->pBuffPtr++;
 8005470:	6262      	str	r2, [r4, #36]	; 0x24
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005472:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005474:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005478:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
 800547c:	2b40      	cmp	r3, #64	; 0x40
 800547e:	f000 80db 	beq.w	8005638 <HAL_I2C_EV_IRQHandler+0x8c4>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005482:	2200      	movs	r2, #0
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005484:	2312      	movs	r3, #18
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005486:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800548a:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800548c:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800548e:	f7ff fad5 	bl	8004a3c <HAL_I2C_MasterRxCpltCallback>
 8005492:	e49c      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005494:	f894 203e 	ldrb.w	r2, [r4, #62]	; 0x3e
 8005498:	2a40      	cmp	r2, #64	; 0x40
 800549a:	f47f ae0f 	bne.w	80050bc <HAL_I2C_EV_IRQHandler+0x348>
 800549e:	e652      	b.n	8005146 <HAL_I2C_EV_IRQHandler+0x3d2>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80054a0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80054a2:	2802      	cmp	r0, #2
 80054a4:	f43f ac93 	beq.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 80054a8:	2a01      	cmp	r2, #1
 80054aa:	f63f ac90 	bhi.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80054ae:	4a2b      	ldr	r2, [pc, #172]	; (800555c <HAL_I2C_EV_IRQHandler+0x7e8>)
  __IO uint32_t count = 0U;
 80054b0:	910a      	str	r1, [sp, #40]	; 0x28
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80054b2:	6812      	ldr	r2, [r2, #0]
 80054b4:	f246 11a8 	movw	r1, #25000	; 0x61a8
 80054b8:	fbb2 f2f1 	udiv	r2, r2, r1
 80054bc:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80054c0:	920a      	str	r2, [sp, #40]	; 0x28
 80054c2:	e004      	b.n	80054ce <HAL_I2C_EV_IRQHandler+0x75a>
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	f412 7200 	ands.w	r2, r2, #512	; 0x200
 80054ca:	f000 80ec 	beq.w	80056a6 <HAL_I2C_EV_IRQHandler+0x932>
    count--;
 80054ce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80054d0:	3a01      	subs	r2, #1
 80054d2:	920a      	str	r2, [sp, #40]	; 0x28
    if (count == 0U)
 80054d4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80054d6:	2900      	cmp	r1, #0
 80054d8:	d1f4      	bne.n	80054c4 <HAL_I2C_EV_IRQHandler+0x750>
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054da:	6c22      	ldr	r2, [r4, #64]	; 0x40
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054dc:	6a60      	ldr	r0, [r4, #36]	; 0x24
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054de:	f042 0220 	orr.w	r2, r2, #32
 80054e2:	6422      	str	r2, [r4, #64]	; 0x40
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80054ea:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ec:	691b      	ldr	r3, [r3, #16]
 80054ee:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 80054f0:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 80054f2:	6a62      	ldr	r2, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80054f4:	3b01      	subs	r3, #1
 80054f6:	b29b      	uxth	r3, r3
        hi2c->pBuffPtr++;
 80054f8:	3201      	adds	r2, #1
        hi2c->State = HAL_I2C_STATE_READY;
 80054fa:	2020      	movs	r0, #32
        hi2c->XferCount--;
 80054fc:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 80054fe:	6262      	str	r2, [r4, #36]	; 0x24
        hi2c->State = HAL_I2C_STATE_READY;
 8005500:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        HAL_I2C_ErrorCallback(hi2c);
 8005504:	4620      	mov	r0, r4
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005506:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 800550a:	f7ff faff 	bl	8004b0c <HAL_I2C_ErrorCallback>
 800550e:	e45e      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005510:	2810      	cmp	r0, #16
 8005512:	f240 809a 	bls.w	800564a <HAL_I2C_EV_IRQHandler+0x8d6>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800551c:	601a      	str	r2, [r3, #0]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005524:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005526:	685a      	ldr	r2, [r3, #4]
 8005528:	0516      	lsls	r6, r2, #20
 800552a:	d507      	bpl.n	800553c <HAL_I2C_EV_IRQHandler+0x7c8>
 800552c:	f510 3f80 	cmn.w	r0, #65536	; 0x10000
 8005530:	f040 8098 	bne.w	8005664 <HAL_I2C_EV_IRQHandler+0x8f0>
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005534:	685a      	ldr	r2, [r3, #4]
 8005536:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800553a:	605a      	str	r2, [r3, #4]
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800553c:	2200      	movs	r2, #0
 800553e:	9207      	str	r2, [sp, #28]
 8005540:	695a      	ldr	r2, [r3, #20]
 8005542:	9207      	str	r2, [sp, #28]
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	9307      	str	r3, [sp, #28]
 8005548:	9b07      	ldr	r3, [sp, #28]
 800554a:	e693      	b.n	8005274 <HAL_I2C_EV_IRQHandler+0x500>
 800554c:	08004b15 	.word	0x08004b15
 8005550:	ffff0000 	.word	0xffff0000
 8005554:	80008081 	.word	0x80008081
 8005558:	00010014 	.word	0x00010014
 800555c:	20000030 	.word	0x20000030
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005560:	681a      	ldr	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005562:	2100      	movs	r1, #0
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005564:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005568:	601a      	str	r2, [r3, #0]
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800556a:	9106      	str	r1, [sp, #24]
 800556c:	695a      	ldr	r2, [r3, #20]
 800556e:	9206      	str	r2, [sp, #24]
 8005570:	699a      	ldr	r2, [r3, #24]
 8005572:	9206      	str	r2, [sp, #24]
 8005574:	9a06      	ldr	r2, [sp, #24]
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005576:	681a      	ldr	r2, [r3, #0]
 8005578:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800557c:	601a      	str	r2, [r3, #0]
 800557e:	e679      	b.n	8005274 <HAL_I2C_EV_IRQHandler+0x500>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005580:	2d08      	cmp	r5, #8
 8005582:	d018      	beq.n	80055b6 <HAL_I2C_EV_IRQHandler+0x842>
 8005584:	2d20      	cmp	r5, #32
 8005586:	d016      	beq.n	80055b6 <HAL_I2C_EV_IRQHandler+0x842>
 8005588:	f515 3f80 	cmn.w	r5, #65536	; 0x10000
 800558c:	d013      	beq.n	80055b6 <HAL_I2C_EV_IRQHandler+0x842>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800558e:	685a      	ldr	r2, [r3, #4]
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005590:	2611      	movs	r6, #17
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005592:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005596:	2500      	movs	r5, #0
      hi2c->State = HAL_I2C_STATE_READY;
 8005598:	2120      	movs	r1, #32
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800559a:	605a      	str	r2, [r3, #4]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 800559c:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800559e:	6326      	str	r6, [r4, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80055a0:	f884 503e 	strb.w	r5, [r4, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80055a4:	f884 103d 	strb.w	r1, [r4, #61]	; 0x3d
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80055a8:	f7ff fa46 	bl	8004a38 <HAL_I2C_MasterTxCpltCallback>
 80055ac:	e40f      	b.n	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055b2:	601a      	str	r2, [r3, #0]
 80055b4:	e744      	b.n	8005440 <HAL_I2C_EV_IRQHandler+0x6cc>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80055b6:	685a      	ldr	r2, [r3, #4]
 80055b8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80055bc:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055be:	6819      	ldr	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80055c0:	2200      	movs	r2, #0
      hi2c->State = HAL_I2C_STATE_READY;
 80055c2:	2020      	movs	r0, #32
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80055c4:	f441 7100 	orr.w	r1, r1, #512	; 0x200
 80055c8:	6019      	str	r1, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80055ca:	6322      	str	r2, [r4, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80055cc:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80055d0:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055d4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80055d8:	2b40      	cmp	r3, #64	; 0x40
        HAL_I2C_MemTxCpltCallback(hi2c);
 80055da:	4620      	mov	r0, r4
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80055dc:	f47f aecb 	bne.w	8005376 <HAL_I2C_EV_IRQHandler+0x602>
        HAL_I2C_MemTxCpltCallback(hi2c);
 80055e0:	f7ff fa36 	bl	8004a50 <HAL_I2C_MemTxCpltCallback>
 80055e4:	f7ff bbf3 	b.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055e8:	681a      	ldr	r2, [r3, #0]
 80055ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80055ee:	601a      	str	r2, [r3, #0]
          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80055f0:	685a      	ldr	r2, [r3, #4]
 80055f2:	f412 6200 	ands.w	r2, r2, #2048	; 0x800
 80055f6:	d043      	beq.n	8005680 <HAL_I2C_EV_IRQHandler+0x90c>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055f8:	681a      	ldr	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80055fa:	2100      	movs	r1, #0
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80055fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005600:	601a      	str	r2, [r3, #0]
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005602:	9103      	str	r1, [sp, #12]
 8005604:	695a      	ldr	r2, [r3, #20]
 8005606:	9203      	str	r2, [sp, #12]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	9303      	str	r3, [sp, #12]
 800560c:	9b03      	ldr	r3, [sp, #12]
 800560e:	e631      	b.n	8005274 <HAL_I2C_EV_IRQHandler+0x500>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005610:	685a      	ldr	r2, [r3, #4]
 8005612:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005616:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005618:	681a      	ldr	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 800561a:	2100      	movs	r1, #0
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800561c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
        hi2c->State = HAL_I2C_STATE_READY;
 8005620:	2520      	movs	r5, #32
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005622:	601a      	str	r2, [r3, #0]
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005624:	4620      	mov	r0, r4
        hi2c->PreviousState = I2C_STATE_NONE;
 8005626:	6321      	str	r1, [r4, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005628:	f884 503d 	strb.w	r5, [r4, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800562c:	f884 103e 	strb.w	r1, [r4, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005630:	f7ff fa02 	bl	8004a38 <HAL_I2C_MasterTxCpltCallback>
 8005634:	f7ff bbcb 	b.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005638:	2300      	movs	r3, #0
 800563a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
      HAL_I2C_MemRxCpltCallback(hi2c);
 800563e:	4620      	mov	r0, r4
      hi2c->PreviousState = I2C_STATE_NONE;
 8005640:	6323      	str	r3, [r4, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005642:	f7ff fa61 	bl	8004b08 <HAL_I2C_MemRxCpltCallback>
 8005646:	f7ff bbc2 	b.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800564a:	4a28      	ldr	r2, [pc, #160]	; (80056ec <HAL_I2C_EV_IRQHandler+0x978>)
 800564c:	40c2      	lsrs	r2, r0
 800564e:	07d2      	lsls	r2, r2, #31
 8005650:	f57f af61 	bpl.w	8005516 <HAL_I2C_EV_IRQHandler+0x7a2>
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800565a:	601a      	str	r2, [r3, #0]
        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800565c:	685a      	ldr	r2, [r3, #4]
 800565e:	0515      	lsls	r5, r2, #20
 8005660:	f57f af6c 	bpl.w	800553c <HAL_I2C_EV_IRQHandler+0x7c8>
 8005664:	3801      	subs	r0, #1
 8005666:	281f      	cmp	r0, #31
 8005668:	f63f af68 	bhi.w	800553c <HAL_I2C_EV_IRQHandler+0x7c8>
 800566c:	4a20      	ldr	r2, [pc, #128]	; (80056f0 <HAL_I2C_EV_IRQHandler+0x97c>)
 800566e:	40c2      	lsrs	r2, r0
 8005670:	07d0      	lsls	r0, r2, #31
 8005672:	f57f af63 	bpl.w	800553c <HAL_I2C_EV_IRQHandler+0x7c8>
 8005676:	e75d      	b.n	8005534 <HAL_I2C_EV_IRQHandler+0x7c0>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005678:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800567c:	601a      	str	r2, [r3, #0]
 800567e:	e6df      	b.n	8005440 <HAL_I2C_EV_IRQHandler+0x6cc>
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005680:	9204      	str	r2, [sp, #16]
 8005682:	695a      	ldr	r2, [r3, #20]
 8005684:	9204      	str	r2, [sp, #16]
 8005686:	699a      	ldr	r2, [r3, #24]
 8005688:	9204      	str	r2, [sp, #16]
 800568a:	9a04      	ldr	r2, [sp, #16]
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005692:	601a      	str	r2, [r3, #0]
 8005694:	e5ee      	b.n	8005274 <HAL_I2C_EV_IRQHandler+0x500>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005696:	2801      	cmp	r0, #1
 8005698:	f47f af62 	bne.w	8005560 <HAL_I2C_EV_IRQHandler+0x7ec>
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800569c:	681a      	ldr	r2, [r3, #0]
 800569e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056a2:	601a      	str	r2, [r3, #0]
 80056a4:	e6b4      	b.n	8005410 <HAL_I2C_EV_IRQHandler+0x69c>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056a6:	6819      	ldr	r1, [r3, #0]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056a8:	6a60      	ldr	r0, [r4, #36]	; 0x24
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056aa:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80056ae:	6019      	str	r1, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056b0:	6859      	ldr	r1, [r3, #4]
 80056b2:	f421 61e0 	bic.w	r1, r1, #1792	; 0x700
 80056b6:	6059      	str	r1, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	7003      	strb	r3, [r0, #0]
        hi2c->XferCount--;
 80056bc:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->pBuffPtr++;
 80056be:	6a61      	ldr	r1, [r4, #36]	; 0x24
        hi2c->XferCount--;
 80056c0:	3b01      	subs	r3, #1
 80056c2:	b29b      	uxth	r3, r3
        hi2c->State = HAL_I2C_STATE_READY;
 80056c4:	2020      	movs	r0, #32
        hi2c->XferCount--;
 80056c6:	8563      	strh	r3, [r4, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80056c8:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80056cc:	f894 303e 	ldrb.w	r3, [r4, #62]	; 0x3e
        hi2c->pBuffPtr++;
 80056d0:	3101      	adds	r1, #1
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80056d2:	2b40      	cmp	r3, #64	; 0x40
        hi2c->pBuffPtr++;
 80056d4:	6261      	str	r1, [r4, #36]	; 0x24
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80056d6:	f47f aed5 	bne.w	8005484 <HAL_I2C_EV_IRQHandler+0x710>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80056da:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
          HAL_I2C_MemRxCpltCallback(hi2c);
 80056de:	4620      	mov	r0, r4
          hi2c->PreviousState = I2C_STATE_NONE;
 80056e0:	6322      	str	r2, [r4, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 80056e2:	f7ff fa11 	bl	8004b08 <HAL_I2C_MemRxCpltCallback>
 80056e6:	f7ff bb72 	b.w	8004dce <HAL_I2C_EV_IRQHandler+0x5a>
 80056ea:	bf00      	nop
 80056ec:	00010014 	.word	0x00010014
 80056f0:	80008081 	.word	0x80008081

080056f4 <HAL_I2C_GetState>:
  return hi2c->State;
 80056f4:	f890 003d 	ldrb.w	r0, [r0, #61]	; 0x3d
}
 80056f8:	4770      	bx	lr
 80056fa:	bf00      	nop

080056fc <HAL_I2C_GetError>:
  return hi2c->ErrorCode;
 80056fc:	6c00      	ldr	r0, [r0, #64]	; 0x40
}
 80056fe:	4770      	bx	lr

08005700 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005700:	2800      	cmp	r0, #0
 8005702:	f000 8263 	beq.w	8005bcc <HAL_RCC_OscConfig+0x4cc>
{
 8005706:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  {
    return HAL_ERROR;
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800570a:	6803      	ldr	r3, [r0, #0]
 800570c:	2b0f      	cmp	r3, #15
{
 800570e:	b082      	sub	sp, #8
 8005710:	4604      	mov	r4, r0
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8005712:	f200 8137 	bhi.w	8005984 <HAL_RCC_OscConfig+0x284>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005716:	07dd      	lsls	r5, r3, #31
 8005718:	d537      	bpl.n	800578a <HAL_RCC_OscConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800571a:	6863      	ldr	r3, [r4, #4]
 800571c:	f433 3280 	bics.w	r2, r3, #65536	; 0x10000
 8005720:	d003      	beq.n	800572a <HAL_RCC_OscConfig+0x2a>
 8005722:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005726:	f040 81a4 	bne.w	8005a72 <HAL_RCC_OscConfig+0x372>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800572a:	4ab6      	ldr	r2, [pc, #728]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
 800572c:	6893      	ldr	r3, [r2, #8]
 800572e:	f003 030c 	and.w	r3, r3, #12
 8005732:	2b04      	cmp	r3, #4
 8005734:	f000 8180 	beq.w	8005a38 <HAL_RCC_OscConfig+0x338>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005738:	6893      	ldr	r3, [r2, #8]
 800573a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800573e:	2b08      	cmp	r3, #8
 8005740:	f000 8176 	beq.w	8005a30 <HAL_RCC_OscConfig+0x330>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005744:	6863      	ldr	r3, [r4, #4]
 8005746:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800574a:	f000 817f 	beq.w	8005a4c <HAL_RCC_OscConfig+0x34c>
 800574e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005752:	f000 8207 	beq.w	8005b64 <HAL_RCC_OscConfig+0x464>
 8005756:	4dab      	ldr	r5, [pc, #684]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
 8005758:	682a      	ldr	r2, [r5, #0]
 800575a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800575e:	602a      	str	r2, [r5, #0]
 8005760:	682a      	ldr	r2, [r5, #0]
 8005762:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005766:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005768:	2b00      	cmp	r3, #0
 800576a:	f040 8174 	bne.w	8005a56 <HAL_RCC_OscConfig+0x356>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800576e:	f7fd fa27 	bl	8002bc0 <HAL_GetTick>
 8005772:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005774:	e005      	b.n	8005782 <HAL_RCC_OscConfig+0x82>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005776:	f7fd fa23 	bl	8002bc0 <HAL_GetTick>
 800577a:	1b80      	subs	r0, r0, r6
 800577c:	2864      	cmp	r0, #100	; 0x64
 800577e:	f200 819a 	bhi.w	8005ab6 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005782:	682b      	ldr	r3, [r5, #0]
 8005784:	039b      	lsls	r3, r3, #14
 8005786:	d4f6      	bmi.n	8005776 <HAL_RCC_OscConfig+0x76>
 8005788:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800578a:	079f      	lsls	r7, r3, #30
 800578c:	d530      	bpl.n	80057f0 <HAL_RCC_OscConfig+0xf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 800578e:	68e3      	ldr	r3, [r4, #12]
 8005790:	2b01      	cmp	r3, #1
 8005792:	f200 810c 	bhi.w	80059ae <HAL_RCC_OscConfig+0x2ae>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8005796:	6923      	ldr	r3, [r4, #16]
 8005798:	2b1f      	cmp	r3, #31
 800579a:	f200 8111 	bhi.w	80059c0 <HAL_RCC_OscConfig+0x2c0>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800579e:	4b99      	ldr	r3, [pc, #612]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
 80057a0:	689a      	ldr	r2, [r3, #8]
 80057a2:	f012 0f0c 	tst.w	r2, #12
 80057a6:	f000 80f7 	beq.w	8005998 <HAL_RCC_OscConfig+0x298>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80057aa:	689a      	ldr	r2, [r3, #8]
 80057ac:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80057b0:	2a08      	cmp	r2, #8
 80057b2:	f000 80ed 	beq.w	8005990 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80057b6:	68e3      	ldr	r3, [r4, #12]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	f000 8198 	beq.w	8005aee <HAL_RCC_OscConfig+0x3ee>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057be:	4b92      	ldr	r3, [pc, #584]	; (8005a08 <HAL_RCC_OscConfig+0x308>)

        /* Get Start Tick*/
        tickstart = HAL_GetTick();

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057c0:	4e90      	ldr	r6, [pc, #576]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
        __HAL_RCC_HSI_ENABLE();
 80057c2:	2201      	movs	r2, #1
 80057c4:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80057c6:	f7fd f9fb 	bl	8002bc0 <HAL_GetTick>
 80057ca:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057cc:	e005      	b.n	80057da <HAL_RCC_OscConfig+0xda>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057ce:	f7fd f9f7 	bl	8002bc0 <HAL_GetTick>
 80057d2:	1b40      	subs	r0, r0, r5
 80057d4:	2802      	cmp	r0, #2
 80057d6:	f200 816e 	bhi.w	8005ab6 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057da:	6833      	ldr	r3, [r6, #0]
 80057dc:	0798      	lsls	r0, r3, #30
 80057de:	d5f6      	bpl.n	80057ce <HAL_RCC_OscConfig+0xce>
            return HAL_TIMEOUT;
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057e0:	6833      	ldr	r3, [r6, #0]
 80057e2:	6922      	ldr	r2, [r4, #16]
 80057e4:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80057e8:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80057ec:	6033      	str	r3, [r6, #0]
 80057ee:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80057f0:	071a      	lsls	r2, r3, #28
 80057f2:	f100 80af 	bmi.w	8005954 <HAL_RCC_OscConfig+0x254>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057f6:	075d      	lsls	r5, r3, #29
 80057f8:	d544      	bpl.n	8005884 <HAL_RCC_OscConfig+0x184>
  {
    FlagStatus       pwrclkchanged = RESET;

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 80057fa:	68a3      	ldr	r3, [r4, #8]
 80057fc:	2b01      	cmp	r3, #1
 80057fe:	d906      	bls.n	800580e <HAL_RCC_OscConfig+0x10e>
 8005800:	2b05      	cmp	r3, #5
 8005802:	d004      	beq.n	800580e <HAL_RCC_OscConfig+0x10e>
 8005804:	4881      	ldr	r0, [pc, #516]	; (8005a0c <HAL_RCC_OscConfig+0x30c>)
 8005806:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 800580a:	f7fc fde7 	bl	80023dc <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800580e:	4a7d      	ldr	r2, [pc, #500]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
 8005810:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005812:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8005816:	f040 80f2 	bne.w	80059fe <HAL_RCC_OscConfig+0x2fe>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800581a:	9301      	str	r3, [sp, #4]
 800581c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800581e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005822:	6413      	str	r3, [r2, #64]	; 0x40
 8005824:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800582a:	9301      	str	r3, [sp, #4]
 800582c:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 800582e:	2501      	movs	r5, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005830:	4e77      	ldr	r6, [pc, #476]	; (8005a10 <HAL_RCC_OscConfig+0x310>)
 8005832:	6833      	ldr	r3, [r6, #0]
 8005834:	05d8      	lsls	r0, r3, #23
 8005836:	f140 812e 	bpl.w	8005a96 <HAL_RCC_OscConfig+0x396>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800583a:	68a3      	ldr	r3, [r4, #8]
 800583c:	2b01      	cmp	r3, #1
 800583e:	f000 813e 	beq.w	8005abe <HAL_RCC_OscConfig+0x3be>
 8005842:	2b05      	cmp	r3, #5
 8005844:	f000 81c4 	beq.w	8005bd0 <HAL_RCC_OscConfig+0x4d0>
 8005848:	4e6e      	ldr	r6, [pc, #440]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
 800584a:	6f32      	ldr	r2, [r6, #112]	; 0x70
 800584c:	f022 0201 	bic.w	r2, r2, #1
 8005850:	6732      	str	r2, [r6, #112]	; 0x70
 8005852:	6f32      	ldr	r2, [r6, #112]	; 0x70
 8005854:	f022 0204 	bic.w	r2, r2, #4
 8005858:	6732      	str	r2, [r6, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800585a:	2b00      	cmp	r3, #0
 800585c:	f040 8134 	bne.w	8005ac8 <HAL_RCC_OscConfig+0x3c8>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005860:	f7fd f9ae 	bl	8002bc0 <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005864:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8005868:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800586a:	e005      	b.n	8005878 <HAL_RCC_OscConfig+0x178>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800586c:	f7fd f9a8 	bl	8002bc0 <HAL_GetTick>
 8005870:	1bc0      	subs	r0, r0, r7
 8005872:	4540      	cmp	r0, r8
 8005874:	f200 811f 	bhi.w	8005ab6 <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005878:	6f33      	ldr	r3, [r6, #112]	; 0x70
 800587a:	079b      	lsls	r3, r3, #30
 800587c:	d4f6      	bmi.n	800586c <HAL_RCC_OscConfig+0x16c>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800587e:	2d00      	cmp	r5, #0
 8005880:	f040 817a 	bne.w	8005b78 <HAL_RCC_OscConfig+0x478>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8005884:	69a0      	ldr	r0, [r4, #24]
 8005886:	2802      	cmp	r0, #2
 8005888:	f200 80c8 	bhi.w	8005a1c <HAL_RCC_OscConfig+0x31c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800588c:	2800      	cmp	r0, #0
 800588e:	d05d      	beq.n	800594c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005890:	4d5c      	ldr	r5, [pc, #368]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
 8005892:	68ab      	ldr	r3, [r5, #8]
 8005894:	f003 030c 	and.w	r3, r3, #12
 8005898:	2b08      	cmp	r3, #8
 800589a:	f000 8139 	beq.w	8005b10 <HAL_RCC_OscConfig+0x410>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800589e:	2802      	cmp	r0, #2
 80058a0:	f040 8182 	bne.w	8005ba8 <HAL_RCC_OscConfig+0x4a8>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 80058a4:	69e3      	ldr	r3, [r4, #28]
 80058a6:	f433 0380 	bics.w	r3, r3, #4194304	; 0x400000
 80058aa:	d004      	beq.n	80058b6 <HAL_RCC_OscConfig+0x1b6>
 80058ac:	4857      	ldr	r0, [pc, #348]	; (8005a0c <HAL_RCC_OscConfig+0x30c>)
 80058ae:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 80058b2:	f7fc fd93 	bl	80023dc <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80058b6:	6a23      	ldr	r3, [r4, #32]
 80058b8:	2b3f      	cmp	r3, #63	; 0x3f
 80058ba:	f200 816f 	bhi.w	8005b9c <HAL_RCC_OscConfig+0x49c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80058be:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80058c0:	3b32      	subs	r3, #50	; 0x32
 80058c2:	f5b3 7fbf 	cmp.w	r3, #382	; 0x17e
 80058c6:	f200 8163 	bhi.w	8005b90 <HAL_RCC_OscConfig+0x490>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80058ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80058cc:	2b08      	cmp	r3, #8
 80058ce:	f200 8159 	bhi.w	8005b84 <HAL_RCC_OscConfig+0x484>
 80058d2:	f44f 72aa 	mov.w	r2, #340	; 0x154
 80058d6:	fa22 f303 	lsr.w	r3, r2, r3
 80058da:	07d8      	lsls	r0, r3, #31
 80058dc:	f140 8152 	bpl.w	8005b84 <HAL_RCC_OscConfig+0x484>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 80058e0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80058e2:	3b02      	subs	r3, #2
 80058e4:	2b0d      	cmp	r3, #13
 80058e6:	f200 817d 	bhi.w	8005be4 <HAL_RCC_OscConfig+0x4e4>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058ea:	4b4a      	ldr	r3, [pc, #296]	; (8005a14 <HAL_RCC_OscConfig+0x314>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058ec:	4e45      	ldr	r6, [pc, #276]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
        __HAL_RCC_PLL_DISABLE();
 80058ee:	2200      	movs	r2, #0
 80058f0:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80058f2:	f7fd f965 	bl	8002bc0 <HAL_GetTick>
 80058f6:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058f8:	e005      	b.n	8005906 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80058fa:	f7fd f961 	bl	8002bc0 <HAL_GetTick>
 80058fe:	1b40      	subs	r0, r0, r5
 8005900:	2802      	cmp	r0, #2
 8005902:	f200 80d8 	bhi.w	8005ab6 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005906:	6833      	ldr	r3, [r6, #0]
 8005908:	0199      	lsls	r1, r3, #6
 800590a:	d4f6      	bmi.n	80058fa <HAL_RCC_OscConfig+0x1fa>
            return HAL_TIMEOUT;
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800590c:	e9d4 3507 	ldrd	r3, r5, [r4, #28]
 8005910:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8005914:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8005916:	432b      	orrs	r3, r5
 8005918:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 800591c:	0852      	lsrs	r2, r2, #1
 800591e:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8005922:	3a01      	subs	r2, #1
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005924:	493b      	ldr	r1, [pc, #236]	; (8005a14 <HAL_RCC_OscConfig+0x314>)

        /* Get Start Tick */
        tickstart = HAL_GetTick();

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005926:	4d37      	ldr	r5, [pc, #220]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005928:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 800592c:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800592e:	6073      	str	r3, [r6, #4]
        __HAL_RCC_PLL_ENABLE();
 8005930:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8005932:	f7fd f945 	bl	8002bc0 <HAL_GetTick>
 8005936:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005938:	e005      	b.n	8005946 <HAL_RCC_OscConfig+0x246>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800593a:	f7fd f941 	bl	8002bc0 <HAL_GetTick>
 800593e:	1b00      	subs	r0, r0, r4
 8005940:	2802      	cmp	r0, #2
 8005942:	f200 80b8 	bhi.w	8005ab6 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005946:	682b      	ldr	r3, [r5, #0]
 8005948:	019a      	lsls	r2, r3, #6
 800594a:	d5f6      	bpl.n	800593a <HAL_RCC_OscConfig+0x23a>
          return HAL_ERROR;
        }
      }
    }
  }
  return HAL_OK;
 800594c:	2000      	movs	r0, #0
}
 800594e:	b002      	add	sp, #8
 8005950:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8005954:	6963      	ldr	r3, [r4, #20]
 8005956:	2b01      	cmp	r3, #1
 8005958:	d848      	bhi.n	80059ec <HAL_RCC_OscConfig+0x2ec>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800595a:	2b00      	cmp	r3, #0
 800595c:	d036      	beq.n	80059cc <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_LSI_ENABLE();
 800595e:	4b2e      	ldr	r3, [pc, #184]	; (8005a18 <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005960:	4e28      	ldr	r6, [pc, #160]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
      __HAL_RCC_LSI_ENABLE();
 8005962:	2201      	movs	r2, #1
 8005964:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8005966:	f7fd f92b 	bl	8002bc0 <HAL_GetTick>
 800596a:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800596c:	e005      	b.n	800597a <HAL_RCC_OscConfig+0x27a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800596e:	f7fd f927 	bl	8002bc0 <HAL_GetTick>
 8005972:	1b40      	subs	r0, r0, r5
 8005974:	2802      	cmp	r0, #2
 8005976:	f200 809e 	bhi.w	8005ab6 <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800597a:	6f73      	ldr	r3, [r6, #116]	; 0x74
 800597c:	079b      	lsls	r3, r3, #30
 800597e:	d5f6      	bpl.n	800596e <HAL_RCC_OscConfig+0x26e>
 8005980:	6823      	ldr	r3, [r4, #0]
 8005982:	e738      	b.n	80057f6 <HAL_RCC_OscConfig+0xf6>
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 8005984:	4821      	ldr	r0, [pc, #132]	; (8005a0c <HAL_RCC_OscConfig+0x30c>)
 8005986:	21e8      	movs	r1, #232	; 0xe8
 8005988:	f7fc fd28 	bl	80023dc <assert_failed>
 800598c:	6823      	ldr	r3, [r4, #0]
 800598e:	e6c2      	b.n	8005716 <HAL_RCC_OscConfig+0x16>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005990:	685b      	ldr	r3, [r3, #4]
 8005992:	025e      	lsls	r6, r3, #9
 8005994:	f53f af0f 	bmi.w	80057b6 <HAL_RCC_OscConfig+0xb6>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005998:	4b1a      	ldr	r3, [pc, #104]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	079d      	lsls	r5, r3, #30
 800599e:	d56d      	bpl.n	8005a7c <HAL_RCC_OscConfig+0x37c>
 80059a0:	68e3      	ldr	r3, [r4, #12]
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d06a      	beq.n	8005a7c <HAL_RCC_OscConfig+0x37c>
        return HAL_ERROR;
 80059a6:	2001      	movs	r0, #1
}
 80059a8:	b002      	add	sp, #8
 80059aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 80059ae:	4817      	ldr	r0, [pc, #92]	; (8005a0c <HAL_RCC_OscConfig+0x30c>)
 80059b0:	f240 111f 	movw	r1, #287	; 0x11f
 80059b4:	f7fc fd12 	bl	80023dc <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 80059b8:	6923      	ldr	r3, [r4, #16]
 80059ba:	2b1f      	cmp	r3, #31
 80059bc:	f67f aeef 	bls.w	800579e <HAL_RCC_OscConfig+0x9e>
 80059c0:	4812      	ldr	r0, [pc, #72]	; (8005a0c <HAL_RCC_OscConfig+0x30c>)
 80059c2:	f44f 7190 	mov.w	r1, #288	; 0x120
 80059c6:	f7fc fd09 	bl	80023dc <assert_failed>
 80059ca:	e6e8      	b.n	800579e <HAL_RCC_OscConfig+0x9e>
      __HAL_RCC_LSI_DISABLE();
 80059cc:	4a12      	ldr	r2, [pc, #72]	; (8005a18 <HAL_RCC_OscConfig+0x318>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059ce:	4e0d      	ldr	r6, [pc, #52]	; (8005a04 <HAL_RCC_OscConfig+0x304>)
      __HAL_RCC_LSI_DISABLE();
 80059d0:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 80059d2:	f7fd f8f5 	bl	8002bc0 <HAL_GetTick>
 80059d6:	4605      	mov	r5, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059d8:	e004      	b.n	80059e4 <HAL_RCC_OscConfig+0x2e4>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80059da:	f7fd f8f1 	bl	8002bc0 <HAL_GetTick>
 80059de:	1b40      	subs	r0, r0, r5
 80059e0:	2802      	cmp	r0, #2
 80059e2:	d868      	bhi.n	8005ab6 <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059e4:	6f73      	ldr	r3, [r6, #116]	; 0x74
 80059e6:	079f      	lsls	r7, r3, #30
 80059e8:	d4f7      	bmi.n	80059da <HAL_RCC_OscConfig+0x2da>
 80059ea:	e7c9      	b.n	8005980 <HAL_RCC_OscConfig+0x280>
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 80059ec:	4807      	ldr	r0, [pc, #28]	; (8005a0c <HAL_RCC_OscConfig+0x30c>)
 80059ee:	f44f 71b0 	mov.w	r1, #352	; 0x160
 80059f2:	f7fc fcf3 	bl	80023dc <assert_failed>
 80059f6:	6963      	ldr	r3, [r4, #20]
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d0e7      	beq.n	80059cc <HAL_RCC_OscConfig+0x2cc>
 80059fc:	e7af      	b.n	800595e <HAL_RCC_OscConfig+0x25e>
    FlagStatus       pwrclkchanged = RESET;
 80059fe:	2500      	movs	r5, #0
 8005a00:	e716      	b.n	8005830 <HAL_RCC_OscConfig+0x130>
 8005a02:	bf00      	nop
 8005a04:	40023800 	.word	0x40023800
 8005a08:	42470000 	.word	0x42470000
 8005a0c:	0800c34c 	.word	0x0800c34c
 8005a10:	40007000 	.word	0x40007000
 8005a14:	42470060 	.word	0x42470060
 8005a18:	42470e80 	.word	0x42470e80
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8005a1c:	4874      	ldr	r0, [pc, #464]	; (8005bf0 <HAL_RCC_OscConfig+0x4f0>)
 8005a1e:	f240 11cf 	movw	r1, #463	; 0x1cf
 8005a22:	f7fc fcdb 	bl	80023dc <assert_failed>
 8005a26:	69a0      	ldr	r0, [r4, #24]
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005a28:	2800      	cmp	r0, #0
 8005a2a:	f47f af31 	bne.w	8005890 <HAL_RCC_OscConfig+0x190>
 8005a2e:	e78d      	b.n	800594c <HAL_RCC_OscConfig+0x24c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005a30:	6853      	ldr	r3, [r2, #4]
 8005a32:	0258      	lsls	r0, r3, #9
 8005a34:	f57f ae86 	bpl.w	8005744 <HAL_RCC_OscConfig+0x44>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a38:	4b6e      	ldr	r3, [pc, #440]	; (8005bf4 <HAL_RCC_OscConfig+0x4f4>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	0399      	lsls	r1, r3, #14
 8005a3e:	f57f aea3 	bpl.w	8005788 <HAL_RCC_OscConfig+0x88>
 8005a42:	6863      	ldr	r3, [r4, #4]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	f47f ae9f 	bne.w	8005788 <HAL_RCC_OscConfig+0x88>
 8005a4a:	e7ac      	b.n	80059a6 <HAL_RCC_OscConfig+0x2a6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a4c:	4a69      	ldr	r2, [pc, #420]	; (8005bf4 <HAL_RCC_OscConfig+0x4f4>)
 8005a4e:	6813      	ldr	r3, [r2, #0]
 8005a50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005a54:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005a56:	f7fd f8b3 	bl	8002bc0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a5a:	4e66      	ldr	r6, [pc, #408]	; (8005bf4 <HAL_RCC_OscConfig+0x4f4>)
        tickstart = HAL_GetTick();
 8005a5c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a5e:	e004      	b.n	8005a6a <HAL_RCC_OscConfig+0x36a>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005a60:	f7fd f8ae 	bl	8002bc0 <HAL_GetTick>
 8005a64:	1b40      	subs	r0, r0, r5
 8005a66:	2864      	cmp	r0, #100	; 0x64
 8005a68:	d825      	bhi.n	8005ab6 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005a6a:	6833      	ldr	r3, [r6, #0]
 8005a6c:	039a      	lsls	r2, r3, #14
 8005a6e:	d5f7      	bpl.n	8005a60 <HAL_RCC_OscConfig+0x360>
 8005a70:	e68a      	b.n	8005788 <HAL_RCC_OscConfig+0x88>
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 8005a72:	485f      	ldr	r0, [pc, #380]	; (8005bf0 <HAL_RCC_OscConfig+0x4f0>)
 8005a74:	21ed      	movs	r1, #237	; 0xed
 8005a76:	f7fc fcb1 	bl	80023dc <assert_failed>
 8005a7a:	e656      	b.n	800572a <HAL_RCC_OscConfig+0x2a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a7c:	4a5d      	ldr	r2, [pc, #372]	; (8005bf4 <HAL_RCC_OscConfig+0x4f4>)
 8005a7e:	6921      	ldr	r1, [r4, #16]
 8005a80:	6813      	ldr	r3, [r2, #0]
 8005a82:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005a86:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8005a8a:	6013      	str	r3, [r2, #0]
 8005a8c:	6823      	ldr	r3, [r4, #0]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a8e:	071a      	lsls	r2, r3, #28
 8005a90:	f57f aeb1 	bpl.w	80057f6 <HAL_RCC_OscConfig+0xf6>
 8005a94:	e75e      	b.n	8005954 <HAL_RCC_OscConfig+0x254>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a96:	6833      	ldr	r3, [r6, #0]
 8005a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a9c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8005a9e:	f7fd f88f 	bl	8002bc0 <HAL_GetTick>
 8005aa2:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005aa4:	6833      	ldr	r3, [r6, #0]
 8005aa6:	05d9      	lsls	r1, r3, #23
 8005aa8:	f53f aec7 	bmi.w	800583a <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005aac:	f7fd f888 	bl	8002bc0 <HAL_GetTick>
 8005ab0:	1bc0      	subs	r0, r0, r7
 8005ab2:	2802      	cmp	r0, #2
 8005ab4:	d9f6      	bls.n	8005aa4 <HAL_RCC_OscConfig+0x3a4>
            return HAL_TIMEOUT;
 8005ab6:	2003      	movs	r0, #3
}
 8005ab8:	b002      	add	sp, #8
 8005aba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005abe:	4a4d      	ldr	r2, [pc, #308]	; (8005bf4 <HAL_RCC_OscConfig+0x4f4>)
 8005ac0:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8005ac2:	f043 0301 	orr.w	r3, r3, #1
 8005ac6:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8005ac8:	f7fd f87a 	bl	8002bc0 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005acc:	4f49      	ldr	r7, [pc, #292]	; (8005bf4 <HAL_RCC_OscConfig+0x4f4>)
      tickstart = HAL_GetTick();
 8005ace:	4606      	mov	r6, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ad0:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ad4:	e004      	b.n	8005ae0 <HAL_RCC_OscConfig+0x3e0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005ad6:	f7fd f873 	bl	8002bc0 <HAL_GetTick>
 8005ada:	1b80      	subs	r0, r0, r6
 8005adc:	4540      	cmp	r0, r8
 8005ade:	d8ea      	bhi.n	8005ab6 <HAL_RCC_OscConfig+0x3b6>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ae0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005ae2:	079a      	lsls	r2, r3, #30
 8005ae4:	d5f7      	bpl.n	8005ad6 <HAL_RCC_OscConfig+0x3d6>
    if(pwrclkchanged == SET)
 8005ae6:	2d00      	cmp	r5, #0
 8005ae8:	f43f aecc 	beq.w	8005884 <HAL_RCC_OscConfig+0x184>
 8005aec:	e044      	b.n	8005b78 <HAL_RCC_OscConfig+0x478>
        __HAL_RCC_HSI_DISABLE();
 8005aee:	4a42      	ldr	r2, [pc, #264]	; (8005bf8 <HAL_RCC_OscConfig+0x4f8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005af0:	4e40      	ldr	r6, [pc, #256]	; (8005bf4 <HAL_RCC_OscConfig+0x4f4>)
        __HAL_RCC_HSI_DISABLE();
 8005af2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8005af4:	f7fd f864 	bl	8002bc0 <HAL_GetTick>
 8005af8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005afa:	e004      	b.n	8005b06 <HAL_RCC_OscConfig+0x406>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005afc:	f7fd f860 	bl	8002bc0 <HAL_GetTick>
 8005b00:	1b40      	subs	r0, r0, r5
 8005b02:	2802      	cmp	r0, #2
 8005b04:	d8d7      	bhi.n	8005ab6 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005b06:	6833      	ldr	r3, [r6, #0]
 8005b08:	0799      	lsls	r1, r3, #30
 8005b0a:	d4f7      	bmi.n	8005afc <HAL_RCC_OscConfig+0x3fc>
 8005b0c:	6823      	ldr	r3, [r4, #0]
 8005b0e:	e66f      	b.n	80057f0 <HAL_RCC_OscConfig+0xf0>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005b10:	2801      	cmp	r0, #1
 8005b12:	f43f af1c 	beq.w	800594e <HAL_RCC_OscConfig+0x24e>
        pll_config = RCC->PLLCFGR;
 8005b16:	686b      	ldr	r3, [r5, #4]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b18:	69e2      	ldr	r2, [r4, #28]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b1a:	f403 0180 	and.w	r1, r3, #4194304	; 0x400000
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b1e:	4291      	cmp	r1, r2
 8005b20:	f47f af41 	bne.w	80059a6 <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b24:	6a22      	ldr	r2, [r4, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b26:	f003 013f 	and.w	r1, r3, #63	; 0x3f
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b2a:	4291      	cmp	r1, r2
 8005b2c:	f47f af3b 	bne.w	80059a6 <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b30:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8005b32:	f647 72c0 	movw	r2, #32704	; 0x7fc0
 8005b36:	401a      	ands	r2, r3
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b38:	ebb2 1f81 	cmp.w	r2, r1, lsl #6
 8005b3c:	f47f af33 	bne.w	80059a6 <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b40:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8005b42:	0852      	lsrs	r2, r2, #1
 8005b44:	3a01      	subs	r2, #1
 8005b46:	f403 3140 	and.w	r1, r3, #196608	; 0x30000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b4a:	ebb1 4f02 	cmp.w	r1, r2, lsl #16
 8005b4e:	f47f af2a 	bne.w	80059a6 <HAL_RCC_OscConfig+0x2a6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b52:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8005b54:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b58:	ebb3 6f02 	cmp.w	r3, r2, lsl #24
            return HAL_TIMEOUT;
 8005b5c:	bf14      	ite	ne
 8005b5e:	2001      	movne	r0, #1
 8005b60:	2000      	moveq	r0, #0
 8005b62:	e6f4      	b.n	800594e <HAL_RCC_OscConfig+0x24e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b64:	4b23      	ldr	r3, [pc, #140]	; (8005bf4 <HAL_RCC_OscConfig+0x4f4>)
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8005b6c:	601a      	str	r2, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8005b74:	601a      	str	r2, [r3, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b76:	e76e      	b.n	8005a56 <HAL_RCC_OscConfig+0x356>
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b78:	4a1e      	ldr	r2, [pc, #120]	; (8005bf4 <HAL_RCC_OscConfig+0x4f4>)
 8005b7a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8005b7c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b80:	6413      	str	r3, [r2, #64]	; 0x40
 8005b82:	e67f      	b.n	8005884 <HAL_RCC_OscConfig+0x184>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 8005b84:	481a      	ldr	r0, [pc, #104]	; (8005bf0 <HAL_RCC_OscConfig+0x4f0>)
 8005b86:	f240 11db 	movw	r1, #475	; 0x1db
 8005b8a:	f7fc fc27 	bl	80023dc <assert_failed>
 8005b8e:	e6a7      	b.n	80058e0 <HAL_RCC_OscConfig+0x1e0>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 8005b90:	4817      	ldr	r0, [pc, #92]	; (8005bf0 <HAL_RCC_OscConfig+0x4f0>)
 8005b92:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 8005b96:	f7fc fc21 	bl	80023dc <assert_failed>
 8005b9a:	e696      	b.n	80058ca <HAL_RCC_OscConfig+0x1ca>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 8005b9c:	4814      	ldr	r0, [pc, #80]	; (8005bf0 <HAL_RCC_OscConfig+0x4f0>)
 8005b9e:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005ba2:	f7fc fc1b 	bl	80023dc <assert_failed>
 8005ba6:	e68a      	b.n	80058be <HAL_RCC_OscConfig+0x1be>
        __HAL_RCC_PLL_DISABLE();
 8005ba8:	4b14      	ldr	r3, [pc, #80]	; (8005bfc <HAL_RCC_OscConfig+0x4fc>)
 8005baa:	2200      	movs	r2, #0
 8005bac:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8005bae:	f7fd f807 	bl	8002bc0 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bb2:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8005bb4:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bb6:	e005      	b.n	8005bc4 <HAL_RCC_OscConfig+0x4c4>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005bb8:	f7fd f802 	bl	8002bc0 <HAL_GetTick>
 8005bbc:	1b40      	subs	r0, r0, r5
 8005bbe:	2802      	cmp	r0, #2
 8005bc0:	f63f af79 	bhi.w	8005ab6 <HAL_RCC_OscConfig+0x3b6>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005bc4:	6823      	ldr	r3, [r4, #0]
 8005bc6:	019b      	lsls	r3, r3, #6
 8005bc8:	d4f6      	bmi.n	8005bb8 <HAL_RCC_OscConfig+0x4b8>
 8005bca:	e6bf      	b.n	800594c <HAL_RCC_OscConfig+0x24c>
    return HAL_ERROR;
 8005bcc:	2001      	movs	r0, #1
}
 8005bce:	4770      	bx	lr
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005bd0:	4b08      	ldr	r3, [pc, #32]	; (8005bf4 <HAL_RCC_OscConfig+0x4f4>)
 8005bd2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005bd4:	f042 0204 	orr.w	r2, r2, #4
 8005bd8:	671a      	str	r2, [r3, #112]	; 0x70
 8005bda:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005bdc:	f042 0201 	orr.w	r2, r2, #1
 8005be0:	671a      	str	r2, [r3, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005be2:	e771      	b.n	8005ac8 <HAL_RCC_OscConfig+0x3c8>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 8005be4:	4802      	ldr	r0, [pc, #8]	; (8005bf0 <HAL_RCC_OscConfig+0x4f0>)
 8005be6:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8005bea:	f7fc fbf7 	bl	80023dc <assert_failed>
 8005bee:	e67c      	b.n	80058ea <HAL_RCC_OscConfig+0x1ea>
 8005bf0:	0800c34c 	.word	0x0800c34c
 8005bf4:	40023800 	.word	0x40023800
 8005bf8:	42470000 	.word	0x42470000
 8005bfc:	42470060 	.word	0x42470060

08005c00 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c00:	4917      	ldr	r1, [pc, #92]	; (8005c60 <HAL_RCC_GetSysClockFreq+0x60>)
{
 8005c02:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c04:	688b      	ldr	r3, [r1, #8]
 8005c06:	f003 030c 	and.w	r3, r3, #12
 8005c0a:	2b04      	cmp	r3, #4
 8005c0c:	d01b      	beq.n	8005c46 <HAL_RCC_GetSysClockFreq+0x46>
 8005c0e:	2b08      	cmp	r3, #8
 8005c10:	d117      	bne.n	8005c42 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c12:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c14:	684b      	ldr	r3, [r1, #4]
 8005c16:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c1a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c1e:	d114      	bne.n	8005c4a <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c20:	6849      	ldr	r1, [r1, #4]
 8005c22:	4810      	ldr	r0, [pc, #64]	; (8005c64 <HAL_RCC_GetSysClockFreq+0x64>)
 8005c24:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8005c28:	fba1 0100 	umull	r0, r1, r1, r0
 8005c2c:	f7fa fb28 	bl	8000280 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005c30:	4b0b      	ldr	r3, [pc, #44]	; (8005c60 <HAL_RCC_GetSysClockFreq+0x60>)
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8005c38:	3301      	adds	r3, #1
 8005c3a:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8005c3c:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8005c40:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8005c42:	4808      	ldr	r0, [pc, #32]	; (8005c64 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8005c44:	bd08      	pop	{r3, pc}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c46:	4808      	ldr	r0, [pc, #32]	; (8005c68 <HAL_RCC_GetSysClockFreq+0x68>)
}
 8005c48:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c4a:	684b      	ldr	r3, [r1, #4]
 8005c4c:	4806      	ldr	r0, [pc, #24]	; (8005c68 <HAL_RCC_GetSysClockFreq+0x68>)
 8005c4e:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8005c52:	fba3 0100 	umull	r0, r1, r3, r0
 8005c56:	2300      	movs	r3, #0
 8005c58:	f7fa fb12 	bl	8000280 <__aeabi_uldivmod>
 8005c5c:	e7e8      	b.n	8005c30 <HAL_RCC_GetSysClockFreq+0x30>
 8005c5e:	bf00      	nop
 8005c60:	40023800 	.word	0x40023800
 8005c64:	00f42400 	.word	0x00f42400
 8005c68:	017d7840 	.word	0x017d7840

08005c6c <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8005c6c:	2800      	cmp	r0, #0
 8005c6e:	f000 80f2 	beq.w	8005e56 <HAL_RCC_ClockConfig+0x1ea>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005c72:	6803      	ldr	r3, [r0, #0]
 8005c74:	3b01      	subs	r3, #1
 8005c76:	2b0e      	cmp	r3, #14
{
 8005c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c7c:	460d      	mov	r5, r1
 8005c7e:	4604      	mov	r4, r0
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005c80:	f200 80d0 	bhi.w	8005e24 <HAL_RCC_ClockConfig+0x1b8>
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005c84:	2d07      	cmp	r5, #7
 8005c86:	f200 80c2 	bhi.w	8005e0e <HAL_RCC_ClockConfig+0x1a2>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005c8a:	4a74      	ldr	r2, [pc, #464]	; (8005e5c <HAL_RCC_ClockConfig+0x1f0>)
 8005c8c:	6813      	ldr	r3, [r2, #0]
 8005c8e:	f003 0307 	and.w	r3, r3, #7
 8005c92:	42ab      	cmp	r3, r5
 8005c94:	d36a      	bcc.n	8005d6c <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	0798      	lsls	r0, r3, #30
 8005c9a:	d52c      	bpl.n	8005cf6 <HAL_RCC_ClockConfig+0x8a>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005c9c:	0759      	lsls	r1, r3, #29
 8005c9e:	d504      	bpl.n	8005caa <HAL_RCC_ClockConfig+0x3e>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ca0:	496f      	ldr	r1, [pc, #444]	; (8005e60 <HAL_RCC_ClockConfig+0x1f4>)
 8005ca2:	688a      	ldr	r2, [r1, #8]
 8005ca4:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8005ca8:	608a      	str	r2, [r1, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005caa:	071a      	lsls	r2, r3, #28
 8005cac:	d504      	bpl.n	8005cb8 <HAL_RCC_ClockConfig+0x4c>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005cae:	496c      	ldr	r1, [pc, #432]	; (8005e60 <HAL_RCC_ClockConfig+0x1f4>)
 8005cb0:	688a      	ldr	r2, [r1, #8]
 8005cb2:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8005cb6:	608a      	str	r2, [r1, #8]
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8005cb8:	68a1      	ldr	r1, [r4, #8]
 8005cba:	f031 0280 	bics.w	r2, r1, #128	; 0x80
 8005cbe:	d014      	beq.n	8005cea <HAL_RCC_ClockConfig+0x7e>
 8005cc0:	f021 0220 	bic.w	r2, r1, #32
 8005cc4:	2a90      	cmp	r2, #144	; 0x90
 8005cc6:	d010      	beq.n	8005cea <HAL_RCC_ClockConfig+0x7e>
 8005cc8:	f021 0240 	bic.w	r2, r1, #64	; 0x40
 8005ccc:	2aa0      	cmp	r2, #160	; 0xa0
 8005cce:	d00c      	beq.n	8005cea <HAL_RCC_ClockConfig+0x7e>
 8005cd0:	f021 0210 	bic.w	r2, r1, #16
 8005cd4:	2ac0      	cmp	r2, #192	; 0xc0
 8005cd6:	d008      	beq.n	8005cea <HAL_RCC_ClockConfig+0x7e>
 8005cd8:	29f0      	cmp	r1, #240	; 0xf0
 8005cda:	d006      	beq.n	8005cea <HAL_RCC_ClockConfig+0x7e>
 8005cdc:	f44f 7120 	mov.w	r1, #640	; 0x280
 8005ce0:	4860      	ldr	r0, [pc, #384]	; (8005e64 <HAL_RCC_ClockConfig+0x1f8>)
 8005ce2:	f7fc fb7b 	bl	80023dc <assert_failed>
 8005ce6:	68a1      	ldr	r1, [r4, #8]
 8005ce8:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005cea:	485d      	ldr	r0, [pc, #372]	; (8005e60 <HAL_RCC_ClockConfig+0x1f4>)
 8005cec:	6882      	ldr	r2, [r0, #8]
 8005cee:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8005cf2:	430a      	orrs	r2, r1
 8005cf4:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cf6:	07df      	lsls	r7, r3, #31
 8005cf8:	d527      	bpl.n	8005d4a <HAL_RCC_ClockConfig+0xde>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005cfa:	6863      	ldr	r3, [r4, #4]
 8005cfc:	2b03      	cmp	r3, #3
 8005cfe:	f200 80a1 	bhi.w	8005e44 <HAL_RCC_ClockConfig+0x1d8>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d02:	2b01      	cmp	r3, #1
 8005d04:	f000 8098 	beq.w	8005e38 <HAL_RCC_ClockConfig+0x1cc>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d08:	1e9a      	subs	r2, r3, #2
 8005d0a:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d0c:	4a54      	ldr	r2, [pc, #336]	; (8005e60 <HAL_RCC_ClockConfig+0x1f4>)
 8005d0e:	6812      	ldr	r2, [r2, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005d10:	f240 808e 	bls.w	8005e30 <HAL_RCC_ClockConfig+0x1c4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d14:	0791      	lsls	r1, r2, #30
 8005d16:	d525      	bpl.n	8005d64 <HAL_RCC_ClockConfig+0xf8>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d18:	4e51      	ldr	r6, [pc, #324]	; (8005e60 <HAL_RCC_ClockConfig+0x1f4>)
 8005d1a:	68b2      	ldr	r2, [r6, #8]
 8005d1c:	f022 0203 	bic.w	r2, r2, #3
 8005d20:	4313      	orrs	r3, r2
 8005d22:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8005d24:	f7fc ff4c 	bl	8002bc0 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d28:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8005d2c:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d2e:	e005      	b.n	8005d3c <HAL_RCC_ClockConfig+0xd0>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d30:	f7fc ff46 	bl	8002bc0 <HAL_GetTick>
 8005d34:	1bc0      	subs	r0, r0, r7
 8005d36:	4540      	cmp	r0, r8
 8005d38:	f200 808b 	bhi.w	8005e52 <HAL_RCC_ClockConfig+0x1e6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d3c:	68b3      	ldr	r3, [r6, #8]
 8005d3e:	6862      	ldr	r2, [r4, #4]
 8005d40:	f003 030c 	and.w	r3, r3, #12
 8005d44:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8005d48:	d1f2      	bne.n	8005d30 <HAL_RCC_ClockConfig+0xc4>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005d4a:	4a44      	ldr	r2, [pc, #272]	; (8005e5c <HAL_RCC_ClockConfig+0x1f0>)
 8005d4c:	6813      	ldr	r3, [r2, #0]
 8005d4e:	f003 0307 	and.w	r3, r3, #7
 8005d52:	42ab      	cmp	r3, r5
 8005d54:	d915      	bls.n	8005d82 <HAL_RCC_ClockConfig+0x116>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d56:	b2eb      	uxtb	r3, r5
 8005d58:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d5a:	6813      	ldr	r3, [r2, #0]
 8005d5c:	f003 0307 	and.w	r3, r3, #7
 8005d60:	42ab      	cmp	r3, r5
 8005d62:	d00e      	beq.n	8005d82 <HAL_RCC_ClockConfig+0x116>
      return HAL_ERROR;
 8005d64:	2301      	movs	r3, #1
}
 8005d66:	4618      	mov	r0, r3
 8005d68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d6c:	b2eb      	uxtb	r3, r5
 8005d6e:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d70:	6813      	ldr	r3, [r2, #0]
 8005d72:	f003 0307 	and.w	r3, r3, #7
 8005d76:	42ab      	cmp	r3, r5
 8005d78:	d1f4      	bne.n	8005d64 <HAL_RCC_ClockConfig+0xf8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d7a:	6823      	ldr	r3, [r4, #0]
 8005d7c:	0798      	lsls	r0, r3, #30
 8005d7e:	d48d      	bmi.n	8005c9c <HAL_RCC_ClockConfig+0x30>
 8005d80:	e7b9      	b.n	8005cf6 <HAL_RCC_ClockConfig+0x8a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005d82:	6823      	ldr	r3, [r4, #0]
 8005d84:	075a      	lsls	r2, r3, #29
 8005d86:	d518      	bpl.n	8005dba <HAL_RCC_ClockConfig+0x14e>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 8005d88:	68e1      	ldr	r1, [r4, #12]
 8005d8a:	f431 5280 	bics.w	r2, r1, #4096	; 0x1000
 8005d8e:	d00e      	beq.n	8005dae <HAL_RCC_ClockConfig+0x142>
 8005d90:	f421 6200 	bic.w	r2, r1, #2048	; 0x800
 8005d94:	f5b2 5fa0 	cmp.w	r2, #5120	; 0x1400
 8005d98:	d009      	beq.n	8005dae <HAL_RCC_ClockConfig+0x142>
 8005d9a:	f5b1 5fc0 	cmp.w	r1, #6144	; 0x1800
 8005d9e:	d006      	beq.n	8005dae <HAL_RCC_ClockConfig+0x142>
 8005da0:	f240 21c5 	movw	r1, #709	; 0x2c5
 8005da4:	482f      	ldr	r0, [pc, #188]	; (8005e64 <HAL_RCC_ClockConfig+0x1f8>)
 8005da6:	f7fc fb19 	bl	80023dc <assert_failed>
 8005daa:	68e1      	ldr	r1, [r4, #12]
 8005dac:	6823      	ldr	r3, [r4, #0]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dae:	482c      	ldr	r0, [pc, #176]	; (8005e60 <HAL_RCC_ClockConfig+0x1f4>)
 8005db0:	6882      	ldr	r2, [r0, #8]
 8005db2:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8005db6:	430a      	orrs	r2, r1
 8005db8:	6082      	str	r2, [r0, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dba:	071b      	lsls	r3, r3, #28
 8005dbc:	d518      	bpl.n	8005df0 <HAL_RCC_ClockConfig+0x184>
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8005dbe:	6922      	ldr	r2, [r4, #16]
 8005dc0:	f432 5380 	bics.w	r3, r2, #4096	; 0x1000
 8005dc4:	d00d      	beq.n	8005de2 <HAL_RCC_ClockConfig+0x176>
 8005dc6:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
 8005dca:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8005dce:	d008      	beq.n	8005de2 <HAL_RCC_ClockConfig+0x176>
 8005dd0:	f5b2 5fc0 	cmp.w	r2, #6144	; 0x1800
 8005dd4:	d005      	beq.n	8005de2 <HAL_RCC_ClockConfig+0x176>
 8005dd6:	4823      	ldr	r0, [pc, #140]	; (8005e64 <HAL_RCC_ClockConfig+0x1f8>)
 8005dd8:	f44f 7133 	mov.w	r1, #716	; 0x2cc
 8005ddc:	f7fc fafe 	bl	80023dc <assert_failed>
 8005de0:	6922      	ldr	r2, [r4, #16]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005de2:	491f      	ldr	r1, [pc, #124]	; (8005e60 <HAL_RCC_ClockConfig+0x1f4>)
 8005de4:	688b      	ldr	r3, [r1, #8]
 8005de6:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8005dea:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8005dee:	608b      	str	r3, [r1, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005df0:	f7ff ff06 	bl	8005c00 <HAL_RCC_GetSysClockFreq>
 8005df4:	4b1a      	ldr	r3, [pc, #104]	; (8005e60 <HAL_RCC_ClockConfig+0x1f4>)
 8005df6:	4c1c      	ldr	r4, [pc, #112]	; (8005e68 <HAL_RCC_ClockConfig+0x1fc>)
 8005df8:	689a      	ldr	r2, [r3, #8]
 8005dfa:	491c      	ldr	r1, [pc, #112]	; (8005e6c <HAL_RCC_ClockConfig+0x200>)
 8005dfc:	f3c2 1203 	ubfx	r2, r2, #4, #4
  return HAL_OK;
 8005e00:	2300      	movs	r3, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005e02:	5ca2      	ldrb	r2, [r4, r2]
 8005e04:	40d0      	lsrs	r0, r2
 8005e06:	6008      	str	r0, [r1, #0]
}
 8005e08:	4618      	mov	r0, r3
 8005e0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  assert_param(IS_FLASH_LATENCY(FLatency));
 8005e0e:	4815      	ldr	r0, [pc, #84]	; (8005e64 <HAL_RCC_ClockConfig+0x1f8>)
 8005e10:	f240 215d 	movw	r1, #605	; 0x25d
 8005e14:	f7fc fae2 	bl	80023dc <assert_failed>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e18:	4b10      	ldr	r3, [pc, #64]	; (8005e5c <HAL_RCC_ClockConfig+0x1f0>)
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e1a:	b2ed      	uxtb	r5, r5
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005e1c:	681a      	ldr	r2, [r3, #0]
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005e1e:	701d      	strb	r5, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	e79f      	b.n	8005d64 <HAL_RCC_ClockConfig+0xf8>
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8005e24:	480f      	ldr	r0, [pc, #60]	; (8005e64 <HAL_RCC_ClockConfig+0x1f8>)
 8005e26:	f44f 7117 	mov.w	r1, #604	; 0x25c
 8005e2a:	f7fc fad7 	bl	80023dc <assert_failed>
 8005e2e:	e729      	b.n	8005c84 <HAL_RCC_ClockConfig+0x18>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005e30:	0190      	lsls	r0, r2, #6
 8005e32:	f53f af71 	bmi.w	8005d18 <HAL_RCC_ClockConfig+0xac>
 8005e36:	e795      	b.n	8005d64 <HAL_RCC_ClockConfig+0xf8>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005e38:	4a09      	ldr	r2, [pc, #36]	; (8005e60 <HAL_RCC_ClockConfig+0x1f4>)
 8005e3a:	6812      	ldr	r2, [r2, #0]
 8005e3c:	0396      	lsls	r6, r2, #14
 8005e3e:	f53f af6b 	bmi.w	8005d18 <HAL_RCC_ClockConfig+0xac>
 8005e42:	e78f      	b.n	8005d64 <HAL_RCC_ClockConfig+0xf8>
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 8005e44:	4807      	ldr	r0, [pc, #28]	; (8005e64 <HAL_RCC_ClockConfig+0x1f8>)
 8005e46:	f240 2187 	movw	r1, #647	; 0x287
 8005e4a:	f7fc fac7 	bl	80023dc <assert_failed>
 8005e4e:	6863      	ldr	r3, [r4, #4]
 8005e50:	e757      	b.n	8005d02 <HAL_RCC_ClockConfig+0x96>
        return HAL_TIMEOUT;
 8005e52:	2303      	movs	r3, #3
 8005e54:	e787      	b.n	8005d66 <HAL_RCC_ClockConfig+0xfa>
    return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	4770      	bx	lr
 8005e5c:	40023c00 	.word	0x40023c00
 8005e60:	40023800 	.word	0x40023800
 8005e64:	0800c34c 	.word	0x0800c34c
 8005e68:	0800c1d0 	.word	0x0800c1d0
 8005e6c:	20000030 	.word	0x20000030

08005e70 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005e70:	4b04      	ldr	r3, [pc, #16]	; (8005e84 <HAL_RCC_GetPCLK1Freq+0x14>)
 8005e72:	4a05      	ldr	r2, [pc, #20]	; (8005e88 <HAL_RCC_GetPCLK1Freq+0x18>)
 8005e74:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8005e76:	4905      	ldr	r1, [pc, #20]	; (8005e8c <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005e78:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8005e7c:	6808      	ldr	r0, [r1, #0]
 8005e7e:	5cd3      	ldrb	r3, [r2, r3]
}
 8005e80:	40d8      	lsrs	r0, r3
 8005e82:	4770      	bx	lr
 8005e84:	40023800 	.word	0x40023800
 8005e88:	0800c1e0 	.word	0x0800c1e0
 8005e8c:	20000030 	.word	0x20000030

08005e90 <HAL_RCC_GetClockConfig>:
{
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005e90:	4b0e      	ldr	r3, [pc, #56]	; (8005ecc <HAL_RCC_GetClockConfig+0x3c>)
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005e92:	220f      	movs	r2, #15
 8005e94:	6002      	str	r2, [r0, #0]
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005e96:	689a      	ldr	r2, [r3, #8]
 8005e98:	f002 0203 	and.w	r2, r2, #3
 8005e9c:	6042      	str	r2, [r0, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005e9e:	689a      	ldr	r2, [r3, #8]
 8005ea0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
 8005ea4:	6082      	str	r2, [r0, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005ea6:	689a      	ldr	r2, [r3, #8]
 8005ea8:	f402 52e0 	and.w	r2, r2, #7168	; 0x1c00
 8005eac:	60c2      	str	r2, [r0, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005eae:	689b      	ldr	r3, [r3, #8]
 8005eb0:	08db      	lsrs	r3, r3, #3
{
 8005eb2:	b410      	push	{r4}
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005eb4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005eb8:	4c05      	ldr	r4, [pc, #20]	; (8005ed0 <HAL_RCC_GetClockConfig+0x40>)
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8005eba:	6103      	str	r3, [r0, #16]
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005ebc:	6823      	ldr	r3, [r4, #0]
}
 8005ebe:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005ec2:	f003 0307 	and.w	r3, r3, #7
 8005ec6:	600b      	str	r3, [r1, #0]
}
 8005ec8:	4770      	bx	lr
 8005eca:	bf00      	nop
 8005ecc:	40023800 	.word	0x40023800
 8005ed0:	40023c00 	.word	0x40023c00

08005ed4 <SPI_WaitFlagStateUntilTimeout.constprop.0>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8005ed4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ed8:	b082      	sub	sp, #8
 8005eda:	4698      	mov	r8, r3
 8005edc:	4616      	mov	r6, r2
 8005ede:	460c      	mov	r4, r1
 8005ee0:	4607      	mov	r7, r0
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ee2:	f7fc fe6d 	bl	8002bc0 <HAL_GetTick>
 8005ee6:	44b0      	add	r8, r6
 8005ee8:	eba8 0500 	sub.w	r5, r8, r0
  tmp_tickstart = HAL_GetTick();
 8005eec:	f7fc fe68 	bl	8002bc0 <HAL_GetTick>

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ef0:	4b27      	ldr	r3, [pc, #156]	; (8005f90 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xbc>)
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f3c3 33cb 	ubfx	r3, r3, #15, #12
 8005ef8:	fb05 f303 	mul.w	r3, r5, r3
  tmp_tickstart = HAL_GetTick();
 8005efc:	4680      	mov	r8, r0
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005efe:	9301      	str	r3, [sp, #4]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f00:	1c73      	adds	r3, r6, #1
 8005f02:	6839      	ldr	r1, [r7, #0]
 8005f04:	d107      	bne.n	8005f16 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x42>
 8005f06:	688b      	ldr	r3, [r1, #8]
 8005f08:	ea34 0303 	bics.w	r3, r4, r3
 8005f0c:	d0fb      	beq.n	8005f06 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x32>
      }
      count--;
    }
  }

  return HAL_OK;
 8005f0e:	2000      	movs	r0, #0
}
 8005f10:	b002      	add	sp, #8
 8005f12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005f16:	688b      	ldr	r3, [r1, #8]
 8005f18:	ea34 0303 	bics.w	r3, r4, r3
 8005f1c:	d1f7      	bne.n	8005f0e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3a>
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005f1e:	f7fc fe4f 	bl	8002bc0 <HAL_GetTick>
 8005f22:	eba0 0308 	sub.w	r3, r0, r8
 8005f26:	42ab      	cmp	r3, r5
 8005f28:	d208      	bcs.n	8005f3c <SPI_WaitFlagStateUntilTimeout.constprop.0+0x68>
      if(count == 0U)
 8005f2a:	9a01      	ldr	r2, [sp, #4]
      count--;
 8005f2c:	9b01      	ldr	r3, [sp, #4]
        tmp_timeout = 0U;
 8005f2e:	2a00      	cmp	r2, #0
      count--;
 8005f30:	f103 33ff 	add.w	r3, r3, #4294967295
        tmp_timeout = 0U;
 8005f34:	bf08      	it	eq
 8005f36:	2500      	moveq	r5, #0
      count--;
 8005f38:	9301      	str	r3, [sp, #4]
 8005f3a:	e7e1      	b.n	8005f00 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x2c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f3c:	e9d7 3100 	ldrd	r3, r1, [r7]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f40:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f42:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005f46:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005f4a:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f4c:	d014      	beq.n	8005f78 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xa4>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005f4e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005f50:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8005f54:	d007      	beq.n	8005f66 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x92>
        hspi->State = HAL_SPI_STATE_READY;
 8005f56:	2201      	movs	r2, #1
        __HAL_UNLOCK(hspi);
 8005f58:	2300      	movs	r3, #0
        hspi->State = HAL_SPI_STATE_READY;
 8005f5a:	f887 2051 	strb.w	r2, [r7, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8005f5e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
 8005f62:	2003      	movs	r0, #3
 8005f64:	e7d4      	b.n	8005f10 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x3c>
          SPI_RESET_CRC(hspi);
 8005f66:	681a      	ldr	r2, [r3, #0]
 8005f68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005f6c:	601a      	str	r2, [r3, #0]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005f74:	601a      	str	r2, [r3, #0]
 8005f76:	e7ee      	b.n	8005f56 <SPI_WaitFlagStateUntilTimeout.constprop.0+0x82>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005f78:	68ba      	ldr	r2, [r7, #8]
 8005f7a:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8005f7e:	d002      	beq.n	8005f86 <SPI_WaitFlagStateUntilTimeout.constprop.0+0xb2>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005f80:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8005f84:	d1e3      	bne.n	8005f4e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
          __HAL_SPI_DISABLE(hspi);
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f8c:	601a      	str	r2, [r3, #0]
 8005f8e:	e7de      	b.n	8005f4e <SPI_WaitFlagStateUntilTimeout.constprop.0+0x7a>
 8005f90:	20000030 	.word	0x20000030

08005f94 <HAL_SPI_MspInit>:
}
 8005f94:	4770      	bx	lr
 8005f96:	bf00      	nop

08005f98 <HAL_SPI_Init>:
  if (hspi == NULL)
 8005f98:	2800      	cmp	r0, #0
 8005f9a:	f000 80ec 	beq.w	8006176 <HAL_SPI_Init+0x1de>
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8005f9e:	6803      	ldr	r3, [r0, #0]
 8005fa0:	4a7d      	ldr	r2, [pc, #500]	; (8006198 <HAL_SPI_Init+0x200>)
 8005fa2:	4293      	cmp	r3, r2
{
 8005fa4:	b570      	push	{r4, r5, r6, lr}
 8005fa6:	4604      	mov	r4, r0
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8005fa8:	d014      	beq.n	8005fd4 <HAL_SPI_Init+0x3c>
 8005faa:	f5a2 4278 	sub.w	r2, r2, #63488	; 0xf800
 8005fae:	4293      	cmp	r3, r2
 8005fb0:	d010      	beq.n	8005fd4 <HAL_SPI_Init+0x3c>
 8005fb2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005fb6:	4293      	cmp	r3, r2
 8005fb8:	d00c      	beq.n	8005fd4 <HAL_SPI_Init+0x3c>
 8005fba:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d008      	beq.n	8005fd4 <HAL_SPI_Init+0x3c>
 8005fc2:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 8005fc6:	4293      	cmp	r3, r2
 8005fc8:	d004      	beq.n	8005fd4 <HAL_SPI_Init+0x3c>
 8005fca:	4874      	ldr	r0, [pc, #464]	; (800619c <HAL_SPI_Init+0x204>)
 8005fcc:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8005fd0:	f7fc fa04 	bl	80023dc <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8005fd4:	6863      	ldr	r3, [r4, #4]
 8005fd6:	b13b      	cbz	r3, 8005fe8 <HAL_SPI_Init+0x50>
 8005fd8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005fdc:	d004      	beq.n	8005fe8 <HAL_SPI_Init+0x50>
 8005fde:	486f      	ldr	r0, [pc, #444]	; (800619c <HAL_SPI_Init+0x204>)
 8005fe0:	f240 1143 	movw	r1, #323	; 0x143
 8005fe4:	f7fc f9fa 	bl	80023dc <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8005fe8:	68a3      	ldr	r3, [r4, #8]
 8005fea:	f433 6280 	bics.w	r2, r3, #1024	; 0x400
 8005fee:	f040 809a 	bne.w	8006126 <HAL_SPI_Init+0x18e>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8005ff2:	68e3      	ldr	r3, [r4, #12]
 8005ff4:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 8005ff8:	f040 80a3 	bne.w	8006142 <HAL_SPI_Init+0x1aa>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8005ffc:	69a3      	ldr	r3, [r4, #24]
 8005ffe:	f433 7200 	bics.w	r2, r3, #512	; 0x200
 8006002:	d003      	beq.n	800600c <HAL_SPI_Init+0x74>
 8006004:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8006008:	f040 80aa 	bne.w	8006160 <HAL_SPI_Init+0x1c8>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800600c:	69e3      	ldr	r3, [r4, #28]
 800600e:	f033 0318 	bics.w	r3, r3, #24
 8006012:	d006      	beq.n	8006022 <HAL_SPI_Init+0x8a>
 8006014:	2b20      	cmp	r3, #32
 8006016:	d004      	beq.n	8006022 <HAL_SPI_Init+0x8a>
 8006018:	4860      	ldr	r0, [pc, #384]	; (800619c <HAL_SPI_Init+0x204>)
 800601a:	f240 1147 	movw	r1, #327	; 0x147
 800601e:	f7fc f9dd 	bl	80023dc <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8006022:	6a23      	ldr	r3, [r4, #32]
 8006024:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8006028:	d004      	beq.n	8006034 <HAL_SPI_Init+0x9c>
 800602a:	485c      	ldr	r0, [pc, #368]	; (800619c <HAL_SPI_Init+0x204>)
 800602c:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8006030:	f7fc f9d4 	bl	80023dc <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8006034:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006036:	2b00      	cmp	r3, #0
 8006038:	d15c      	bne.n	80060f4 <HAL_SPI_Init+0x15c>
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 800603a:	6923      	ldr	r3, [r4, #16]
 800603c:	f033 0302 	bics.w	r3, r3, #2
 8006040:	d004      	beq.n	800604c <HAL_SPI_Init+0xb4>
 8006042:	4856      	ldr	r0, [pc, #344]	; (800619c <HAL_SPI_Init+0x204>)
 8006044:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8006048:	f7fc f9c8 	bl	80023dc <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 800604c:	6963      	ldr	r3, [r4, #20]
 800604e:	2b01      	cmp	r3, #1
 8006050:	d904      	bls.n	800605c <HAL_SPI_Init+0xc4>
 8006052:	4852      	ldr	r0, [pc, #328]	; (800619c <HAL_SPI_Init+0x204>)
 8006054:	f240 114d 	movw	r1, #333	; 0x14d
 8006058:	f7fc f9c0 	bl	80023dc <assert_failed>
    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800605c:	6863      	ldr	r3, [r4, #4]
 800605e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006062:	f000 808a 	beq.w	800617a <HAL_SPI_Init+0x1e2>
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006066:	2300      	movs	r3, #0
 8006068:	61e3      	str	r3, [r4, #28]
  if (hspi->State == HAL_SPI_STATE_RESET)
 800606a:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800606e:	2300      	movs	r3, #0
  if (hspi->State == HAL_SPI_STATE_RESET)
 8006070:	f002 01ff 	and.w	r1, r2, #255	; 0xff
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006074:	62a3      	str	r3, [r4, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8006076:	2a00      	cmp	r2, #0
 8006078:	d069      	beq.n	800614e <HAL_SPI_Init+0x1b6>
 800607a:	4619      	mov	r1, r3
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800607c:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8006080:	e9d4 0203 	ldrd	r0, r2, [r4, #12]
 8006084:	f405 4504 	and.w	r5, r5, #33792	; 0x8400
 8006088:	f403 7382 	and.w	r3, r3, #260	; 0x104
 800608c:	432b      	orrs	r3, r5
 800608e:	f400 6500 	and.w	r5, r0, #2048	; 0x800
 8006092:	6960      	ldr	r0, [r4, #20]
  __HAL_SPI_DISABLE(hspi);
 8006094:	6826      	ldr	r6, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006096:	432b      	orrs	r3, r5
 8006098:	f002 0502 	and.w	r5, r2, #2
 800609c:	69a2      	ldr	r2, [r4, #24]
 800609e:	432b      	orrs	r3, r5
 80060a0:	f000 0001 	and.w	r0, r0, #1
 80060a4:	69e5      	ldr	r5, [r4, #28]
 80060a6:	4303      	orrs	r3, r0
 80060a8:	f402 7000 	and.w	r0, r2, #512	; 0x200
 80060ac:	4303      	orrs	r3, r0
 80060ae:	f005 0538 	and.w	r5, r5, #56	; 0x38
 80060b2:	6a20      	ldr	r0, [r4, #32]
 80060b4:	432b      	orrs	r3, r5
  hspi->State = HAL_SPI_STATE_BUSY;
 80060b6:	2502      	movs	r5, #2
 80060b8:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060bc:	f000 0080 	and.w	r0, r0, #128	; 0x80
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80060c0:	6a65      	ldr	r5, [r4, #36]	; 0x24
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060c2:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80060c4:	0c12      	lsrs	r2, r2, #16
  __HAL_SPI_DISABLE(hspi);
 80060c6:	6830      	ldr	r0, [r6, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80060c8:	f005 0510 	and.w	r5, r5, #16
 80060cc:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060d0:	430b      	orrs	r3, r1
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80060d2:	432a      	orrs	r2, r5
  __HAL_SPI_DISABLE(hspi);
 80060d4:	f020 0040 	bic.w	r0, r0, #64	; 0x40
 80060d8:	6030      	str	r0, [r6, #0]
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80060da:	6033      	str	r3, [r6, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80060dc:	6072      	str	r2, [r6, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060de:	69f3      	ldr	r3, [r6, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060e0:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060e2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 80060e6:	2101      	movs	r1, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80060e8:	61f3      	str	r3, [r6, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80060ea:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80060ec:	f884 1051 	strb.w	r1, [r4, #81]	; 0x51
  return HAL_OK;
 80060f0:	4610      	mov	r0, r2
}
 80060f2:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 80060f4:	2b10      	cmp	r3, #16
 80060f6:	d007      	beq.n	8006108 <HAL_SPI_Init+0x170>
 80060f8:	4828      	ldr	r0, [pc, #160]	; (800619c <HAL_SPI_Init+0x204>)
 80060fa:	f240 1149 	movw	r1, #329	; 0x149
 80060fe:	f7fc f96d 	bl	80023dc <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006102:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006104:	2b00      	cmp	r3, #0
 8006106:	d098      	beq.n	800603a <HAL_SPI_Init+0xa2>
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8006108:	69e3      	ldr	r3, [r4, #28]
 800610a:	f033 0318 	bics.w	r3, r3, #24
 800610e:	d006      	beq.n	800611e <HAL_SPI_Init+0x186>
 8006110:	2b20      	cmp	r3, #32
 8006112:	d004      	beq.n	800611e <HAL_SPI_Init+0x186>
 8006114:	4821      	ldr	r0, [pc, #132]	; (800619c <HAL_SPI_Init+0x204>)
 8006116:	f240 115b 	movw	r1, #347	; 0x15b
 800611a:	f7fc f95f 	bl	80023dc <assert_failed>
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800611e:	2300      	movs	r3, #0
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006120:	e9c4 3304 	strd	r3, r3, [r4, #16]
 8006124:	e7a1      	b.n	800606a <HAL_SPI_Init+0xd2>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8006126:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800612a:	f43f af62 	beq.w	8005ff2 <HAL_SPI_Init+0x5a>
 800612e:	481b      	ldr	r0, [pc, #108]	; (800619c <HAL_SPI_Init+0x204>)
 8006130:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8006134:	f7fc f952 	bl	80023dc <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8006138:	68e3      	ldr	r3, [r4, #12]
 800613a:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800613e:	f43f af5d 	beq.w	8005ffc <HAL_SPI_Init+0x64>
 8006142:	4816      	ldr	r0, [pc, #88]	; (800619c <HAL_SPI_Init+0x204>)
 8006144:	f240 1145 	movw	r1, #325	; 0x145
 8006148:	f7fc f948 	bl	80023dc <assert_failed>
 800614c:	e756      	b.n	8005ffc <HAL_SPI_Init+0x64>
    hspi->Lock = HAL_UNLOCKED;
 800614e:	f884 1050 	strb.w	r1, [r4, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8006152:	4620      	mov	r0, r4
 8006154:	f7ff ff1e 	bl	8005f94 <HAL_SPI_MspInit>
 8006158:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800615a:	f403 5100 	and.w	r1, r3, #8192	; 0x2000
 800615e:	e78d      	b.n	800607c <HAL_SPI_Init+0xe4>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8006160:	480e      	ldr	r0, [pc, #56]	; (800619c <HAL_SPI_Init+0x204>)
 8006162:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8006166:	f7fc f939 	bl	80023dc <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800616a:	69e3      	ldr	r3, [r4, #28]
 800616c:	f033 0318 	bics.w	r3, r3, #24
 8006170:	f43f af57 	beq.w	8006022 <HAL_SPI_Init+0x8a>
 8006174:	e74e      	b.n	8006014 <HAL_SPI_Init+0x7c>
    return HAL_ERROR;
 8006176:	2001      	movs	r0, #1
}
 8006178:	4770      	bx	lr
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 800617a:	69e3      	ldr	r3, [r4, #28]
 800617c:	f033 0318 	bics.w	r3, r3, #24
 8006180:	f43f af73 	beq.w	800606a <HAL_SPI_Init+0xd2>
 8006184:	2b20      	cmp	r3, #32
 8006186:	f43f af70 	beq.w	800606a <HAL_SPI_Init+0xd2>
 800618a:	4804      	ldr	r0, [pc, #16]	; (800619c <HAL_SPI_Init+0x204>)
 800618c:	f240 1151 	movw	r1, #337	; 0x151
 8006190:	f7fc f924 	bl	80023dc <assert_failed>
 8006194:	e769      	b.n	800606a <HAL_SPI_Init+0xd2>
 8006196:	bf00      	nop
 8006198:	40013000 	.word	0x40013000
 800619c:	0800c384 	.word	0x0800c384

080061a0 <HAL_SPI_TransmitReceive>:
{
 80061a0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80061a4:	4604      	mov	r4, r0
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 80061a6:	6880      	ldr	r0, [r0, #8]
{
 80061a8:	b083      	sub	sp, #12
 80061aa:	4688      	mov	r8, r1
 80061ac:	4691      	mov	r9, r2
 80061ae:	461f      	mov	r7, r3
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 80061b0:	2800      	cmp	r0, #0
 80061b2:	f040 80a8 	bne.w	8006306 <HAL_SPI_TransmitReceive+0x166>
  __HAL_LOCK(hspi);
 80061b6:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 80061ba:	2801      	cmp	r0, #1
 80061bc:	f000 80ad 	beq.w	800631a <HAL_SPI_TransmitReceive+0x17a>
 80061c0:	2301      	movs	r3, #1
 80061c2:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  tickstart = HAL_GetTick();
 80061c6:	f7fc fcfb 	bl	8002bc0 <HAL_GetTick>
  tmp_state           = hspi->State;
 80061ca:	f894 6051 	ldrb.w	r6, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 80061ce:	6863      	ldr	r3, [r4, #4]
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80061d0:	2e01      	cmp	r6, #1
  tickstart = HAL_GetTick();
 80061d2:	4605      	mov	r5, r0
  tmp_state           = hspi->State;
 80061d4:	b2f2      	uxtb	r2, r6
  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80061d6:	d011      	beq.n	80061fc <HAL_SPI_TransmitReceive+0x5c>
 80061d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80061dc:	d009      	beq.n	80061f2 <HAL_SPI_TransmitReceive+0x52>
    errorcode = HAL_BUSY;
 80061de:	2002      	movs	r0, #2
  hspi->State = HAL_SPI_STATE_READY;
 80061e0:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 80061e2:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 80061e4:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80061e8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 80061ec:	b003      	add	sp, #12
 80061ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80061f2:	68a1      	ldr	r1, [r4, #8]
 80061f4:	2900      	cmp	r1, #0
 80061f6:	d1f2      	bne.n	80061de <HAL_SPI_TransmitReceive+0x3e>
 80061f8:	2a04      	cmp	r2, #4
 80061fa:	d1f0      	bne.n	80061de <HAL_SPI_TransmitReceive+0x3e>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80061fc:	f1b8 0f00 	cmp.w	r8, #0
 8006200:	f000 808f 	beq.w	8006322 <HAL_SPI_TransmitReceive+0x182>
 8006204:	f1b9 0f00 	cmp.w	r9, #0
 8006208:	f000 808b 	beq.w	8006322 <HAL_SPI_TransmitReceive+0x182>
 800620c:	2f00      	cmp	r7, #0
 800620e:	f000 8088 	beq.w	8006322 <HAL_SPI_TransmitReceive+0x182>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006212:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006216:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006218:	f8c4 9038 	str.w	r9, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800621c:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800621e:	bf1c      	itt	ne
 8006220:	2205      	movne	r2, #5
 8006222:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006226:	2200      	movs	r2, #0
 8006228:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 800622a:	87e7      	strh	r7, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 800622c:	86e7      	strh	r7, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800622e:	6801      	ldr	r1, [r0, #0]
  hspi->RxXferSize  = Size;
 8006230:	87a7      	strh	r7, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 8006232:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006236:	064a      	lsls	r2, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8006238:	f8c4 8030 	str.w	r8, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800623c:	86a7      	strh	r7, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800623e:	d403      	bmi.n	8006248 <HAL_SPI_TransmitReceive+0xa8>
    __HAL_SPI_ENABLE(hspi);
 8006240:	6802      	ldr	r2, [r0, #0]
 8006242:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006246:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006248:	68e2      	ldr	r2, [r4, #12]
 800624a:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 800624e:	f000 80b6 	beq.w	80063be <HAL_SPI_TransmitReceive+0x21e>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006252:	2b00      	cmp	r3, #0
 8006254:	f000 80a8 	beq.w	80063a8 <HAL_SPI_TransmitReceive+0x208>
 8006258:	2f01      	cmp	r7, #1
 800625a:	f000 80a5 	beq.w	80063a8 <HAL_SPI_TransmitReceive+0x208>
 800625e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006260:	3301      	adds	r3, #1
        txallowed = 1U;
 8006262:	f04f 0601 	mov.w	r6, #1
 8006266:	d028      	beq.n	80062ba <HAL_SPI_TransmitReceive+0x11a>
 8006268:	e05d      	b.n	8006326 <HAL_SPI_TransmitReceive+0x186>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800626a:	6822      	ldr	r2, [r4, #0]
 800626c:	6893      	ldr	r3, [r2, #8]
 800626e:	0798      	lsls	r0, r3, #30
 8006270:	d50f      	bpl.n	8006292 <HAL_SPI_TransmitReceive+0xf2>
 8006272:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006274:	b29b      	uxth	r3, r3
 8006276:	b163      	cbz	r3, 8006292 <HAL_SPI_TransmitReceive+0xf2>
 8006278:	b15e      	cbz	r6, 8006292 <HAL_SPI_TransmitReceive+0xf2>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800627a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800627c:	781b      	ldrb	r3, [r3, #0]
 800627e:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 8006280:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8006282:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8006284:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 8006286:	3b01      	subs	r3, #1
 8006288:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 800628a:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 800628c:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800628e:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8006290:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006292:	6893      	ldr	r3, [r2, #8]
 8006294:	f013 0301 	ands.w	r3, r3, #1
 8006298:	d00d      	beq.n	80062b6 <HAL_SPI_TransmitReceive+0x116>
 800629a:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800629c:	b289      	uxth	r1, r1
 800629e:	b151      	cbz	r1, 80062b6 <HAL_SPI_TransmitReceive+0x116>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80062a0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80062a2:	68d2      	ldr	r2, [r2, #12]
 80062a4:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 80062a6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80062a8:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80062aa:	3a01      	subs	r2, #1
 80062ac:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 80062ae:	3101      	adds	r1, #1
        txallowed = 1U;
 80062b0:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80062b2:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 80062b4:	63a1      	str	r1, [r4, #56]	; 0x38
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80062b6:	f7fc fc83 	bl	8002bc0 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062ba:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80062bc:	b29b      	uxth	r3, r3
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d1d3      	bne.n	800626a <HAL_SPI_TransmitReceive+0xca>
 80062c2:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d1cf      	bne.n	800626a <HAL_SPI_TransmitReceive+0xca>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80062ca:	4b7e      	ldr	r3, [pc, #504]	; (80064c4 <HAL_SPI_TransmitReceive+0x324>)
 80062cc:	4a7e      	ldr	r2, [pc, #504]	; (80064c8 <HAL_SPI_TransmitReceive+0x328>)
 80062ce:	681b      	ldr	r3, [r3, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062d0:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80062d2:	fba2 2303 	umull	r2, r3, r2, r3
 80062d6:	0d5b      	lsrs	r3, r3, #21
 80062d8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80062dc:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062e0:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80062e4:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80062e6:	d150      	bne.n	800638a <HAL_SPI_TransmitReceive+0x1ea>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80062e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80062ea:	462b      	mov	r3, r5
 80062ec:	2180      	movs	r1, #128	; 0x80
 80062ee:	4620      	mov	r0, r4
 80062f0:	f7ff fdf0 	bl	8005ed4 <SPI_WaitFlagStateUntilTimeout.constprop.0>
 80062f4:	2800      	cmp	r0, #0
 80062f6:	d04b      	beq.n	8006390 <HAL_SPI_TransmitReceive+0x1f0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062f8:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062fa:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80062fc:	4313      	orrs	r3, r2
 80062fe:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8006300:	2001      	movs	r0, #1
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006302:	6562      	str	r2, [r4, #84]	; 0x54
    goto error;
 8006304:	e76c      	b.n	80061e0 <HAL_SPI_TransmitReceive+0x40>
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8006306:	4871      	ldr	r0, [pc, #452]	; (80064cc <HAL_SPI_TransmitReceive+0x32c>)
 8006308:	f240 417e 	movw	r1, #1150	; 0x47e
 800630c:	f7fc f866 	bl	80023dc <assert_failed>
  __HAL_LOCK(hspi);
 8006310:	f894 0050 	ldrb.w	r0, [r4, #80]	; 0x50
 8006314:	2801      	cmp	r0, #1
 8006316:	f47f af53 	bne.w	80061c0 <HAL_SPI_TransmitReceive+0x20>
 800631a:	2002      	movs	r0, #2
}
 800631c:	b003      	add	sp, #12
 800631e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    errorcode = HAL_ERROR;
 8006322:	2001      	movs	r0, #1
 8006324:	e75c      	b.n	80061e0 <HAL_SPI_TransmitReceive+0x40>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8006326:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006328:	b29b      	uxth	r3, r3
 800632a:	b91b      	cbnz	r3, 8006334 <HAL_SPI_TransmitReceive+0x194>
 800632c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 800632e:	b29b      	uxth	r3, r3
 8006330:	2b00      	cmp	r3, #0
 8006332:	d0ca      	beq.n	80062ca <HAL_SPI_TransmitReceive+0x12a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006334:	6822      	ldr	r2, [r4, #0]
 8006336:	6893      	ldr	r3, [r2, #8]
 8006338:	0799      	lsls	r1, r3, #30
 800633a:	d50f      	bpl.n	800635c <HAL_SPI_TransmitReceive+0x1bc>
 800633c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800633e:	b29b      	uxth	r3, r3
 8006340:	b163      	cbz	r3, 800635c <HAL_SPI_TransmitReceive+0x1bc>
 8006342:	b15e      	cbz	r6, 800635c <HAL_SPI_TransmitReceive+0x1bc>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8006344:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8006346:	781b      	ldrb	r3, [r3, #0]
 8006348:	7313      	strb	r3, [r2, #12]
        hspi->TxXferCount--;
 800634a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 800634c:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800634e:	6822      	ldr	r2, [r4, #0]
        hspi->TxXferCount--;
 8006350:	3b01      	subs	r3, #1
 8006352:	b29b      	uxth	r3, r3
        hspi->pTxBuffPtr++;
 8006354:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8006356:	86e3      	strh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8006358:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 800635a:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800635c:	6893      	ldr	r3, [r2, #8]
 800635e:	f013 0301 	ands.w	r3, r3, #1
 8006362:	d003      	beq.n	800636c <HAL_SPI_TransmitReceive+0x1cc>
 8006364:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8006366:	b289      	uxth	r1, r1
 8006368:	2900      	cmp	r1, #0
 800636a:	d167      	bne.n	800643c <HAL_SPI_TransmitReceive+0x29c>
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800636c:	f7fc fc28 	bl	8002bc0 <HAL_GetTick>
 8006370:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006372:	1b40      	subs	r0, r0, r5
 8006374:	4298      	cmp	r0, r3
 8006376:	d3d6      	bcc.n	8006326 <HAL_SPI_TransmitReceive+0x186>
        errorcode = HAL_TIMEOUT;
 8006378:	2003      	movs	r0, #3
 800637a:	e731      	b.n	80061e0 <HAL_SPI_TransmitReceive+0x40>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 800637c:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800637e:	6822      	ldr	r2, [r4, #0]
      count--;
 8006380:	3b01      	subs	r3, #1
 8006382:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8006384:	6893      	ldr	r3, [r2, #8]
 8006386:	061b      	lsls	r3, r3, #24
 8006388:	d502      	bpl.n	8006390 <HAL_SPI_TransmitReceive+0x1f0>
      if (count == 0U)
 800638a:	9b01      	ldr	r3, [sp, #4]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d1f5      	bne.n	800637c <HAL_SPI_TransmitReceive+0x1dc>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006390:	68a0      	ldr	r0, [r4, #8]
 8006392:	2800      	cmp	r0, #0
 8006394:	f040 8093 	bne.w	80064be <HAL_SPI_TransmitReceive+0x31e>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006398:	6823      	ldr	r3, [r4, #0]
 800639a:	9000      	str	r0, [sp, #0]
 800639c:	68da      	ldr	r2, [r3, #12]
 800639e:	9200      	str	r2, [sp, #0]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	9300      	str	r3, [sp, #0]
 80063a4:	9b00      	ldr	r3, [sp, #0]
 80063a6:	e71b      	b.n	80061e0 <HAL_SPI_TransmitReceive+0x40>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80063a8:	f898 3000 	ldrb.w	r3, [r8]
 80063ac:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 80063ae:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063b0:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80063b2:	3b01      	subs	r3, #1
 80063b4:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063b6:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 80063b8:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80063ba:	6322      	str	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80063bc:	e74f      	b.n	800625e <HAL_SPI_TransmitReceive+0xbe>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80063be:	2b00      	cmp	r3, #0
 80063c0:	d148      	bne.n	8006454 <HAL_SPI_TransmitReceive+0x2b4>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063c2:	4641      	mov	r1, r8
 80063c4:	f831 3b02 	ldrh.w	r3, [r1], #2
 80063c8:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 80063ca:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80063cc:	6321      	str	r1, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 80063ce:	3b01      	subs	r3, #1
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	86e3      	strh	r3, [r4, #54]	; 0x36
 80063d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063d6:	3301      	adds	r3, #1
{
 80063d8:	f04f 0601 	mov.w	r6, #1
 80063dc:	d025      	beq.n	800642a <HAL_SPI_TransmitReceive+0x28a>
 80063de:	e03c      	b.n	800645a <HAL_SPI_TransmitReceive+0x2ba>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80063e0:	6822      	ldr	r2, [r4, #0]
 80063e2:	6893      	ldr	r3, [r2, #8]
 80063e4:	079b      	lsls	r3, r3, #30
 80063e6:	d50d      	bpl.n	8006404 <HAL_SPI_TransmitReceive+0x264>
 80063e8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80063ea:	b29b      	uxth	r3, r3
 80063ec:	b153      	cbz	r3, 8006404 <HAL_SPI_TransmitReceive+0x264>
 80063ee:	b14e      	cbz	r6, 8006404 <HAL_SPI_TransmitReceive+0x264>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80063f0:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80063f2:	f831 3b02 	ldrh.w	r3, [r1], #2
 80063f6:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 80063f8:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80063fa:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80063fc:	3b01      	subs	r3, #1
 80063fe:	b29b      	uxth	r3, r3
 8006400:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 8006402:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006404:	6893      	ldr	r3, [r2, #8]
 8006406:	f013 0301 	ands.w	r3, r3, #1
 800640a:	d00c      	beq.n	8006426 <HAL_SPI_TransmitReceive+0x286>
 800640c:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 800640e:	b289      	uxth	r1, r1
 8006410:	b149      	cbz	r1, 8006426 <HAL_SPI_TransmitReceive+0x286>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8006412:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006414:	68d2      	ldr	r2, [r2, #12]
 8006416:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 800641a:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800641c:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800641e:	3a01      	subs	r2, #1
 8006420:	b292      	uxth	r2, r2
        txallowed = 1U;
 8006422:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 8006424:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8006426:	f7fc fbcb 	bl	8002bc0 <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800642a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800642c:	b29b      	uxth	r3, r3
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1d6      	bne.n	80063e0 <HAL_SPI_TransmitReceive+0x240>
 8006432:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006434:	b29b      	uxth	r3, r3
 8006436:	2b00      	cmp	r3, #0
 8006438:	d1d2      	bne.n	80063e0 <HAL_SPI_TransmitReceive+0x240>
 800643a:	e746      	b.n	80062ca <HAL_SPI_TransmitReceive+0x12a>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800643c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800643e:	68d2      	ldr	r2, [r2, #12]
 8006440:	700a      	strb	r2, [r1, #0]
        hspi->RxXferCount--;
 8006442:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8006444:	6ba1      	ldr	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8006446:	3a01      	subs	r2, #1
 8006448:	b292      	uxth	r2, r2
        hspi->pRxBuffPtr++;
 800644a:	3101      	adds	r1, #1
        txallowed = 1U;
 800644c:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 800644e:	87e2      	strh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8006450:	63a1      	str	r1, [r4, #56]	; 0x38
        txallowed = 1U;
 8006452:	e78b      	b.n	800636c <HAL_SPI_TransmitReceive+0x1cc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006454:	2f01      	cmp	r7, #1
 8006456:	d1bd      	bne.n	80063d4 <HAL_SPI_TransmitReceive+0x234>
 8006458:	e7b3      	b.n	80063c2 <HAL_SPI_TransmitReceive+0x222>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800645a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800645c:	b29b      	uxth	r3, r3
 800645e:	b923      	cbnz	r3, 800646a <HAL_SPI_TransmitReceive+0x2ca>
 8006460:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8006462:	b29b      	uxth	r3, r3
 8006464:	2b00      	cmp	r3, #0
 8006466:	f43f af30 	beq.w	80062ca <HAL_SPI_TransmitReceive+0x12a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800646a:	6822      	ldr	r2, [r4, #0]
 800646c:	6893      	ldr	r3, [r2, #8]
 800646e:	079f      	lsls	r7, r3, #30
 8006470:	d50d      	bpl.n	800648e <HAL_SPI_TransmitReceive+0x2ee>
 8006472:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8006474:	b29b      	uxth	r3, r3
 8006476:	b153      	cbz	r3, 800648e <HAL_SPI_TransmitReceive+0x2ee>
 8006478:	b14e      	cbz	r6, 800648e <HAL_SPI_TransmitReceive+0x2ee>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800647a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800647c:	f831 3b02 	ldrh.w	r3, [r1], #2
 8006480:	60d3      	str	r3, [r2, #12]
        hspi->TxXferCount--;
 8006482:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006484:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8006486:	3b01      	subs	r3, #1
 8006488:	b29b      	uxth	r3, r3
 800648a:	86e3      	strh	r3, [r4, #54]	; 0x36
        txallowed = 0U;
 800648c:	2600      	movs	r6, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800648e:	6893      	ldr	r3, [r2, #8]
 8006490:	f013 0301 	ands.w	r3, r3, #1
 8006494:	d00c      	beq.n	80064b0 <HAL_SPI_TransmitReceive+0x310>
 8006496:	8fe1      	ldrh	r1, [r4, #62]	; 0x3e
 8006498:	b289      	uxth	r1, r1
 800649a:	b149      	cbz	r1, 80064b0 <HAL_SPI_TransmitReceive+0x310>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800649c:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 800649e:	68d2      	ldr	r2, [r2, #12]
 80064a0:	f821 2b02 	strh.w	r2, [r1], #2
        hspi->RxXferCount--;
 80064a4:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80064a6:	63a1      	str	r1, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80064a8:	3a01      	subs	r2, #1
 80064aa:	b292      	uxth	r2, r2
        txallowed = 1U;
 80064ac:	461e      	mov	r6, r3
        hspi->RxXferCount--;
 80064ae:	87e2      	strh	r2, [r4, #62]	; 0x3e
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80064b0:	f7fc fb86 	bl	8002bc0 <HAL_GetTick>
 80064b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064b6:	1b40      	subs	r0, r0, r5
 80064b8:	4298      	cmp	r0, r3
 80064ba:	d3ce      	bcc.n	800645a <HAL_SPI_TransmitReceive+0x2ba>
 80064bc:	e75c      	b.n	8006378 <HAL_SPI_TransmitReceive+0x1d8>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80064be:	2000      	movs	r0, #0
 80064c0:	e68e      	b.n	80061e0 <HAL_SPI_TransmitReceive+0x40>
 80064c2:	bf00      	nop
 80064c4:	20000030 	.word	0x20000030
 80064c8:	165e9f81 	.word	0x165e9f81
 80064cc:	0800c384 	.word	0x0800c384

080064d0 <HAL_SPI_GetState>:
  return hspi->State;
 80064d0:	f890 0051 	ldrb.w	r0, [r0, #81]	; 0x51
}
 80064d4:	4770      	bx	lr
 80064d6:	bf00      	nop

080064d8 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064d8:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80064da:	688a      	ldr	r2, [r1, #8]
{
 80064dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80064e0:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80064e2:	f023 0301 	bic.w	r3, r3, #1
 80064e6:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 80064e8:	6a25      	ldr	r5, [r4, #32]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064ea:	4822      	ldr	r0, [pc, #136]	; (8006574 <TIM_OC1_SetConfig+0x9c>)
  tmpcr2 =  TIMx->CR2;
 80064ec:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 80064f0:	69a6      	ldr	r6, [r4, #24]
  tmpccmrx |= OC_Config->OCMode;
 80064f2:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC1P;
 80064f4:	f025 0502 	bic.w	r5, r5, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80064f8:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80064fc:	4284      	cmp	r4, r0
{
 80064fe:	460f      	mov	r7, r1
  tmpccer |= OC_Config->OCPolarity;
 8006500:	ea45 0502 	orr.w	r5, r5, r2
  tmpccmrx |= OC_Config->OCMode;
 8006504:	ea46 0603 	orr.w	r6, r6, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006508:	d007      	beq.n	800651a <TIM_OC1_SetConfig+0x42>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800650a:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 800650c:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 8006510:	61a6      	str	r6, [r4, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 8006512:	6363      	str	r3, [r4, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006514:	6225      	str	r5, [r4, #32]
}
 8006516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800651a:	68ca      	ldr	r2, [r1, #12]
 800651c:	f032 0308 	bics.w	r3, r2, #8
 8006520:	d114      	bne.n	800654c <TIM_OC1_SetConfig+0x74>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006522:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC1NP;
 8006524:	f025 0508 	bic.w	r5, r5, #8
    tmpccer |= OC_Config->OCNPolarity;
 8006528:	4315      	orrs	r5, r2
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800652a:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC1NE;
 800652e:	f025 0504 	bic.w	r5, r5, #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006532:	d119      	bne.n	8006568 <TIM_OC1_SetConfig+0x90>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800653a:	d10e      	bne.n	800655a <TIM_OC1_SetConfig+0x82>
    tmpcr2 |= OC_Config->OCNIdleState;
 800653c:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800653e:	f428 7840 	bic.w	r8, r8, #768	; 0x300
 8006542:	ea48 0802 	orr.w	r8, r8, r2
    tmpcr2 |= OC_Config->OCNIdleState;
 8006546:	ea48 0803 	orr.w	r8, r8, r3
 800654a:	e7de      	b.n	800650a <TIM_OC1_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800654c:	480a      	ldr	r0, [pc, #40]	; (8006578 <TIM_OC1_SetConfig+0xa0>)
 800654e:	f641 2108 	movw	r1, #6664	; 0x1a08
 8006552:	f7fb ff43 	bl	80023dc <assert_failed>
 8006556:	68fa      	ldr	r2, [r7, #12]
 8006558:	e7e3      	b.n	8006522 <TIM_OC1_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800655a:	4807      	ldr	r0, [pc, #28]	; (8006578 <TIM_OC1_SetConfig+0xa0>)
 800655c:	f641 2116 	movw	r1, #6678	; 0x1a16
 8006560:	f7fb ff3c 	bl	80023dc <assert_failed>
 8006564:	697b      	ldr	r3, [r7, #20]
 8006566:	e7e9      	b.n	800653c <TIM_OC1_SetConfig+0x64>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8006568:	4803      	ldr	r0, [pc, #12]	; (8006578 <TIM_OC1_SetConfig+0xa0>)
 800656a:	f641 2115 	movw	r1, #6677	; 0x1a15
 800656e:	f7fb ff35 	bl	80023dc <assert_failed>
 8006572:	e7df      	b.n	8006534 <TIM_OC1_SetConfig+0x5c>
 8006574:	40010000 	.word	0x40010000
 8006578:	0800c3bc 	.word	0x0800c3bc

0800657c <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800657c:	6a03      	ldr	r3, [r0, #32]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800657e:	688a      	ldr	r2, [r1, #8]
{
 8006580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006584:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006586:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800658a:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 800658c:	6a25      	ldr	r5, [r4, #32]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800658e:	4823      	ldr	r0, [pc, #140]	; (800661c <TIM_OC3_SetConfig+0xa0>)
  tmpcr2 =  TIMx->CR2;
 8006590:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR2;
 8006594:	69e6      	ldr	r6, [r4, #28]
  tmpccmrx |= OC_Config->OCMode;
 8006596:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC3P;
 8006598:	f425 7500 	bic.w	r5, r5, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800659c:	f026 0673 	bic.w	r6, r6, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065a0:	4284      	cmp	r4, r0
{
 80065a2:	460f      	mov	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80065a4:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 80065a8:	ea46 0603 	orr.w	r6, r6, r3
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80065ac:	d007      	beq.n	80065be <TIM_OC3_SetConfig+0x42>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80065ae:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 80065b0:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR2 = tmpccmrx;
 80065b4:	61e6      	str	r6, [r4, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80065b6:	63e3      	str	r3, [r4, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065b8:	6225      	str	r5, [r4, #32]
}
 80065ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80065be:	68ca      	ldr	r2, [r1, #12]
 80065c0:	f032 0308 	bics.w	r3, r2, #8
 80065c4:	d115      	bne.n	80065f2 <TIM_OC3_SetConfig+0x76>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80065c6:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC3NP;
 80065c8:	f425 6500 	bic.w	r5, r5, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80065cc:	ea45 2502 	orr.w	r5, r5, r2, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80065d0:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC3NE;
 80065d4:	f425 6580 	bic.w	r5, r5, #1024	; 0x400
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 80065d8:	d119      	bne.n	800660e <TIM_OC3_SetConfig+0x92>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 80065e0:	d10e      	bne.n	8006600 <TIM_OC3_SetConfig+0x84>
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065e2:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80065e4:	f428 5840 	bic.w	r8, r8, #12288	; 0x3000
 80065e8:	ea48 1802 	orr.w	r8, r8, r2, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065ec:	ea48 1803 	orr.w	r8, r8, r3, lsl #4
 80065f0:	e7dd      	b.n	80065ae <TIM_OC3_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 80065f2:	480b      	ldr	r0, [pc, #44]	; (8006620 <TIM_OC3_SetConfig+0xa4>)
 80065f4:	f641 219e 	movw	r1, #6814	; 0x1a9e
 80065f8:	f7fb fef0 	bl	80023dc <assert_failed>
 80065fc:	68fa      	ldr	r2, [r7, #12]
 80065fe:	e7e2      	b.n	80065c6 <TIM_OC3_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8006600:	4807      	ldr	r0, [pc, #28]	; (8006620 <TIM_OC3_SetConfig+0xa4>)
 8006602:	f641 21ac 	movw	r1, #6828	; 0x1aac
 8006606:	f7fb fee9 	bl	80023dc <assert_failed>
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	e7e9      	b.n	80065e2 <TIM_OC3_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800660e:	4804      	ldr	r0, [pc, #16]	; (8006620 <TIM_OC3_SetConfig+0xa4>)
 8006610:	f641 21ab 	movw	r1, #6827	; 0x1aab
 8006614:	f7fb fee2 	bl	80023dc <assert_failed>
 8006618:	e7df      	b.n	80065da <TIM_OC3_SetConfig+0x5e>
 800661a:	bf00      	nop
 800661c:	40010000 	.word	0x40010000
 8006620:	0800c3bc 	.word	0x0800c3bc

08006624 <HAL_TIM_Base_Init>:
  if (htim == NULL)
 8006624:	2800      	cmp	r0, #0
 8006626:	f000 80cd 	beq.w	80067c4 <HAL_TIM_Base_Init+0x1a0>
{
 800662a:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800662c:	4a66      	ldr	r2, [pc, #408]	; (80067c8 <HAL_TIM_Base_Init+0x1a4>)
 800662e:	6803      	ldr	r3, [r0, #0]
 8006630:	4293      	cmp	r3, r2
 8006632:	4604      	mov	r4, r0
 8006634:	d01f      	beq.n	8006676 <HAL_TIM_Base_Init+0x52>
 8006636:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800663a:	d01c      	beq.n	8006676 <HAL_TIM_Base_Init+0x52>
 800663c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8006640:	4293      	cmp	r3, r2
 8006642:	d018      	beq.n	8006676 <HAL_TIM_Base_Init+0x52>
 8006644:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006648:	4293      	cmp	r3, r2
 800664a:	d014      	beq.n	8006676 <HAL_TIM_Base_Init+0x52>
 800664c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006650:	4293      	cmp	r3, r2
 8006652:	d010      	beq.n	8006676 <HAL_TIM_Base_Init+0x52>
 8006654:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8006658:	4293      	cmp	r3, r2
 800665a:	d00c      	beq.n	8006676 <HAL_TIM_Base_Init+0x52>
 800665c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006660:	4293      	cmp	r3, r2
 8006662:	d008      	beq.n	8006676 <HAL_TIM_Base_Init+0x52>
 8006664:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006668:	4293      	cmp	r3, r2
 800666a:	d004      	beq.n	8006676 <HAL_TIM_Base_Init+0x52>
 800666c:	4857      	ldr	r0, [pc, #348]	; (80067cc <HAL_TIM_Base_Init+0x1a8>)
 800666e:	f240 1113 	movw	r1, #275	; 0x113
 8006672:	f7fb feb3 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8006676:	68a3      	ldr	r3, [r4, #8]
 8006678:	f033 0210 	bics.w	r2, r3, #16
 800667c:	d00a      	beq.n	8006694 <HAL_TIM_Base_Init+0x70>
 800667e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8006682:	2a20      	cmp	r2, #32
 8006684:	d006      	beq.n	8006694 <HAL_TIM_Base_Init+0x70>
 8006686:	2b40      	cmp	r3, #64	; 0x40
 8006688:	d004      	beq.n	8006694 <HAL_TIM_Base_Init+0x70>
 800668a:	4850      	ldr	r0, [pc, #320]	; (80067cc <HAL_TIM_Base_Init+0x1a8>)
 800668c:	f44f 718a 	mov.w	r1, #276	; 0x114
 8006690:	f7fb fea4 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006694:	6923      	ldr	r3, [r4, #16]
 8006696:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 800669a:	d003      	beq.n	80066a4 <HAL_TIM_Base_Init+0x80>
 800669c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80066a0:	f040 8085 	bne.w	80067ae <HAL_TIM_Base_Init+0x18a>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80066a4:	69a3      	ldr	r3, [r4, #24]
 80066a6:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80066aa:	d132      	bne.n	8006712 <HAL_TIM_Base_Init+0xee>
  if (htim->State == HAL_TIM_STATE_RESET)
 80066ac:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 80066b0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d037      	beq.n	8006728 <HAL_TIM_Base_Init+0x104>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066b8:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066ba:	4943      	ldr	r1, [pc, #268]	; (80067c8 <HAL_TIM_Base_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 80066bc:	2302      	movs	r3, #2
 80066be:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066c2:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 80066c4:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80066c6:	d05e      	beq.n	8006786 <HAL_TIM_Base_Init+0x162>
 80066c8:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 80066cc:	d032      	beq.n	8006734 <HAL_TIM_Base_Init+0x110>
 80066ce:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 80066d2:	428a      	cmp	r2, r1
 80066d4:	d02e      	beq.n	8006734 <HAL_TIM_Base_Init+0x110>
 80066d6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80066da:	428a      	cmp	r2, r1
 80066dc:	d02a      	beq.n	8006734 <HAL_TIM_Base_Init+0x110>
 80066de:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80066e2:	428a      	cmp	r2, r1
 80066e4:	d026      	beq.n	8006734 <HAL_TIM_Base_Init+0x110>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066e6:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 80066ea:	428a      	cmp	r2, r1
 80066ec:	d026      	beq.n	800673c <HAL_TIM_Base_Init+0x118>
 80066ee:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80066f2:	428a      	cmp	r2, r1
 80066f4:	d022      	beq.n	800673c <HAL_TIM_Base_Init+0x118>
 80066f6:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80066fa:	428a      	cmp	r2, r1
 80066fc:	d01e      	beq.n	800673c <HAL_TIM_Base_Init+0x118>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80066fe:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006700:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 8006702:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006704:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006708:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 800670a:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 800670c:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800670e:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006710:	e021      	b.n	8006756 <HAL_TIM_Base_Init+0x132>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006712:	482e      	ldr	r0, [pc, #184]	; (80067cc <HAL_TIM_Base_Init+0x1a8>)
 8006714:	f44f 718b 	mov.w	r1, #278	; 0x116
 8006718:	f7fb fe60 	bl	80023dc <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 800671c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8006720:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006724:	2b00      	cmp	r3, #0
 8006726:	d1c7      	bne.n	80066b8 <HAL_TIM_Base_Init+0x94>
    htim->Lock = HAL_UNLOCKED;
 8006728:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 800672c:	4620      	mov	r0, r4
 800672e:	f7fc f839 	bl	80027a4 <HAL_TIM_Base_MspInit>
 8006732:	e7c1      	b.n	80066b8 <HAL_TIM_Base_Init+0x94>
    tmpcr1 |= Structure->CounterMode;
 8006734:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006736:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800673a:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800673c:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800673e:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006740:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8006742:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006746:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006748:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800674c:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 800674e:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 8006750:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006752:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006754:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 8006756:	2301      	movs	r3, #1
 8006758:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800675a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800675e:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 8006762:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8006766:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800676a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800676e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006772:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006776:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 800677a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 800677e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8006782:	2000      	movs	r0, #0
}
 8006784:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 8006786:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006788:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800678a:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800678c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8006790:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 8006792:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006796:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006798:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800679c:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 800679e:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80067a0:	68e3      	ldr	r3, [r4, #12]
 80067a2:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80067a4:	6863      	ldr	r3, [r4, #4]
 80067a6:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 80067a8:	6963      	ldr	r3, [r4, #20]
 80067aa:	6313      	str	r3, [r2, #48]	; 0x30
 80067ac:	e7d3      	b.n	8006756 <HAL_TIM_Base_Init+0x132>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80067ae:	4807      	ldr	r0, [pc, #28]	; (80067cc <HAL_TIM_Base_Init+0x1a8>)
 80067b0:	f240 1115 	movw	r1, #277	; 0x115
 80067b4:	f7fb fe12 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80067b8:	69a3      	ldr	r3, [r4, #24]
 80067ba:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80067be:	f43f af75 	beq.w	80066ac <HAL_TIM_Base_Init+0x88>
 80067c2:	e7a6      	b.n	8006712 <HAL_TIM_Base_Init+0xee>
    return HAL_ERROR;
 80067c4:	2001      	movs	r0, #1
}
 80067c6:	4770      	bx	lr
 80067c8:	40010000 	.word	0x40010000
 80067cc:	0800c3bc 	.word	0x0800c3bc

080067d0 <HAL_TIM_Base_Start_IT>:
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80067d0:	4a2a      	ldr	r2, [pc, #168]	; (800687c <HAL_TIM_Base_Start_IT+0xac>)
 80067d2:	6803      	ldr	r3, [r0, #0]
 80067d4:	4293      	cmp	r3, r2
{
 80067d6:	b510      	push	{r4, lr}
 80067d8:	4604      	mov	r4, r0
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80067da:	d01f      	beq.n	800681c <HAL_TIM_Base_Start_IT+0x4c>
 80067dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067e0:	d01c      	beq.n	800681c <HAL_TIM_Base_Start_IT+0x4c>
 80067e2:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d018      	beq.n	800681c <HAL_TIM_Base_Start_IT+0x4c>
 80067ea:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d014      	beq.n	800681c <HAL_TIM_Base_Start_IT+0x4c>
 80067f2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d010      	beq.n	800681c <HAL_TIM_Base_Start_IT+0x4c>
 80067fa:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80067fe:	4293      	cmp	r3, r2
 8006800:	d00c      	beq.n	800681c <HAL_TIM_Base_Start_IT+0x4c>
 8006802:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006806:	4293      	cmp	r3, r2
 8006808:	d008      	beq.n	800681c <HAL_TIM_Base_Start_IT+0x4c>
 800680a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800680e:	4293      	cmp	r3, r2
 8006810:	d004      	beq.n	800681c <HAL_TIM_Base_Start_IT+0x4c>
 8006812:	481b      	ldr	r0, [pc, #108]	; (8006880 <HAL_TIM_Base_Start_IT+0xb0>)
 8006814:	f240 11cf 	movw	r1, #463	; 0x1cf
 8006818:	f7fb fde0 	bl	80023dc <assert_failed>
  if (htim->State != HAL_TIM_STATE_READY)
 800681c:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8006820:	2b01      	cmp	r3, #1
 8006822:	d127      	bne.n	8006874 <HAL_TIM_Base_Start_IT+0xa4>
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006824:	6823      	ldr	r3, [r4, #0]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006826:	4915      	ldr	r1, [pc, #84]	; (800687c <HAL_TIM_Base_Start_IT+0xac>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006828:	2202      	movs	r2, #2
 800682a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800682e:	68da      	ldr	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006830:	428b      	cmp	r3, r1
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006832:	f042 0201 	orr.w	r2, r2, #1
 8006836:	60da      	str	r2, [r3, #12]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006838:	d011      	beq.n	800685e <HAL_TIM_Base_Start_IT+0x8e>
 800683a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800683e:	d00e      	beq.n	800685e <HAL_TIM_Base_Start_IT+0x8e>
 8006840:	4a10      	ldr	r2, [pc, #64]	; (8006884 <HAL_TIM_Base_Start_IT+0xb4>)
 8006842:	4293      	cmp	r3, r2
 8006844:	d00b      	beq.n	800685e <HAL_TIM_Base_Start_IT+0x8e>
 8006846:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800684a:	4293      	cmp	r3, r2
 800684c:	d007      	beq.n	800685e <HAL_TIM_Base_Start_IT+0x8e>
 800684e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006852:	4293      	cmp	r3, r2
 8006854:	d003      	beq.n	800685e <HAL_TIM_Base_Start_IT+0x8e>
 8006856:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 800685a:	4293      	cmp	r3, r2
 800685c:	d104      	bne.n	8006868 <HAL_TIM_Base_Start_IT+0x98>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800685e:	689a      	ldr	r2, [r3, #8]
 8006860:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006864:	2a06      	cmp	r2, #6
 8006866:	d007      	beq.n	8006878 <HAL_TIM_Base_Start_IT+0xa8>
    __HAL_TIM_ENABLE(htim);
 8006868:	681a      	ldr	r2, [r3, #0]
 800686a:	f042 0201 	orr.w	r2, r2, #1
 800686e:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006870:	2000      	movs	r0, #0
}
 8006872:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8006874:	2001      	movs	r0, #1
}
 8006876:	bd10      	pop	{r4, pc}
  return HAL_OK;
 8006878:	2000      	movs	r0, #0
}
 800687a:	bd10      	pop	{r4, pc}
 800687c:	40010000 	.word	0x40010000
 8006880:	0800c3bc 	.word	0x0800c3bc
 8006884:	40000400 	.word	0x40000400

08006888 <HAL_TIM_PWM_MspInit>:
 8006888:	4770      	bx	lr
 800688a:	bf00      	nop

0800688c <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 800688c:	2800      	cmp	r0, #0
 800688e:	f000 80cd 	beq.w	8006a2c <HAL_TIM_PWM_Init+0x1a0>
{
 8006892:	b538      	push	{r3, r4, r5, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006894:	4a66      	ldr	r2, [pc, #408]	; (8006a30 <HAL_TIM_PWM_Init+0x1a4>)
 8006896:	6803      	ldr	r3, [r0, #0]
 8006898:	4293      	cmp	r3, r2
 800689a:	4604      	mov	r4, r0
 800689c:	d01f      	beq.n	80068de <HAL_TIM_PWM_Init+0x52>
 800689e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80068a2:	d01c      	beq.n	80068de <HAL_TIM_PWM_Init+0x52>
 80068a4:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 80068a8:	4293      	cmp	r3, r2
 80068aa:	d018      	beq.n	80068de <HAL_TIM_PWM_Init+0x52>
 80068ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d014      	beq.n	80068de <HAL_TIM_PWM_Init+0x52>
 80068b4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80068b8:	4293      	cmp	r3, r2
 80068ba:	d010      	beq.n	80068de <HAL_TIM_PWM_Init+0x52>
 80068bc:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80068c0:	4293      	cmp	r3, r2
 80068c2:	d00c      	beq.n	80068de <HAL_TIM_PWM_Init+0x52>
 80068c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d008      	beq.n	80068de <HAL_TIM_PWM_Init+0x52>
 80068cc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d004      	beq.n	80068de <HAL_TIM_PWM_Init+0x52>
 80068d4:	4857      	ldr	r0, [pc, #348]	; (8006a34 <HAL_TIM_PWM_Init+0x1a8>)
 80068d6:	f240 510e 	movw	r1, #1294	; 0x50e
 80068da:	f7fb fd7f 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 80068de:	68a3      	ldr	r3, [r4, #8]
 80068e0:	f033 0210 	bics.w	r2, r3, #16
 80068e4:	d00a      	beq.n	80068fc <HAL_TIM_PWM_Init+0x70>
 80068e6:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80068ea:	2a20      	cmp	r2, #32
 80068ec:	d006      	beq.n	80068fc <HAL_TIM_PWM_Init+0x70>
 80068ee:	2b40      	cmp	r3, #64	; 0x40
 80068f0:	d004      	beq.n	80068fc <HAL_TIM_PWM_Init+0x70>
 80068f2:	4850      	ldr	r0, [pc, #320]	; (8006a34 <HAL_TIM_PWM_Init+0x1a8>)
 80068f4:	f240 510f 	movw	r1, #1295	; 0x50f
 80068f8:	f7fb fd70 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80068fc:	6923      	ldr	r3, [r4, #16]
 80068fe:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8006902:	d003      	beq.n	800690c <HAL_TIM_PWM_Init+0x80>
 8006904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006908:	f040 8085 	bne.w	8006a16 <HAL_TIM_PWM_Init+0x18a>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800690c:	69a3      	ldr	r3, [r4, #24]
 800690e:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8006912:	d132      	bne.n	800697a <HAL_TIM_PWM_Init+0xee>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006914:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8006918:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800691c:	2b00      	cmp	r3, #0
 800691e:	d037      	beq.n	8006990 <HAL_TIM_PWM_Init+0x104>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006920:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006922:	4943      	ldr	r1, [pc, #268]	; (8006a30 <HAL_TIM_PWM_Init+0x1a4>)
  htim->State = HAL_TIM_STATE_BUSY;
 8006924:	2302      	movs	r3, #2
 8006926:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800692a:	428a      	cmp	r2, r1
  tmpcr1 = TIMx->CR1;
 800692c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800692e:	d05e      	beq.n	80069ee <HAL_TIM_PWM_Init+0x162>
 8006930:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006934:	d032      	beq.n	800699c <HAL_TIM_PWM_Init+0x110>
 8006936:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 800693a:	428a      	cmp	r2, r1
 800693c:	d02e      	beq.n	800699c <HAL_TIM_PWM_Init+0x110>
 800693e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006942:	428a      	cmp	r2, r1
 8006944:	d02a      	beq.n	800699c <HAL_TIM_PWM_Init+0x110>
 8006946:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800694a:	428a      	cmp	r2, r1
 800694c:	d026      	beq.n	800699c <HAL_TIM_PWM_Init+0x110>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800694e:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8006952:	428a      	cmp	r2, r1
 8006954:	d026      	beq.n	80069a4 <HAL_TIM_PWM_Init+0x118>
 8006956:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800695a:	428a      	cmp	r2, r1
 800695c:	d022      	beq.n	80069a4 <HAL_TIM_PWM_Init+0x118>
 800695e:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006962:	428a      	cmp	r2, r1
 8006964:	d01e      	beq.n	80069a4 <HAL_TIM_PWM_Init+0x118>
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006966:	69a5      	ldr	r5, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006968:	68e0      	ldr	r0, [r4, #12]
  TIMx->PSC = Structure->Prescaler;
 800696a:	6861      	ldr	r1, [r4, #4]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800696c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006970:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 8006972:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006974:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006976:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006978:	e021      	b.n	80069be <HAL_TIM_PWM_Init+0x132>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 800697a:	482e      	ldr	r0, [pc, #184]	; (8006a34 <HAL_TIM_PWM_Init+0x1a8>)
 800697c:	f240 5111 	movw	r1, #1297	; 0x511
 8006980:	f7fb fd2c 	bl	80023dc <assert_failed>
  if (htim->State == HAL_TIM_STATE_RESET)
 8006984:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
 8006988:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800698c:	2b00      	cmp	r3, #0
 800698e:	d1c7      	bne.n	8006920 <HAL_TIM_PWM_Init+0x94>
    htim->Lock = HAL_UNLOCKED;
 8006990:	f884 203c 	strb.w	r2, [r4, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8006994:	4620      	mov	r0, r4
 8006996:	f7ff ff77 	bl	8006888 <HAL_TIM_PWM_MspInit>
 800699a:	e7c1      	b.n	8006920 <HAL_TIM_PWM_Init+0x94>
    tmpcr1 |= Structure->CounterMode;
 800699c:	68a1      	ldr	r1, [r4, #8]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800699e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80069a2:	430b      	orrs	r3, r1
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069a4:	6925      	ldr	r5, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069a6:	69a1      	ldr	r1, [r4, #24]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069a8:	68e0      	ldr	r0, [r4, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80069aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069ae:	432b      	orrs	r3, r5
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80069b4:	430b      	orrs	r3, r1
  TIMx->PSC = Structure->Prescaler;
 80069b6:	6861      	ldr	r1, [r4, #4]
  TIMx->CR1 = tmpcr1;
 80069b8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80069ba:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80069bc:	6291      	str	r1, [r2, #40]	; 0x28
  TIMx->EGR = TIM_EGR_UG;
 80069be:	2301      	movs	r3, #1
 80069c0:	6153      	str	r3, [r2, #20]
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80069c2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069c6:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80069ca:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80069ce:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80069d2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80069d6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069de:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80069e2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80069e6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80069ea:	2000      	movs	r0, #0
}
 80069ec:	bd38      	pop	{r3, r4, r5, pc}
    tmpcr1 |= Structure->CounterMode;
 80069ee:	68a5      	ldr	r5, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069f0:	6920      	ldr	r0, [r4, #16]
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80069f2:	69a1      	ldr	r1, [r4, #24]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80069f4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80069f8:	432b      	orrs	r3, r5
    tmpcr1 &= ~TIM_CR1_CKD;
 80069fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80069fe:	4303      	orrs	r3, r0
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006a00:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a04:	430b      	orrs	r3, r1
  TIMx->CR1 = tmpcr1;
 8006a06:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006a08:	68e3      	ldr	r3, [r4, #12]
 8006a0a:	62d3      	str	r3, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8006a0c:	6863      	ldr	r3, [r4, #4]
 8006a0e:	6293      	str	r3, [r2, #40]	; 0x28
    TIMx->RCR = Structure->RepetitionCounter;
 8006a10:	6963      	ldr	r3, [r4, #20]
 8006a12:	6313      	str	r3, [r2, #48]	; 0x30
 8006a14:	e7d3      	b.n	80069be <HAL_TIM_PWM_Init+0x132>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8006a16:	4807      	ldr	r0, [pc, #28]	; (8006a34 <HAL_TIM_PWM_Init+0x1a8>)
 8006a18:	f44f 61a2 	mov.w	r1, #1296	; 0x510
 8006a1c:	f7fb fcde 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8006a20:	69a3      	ldr	r3, [r4, #24]
 8006a22:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 8006a26:	f43f af75 	beq.w	8006914 <HAL_TIM_PWM_Init+0x88>
 8006a2a:	e7a6      	b.n	800697a <HAL_TIM_PWM_Init+0xee>
    return HAL_ERROR;
 8006a2c:	2001      	movs	r0, #1
}
 8006a2e:	4770      	bx	lr
 8006a30:	40010000 	.word	0x40010000
 8006a34:	0800c3bc 	.word	0x0800c3bc

08006a38 <HAL_TIM_PWM_Start>:
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8006a38:	4a79      	ldr	r2, [pc, #484]	; (8006c20 <HAL_TIM_PWM_Start+0x1e8>)
 8006a3a:	6803      	ldr	r3, [r0, #0]
 8006a3c:	4293      	cmp	r3, r2
{
 8006a3e:	b570      	push	{r4, r5, r6, lr}
 8006a40:	4605      	mov	r5, r0
 8006a42:	460c      	mov	r4, r1
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8006a44:	d067      	beq.n	8006b16 <HAL_TIM_PWM_Start+0xde>
 8006a46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006a4a:	d064      	beq.n	8006b16 <HAL_TIM_PWM_Start+0xde>
 8006a4c:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8006a50:	4293      	cmp	r3, r2
 8006a52:	d060      	beq.n	8006b16 <HAL_TIM_PWM_Start+0xde>
 8006a54:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006a58:	4293      	cmp	r3, r2
 8006a5a:	d05c      	beq.n	8006b16 <HAL_TIM_PWM_Start+0xde>
 8006a5c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006a60:	4293      	cmp	r3, r2
 8006a62:	d058      	beq.n	8006b16 <HAL_TIM_PWM_Start+0xde>
 8006a64:	4a6f      	ldr	r2, [pc, #444]	; (8006c24 <HAL_TIM_PWM_Start+0x1ec>)
 8006a66:	4293      	cmp	r3, r2
 8006a68:	d066      	beq.n	8006b38 <HAL_TIM_PWM_Start+0x100>
 8006a6a:	4a6f      	ldr	r2, [pc, #444]	; (8006c28 <HAL_TIM_PWM_Start+0x1f0>)
 8006a6c:	4293      	cmp	r3, r2
 8006a6e:	d003      	beq.n	8006a78 <HAL_TIM_PWM_Start+0x40>
 8006a70:	4a6e      	ldr	r2, [pc, #440]	; (8006c2c <HAL_TIM_PWM_Start+0x1f4>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	f040 80b5 	bne.w	8006be2 <HAL_TIM_PWM_Start+0x1aa>
 8006a78:	2c00      	cmp	r4, #0
 8006a7a:	d05f      	beq.n	8006b3c <HAL_TIM_PWM_Start+0x104>
 8006a7c:	486c      	ldr	r0, [pc, #432]	; (8006c30 <HAL_TIM_PWM_Start+0x1f8>)
 8006a7e:	f240 5194 	movw	r1, #1428	; 0x594
 8006a82:	f7fb fcab 	bl	80023dc <assert_failed>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006a86:	2c04      	cmp	r4, #4
 8006a88:	f000 80b7 	beq.w	8006bfa <HAL_TIM_PWM_Start+0x1c2>
 8006a8c:	2c08      	cmp	r4, #8
 8006a8e:	f000 8083 	beq.w	8006b98 <HAL_TIM_PWM_Start+0x160>
 8006a92:	f895 3041 	ldrb.w	r3, [r5, #65]	; 0x41
 8006a96:	2b01      	cmp	r3, #1
 8006a98:	d17c      	bne.n	8006b94 <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006a9a:	682b      	ldr	r3, [r5, #0]
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006a9c:	4a60      	ldr	r2, [pc, #384]	; (8006c20 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006a9e:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006aa0:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006aa2:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006aa4:	f885 1041 	strb.w	r1, [r5, #65]	; 0x41
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006aa8:	d154      	bne.n	8006b54 <HAL_TIM_PWM_Start+0x11c>
  assert_param(IS_TIM_CHANNELS(Channel));
 8006aaa:	f034 0304 	bics.w	r3, r4, #4
 8006aae:	d004      	beq.n	8006aba <HAL_TIM_PWM_Start+0x82>
 8006ab0:	2b08      	cmp	r3, #8
 8006ab2:	d002      	beq.n	8006aba <HAL_TIM_PWM_Start+0x82>
 8006ab4:	2c3c      	cmp	r4, #60	; 0x3c
 8006ab6:	f040 80ad 	bne.w	8006c14 <HAL_TIM_PWM_Start+0x1dc>
 8006aba:	682b      	ldr	r3, [r5, #0]

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006abc:	6a30      	ldr	r0, [r6, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006abe:	4d58      	ldr	r5, [pc, #352]	; (8006c20 <HAL_TIM_PWM_Start+0x1e8>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	f004 041f 	and.w	r4, r4, #31
 8006ac6:	fa02 f404 	lsl.w	r4, r2, r4
  TIMx->CCER &= ~tmp;
 8006aca:	ea20 0004 	bic.w	r0, r0, r4
 8006ace:	6230      	str	r0, [r6, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ad0:	6a32      	ldr	r2, [r6, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ad2:	42ab      	cmp	r3, r5
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ad4:	ea44 0402 	orr.w	r4, r4, r2
 8006ad8:	6234      	str	r4, [r6, #32]
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ada:	d076      	beq.n	8006bca <HAL_TIM_PWM_Start+0x192>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006adc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ae0:	d00e      	beq.n	8006b00 <HAL_TIM_PWM_Start+0xc8>
 8006ae2:	4a54      	ldr	r2, [pc, #336]	; (8006c34 <HAL_TIM_PWM_Start+0x1fc>)
 8006ae4:	4293      	cmp	r3, r2
 8006ae6:	d00b      	beq.n	8006b00 <HAL_TIM_PWM_Start+0xc8>
 8006ae8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006aec:	4293      	cmp	r3, r2
 8006aee:	d007      	beq.n	8006b00 <HAL_TIM_PWM_Start+0xc8>
 8006af0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006af4:	4293      	cmp	r3, r2
 8006af6:	d003      	beq.n	8006b00 <HAL_TIM_PWM_Start+0xc8>
 8006af8:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d104      	bne.n	8006b0a <HAL_TIM_PWM_Start+0xd2>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006b00:	689a      	ldr	r2, [r3, #8]
 8006b02:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006b06:	2a06      	cmp	r2, #6
 8006b08:	d069      	beq.n	8006bde <HAL_TIM_PWM_Start+0x1a6>
    __HAL_TIM_ENABLE(htim);
 8006b0a:	681a      	ldr	r2, [r3, #0]
 8006b0c:	f042 0201 	orr.w	r2, r2, #1
 8006b10:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8006b12:	2000      	movs	r0, #0
}
 8006b14:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8006b16:	b18c      	cbz	r4, 8006b3c <HAL_TIM_PWM_Start+0x104>
 8006b18:	2c04      	cmp	r4, #4
 8006b1a:	d06e      	beq.n	8006bfa <HAL_TIM_PWM_Start+0x1c2>
 8006b1c:	2c08      	cmp	r4, #8
 8006b1e:	d03b      	beq.n	8006b98 <HAL_TIM_PWM_Start+0x160>
 8006b20:	2c0c      	cmp	r4, #12
 8006b22:	d0b6      	beq.n	8006a92 <HAL_TIM_PWM_Start+0x5a>
 8006b24:	4a3f      	ldr	r2, [pc, #252]	; (8006c24 <HAL_TIM_PWM_Start+0x1ec>)
 8006b26:	4293      	cmp	r3, r2
 8006b28:	d0a8      	beq.n	8006a7c <HAL_TIM_PWM_Start+0x44>
 8006b2a:	4a3f      	ldr	r2, [pc, #252]	; (8006c28 <HAL_TIM_PWM_Start+0x1f0>)
 8006b2c:	4293      	cmp	r3, r2
 8006b2e:	d0a5      	beq.n	8006a7c <HAL_TIM_PWM_Start+0x44>
 8006b30:	4a3e      	ldr	r2, [pc, #248]	; (8006c2c <HAL_TIM_PWM_Start+0x1f4>)
 8006b32:	4293      	cmp	r3, r2
 8006b34:	d0a0      	beq.n	8006a78 <HAL_TIM_PWM_Start+0x40>
 8006b36:	e7a1      	b.n	8006a7c <HAL_TIM_PWM_Start+0x44>
 8006b38:	2900      	cmp	r1, #0
 8006b3a:	d15b      	bne.n	8006bf4 <HAL_TIM_PWM_Start+0x1bc>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b3c:	f895 303e 	ldrb.w	r3, [r5, #62]	; 0x3e
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d127      	bne.n	8006b94 <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b44:	682b      	ldr	r3, [r5, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006b46:	4a36      	ldr	r2, [pc, #216]	; (8006c20 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b48:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006b4a:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006b4c:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006b4e:	f885 103e 	strb.w	r1, [r5, #62]	; 0x3e
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006b52:	d0b3      	beq.n	8006abc <HAL_TIM_PWM_Start+0x84>
 8006b54:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b58:	d0a7      	beq.n	8006aaa <HAL_TIM_PWM_Start+0x72>
 8006b5a:	4a36      	ldr	r2, [pc, #216]	; (8006c34 <HAL_TIM_PWM_Start+0x1fc>)
 8006b5c:	4293      	cmp	r3, r2
 8006b5e:	d0a4      	beq.n	8006aaa <HAL_TIM_PWM_Start+0x72>
 8006b60:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d0a0      	beq.n	8006aaa <HAL_TIM_PWM_Start+0x72>
 8006b68:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006b6c:	4293      	cmp	r3, r2
 8006b6e:	d09c      	beq.n	8006aaa <HAL_TIM_PWM_Start+0x72>
 8006b70:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d098      	beq.n	8006aaa <HAL_TIM_PWM_Start+0x72>
 8006b78:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006b7c:	4293      	cmp	r3, r2
 8006b7e:	d094      	beq.n	8006aaa <HAL_TIM_PWM_Start+0x72>
 8006b80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d090      	beq.n	8006aaa <HAL_TIM_PWM_Start+0x72>
 8006b88:	4829      	ldr	r0, [pc, #164]	; (8006c30 <HAL_TIM_PWM_Start+0x1f8>)
 8006b8a:	f641 41d2 	movw	r1, #7378	; 0x1cd2
 8006b8e:	f7fb fc25 	bl	80023dc <assert_failed>
 8006b92:	e78a      	b.n	8006aaa <HAL_TIM_PWM_Start+0x72>
    return HAL_ERROR;
 8006b94:	2001      	movs	r0, #1
}
 8006b96:	bd70      	pop	{r4, r5, r6, pc}
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006b98:	f895 3040 	ldrb.w	r3, [r5, #64]	; 0x40
 8006b9c:	2b01      	cmp	r3, #1
 8006b9e:	d1f9      	bne.n	8006b94 <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ba0:	682b      	ldr	r3, [r5, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006ba2:	4a1f      	ldr	r2, [pc, #124]	; (8006c20 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ba4:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006ba6:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006ba8:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006baa:	f885 1040 	strb.w	r1, [r5, #64]	; 0x40
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006bae:	d1d1      	bne.n	8006b54 <HAL_TIM_PWM_Start+0x11c>
  TIMx->CCER &= ~tmp;
 8006bb0:	4a1b      	ldr	r2, [pc, #108]	; (8006c20 <HAL_TIM_PWM_Start+0x1e8>)
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006bb2:	2301      	movs	r3, #1
  TIMx->CCER &= ~tmp;
 8006bb4:	6a10      	ldr	r0, [r2, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006bb6:	f004 041f 	and.w	r4, r4, #31
 8006bba:	fa03 f404 	lsl.w	r4, r3, r4
  TIMx->CCER &= ~tmp;
 8006bbe:	ea20 0004 	bic.w	r0, r0, r4
 8006bc2:	6210      	str	r0, [r2, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006bc4:	6a13      	ldr	r3, [r2, #32]
 8006bc6:	431c      	orrs	r4, r3
 8006bc8:	6214      	str	r4, [r2, #32]
    __HAL_TIM_MOE_ENABLE(htim);
 8006bca:	4b15      	ldr	r3, [pc, #84]	; (8006c20 <HAL_TIM_PWM_Start+0x1e8>)
 8006bcc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006bce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006bd2:	645a      	str	r2, [r3, #68]	; 0x44
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006bd4:	689a      	ldr	r2, [r3, #8]
 8006bd6:	f002 0207 	and.w	r2, r2, #7
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006bda:	2a06      	cmp	r2, #6
 8006bdc:	d195      	bne.n	8006b0a <HAL_TIM_PWM_Start+0xd2>
  return HAL_OK;
 8006bde:	2000      	movs	r0, #0
}
 8006be0:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8006be2:	4813      	ldr	r0, [pc, #76]	; (8006c30 <HAL_TIM_PWM_Start+0x1f8>)
 8006be4:	f240 5194 	movw	r1, #1428	; 0x594
 8006be8:	f7fb fbf8 	bl	80023dc <assert_failed>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006bec:	2c00      	cmp	r4, #0
 8006bee:	f47f af4a 	bne.w	8006a86 <HAL_TIM_PWM_Start+0x4e>
 8006bf2:	e7a3      	b.n	8006b3c <HAL_TIM_PWM_Start+0x104>
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8006bf4:	2904      	cmp	r1, #4
 8006bf6:	f47f af41 	bne.w	8006a7c <HAL_TIM_PWM_Start+0x44>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006bfa:	f895 303f 	ldrb.w	r3, [r5, #63]	; 0x3f
 8006bfe:	2b01      	cmp	r3, #1
 8006c00:	d1c8      	bne.n	8006b94 <HAL_TIM_PWM_Start+0x15c>
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c02:	682b      	ldr	r3, [r5, #0]
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006c04:	4a06      	ldr	r2, [pc, #24]	; (8006c20 <HAL_TIM_PWM_Start+0x1e8>)
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c06:	2102      	movs	r1, #2
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006c08:	4293      	cmp	r3, r2
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006c0a:	461e      	mov	r6, r3
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006c0c:	f885 103f 	strb.w	r1, [r5, #63]	; 0x3f
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 8006c10:	d1a0      	bne.n	8006b54 <HAL_TIM_PWM_Start+0x11c>
 8006c12:	e7cd      	b.n	8006bb0 <HAL_TIM_PWM_Start+0x178>
  assert_param(IS_TIM_CHANNELS(Channel));
 8006c14:	4806      	ldr	r0, [pc, #24]	; (8006c30 <HAL_TIM_PWM_Start+0x1f8>)
 8006c16:	f641 41d3 	movw	r1, #7379	; 0x1cd3
 8006c1a:	f7fb fbdf 	bl	80023dc <assert_failed>
 8006c1e:	e74c      	b.n	8006aba <HAL_TIM_PWM_Start+0x82>
 8006c20:	40010000 	.word	0x40010000
 8006c24:	40014000 	.word	0x40014000
 8006c28:	40014400 	.word	0x40014400
 8006c2c:	40014800 	.word	0x40014800
 8006c30:	0800c3bc 	.word	0x0800c3bc
 8006c34:	40000400 	.word	0x40000400

08006c38 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8006c38:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8006c3c:	2b01      	cmp	r3, #1
 8006c3e:	f000 8177 	beq.w	8006f30 <HAL_TIM_ConfigClockSource+0x2f8>
  htim->State = HAL_TIM_STATE_BUSY;
 8006c42:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8006c44:	2201      	movs	r2, #1
{
 8006c46:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8006c48:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8006c4c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006c50:	680b      	ldr	r3, [r1, #0]
 8006c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c56:	4604      	mov	r4, r0
 8006c58:	460d      	mov	r5, r1
 8006c5a:	f000 8124 	beq.w	8006ea6 <HAL_TIM_ConfigClockSource+0x26e>
 8006c5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006c62:	f000 8153 	beq.w	8006f0c <HAL_TIM_ConfigClockSource+0x2d4>
 8006c66:	f033 0230 	bics.w	r2, r3, #48	; 0x30
 8006c6a:	f040 8157 	bne.w	8006f1c <HAL_TIM_ConfigClockSource+0x2e4>
  tmpsmcr = htim->Instance->SMCR;
 8006c6e:	6822      	ldr	r2, [r4, #0]
 8006c70:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006c72:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8006c76:	f021 0177 	bic.w	r1, r1, #119	; 0x77
  switch (sClockSourceConfig->ClockSource)
 8006c7a:	2b60      	cmp	r3, #96	; 0x60
  htim->Instance->SMCR = tmpsmcr;
 8006c7c:	6091      	str	r1, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006c7e:	f000 81a1 	beq.w	8006fc4 <HAL_TIM_ConfigClockSource+0x38c>
 8006c82:	d87e      	bhi.n	8006d82 <HAL_TIM_ConfigClockSource+0x14a>
 8006c84:	2b40      	cmp	r3, #64	; 0x40
 8006c86:	f000 8159 	beq.w	8006f3c <HAL_TIM_ConfigClockSource+0x304>
 8006c8a:	d94c      	bls.n	8006d26 <HAL_TIM_ConfigClockSource+0xee>
 8006c8c:	2b50      	cmp	r3, #80	; 0x50
 8006c8e:	d143      	bne.n	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006c90:	4ba8      	ldr	r3, [pc, #672]	; (8006f34 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006c92:	429a      	cmp	r2, r3
 8006c94:	d017      	beq.n	8006cc6 <HAL_TIM_ConfigClockSource+0x8e>
 8006c96:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006c9a:	d014      	beq.n	8006cc6 <HAL_TIM_ConfigClockSource+0x8e>
 8006c9c:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d010      	beq.n	8006cc6 <HAL_TIM_ConfigClockSource+0x8e>
 8006ca4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ca8:	429a      	cmp	r2, r3
 8006caa:	d00c      	beq.n	8006cc6 <HAL_TIM_ConfigClockSource+0x8e>
 8006cac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d008      	beq.n	8006cc6 <HAL_TIM_ConfigClockSource+0x8e>
 8006cb4:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8006cb8:	429a      	cmp	r2, r3
 8006cba:	d004      	beq.n	8006cc6 <HAL_TIM_ConfigClockSource+0x8e>
 8006cbc:	489e      	ldr	r0, [pc, #632]	; (8006f38 <HAL_TIM_ConfigClockSource+0x300>)
 8006cbe:	f241 4161 	movw	r1, #5217	; 0x1461
 8006cc2:	f7fb fb8b 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006cc6:	686b      	ldr	r3, [r5, #4]
 8006cc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ccc:	d009      	beq.n	8006ce2 <HAL_TIM_ConfigClockSource+0xaa>
 8006cce:	f033 0202 	bics.w	r2, r3, #2
 8006cd2:	d006      	beq.n	8006ce2 <HAL_TIM_ConfigClockSource+0xaa>
 8006cd4:	2b0a      	cmp	r3, #10
 8006cd6:	d004      	beq.n	8006ce2 <HAL_TIM_ConfigClockSource+0xaa>
 8006cd8:	4897      	ldr	r0, [pc, #604]	; (8006f38 <HAL_TIM_ConfigClockSource+0x300>)
 8006cda:	f241 4164 	movw	r1, #5220	; 0x1464
 8006cde:	f7fb fb7d 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006ce2:	68ee      	ldr	r6, [r5, #12]
 8006ce4:	2e0f      	cmp	r6, #15
 8006ce6:	f200 81ce 	bhi.w	8007086 <HAL_TIM_ConfigClockSource+0x44e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006cea:	6823      	ldr	r3, [r4, #0]
 8006cec:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 8006cee:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006cf0:	6a1d      	ldr	r5, [r3, #32]
 8006cf2:	f025 0501 	bic.w	r5, r5, #1
 8006cf6:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cf8:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006cfa:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006cfe:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006d02:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8006d06:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8006d08:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006d0a:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8006d0c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d0e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d12:	f042 0257 	orr.w	r2, r2, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 8006d16:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 8006d18:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8006d1a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8006d1c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8006d20:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8006d24:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8006d26:	2b20      	cmp	r3, #32
 8006d28:	d002      	beq.n	8006d30 <HAL_TIM_ConfigClockSource+0xf8>
 8006d2a:	d926      	bls.n	8006d7a <HAL_TIM_ConfigClockSource+0x142>
 8006d2c:	2b30      	cmp	r3, #48	; 0x30
 8006d2e:	d1f3      	bne.n	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
        assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 8006d30:	4980      	ldr	r1, [pc, #512]	; (8006f34 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006d32:	428a      	cmp	r2, r1
 8006d34:	d019      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x132>
 8006d36:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006d3a:	d016      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x132>
 8006d3c:	f5a1 417c 	sub.w	r1, r1, #64512	; 0xfc00
 8006d40:	428a      	cmp	r2, r1
 8006d42:	d012      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x132>
 8006d44:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006d48:	428a      	cmp	r2, r1
 8006d4a:	d00e      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x132>
 8006d4c:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8006d50:	428a      	cmp	r2, r1
 8006d52:	d00a      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x132>
 8006d54:	f501 319a 	add.w	r1, r1, #78848	; 0x13400
 8006d58:	428a      	cmp	r2, r1
 8006d5a:	d006      	beq.n	8006d6a <HAL_TIM_ConfigClockSource+0x132>
 8006d5c:	4876      	ldr	r0, [pc, #472]	; (8006f38 <HAL_TIM_ConfigClockSource+0x300>)
 8006d5e:	f241 4194 	movw	r1, #5268	; 0x1494
 8006d62:	f7fb fb3b 	bl	80023dc <assert_failed>
 8006d66:	682b      	ldr	r3, [r5, #0]
 8006d68:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8006d6a:	6891      	ldr	r1, [r2, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d6c:	f021 0170 	bic.w	r1, r1, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d70:	430b      	orrs	r3, r1
 8006d72:	f043 0307 	orr.w	r3, r3, #7
  TIMx->SMCR = tmpsmcr;
 8006d76:	6093      	str	r3, [r2, #8]
}
 8006d78:	e7ce      	b.n	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
  switch (sClockSourceConfig->ClockSource)
 8006d7a:	f033 0110 	bics.w	r1, r3, #16
 8006d7e:	d1cb      	bne.n	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
 8006d80:	e7d6      	b.n	8006d30 <HAL_TIM_ConfigClockSource+0xf8>
 8006d82:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d86:	f000 8095 	beq.w	8006eb4 <HAL_TIM_ConfigClockSource+0x27c>
 8006d8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d8e:	d141      	bne.n	8006e14 <HAL_TIM_ConfigClockSource+0x1dc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 8006d90:	4b68      	ldr	r3, [pc, #416]	; (8006f34 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d013      	beq.n	8006dbe <HAL_TIM_ConfigClockSource+0x186>
 8006d96:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006d9a:	d010      	beq.n	8006dbe <HAL_TIM_ConfigClockSource+0x186>
 8006d9c:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006da0:	429a      	cmp	r2, r3
 8006da2:	d00c      	beq.n	8006dbe <HAL_TIM_ConfigClockSource+0x186>
 8006da4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d008      	beq.n	8006dbe <HAL_TIM_ConfigClockSource+0x186>
 8006dac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d004      	beq.n	8006dbe <HAL_TIM_ConfigClockSource+0x186>
 8006db4:	4860      	ldr	r0, [pc, #384]	; (8006f38 <HAL_TIM_ConfigClockSource+0x300>)
 8006db6:	f241 414d 	movw	r1, #5197	; 0x144d
 8006dba:	f7fb fb0f 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006dbe:	68ab      	ldr	r3, [r5, #8]
 8006dc0:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8006dc4:	d004      	beq.n	8006dd0 <HAL_TIM_ConfigClockSource+0x198>
 8006dc6:	485c      	ldr	r0, [pc, #368]	; (8006f38 <HAL_TIM_ConfigClockSource+0x300>)
 8006dc8:	f241 4150 	movw	r1, #5200	; 0x1450
 8006dcc:	f7fb fb06 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006dd0:	686b      	ldr	r3, [r5, #4]
 8006dd2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dd6:	d009      	beq.n	8006dec <HAL_TIM_ConfigClockSource+0x1b4>
 8006dd8:	f033 0202 	bics.w	r2, r3, #2
 8006ddc:	d006      	beq.n	8006dec <HAL_TIM_ConfigClockSource+0x1b4>
 8006dde:	2b0a      	cmp	r3, #10
 8006de0:	d004      	beq.n	8006dec <HAL_TIM_ConfigClockSource+0x1b4>
 8006de2:	4855      	ldr	r0, [pc, #340]	; (8006f38 <HAL_TIM_ConfigClockSource+0x300>)
 8006de4:	f241 4151 	movw	r1, #5201	; 0x1451
 8006de8:	f7fb faf8 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006dec:	68e8      	ldr	r0, [r5, #12]
 8006dee:	280f      	cmp	r0, #15
 8006df0:	f200 813b 	bhi.w	800706a <HAL_TIM_ConfigClockSource+0x432>
      TIM_ETR_SetConfig(htim->Instance,
 8006df4:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8006df6:	68ab      	ldr	r3, [r5, #8]
 8006df8:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006dfa:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006dfc:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8006e00:	432b      	orrs	r3, r5
 8006e02:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e04:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 8006e08:	6093      	str	r3, [r2, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e0a:	6893      	ldr	r3, [r2, #8]
 8006e0c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006e10:	6093      	str	r3, [r2, #8]
      break;
 8006e12:	e781      	b.n	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
  switch (sClockSourceConfig->ClockSource)
 8006e14:	2b70      	cmp	r3, #112	; 0x70
 8006e16:	f47f af7f 	bne.w	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 8006e1a:	4b46      	ldr	r3, [pc, #280]	; (8006f34 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d017      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0x218>
 8006e20:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006e24:	d014      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0x218>
 8006e26:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006e2a:	429a      	cmp	r2, r3
 8006e2c:	d010      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0x218>
 8006e2e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e32:	429a      	cmp	r2, r3
 8006e34:	d00c      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0x218>
 8006e36:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d008      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0x218>
 8006e3e:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8006e42:	429a      	cmp	r2, r3
 8006e44:	d004      	beq.n	8006e50 <HAL_TIM_ConfigClockSource+0x218>
 8006e46:	483c      	ldr	r0, [pc, #240]	; (8006f38 <HAL_TIM_ConfigClockSource+0x300>)
 8006e48:	f241 4135 	movw	r1, #5173	; 0x1435
 8006e4c:	f7fb fac6 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 8006e50:	68ab      	ldr	r3, [r5, #8]
 8006e52:	f433 5340 	bics.w	r3, r3, #12288	; 0x3000
 8006e56:	d004      	beq.n	8006e62 <HAL_TIM_ConfigClockSource+0x22a>
 8006e58:	4837      	ldr	r0, [pc, #220]	; (8006f38 <HAL_TIM_ConfigClockSource+0x300>)
 8006e5a:	f241 4138 	movw	r1, #5176	; 0x1438
 8006e5e:	f7fb fabd 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006e62:	686b      	ldr	r3, [r5, #4]
 8006e64:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006e68:	d009      	beq.n	8006e7e <HAL_TIM_ConfigClockSource+0x246>
 8006e6a:	f033 0202 	bics.w	r2, r3, #2
 8006e6e:	d006      	beq.n	8006e7e <HAL_TIM_ConfigClockSource+0x246>
 8006e70:	2b0a      	cmp	r3, #10
 8006e72:	d004      	beq.n	8006e7e <HAL_TIM_ConfigClockSource+0x246>
 8006e74:	4830      	ldr	r0, [pc, #192]	; (8006f38 <HAL_TIM_ConfigClockSource+0x300>)
 8006e76:	f241 4139 	movw	r1, #5177	; 0x1439
 8006e7a:	f7fb faaf 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006e7e:	68e8      	ldr	r0, [r5, #12]
 8006e80:	280f      	cmp	r0, #15
 8006e82:	f200 80eb 	bhi.w	800705c <HAL_TIM_ConfigClockSource+0x424>
      TIM_ETR_SetConfig(htim->Instance,
 8006e86:	6822      	ldr	r2, [r4, #0]
  tmpsmcr = TIMx->SMCR;
 8006e88:	68ab      	ldr	r3, [r5, #8]
 8006e8a:	6891      	ldr	r1, [r2, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e8c:	686d      	ldr	r5, [r5, #4]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006e8e:	f421 417f 	bic.w	r1, r1, #65280	; 0xff00
 8006e92:	432b      	orrs	r3, r5
 8006e94:	430b      	orrs	r3, r1
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006e96:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
  TIMx->SMCR = tmpsmcr;
 8006e9a:	6093      	str	r3, [r2, #8]
      tmpsmcr = htim->Instance->SMCR;
 8006e9c:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e9e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR = tmpsmcr;
 8006ea2:	6093      	str	r3, [r2, #8]
      break;
 8006ea4:	e738      	b.n	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
  tmpsmcr = htim->Instance->SMCR;
 8006ea6:	6802      	ldr	r2, [r0, #0]
 8006ea8:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006eaa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006eae:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8006eb2:	6093      	str	r3, [r2, #8]
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 8006eb4:	4b1f      	ldr	r3, [pc, #124]	; (8006f34 <HAL_TIM_ConfigClockSource+0x2fc>)
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	f43f af2e 	beq.w	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
 8006ebc:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006ec0:	f43f af2a 	beq.w	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
 8006ec4:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	f43f af25 	beq.w	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
 8006ece:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ed2:	429a      	cmp	r2, r3
 8006ed4:	f43f af20 	beq.w	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
 8006ed8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006edc:	429a      	cmp	r2, r3
 8006ede:	f43f af1b 	beq.w	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
 8006ee2:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8006ee6:	429a      	cmp	r2, r3
 8006ee8:	f43f af16 	beq.w	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
 8006eec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006ef0:	429a      	cmp	r2, r3
 8006ef2:	f43f af11 	beq.w	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
 8006ef6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006efa:	429a      	cmp	r2, r3
 8006efc:	f43f af0c 	beq.w	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
 8006f00:	480d      	ldr	r0, [pc, #52]	; (8006f38 <HAL_TIM_ConfigClockSource+0x300>)
 8006f02:	f241 412e 	movw	r1, #5166	; 0x142e
 8006f06:	f7fb fa69 	bl	80023dc <assert_failed>
 8006f0a:	e705      	b.n	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
  tmpsmcr = htim->Instance->SMCR;
 8006f0c:	6802      	ldr	r2, [r0, #0]
 8006f0e:	6893      	ldr	r3, [r2, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006f10:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006f14:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8006f18:	6093      	str	r3, [r2, #8]
  switch (sClockSourceConfig->ClockSource)
 8006f1a:	e739      	b.n	8006d90 <HAL_TIM_ConfigClockSource+0x158>
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 8006f1c:	2a40      	cmp	r2, #64	; 0x40
 8006f1e:	f43f aea6 	beq.w	8006c6e <HAL_TIM_ConfigClockSource+0x36>
 8006f22:	4805      	ldr	r0, [pc, #20]	; (8006f38 <HAL_TIM_ConfigClockSource+0x300>)
 8006f24:	f241 4122 	movw	r1, #5154	; 0x1422
 8006f28:	f7fb fa58 	bl	80023dc <assert_failed>
 8006f2c:	682b      	ldr	r3, [r5, #0]
 8006f2e:	e69e      	b.n	8006c6e <HAL_TIM_ConfigClockSource+0x36>
  __HAL_LOCK(htim);
 8006f30:	2002      	movs	r0, #2
}
 8006f32:	4770      	bx	lr
 8006f34:	40010000 	.word	0x40010000
 8006f38:	0800c3bc 	.word	0x0800c3bc
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006f3c:	4b55      	ldr	r3, [pc, #340]	; (8007094 <HAL_TIM_ConfigClockSource+0x45c>)
 8006f3e:	429a      	cmp	r2, r3
 8006f40:	d017      	beq.n	8006f72 <HAL_TIM_ConfigClockSource+0x33a>
 8006f42:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006f46:	d014      	beq.n	8006f72 <HAL_TIM_ConfigClockSource+0x33a>
 8006f48:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006f4c:	429a      	cmp	r2, r3
 8006f4e:	d010      	beq.n	8006f72 <HAL_TIM_ConfigClockSource+0x33a>
 8006f50:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f54:	429a      	cmp	r2, r3
 8006f56:	d00c      	beq.n	8006f72 <HAL_TIM_ConfigClockSource+0x33a>
 8006f58:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d008      	beq.n	8006f72 <HAL_TIM_ConfigClockSource+0x33a>
 8006f60:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8006f64:	429a      	cmp	r2, r3
 8006f66:	d004      	beq.n	8006f72 <HAL_TIM_ConfigClockSource+0x33a>
 8006f68:	484b      	ldr	r0, [pc, #300]	; (8007098 <HAL_TIM_ConfigClockSource+0x460>)
 8006f6a:	f241 4181 	movw	r1, #5249	; 0x1481
 8006f6e:	f7fb fa35 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006f72:	686b      	ldr	r3, [r5, #4]
 8006f74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006f78:	d009      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x356>
 8006f7a:	f033 0202 	bics.w	r2, r3, #2
 8006f7e:	d006      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x356>
 8006f80:	2b0a      	cmp	r3, #10
 8006f82:	d004      	beq.n	8006f8e <HAL_TIM_ConfigClockSource+0x356>
 8006f84:	4844      	ldr	r0, [pc, #272]	; (8007098 <HAL_TIM_ConfigClockSource+0x460>)
 8006f86:	f241 4184 	movw	r1, #5252	; 0x1484
 8006f8a:	f7fb fa27 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8006f8e:	68ee      	ldr	r6, [r5, #12]
 8006f90:	2e0f      	cmp	r6, #15
 8006f92:	d871      	bhi.n	8007078 <HAL_TIM_ConfigClockSource+0x440>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006f94:	6823      	ldr	r3, [r4, #0]
 8006f96:	6869      	ldr	r1, [r5, #4]
  tmpccer = TIMx->CCER;
 8006f98:	6a18      	ldr	r0, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006f9a:	6a1d      	ldr	r5, [r3, #32]
 8006f9c:	f025 0501 	bic.w	r5, r5, #1
 8006fa0:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006fa2:	699a      	ldr	r2, [r3, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006fa4:	f020 000a 	bic.w	r0, r0, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006fa8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006fac:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 8006fb0:	4301      	orrs	r1, r0
  TIMx->CCMR1 = tmpccmr1;
 8006fb2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006fb4:	6219      	str	r1, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8006fb6:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8006fb8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006fbc:	f042 0247 	orr.w	r2, r2, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8006fc0:	609a      	str	r2, [r3, #8]
}
 8006fc2:	e6a9      	b.n	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 8006fc4:	4b33      	ldr	r3, [pc, #204]	; (8007094 <HAL_TIM_ConfigClockSource+0x45c>)
 8006fc6:	429a      	cmp	r2, r3
 8006fc8:	d017      	beq.n	8006ffa <HAL_TIM_ConfigClockSource+0x3c2>
 8006fca:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8006fce:	d014      	beq.n	8006ffa <HAL_TIM_ConfigClockSource+0x3c2>
 8006fd0:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8006fd4:	429a      	cmp	r2, r3
 8006fd6:	d010      	beq.n	8006ffa <HAL_TIM_ConfigClockSource+0x3c2>
 8006fd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006fdc:	429a      	cmp	r2, r3
 8006fde:	d00c      	beq.n	8006ffa <HAL_TIM_ConfigClockSource+0x3c2>
 8006fe0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006fe4:	429a      	cmp	r2, r3
 8006fe6:	d008      	beq.n	8006ffa <HAL_TIM_ConfigClockSource+0x3c2>
 8006fe8:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 8006fec:	429a      	cmp	r2, r3
 8006fee:	d004      	beq.n	8006ffa <HAL_TIM_ConfigClockSource+0x3c2>
 8006ff0:	4829      	ldr	r0, [pc, #164]	; (8007098 <HAL_TIM_ConfigClockSource+0x460>)
 8006ff2:	f241 4171 	movw	r1, #5233	; 0x1471
 8006ff6:	f7fb f9f1 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 8006ffa:	686b      	ldr	r3, [r5, #4]
 8006ffc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007000:	d009      	beq.n	8007016 <HAL_TIM_ConfigClockSource+0x3de>
 8007002:	f033 0202 	bics.w	r2, r3, #2
 8007006:	d006      	beq.n	8007016 <HAL_TIM_ConfigClockSource+0x3de>
 8007008:	2b0a      	cmp	r3, #10
 800700a:	d004      	beq.n	8007016 <HAL_TIM_ConfigClockSource+0x3de>
 800700c:	4822      	ldr	r0, [pc, #136]	; (8007098 <HAL_TIM_ConfigClockSource+0x460>)
 800700e:	f241 4174 	movw	r1, #5236	; 0x1474
 8007012:	f7fb f9e3 	bl	80023dc <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007016:	68ee      	ldr	r6, [r5, #12]
 8007018:	2e0f      	cmp	r6, #15
 800701a:	d818      	bhi.n	800704e <HAL_TIM_ConfigClockSource+0x416>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800701c:	6823      	ldr	r3, [r4, #0]
 800701e:	686d      	ldr	r5, [r5, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007020:	6a18      	ldr	r0, [r3, #32]
 8007022:	f020 0010 	bic.w	r0, r0, #16
 8007026:	6218      	str	r0, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007028:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 800702a:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800702c:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007030:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8007034:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007038:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800703c:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 800703e:	621a      	str	r2, [r3, #32]
  tmpsmcr = TIMx->SMCR;
 8007040:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8007042:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007046:	f042 0267 	orr.w	r2, r2, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 800704a:	609a      	str	r2, [r3, #8]
}
 800704c:	e664      	b.n	8006d18 <HAL_TIM_ConfigClockSource+0xe0>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800704e:	4812      	ldr	r0, [pc, #72]	; (8007098 <HAL_TIM_ConfigClockSource+0x460>)
 8007050:	f241 4175 	movw	r1, #5237	; 0x1475
 8007054:	f7fb f9c2 	bl	80023dc <assert_failed>
 8007058:	68ee      	ldr	r6, [r5, #12]
 800705a:	e7df      	b.n	800701c <HAL_TIM_ConfigClockSource+0x3e4>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800705c:	480e      	ldr	r0, [pc, #56]	; (8007098 <HAL_TIM_ConfigClockSource+0x460>)
 800705e:	f241 413a 	movw	r1, #5178	; 0x143a
 8007062:	f7fb f9bb 	bl	80023dc <assert_failed>
 8007066:	68e8      	ldr	r0, [r5, #12]
 8007068:	e70d      	b.n	8006e86 <HAL_TIM_ConfigClockSource+0x24e>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800706a:	480b      	ldr	r0, [pc, #44]	; (8007098 <HAL_TIM_ConfigClockSource+0x460>)
 800706c:	f241 4152 	movw	r1, #5202	; 0x1452
 8007070:	f7fb f9b4 	bl	80023dc <assert_failed>
 8007074:	68e8      	ldr	r0, [r5, #12]
 8007076:	e6bd      	b.n	8006df4 <HAL_TIM_ConfigClockSource+0x1bc>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007078:	4807      	ldr	r0, [pc, #28]	; (8007098 <HAL_TIM_ConfigClockSource+0x460>)
 800707a:	f241 4185 	movw	r1, #5253	; 0x1485
 800707e:	f7fb f9ad 	bl	80023dc <assert_failed>
 8007082:	68ee      	ldr	r6, [r5, #12]
 8007084:	e786      	b.n	8006f94 <HAL_TIM_ConfigClockSource+0x35c>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 8007086:	4804      	ldr	r0, [pc, #16]	; (8007098 <HAL_TIM_ConfigClockSource+0x460>)
 8007088:	f241 4165 	movw	r1, #5221	; 0x1465
 800708c:	f7fb f9a6 	bl	80023dc <assert_failed>
 8007090:	68ee      	ldr	r6, [r5, #12]
 8007092:	e62a      	b.n	8006cea <HAL_TIM_ConfigClockSource+0xb2>
 8007094:	40010000 	.word	0x40010000
 8007098:	0800c3bc 	.word	0x0800c3bc

0800709c <HAL_TIM_OC_DelayElapsedCallback>:
 800709c:	4770      	bx	lr
 800709e:	bf00      	nop

080070a0 <HAL_TIM_IC_CaptureCallback>:
 80070a0:	4770      	bx	lr
 80070a2:	bf00      	nop

080070a4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80070a4:	4770      	bx	lr
 80070a6:	bf00      	nop

080070a8 <HAL_TIM_TriggerCallback>:
 80070a8:	4770      	bx	lr
 80070aa:	bf00      	nop

080070ac <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80070ac:	6803      	ldr	r3, [r0, #0]
 80070ae:	691a      	ldr	r2, [r3, #16]
 80070b0:	0791      	lsls	r1, r2, #30
{
 80070b2:	b510      	push	{r4, lr}
 80070b4:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80070b6:	d502      	bpl.n	80070be <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80070b8:	68da      	ldr	r2, [r3, #12]
 80070ba:	0792      	lsls	r2, r2, #30
 80070bc:	d45f      	bmi.n	800717e <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80070be:	691a      	ldr	r2, [r3, #16]
 80070c0:	0750      	lsls	r0, r2, #29
 80070c2:	d502      	bpl.n	80070ca <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80070c4:	68da      	ldr	r2, [r3, #12]
 80070c6:	0751      	lsls	r1, r2, #29
 80070c8:	d446      	bmi.n	8007158 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80070ca:	691a      	ldr	r2, [r3, #16]
 80070cc:	0712      	lsls	r2, r2, #28
 80070ce:	d502      	bpl.n	80070d6 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80070d0:	68da      	ldr	r2, [r3, #12]
 80070d2:	0710      	lsls	r0, r2, #28
 80070d4:	d42e      	bmi.n	8007134 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80070d6:	691a      	ldr	r2, [r3, #16]
 80070d8:	06d2      	lsls	r2, r2, #27
 80070da:	d502      	bpl.n	80070e2 <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80070dc:	68da      	ldr	r2, [r3, #12]
 80070de:	06d0      	lsls	r0, r2, #27
 80070e0:	d418      	bmi.n	8007114 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80070e2:	691a      	ldr	r2, [r3, #16]
 80070e4:	07d1      	lsls	r1, r2, #31
 80070e6:	d502      	bpl.n	80070ee <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80070e8:	68da      	ldr	r2, [r3, #12]
 80070ea:	07d2      	lsls	r2, r2, #31
 80070ec:	d45d      	bmi.n	80071aa <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80070ee:	691a      	ldr	r2, [r3, #16]
 80070f0:	0610      	lsls	r0, r2, #24
 80070f2:	d502      	bpl.n	80070fa <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80070f4:	68da      	ldr	r2, [r3, #12]
 80070f6:	0611      	lsls	r1, r2, #24
 80070f8:	d45f      	bmi.n	80071ba <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070fa:	691a      	ldr	r2, [r3, #16]
 80070fc:	0652      	lsls	r2, r2, #25
 80070fe:	d502      	bpl.n	8007106 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007100:	68da      	ldr	r2, [r3, #12]
 8007102:	0650      	lsls	r0, r2, #25
 8007104:	d461      	bmi.n	80071ca <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007106:	691a      	ldr	r2, [r3, #16]
 8007108:	0691      	lsls	r1, r2, #26
 800710a:	d502      	bpl.n	8007112 <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800710c:	68da      	ldr	r2, [r3, #12]
 800710e:	0692      	lsls	r2, r2, #26
 8007110:	d443      	bmi.n	800719a <HAL_TIM_IRQHandler+0xee>
}
 8007112:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007114:	f06f 0110 	mvn.w	r1, #16
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007118:	2208      	movs	r2, #8
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800711a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800711c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800711e:	69db      	ldr	r3, [r3, #28]
 8007120:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8007124:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007126:	d064      	beq.n	80071f2 <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8007128:	f7ff ffba 	bl	80070a0 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800712c:	2200      	movs	r2, #0
 800712e:	6823      	ldr	r3, [r4, #0]
 8007130:	7722      	strb	r2, [r4, #28]
 8007132:	e7d6      	b.n	80070e2 <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007134:	f06f 0108 	mvn.w	r1, #8
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007138:	2204      	movs	r2, #4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800713a:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800713c:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800713e:	69db      	ldr	r3, [r3, #28]
 8007140:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8007142:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007144:	d152      	bne.n	80071ec <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007146:	f7ff ffa9 	bl	800709c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800714a:	4620      	mov	r0, r4
 800714c:	f7ff ffaa 	bl	80070a4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007150:	2200      	movs	r2, #0
 8007152:	6823      	ldr	r3, [r4, #0]
 8007154:	7722      	strb	r2, [r4, #28]
 8007156:	e7be      	b.n	80070d6 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007158:	f06f 0104 	mvn.w	r1, #4
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800715c:	2202      	movs	r2, #2
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800715e:	6119      	str	r1, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007160:	7722      	strb	r2, [r4, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007162:	699b      	ldr	r3, [r3, #24]
 8007164:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8007168:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800716a:	d13c      	bne.n	80071e6 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800716c:	f7ff ff96 	bl	800709c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007170:	4620      	mov	r0, r4
 8007172:	f7ff ff97 	bl	80070a4 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007176:	2200      	movs	r2, #0
 8007178:	6823      	ldr	r3, [r4, #0]
 800717a:	7722      	strb	r2, [r4, #28]
 800717c:	e7a5      	b.n	80070ca <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800717e:	f06f 0102 	mvn.w	r1, #2
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007182:	2201      	movs	r2, #1
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007184:	6119      	str	r1, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007186:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007188:	699b      	ldr	r3, [r3, #24]
 800718a:	079b      	lsls	r3, r3, #30
 800718c:	d025      	beq.n	80071da <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 800718e:	f7ff ff87 	bl	80070a0 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007192:	2200      	movs	r2, #0
 8007194:	6823      	ldr	r3, [r4, #0]
 8007196:	7722      	strb	r2, [r4, #28]
 8007198:	e791      	b.n	80070be <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800719a:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800719e:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80071a0:	611a      	str	r2, [r3, #16]
}
 80071a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 80071a6:	f000 bac9 	b.w	800773c <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80071aa:	f06f 0201 	mvn.w	r2, #1
 80071ae:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80071b0:	4620      	mov	r0, r4
 80071b2:	f7fb fa83 	bl	80026bc <HAL_TIM_PeriodElapsedCallback>
 80071b6:	6823      	ldr	r3, [r4, #0]
 80071b8:	e799      	b.n	80070ee <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80071ba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80071be:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80071c0:	4620      	mov	r0, r4
 80071c2:	f000 fabd 	bl	8007740 <HAL_TIMEx_BreakCallback>
 80071c6:	6823      	ldr	r3, [r4, #0]
 80071c8:	e797      	b.n	80070fa <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80071ca:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80071ce:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80071d0:	4620      	mov	r0, r4
 80071d2:	f7ff ff69 	bl	80070a8 <HAL_TIM_TriggerCallback>
 80071d6:	6823      	ldr	r3, [r4, #0]
 80071d8:	e795      	b.n	8007106 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80071da:	f7ff ff5f 	bl	800709c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071de:	4620      	mov	r0, r4
 80071e0:	f7ff ff60 	bl	80070a4 <HAL_TIM_PWM_PulseFinishedCallback>
 80071e4:	e7d5      	b.n	8007192 <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 80071e6:	f7ff ff5b 	bl	80070a0 <HAL_TIM_IC_CaptureCallback>
 80071ea:	e7c4      	b.n	8007176 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 80071ec:	f7ff ff58 	bl	80070a0 <HAL_TIM_IC_CaptureCallback>
 80071f0:	e7ae      	b.n	8007150 <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80071f2:	f7ff ff53 	bl	800709c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80071f6:	4620      	mov	r0, r4
 80071f8:	f7ff ff54 	bl	80070a4 <HAL_TIM_PWM_PulseFinishedCallback>
 80071fc:	e796      	b.n	800712c <HAL_TIM_IRQHandler+0x80>
 80071fe:	bf00      	nop

08007200 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007200:	6a03      	ldr	r3, [r0, #32]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007202:	688a      	ldr	r2, [r1, #8]
{
 8007204:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007208:	4604      	mov	r4, r0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800720a:	f023 0310 	bic.w	r3, r3, #16
 800720e:	6223      	str	r3, [r4, #32]
  tmpccer = TIMx->CCER;
 8007210:	6a25      	ldr	r5, [r4, #32]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007212:	4823      	ldr	r0, [pc, #140]	; (80072a0 <TIM_OC2_SetConfig+0xa0>)
  tmpcr2 =  TIMx->CR2;
 8007214:	f8d4 8004 	ldr.w	r8, [r4, #4]
  tmpccmrx = TIMx->CCMR1;
 8007218:	69a6      	ldr	r6, [r4, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800721a:	680b      	ldr	r3, [r1, #0]
  tmpccer &= ~TIM_CCER_CC2P;
 800721c:	f025 0520 	bic.w	r5, r5, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007220:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007224:	4284      	cmp	r4, r0
{
 8007226:	460f      	mov	r7, r1
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007228:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800722c:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007230:	d007      	beq.n	8007242 <TIM_OC2_SetConfig+0x42>
  TIMx->CCR2 = OC_Config->Pulse;
 8007232:	687b      	ldr	r3, [r7, #4]
  TIMx->CR2 = tmpcr2;
 8007234:	f8c4 8004 	str.w	r8, [r4, #4]
  TIMx->CCMR1 = tmpccmrx;
 8007238:	61a6      	str	r6, [r4, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 800723a:	63a3      	str	r3, [r4, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800723c:	6225      	str	r5, [r4, #32]
}
 800723e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007242:	68ca      	ldr	r2, [r1, #12]
 8007244:	f032 0308 	bics.w	r3, r2, #8
 8007248:	d115      	bne.n	8007276 <TIM_OC2_SetConfig+0x76>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800724a:	69bb      	ldr	r3, [r7, #24]
    tmpccer &= ~TIM_CCER_CC2NP;
 800724c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007250:	ea45 1502 	orr.w	r5, r5, r2, lsl #4
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007254:	f433 7300 	bics.w	r3, r3, #512	; 0x200
    tmpccer &= ~TIM_CCER_CC2NE;
 8007258:	f025 0540 	bic.w	r5, r5, #64	; 0x40
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800725c:	d119      	bne.n	8007292 <TIM_OC2_SetConfig+0x92>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800725e:	697b      	ldr	r3, [r7, #20]
 8007260:	f433 7280 	bics.w	r2, r3, #256	; 0x100
 8007264:	d10e      	bne.n	8007284 <TIM_OC2_SetConfig+0x84>
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007266:	69ba      	ldr	r2, [r7, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007268:	f428 6840 	bic.w	r8, r8, #3072	; 0xc00
 800726c:	ea48 0882 	orr.w	r8, r8, r2, lsl #2
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007270:	ea48 0883 	orr.w	r8, r8, r3, lsl #2
 8007274:	e7dd      	b.n	8007232 <TIM_OC2_SetConfig+0x32>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 8007276:	480b      	ldr	r0, [pc, #44]	; (80072a4 <TIM_OC2_SetConfig+0xa4>)
 8007278:	f641 2153 	movw	r1, #6739	; 0x1a53
 800727c:	f7fb f8ae 	bl	80023dc <assert_failed>
 8007280:	68fa      	ldr	r2, [r7, #12]
 8007282:	e7e2      	b.n	800724a <TIM_OC2_SetConfig+0x4a>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007284:	4807      	ldr	r0, [pc, #28]	; (80072a4 <TIM_OC2_SetConfig+0xa4>)
 8007286:	f641 2162 	movw	r1, #6754	; 0x1a62
 800728a:	f7fb f8a7 	bl	80023dc <assert_failed>
 800728e:	697b      	ldr	r3, [r7, #20]
 8007290:	e7e9      	b.n	8007266 <TIM_OC2_SetConfig+0x66>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 8007292:	4804      	ldr	r0, [pc, #16]	; (80072a4 <TIM_OC2_SetConfig+0xa4>)
 8007294:	f641 2161 	movw	r1, #6753	; 0x1a61
 8007298:	f7fb f8a0 	bl	80023dc <assert_failed>
 800729c:	e7df      	b.n	800725e <TIM_OC2_SetConfig+0x5e>
 800729e:	bf00      	nop
 80072a0:	40010000 	.word	0x40010000
 80072a4:	0800c3bc 	.word	0x0800c3bc

080072a8 <HAL_TIM_PWM_ConfigChannel>:
{
 80072a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_TIM_CHANNELS(Channel));
 80072ac:	f032 030c 	bics.w	r3, r2, #12
{
 80072b0:	4616      	mov	r6, r2
 80072b2:	4605      	mov	r5, r0
 80072b4:	460c      	mov	r4, r1
  assert_param(IS_TIM_CHANNELS(Channel));
 80072b6:	d002      	beq.n	80072be <HAL_TIM_PWM_ConfigChannel+0x16>
 80072b8:	2a3c      	cmp	r2, #60	; 0x3c
 80072ba:	f040 80fb 	bne.w	80074b4 <HAL_TIM_PWM_ConfigChannel+0x20c>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 80072be:	6823      	ldr	r3, [r4, #0]
 80072c0:	f023 0310 	bic.w	r3, r3, #16
 80072c4:	2b60      	cmp	r3, #96	; 0x60
 80072c6:	d004      	beq.n	80072d2 <HAL_TIM_PWM_ConfigChannel+0x2a>
 80072c8:	48a3      	ldr	r0, [pc, #652]	; (8007558 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80072ca:	f241 0118 	movw	r1, #4120	; 0x1018
 80072ce:	f7fb f885 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 80072d2:	68a3      	ldr	r3, [r4, #8]
 80072d4:	f033 0302 	bics.w	r3, r3, #2
 80072d8:	d004      	beq.n	80072e4 <HAL_TIM_PWM_ConfigChannel+0x3c>
 80072da:	489f      	ldr	r0, [pc, #636]	; (8007558 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80072dc:	f241 0119 	movw	r1, #4121	; 0x1019
 80072e0:	f7fb f87c 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 80072e4:	6923      	ldr	r3, [r4, #16]
 80072e6:	f033 0304 	bics.w	r3, r3, #4
 80072ea:	d004      	beq.n	80072f6 <HAL_TIM_PWM_ConfigChannel+0x4e>
 80072ec:	489a      	ldr	r0, [pc, #616]	; (8007558 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80072ee:	f241 011a 	movw	r1, #4122	; 0x101a
 80072f2:	f7fb f873 	bl	80023dc <assert_failed>
  __HAL_LOCK(htim);
 80072f6:	f895 303c 	ldrb.w	r3, [r5, #60]	; 0x3c
 80072fa:	2b01      	cmp	r3, #1
 80072fc:	f000 80e0 	beq.w	80074c0 <HAL_TIM_PWM_ConfigChannel+0x218>
 8007300:	2301      	movs	r3, #1
 8007302:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  switch (Channel)
 8007306:	2e0c      	cmp	r6, #12
 8007308:	d83f      	bhi.n	800738a <HAL_TIM_PWM_ConfigChannel+0xe2>
 800730a:	e8df f006 	tbb	[pc, r6]
 800730e:	3e44      	.short	0x3e44
 8007310:	3e7a3e3e 	.word	0x3e7a3e3e
 8007314:	3ea93e3e 	.word	0x3ea93e3e
 8007318:	3e3e      	.short	0x3e3e
 800731a:	07          	.byte	0x07
 800731b:	00          	.byte	0x00
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800731c:	682b      	ldr	r3, [r5, #0]
 800731e:	f8df 9240 	ldr.w	r9, [pc, #576]	; 8007560 <HAL_TIM_PWM_ConfigChannel+0x2b8>
 8007322:	454b      	cmp	r3, r9
 8007324:	f000 80cf 	beq.w	80074c6 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007328:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800732c:	d007      	beq.n	800733e <HAL_TIM_PWM_ConfigChannel+0x96>
 800732e:	4a8b      	ldr	r2, [pc, #556]	; (800755c <HAL_TIM_PWM_ConfigChannel+0x2b4>)
 8007330:	4293      	cmp	r3, r2
 8007332:	d004      	beq.n	800733e <HAL_TIM_PWM_ConfigChannel+0x96>
 8007334:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007338:	4293      	cmp	r3, r2
 800733a:	f040 80e1 	bne.w	8007500 <HAL_TIM_PWM_ConfigChannel+0x258>
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800733e:	6a1a      	ldr	r2, [r3, #32]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007340:	68a0      	ldr	r0, [r4, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007342:	6821      	ldr	r1, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007344:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007348:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 800734a:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800734c:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8007350:	69de      	ldr	r6, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8007352:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007356:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800735a:	ea47 3700 	orr.w	r7, r7, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800735e:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007362:	461a      	mov	r2, r3
  TIMx->CCR4 = OC_Config->Pulse;
 8007364:	6861      	ldr	r1, [r4, #4]
  TIMx->CR2 = tmpcr2;
 8007366:	f8c3 8004 	str.w	r8, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 800736a:	61de      	str	r6, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 800736c:	6419      	str	r1, [r3, #64]	; 0x40
  TIMx->CCER = tmpccer;
 800736e:	621f      	str	r7, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007370:	69d1      	ldr	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007372:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007374:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 8007378:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800737a:	69d1      	ldr	r1, [r2, #28]
 800737c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8007380:	61d1      	str	r1, [r2, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007382:	69d3      	ldr	r3, [r2, #28]
 8007384:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8007388:	61d3      	str	r3, [r2, #28]
  __HAL_UNLOCK(htim);
 800738a:	2300      	movs	r3, #0
 800738c:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
  return HAL_OK;
 8007390:	4618      	mov	r0, r3
}
 8007392:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8007396:	6828      	ldr	r0, [r5, #0]
 8007398:	4b71      	ldr	r3, [pc, #452]	; (8007560 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 800739a:	4298      	cmp	r0, r3
 800739c:	d020      	beq.n	80073e0 <HAL_TIM_PWM_ConfigChannel+0x138>
 800739e:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80073a2:	d01d      	beq.n	80073e0 <HAL_TIM_PWM_ConfigChannel+0x138>
 80073a4:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 80073a8:	4298      	cmp	r0, r3
 80073aa:	d019      	beq.n	80073e0 <HAL_TIM_PWM_ConfigChannel+0x138>
 80073ac:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073b0:	4298      	cmp	r0, r3
 80073b2:	d015      	beq.n	80073e0 <HAL_TIM_PWM_ConfigChannel+0x138>
 80073b4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073b8:	4298      	cmp	r0, r3
 80073ba:	d011      	beq.n	80073e0 <HAL_TIM_PWM_ConfigChannel+0x138>
 80073bc:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 80073c0:	4298      	cmp	r0, r3
 80073c2:	d00d      	beq.n	80073e0 <HAL_TIM_PWM_ConfigChannel+0x138>
 80073c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073c8:	4298      	cmp	r0, r3
 80073ca:	d009      	beq.n	80073e0 <HAL_TIM_PWM_ConfigChannel+0x138>
 80073cc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80073d0:	4298      	cmp	r0, r3
 80073d2:	d005      	beq.n	80073e0 <HAL_TIM_PWM_ConfigChannel+0x138>
 80073d4:	4860      	ldr	r0, [pc, #384]	; (8007558 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80073d6:	f241 0124 	movw	r1, #4132	; 0x1024
 80073da:	f7fa ffff 	bl	80023dc <assert_failed>
 80073de:	6828      	ldr	r0, [r5, #0]
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80073e0:	4621      	mov	r1, r4
 80073e2:	f7ff f879 	bl	80064d8 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073e6:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073e8:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80073ea:	6999      	ldr	r1, [r3, #24]
 80073ec:	f041 0108 	orr.w	r1, r1, #8
 80073f0:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80073f2:	6999      	ldr	r1, [r3, #24]
 80073f4:	f021 0104 	bic.w	r1, r1, #4
 80073f8:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80073fa:	699a      	ldr	r2, [r3, #24]
 80073fc:	4302      	orrs	r2, r0
 80073fe:	619a      	str	r2, [r3, #24]
      break;
 8007400:	e7c3      	b.n	800738a <HAL_TIM_PWM_ConfigChannel+0xe2>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 8007402:	6828      	ldr	r0, [r5, #0]
 8007404:	4b56      	ldr	r3, [pc, #344]	; (8007560 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8007406:	4298      	cmp	r0, r3
 8007408:	d018      	beq.n	800743c <HAL_TIM_PWM_ConfigChannel+0x194>
 800740a:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800740e:	d015      	beq.n	800743c <HAL_TIM_PWM_ConfigChannel+0x194>
 8007410:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8007414:	4298      	cmp	r0, r3
 8007416:	d011      	beq.n	800743c <HAL_TIM_PWM_ConfigChannel+0x194>
 8007418:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800741c:	4298      	cmp	r0, r3
 800741e:	d00d      	beq.n	800743c <HAL_TIM_PWM_ConfigChannel+0x194>
 8007420:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007424:	4298      	cmp	r0, r3
 8007426:	d009      	beq.n	800743c <HAL_TIM_PWM_ConfigChannel+0x194>
 8007428:	f503 339a 	add.w	r3, r3, #78848	; 0x13400
 800742c:	4298      	cmp	r0, r3
 800742e:	d005      	beq.n	800743c <HAL_TIM_PWM_ConfigChannel+0x194>
 8007430:	4849      	ldr	r0, [pc, #292]	; (8007558 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8007432:	f241 0135 	movw	r1, #4149	; 0x1035
 8007436:	f7fa ffd1 	bl	80023dc <assert_failed>
 800743a:	6828      	ldr	r0, [r5, #0]
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800743c:	4621      	mov	r1, r4
 800743e:	f7ff fedf 	bl	8007200 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007442:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007444:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007446:	6999      	ldr	r1, [r3, #24]
 8007448:	f441 6100 	orr.w	r1, r1, #2048	; 0x800
 800744c:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800744e:	6999      	ldr	r1, [r3, #24]
 8007450:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 8007454:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007456:	699a      	ldr	r2, [r3, #24]
 8007458:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800745c:	619a      	str	r2, [r3, #24]
      break;
 800745e:	e794      	b.n	800738a <HAL_TIM_PWM_ConfigChannel+0xe2>
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 8007460:	6828      	ldr	r0, [r5, #0]
 8007462:	4b3f      	ldr	r3, [pc, #252]	; (8007560 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
 8007464:	4298      	cmp	r0, r3
 8007466:	d014      	beq.n	8007492 <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8007468:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800746c:	d011      	beq.n	8007492 <HAL_TIM_PWM_ConfigChannel+0x1ea>
 800746e:	f5a3 437c 	sub.w	r3, r3, #64512	; 0xfc00
 8007472:	4298      	cmp	r0, r3
 8007474:	d00d      	beq.n	8007492 <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8007476:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800747a:	4298      	cmp	r0, r3
 800747c:	d009      	beq.n	8007492 <HAL_TIM_PWM_ConfigChannel+0x1ea>
 800747e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8007482:	4298      	cmp	r0, r3
 8007484:	d005      	beq.n	8007492 <HAL_TIM_PWM_ConfigChannel+0x1ea>
 8007486:	4834      	ldr	r0, [pc, #208]	; (8007558 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 8007488:	f241 0146 	movw	r1, #4166	; 0x1046
 800748c:	f7fa ffa6 	bl	80023dc <assert_failed>
 8007490:	6828      	ldr	r0, [r5, #0]
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007492:	4621      	mov	r1, r4
 8007494:	f7ff f872 	bl	800657c <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007498:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800749a:	6920      	ldr	r0, [r4, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800749c:	69d9      	ldr	r1, [r3, #28]
 800749e:	f041 0108 	orr.w	r1, r1, #8
 80074a2:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074a4:	69d9      	ldr	r1, [r3, #28]
 80074a6:	f021 0104 	bic.w	r1, r1, #4
 80074aa:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074ac:	69da      	ldr	r2, [r3, #28]
 80074ae:	4302      	orrs	r2, r0
 80074b0:	61da      	str	r2, [r3, #28]
      break;
 80074b2:	e76a      	b.n	800738a <HAL_TIM_PWM_ConfigChannel+0xe2>
  assert_param(IS_TIM_CHANNELS(Channel));
 80074b4:	4828      	ldr	r0, [pc, #160]	; (8007558 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 80074b6:	f241 0117 	movw	r1, #4119	; 0x1017
 80074ba:	f7fa ff8f 	bl	80023dc <assert_failed>
 80074be:	e6fe      	b.n	80072be <HAL_TIM_PWM_ConfigChannel+0x16>
  __HAL_LOCK(htim);
 80074c0:	2002      	movs	r0, #2
}
 80074c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80074c6:	6a1a      	ldr	r2, [r3, #32]
 80074c8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80074cc:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 80074ce:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80074d0:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80074d4:	69de      	ldr	r6, [r3, #28]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074d6:	68a2      	ldr	r2, [r4, #8]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074d8:	6823      	ldr	r3, [r4, #0]
  tmpccer &= ~TIM_CCER_CC4P;
 80074da:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80074de:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80074e2:	ea47 3702 	orr.w	r7, r7, r2, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80074e6:	ea46 2603 	orr.w	r6, r6, r3, lsl #8
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 80074ea:	6961      	ldr	r1, [r4, #20]
 80074ec:	f431 7380 	bics.w	r3, r1, #256	; 0x100
 80074f0:	d129      	bne.n	8007546 <HAL_TIM_PWM_ConfigChannel+0x29e>
 80074f2:	4a1b      	ldr	r2, [pc, #108]	; (8007560 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80074f4:	4b1a      	ldr	r3, [pc, #104]	; (8007560 <HAL_TIM_PWM_ConfigChannel+0x2b8>)
    tmpcr2 &= ~TIM_CR2_OIS4;
 80074f6:	f428 4880 	bic.w	r8, r8, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80074fa:	ea48 1881 	orr.w	r8, r8, r1, lsl #6
 80074fe:	e731      	b.n	8007364 <HAL_TIM_PWM_ConfigChannel+0xbc>
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 8007500:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007504:	4293      	cmp	r3, r2
 8007506:	f43f af1a 	beq.w	800733e <HAL_TIM_PWM_ConfigChannel+0x96>
 800750a:	4813      	ldr	r0, [pc, #76]	; (8007558 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800750c:	f241 0157 	movw	r1, #4183	; 0x1057
 8007510:	f7fa ff64 	bl	80023dc <assert_failed>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007514:	682b      	ldr	r3, [r5, #0]
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007516:	68a0      	ldr	r0, [r4, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007518:	6a1a      	ldr	r2, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800751a:	6821      	ldr	r1, [r4, #0]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800751c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8007520:	621a      	str	r2, [r3, #32]
  tmpccer = TIMx->CCER;
 8007522:	6a1f      	ldr	r7, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8007524:	f8d3 8004 	ldr.w	r8, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8007528:	69de      	ldr	r6, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 800752a:	f427 5700 	bic.w	r7, r7, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800752e:	f426 46e6 	bic.w	r6, r6, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007532:	454b      	cmp	r3, r9
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007534:	ea47 3700 	orr.w	r7, r7, r0, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007538:	ea46 2601 	orr.w	r6, r6, r1, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800753c:	bf18      	it	ne
 800753e:	461a      	movne	r2, r3
 8007540:	f47f af10 	bne.w	8007364 <HAL_TIM_PWM_ConfigChannel+0xbc>
 8007544:	e7d1      	b.n	80074ea <HAL_TIM_PWM_ConfigChannel+0x242>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 8007546:	f641 21ea 	movw	r1, #6890	; 0x1aea
 800754a:	4803      	ldr	r0, [pc, #12]	; (8007558 <HAL_TIM_PWM_ConfigChannel+0x2b0>)
 800754c:	f7fa ff46 	bl	80023dc <assert_failed>
 8007550:	6961      	ldr	r1, [r4, #20]
 8007552:	682a      	ldr	r2, [r5, #0]
 8007554:	e7ce      	b.n	80074f4 <HAL_TIM_PWM_ConfigChannel+0x24c>
 8007556:	bf00      	nop
 8007558:	0800c3bc 	.word	0x0800c3bc
 800755c:	40000400 	.word	0x40000400
 8007560:	40010000 	.word	0x40010000

08007564 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007564:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8007566:	4a32      	ldr	r2, [pc, #200]	; (8007630 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007568:	6803      	ldr	r3, [r0, #0]
 800756a:	4293      	cmp	r3, r2
{
 800756c:	4604      	mov	r4, r0
 800756e:	460d      	mov	r5, r1
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 8007570:	d013      	beq.n	800759a <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8007572:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007576:	d010      	beq.n	800759a <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8007578:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800757c:	4293      	cmp	r3, r2
 800757e:	d00c      	beq.n	800759a <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8007580:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8007584:	4293      	cmp	r3, r2
 8007586:	d008      	beq.n	800759a <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8007588:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800758c:	4293      	cmp	r3, r2
 800758e:	d004      	beq.n	800759a <HAL_TIMEx_MasterConfigSynchronization+0x36>
 8007590:	4828      	ldr	r0, [pc, #160]	; (8007634 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007592:	f240 7177 	movw	r1, #1911	; 0x777
 8007596:	f7fa ff21 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800759a:	682b      	ldr	r3, [r5, #0]
 800759c:	f033 0330 	bics.w	r3, r3, #48	; 0x30
 80075a0:	d006      	beq.n	80075b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80075a2:	2b40      	cmp	r3, #64	; 0x40
 80075a4:	d004      	beq.n	80075b0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80075a6:	4823      	ldr	r0, [pc, #140]	; (8007634 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80075a8:	f44f 61ef 	mov.w	r1, #1912	; 0x778
 80075ac:	f7fa ff16 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 80075b0:	686b      	ldr	r3, [r5, #4]
 80075b2:	f033 0380 	bics.w	r3, r3, #128	; 0x80
 80075b6:	d12f      	bne.n	8007618 <HAL_TIMEx_MasterConfigSynchronization+0xb4>

  /* Check input state */
  __HAL_LOCK(htim);
 80075b8:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80075bc:	2b01      	cmp	r3, #1
 80075be:	d034      	beq.n	800762a <HAL_TIMEx_MasterConfigSynchronization+0xc6>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80075c0:	6823      	ldr	r3, [r4, #0]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075c2:	481b      	ldr	r0, [pc, #108]	; (8007630 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
  htim->State = HAL_TIM_STATE_BUSY;
 80075c4:	2202      	movs	r2, #2
 80075c6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 80075ca:	685a      	ldr	r2, [r3, #4]
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075cc:	6829      	ldr	r1, [r5, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 80075ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80075d2:	430a      	orrs	r2, r1
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075d4:	4283      	cmp	r3, r0
  tmpsmcr = htim->Instance->SMCR;
 80075d6:	6899      	ldr	r1, [r3, #8]
  htim->Instance->CR2 = tmpcr2;
 80075d8:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80075da:	d011      	beq.n	8007600 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80075dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80075e0:	d00e      	beq.n	8007600 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80075e2:	4a15      	ldr	r2, [pc, #84]	; (8007638 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80075e4:	4293      	cmp	r3, r2
 80075e6:	d00b      	beq.n	8007600 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80075e8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d007      	beq.n	8007600 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80075f0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80075f4:	4293      	cmp	r3, r2
 80075f6:	d003      	beq.n	8007600 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 80075f8:	f502 329a 	add.w	r2, r2, #78848	; 0x13400
 80075fc:	4293      	cmp	r3, r2
 80075fe:	d104      	bne.n	800760a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007600:	686a      	ldr	r2, [r5, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007602:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007606:	4311      	orrs	r1, r2

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007608:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800760a:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 800760c:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 800760e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8007612:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c

  return HAL_OK;
}
 8007616:	bd38      	pop	{r3, r4, r5, pc}
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 8007618:	4806      	ldr	r0, [pc, #24]	; (8007634 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800761a:	f240 7179 	movw	r1, #1913	; 0x779
 800761e:	f7fa fedd 	bl	80023dc <assert_failed>
  __HAL_LOCK(htim);
 8007622:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8007626:	2b01      	cmp	r3, #1
 8007628:	d1ca      	bne.n	80075c0 <HAL_TIMEx_MasterConfigSynchronization+0x5c>
 800762a:	2002      	movs	r0, #2
}
 800762c:	bd38      	pop	{r3, r4, r5, pc}
 800762e:	bf00      	nop
 8007630:	40010000 	.word	0x40010000
 8007634:	0800c3f4 	.word	0x0800c3f4
 8007638:	40000400 	.word	0x40000400

0800763c <HAL_TIMEx_ConfigBreakDeadTime>:
{
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800763c:	4b3d      	ldr	r3, [pc, #244]	; (8007734 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800763e:	6802      	ldr	r2, [r0, #0]
 8007640:	429a      	cmp	r2, r3
{
 8007642:	b570      	push	{r4, r5, r6, lr}
 8007644:	4604      	mov	r4, r0
 8007646:	460d      	mov	r5, r1
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 8007648:	d004      	beq.n	8007654 <HAL_TIMEx_ConfigBreakDeadTime+0x18>
 800764a:	483b      	ldr	r0, [pc, #236]	; (8007738 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 800764c:	f240 71b4 	movw	r1, #1972	; 0x7b4
 8007650:	f7fa fec4 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8007654:	682b      	ldr	r3, [r5, #0]
 8007656:	f433 6300 	bics.w	r3, r3, #2048	; 0x800
 800765a:	d159      	bne.n	8007710 <HAL_TIMEx_ConfigBreakDeadTime+0xd4>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800765c:	686b      	ldr	r3, [r5, #4]
 800765e:	f433 6380 	bics.w	r3, r3, #1024	; 0x400
 8007662:	d14f      	bne.n	8007704 <HAL_TIMEx_ConfigBreakDeadTime+0xc8>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 8007664:	68ab      	ldr	r3, [r5, #8]
 8007666:	f433 7340 	bics.w	r3, r3, #768	; 0x300
 800766a:	d004      	beq.n	8007676 <HAL_TIMEx_ConfigBreakDeadTime+0x3a>
 800766c:	4832      	ldr	r0, [pc, #200]	; (8007738 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 800766e:	f240 71b7 	movw	r1, #1975	; 0x7b7
 8007672:	f7fa feb3 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 8007676:	68eb      	ldr	r3, [r5, #12]
 8007678:	2bff      	cmp	r3, #255	; 0xff
 800767a:	d834      	bhi.n	80076e6 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800767c:	692b      	ldr	r3, [r5, #16]
 800767e:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 8007682:	d139      	bne.n	80076f8 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 8007684:	696b      	ldr	r3, [r5, #20]
 8007686:	f433 5300 	bics.w	r3, r3, #8192	; 0x2000
 800768a:	d004      	beq.n	8007696 <HAL_TIMEx_ConfigBreakDeadTime+0x5a>
 800768c:	482a      	ldr	r0, [pc, #168]	; (8007738 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 800768e:	f240 71ba 	movw	r1, #1978	; 0x7ba
 8007692:	f7fa fea3 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 8007696:	69eb      	ldr	r3, [r5, #28]
 8007698:	f433 4380 	bics.w	r3, r3, #16384	; 0x4000
 800769c:	d13e      	bne.n	800771c <HAL_TIMEx_ConfigBreakDeadTime+0xe0>

  /* Check input state */
  __HAL_LOCK(htim);
 800769e:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d043      	beq.n	800772e <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80076a6:	e9d5 0302 	ldrd	r0, r3, [r5, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80076aa:	e9d5 2100 	ldrd	r2, r1, [r5]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80076ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80076b2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80076b4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80076b8:	430b      	orrs	r3, r1
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80076ba:	e9d5 6004 	ldrd	r6, r0, [r5, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80076be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80076c2:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80076c4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80076c8:	4333      	orrs	r3, r6
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80076ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80076ce:	69e9      	ldr	r1, [r5, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80076d0:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80076d2:	4303      	orrs	r3, r0
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80076d4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80076d8:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 80076da:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 80076dc:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80076de:	f884 103c 	strb.w	r1, [r4, #60]	; 0x3c

  return HAL_OK;
 80076e2:	4608      	mov	r0, r1
}
 80076e4:	bd70      	pop	{r4, r5, r6, pc}
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 80076e6:	4814      	ldr	r0, [pc, #80]	; (8007738 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 80076e8:	f44f 61f7 	mov.w	r1, #1976	; 0x7b8
 80076ec:	f7fa fe76 	bl	80023dc <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 80076f0:	692b      	ldr	r3, [r5, #16]
 80076f2:	f433 5380 	bics.w	r3, r3, #4096	; 0x1000
 80076f6:	d0c5      	beq.n	8007684 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 80076f8:	480f      	ldr	r0, [pc, #60]	; (8007738 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 80076fa:	f240 71b9 	movw	r1, #1977	; 0x7b9
 80076fe:	f7fa fe6d 	bl	80023dc <assert_failed>
 8007702:	e7bf      	b.n	8007684 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 8007704:	480c      	ldr	r0, [pc, #48]	; (8007738 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8007706:	f240 71b6 	movw	r1, #1974	; 0x7b6
 800770a:	f7fa fe67 	bl	80023dc <assert_failed>
 800770e:	e7a9      	b.n	8007664 <HAL_TIMEx_ConfigBreakDeadTime+0x28>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 8007710:	4809      	ldr	r0, [pc, #36]	; (8007738 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 8007712:	f240 71b5 	movw	r1, #1973	; 0x7b5
 8007716:	f7fa fe61 	bl	80023dc <assert_failed>
 800771a:	e79f      	b.n	800765c <HAL_TIMEx_ConfigBreakDeadTime+0x20>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800771c:	4806      	ldr	r0, [pc, #24]	; (8007738 <HAL_TIMEx_ConfigBreakDeadTime+0xfc>)
 800771e:	f240 71bb 	movw	r1, #1979	; 0x7bb
 8007722:	f7fa fe5b 	bl	80023dc <assert_failed>
  __HAL_LOCK(htim);
 8007726:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 800772a:	2b01      	cmp	r3, #1
 800772c:	d1bb      	bne.n	80076a6 <HAL_TIMEx_ConfigBreakDeadTime+0x6a>
 800772e:	2002      	movs	r0, #2
}
 8007730:	bd70      	pop	{r4, r5, r6, pc}
 8007732:	bf00      	nop
 8007734:	40010000 	.word	0x40010000
 8007738:	0800c3f4 	.word	0x0800c3f4

0800773c <HAL_TIMEx_CommutCallback>:
 800773c:	4770      	bx	lr
 800773e:	bf00      	nop

08007740 <HAL_TIMEx_BreakCallback>:
 8007740:	4770      	bx	lr
 8007742:	bf00      	nop

08007744 <hci_disconnection_complete_event_process>:
 * @param Reason Reason for disconnection. See Error Codes.
 * @retval None
 */

tBleStatus hci_disconnection_complete_event_process(uint8_t *buffer_in)
{
 8007744:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_disconnection_complete_event_rp0 *rp0 = (hci_disconnection_complete_event_rp0 *)buffer_in;
  hci_disconnection_complete_event(rp0->Status,
 8007746:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 800774a:	78c2      	ldrb	r2, [r0, #3]
 800774c:	7800      	ldrb	r0, [r0, #0]
 800774e:	f7fa f889 	bl	8001864 <hci_disconnection_complete_event>
                                   rp0->Connection_Handle,
                                   rp0->Reason);

  return status;
}
 8007752:	2000      	movs	r0, #0
 8007754:	bd08      	pop	{r3, pc}
 8007756:	bf00      	nop

08007758 <hci_encryption_change_event_process>:
 *        - 0x01: Link Level Encryption is ON with AES-CCM
 * @retval None
 */

tBleStatus hci_encryption_change_event_process(uint8_t *buffer_in)
{
 8007758:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_encryption_change_event_rp0 *rp0 = (hci_encryption_change_event_rp0 *)buffer_in;
  hci_encryption_change_event(rp0->Status,
 800775a:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 800775e:	78c2      	ldrb	r2, [r0, #3]
 8007760:	7800      	ldrb	r0, [r0, #0]
 8007762:	f000 faf1 	bl	8007d48 <hci_encryption_change_event>
                              rp0->Connection_Handle,
                              rp0->Encryption_Enabled);

  return status;
}
 8007766:	2000      	movs	r0, #0
 8007768:	bd08      	pop	{r3, pc}
 800776a:	bf00      	nop

0800776c <hci_read_remote_version_information_complete_event_process>:
 * @param Subversion Subversion of the LMP in the remote Controller
 * @retval None
 */

tBleStatus hci_read_remote_version_information_complete_event_process(uint8_t *buffer_in)
{
 800776c:	b500      	push	{lr}
 800776e:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_read_remote_version_information_complete_event_rp0 *rp0 = (hci_read_remote_version_information_complete_event_rp0 *)buffer_in;
  hci_read_remote_version_information_complete_event(rp0->Status,
 8007770:	88c3      	ldrh	r3, [r0, #6]
 8007772:	9300      	str	r3, [sp, #0]
 8007774:	8883      	ldrh	r3, [r0, #4]
 8007776:	78c2      	ldrb	r2, [r0, #3]
 8007778:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 800777c:	7800      	ldrb	r0, [r0, #0]
 800777e:	f000 fae5 	bl	8007d4c <hci_read_remote_version_information_complete_event>
                                                     rp0->Version,
                                                     rp0->Manufacturer_Name,
                                                     rp0->Subversion);

  return status;
}
 8007782:	2000      	movs	r0, #0
 8007784:	b003      	add	sp, #12
 8007786:	f85d fb04 	ldr.w	pc, [sp], #4
 800778a:	bf00      	nop

0800778c <hci_hardware_error_event_process>:
 *        - 0x03: Internal queue overflow error
 * @retval None
 */

tBleStatus hci_hardware_error_event_process(uint8_t *buffer_in)
{
 800778c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_hardware_error_event_rp0 *rp0 = (hci_hardware_error_event_rp0 *)buffer_in;
  hci_hardware_error_event(rp0->Hardware_Code);
 800778e:	7800      	ldrb	r0, [r0, #0]
 8007790:	f000 fade 	bl	8007d50 <hci_hardware_error_event>

  return status;
}
 8007794:	2000      	movs	r0, #0
 8007796:	bd08      	pop	{r3, pc}

08007798 <hci_number_of_completed_packets_event_process>:
 * @param Handle_Packets_Pair_Entry See @ref Handle_Packets_Pair_Entry_t
 * @retval None
 */

tBleStatus hci_number_of_completed_packets_event_process(uint8_t *buffer_in)
{
 8007798:	b530      	push	{r4, r5, lr}
 800779a:	4602      	mov	r2, r0
  /* Input params */
  hci_number_of_completed_packets_event_rp0 *rp0 = (hci_number_of_completed_packets_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Handle_Packets_Pair_Entry_t Handle_Packets_Pair_Entry[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Packets_Pair_Entry_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 800779c:	7800      	ldrb	r0, [r0, #0]
{
 800779e:	b0a1      	sub	sp, #132	; 0x84
 80077a0:	4669      	mov	r1, sp
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 80077a2:	b148      	cbz	r0, 80077b8 <hci_number_of_completed_packets_event_process+0x20>
 80077a4:	3201      	adds	r2, #1
 80077a6:	eb01 0580 	add.w	r5, r1, r0, lsl #2
 80077aa:	460b      	mov	r3, r1
    Handle_Packets_Pair_Entry[i].Connection_Handle = rp0->Handle_Packets_Pair_Entry[i].Connection_Handle;
 80077ac:	f852 4b04 	ldr.w	r4, [r2], #4
 80077b0:	f843 4b04 	str.w	r4, [r3], #4
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 80077b4:	429d      	cmp	r5, r3
 80077b6:	d1f9      	bne.n	80077ac <hci_number_of_completed_packets_event_process+0x14>
    size += 2;
    Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets = rp0->Handle_Packets_Pair_Entry[i].HC_Num_Of_Completed_Packets;
    size += 2;
  }
  hci_number_of_completed_packets_event(rp0->Number_of_Handles,
 80077b8:	f000 facc 	bl	8007d54 <hci_number_of_completed_packets_event>
                                        Handle_Packets_Pair_Entry);

  return status;
}
 80077bc:	2000      	movs	r0, #0
 80077be:	b021      	add	sp, #132	; 0x84
 80077c0:	bd30      	pop	{r4, r5, pc}
 80077c2:	bf00      	nop

080077c4 <hci_data_buffer_overflow_event_process>:
 *        - 0x01: ACL Buffer Overflow
 * @retval None
 */

tBleStatus hci_data_buffer_overflow_event_process(uint8_t *buffer_in)
{
 80077c4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_data_buffer_overflow_event_rp0 *rp0 = (hci_data_buffer_overflow_event_rp0 *)buffer_in;
  hci_data_buffer_overflow_event(rp0->Link_Type);
 80077c6:	7800      	ldrb	r0, [r0, #0]
 80077c8:	f000 fac6 	bl	8007d58 <hci_data_buffer_overflow_event>

  return status;
}
 80077cc:	2000      	movs	r0, #0
 80077ce:	bd08      	pop	{r3, pc}

080077d0 <hci_encryption_key_refresh_complete_event_process>:
 *        - 0x0000 ... 0x0EFF
 * @retval None
 */

tBleStatus hci_encryption_key_refresh_complete_event_process(uint8_t *buffer_in)
{
 80077d0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_encryption_key_refresh_complete_event_rp0 *rp0 = (hci_encryption_key_refresh_complete_event_rp0 *)buffer_in;
  hci_encryption_key_refresh_complete_event(rp0->Status,
 80077d2:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 80077d6:	7800      	ldrb	r0, [r0, #0]
 80077d8:	f000 fac0 	bl	8007d5c <hci_encryption_key_refresh_complete_event>
                                            rp0->Connection_Handle);

  return status;
}
 80077dc:	2000      	movs	r0, #0
 80077de:	bd08      	pop	{r3, pc}

080077e0 <aci_blue_initialized_event_process>:
 *        - 0x09: System reset due to ECC error
 * @retval None
 */

tBleStatus aci_blue_initialized_event_process(uint8_t *buffer_in)
{
 80077e0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_initialized_event_rp0 *rp0 = (aci_blue_initialized_event_rp0 *)buffer_in;
  aci_blue_initialized_event(rp0->Reason_Code);
 80077e2:	7800      	ldrb	r0, [r0, #0]
 80077e4:	f000 fb14 	bl	8007e10 <aci_blue_initialized_event>

  return status;
}
 80077e8:	2000      	movs	r0, #0
 80077ea:	bd08      	pop	{r3, pc}

080077ec <aci_blue_events_lost_event_process>:
 *        - 0x0080000000000000: ACI_GAP_KEYPRESS_NOTIFICATION_EVENT
 * @retval None
 */

tBleStatus aci_blue_events_lost_event_process(uint8_t *buffer_in)
{
 80077ec:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_events_lost_event_rp0 *rp0 = (aci_blue_events_lost_event_rp0 *)buffer_in;
  aci_blue_events_lost_event(rp0->Lost_Events);
 80077ee:	f000 fb11 	bl	8007e14 <aci_blue_events_lost_event>

  return status;
}
 80077f2:	2000      	movs	r0, #0
 80077f4:	bd08      	pop	{r3, pc}
 80077f6:	bf00      	nop

080077f8 <aci_blue_crash_info_event_process>:
 * @param Debug_Data Debug data
 * @retval None
 */

tBleStatus aci_blue_crash_info_event_process(uint8_t *buffer_in)
{
 80077f8:	b570      	push	{r4, r5, r6, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_blue_crash_info_event_rp0 *rp0 = (aci_blue_crash_info_event_rp0 *)buffer_in;
  aci_blue_crash_info_event(rp0->Crash_Type,
 80077fa:	4603      	mov	r3, r0
{
 80077fc:	b088      	sub	sp, #32
 80077fe:	4601      	mov	r1, r0
  aci_blue_crash_info_event(rp0->Crash_Type,
 8007800:	f890 4025 	ldrb.w	r4, [r0, #37]	; 0x25
 8007804:	f813 0b26 	ldrb.w	r0, [r3], #38
 8007808:	f8d1 2021 	ldr.w	r2, [r1, #33]	; 0x21
 800780c:	f8d1 601d 	ldr.w	r6, [r1, #29]
 8007810:	9307      	str	r3, [sp, #28]
 8007812:	f8d1 5019 	ldr.w	r5, [r1, #25]
 8007816:	9406      	str	r4, [sp, #24]
 8007818:	f8d1 4015 	ldr.w	r4, [r1, #21]
 800781c:	9205      	str	r2, [sp, #20]
 800781e:	f8d1 2011 	ldr.w	r2, [r1, #17]
 8007822:	9604      	str	r6, [sp, #16]
 8007824:	f8d1 300d 	ldr.w	r3, [r1, #13]
 8007828:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800782c:	e9cd 3200 	strd	r3, r2, [sp]
 8007830:	f8d1 3009 	ldr.w	r3, [r1, #9]
 8007834:	f8d1 2005 	ldr.w	r2, [r1, #5]
 8007838:	f8d1 1001 	ldr.w	r1, [r1, #1]
 800783c:	f000 faec 	bl	8007e18 <aci_blue_crash_info_event>
                            rp0->xPSR,
                            rp0->Debug_Data_Length,
                            rp0->Debug_Data);

  return status;
}
 8007840:	2000      	movs	r0, #0
 8007842:	b008      	add	sp, #32
 8007844:	bd70      	pop	{r4, r5, r6, pc}
 8007846:	bf00      	nop

08007848 <aci_hal_end_of_radio_activity_event_process>:
 *        time units.
 * @retval None
 */

tBleStatus aci_hal_end_of_radio_activity_event_process(uint8_t *buffer_in)
{
 8007848:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_end_of_radio_activity_event_rp0 *rp0 = (aci_hal_end_of_radio_activity_event_rp0 *)buffer_in;
  aci_hal_end_of_radio_activity_event(rp0->Last_State,
 800784a:	f8d0 2002 	ldr.w	r2, [r0, #2]
 800784e:	7841      	ldrb	r1, [r0, #1]
 8007850:	7800      	ldrb	r0, [r0, #0]
 8007852:	f000 fae3 	bl	8007e1c <aci_hal_end_of_radio_activity_event>
                                      rp0->Next_State,
                                      rp0->Next_State_SysTime);

  return status;
}
 8007856:	2000      	movs	r0, #0
 8007858:	bd08      	pop	{r3, pc}
 800785a:	bf00      	nop

0800785c <aci_hal_scan_req_report_event_process>:
 *        peer device
 * @retval None
 */

tBleStatus aci_hal_scan_req_report_event_process(uint8_t *buffer_in)
{
 800785c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_scan_req_report_event_rp0 *rp0 = (aci_hal_scan_req_report_event_rp0 *)buffer_in;
  aci_hal_scan_req_report_event(rp0->RSSI,
 800785e:	1c82      	adds	r2, r0, #2
 8007860:	7841      	ldrb	r1, [r0, #1]
 8007862:	f990 0000 	ldrsb.w	r0, [r0]
 8007866:	f000 fadb 	bl	8007e20 <aci_hal_scan_req_report_event>
                                rp0->Peer_Address_Type,
                                rp0->Peer_Address);

  return status;
}
 800786a:	2000      	movs	r0, #0
 800786c:	bd08      	pop	{r3, pc}
 800786e:	bf00      	nop

08007870 <aci_hal_fw_error_event_process>:
 *        the connection handle where the abnormal condition has occurred.
 * @retval None
 */

tBleStatus aci_hal_fw_error_event_process(uint8_t *buffer_in)
{
 8007870:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_hal_fw_error_event_rp0 *rp0 = (aci_hal_fw_error_event_rp0 *)buffer_in;
  aci_hal_fw_error_event(rp0->FW_Error_Type,
 8007872:	1c82      	adds	r2, r0, #2
 8007874:	7841      	ldrb	r1, [r0, #1]
 8007876:	7800      	ldrb	r0, [r0, #0]
 8007878:	f000 fad4 	bl	8007e24 <aci_hal_fw_error_event>
                         rp0->Data_Length,
                         rp0->Data);

  return status;
}
 800787c:	2000      	movs	r0, #0
 800787e:	bd08      	pop	{r3, pc}

08007880 <aci_gap_limited_discoverable_event_process>:
 *        discoverable mode ends due to timeout. The timeout is 180 seconds.
 * @retval None
 */

tBleStatus aci_gap_limited_discoverable_event_process(uint8_t *buffer_in)
{
 8007880:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_limited_discoverable_event();
 8007882:	f000 fa7f 	bl	8007d84 <aci_gap_limited_discoverable_event>

  return status;
}
 8007886:	2000      	movs	r0, #0
 8007888:	bd08      	pop	{r3, pc}
 800788a:	bf00      	nop

0800788c <aci_gap_pairing_complete_event_process>:
 *        - 0x0C: SMP_SC_NUMCOMPARISON_FAILED
 * @retval None
 */

tBleStatus aci_gap_pairing_complete_event_process(uint8_t *buffer_in)
{
 800788c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_pairing_complete_event_rp0 *rp0 = (aci_gap_pairing_complete_event_rp0 *)buffer_in;
  aci_gap_pairing_complete_event(rp0->Connection_Handle,
 800788e:	78c2      	ldrb	r2, [r0, #3]
 8007890:	7881      	ldrb	r1, [r0, #2]
 8007892:	8800      	ldrh	r0, [r0, #0]
 8007894:	f000 fa78 	bl	8007d88 <aci_gap_pairing_complete_event>
                                 rp0->Status,
                                 rp0->Reason);

  return status;
}
 8007898:	2000      	movs	r0, #0
 800789a:	bd08      	pop	{r3, pc}

0800789c <aci_gap_pass_key_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_pass_key_req_event_process(uint8_t *buffer_in)
{
 800789c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_pass_key_req_event_rp0 *rp0 = (aci_gap_pass_key_req_event_rp0 *)buffer_in;
  aci_gap_pass_key_req_event(rp0->Connection_Handle);
 800789e:	8800      	ldrh	r0, [r0, #0]
 80078a0:	f000 fa74 	bl	8007d8c <aci_gap_pass_key_req_event>

  return status;
}
 80078a4:	2000      	movs	r0, #0
 80078a6:	bd08      	pop	{r3, pc}

080078a8 <aci_gap_authorization_req_event_process>:
 *        requested.
 * @retval None
 */

tBleStatus aci_gap_authorization_req_event_process(uint8_t *buffer_in)
{
 80078a8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_authorization_req_event_rp0 *rp0 = (aci_gap_authorization_req_event_rp0 *)buffer_in;
  aci_gap_authorization_req_event(rp0->Connection_Handle);
 80078aa:	8800      	ldrh	r0, [r0, #0]
 80078ac:	f000 fa70 	bl	8007d90 <aci_gap_authorization_req_event>

  return status;
}
 80078b0:	2000      	movs	r0, #0
 80078b2:	bd08      	pop	{r3, pc}

080078b4 <aci_gap_slave_security_initiated_event_process>:
 *        successfully sent to the master.
 * @retval None
 */

tBleStatus aci_gap_slave_security_initiated_event_process(uint8_t *buffer_in)
{
 80078b4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_slave_security_initiated_event();
 80078b6:	f000 fa6d 	bl	8007d94 <aci_gap_slave_security_initiated_event>

  return status;
}
 80078ba:	2000      	movs	r0, #0
 80078bc:	bd08      	pop	{r3, pc}
 80078be:	bf00      	nop

080078c0 <aci_gap_bond_lost_event_process>:
 *        force_rebond set to 1.
 * @retval None
 */

tBleStatus aci_gap_bond_lost_event_process(uint8_t *buffer_in)
{
 80078c0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  aci_gap_bond_lost_event();
 80078c2:	f000 fa69 	bl	8007d98 <aci_gap_bond_lost_event>

  return status;
}
 80078c6:	2000      	movs	r0, #0
 80078c8:	bd08      	pop	{r3, pc}
 80078ca:	bf00      	nop

080078cc <aci_gap_proc_complete_event_process>:
 *        of the peer device if the procedure completed successfully.
 * @retval None
 */

tBleStatus aci_gap_proc_complete_event_process(uint8_t *buffer_in)
{
 80078cc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_proc_complete_event_rp0 *rp0 = (aci_gap_proc_complete_event_rp0 *)buffer_in;
  aci_gap_proc_complete_event(rp0->Procedure_Code,
 80078ce:	1cc3      	adds	r3, r0, #3
 80078d0:	7882      	ldrb	r2, [r0, #2]
 80078d2:	7841      	ldrb	r1, [r0, #1]
 80078d4:	7800      	ldrb	r0, [r0, #0]
 80078d6:	f000 fa61 	bl	8007d9c <aci_gap_proc_complete_event>
                              rp0->Status,
                              rp0->Data_Length,
                              rp0->Data);

  return status;
}
 80078da:	2000      	movs	r0, #0
 80078dc:	bd08      	pop	{r3, pc}
 80078de:	bf00      	nop

080078e0 <aci_gap_addr_not_resolved_event_process>:
 *        could not be resolved with any of the stored IRK's.
 * @retval None
 */

tBleStatus aci_gap_addr_not_resolved_event_process(uint8_t *buffer_in)
{
 80078e0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_addr_not_resolved_event_rp0 *rp0 = (aci_gap_addr_not_resolved_event_rp0 *)buffer_in;
  aci_gap_addr_not_resolved_event(rp0->Connection_Handle);
 80078e2:	8800      	ldrh	r0, [r0, #0]
 80078e4:	f000 fa5c 	bl	8007da0 <aci_gap_addr_not_resolved_event>

  return status;
}
 80078e8:	2000      	movs	r0, #0
 80078ea:	bd08      	pop	{r3, pc}

080078ec <aci_gap_numeric_comparison_value_event_process>:
 * @param Numeric_Value
 * @retval None
 */

tBleStatus aci_gap_numeric_comparison_value_event_process(uint8_t *buffer_in)
{
 80078ec:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_numeric_comparison_value_event_rp0 *rp0 = (aci_gap_numeric_comparison_value_event_rp0 *)buffer_in;
  aci_gap_numeric_comparison_value_event(rp0->Connection_Handle,
 80078ee:	f8d0 1002 	ldr.w	r1, [r0, #2]
 80078f2:	8800      	ldrh	r0, [r0, #0]
 80078f4:	f000 fa56 	bl	8007da4 <aci_gap_numeric_comparison_value_event>
                                         rp0->Numeric_Value);

  return status;
}
 80078f8:	2000      	movs	r0, #0
 80078fa:	bd08      	pop	{r3, pc}

080078fc <aci_gap_keypress_notification_event_process>:
 *        - 0x04: PASSKEY_ENTRY_COMPLETED
 * @retval None
 */

tBleStatus aci_gap_keypress_notification_event_process(uint8_t *buffer_in)
{
 80078fc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gap_keypress_notification_event_rp0 *rp0 = (aci_gap_keypress_notification_event_rp0 *)buffer_in;
  aci_gap_keypress_notification_event(rp0->Connection_Handle,
 80078fe:	7881      	ldrb	r1, [r0, #2]
 8007900:	8800      	ldrh	r0, [r0, #0]
 8007902:	f000 fa51 	bl	8007da8 <aci_gap_keypress_notification_event>
                                      rp0->Notification_Type);

  return status;
}
 8007906:	2000      	movs	r0, #0
 8007908:	bd08      	pop	{r3, pc}
 800790a:	bf00      	nop

0800790c <aci_l2cap_connection_update_resp_event_process>:
 * @param Result
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_resp_event_process(uint8_t *buffer_in)
{
 800790c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_connection_update_resp_event_rp0 *rp0 = (aci_l2cap_connection_update_resp_event_rp0 *)buffer_in;
  aci_l2cap_connection_update_resp_event(rp0->Connection_Handle,
 800790e:	8841      	ldrh	r1, [r0, #2]
 8007910:	8800      	ldrh	r0, [r0, #0]
 8007912:	f000 fa75 	bl	8007e00 <aci_l2cap_connection_update_resp_event>
                                         rp0->Result);

  return status;
}
 8007916:	2000      	movs	r0, #0
 8007918:	bd08      	pop	{r3, pc}
 800791a:	bf00      	nop

0800791c <aci_l2cap_proc_timeout_event_process>:
 * @param Data
 * @retval None
 */

tBleStatus aci_l2cap_proc_timeout_event_process(uint8_t *buffer_in)
{
 800791c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_proc_timeout_event_rp0 *rp0 = (aci_l2cap_proc_timeout_event_rp0 *)buffer_in;
  aci_l2cap_proc_timeout_event(rp0->Connection_Handle,
 800791e:	1cc2      	adds	r2, r0, #3
 8007920:	7881      	ldrb	r1, [r0, #2]
 8007922:	8800      	ldrh	r0, [r0, #0]
 8007924:	f000 fa6e 	bl	8007e04 <aci_l2cap_proc_timeout_event>
                               rp0->Data_Length,
                               rp0->Data);

  return status;
}
 8007928:	2000      	movs	r0, #0
 800792a:	bd08      	pop	{r3, pc}

0800792c <aci_l2cap_connection_update_req_event_process>:
 *        - 10 (100 ms)  ... 3200 (32000 ms) 
 * @retval None
 */

tBleStatus aci_l2cap_connection_update_req_event_process(uint8_t *buffer_in)
{
 800792c:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_connection_update_req_event_rp0 *rp0 = (aci_l2cap_connection_update_req_event_rp0 *)buffer_in;
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 800792e:	f8b0 100b 	ldrh.w	r1, [r0, #11]
 8007932:	f8b0 2009 	ldrh.w	r2, [r0, #9]
 8007936:	f8b0 3007 	ldrh.w	r3, [r0, #7]
{
 800793a:	b085      	sub	sp, #20
  aci_l2cap_connection_update_req_event(rp0->Connection_Handle,
 800793c:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8007940:	9300      	str	r3, [sp, #0]
 8007942:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 8007946:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 800794a:	7881      	ldrb	r1, [r0, #2]
 800794c:	8800      	ldrh	r0, [r0, #0]
 800794e:	f000 fa5b 	bl	8007e08 <aci_l2cap_connection_update_req_event>
                                        rp0->Interval_Max,
                                        rp0->Slave_Latency,
                                        rp0->Timeout_Multiplier);

  return status;
}
 8007952:	2000      	movs	r0, #0
 8007954:	b005      	add	sp, #20
 8007956:	f85d fb04 	ldr.w	pc, [sp], #4
 800795a:	bf00      	nop

0800795c <aci_l2cap_command_reject_event_process>:
 * @param Data Data field associated with Reason
 * @retval None
 */

tBleStatus aci_l2cap_command_reject_event_process(uint8_t *buffer_in)
{
 800795c:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_l2cap_command_reject_event_rp0 *rp0 = (aci_l2cap_command_reject_event_rp0 *)buffer_in;
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 800795e:	4602      	mov	r2, r0
{
 8007960:	b083      	sub	sp, #12
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 8007962:	7943      	ldrb	r3, [r0, #5]
{
 8007964:	4601      	mov	r1, r0
  aci_l2cap_command_reject_event(rp0->Connection_Handle,
 8007966:	f832 0b06 	ldrh.w	r0, [r2], #6
 800796a:	9200      	str	r2, [sp, #0]
 800796c:	f8b1 2003 	ldrh.w	r2, [r1, #3]
 8007970:	7889      	ldrb	r1, [r1, #2]
 8007972:	f000 fa4b 	bl	8007e0c <aci_l2cap_command_reject_event>
                                 rp0->Reason,
                                 rp0->Data_Length,
                                 rp0->Data);

  return status;
}
 8007976:	2000      	movs	r0, #0
 8007978:	b003      	add	sp, #12
 800797a:	f85d fb04 	ldr.w	pc, [sp], #4
 800797e:	bf00      	nop

08007980 <aci_gatt_attribute_modified_event_process>:
 * @param Attr_Data The modified value
 * @retval None
 */

tBleStatus aci_gatt_attribute_modified_event_process(uint8_t *buffer_in)
{
 8007980:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_attribute_modified_event_rp0 *rp0 = (aci_gatt_attribute_modified_event_rp0 *)buffer_in;
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8007982:	4602      	mov	r2, r0
{
 8007984:	b083      	sub	sp, #12
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 8007986:	88c3      	ldrh	r3, [r0, #6]
{
 8007988:	4601      	mov	r1, r0
  aci_gatt_attribute_modified_event(rp0->Connection_Handle,
 800798a:	f832 0b08 	ldrh.w	r0, [r2], #8
 800798e:	9200      	str	r2, [sp, #0]
 8007990:	888a      	ldrh	r2, [r1, #4]
 8007992:	8849      	ldrh	r1, [r1, #2]
 8007994:	f7f9 ff9c 	bl	80018d0 <aci_gatt_attribute_modified_event>
                                    rp0->Offset,
                                    rp0->Attr_Data_Length,
                                    rp0->Attr_Data);

  return status;
}
 8007998:	2000      	movs	r0, #0
 800799a:	b003      	add	sp, #12
 800799c:	f85d fb04 	ldr.w	pc, [sp], #4

080079a0 <aci_gatt_proc_timeout_event_process>:
 *        timed out
 * @retval None
 */

tBleStatus aci_gatt_proc_timeout_event_process(uint8_t *buffer_in)
{
 80079a0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_proc_timeout_event_rp0 *rp0 = (aci_gatt_proc_timeout_event_rp0 *)buffer_in;
  aci_gatt_proc_timeout_event(rp0->Connection_Handle);
 80079a2:	8800      	ldrh	r0, [r0, #0]
 80079a4:	f000 fa02 	bl	8007dac <aci_gatt_proc_timeout_event>

  return status;
}
 80079a8:	2000      	movs	r0, #0
 80079aa:	bd08      	pop	{r3, pc}

080079ac <aci_att_exchange_mtu_resp_event_process>:
 * @param Server_RX_MTU ATT_MTU value agreed between server and client
 * @retval None
 */

tBleStatus aci_att_exchange_mtu_resp_event_process(uint8_t *buffer_in)
{
 80079ac:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_exchange_mtu_resp_event_rp0 *rp0 = (aci_att_exchange_mtu_resp_event_rp0 *)buffer_in;
  aci_att_exchange_mtu_resp_event(rp0->Connection_Handle,
 80079ae:	8841      	ldrh	r1, [r0, #2]
 80079b0:	8800      	ldrh	r0, [r0, #0]
 80079b2:	f000 f9fd 	bl	8007db0 <aci_att_exchange_mtu_resp_event>
                                  rp0->Server_RX_MTU);

  return status;
}
 80079b6:	2000      	movs	r0, #0
 80079b8:	bd08      	pop	{r3, pc}
 80079ba:	bf00      	nop

080079bc <aci_att_find_info_resp_event_process>:
 *        pair is:[2 octets for handle, 16 octets for UUIDs]
 * @retval None
 */

tBleStatus aci_att_find_info_resp_event_process(uint8_t *buffer_in)
{
 80079bc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_find_info_resp_event_rp0 *rp0 = (aci_att_find_info_resp_event_rp0 *)buffer_in;
  aci_att_find_info_resp_event(rp0->Connection_Handle,
 80079be:	1d03      	adds	r3, r0, #4
 80079c0:	78c2      	ldrb	r2, [r0, #3]
 80079c2:	7881      	ldrb	r1, [r0, #2]
 80079c4:	8800      	ldrh	r0, [r0, #0]
 80079c6:	f000 f9f5 	bl	8007db4 <aci_att_find_info_resp_event>
                               rp0->Format,
                               rp0->Event_Data_Length,
                               rp0->Handle_UUID_Pair);

  return status;
}
 80079ca:	2000      	movs	r0, #0
 80079cc:	bd08      	pop	{r3, pc}
 80079ce:	bf00      	nop

080079d0 <aci_att_find_by_type_value_resp_event_process>:
 * @param Attribute_Group_Handle_Pair See @ref Attribute_Group_Handle_Pair_t
 * @retval None
 */

tBleStatus aci_att_find_by_type_value_resp_event_process(uint8_t *buffer_in)
{
 80079d0:	b570      	push	{r4, r5, r6, lr}
  /* Input params */
  aci_att_find_by_type_value_resp_event_rp0 *rp0 = (aci_att_find_by_type_value_resp_event_rp0 *)buffer_in;
  uint8_t size = 3;
  int i;
  Attribute_Group_Handle_Pair_t Attribute_Group_Handle_Pair[HCI_MAX_PAYLOAD_SIZE/sizeof(Attribute_Group_Handle_Pair_t)];
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 80079d2:	7881      	ldrb	r1, [r0, #2]
{
 80079d4:	b0a0      	sub	sp, #128	; 0x80
 80079d6:	466a      	mov	r2, sp
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 80079d8:	b149      	cbz	r1, 80079ee <aci_att_find_by_type_value_resp_event_process+0x1e>
 80079da:	eb02 0681 	add.w	r6, r2, r1, lsl #2
 80079de:	4613      	mov	r3, r2
 80079e0:	1cc4      	adds	r4, r0, #3
    Attribute_Group_Handle_Pair[i].Found_Attribute_Handle = rp0->Attribute_Group_Handle_Pair[i].Found_Attribute_Handle;
 80079e2:	f854 5b04 	ldr.w	r5, [r4], #4
 80079e6:	f843 5b04 	str.w	r5, [r3], #4
  for (i = 0; i < rp0->Num_of_Handle_Pair; i++) {
 80079ea:	429e      	cmp	r6, r3
 80079ec:	d1f9      	bne.n	80079e2 <aci_att_find_by_type_value_resp_event_process+0x12>
    size += 2;
    Attribute_Group_Handle_Pair[i].Group_End_Handle = rp0->Attribute_Group_Handle_Pair[i].Group_End_Handle;
    size += 2;
  }
  aci_att_find_by_type_value_resp_event(rp0->Connection_Handle,
 80079ee:	8800      	ldrh	r0, [r0, #0]
 80079f0:	f000 f9e2 	bl	8007db8 <aci_att_find_by_type_value_resp_event>
                                        rp0->Num_of_Handle_Pair,
                                        Attribute_Group_Handle_Pair);

  return status;
}
 80079f4:	2000      	movs	r0, #0
 80079f6:	b020      	add	sp, #128	; 0x80
 80079f8:	bd70      	pop	{r4, r5, r6, pc}
 80079fa:	bf00      	nop

080079fc <aci_att_read_by_type_resp_event_process>:
 *        Value]
 * @retval None
 */

tBleStatus aci_att_read_by_type_resp_event_process(uint8_t *buffer_in)
{
 80079fc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_by_type_resp_event_rp0 *rp0 = (aci_att_read_by_type_resp_event_rp0 *)buffer_in;
  aci_att_read_by_type_resp_event(rp0->Connection_Handle,
 80079fe:	1d03      	adds	r3, r0, #4
 8007a00:	78c2      	ldrb	r2, [r0, #3]
 8007a02:	7881      	ldrb	r1, [r0, #2]
 8007a04:	8800      	ldrh	r0, [r0, #0]
 8007a06:	f000 f9d9 	bl	8007dbc <aci_att_read_by_type_resp_event>
                                  rp0->Handle_Value_Pair_Length,
                                  rp0->Data_Length,
                                  rp0->Handle_Value_Pair_Data);

  return status;
}
 8007a0a:	2000      	movs	r0, #0
 8007a0c:	bd08      	pop	{r3, pc}
 8007a0e:	bf00      	nop

08007a10 <aci_att_read_resp_event_process>:
 * @param Attribute_Value The value of the attribute.
 * @retval None
 */

tBleStatus aci_att_read_resp_event_process(uint8_t *buffer_in)
{
 8007a10:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_resp_event_rp0 *rp0 = (aci_att_read_resp_event_rp0 *)buffer_in;
  aci_att_read_resp_event(rp0->Connection_Handle,
 8007a12:	1cc2      	adds	r2, r0, #3
 8007a14:	7881      	ldrb	r1, [r0, #2]
 8007a16:	8800      	ldrh	r0, [r0, #0]
 8007a18:	f000 f9d2 	bl	8007dc0 <aci_att_read_resp_event>
                          rp0->Event_Data_Length,
                          rp0->Attribute_Value);

  return status;
}
 8007a1c:	2000      	movs	r0, #0
 8007a1e:	bd08      	pop	{r3, pc}

08007a20 <aci_att_read_blob_resp_event_process>:
 * @param Attribute_Value Part of the attribute value.
 * @retval None
 */

tBleStatus aci_att_read_blob_resp_event_process(uint8_t *buffer_in)
{
 8007a20:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_blob_resp_event_rp0 *rp0 = (aci_att_read_blob_resp_event_rp0 *)buffer_in;
  aci_att_read_blob_resp_event(rp0->Connection_Handle,
 8007a22:	1cc2      	adds	r2, r0, #3
 8007a24:	7881      	ldrb	r1, [r0, #2]
 8007a26:	8800      	ldrh	r0, [r0, #0]
 8007a28:	f000 f9cc 	bl	8007dc4 <aci_att_read_blob_resp_event>
                               rp0->Event_Data_Length,
                               rp0->Attribute_Value);

  return status;
}
 8007a2c:	2000      	movs	r0, #0
 8007a2e:	bd08      	pop	{r3, pc}

08007a30 <aci_att_read_multiple_resp_event_process>:
 *        the order that they were requested.
 * @retval None
 */

tBleStatus aci_att_read_multiple_resp_event_process(uint8_t *buffer_in)
{
 8007a30:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_multiple_resp_event_rp0 *rp0 = (aci_att_read_multiple_resp_event_rp0 *)buffer_in;
  aci_att_read_multiple_resp_event(rp0->Connection_Handle,
 8007a32:	1cc2      	adds	r2, r0, #3
 8007a34:	7881      	ldrb	r1, [r0, #2]
 8007a36:	8800      	ldrh	r0, [r0, #0]
 8007a38:	f000 f9c6 	bl	8007dc8 <aci_att_read_multiple_resp_event>
                                   rp0->Event_Data_Length,
                                   rp0->Set_Of_Values);

  return status;
}
 8007a3c:	2000      	movs	r0, #0
 8007a3e:	bd08      	pop	{r3, pc}

08007a40 <aci_att_read_by_group_type_resp_event_process>:
 *        Handle, (Attribute_Data_Length - 4 octets) for Attribute Value]
 * @retval None
 */

tBleStatus aci_att_read_by_group_type_resp_event_process(uint8_t *buffer_in)
{
 8007a40:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_read_by_group_type_resp_event_rp0 *rp0 = (aci_att_read_by_group_type_resp_event_rp0 *)buffer_in;
  aci_att_read_by_group_type_resp_event(rp0->Connection_Handle,
 8007a42:	1d03      	adds	r3, r0, #4
 8007a44:	78c2      	ldrb	r2, [r0, #3]
 8007a46:	7881      	ldrb	r1, [r0, #2]
 8007a48:	8800      	ldrh	r0, [r0, #0]
 8007a4a:	f000 f9bf 	bl	8007dcc <aci_att_read_by_group_type_resp_event>
                                        rp0->Attribute_Data_Length,
                                        rp0->Data_Length,
                                        rp0->Attribute_Data_List);

  return status;
}
 8007a4e:	2000      	movs	r0, #0
 8007a50:	bd08      	pop	{r3, pc}
 8007a52:	bf00      	nop

08007a54 <aci_att_prepare_write_resp_event_process>:
 * @param Part_Attribute_Value The value of the attribute to be written
 * @retval None
 */

tBleStatus aci_att_prepare_write_resp_event_process(uint8_t *buffer_in)
{
 8007a54:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_prepare_write_resp_event_rp0 *rp0 = (aci_att_prepare_write_resp_event_rp0 *)buffer_in;
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 8007a56:	4602      	mov	r2, r0
{
 8007a58:	b083      	sub	sp, #12
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 8007a5a:	7983      	ldrb	r3, [r0, #6]
{
 8007a5c:	4601      	mov	r1, r0
  aci_att_prepare_write_resp_event(rp0->Connection_Handle,
 8007a5e:	f832 0b07 	ldrh.w	r0, [r2], #7
 8007a62:	9200      	str	r2, [sp, #0]
 8007a64:	888a      	ldrh	r2, [r1, #4]
 8007a66:	8849      	ldrh	r1, [r1, #2]
 8007a68:	f000 f9b2 	bl	8007dd0 <aci_att_prepare_write_resp_event>
                                   rp0->Offset,
                                   rp0->Part_Attribute_Value_Length,
                                   rp0->Part_Attribute_Value);

  return status;
}
 8007a6c:	2000      	movs	r0, #0
 8007a6e:	b003      	add	sp, #12
 8007a70:	f85d fb04 	ldr.w	pc, [sp], #4

08007a74 <aci_att_exec_write_resp_event_process>:
 * @param Connection_Handle Connection handle related to the response
 * @retval None
 */

tBleStatus aci_att_exec_write_resp_event_process(uint8_t *buffer_in)
{
 8007a74:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_att_exec_write_resp_event_rp0 *rp0 = (aci_att_exec_write_resp_event_rp0 *)buffer_in;
  aci_att_exec_write_resp_event(rp0->Connection_Handle);
 8007a76:	8800      	ldrh	r0, [r0, #0]
 8007a78:	f000 f9ac 	bl	8007dd4 <aci_att_exec_write_resp_event>

  return status;
}
 8007a7c:	2000      	movs	r0, #0
 8007a7e:	bd08      	pop	{r3, pc}

08007a80 <aci_gatt_indication_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_indication_event_process(uint8_t *buffer_in)
{
 8007a80:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_indication_event_rp0 *rp0 = (aci_gatt_indication_event_rp0 *)buffer_in;
  aci_gatt_indication_event(rp0->Connection_Handle,
 8007a82:	1d43      	adds	r3, r0, #5
 8007a84:	7902      	ldrb	r2, [r0, #4]
 8007a86:	8841      	ldrh	r1, [r0, #2]
 8007a88:	8800      	ldrh	r0, [r0, #0]
 8007a8a:	f000 f9a5 	bl	8007dd8 <aci_gatt_indication_event>
                            rp0->Attribute_Handle,
                            rp0->Attribute_Value_Length,
                            rp0->Attribute_Value);

  return status;
}
 8007a8e:	2000      	movs	r0, #0
 8007a90:	bd08      	pop	{r3, pc}
 8007a92:	bf00      	nop

08007a94 <aci_gatt_notification_event_process>:
 * @param Attribute_Value The current value of the attribute
 * @retval None
 */

tBleStatus aci_gatt_notification_event_process(uint8_t *buffer_in)
{
 8007a94:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_notification_event_rp0 *rp0 = (aci_gatt_notification_event_rp0 *)buffer_in;
  aci_gatt_notification_event(rp0->Connection_Handle,
 8007a96:	1d43      	adds	r3, r0, #5
 8007a98:	7902      	ldrb	r2, [r0, #4]
 8007a9a:	8841      	ldrh	r1, [r0, #2]
 8007a9c:	8800      	ldrh	r0, [r0, #0]
 8007a9e:	f7f9 ff15 	bl	80018cc <aci_gatt_notification_event>
                              rp0->Attribute_Handle,
                              rp0->Attribute_Value_Length,
                              rp0->Attribute_Value);

  return status;
}
 8007aa2:	2000      	movs	r0, #0
 8007aa4:	bd08      	pop	{r3, pc}
 8007aa6:	bf00      	nop

08007aa8 <aci_gatt_proc_complete_event_process>:
 *        was successful.
 * @retval None
 */

tBleStatus aci_gatt_proc_complete_event_process(uint8_t *buffer_in)
{
 8007aa8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_proc_complete_event_rp0 *rp0 = (aci_gatt_proc_complete_event_rp0 *)buffer_in;
  aci_gatt_proc_complete_event(rp0->Connection_Handle,
 8007aaa:	7881      	ldrb	r1, [r0, #2]
 8007aac:	8800      	ldrh	r0, [r0, #0]
 8007aae:	f000 f995 	bl	8007ddc <aci_gatt_proc_complete_event>
                               rp0->Error_Code);

  return status;
}
 8007ab2:	2000      	movs	r0, #0
 8007ab4:	bd08      	pop	{r3, pc}
 8007ab6:	bf00      	nop

08007ab8 <aci_gatt_error_resp_event_process>:
 *        - 0x11: Insufficient resources
 * @retval None
 */

tBleStatus aci_gatt_error_resp_event_process(uint8_t *buffer_in)
{
 8007ab8:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_error_resp_event_rp0 *rp0 = (aci_gatt_error_resp_event_rp0 *)buffer_in;
  aci_gatt_error_resp_event(rp0->Connection_Handle,
 8007aba:	7943      	ldrb	r3, [r0, #5]
 8007abc:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 8007ac0:	7881      	ldrb	r1, [r0, #2]
 8007ac2:	8800      	ldrh	r0, [r0, #0]
 8007ac4:	f000 f98c 	bl	8007de0 <aci_gatt_error_resp_event>
                            rp0->Req_Opcode,
                            rp0->Attribute_Handle,
                            rp0->Error_Code);

  return status;
}
 8007ac8:	2000      	movs	r0, #0
 8007aca:	bd08      	pop	{r3, pc}

08007acc <aci_gatt_disc_read_char_by_uuid_resp_event_process>:
 *        been performed.
 * @retval None
 */

tBleStatus aci_gatt_disc_read_char_by_uuid_resp_event_process(uint8_t *buffer_in)
{
 8007acc:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *rp0 = (aci_gatt_disc_read_char_by_uuid_resp_event_rp0 *)buffer_in;
  aci_gatt_disc_read_char_by_uuid_resp_event(rp0->Connection_Handle,
 8007ace:	1d43      	adds	r3, r0, #5
 8007ad0:	7902      	ldrb	r2, [r0, #4]
 8007ad2:	8841      	ldrh	r1, [r0, #2]
 8007ad4:	8800      	ldrh	r0, [r0, #0]
 8007ad6:	f000 f985 	bl	8007de4 <aci_gatt_disc_read_char_by_uuid_resp_event>
                                             rp0->Attribute_Handle,
                                             rp0->Attribute_Value_Length,
                                             rp0->Attribute_Value);

  return status;
}
 8007ada:	2000      	movs	r0, #0
 8007adc:	bd08      	pop	{r3, pc}
 8007ade:	bf00      	nop

08007ae0 <aci_gatt_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_write_permit_req_event_process(uint8_t *buffer_in)
{
 8007ae0:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_write_permit_req_event_rp0 *rp0 = (aci_gatt_write_permit_req_event_rp0 *)buffer_in;
  aci_gatt_write_permit_req_event(rp0->Connection_Handle,
 8007ae2:	1d43      	adds	r3, r0, #5
 8007ae4:	7902      	ldrb	r2, [r0, #4]
 8007ae6:	8841      	ldrh	r1, [r0, #2]
 8007ae8:	8800      	ldrh	r0, [r0, #0]
 8007aea:	f000 f97d 	bl	8007de8 <aci_gatt_write_permit_req_event>
                                  rp0->Attribute_Handle,
                                  rp0->Data_Length,
                                  rp0->Data);

  return status;
}
 8007aee:	2000      	movs	r0, #0
 8007af0:	bd08      	pop	{r3, pc}
 8007af2:	bf00      	nop

08007af4 <aci_gatt_read_permit_req_event_process>:
 * @param Offset Contains the offset from which the read has been requested
 * @retval None
 */

tBleStatus aci_gatt_read_permit_req_event_process(uint8_t *buffer_in)
{
 8007af4:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_read_permit_req_event_rp0 *rp0 = (aci_gatt_read_permit_req_event_rp0 *)buffer_in;
  aci_gatt_read_permit_req_event(rp0->Connection_Handle,
 8007af6:	8882      	ldrh	r2, [r0, #4]
 8007af8:	8841      	ldrh	r1, [r0, #2]
 8007afa:	8800      	ldrh	r0, [r0, #0]
 8007afc:	f000 f976 	bl	8007dec <aci_gatt_read_permit_req_event>
                                 rp0->Attribute_Handle,
                                 rp0->Offset);

  return status;
}
 8007b00:	2000      	movs	r0, #0
 8007b02:	bd08      	pop	{r3, pc}

08007b04 <aci_gatt_read_multi_permit_req_event_process>:
 * @param Handle_Item See @ref Handle_Item_t
 * @retval None
 */

tBleStatus aci_gatt_read_multi_permit_req_event_process(uint8_t *buffer_in)
{
 8007b04:	b530      	push	{r4, r5, lr}
  /* Input params */
  aci_gatt_read_multi_permit_req_event_rp0 *rp0 = (aci_gatt_read_multi_permit_req_event_rp0 *)buffer_in;
  uint8_t size = 3;
  int i;
  Handle_Item_t Handle_Item[HCI_MAX_PAYLOAD_SIZE/sizeof(Handle_Item_t)];
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8007b06:	7885      	ldrb	r5, [r0, #2]
{
 8007b08:	b0a1      	sub	sp, #132	; 0x84
 8007b0a:	4604      	mov	r4, r0
  for (i = 0; i < rp0->Number_of_Handles; i++) {
 8007b0c:	466b      	mov	r3, sp
 8007b0e:	b12d      	cbz	r5, 8007b1c <aci_gatt_read_multi_permit_req_event_process+0x18>
 8007b10:	4618      	mov	r0, r3
 8007b12:	006a      	lsls	r2, r5, #1
 8007b14:	1ce1      	adds	r1, r4, #3
 8007b16:	f003 f9a7 	bl	800ae68 <memcpy>
 8007b1a:	4603      	mov	r3, r0
    Handle_Item[i].Handle = rp0->Handle_Item[i].Handle;
    size += 2;
  }
  aci_gatt_read_multi_permit_req_event(rp0->Connection_Handle,
 8007b1c:	8820      	ldrh	r0, [r4, #0]
 8007b1e:	461a      	mov	r2, r3
 8007b20:	4629      	mov	r1, r5
 8007b22:	f000 f965 	bl	8007df0 <aci_gatt_read_multi_permit_req_event>
                                       rp0->Number_of_Handles,
                                       Handle_Item);

  return status;
}
 8007b26:	2000      	movs	r0, #0
 8007b28:	b021      	add	sp, #132	; 0x84
 8007b2a:	bd30      	pop	{r4, r5, pc}

08007b2c <aci_gatt_tx_pool_available_event_process>:
 * @param Available_Buffers Not used.
 * @retval None
 */

tBleStatus aci_gatt_tx_pool_available_event_process(uint8_t *buffer_in)
{
 8007b2c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_tx_pool_available_event_rp0 *rp0 = (aci_gatt_tx_pool_available_event_rp0 *)buffer_in;
  aci_gatt_tx_pool_available_event(rp0->Connection_Handle,
 8007b2e:	8841      	ldrh	r1, [r0, #2]
 8007b30:	8800      	ldrh	r0, [r0, #0]
 8007b32:	f000 f95f 	bl	8007df4 <aci_gatt_tx_pool_available_event>
                                   rp0->Available_Buffers);

  return status;
}
 8007b36:	2000      	movs	r0, #0
 8007b38:	bd08      	pop	{r3, pc}
 8007b3a:	bf00      	nop

08007b3c <aci_gatt_server_confirmation_event_process>:
 * @param Connection_Handle Connection handle related to the event
 * @retval None
 */

tBleStatus aci_gatt_server_confirmation_event_process(uint8_t *buffer_in)
{
 8007b3c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_server_confirmation_event_rp0 *rp0 = (aci_gatt_server_confirmation_event_rp0 *)buffer_in;
  aci_gatt_server_confirmation_event(rp0->Connection_Handle);
 8007b3e:	8800      	ldrh	r0, [r0, #0]
 8007b40:	f000 f95a 	bl	8007df8 <aci_gatt_server_confirmation_event>

  return status;
}
 8007b44:	2000      	movs	r0, #0
 8007b46:	bd08      	pop	{r3, pc}

08007b48 <aci_gatt_prepare_write_permit_req_event_process>:
 * @param Data The data that the client has requested to write
 * @retval None
 */

tBleStatus aci_gatt_prepare_write_permit_req_event_process(uint8_t *buffer_in)
{
 8007b48:	b500      	push	{lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  aci_gatt_prepare_write_permit_req_event_rp0 *rp0 = (aci_gatt_prepare_write_permit_req_event_rp0 *)buffer_in;
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 8007b4a:	4602      	mov	r2, r0
{
 8007b4c:	b083      	sub	sp, #12
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 8007b4e:	7983      	ldrb	r3, [r0, #6]
{
 8007b50:	4601      	mov	r1, r0
  aci_gatt_prepare_write_permit_req_event(rp0->Connection_Handle,
 8007b52:	f832 0b07 	ldrh.w	r0, [r2], #7
 8007b56:	9200      	str	r2, [sp, #0]
 8007b58:	888a      	ldrh	r2, [r1, #4]
 8007b5a:	8849      	ldrh	r1, [r1, #2]
 8007b5c:	f000 f94e 	bl	8007dfc <aci_gatt_prepare_write_permit_req_event>
                                          rp0->Offset,
                                          rp0->Data_Length,
                                          rp0->Data);

  return status;
}
 8007b60:	2000      	movs	r0, #0
 8007b62:	b003      	add	sp, #12
 8007b64:	f85d fb04 	ldr.w	pc, [sp], #4

08007b68 <hci_le_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_connection_complete_event_process(uint8_t *buffer_in)
{
 8007b68:	b530      	push	{r4, r5, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_connection_complete_event_rp0 *rp0 = (hci_le_connection_complete_event_rp0 *)buffer_in;
  hci_le_connection_complete_event(rp0->Status,
 8007b6a:	7c45      	ldrb	r5, [r0, #17]
 8007b6c:	f8b0 400f 	ldrh.w	r4, [r0, #15]
 8007b70:	f8b0 100d 	ldrh.w	r1, [r0, #13]
 8007b74:	f8b0 200b 	ldrh.w	r2, [r0, #11]
{
 8007b78:	b087      	sub	sp, #28
  hci_le_connection_complete_event(rp0->Status,
 8007b7a:	e9cd 4503 	strd	r4, r5, [sp, #12]
 8007b7e:	e9cd 2101 	strd	r2, r1, [sp, #4]
                                   rp0->Connection_Handle,
                                   rp0->Role,
                                   rp0->Peer_Address_Type,
                                   rp0->Peer_Address,
 8007b82:	1d43      	adds	r3, r0, #5
  hci_le_connection_complete_event(rp0->Status,
 8007b84:	9300      	str	r3, [sp, #0]
 8007b86:	7903      	ldrb	r3, [r0, #4]
 8007b88:	78c2      	ldrb	r2, [r0, #3]
 8007b8a:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8007b8e:	7800      	ldrb	r0, [r0, #0]
 8007b90:	f7f9 fe2a 	bl	80017e8 <hci_le_connection_complete_event>
                                   rp0->Conn_Latency,
                                   rp0->Supervision_Timeout,
                                   rp0->Master_Clock_Accuracy);

  return status;
}
 8007b94:	2000      	movs	r0, #0
 8007b96:	b007      	add	sp, #28
 8007b98:	bd30      	pop	{r4, r5, pc}
 8007b9a:	bf00      	nop

08007b9c <hci_le_advertising_report_event_process>:
 * @param Advertising_Report See @ref Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_advertising_report_event_process(uint8_t *buffer_in)
{
 8007b9c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  /* Input params */
  hci_le_advertising_report_event_rp0 *rp0 = (hci_le_advertising_report_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Advertising_Report_t Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007ba0:	f890 e000 	ldrb.w	lr, [r0]
{
 8007ba4:	b09f      	sub	sp, #124	; 0x7c
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007ba6:	f1be 0f00 	cmp.w	lr, #0
 8007baa:	d02c      	beq.n	8007c06 <hci_le_advertising_report_event_process+0x6a>
 8007bac:	f100 010a 	add.w	r1, r0, #10
 8007bb0:	f04f 0c0b 	mov.w	ip, #11
 8007bb4:	fb1c 1c0e 	smlabb	ip, ip, lr, r1
 8007bb8:	f10d 0302 	add.w	r3, sp, #2
  uint8_t size = 1;
 8007bbc:	2201      	movs	r2, #1
    size += 1;
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
    size += 1;
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
    size += 6;
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 8007bbe:	f811 5c01 	ldrb.w	r5, [r1, #-1]
    size += 1;
    Advertising_Report[i].Data = rp0->Advertising_Report[i].Data;
 8007bc2:	f8c3 100a 	str.w	r1, [r3, #10]
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8007bc6:	460c      	mov	r4, r1
    size += rp0->Advertising_Report[i].Length_Data;
 8007bc8:	f105 0609 	add.w	r6, r5, #9
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8007bcc:	f854 7d07 	ldr.w	r7, [r4, #-7]!
    Advertising_Report[i].Length_Data = rp0->Advertising_Report[i].Length_Data;
 8007bd0:	719d      	strb	r5, [r3, #6]
    size += rp0->Advertising_Report[i].Length_Data;
 8007bd2:	4432      	add	r2, r6
 8007bd4:	b2d2      	uxtb	r2, r2
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 8007bd6:	f811 6c09 	ldrb.w	r6, [r1, #-9]
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8007bda:	f8b4 8004 	ldrh.w	r8, [r4, #4]
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 8007bde:	f811 4c08 	ldrb.w	r4, [r1, #-8]
    Advertising_Report[i].RSSI = (uint8_t)buffer_in[size];
 8007be2:	f810 9002 	ldrb.w	r9, [r0, r2]
 8007be6:	f883 900e 	strb.w	r9, [r3, #14]
 8007bea:	310b      	adds	r1, #11
    size += 1;
 8007bec:	3201      	adds	r2, #1
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007bee:	4561      	cmp	r1, ip
    BLUENRG_memcpy((void *) Advertising_Report[i].Address, (const void *) rp0->Advertising_Report[i].Address, 6);
 8007bf0:	f8a3 8004 	strh.w	r8, [r3, #4]
 8007bf4:	601f      	str	r7, [r3, #0]
    Advertising_Report[i].Event_Type = rp0->Advertising_Report[i].Event_Type;
 8007bf6:	f803 6c02 	strb.w	r6, [r3, #-2]
    Advertising_Report[i].Address_Type = rp0->Advertising_Report[i].Address_Type;
 8007bfa:	f803 4c01 	strb.w	r4, [r3, #-1]
    size += 1;
 8007bfe:	b2d2      	uxtb	r2, r2
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007c00:	f103 0314 	add.w	r3, r3, #20
 8007c04:	d1db      	bne.n	8007bbe <hci_le_advertising_report_event_process+0x22>
  }
  hci_le_advertising_report_event(rp0->Num_Reports,
 8007c06:	4670      	mov	r0, lr
 8007c08:	4669      	mov	r1, sp
 8007c0a:	f000 f8a9 	bl	8007d60 <hci_le_advertising_report_event>
                                  Advertising_Report);

  return status;
}
 8007c0e:	2000      	movs	r0, #0
 8007c10:	b01f      	add	sp, #124	; 0x7c
 8007c12:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007c16:	bf00      	nop

08007c18 <hci_le_connection_update_complete_event_process>:
 *        - 0x000A (100 ms)  ... 0x0C80 (32000 ms) 
 * @retval None
 */

tBleStatus hci_le_connection_update_complete_event_process(uint8_t *buffer_in)
{
 8007c18:	b500      	push	{lr}
 8007c1a:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_connection_update_complete_event_rp0 *rp0 = (hci_le_connection_update_complete_event_rp0 *)buffer_in;
  hci_le_connection_update_complete_event(rp0->Status,
 8007c1c:	f8b0 3007 	ldrh.w	r3, [r0, #7]
 8007c20:	9300      	str	r3, [sp, #0]
 8007c22:	f8b0 3005 	ldrh.w	r3, [r0, #5]
 8007c26:	f8b0 2003 	ldrh.w	r2, [r0, #3]
 8007c2a:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8007c2e:	7800      	ldrb	r0, [r0, #0]
 8007c30:	f000 f898 	bl	8007d64 <hci_le_connection_update_complete_event>
                                          rp0->Conn_Interval,
                                          rp0->Conn_Latency,
                                          rp0->Supervision_Timeout);

  return status;
}
 8007c34:	2000      	movs	r0, #0
 8007c36:	b003      	add	sp, #12
 8007c38:	f85d fb04 	ldr.w	pc, [sp], #4

08007c3c <hci_le_read_remote_used_features_complete_event_process>:
 *        Layer specification.
 * @retval None
 */

tBleStatus hci_le_read_remote_used_features_complete_event_process(uint8_t *buffer_in)
{
 8007c3c:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_read_remote_used_features_complete_event_rp0 *rp0 = (hci_le_read_remote_used_features_complete_event_rp0 *)buffer_in;
  hci_le_read_remote_used_features_complete_event(rp0->Status,
 8007c3e:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8007c42:	1cc2      	adds	r2, r0, #3
 8007c44:	7800      	ldrb	r0, [r0, #0]
 8007c46:	f000 f88f 	bl	8007d68 <hci_le_read_remote_used_features_complete_event>
                                                  rp0->Connection_Handle,
                                                  rp0->LE_Features);

  return status;
}
 8007c4a:	2000      	movs	r0, #0
 8007c4c:	bd08      	pop	{r3, pc}
 8007c4e:	bf00      	nop

08007c50 <hci_le_long_term_key_request_event_process>:
 * @param Encrypted_Diversifier 16-bit encrypted diversifier
 * @retval None
 */

tBleStatus hci_le_long_term_key_request_event_process(uint8_t *buffer_in)
{
 8007c50:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_long_term_key_request_event_rp0 *rp0 = (hci_le_long_term_key_request_event_rp0 *)buffer_in;
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
                                     rp0->Random_Number,
 8007c52:	4601      	mov	r1, r0
  hci_le_long_term_key_request_event(rp0->Connection_Handle,
 8007c54:	8942      	ldrh	r2, [r0, #10]
 8007c56:	f831 0b02 	ldrh.w	r0, [r1], #2
 8007c5a:	f000 f887 	bl	8007d6c <hci_le_long_term_key_request_event>
                                     rp0->Encrypted_Diversifier);

  return status;
}
 8007c5e:	2000      	movs	r0, #0
 8007c60:	bd08      	pop	{r3, pc}
 8007c62:	bf00      	nop

08007c64 <hci_le_data_length_change_event_process>:
 *        future use)
 * @retval None
 */

tBleStatus hci_le_data_length_change_event_process(uint8_t *buffer_in)
{
 8007c64:	b500      	push	{lr}
 8007c66:	b083      	sub	sp, #12
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_data_length_change_event_rp0 *rp0 = (hci_le_data_length_change_event_rp0 *)buffer_in;
  hci_le_data_length_change_event(rp0->Connection_Handle,
 8007c68:	8903      	ldrh	r3, [r0, #8]
 8007c6a:	9300      	str	r3, [sp, #0]
 8007c6c:	88c3      	ldrh	r3, [r0, #6]
 8007c6e:	8882      	ldrh	r2, [r0, #4]
 8007c70:	8841      	ldrh	r1, [r0, #2]
 8007c72:	8800      	ldrh	r0, [r0, #0]
 8007c74:	f000 f87c 	bl	8007d70 <hci_le_data_length_change_event>
                                  rp0->MaxTxTime,
                                  rp0->MaxRxOctets,
                                  rp0->MaxRxTime);

  return status;
}
 8007c78:	2000      	movs	r0, #0
 8007c7a:	b003      	add	sp, #12
 8007c7c:	f85d fb04 	ldr.w	pc, [sp], #4

08007c80 <hci_le_read_local_p256_public_key_complete_event_process>:
 * @param Local_P256_Public_Key Local P-256 public key.
 * @retval None
 */

tBleStatus hci_le_read_local_p256_public_key_complete_event_process(uint8_t *buffer_in)
{
 8007c80:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_read_local_p256_public_key_complete_event_rp0 *rp0 = (hci_le_read_local_p256_public_key_complete_event_rp0 *)buffer_in;
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
                                                   rp0->Local_P256_Public_Key);
 8007c82:	4601      	mov	r1, r0
  hci_le_read_local_p256_public_key_complete_event(rp0->Status,
 8007c84:	f811 0b01 	ldrb.w	r0, [r1], #1
 8007c88:	f000 f874 	bl	8007d74 <hci_le_read_local_p256_public_key_complete_event>

  return status;
}
 8007c8c:	2000      	movs	r0, #0
 8007c8e:	bd08      	pop	{r3, pc}

08007c90 <hci_le_generate_dhkey_complete_event_process>:
 * @param DHKey Diffie Hellman Key
 * @retval None
 */

tBleStatus hci_le_generate_dhkey_complete_event_process(uint8_t *buffer_in)
{
 8007c90:	b508      	push	{r3, lr}
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_generate_dhkey_complete_event_rp0 *rp0 = (hci_le_generate_dhkey_complete_event_rp0 *)buffer_in;
  hci_le_generate_dhkey_complete_event(rp0->Status,
                                       rp0->DHKey);
 8007c92:	4601      	mov	r1, r0
  hci_le_generate_dhkey_complete_event(rp0->Status,
 8007c94:	f811 0b01 	ldrb.w	r0, [r1], #1
 8007c98:	f000 f86e 	bl	8007d78 <hci_le_generate_dhkey_complete_event>

  return status;
}
 8007c9c:	2000      	movs	r0, #0
 8007c9e:	bd08      	pop	{r3, pc}

08007ca0 <hci_le_enhanced_connection_complete_event_process>:
 *        - 0x07: 20 ppm
 * @retval None
 */

tBleStatus hci_le_enhanced_connection_complete_event_process(uint8_t *buffer_in)
{
 8007ca0:	b530      	push	{r4, r5, lr}
 8007ca2:	b089      	sub	sp, #36	; 0x24
  tBleStatus status = BLE_STATUS_SUCCESS;
  /* Input params */
  hci_le_enhanced_connection_complete_event_rp0 *rp0 = (hci_le_enhanced_connection_complete_event_rp0 *)buffer_in;
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8007ca4:	7f42      	ldrb	r2, [r0, #29]
 8007ca6:	f8b0 5019 	ldrh.w	r5, [r0, #25]
 8007caa:	f8b0 4017 	ldrh.w	r4, [r0, #23]
 8007cae:	f8b0 301b 	ldrh.w	r3, [r0, #27]
 8007cb2:	9206      	str	r2, [sp, #24]
                                            rp0->Connection_Handle,
                                            rp0->Role,
                                            rp0->Peer_Address_Type,
                                            rp0->Peer_Address,
                                            rp0->Local_Resolvable_Private_Address,
                                            rp0->Peer_Resolvable_Private_Address,
 8007cb4:	f100 0111 	add.w	r1, r0, #17
                                            rp0->Local_Resolvable_Private_Address,
 8007cb8:	f100 020b 	add.w	r2, r0, #11
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8007cbc:	e9cd 4503 	strd	r4, r5, [sp, #12]
 8007cc0:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8007cc4:	9305      	str	r3, [sp, #20]
                                            rp0->Peer_Address,
 8007cc6:	1d43      	adds	r3, r0, #5
  hci_le_enhanced_connection_complete_event(rp0->Status,
 8007cc8:	9300      	str	r3, [sp, #0]
 8007cca:	7903      	ldrb	r3, [r0, #4]
 8007ccc:	78c2      	ldrb	r2, [r0, #3]
 8007cce:	f8b0 1001 	ldrh.w	r1, [r0, #1]
 8007cd2:	7800      	ldrb	r0, [r0, #0]
 8007cd4:	f000 f852 	bl	8007d7c <hci_le_enhanced_connection_complete_event>
                                            rp0->Conn_Latency,
                                            rp0->Supervision_Timeout,
                                            rp0->Master_Clock_Accuracy);

  return status;
}
 8007cd8:	2000      	movs	r0, #0
 8007cda:	b009      	add	sp, #36	; 0x24
 8007cdc:	bd30      	pop	{r4, r5, pc}
 8007cde:	bf00      	nop

08007ce0 <hci_le_direct_advertising_report_event_process>:
 * @param Direct_Advertising_Report See @ref Direct_Advertising_Report_t
 * @retval None
 */

tBleStatus hci_le_direct_advertising_report_event_process(uint8_t *buffer_in)
{
 8007ce0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007ce4:	4603      	mov	r3, r0
  /* Input params */
  hci_le_direct_advertising_report_event_rp0 *rp0 = (hci_le_direct_advertising_report_event_rp0 *)buffer_in;
  uint8_t size = 1;
  int i;
  Direct_Advertising_Report_t Direct_Advertising_Report[HCI_MAX_PAYLOAD_SIZE/sizeof(Direct_Advertising_Report_t)];
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007ce6:	7800      	ldrb	r0, [r0, #0]
{
 8007ce8:	b0a1      	sub	sp, #132	; 0x84
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007cea:	b328      	cbz	r0, 8007d38 <hci_le_direct_advertising_report_event_process+0x58>
 8007cec:	3303      	adds	r3, #3
 8007cee:	eb03 1900 	add.w	r9, r3, r0, lsl #4
 8007cf2:	f10d 0209 	add.w	r2, sp, #9
    size += 1;
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
    size += 6;
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
    size += 1;
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007cf6:	4619      	mov	r1, r3
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 8007cf8:	f813 cc02 	ldrb.w	ip, [r3, #-2]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007cfc:	f851 ef07 	ldr.w	lr, [r1, #7]!
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 8007d00:	f813 7c01 	ldrb.w	r7, [r3, #-1]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 8007d04:	681e      	ldr	r6, [r3, #0]
 8007d06:	889d      	ldrh	r5, [r3, #4]
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 8007d08:	799c      	ldrb	r4, [r3, #6]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007d0a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
    size += 6;
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 8007d0e:	7b59      	ldrb	r1, [r3, #13]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007d10:	f8a2 8004 	strh.w	r8, [r2, #4]
 8007d14:	3310      	adds	r3, #16
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007d16:	454b      	cmp	r3, r9
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Direct_Address, (const void *) rp0->Direct_Advertising_Report[i].Direct_Address, 6);
 8007d18:	f8c2 e000 	str.w	lr, [r2]
    Direct_Advertising_Report[i].Event_Type = rp0->Direct_Advertising_Report[i].Event_Type;
 8007d1c:	f802 cc09 	strb.w	ip, [r2, #-9]
    Direct_Advertising_Report[i].Address_Type = rp0->Direct_Advertising_Report[i].Address_Type;
 8007d20:	f802 7c08 	strb.w	r7, [r2, #-8]
    BLUENRG_memcpy((void *) Direct_Advertising_Report[i].Address, (const void *) rp0->Direct_Advertising_Report[i].Address, 6);
 8007d24:	f842 6c07 	str.w	r6, [r2, #-7]
 8007d28:	f822 5c03 	strh.w	r5, [r2, #-3]
    Direct_Advertising_Report[i].Direct_Address_Type = rp0->Direct_Advertising_Report[i].Direct_Address_Type;
 8007d2c:	f802 4c01 	strb.w	r4, [r2, #-1]
    Direct_Advertising_Report[i].RSSI = rp0->Direct_Advertising_Report[i].RSSI;
 8007d30:	7191      	strb	r1, [r2, #6]
  for (i = 0; i < rp0->Num_Reports; i++) {
 8007d32:	f102 0210 	add.w	r2, r2, #16
 8007d36:	d1de      	bne.n	8007cf6 <hci_le_direct_advertising_report_event_process+0x16>
    size += 1;
  }
  hci_le_direct_advertising_report_event(rp0->Num_Reports,
 8007d38:	4669      	mov	r1, sp
 8007d3a:	f000 f821 	bl	8007d80 <hci_le_direct_advertising_report_event>
                                         Direct_Advertising_Report);

  return status;
}
 8007d3e:	2000      	movs	r0, #0
 8007d40:	b021      	add	sp, #132	; 0x84
 8007d42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d46:	bf00      	nop

08007d48 <hci_encryption_change_event>:
 8007d48:	4770      	bx	lr
 8007d4a:	bf00      	nop

08007d4c <hci_read_remote_version_information_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_read_remote_version_information_complete_event\r\n");
}
 8007d4c:	4770      	bx	lr
 8007d4e:	bf00      	nop

08007d50 <hci_hardware_error_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_hardware_error_event\r\n");
}
 8007d50:	4770      	bx	lr
 8007d52:	bf00      	nop

08007d54 <hci_number_of_completed_packets_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_number_of_completed_packets_event\r\n");
}
 8007d54:	4770      	bx	lr
 8007d56:	bf00      	nop

08007d58 <hci_data_buffer_overflow_event>:
 8007d58:	4770      	bx	lr
 8007d5a:	bf00      	nop

08007d5c <hci_encryption_key_refresh_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_encryption_key_refresh_complete_event\r\n");
}
 8007d5c:	4770      	bx	lr
 8007d5e:	bf00      	nop

08007d60 <hci_le_advertising_report_event>:
 8007d60:	4770      	bx	lr
 8007d62:	bf00      	nop

08007d64 <hci_le_connection_update_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_connection_update_complete_event\r\n");
}
 8007d64:	4770      	bx	lr
 8007d66:	bf00      	nop

08007d68 <hci_le_read_remote_used_features_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_read_remote_used_features_complete_event\r\n");
}
 8007d68:	4770      	bx	lr
 8007d6a:	bf00      	nop

08007d6c <hci_le_long_term_key_request_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_long_term_key_request_event\r\n");
}
 8007d6c:	4770      	bx	lr
 8007d6e:	bf00      	nop

08007d70 <hci_le_data_length_change_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_data_length_change_event\r\n");
}
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop

08007d74 <hci_le_read_local_p256_public_key_complete_event>:
 8007d74:	4770      	bx	lr
 8007d76:	bf00      	nop

08007d78 <hci_le_generate_dhkey_complete_event>:
 8007d78:	4770      	bx	lr
 8007d7a:	bf00      	nop

08007d7c <hci_le_enhanced_connection_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("hci_le_enhanced_connection_complete_event\r\n");
}
 8007d7c:	4770      	bx	lr
 8007d7e:	bf00      	nop

08007d80 <hci_le_direct_advertising_report_event>:
 8007d80:	4770      	bx	lr
 8007d82:	bf00      	nop

08007d84 <aci_gap_limited_discoverable_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_limited_discoverable_event\r\n");
}
 8007d84:	4770      	bx	lr
 8007d86:	bf00      	nop

08007d88 <aci_gap_pairing_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pairing_complete_event\r\n");
}
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop

08007d8c <aci_gap_pass_key_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_pass_key_req_event\r\n");
}
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop

08007d90 <aci_gap_authorization_req_event>:
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop

08007d94 <aci_gap_slave_security_initiated_event>:
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop

08007d98 <aci_gap_bond_lost_event>:
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop

08007d9c <aci_gap_proc_complete_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_proc_complete_event\r\n");
}
 8007d9c:	4770      	bx	lr
 8007d9e:	bf00      	nop

08007da0 <aci_gap_addr_not_resolved_event>:
 8007da0:	4770      	bx	lr
 8007da2:	bf00      	nop

08007da4 <aci_gap_numeric_comparison_value_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_numeric_comparison_value_event\r\n");
}
 8007da4:	4770      	bx	lr
 8007da6:	bf00      	nop

08007da8 <aci_gap_keypress_notification_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gap_keypress_notification_event\r\n");
}
 8007da8:	4770      	bx	lr
 8007daa:	bf00      	nop

08007dac <aci_gatt_proc_timeout_event>:
 8007dac:	4770      	bx	lr
 8007dae:	bf00      	nop

08007db0 <aci_att_exchange_mtu_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_exchange_mtu_resp_event\r\n");
}
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop

08007db4 <aci_att_find_info_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_info_resp_event\r\n");
}
 8007db4:	4770      	bx	lr
 8007db6:	bf00      	nop

08007db8 <aci_att_find_by_type_value_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_find_by_type_value_resp_event\r\n");
}
 8007db8:	4770      	bx	lr
 8007dba:	bf00      	nop

08007dbc <aci_att_read_by_type_resp_event>:
 8007dbc:	4770      	bx	lr
 8007dbe:	bf00      	nop

08007dc0 <aci_att_read_resp_event>:
 8007dc0:	4770      	bx	lr
 8007dc2:	bf00      	nop

08007dc4 <aci_att_read_blob_resp_event>:
 8007dc4:	4770      	bx	lr
 8007dc6:	bf00      	nop

08007dc8 <aci_att_read_multiple_resp_event>:
 8007dc8:	4770      	bx	lr
 8007dca:	bf00      	nop

08007dcc <aci_att_read_by_group_type_resp_event>:
 8007dcc:	4770      	bx	lr
 8007dce:	bf00      	nop

08007dd0 <aci_att_prepare_write_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_att_prepare_write_resp_event\r\n");
}
 8007dd0:	4770      	bx	lr
 8007dd2:	bf00      	nop

08007dd4 <aci_att_exec_write_resp_event>:
 8007dd4:	4770      	bx	lr
 8007dd6:	bf00      	nop

08007dd8 <aci_gatt_indication_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_indication_event\r\n");
}
 8007dd8:	4770      	bx	lr
 8007dda:	bf00      	nop

08007ddc <aci_gatt_proc_complete_event>:
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop

08007de0 <aci_gatt_error_resp_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_error_resp_event\r\n");
}
 8007de0:	4770      	bx	lr
 8007de2:	bf00      	nop

08007de4 <aci_gatt_disc_read_char_by_uuid_resp_event>:
 8007de4:	4770      	bx	lr
 8007de6:	bf00      	nop

08007de8 <aci_gatt_write_permit_req_event>:
 8007de8:	4770      	bx	lr
 8007dea:	bf00      	nop

08007dec <aci_gatt_read_permit_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_gatt_read_permit_req_event\r\n");
}
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop

08007df0 <aci_gatt_read_multi_permit_req_event>:
 8007df0:	4770      	bx	lr
 8007df2:	bf00      	nop

08007df4 <aci_gatt_tx_pool_available_event>:
 8007df4:	4770      	bx	lr
 8007df6:	bf00      	nop

08007df8 <aci_gatt_server_confirmation_event>:
 8007df8:	4770      	bx	lr
 8007dfa:	bf00      	nop

08007dfc <aci_gatt_prepare_write_permit_req_event>:
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop

08007e00 <aci_l2cap_connection_update_resp_event>:
 8007e00:	4770      	bx	lr
 8007e02:	bf00      	nop

08007e04 <aci_l2cap_proc_timeout_event>:
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop

08007e08 <aci_l2cap_connection_update_req_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_connection_update_req_event\r\n");
}
 8007e08:	4770      	bx	lr
 8007e0a:	bf00      	nop

08007e0c <aci_l2cap_command_reject_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_l2cap_command_reject_event\r\n");
}
 8007e0c:	4770      	bx	lr
 8007e0e:	bf00      	nop

08007e10 <aci_blue_initialized_event>:
 8007e10:	4770      	bx	lr
 8007e12:	bf00      	nop

08007e14 <aci_blue_events_lost_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_events_lost_event\r\n");
}
 8007e14:	4770      	bx	lr
 8007e16:	bf00      	nop

08007e18 <aci_blue_crash_info_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_blue_crash_info_event\r\n");
}
 8007e18:	4770      	bx	lr
 8007e1a:	bf00      	nop

08007e1c <aci_hal_end_of_radio_activity_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_end_of_radio_activity_event\r\n");
}
 8007e1c:	4770      	bx	lr
 8007e1e:	bf00      	nop

08007e20 <aci_hal_scan_req_report_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_scan_req_report_event\r\n");
}
 8007e20:	4770      	bx	lr
 8007e22:	bf00      	nop

08007e24 <aci_hal_fw_error_event>:
{
  /* NOTE : This function Should not be modified, when needed,
            the callback could be implemented in the user file
   */
  BLUENRG_PRINTF("aci_hal_fw_error_event\r\n");
}
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop

08007e28 <hci_reset>:
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_reset(void)
{
 8007e28:	b510      	push	{r4, lr}
 8007e2a:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8007e2c:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x03;
  rq.ocf = 0x003;
  rq.rparam = &status;
 8007e2e:	f10d 0207 	add.w	r2, sp, #7
  rq.rlen = 1;
 8007e32:	2301      	movs	r3, #1
  rq.ogf = 0x03;
 8007e34:	f04f 1403 	mov.w	r4, #196611	; 0x30003
  if (hci_send_req(&rq, FALSE) < 0)
 8007e38:	a802      	add	r0, sp, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007e3a:	e9cd 1103 	strd	r1, r1, [sp, #12]
  rq.rlen = 1;
 8007e3e:	e9cd 2306 	strd	r2, r3, [sp, #24]
  tBleStatus status = 0;
 8007e42:	f88d 1007 	strb.w	r1, [sp, #7]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007e46:	9105      	str	r1, [sp, #20]
  rq.ogf = 0x03;
 8007e48:	9402      	str	r4, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8007e4a:	f000 faff 	bl	800844c <hci_send_req>
 8007e4e:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8007e50:	bfac      	ite	ge
 8007e52:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 8007e56:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8007e58:	b008      	add	sp, #32
 8007e5a:	bd10      	pop	{r4, pc}

08007e5c <hci_le_set_scan_response_data>:
  }
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_set_scan_response_data(uint8_t Scan_Response_Data_Length,
                                         uint8_t Scan_Response_Data[31])
{
 8007e5c:	b510      	push	{r4, lr}
 8007e5e:	b0c8      	sub	sp, #288	; 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  hci_le_set_scan_response_data_cp0 *cp0 = (hci_le_set_scan_response_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8007e60:	f10d 0403 	add.w	r4, sp, #3
 8007e64:	2200      	movs	r2, #0
  uint8_t index_input = 0;
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 8007e66:	ab07      	add	r3, sp, #28
  tBleStatus status = 0;
 8007e68:	7022      	strb	r2, [r4, #0]
  cp0->Scan_Response_Data_Length = htob(Scan_Response_Data_Length, 1);
 8007e6a:	7018      	strb	r0, [r3, #0]
  index_input += 1;
  /* FIX: check on Scan_Response_Data introduced to fix issue in projects for Cortex-M33 */
  if (Scan_Response_Data != NULL) {
 8007e6c:	b1d1      	cbz	r1, 8007ea4 <hci_le_set_scan_response_data+0x48>
    BLUENRG_memcpy((void *) &cp0->Scan_Response_Data, (const void *) Scan_Response_Data, 31);
 8007e6e:	680a      	ldr	r2, [r1, #0]
 8007e70:	6848      	ldr	r0, [r1, #4]
 8007e72:	f8cd 201d 	str.w	r2, [sp, #29]
 8007e76:	f8cd 0021 	str.w	r0, [sp, #33]	; 0x21
 8007e7a:	688a      	ldr	r2, [r1, #8]
 8007e7c:	68c8      	ldr	r0, [r1, #12]
 8007e7e:	f8cd 2025 	str.w	r2, [sp, #37]	; 0x25
 8007e82:	f8cd 0029 	str.w	r0, [sp, #41]	; 0x29
 8007e86:	690a      	ldr	r2, [r1, #16]
 8007e88:	6948      	ldr	r0, [r1, #20]
 8007e8a:	f8cd 202d 	str.w	r2, [sp, #45]	; 0x2d
 8007e8e:	f8cd 0031 	str.w	r0, [sp, #49]	; 0x31
 8007e92:	698a      	ldr	r2, [r1, #24]
 8007e94:	8b88      	ldrh	r0, [r1, #28]
 8007e96:	7f89      	ldrb	r1, [r1, #30]
 8007e98:	f8cd 2035 	str.w	r2, [sp, #53]	; 0x35
 8007e9c:	f8ad 0039 	strh.w	r0, [sp, #57]	; 0x39
 8007ea0:	f88d 103b 	strb.w	r1, [sp, #59]	; 0x3b
  }
  index_input += 31;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x08;
 8007ea4:	4809      	ldr	r0, [pc, #36]	; (8007ecc <hci_le_set_scan_response_data+0x70>)
  rq.ocf = 0x009;
  rq.cparam = cmd_buffer;
 8007ea6:	9303      	str	r3, [sp, #12]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007ea8:	2100      	movs	r1, #0
  rq.clen = index_input;
 8007eaa:	2220      	movs	r2, #32
  rq.ogf = 0x08;
 8007eac:	9001      	str	r0, [sp, #4]
  rq.rparam = &status;
  rq.rlen = 1;
 8007eae:	2301      	movs	r3, #1
  if (hci_send_req(&rq, FALSE) < 0)
 8007eb0:	a801      	add	r0, sp, #4
  rq.rparam = &status;
 8007eb2:	9405      	str	r4, [sp, #20]
  rq.clen = index_input;
 8007eb4:	9204      	str	r2, [sp, #16]
  rq.rlen = 1;
 8007eb6:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007eb8:	9102      	str	r1, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8007eba:	f000 fac7 	bl	800844c <hci_send_req>
 8007ebe:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8007ec0:	bfac      	ite	ge
 8007ec2:	7820      	ldrbge	r0, [r4, #0]
    return BLE_STATUS_TIMEOUT;
 8007ec4:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8007ec6:	b048      	add	sp, #288	; 0x120
 8007ec8:	bd10      	pop	{r4, pc}
 8007eca:	bf00      	nop
 8007ecc:	00090008 	.word	0x00090008

08007ed0 <hci_le_rand>:
  }
  BLUENRG_memcpy((void *) Encrypted_Data, (const void *) resp.Encrypted_Data, 16);
  return BLE_STATUS_SUCCESS;
}
tBleStatus hci_le_rand(uint8_t Random_Number[8])
{
 8007ed0:	b510      	push	{r4, lr}
 8007ed2:	b08a      	sub	sp, #40	; 0x28
  struct hci_request rq;
  hci_le_rand_rp0 resp;
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007ed4:	ab01      	add	r3, sp, #4
 8007ed6:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x08;
 8007ed8:	4a0f      	ldr	r2, [pc, #60]	; (8007f18 <hci_le_rand+0x48>)
  rq.ocf = 0x018;
  rq.rparam = &resp;
 8007eda:	9308      	str	r3, [sp, #32]
{
 8007edc:	4604      	mov	r4, r0
  rq.rlen = sizeof(resp);
 8007ede:	2309      	movs	r3, #9
  if (hci_send_req(&rq, FALSE) < 0)
 8007ee0:	a804      	add	r0, sp, #16
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007ee2:	e9cd 1101 	strd	r1, r1, [sp, #4]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007ee6:	e9cd 1105 	strd	r1, r1, [sp, #20]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007eea:	f88d 100c 	strb.w	r1, [sp, #12]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007eee:	9107      	str	r1, [sp, #28]
  rq.ogf = 0x08;
 8007ef0:	9204      	str	r2, [sp, #16]
  rq.rlen = sizeof(resp);
 8007ef2:	9309      	str	r3, [sp, #36]	; 0x24
  if (hci_send_req(&rq, FALSE) < 0)
 8007ef4:	f000 faaa 	bl	800844c <hci_send_req>
 8007ef8:	2800      	cmp	r0, #0
 8007efa:	db0a      	blt.n	8007f12 <hci_le_rand+0x42>
    return BLE_STATUS_TIMEOUT;
  if (resp.Status) {
 8007efc:	f89d 0004 	ldrb.w	r0, [sp, #4]
 8007f00:	b928      	cbnz	r0, 8007f0e <hci_le_rand+0x3e>
    return resp.Status;
  }
  BLUENRG_memcpy((void *) Random_Number, (const void *) resp.Random_Number, 8);
 8007f02:	f8dd 2005 	ldr.w	r2, [sp, #5]
 8007f06:	f8dd 3009 	ldr.w	r3, [sp, #9]
 8007f0a:	6022      	str	r2, [r4, #0]
 8007f0c:	6063      	str	r3, [r4, #4]
  return BLE_STATUS_SUCCESS;
}
 8007f0e:	b00a      	add	sp, #40	; 0x28
 8007f10:	bd10      	pop	{r4, pc}
    return BLE_STATUS_TIMEOUT;
 8007f12:	20ff      	movs	r0, #255	; 0xff
}
 8007f14:	b00a      	add	sp, #40	; 0x28
 8007f16:	bd10      	pop	{r4, pc}
 8007f18:	00180008 	.word	0x00180008

08007f1c <aci_gap_set_discoverable>:
                                    uint8_t Local_Name[],
                                    uint8_t Service_Uuid_length,
                                    uint8_t Service_Uuid_List[],
                                    uint16_t Slave_Conn_Interval_Min,
                                    uint16_t Slave_Conn_Interval_Max)
{
 8007f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f20:	b0cb      	sub	sp, #300	; 0x12c
 8007f22:	4696      	mov	lr, r2
 8007f24:	f89d 5154 	ldrb.w	r5, [sp, #340]	; 0x154
 8007f28:	f89d 615c 	ldrb.w	r6, [sp, #348]	; 0x15c
 8007f2c:	f8bd 4168 	ldrh.w	r4, [sp, #360]	; 0x168
 8007f30:	f89d c150 	ldrb.w	ip, [sp, #336]	; 0x150
 8007f34:	9401      	str	r4, [sp, #4]
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gap_set_discoverable_cp0 *cp0 = (aci_gap_set_discoverable_cp0*)(cmd_buffer);
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
  tBleStatus status = 0;
 8007f36:	f04f 0800 	mov.w	r8, #0
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8007f3a:	ac09      	add	r4, sp, #36	; 0x24
 8007f3c:	f105 0a08 	add.w	sl, r5, #8
  uint8_t index_input = 0;
  cp0->Advertising_Type = htob(Advertising_Type, 1);
 8007f40:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  index_input += 1;
  cp0->Advertising_Interval_Min = htob(Advertising_Interval_Min, 2);
 8007f44:	f8ad 1025 	strh.w	r1, [sp, #37]	; 0x25
  index_input += 1;
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8007f48:	462a      	mov	r2, r5
 8007f4a:	9956      	ldr	r1, [sp, #344]	; 0x158
  cp0->Advertising_Interval_Max = htob(Advertising_Interval_Max, 2);
 8007f4c:	f8ad e027 	strh.w	lr, [sp, #39]	; 0x27
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8007f50:	a80b      	add	r0, sp, #44	; 0x2c
  cp0->Own_Address_Type = htob(Own_Address_Type, 1);
 8007f52:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
  cp0->Advertising_Filter_Policy = htob(Advertising_Filter_Policy, 1);
 8007f56:	f88d c02a 	strb.w	ip, [sp, #42]	; 0x2a
{
 8007f5a:	f8bd b164 	ldrh.w	fp, [sp, #356]	; 0x164
  cp0->Local_Name_Length = htob(Local_Name_Length, 1);
 8007f5e:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8007f62:	f106 0709 	add.w	r7, r6, #9
  tBleStatus status = 0;
 8007f66:	f88d 800b 	strb.w	r8, [sp, #11]
    BLUENRG_memcpy((void *) &cp0->Local_Name, (const void *) Local_Name, Local_Name_Length*sizeof(uint8_t));
 8007f6a:	f002 ff7d 	bl	800ae68 <memcpy>
  aci_gap_set_discoverable_cp1 *cp1 = (aci_gap_set_discoverable_cp1*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)));
 8007f6e:	eb04 000a 	add.w	r0, r4, sl
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8007f72:	442f      	add	r7, r5
    index_input += Local_Name_Length*sizeof(uint8_t);
    {
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
    }
    index_input += 1;
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 8007f74:	9958      	ldr	r1, [sp, #352]	; 0x160
      cp1->Service_Uuid_length = htob(Service_Uuid_length, 1);
 8007f76:	f804 600a 	strb.w	r6, [r4, sl]
    BLUENRG_memcpy((void *) &cp1->Service_Uuid_List, (const void *) Service_Uuid_List, Service_Uuid_length*sizeof(uint8_t));
 8007f7a:	4632      	mov	r2, r6
 8007f7c:	3001      	adds	r0, #1
 8007f7e:	f002 ff73 	bl	800ae68 <memcpy>
    }
    index_input += 2;
    {
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
    }
    index_input += 2;
 8007f82:	360d      	adds	r6, #13
  aci_gap_set_discoverable_cp2 *cp2 = (aci_gap_set_discoverable_cp2*)(cmd_buffer + 1 + 2 + 2 + 1 + 1 + 1 + Local_Name_Length * (sizeof(uint8_t)) + 1 + Service_Uuid_length * (sizeof(uint8_t)));
 8007f84:	19e2      	adds	r2, r4, r7
      cp2->Slave_Conn_Interval_Min = htob(Slave_Conn_Interval_Min, 2);
 8007f86:	f824 b007 	strh.w	fp, [r4, r7]
    index_input += 2;
 8007f8a:	4435      	add	r5, r6
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 8007f8c:	9f01      	ldr	r7, [sp, #4]
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8007f8e:	4e0c      	ldr	r6, [pc, #48]	; (8007fc0 <aci_gap_set_discoverable+0xa4>)
      cp2->Slave_Conn_Interval_Max = htob(Slave_Conn_Interval_Max, 2);
 8007f90:	8057      	strh	r7, [r2, #2]
  tBleStatus status = 0;
 8007f92:	f10d 090b 	add.w	r9, sp, #11
  rq.ocf = 0x083;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 8007f96:	2301      	movs	r3, #1
  rq.clen = index_input;
 8007f98:	b2ed      	uxtb	r5, r5
  if (hci_send_req(&rq, FALSE) < 0)
 8007f9a:	4641      	mov	r1, r8
 8007f9c:	a803      	add	r0, sp, #12
  rq.cparam = cmd_buffer;
 8007f9e:	e9cd 4505 	strd	r4, r5, [sp, #20]
  rq.ogf = 0x3f;
 8007fa2:	e9cd 6803 	strd	r6, r8, [sp, #12]
  rq.rparam = &status;
 8007fa6:	f8cd 901c 	str.w	r9, [sp, #28]
  rq.rlen = 1;
 8007faa:	9308      	str	r3, [sp, #32]
  if (hci_send_req(&rq, FALSE) < 0)
 8007fac:	f000 fa4e 	bl	800844c <hci_send_req>
 8007fb0:	4540      	cmp	r0, r8
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8007fb2:	bfac      	ite	ge
 8007fb4:	f899 0000 	ldrbge.w	r0, [r9]
    return BLE_STATUS_TIMEOUT;
 8007fb8:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8007fba:	b04b      	add	sp, #300	; 0x12c
 8007fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fc0:	0083003f 	.word	0x0083003f

08007fc4 <aci_gap_init>:
                        uint8_t privacy_enabled,
                        uint8_t device_name_char_len,
                        uint16_t *Service_Handle,
                        uint16_t *Dev_Name_Char_Handle,
                        uint16_t *Appearance_Char_Handle)
{
 8007fc4:	b570      	push	{r4, r5, r6, lr}
 8007fc6:	b0ca      	sub	sp, #296	; 0x128
 8007fc8:	461e      	mov	r6, r3
  cp0->privacy_enabled = htob(privacy_enabled, 1);
  index_input += 1;
  cp0->device_name_char_len = htob(device_name_char_len, 1);
  index_input += 1;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8007fca:	4b18      	ldr	r3, [pc, #96]	; (800802c <aci_gap_init+0x68>)
 8007fcc:	9303      	str	r3, [sp, #12]
  rq.ocf = 0x08a;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
 8007fce:	2303      	movs	r3, #3
  cp0->Role = htob(Role, 1);
 8007fd0:	f88d 0024 	strb.w	r0, [sp, #36]	; 0x24
  cp0->privacy_enabled = htob(privacy_enabled, 1);
 8007fd4:	f88d 1025 	strb.w	r1, [sp, #37]	; 0x25
  rq.clen = index_input;
 8007fd8:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007fda:	2100      	movs	r1, #0
  rq.rparam = &resp;
  rq.rlen = sizeof(resp);
 8007fdc:	2307      	movs	r3, #7
  cp0->Role = htob(Role, 1);
 8007fde:	ad09      	add	r5, sp, #36	; 0x24
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007fe0:	ac01      	add	r4, sp, #4
  if (hci_send_req(&rq, FALSE) < 0)
 8007fe2:	a803      	add	r0, sp, #12
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007fe4:	9101      	str	r1, [sp, #4]
  cp0->device_name_char_len = htob(device_name_char_len, 1);
 8007fe6:	f88d 2026 	strb.w	r2, [sp, #38]	; 0x26
  rq.cparam = cmd_buffer;
 8007fea:	9505      	str	r5, [sp, #20]
  rq.rlen = sizeof(resp);
 8007fec:	9308      	str	r3, [sp, #32]
  rq.rparam = &resp;
 8007fee:	9407      	str	r4, [sp, #28]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8007ff0:	9104      	str	r1, [sp, #16]
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8007ff2:	f8cd 1007 	str.w	r1, [sp, #7]
  if (hci_send_req(&rq, FALSE) < 0)
 8007ff6:	f000 fa29 	bl	800844c <hci_send_req>
 8007ffa:	2800      	cmp	r0, #0
 8007ffc:	db12      	blt.n	8008024 <aci_gap_init+0x60>
    return BLE_STATUS_TIMEOUT;
  if (resp.Status) {
 8007ffe:	7820      	ldrb	r0, [r4, #0]
 8008000:	b970      	cbnz	r0, 8008020 <aci_gap_init+0x5c>
    return resp.Status;
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
 8008002:	6821      	ldr	r1, [r4, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8008004:	78e2      	ldrb	r2, [r4, #3]
 8008006:	7925      	ldrb	r5, [r4, #4]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8008008:	6863      	ldr	r3, [r4, #4]
  *Service_Handle = btoh(resp.Service_Handle, 2);
 800800a:	f3c1 210f 	ubfx	r1, r1, #8, #16
 800800e:	8031      	strh	r1, [r6, #0]
  *Dev_Name_Char_Handle = btoh(resp.Dev_Name_Char_Handle, 2);
 8008010:	994e      	ldr	r1, [sp, #312]	; 0x138
 8008012:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8008016:	800a      	strh	r2, [r1, #0]
  *Appearance_Char_Handle = btoh(resp.Appearance_Char_Handle, 2);
 8008018:	9a4f      	ldr	r2, [sp, #316]	; 0x13c
 800801a:	f3c3 230f 	ubfx	r3, r3, #8, #16
 800801e:	8013      	strh	r3, [r2, #0]
  return BLE_STATUS_SUCCESS;
}
 8008020:	b04a      	add	sp, #296	; 0x128
 8008022:	bd70      	pop	{r4, r5, r6, pc}
    return BLE_STATUS_TIMEOUT;
 8008024:	20ff      	movs	r0, #255	; 0xff
}
 8008026:	b04a      	add	sp, #296	; 0x128
 8008028:	bd70      	pop	{r4, r5, r6, pc}
 800802a:	bf00      	nop
 800802c:	008a003f 	.word	0x008a003f

08008030 <aci_gatt_init>:
  ******************************************************************************
  */
#include "ble_types.h"
#include "bluenrg1_gatt_aci.h"
tBleStatus aci_gatt_init(void)
{
 8008030:	b510      	push	{r4, lr}
 8008032:	b088      	sub	sp, #32
  struct hci_request rq;
  tBleStatus status = 0;
 8008034:	2100      	movs	r1, #0
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
  rq.ocf = 0x101;
  rq.rparam = &status;
 8008036:	f10d 0207 	add.w	r2, sp, #7
  rq.rlen = 1;
 800803a:	2301      	movs	r3, #1
  rq.ogf = 0x3f;
 800803c:	4c09      	ldr	r4, [pc, #36]	; (8008064 <aci_gatt_init+0x34>)
  tBleStatus status = 0;
 800803e:	f88d 1007 	strb.w	r1, [sp, #7]
  if (hci_send_req(&rq, FALSE) < 0)
 8008042:	a802      	add	r0, sp, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008044:	e9cd 1103 	strd	r1, r1, [sp, #12]
  rq.rlen = 1;
 8008048:	e9cd 2306 	strd	r2, r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800804c:	9105      	str	r1, [sp, #20]
  rq.ogf = 0x3f;
 800804e:	9402      	str	r4, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 8008050:	f000 f9fc 	bl	800844c <hci_send_req>
 8008054:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8008056:	bfac      	ite	ge
 8008058:	f89d 0007 	ldrbge.w	r0, [sp, #7]
    return BLE_STATUS_TIMEOUT;
 800805c:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 800805e:	b008      	add	sp, #32
 8008060:	bd10      	pop	{r4, pc}
 8008062:	bf00      	nop
 8008064:	0101003f 	.word	0x0101003f

08008068 <aci_gatt_add_service>:
tBleStatus aci_gatt_add_service(uint8_t Service_UUID_Type,
                                Service_UUID_t *Service_UUID,
                                uint8_t Service_Type,
                                uint8_t Max_Attribute_Records,
                                uint16_t *Service_Handle)
{
 8008068:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_service_cp0 *cp0 = (aci_gatt_add_service_cp0*)(cmd_buffer);
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 800806c:	2801      	cmp	r0, #1
{
 800806e:	b0c9      	sub	sp, #292	; 0x124
 8008070:	4616      	mov	r6, r2
 8008072:	461c      	mov	r4, r3
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 8008074:	d031      	beq.n	80080da <aci_gatt_add_service+0x72>
 8008076:	2802      	cmp	r0, #2
 8008078:	d003      	beq.n	8008082 <aci_gatt_add_service+0x1a>
 800807a:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Service_Handle = btoh(resp.Service_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 800807c:	b049      	add	sp, #292	; 0x124
 800807e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008082:	466d      	mov	r5, sp
 8008084:	2300      	movs	r3, #0
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8008086:	f10d 081c 	add.w	r8, sp, #28
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800808a:	802b      	strh	r3, [r5, #0]
 800808c:	70ab      	strb	r3, [r5, #2]
      case 2: size = 16; break;
 800808e:	f04f 0913 	mov.w	r9, #19
 8008092:	2210      	movs	r2, #16
 8008094:	f10d 072d 	add.w	r7, sp, #45	; 0x2d
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 8008098:	f888 0000 	strb.w	r0, [r8]
    BLUENRG_memcpy((void *) &cp0->Service_UUID, (const void *) Service_UUID, size);
 800809c:	f10d 001d 	add.w	r0, sp, #29
 80080a0:	f002 fee2 	bl	800ae68 <memcpy>
  rq.ogf = 0x3f;
 80080a4:	4a16      	ldr	r2, [pc, #88]	; (8008100 <aci_gatt_add_service+0x98>)
      cp1->Service_Type = htob(Service_Type, 1);
 80080a6:	703e      	strb	r6, [r7, #0]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80080a8:	2100      	movs	r1, #0
  rq.rlen = sizeof(resp);
 80080aa:	2303      	movs	r3, #3
  if (hci_send_req(&rq, FALSE) < 0)
 80080ac:	a801      	add	r0, sp, #4
  rq.clen = index_input;
 80080ae:	e9cd 8903 	strd	r8, r9, [sp, #12]
      cp1->Max_Attribute_Records = htob(Max_Attribute_Records, 1);
 80080b2:	707c      	strb	r4, [r7, #1]
  rq.rparam = &resp;
 80080b4:	9505      	str	r5, [sp, #20]
  rq.ogf = 0x3f;
 80080b6:	9201      	str	r2, [sp, #4]
  rq.rlen = sizeof(resp);
 80080b8:	9306      	str	r3, [sp, #24]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80080ba:	9102      	str	r1, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 80080bc:	f000 f9c6 	bl	800844c <hci_send_req>
 80080c0:	2800      	cmp	r0, #0
 80080c2:	db18      	blt.n	80080f6 <aci_gatt_add_service+0x8e>
  if (resp.Status) {
 80080c4:	7828      	ldrb	r0, [r5, #0]
 80080c6:	2800      	cmp	r0, #0
 80080c8:	d1d8      	bne.n	800807c <aci_gatt_add_service+0x14>
  *Service_Handle = btoh(resp.Service_Handle, 2);
 80080ca:	682b      	ldr	r3, [r5, #0]
 80080cc:	9a50      	ldr	r2, [sp, #320]	; 0x140
 80080ce:	f3c3 230f 	ubfx	r3, r3, #8, #16
 80080d2:	8013      	strh	r3, [r2, #0]
}
 80080d4:	b049      	add	sp, #292	; 0x124
 80080d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80080da:	466d      	mov	r5, sp
 80080dc:	2300      	movs	r3, #0
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 80080de:	f10d 081c 	add.w	r8, sp, #28
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80080e2:	802b      	strh	r3, [r5, #0]
 80080e4:	70ab      	strb	r3, [r5, #2]
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 80080e6:	f04f 0905 	mov.w	r9, #5
 80080ea:	2202      	movs	r2, #2
  aci_gatt_add_service_cp1 *cp1 = (aci_gatt_add_service_cp1*)(cmd_buffer + 1 + (Service_UUID_Type == 1 ? 2 : (Service_UUID_Type == 2 ? 16 : 0)));
 80080ec:	f10d 071f 	add.w	r7, sp, #31
  cp0->Service_UUID_Type = htob(Service_UUID_Type, 1);
 80080f0:	f888 0000 	strb.w	r0, [r8]
    switch (Service_UUID_Type) {
 80080f4:	e7d2      	b.n	800809c <aci_gatt_add_service+0x34>
    return BLE_STATUS_TIMEOUT;
 80080f6:	20ff      	movs	r0, #255	; 0xff
}
 80080f8:	b049      	add	sp, #292	; 0x124
 80080fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80080fe:	bf00      	nop
 8008100:	0102003f 	.word	0x0102003f

08008104 <aci_gatt_add_char>:
                             uint8_t Security_Permissions,
                             uint8_t GATT_Evt_Mask,
                             uint8_t Enc_Key_Size,
                             uint8_t Is_Variable,
                             uint16_t *Char_Handle)
{
 8008104:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008108:	b0cb      	sub	sp, #300	; 0x12c
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_cp0 *cp0 = (aci_gatt_add_char_cp0*)(cmd_buffer);
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 800810a:	2901      	cmp	r1, #1
{
 800810c:	461c      	mov	r4, r3
 800810e:	f89d 8150 	ldrb.w	r8, [sp, #336]	; 0x150
 8008112:	f89d 9154 	ldrb.w	r9, [sp, #340]	; 0x154
 8008116:	f89d a158 	ldrb.w	sl, [sp, #344]	; 0x158
 800811a:	f89d b15c 	ldrb.w	fp, [sp, #348]	; 0x15c
 800811e:	f89d 3160 	ldrb.w	r3, [sp, #352]	; 0x160
 8008122:	4694      	mov	ip, r2
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 8008124:	d041      	beq.n	80081aa <aci_gatt_add_char+0xa6>
 8008126:	2902      	cmp	r1, #2
 8008128:	d003      	beq.n	8008132 <aci_gatt_add_char+0x2e>
 800812a:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Char_Handle = btoh(resp.Char_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 800812c:	b04b      	add	sp, #300	; 0x12c
 800812e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008132:	ad02      	add	r5, sp, #8
 8008134:	2200      	movs	r2, #0
 8008136:	802a      	strh	r2, [r5, #0]
 8008138:	70aa      	strb	r2, [r5, #2]
      case 2: size = 16; break;
 800813a:	221a      	movs	r2, #26
  cp0->Service_Handle = htob(Service_Handle, 2);
 800813c:	af09      	add	r7, sp, #36	; 0x24
      case 2: size = 16; break;
 800813e:	9200      	str	r2, [sp, #0]
 8008140:	f10d 0637 	add.w	r6, sp, #55	; 0x37
 8008144:	2210      	movs	r2, #16
  cp0->Service_Handle = htob(Service_Handle, 2);
 8008146:	8038      	strh	r0, [r7, #0]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 8008148:	70b9      	strb	r1, [r7, #2]
    BLUENRG_memcpy((void *) &cp0->Char_UUID, (const void *) Char_UUID, size);
 800814a:	4661      	mov	r1, ip
 800814c:	f10d 0027 	add.w	r0, sp, #39	; 0x27
 8008150:	9301      	str	r3, [sp, #4]
 8008152:	f002 fe89 	bl	800ae68 <memcpy>
      cp1->Char_Properties = htob(Char_Properties, 1);
 8008156:	2200      	movs	r2, #0
 8008158:	f368 0207 	bfi	r2, r8, #0, #8
      cp1->Is_Variable = htob(Is_Variable, 1);
 800815c:	9b01      	ldr	r3, [sp, #4]
 800815e:	71b3      	strb	r3, [r6, #6]
      cp1->Char_Properties = htob(Char_Properties, 1);
 8008160:	f369 220f 	bfi	r2, r9, #8, #8
  rq.clen = index_input;
 8008164:	9b00      	ldr	r3, [sp, #0]
  rq.ogf = 0x3f;
 8008166:	f8df c064 	ldr.w	ip, [pc, #100]	; 80081cc <aci_gatt_add_char+0xc8>
      cp1->Char_Value_Length = htob(Char_Value_Length, 2);
 800816a:	8034      	strh	r4, [r6, #0]
      cp1->Char_Properties = htob(Char_Properties, 1);
 800816c:	f36a 4217 	bfi	r2, sl, #16, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008170:	2100      	movs	r1, #0
      cp1->Char_Properties = htob(Char_Properties, 1);
 8008172:	f36b 621f 	bfi	r2, fp, #24, #8
  rq.rlen = sizeof(resp);
 8008176:	2403      	movs	r4, #3
  if (hci_send_req(&rq, FALSE) < 0)
 8008178:	a803      	add	r0, sp, #12
  rq.rparam = &resp;
 800817a:	e9cd 3506 	strd	r3, r5, [sp, #24]
      cp1->Char_Properties = htob(Char_Properties, 1);
 800817e:	f8c6 2002 	str.w	r2, [r6, #2]
  rq.cparam = cmd_buffer;
 8008182:	9705      	str	r7, [sp, #20]
  rq.ogf = 0x3f;
 8008184:	f8cd c00c 	str.w	ip, [sp, #12]
  rq.rlen = sizeof(resp);
 8008188:	9408      	str	r4, [sp, #32]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800818a:	9104      	str	r1, [sp, #16]
  if (hci_send_req(&rq, FALSE) < 0)
 800818c:	f000 f95e 	bl	800844c <hci_send_req>
 8008190:	2800      	cmp	r0, #0
 8008192:	db17      	blt.n	80081c4 <aci_gatt_add_char+0xc0>
  if (resp.Status) {
 8008194:	7828      	ldrb	r0, [r5, #0]
 8008196:	2800      	cmp	r0, #0
 8008198:	d1c8      	bne.n	800812c <aci_gatt_add_char+0x28>
  *Char_Handle = btoh(resp.Char_Handle, 2);
 800819a:	682b      	ldr	r3, [r5, #0]
 800819c:	9a59      	ldr	r2, [sp, #356]	; 0x164
 800819e:	f3c3 230f 	ubfx	r3, r3, #8, #16
 80081a2:	8013      	strh	r3, [r2, #0]
}
 80081a4:	b04b      	add	sp, #300	; 0x12c
 80081a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80081aa:	ad02      	add	r5, sp, #8
 80081ac:	2200      	movs	r2, #0
 80081ae:	802a      	strh	r2, [r5, #0]
 80081b0:	70aa      	strb	r2, [r5, #2]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 80081b2:	220c      	movs	r2, #12
  cp0->Service_Handle = htob(Service_Handle, 2);
 80081b4:	af09      	add	r7, sp, #36	; 0x24
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 80081b6:	9200      	str	r2, [sp, #0]
  aci_gatt_add_char_cp1 *cp1 = (aci_gatt_add_char_cp1*)(cmd_buffer + 2 + 1 + (Char_UUID_Type == 1 ? 2 : (Char_UUID_Type == 2 ? 16 : 0)));
 80081b8:	f10d 0629 	add.w	r6, sp, #41	; 0x29
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 80081bc:	2202      	movs	r2, #2
  cp0->Service_Handle = htob(Service_Handle, 2);
 80081be:	8038      	strh	r0, [r7, #0]
  cp0->Char_UUID_Type = htob(Char_UUID_Type, 1);
 80081c0:	70b9      	strb	r1, [r7, #2]
    switch (Char_UUID_Type) {
 80081c2:	e7c2      	b.n	800814a <aci_gatt_add_char+0x46>
    return BLE_STATUS_TIMEOUT;
 80081c4:	20ff      	movs	r0, #255	; 0xff
}
 80081c6:	b04b      	add	sp, #300	; 0x12c
 80081c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80081cc:	0104003f 	.word	0x0104003f

080081d0 <aci_gatt_add_char_desc>:
                                  uint8_t Access_Permissions,
                                  uint8_t GATT_Evt_Mask,
                                  uint8_t Enc_Key_Size,
                                  uint8_t Is_Variable,
                                  uint16_t *Char_Desc_Handle)
{
 80081d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80081d4:	b0cd      	sub	sp, #308	; 0x134
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_add_char_desc_cp0 *cp0 = (aci_gatt_add_char_desc_cp0*)(cmd_buffer);
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 80081d6:	2a01      	cmp	r2, #1
{
 80081d8:	f89d 5164 	ldrb.w	r5, [sp, #356]	; 0x164
 80081dc:	9500      	str	r5, [sp, #0]
 80081de:	f89d 5168 	ldrb.w	r5, [sp, #360]	; 0x168
 80081e2:	9501      	str	r5, [sp, #4]
 80081e4:	f89d 516c 	ldrb.w	r5, [sp, #364]	; 0x16c
 80081e8:	f89d 9158 	ldrb.w	r9, [sp, #344]	; 0x158
 80081ec:	f89d 415c 	ldrb.w	r4, [sp, #348]	; 0x15c
 80081f0:	f89d a170 	ldrb.w	sl, [sp, #368]	; 0x170
 80081f4:	f89d b174 	ldrb.w	fp, [sp, #372]	; 0x174
 80081f8:	9502      	str	r5, [sp, #8]
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 80081fa:	d056      	beq.n	80082aa <aci_gatt_add_char_desc+0xda>
 80081fc:	2a02      	cmp	r2, #2
 80081fe:	d003      	beq.n	8008208 <aci_gatt_add_char_desc+0x38>
 8008200:	2047      	movs	r0, #71	; 0x47
  if (resp.Status) {
    return resp.Status;
  }
  *Char_Desc_Handle = btoh(resp.Char_Desc_Handle, 2);
  return BLE_STATUS_SUCCESS;
}
 8008202:	b04d      	add	sp, #308	; 0x134
 8008204:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008208:	af04      	add	r7, sp, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 800820a:	ae0b      	add	r6, sp, #44	; 0x2c
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800820c:	f04f 0c00 	mov.w	ip, #0
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8008210:	f104 0517 	add.w	r5, r4, #23
  cp0->Service_Handle = htob(Service_Handle, 2);
 8008214:	8030      	strh	r0, [r6, #0]
      case 2: size = 16; break;
 8008216:	2010      	movs	r0, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 8008218:	4435      	add	r5, r6
  BLUENRG_memset(&resp, 0, sizeof(resp));
 800821a:	f8a7 c000 	strh.w	ip, [r7]
 800821e:	f887 c002 	strb.w	ip, [r7, #2]
      case 2: size = 16; break;
 8008222:	9003      	str	r0, [sp, #12]
 8008224:	f10d 0841 	add.w	r8, sp, #65	; 0x41
  cp0->Char_Handle = htob(Char_Handle, 2);
 8008228:	8071      	strh	r1, [r6, #2]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 800822a:	7132      	strb	r2, [r6, #4]
    BLUENRG_memcpy((void *) &cp0->Char_Desc_Uuid, (const void *) Char_Desc_Uuid, size);
 800822c:	4619      	mov	r1, r3
 800822e:	4602      	mov	r2, r0
 8008230:	f10d 0031 	add.w	r0, sp, #49	; 0x31
 8008234:	f002 fe18 	bl	800ae68 <memcpy>
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 8008238:	4622      	mov	r2, r4
 800823a:	9958      	ldr	r1, [sp, #352]	; 0x160
      cp1->Char_Desc_Value_Length = htob(Char_Desc_Value_Length, 1);
 800823c:	f888 4001 	strb.w	r4, [r8, #1]
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 8008240:	f108 0002 	add.w	r0, r8, #2
      cp1->Char_Desc_Value_Max_Len = htob(Char_Desc_Value_Max_Len, 1);
 8008244:	f888 9000 	strb.w	r9, [r8]
    BLUENRG_memcpy((void *) &cp1->Char_Desc_Value, (const void *) Char_Desc_Value, Char_Desc_Value_Length*sizeof(uint8_t));
 8008248:	f002 fe0e 	bl	800ae68 <memcpy>
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 800824c:	9a00      	ldr	r2, [sp, #0]
  rq.ogf = 0x3f;
 800824e:	f8df c088 	ldr.w	ip, [pc, #136]	; 80082d8 <aci_gatt_add_char_desc+0x108>
      cp2->Is_Variable = htob(Is_Variable, 1);
 8008252:	f885 b004 	strb.w	fp, [r5, #4]
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8008256:	2300      	movs	r3, #0
 8008258:	f362 0307 	bfi	r3, r2, #0, #8
 800825c:	9a01      	ldr	r2, [sp, #4]
  rq.rparam = &resp;
 800825e:	9709      	str	r7, [sp, #36]	; 0x24
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8008260:	f362 230f 	bfi	r3, r2, #8, #8
    index_input += 1;
 8008264:	9a03      	ldr	r2, [sp, #12]
  rq.ogf = 0x3f;
 8008266:	f8cd c014 	str.w	ip, [sp, #20]
    index_input += 1;
 800826a:	340c      	adds	r4, #12
 800826c:	4422      	add	r2, r4
 800826e:	4614      	mov	r4, r2
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8008270:	9a02      	ldr	r2, [sp, #8]
 8008272:	f362 4317 	bfi	r3, r2, #16, #8
 8008276:	f36a 631f 	bfi	r3, sl, #24, #8
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800827a:	2100      	movs	r1, #0
  rq.rlen = sizeof(resp);
 800827c:	2203      	movs	r2, #3
  rq.clen = index_input;
 800827e:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 8008280:	a805      	add	r0, sp, #20
      cp2->Security_Permissions = htob(Security_Permissions, 1);
 8008282:	602b      	str	r3, [r5, #0]
  rq.cparam = cmd_buffer;
 8008284:	e9cd 6407 	strd	r6, r4, [sp, #28]
  rq.rlen = sizeof(resp);
 8008288:	920a      	str	r2, [sp, #40]	; 0x28
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800828a:	9106      	str	r1, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 800828c:	f000 f8de 	bl	800844c <hci_send_req>
 8008290:	2800      	cmp	r0, #0
 8008292:	db1d      	blt.n	80082d0 <aci_gatt_add_char_desc+0x100>
  if (resp.Status) {
 8008294:	7838      	ldrb	r0, [r7, #0]
 8008296:	2800      	cmp	r0, #0
 8008298:	d1b3      	bne.n	8008202 <aci_gatt_add_char_desc+0x32>
  *Char_Desc_Handle = btoh(resp.Char_Desc_Handle, 2);
 800829a:	683b      	ldr	r3, [r7, #0]
 800829c:	9a5e      	ldr	r2, [sp, #376]	; 0x178
 800829e:	f3c3 230f 	ubfx	r3, r3, #8, #16
 80082a2:	8013      	strh	r3, [r2, #0]
}
 80082a4:	b04d      	add	sp, #308	; 0x134
 80082a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80082aa:	af04      	add	r7, sp, #16
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 80082ac:	ae0b      	add	r6, sp, #44	; 0x2c
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80082ae:	f04f 0c00 	mov.w	ip, #0
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 80082b2:	f104 0509 	add.w	r5, r4, #9
  cp0->Service_Handle = htob(Service_Handle, 2);
 80082b6:	8030      	strh	r0, [r6, #0]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 80082b8:	2002      	movs	r0, #2
  aci_gatt_add_char_desc_cp2 *cp2 = (aci_gatt_add_char_desc_cp2*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)) + 1 + 1 + Char_Desc_Value_Length * (sizeof(uint8_t)));
 80082ba:	4435      	add	r5, r6
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80082bc:	f8a7 c000 	strh.w	ip, [r7]
 80082c0:	f887 c002 	strb.w	ip, [r7, #2]
      case 1: size = 2; break;
 80082c4:	9003      	str	r0, [sp, #12]
  aci_gatt_add_char_desc_cp1 *cp1 = (aci_gatt_add_char_desc_cp1*)(cmd_buffer + 2 + 2 + 1 + (Char_Desc_Uuid_Type == 1 ? 2 : (Char_Desc_Uuid_Type == 2 ? 16 : 0)));
 80082c6:	f10d 0833 	add.w	r8, sp, #51	; 0x33
  cp0->Char_Handle = htob(Char_Handle, 2);
 80082ca:	8071      	strh	r1, [r6, #2]
  cp0->Char_Desc_Uuid_Type = htob(Char_Desc_Uuid_Type, 1);
 80082cc:	7132      	strb	r2, [r6, #4]
 80082ce:	e7ad      	b.n	800822c <aci_gatt_add_char_desc+0x5c>
    return BLE_STATUS_TIMEOUT;
 80082d0:	20ff      	movs	r0, #255	; 0xff
}
 80082d2:	b04d      	add	sp, #308	; 0x134
 80082d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80082d8:	0105003f 	.word	0x0105003f

080082dc <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t Service_Handle,
                                      uint16_t Char_Handle,
                                      uint8_t Val_Offset,
                                      uint8_t Char_Value_Length,
                                      uint8_t Char_Value[])
{
 80082dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80082de:	b0c9      	sub	sp, #292	; 0x124
 80082e0:	461c      	mov	r4, r3
 80082e2:	468c      	mov	ip, r1
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_gatt_update_char_value_cp0 *cp0 = (aci_gatt_update_char_value_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 80082e4:	2600      	movs	r6, #0
{
 80082e6:	4613      	mov	r3, r2
  index_input += 1;
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 80082e8:	994e      	ldr	r1, [sp, #312]	; 0x138
  cp0->Service_Handle = htob(Service_Handle, 2);
 80082ea:	f8ad 001c 	strh.w	r0, [sp, #28]
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 80082ee:	4622      	mov	r2, r4
 80082f0:	f10d 0022 	add.w	r0, sp, #34	; 0x22
  cp0->Char_Value_Length = htob(Char_Value_Length, 1);
 80082f4:	f88d 4021 	strb.w	r4, [sp, #33]	; 0x21
  cp0->Char_Handle = htob(Char_Handle, 2);
 80082f8:	f8ad c01e 	strh.w	ip, [sp, #30]
  cp0->Val_Offset = htob(Val_Offset, 1);
 80082fc:	f88d 3020 	strb.w	r3, [sp, #32]
  tBleStatus status = 0;
 8008300:	f88d 6003 	strb.w	r6, [sp, #3]
    index_input += Char_Value_Length*sizeof(uint8_t);
 8008304:	3406      	adds	r4, #6
    BLUENRG_memcpy((void *) &cp0->Char_Value, (const void *) Char_Value, Char_Value_Length*sizeof(uint8_t));
 8008306:	f002 fdaf 	bl	800ae68 <memcpy>
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 800830a:	4a0b      	ldr	r2, [pc, #44]	; (8008338 <aci_gatt_update_char_value+0x5c>)
  tBleStatus status = 0;
 800830c:	f10d 0703 	add.w	r7, sp, #3
  rq.ocf = 0x106;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 8008310:	2301      	movs	r3, #1
  cp0->Service_Handle = htob(Service_Handle, 2);
 8008312:	ad07      	add	r5, sp, #28
  rq.clen = index_input;
 8008314:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 8008316:	4631      	mov	r1, r6
 8008318:	a801      	add	r0, sp, #4
  rq.ogf = 0x3f;
 800831a:	e9cd 2601 	strd	r2, r6, [sp, #4]
  rq.cparam = cmd_buffer;
 800831e:	9503      	str	r5, [sp, #12]
  rq.clen = index_input;
 8008320:	9404      	str	r4, [sp, #16]
  rq.rparam = &status;
 8008322:	9705      	str	r7, [sp, #20]
  rq.rlen = 1;
 8008324:	9306      	str	r3, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 8008326:	f000 f891 	bl	800844c <hci_send_req>
 800832a:	42b0      	cmp	r0, r6
    return BLE_STATUS_TIMEOUT;
  if (status) {
 800832c:	bfac      	ite	ge
 800832e:	7838      	ldrbge	r0, [r7, #0]
    return BLE_STATUS_TIMEOUT;
 8008330:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8008332:	b049      	add	sp, #292	; 0x124
 8008334:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008336:	bf00      	nop
 8008338:	0106003f 	.word	0x0106003f

0800833c <aci_hal_write_config_data>:
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_write_config_data(uint8_t Offset,
                                     uint8_t Length,
                                     uint8_t Value[])
{
 800833c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800833e:	460c      	mov	r4, r1
 8008340:	b0c9      	sub	sp, #292	; 0x124
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_write_config_data_cp0 *cp0 = (aci_hal_write_config_data_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8008342:	2500      	movs	r5, #0
{
 8008344:	4603      	mov	r3, r0
  index_input += 1;
  cp0->Length = htob(Length, 1);
  index_input += 1;
  /* var_len_data input */
  {
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 8008346:	4611      	mov	r1, r2
 8008348:	f10d 001e 	add.w	r0, sp, #30
 800834c:	4622      	mov	r2, r4
  cp0->Offset = htob(Offset, 1);
 800834e:	f88d 301c 	strb.w	r3, [sp, #28]
  cp0->Length = htob(Length, 1);
 8008352:	f88d 401d 	strb.w	r4, [sp, #29]
  tBleStatus status = 0;
 8008356:	f88d 5003 	strb.w	r5, [sp, #3]
    index_input += Length*sizeof(uint8_t);
 800835a:	3402      	adds	r4, #2
    BLUENRG_memcpy((void *) &cp0->Value, (const void *) Value, Length*sizeof(uint8_t));
 800835c:	f002 fd84 	bl	800ae68 <memcpy>
  }
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 8008360:	4a0a      	ldr	r2, [pc, #40]	; (800838c <aci_hal_write_config_data+0x50>)
  tBleStatus status = 0;
 8008362:	f10d 0703 	add.w	r7, sp, #3
  rq.ocf = 0x00c;
  rq.cparam = cmd_buffer;
  rq.clen = index_input;
  rq.rparam = &status;
  rq.rlen = 1;
 8008366:	2301      	movs	r3, #1
  cp0->Offset = htob(Offset, 1);
 8008368:	ae07      	add	r6, sp, #28
  rq.clen = index_input;
 800836a:	b2e4      	uxtb	r4, r4
  if (hci_send_req(&rq, FALSE) < 0)
 800836c:	4629      	mov	r1, r5
 800836e:	a801      	add	r0, sp, #4
  rq.ogf = 0x3f;
 8008370:	e9cd 2501 	strd	r2, r5, [sp, #4]
  rq.clen = index_input;
 8008374:	9404      	str	r4, [sp, #16]
  rq.cparam = cmd_buffer;
 8008376:	9603      	str	r6, [sp, #12]
  rq.rparam = &status;
 8008378:	9705      	str	r7, [sp, #20]
  rq.rlen = 1;
 800837a:	9306      	str	r3, [sp, #24]
  if (hci_send_req(&rq, FALSE) < 0)
 800837c:	f000 f866 	bl	800844c <hci_send_req>
 8008380:	42a8      	cmp	r0, r5
    return BLE_STATUS_TIMEOUT;
  if (status) {
 8008382:	bfac      	ite	ge
 8008384:	7838      	ldrbge	r0, [r7, #0]
    return BLE_STATUS_TIMEOUT;
 8008386:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 8008388:	b049      	add	sp, #292	; 0x124
 800838a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800838c:	000c003f 	.word	0x000c003f

08008390 <aci_hal_set_tx_power_level>:
  BLUENRG_memcpy((void *) Data, (const void *) resp.Data, *Data_Length*sizeof(uint8_t));
  return BLE_STATUS_SUCCESS;
}
tBleStatus aci_hal_set_tx_power_level(uint8_t En_High_Power,
                                      uint8_t PA_Level)
{
 8008390:	b510      	push	{r4, lr}
 8008392:	b0c8      	sub	sp, #288	; 0x120
  struct hci_request rq;
  uint8_t cmd_buffer[258];
  aci_hal_set_tx_power_level_cp0 *cp0 = (aci_hal_set_tx_power_level_cp0*)(cmd_buffer);
  tBleStatus status = 0;
 8008394:	2300      	movs	r3, #0
  uint8_t index_input = 0;
  cp0->En_High_Power = htob(En_High_Power, 1);
 8008396:	aa07      	add	r2, sp, #28
 8008398:	f88d 001c 	strb.w	r0, [sp, #28]
  index_input += 1;
  cp0->PA_Level = htob(PA_Level, 1);
 800839c:	f88d 101d 	strb.w	r1, [sp, #29]
  index_input += 1;
  BLUENRG_memset(&rq, 0, sizeof(rq));
  rq.ogf = 0x3f;
 80083a0:	480b      	ldr	r0, [pc, #44]	; (80083d0 <aci_hal_set_tx_power_level+0x40>)
  rq.ocf = 0x00f;
  rq.cparam = cmd_buffer;
 80083a2:	9203      	str	r2, [sp, #12]
  rq.clen = index_input;
 80083a4:	2102      	movs	r1, #2
  tBleStatus status = 0;
 80083a6:	f10d 0403 	add.w	r4, sp, #3
  rq.ogf = 0x3f;
 80083aa:	9001      	str	r0, [sp, #4]
  rq.rparam = &status;
  rq.rlen = 1;
 80083ac:	2201      	movs	r2, #1
  rq.clen = index_input;
 80083ae:	9104      	str	r1, [sp, #16]
  if (hci_send_req(&rq, FALSE) < 0)
 80083b0:	a801      	add	r0, sp, #4
 80083b2:	4619      	mov	r1, r3
  rq.rlen = 1;
 80083b4:	9206      	str	r2, [sp, #24]
  rq.rparam = &status;
 80083b6:	9405      	str	r4, [sp, #20]
  tBleStatus status = 0;
 80083b8:	f88d 3003 	strb.w	r3, [sp, #3]
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80083bc:	9302      	str	r3, [sp, #8]
  if (hci_send_req(&rq, FALSE) < 0)
 80083be:	f000 f845 	bl	800844c <hci_send_req>
 80083c2:	2800      	cmp	r0, #0
    return BLE_STATUS_TIMEOUT;
  if (status) {
 80083c4:	bfac      	ite	ge
 80083c6:	7820      	ldrbge	r0, [r4, #0]
    return BLE_STATUS_TIMEOUT;
 80083c8:	20ff      	movlt	r0, #255	; 0xff
    return status;
  }
  return BLE_STATUS_SUCCESS;
}
 80083ca:	b048      	add	sp, #288	; 0x120
 80083cc:	bd10      	pop	{r4, pc}
 80083ce:	bf00      	nop
 80083d0:	000f003f 	.word	0x000f003f

080083d4 <hci_init>:
}

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 80083d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint8_t index;

  if(UserEvtRx != NULL)
  {
    hciContext.UserEvtRx = UserEvtRx;
 80083d8:	4f10      	ldr	r7, [pc, #64]	; (800841c <hci_init+0x48>)
  if(UserEvtRx != NULL)
 80083da:	b100      	cbz	r0, 80083de <hci_init+0xa>
    hciContext.UserEvtRx = UserEvtRx;
 80083dc:	61f8      	str	r0, [r7, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 80083de:	4810      	ldr	r0, [pc, #64]	; (8008420 <hci_init+0x4c>)
 80083e0:	4c10      	ldr	r4, [pc, #64]	; (8008424 <hci_init+0x50>)
  hci_tl_lowlevel_init();

  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 80083e2:	4606      	mov	r6, r0
  list_init_head(&hciReadPktPool);
 80083e4:	f000 f974 	bl	80086d0 <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 80083e8:	480f      	ldr	r0, [pc, #60]	; (8008428 <hci_init+0x54>)
 80083ea:	f000 f971 	bl	80086d0 <list_init_head>
  hci_tl_lowlevel_init();
 80083ee:	f7f8 fe2d 	bl	800104c <hci_tl_lowlevel_init>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 80083f2:	f504 65af 	add.w	r5, r4, #1400	; 0x578
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 80083f6:	4621      	mov	r1, r4
 80083f8:	4630      	mov	r0, r6
 80083fa:	348c      	adds	r4, #140	; 0x8c
 80083fc:	f000 f984 	bl	8008708 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8008400:	42a5      	cmp	r5, r4
 8008402:	d1f8      	bne.n	80083f6 <hci_init+0x22>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8008404:	683b      	ldr	r3, [r7, #0]
 8008406:	b10b      	cbz	r3, 800840c <hci_init+0x38>
 8008408:	2000      	movs	r0, #0
 800840a:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	b113      	cbz	r3, 8008416 <hci_init+0x42>
}
 8008410:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  if (hciContext.io.Reset) hciContext.io.Reset();
 8008414:	4718      	bx	r3
}
 8008416:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800841a:	bf00      	nop
 800841c:	20000228 	.word	0x20000228
 8008420:	20009c90 	.word	0x20009c90
 8008424:	20000248 	.word	0x20000248
 8008428:	20009c98 	.word	0x20009c98

0800842c <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 800842c:	4b06      	ldr	r3, [pc, #24]	; (8008448 <hci_register_io_bus+0x1c>)
  hciContext.io.Receive = fops->Receive;  
  hciContext.io.Send    = fops->Send;
  hciContext.io.GetTick = fops->GetTick;
 800842e:	6982      	ldr	r2, [r0, #24]
{
 8008430:	b430      	push	{r4, r5}
  hciContext.io.Init    = fops->Init; 
 8008432:	6805      	ldr	r5, [r0, #0]
  hciContext.io.GetTick = fops->GetTick;
 8008434:	619a      	str	r2, [r3, #24]
  hciContext.io.Reset   = fops->Reset;
 8008436:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
 800843a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 800843e:	6902      	ldr	r2, [r0, #16]
 8008440:	611a      	str	r2, [r3, #16]
  hciContext.io.Init    = fops->Init; 
 8008442:	601d      	str	r5, [r3, #0]
}
 8008444:	bc30      	pop	{r4, r5}
 8008446:	4770      	bx	lr
 8008448:	20000228 	.word	0x20000228

0800844c <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 800844c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008450:	4606      	mov	r6, r0
 8008452:	b0a5      	sub	sp, #148	; 0x94
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
  hci_event_pckt *event_pckt;
  hci_spi_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8008454:	2300      	movs	r3, #0
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8008456:	a802      	add	r0, sp, #8
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8008458:	8877      	ldrh	r7, [r6, #2]
 800845a:	f8b6 9000 	ldrh.w	r9, [r6]
  tHciDataPacket * hciReadPacket = NULL;
 800845e:	9301      	str	r3, [sp, #4]
{
 8008460:	4688      	mov	r8, r1
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8008462:	4c6a      	ldr	r4, [pc, #424]	; (800860c <hci_send_req+0x1c0>)
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8008464:	4d6a      	ldr	r5, [pc, #424]	; (8008610 <hci_send_req+0x1c4>)
  list_init_head(&hciTempQueue);
 8008466:	f000 f933 	bl	80086d0 <list_init_head>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800846a:	e005      	b.n	8008478 <hci_send_req+0x2c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 800846c:	f000 f958 	bl	8008720 <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8008470:	9904      	ldr	r1, [sp, #16]
 8008472:	4620      	mov	r0, r4
 8008474:	f000 f948 	bl	8008708 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8008478:	4620      	mov	r0, r4
 800847a:	f000 f985 	bl	8008788 <list_get_size>
 800847e:	4603      	mov	r3, r0
 8008480:	2b04      	cmp	r3, #4
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8008482:	a904      	add	r1, sp, #16
 8008484:	4628      	mov	r0, r5
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8008486:	ddf1      	ble.n	800846c <hci_send_req+0x20>
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8008488:	8873      	ldrh	r3, [r6, #2]
 800848a:	8832      	ldrh	r2, [r6, #0]

  free_event_list();
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 800848c:	7b34      	ldrb	r4, [r6, #12]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800848e:	68b1      	ldr	r1, [r6, #8]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8008490:	f88d 4013 	strb.w	r4, [sp, #19]
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8008494:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008498:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
  payload[0] = HCI_COMMAND_PKT;
 800849c:	2501      	movs	r5, #1
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 800849e:	4622      	mov	r2, r4
 80084a0:	a805      	add	r0, sp, #20
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 80084a2:	f8ad 3011 	strh.w	r3, [sp, #17]
  payload[0] = HCI_COMMAND_PKT;
 80084a6:	f88d 5010 	strb.w	r5, [sp, #16]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 80084aa:	f002 fcdd 	bl	800ae68 <memcpy>
  if (hciContext.io.Send)
 80084ae:	4b59      	ldr	r3, [pc, #356]	; (8008614 <hci_send_req+0x1c8>)
 80084b0:	691b      	ldr	r3, [r3, #16]
 80084b2:	b113      	cbz	r3, 80084ba <hci_send_req+0x6e>
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 80084b4:	1d21      	adds	r1, r4, #4
 80084b6:	a804      	add	r0, sp, #16
 80084b8:	4798      	blx	r3
  
  if (async)
 80084ba:	f1b8 0f00 	cmp.w	r8, #0
 80084be:	f040 808f 	bne.w	80085e0 <hci_send_req+0x194>
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 80084c2:	f3c7 0709 	ubfx	r7, r7, #0, #10
 80084c6:	ea47 2789 	orr.w	r7, r7, r9, lsl #10
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 80084ca:	4d51      	ldr	r5, [pc, #324]	; (8008610 <hci_send_req+0x1c4>)
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 80084cc:	f8df 813c 	ldr.w	r8, [pc, #316]	; 800860c <hci_send_req+0x1c0>
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 80084d0:	b2bf      	uxth	r7, r7
    uint32_t tickstart = HAL_GetTick();
 80084d2:	f7fa fb75 	bl	8002bc0 <HAL_GetTick>
 80084d6:	4604      	mov	r4, r0
 80084d8:	e002      	b.n	80084e0 <hci_send_req+0x94>
      if (!list_is_empty(&hciReadPktRxQueue)) 
 80084da:	f000 f8fd 	bl	80086d8 <list_is_empty>
 80084de:	b1f0      	cbz	r0, 800851e <hci_send_req+0xd2>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80084e0:	f7fa fb6e 	bl	8002bc0 <HAL_GetTick>
 80084e4:	1b03      	subs	r3, r0, r4
 80084e6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
      if (!list_is_empty(&hciReadPktRxQueue)) 
 80084ea:	4628      	mov	r0, r5
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 80084ec:	d9f5      	bls.n	80084da <hci_send_req+0x8e>
 80084ee:	9901      	ldr	r1, [sp, #4]
      hciReadPacket=NULL;
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 80084f0:	2900      	cmp	r1, #0
 80084f2:	d142      	bne.n	800857a <hci_send_req+0x12e>
    list_insert_head(dest_list, tmp_node);
 80084f4:	4c46      	ldr	r4, [pc, #280]	; (8008610 <hci_send_req+0x1c4>)
 80084f6:	e005      	b.n	8008504 <hci_send_req+0xb8>
    list_remove_tail(src_list, &tmp_node);
 80084f8:	f000 f92c 	bl	8008754 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 80084fc:	9904      	ldr	r1, [sp, #16]
 80084fe:	4620      	mov	r0, r4
 8008500:	f000 f8f6 	bl	80086f0 <list_insert_head>
  while (!list_is_empty(src_list))
 8008504:	a802      	add	r0, sp, #8
 8008506:	f000 f8e7 	bl	80086d8 <list_is_empty>
 800850a:	4603      	mov	r3, r0
    list_remove_tail(src_list, &tmp_node);
 800850c:	a904      	add	r1, sp, #16
 800850e:	a802      	add	r0, sp, #8
  while (!list_is_empty(src_list))
 8008510:	2b00      	cmp	r3, #0
 8008512:	d0f1      	beq.n	80084f8 <hci_send_req+0xac>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);

  return -1;
 8008514:	f04f 30ff 	mov.w	r0, #4294967295
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
  move_list(&hciReadPktRxQueue, &hciTempQueue);

  return 0;
}
 8008518:	b025      	add	sp, #148	; 0x94
 800851a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800851e:	a901      	add	r1, sp, #4
 8008520:	4628      	mov	r0, r5
 8008522:	f000 f8fd 	bl	8008720 <list_remove_head>
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8008526:	9901      	ldr	r1, [sp, #4]
    if (hci_hdr->type == HCI_EVENT_PKT)
 8008528:	7a0b      	ldrb	r3, [r1, #8]
 800852a:	2b04      	cmp	r3, #4
 800852c:	d112      	bne.n	8008554 <hci_send_req+0x108>
      switch (event_pckt->evt) 
 800852e:	7a4b      	ldrb	r3, [r1, #9]
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8008530:	f891 4088 	ldrb.w	r4, [r1, #136]	; 0x88
      switch (event_pckt->evt) 
 8008534:	2b10      	cmp	r3, #16
 8008536:	d020      	beq.n	800857a <hci_send_req+0x12e>
 8008538:	d823      	bhi.n	8008582 <hci_send_req+0x136>
 800853a:	2b0e      	cmp	r3, #14
 800853c:	d01a      	beq.n	8008574 <hci_send_req+0x128>
 800853e:	2b0f      	cmp	r3, #15
 8008540:	d108      	bne.n	8008554 <hci_send_req+0x108>
        if (cs->opcode != opcode)
 8008542:	f8b1 300d 	ldrh.w	r3, [r1, #13]
 8008546:	42bb      	cmp	r3, r7
 8008548:	d117      	bne.n	800857a <hci_send_req+0x12e>
        if (r->event != EVT_CMD_STATUS) {
 800854a:	6873      	ldr	r3, [r6, #4]
 800854c:	2b0f      	cmp	r3, #15
 800854e:	d052      	beq.n	80085f6 <hci_send_req+0x1aa>
          if (cs->status) {
 8008550:	7acb      	ldrb	r3, [r1, #11]
 8008552:	b993      	cbnz	r3, 800857a <hci_send_req+0x12e>
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8008554:	4640      	mov	r0, r8
 8008556:	f000 f8bf 	bl	80086d8 <list_is_empty>
 800855a:	b120      	cbz	r0, 8008566 <hci_send_req+0x11a>
 800855c:	4628      	mov	r0, r5
 800855e:	f000 f8bb 	bl	80086d8 <list_is_empty>
 8008562:	2800      	cmp	r0, #0
 8008564:	d140      	bne.n	80085e8 <hci_send_req+0x19c>
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8008566:	9901      	ldr	r1, [sp, #4]
 8008568:	a802      	add	r0, sp, #8
 800856a:	f000 f8cd 	bl	8008708 <list_insert_tail>
      hciReadPacket=NULL;
 800856e:	2300      	movs	r3, #0
 8008570:	9301      	str	r3, [sp, #4]
 8008572:	e7ae      	b.n	80084d2 <hci_send_req+0x86>
        if (cc->opcode != opcode)
 8008574:	898b      	ldrh	r3, [r1, #12]
 8008576:	42bb      	cmp	r3, r7
 8008578:	d014      	beq.n	80085a4 <hci_send_req+0x158>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 800857a:	4824      	ldr	r0, [pc, #144]	; (800860c <hci_send_req+0x1c0>)
 800857c:	f000 f8b8 	bl	80086f0 <list_insert_head>
 8008580:	e7b8      	b.n	80084f4 <hci_send_req+0xa8>
      switch (event_pckt->evt) 
 8008582:	2b3e      	cmp	r3, #62	; 0x3e
 8008584:	d1e6      	bne.n	8008554 <hci_send_req+0x108>
        if (me->subevent != r->event)
 8008586:	7aca      	ldrb	r2, [r1, #11]
 8008588:	6873      	ldr	r3, [r6, #4]
 800858a:	429a      	cmp	r2, r3
 800858c:	d1e2      	bne.n	8008554 <hci_send_req+0x108>
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800858e:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
        len -= 1;
 8008592:	1f22      	subs	r2, r4, #4
        r->rlen = MIN(len, r->rlen);
 8008594:	429a      	cmp	r2, r3
 8008596:	bf28      	it	cs
 8008598:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800859a:	310c      	adds	r1, #12
        r->rlen = MIN(len, r->rlen);
 800859c:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 800859e:	f002 fc63 	bl	800ae68 <memcpy>
        goto done;
 80085a2:	e009      	b.n	80085b8 <hci_send_req+0x16c>
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80085a4:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
        len -= EVT_CMD_COMPLETE_SIZE;
 80085a8:	1fa2      	subs	r2, r4, #6
        r->rlen = MIN(len, r->rlen);
 80085aa:	429a      	cmp	r2, r3
 80085ac:	bf28      	it	cs
 80085ae:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80085b0:	310e      	adds	r1, #14
        r->rlen = MIN(len, r->rlen);
 80085b2:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80085b4:	f002 fc58 	bl	800ae68 <memcpy>
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 80085b8:	9901      	ldr	r1, [sp, #4]
 80085ba:	4814      	ldr	r0, [pc, #80]	; (800860c <hci_send_req+0x1c0>)
    list_insert_head(dest_list, tmp_node);
 80085bc:	4c14      	ldr	r4, [pc, #80]	; (8008610 <hci_send_req+0x1c4>)
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 80085be:	f000 f897 	bl	80086f0 <list_insert_head>
static void move_list(tListNode * dest_list, tListNode * src_list)
 80085c2:	e005      	b.n	80085d0 <hci_send_req+0x184>
    list_remove_tail(src_list, &tmp_node);
 80085c4:	f000 f8c6 	bl	8008754 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 80085c8:	9904      	ldr	r1, [sp, #16]
 80085ca:	4620      	mov	r0, r4
 80085cc:	f000 f890 	bl	80086f0 <list_insert_head>
  while (!list_is_empty(src_list))
 80085d0:	a802      	add	r0, sp, #8
 80085d2:	f000 f881 	bl	80086d8 <list_is_empty>
 80085d6:	4603      	mov	r3, r0
    list_remove_tail(src_list, &tmp_node);
 80085d8:	a904      	add	r1, sp, #16
 80085da:	a802      	add	r0, sp, #8
  while (!list_is_empty(src_list))
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d0f1      	beq.n	80085c4 <hci_send_req+0x178>
    return 0;
 80085e0:	2000      	movs	r0, #0
}
 80085e2:	b025      	add	sp, #148	; 0x94
 80085e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80085e8:	9901      	ldr	r1, [sp, #4]
 80085ea:	4640      	mov	r0, r8
 80085ec:	f000 f88c 	bl	8008708 <list_insert_tail>
      hciReadPacket=NULL;
 80085f0:	2300      	movs	r3, #0
 80085f2:	9301      	str	r3, [sp, #4]
 80085f4:	e76d      	b.n	80084d2 <hci_send_req+0x86>
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 80085f6:	e9d6 0304 	ldrd	r0, r3, [r6, #16]
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 80085fa:	1ee2      	subs	r2, r4, #3
        r->rlen = MIN(len, r->rlen);
 80085fc:	429a      	cmp	r2, r3
 80085fe:	bf28      	it	cs
 8008600:	461a      	movcs	r2, r3
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8008602:	310b      	adds	r1, #11
        r->rlen = MIN(len, r->rlen);
 8008604:	6172      	str	r2, [r6, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8008606:	f002 fc2f 	bl	800ae68 <memcpy>
        goto done;
 800860a:	e7d5      	b.n	80085b8 <hci_send_req+0x16c>
 800860c:	20009c90 	.word	0x20009c90
 8008610:	20009c98 	.word	0x20009c98
 8008614:	20000228 	.word	0x20000228

08008618 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8008618:	b570      	push	{r4, r5, r6, lr}
 800861a:	b082      	sub	sp, #8
  tHciDataPacket * hciReadPacket = NULL;
 800861c:	2300      	movs	r3, #0
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800861e:	4c0d      	ldr	r4, [pc, #52]	; (8008654 <hci_user_evt_proc+0x3c>)
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);

    if (hciContext.UserEvtRx != NULL)
 8008620:	4e0d      	ldr	r6, [pc, #52]	; (8008658 <hci_user_evt_proc+0x40>)
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8008622:	4d0e      	ldr	r5, [pc, #56]	; (800865c <hci_user_evt_proc+0x44>)
  tHciDataPacket * hciReadPacket = NULL;
 8008624:	9301      	str	r3, [sp, #4]
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8008626:	e00a      	b.n	800863e <hci_user_evt_proc+0x26>
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8008628:	f000 f87a 	bl	8008720 <list_remove_head>
    if (hciContext.UserEvtRx != NULL)
 800862c:	69f3      	ldr	r3, [r6, #28]
 800862e:	b113      	cbz	r3, 8008636 <hci_user_evt_proc+0x1e>
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8008630:	9801      	ldr	r0, [sp, #4]
 8008632:	3008      	adds	r0, #8
 8008634:	4798      	blx	r3
    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8008636:	9901      	ldr	r1, [sp, #4]
 8008638:	4628      	mov	r0, r5
 800863a:	f000 f865 	bl	8008708 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800863e:	4620      	mov	r0, r4
 8008640:	f000 f84a 	bl	80086d8 <list_is_empty>
 8008644:	4603      	mov	r3, r0
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8008646:	a901      	add	r1, sp, #4
 8008648:	4620      	mov	r0, r4
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800864a:	2b00      	cmp	r3, #0
 800864c:	d0ec      	beq.n	8008628 <hci_user_evt_proc+0x10>
  }
}
 800864e:	b002      	add	sp, #8
 8008650:	bd70      	pop	{r4, r5, r6, pc}
 8008652:	bf00      	nop
 8008654:	20009c98 	.word	0x20009c98
 8008658:	20000228 	.word	0x20000228
 800865c:	20009c90 	.word	0x20009c90

08008660 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 8008660:	b530      	push	{r4, r5, lr}
 8008662:	b083      	sub	sp, #12
  tHciDataPacket * hciReadPacket = NULL;
 8008664:	2300      	movs	r3, #0
  uint8_t data_len;
  
  int32_t ret = 0;
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8008666:	4817      	ldr	r0, [pc, #92]	; (80086c4 <hci_notify_asynch_evt+0x64>)
  tHciDataPacket * hciReadPacket = NULL;
 8008668:	9301      	str	r3, [sp, #4]
  if (list_is_empty (&hciReadPktPool) == FALSE)
 800866a:	f000 f835 	bl	80086d8 <list_is_empty>
 800866e:	b110      	cbz	r0, 8008676 <hci_notify_asynch_evt+0x16>
      }
    }
  }
  else 
  {
    ret = 1;
 8008670:	2001      	movs	r0, #1
  }
  return ret;
  
}
 8008672:	b003      	add	sp, #12
 8008674:	bd30      	pop	{r4, r5, pc}
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 8008676:	4605      	mov	r5, r0
 8008678:	a901      	add	r1, sp, #4
 800867a:	4812      	ldr	r0, [pc, #72]	; (80086c4 <hci_notify_asynch_evt+0x64>)
 800867c:	f000 f850 	bl	8008720 <list_remove_head>
    if (hciContext.io.Receive)
 8008680:	4b11      	ldr	r3, [pc, #68]	; (80086c8 <hci_notify_asynch_evt+0x68>)
 8008682:	68db      	ldr	r3, [r3, #12]
 8008684:	b1db      	cbz	r3, 80086be <hci_notify_asynch_evt+0x5e>
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8008686:	9801      	ldr	r0, [sp, #4]
 8008688:	2180      	movs	r1, #128	; 0x80
 800868a:	3008      	adds	r0, #8
 800868c:	4798      	blx	r3
      if (data_len > 0)
 800868e:	f010 04ff 	ands.w	r4, r0, #255	; 0xff
        hciReadPacket->data_len = data_len;
 8008692:	9901      	ldr	r1, [sp, #4]
      if (data_len > 0)
 8008694:	d00d      	beq.n	80086b2 <hci_notify_asynch_evt+0x52>
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8008696:	7a0b      	ldrb	r3, [r1, #8]
        hciReadPacket->data_len = data_len;
 8008698:	f881 4088 	strb.w	r4, [r1, #136]	; 0x88
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800869c:	2b04      	cmp	r3, #4
 800869e:	d108      	bne.n	80086b2 <hci_notify_asynch_evt+0x52>
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 80086a0:	7a8b      	ldrb	r3, [r1, #10]
 80086a2:	3c03      	subs	r4, #3
 80086a4:	42a3      	cmp	r3, r4
 80086a6:	d104      	bne.n	80086b2 <hci_notify_asynch_evt+0x52>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 80086a8:	4808      	ldr	r0, [pc, #32]	; (80086cc <hci_notify_asynch_evt+0x6c>)
 80086aa:	f000 f82d 	bl	8008708 <list_insert_tail>
  int32_t ret = 0;
 80086ae:	4628      	mov	r0, r5
 80086b0:	e7df      	b.n	8008672 <hci_notify_asynch_evt+0x12>
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 80086b2:	4804      	ldr	r0, [pc, #16]	; (80086c4 <hci_notify_asynch_evt+0x64>)
 80086b4:	f000 f81c 	bl	80086f0 <list_insert_head>
  int32_t ret = 0;
 80086b8:	2000      	movs	r0, #0
}
 80086ba:	b003      	add	sp, #12
 80086bc:	bd30      	pop	{r4, r5, pc}
  int32_t ret = 0;
 80086be:	4618      	mov	r0, r3
  return ret;
 80086c0:	e7d7      	b.n	8008672 <hci_notify_asynch_evt+0x12>
 80086c2:	bf00      	nop
 80086c4:	20009c90 	.word	0x20009c90
 80086c8:	20000228 	.word	0x20000228
 80086cc:	20009c98 	.word	0x20009c98

080086d0 <list_init_head>:
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
  listHead->next = listHead;
  listHead->prev = listHead;	
 80086d0:	e9c0 0000 	strd	r0, r0, [r0]
}
 80086d4:	4770      	bx	lr
 80086d6:	bf00      	nop

080086d8 <list_is_empty>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086d8:	f3ef 8210 	mrs	r2, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80086dc:	b672      	cpsid	i
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 80086de:	6803      	ldr	r3, [r0, #0]
  {
    return_value = 1;
 80086e0:	1a18      	subs	r0, r3, r0
 80086e2:	fab0 f080 	clz	r0, r0
 80086e6:	0940      	lsrs	r0, r0, #5
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80086e8:	f382 8810 	msr	PRIMASK, r2
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
}
 80086ec:	4770      	bx	lr
 80086ee:	bf00      	nop

080086f0 <list_insert_head>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80086f0:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 80086f4:	b672      	cpsid	i
{
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 80086f6:	6802      	ldr	r2, [r0, #0]
  node->prev = listHead;
 80086f8:	e9c1 2000 	strd	r2, r0, [r1]
  listHead->next = node;
 80086fc:	6001      	str	r1, [r0, #0]
  (node->next)->prev = node;
 80086fe:	680a      	ldr	r2, [r1, #0]
 8008700:	6051      	str	r1, [r2, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008702:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8008706:	4770      	bx	lr

08008708 <list_insert_tail>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008708:	f3ef 8310 	mrs	r3, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800870c:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
  node->prev = listHead->prev;
 800870e:	6842      	ldr	r2, [r0, #4]
 8008710:	e9c1 0200 	strd	r0, r2, [r1]
  listHead->prev = node;
 8008714:	6041      	str	r1, [r0, #4]
  (node->prev)->next = node;
 8008716:	684a      	ldr	r2, [r1, #4]
 8008718:	6011      	str	r1, [r2, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800871a:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800871e:	4770      	bx	lr

08008720 <list_remove_head>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8008720:	b410      	push	{r4}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008722:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008726:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8008728:	6803      	ldr	r3, [r0, #0]
 800872a:	600b      	str	r3, [r1, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800872c:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008730:	b672      	cpsid	i
  (node->prev)->next = node->next;
 8008732:	e9d3 3200 	ldrd	r3, r2, [r3]
 8008736:	6013      	str	r3, [r2, #0]
  (node->next)->prev = node->prev;
 8008738:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800873a:	f380 8810 	msr	PRIMASK, r0
  list_remove_node (listHead->next);
  (*node)->next = NULL;
 800873e:	680a      	ldr	r2, [r1, #0]
 8008740:	2300      	movs	r3, #0
 8008742:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 8008744:	680a      	ldr	r2, [r1, #0]
 8008746:	6053      	str	r3, [r2, #4]
 8008748:	f384 8810 	msr	PRIMASK, r4
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800874c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008750:	4770      	bx	lr
 8008752:	bf00      	nop

08008754 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8008754:	b410      	push	{r4}
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008756:	f3ef 8410 	mrs	r4, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800875a:	b672      	cpsid	i
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800875c:	6843      	ldr	r3, [r0, #4]
 800875e:	600b      	str	r3, [r1, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008760:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 8008764:	b672      	cpsid	i
  (node->prev)->next = node->next;
 8008766:	e9d3 3200 	ldrd	r3, r2, [r3]
 800876a:	6013      	str	r3, [r2, #0]
  (node->next)->prev = node->prev;
 800876c:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800876e:	f380 8810 	msr	PRIMASK, r0
  list_remove_node (listHead->prev);
  (*node)->next = NULL;
 8008772:	680a      	ldr	r2, [r1, #0]
 8008774:	2300      	movs	r3, #0
 8008776:	6013      	str	r3, [r2, #0]
  (*node)->prev = NULL;
 8008778:	680a      	ldr	r2, [r1, #0]
 800877a:	6053      	str	r3, [r2, #4]
 800877c:	f384 8810 	msr	PRIMASK, r4
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8008780:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008784:	4770      	bx	lr
 8008786:	bf00      	nop

08008788 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8008788:	4602      	mov	r2, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800878a:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("cpsid i" : : : "memory");
 800878e:	b672      	cpsid	i

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8008790:	6803      	ldr	r3, [r0, #0]
  while (temp != listHead)
 8008792:	429a      	cmp	r2, r3
  int size = 0;
 8008794:	f04f 0000 	mov.w	r0, #0
  while (temp != listHead)
 8008798:	d004      	beq.n	80087a4 <list_get_size+0x1c>
  {
    size++;
    temp = temp->next;		
 800879a:	681b      	ldr	r3, [r3, #0]
  while (temp != listHead)
 800879c:	429a      	cmp	r2, r3
    size++;
 800879e:	f100 0001 	add.w	r0, r0, #1
  while (temp != listHead)
 80087a2:	d1fa      	bne.n	800879a <list_get_size+0x12>
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80087a4:	f381 8810 	msr	PRIMASK, r1
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
}
 80087a8:	4770      	bx	lr
 80087aa:	bf00      	nop

080087ac <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80087ac:	b508      	push	{r3, lr}
  /* Clear overflow flag */
  SysTick->CTRL;
 80087ae:	4b05      	ldr	r3, [pc, #20]	; (80087c4 <SysTick_Handler+0x18>)
 80087b0:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80087b2:	f001 fbef 	bl	8009f94 <xTaskGetSchedulerState>
 80087b6:	2801      	cmp	r0, #1
 80087b8:	d100      	bne.n	80087bc <SysTick_Handler+0x10>
    /* Call tick handler */
    xPortSysTickHandler();
  }
}
 80087ba:	bd08      	pop	{r3, pc}
 80087bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    xPortSysTickHandler();
 80087c0:	f002 b910 	b.w	800a9e4 <xPortSysTickHandler>
 80087c4:	e000e010 	.word	0xe000e010

080087c8 <osKernelInitialize>:
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087c8:	f3ef 8305 	mrs	r3, IPSR
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
  osStatus_t stat;

  if (IS_IRQ()) {
 80087cc:	b92b      	cbnz	r3, 80087da <osKernelInitialize+0x12>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelInactive) {
 80087ce:	4b06      	ldr	r3, [pc, #24]	; (80087e8 <osKernelInitialize+0x20>)
 80087d0:	6818      	ldr	r0, [r3, #0]
 80087d2:	b928      	cbnz	r0, 80087e0 <osKernelInitialize+0x18>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80087d4:	2201      	movs	r2, #1
 80087d6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80087d8:	4770      	bx	lr
    stat = osErrorISR;
 80087da:	f06f 0005 	mvn.w	r0, #5
 80087de:	4770      	bx	lr
    } else {
      stat = osError;
 80087e0:	f04f 30ff 	mov.w	r0, #4294967295
    }
  }

  return (stat);
}
 80087e4:	4770      	bx	lr
 80087e6:	bf00      	nop
 80087e8:	20000a2c 	.word	0x20000a2c

080087ec <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80087ec:	b510      	push	{r4, lr}
 80087ee:	f3ef 8405 	mrs	r4, IPSR
  osStatus_t stat;

  if (IS_IRQ()) {
 80087f2:	b974      	cbnz	r4, 8008812 <osKernelStart+0x26>
    stat = osErrorISR;
  }
  else {
    if (KernelState == osKernelReady) {
 80087f4:	4b08      	ldr	r3, [pc, #32]	; (8008818 <osKernelStart+0x2c>)
 80087f6:	681a      	ldr	r2, [r3, #0]
 80087f8:	2a01      	cmp	r2, #1
 80087fa:	d107      	bne.n	800880c <osKernelStart+0x20>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80087fc:	4907      	ldr	r1, [pc, #28]	; (800881c <osKernelStart+0x30>)
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80087fe:	2202      	movs	r2, #2
 8008800:	77cc      	strb	r4, [r1, #31]
 8008802:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008804:	f001 f8e2 	bl	80099cc <vTaskStartScheduler>
      stat = osOK;
 8008808:	4620      	mov	r0, r4
      stat = osError;
    }
  }

  return (stat);
}
 800880a:	bd10      	pop	{r4, pc}
      stat = osError;
 800880c:	f04f 30ff 	mov.w	r0, #4294967295
}
 8008810:	bd10      	pop	{r4, pc}
    stat = osErrorISR;
 8008812:	f06f 0005 	mvn.w	r0, #5
}
 8008816:	bd10      	pop	{r4, pc}
 8008818:	20000a2c 	.word	0x20000a2c
 800881c:	e000ed00 	.word	0xe000ed00

08008820 <vApplicationGetIdleTaskMemory>:
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008820:	4b04      	ldr	r3, [pc, #16]	; (8008834 <vApplicationGetIdleTaskMemory+0x14>)
 8008822:	6003      	str	r3, [r0, #0]
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008824:	b410      	push	{r4}
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008826:	2380      	movs	r3, #128	; 0x80
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008828:	4c03      	ldr	r4, [pc, #12]	; (8008838 <vApplicationGetIdleTaskMemory+0x18>)
 800882a:	600c      	str	r4, [r1, #0]
}
 800882c:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008830:	6013      	str	r3, [r2, #0]
}
 8008832:	4770      	bx	lr
 8008834:	200009c0 	.word	0x200009c0
 8008838:	200007c0 	.word	0x200007c0

0800883c <vApplicationGetTimerTaskMemory>:
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800883c:	4b05      	ldr	r3, [pc, #20]	; (8008854 <vApplicationGetTimerTaskMemory+0x18>)
 800883e:	6003      	str	r3, [r0, #0]
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008840:	b410      	push	{r4}
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008842:	f44f 7300 	mov.w	r3, #512	; 0x200
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008846:	4c04      	ldr	r4, [pc, #16]	; (8008858 <vApplicationGetTimerTaskMemory+0x1c>)
 8008848:	600c      	str	r4, [r1, #0]
}
 800884a:	f85d 4b04 	ldr.w	r4, [sp], #4
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800884e:	6013      	str	r3, [r2, #0]
}
 8008850:	4770      	bx	lr
 8008852:	bf00      	nop
 8008854:	20001230 	.word	0x20001230
 8008858:	20000a30 	.word	0x20000a30

0800885c <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800885c:	f100 0308 	add.w	r3, r0, #8

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008860:	f04f 31ff 	mov.w	r1, #4294967295
	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008864:	2200      	movs	r2, #0
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008866:	e9c0 3303 	strd	r3, r3, [r0, #12]
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800886a:	6081      	str	r1, [r0, #8]
	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800886c:	6002      	str	r2, [r0, #0]
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800886e:	6043      	str	r3, [r0, #4]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008870:	4770      	bx	lr
 8008872:	bf00      	nop

08008874 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008874:	2300      	movs	r3, #0
 8008876:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop

0800887c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
 800887c:	6843      	ldr	r3, [r0, #4]
	pxIndex->pxPrevious = pxNewListItem;

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 800887e:	6802      	ldr	r2, [r0, #0]
{
 8008880:	b410      	push	{r4}
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008882:	689c      	ldr	r4, [r3, #8]
 8008884:	608c      	str	r4, [r1, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008886:	689c      	ldr	r4, [r3, #8]
	pxNewListItem->pxNext = pxIndex;
 8008888:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 800888a:	3201      	adds	r2, #1
	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800888c:	6061      	str	r1, [r4, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800888e:	6099      	str	r1, [r3, #8]
}
 8008890:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxNewListItem->pxContainer = pxList;
 8008894:	6108      	str	r0, [r1, #16]
	( pxList->uxNumberOfItems )++;
 8008896:	6002      	str	r2, [r0, #0]
}
 8008898:	4770      	bx	lr
 800889a:	bf00      	nop

0800889c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800889c:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800889e:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80088a0:	1c6b      	adds	r3, r5, #1
 80088a2:	d010      	beq.n	80088c6 <vListInsert+0x2a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80088a4:	f100 0308 	add.w	r3, r0, #8
 80088a8:	461c      	mov	r4, r3
 80088aa:	685b      	ldr	r3, [r3, #4]
 80088ac:	681a      	ldr	r2, [r3, #0]
 80088ae:	42aa      	cmp	r2, r5
 80088b0:	d9fa      	bls.n	80088a8 <vListInsert+0xc>

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;

	( pxList->uxNumberOfItems )++;
 80088b2:	6802      	ldr	r2, [r0, #0]
	pxNewListItem->pxNext = pxIterator->pxNext;
 80088b4:	604b      	str	r3, [r1, #4]
	( pxList->uxNumberOfItems )++;
 80088b6:	3201      	adds	r2, #1
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80088b8:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80088ba:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
 80088bc:	6061      	str	r1, [r4, #4]
	pxNewListItem->pxContainer = pxList;
 80088be:	6108      	str	r0, [r1, #16]
}
 80088c0:	bc30      	pop	{r4, r5}
	( pxList->uxNumberOfItems )++;
 80088c2:	6002      	str	r2, [r0, #0]
}
 80088c4:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
 80088c6:	6904      	ldr	r4, [r0, #16]
 80088c8:	6863      	ldr	r3, [r4, #4]
 80088ca:	e7f2      	b.n	80088b2 <vListInsert+0x16>

080088cc <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80088cc:	6903      	ldr	r3, [r0, #16]
{
 80088ce:	b410      	push	{r4}

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80088d0:	e9d0 1201 	ldrd	r1, r2, [r0, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80088d4:	685c      	ldr	r4, [r3, #4]
	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80088d6:	608a      	str	r2, [r1, #8]
	if( pxList->pxIndex == pxItemToRemove )
 80088d8:	4284      	cmp	r4, r0
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80088da:	6051      	str	r1, [r2, #4]
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80088dc:	bf08      	it	eq
 80088de:	605a      	streq	r2, [r3, #4]
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
	( pxList->uxNumberOfItems )--;
 80088e0:	681a      	ldr	r2, [r3, #0]

	return pxList->uxNumberOfItems;
}
 80088e2:	f85d 4b04 	ldr.w	r4, [sp], #4
	pxItemToRemove->pxContainer = NULL;
 80088e6:	2100      	movs	r1, #0
	( pxList->uxNumberOfItems )--;
 80088e8:	3a01      	subs	r2, #1
	pxItemToRemove->pxContainer = NULL;
 80088ea:	6101      	str	r1, [r0, #16]
	( pxList->uxNumberOfItems )--;
 80088ec:	601a      	str	r2, [r3, #0]
	return pxList->uxNumberOfItems;
 80088ee:	6818      	ldr	r0, [r3, #0]
}
 80088f0:	4770      	bx	lr
 80088f2:	bf00      	nop

080088f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80088f4:	b570      	push	{r4, r5, r6, lr}
 80088f6:	4604      	mov	r4, r0

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80088f8:	6c00      	ldr	r0, [r0, #64]	; 0x40
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80088fa:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80088fc:	b920      	cbnz	r0, 8008908 <prvCopyDataToQueue+0x14>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80088fe:	6825      	ldr	r5, [r4, #0]
 8008900:	b35d      	cbz	r5, 800895a <prvCopyDataToQueue+0x66>
 8008902:	3601      	adds	r6, #1
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008904:	63a6      	str	r6, [r4, #56]	; 0x38

	return xReturn;
}
 8008906:	bd70      	pop	{r4, r5, r6, pc}
	else if( xPosition == queueSEND_TO_BACK )
 8008908:	4615      	mov	r5, r2
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800890a:	4602      	mov	r2, r0
	else if( xPosition == queueSEND_TO_BACK )
 800890c:	b985      	cbnz	r5, 8008930 <prvCopyDataToQueue+0x3c>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800890e:	6860      	ldr	r0, [r4, #4]
 8008910:	f002 faaa 	bl	800ae68 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008914:	6863      	ldr	r3, [r4, #4]
 8008916:	6c21      	ldr	r1, [r4, #64]	; 0x40
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008918:	68a2      	ldr	r2, [r4, #8]
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800891a:	440b      	add	r3, r1
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800891c:	4293      	cmp	r3, r2
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800891e:	6063      	str	r3, [r4, #4]
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008920:	f106 0601 	add.w	r6, r6, #1
 8008924:	bf24      	itt	cs
 8008926:	6823      	ldrcs	r3, [r4, #0]
 8008928:	6063      	strcs	r3, [r4, #4]
BaseType_t xReturn = pdFALSE;
 800892a:	4628      	mov	r0, r5
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800892c:	63a6      	str	r6, [r4, #56]	; 0x38
}
 800892e:	bd70      	pop	{r4, r5, r6, pc}
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008930:	68e0      	ldr	r0, [r4, #12]
 8008932:	f002 fa99 	bl	800ae68 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008936:	6c22      	ldr	r2, [r4, #64]	; 0x40
 8008938:	68e3      	ldr	r3, [r4, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800893a:	6821      	ldr	r1, [r4, #0]
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800893c:	1a9b      	subs	r3, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800893e:	428b      	cmp	r3, r1
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008940:	60e3      	str	r3, [r4, #12]
 8008942:	f1c2 0200 	rsb	r2, r2, #0
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008946:	d202      	bcs.n	800894e <prvCopyDataToQueue+0x5a>
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008948:	68a3      	ldr	r3, [r4, #8]
 800894a:	441a      	add	r2, r3
 800894c:	60e2      	str	r2, [r4, #12]
		if( xPosition == queueOVERWRITE )
 800894e:	2d02      	cmp	r5, #2
 8008950:	d008      	beq.n	8008964 <prvCopyDataToQueue+0x70>
 8008952:	3601      	adds	r6, #1
BaseType_t xReturn = pdFALSE;
 8008954:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008956:	63a6      	str	r6, [r4, #56]	; 0x38
}
 8008958:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800895a:	68a0      	ldr	r0, [r4, #8]
 800895c:	f001 fb2a 	bl	8009fb4 <xTaskPriorityDisinherit>
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008960:	60a5      	str	r5, [r4, #8]
 8008962:	e7ce      	b.n	8008902 <prvCopyDataToQueue+0xe>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008964:	2e01      	cmp	r6, #1
 8008966:	bf38      	it	cc
 8008968:	2601      	movcc	r6, #1
BaseType_t xReturn = pdFALSE;
 800896a:	2000      	movs	r0, #0
 800896c:	e7ca      	b.n	8008904 <prvCopyDataToQueue+0x10>
 800896e:	bf00      	nop

08008970 <xQueueGenericCreateStatic>:
	{
 8008970:	b530      	push	{r4, r5, lr}
 8008972:	b083      	sub	sp, #12
 8008974:	f89d 5018 	ldrb.w	r5, [sp, #24]
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008978:	b940      	cbnz	r0, 800898c <xQueueGenericCreateStatic+0x1c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800897a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800897e:	f383 8811 	msr	BASEPRI, r3
 8008982:	f3bf 8f6f 	isb	sy
 8008986:	f3bf 8f4f 	dsb	sy
 800898a:	e7fe      	b.n	800898a <xQueueGenericCreateStatic+0x1a>
		configASSERT( pxStaticQueue != NULL );
 800898c:	461c      	mov	r4, r3
 800898e:	b1e3      	cbz	r3, 80089ca <xQueueGenericCreateStatic+0x5a>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008990:	b172      	cbz	r2, 80089b0 <xQueueGenericCreateStatic+0x40>
 8008992:	b319      	cbz	r1, 80089dc <xQueueGenericCreateStatic+0x6c>
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008994:	2350      	movs	r3, #80	; 0x50
 8008996:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008998:	9b01      	ldr	r3, [sp, #4]
 800899a:	2b50      	cmp	r3, #80	; 0x50
 800899c:	d027      	beq.n	80089ee <xQueueGenericCreateStatic+0x7e>
 800899e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089a2:	f383 8811 	msr	BASEPRI, r3
 80089a6:	f3bf 8f6f 	isb	sy
 80089aa:	f3bf 8f4f 	dsb	sy
 80089ae:	e7fe      	b.n	80089ae <xQueueGenericCreateStatic+0x3e>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80089b0:	2900      	cmp	r1, #0
 80089b2:	d146      	bne.n	8008a42 <xQueueGenericCreateStatic+0xd2>
			volatile size_t xSize = sizeof( StaticQueue_t );
 80089b4:	2350      	movs	r3, #80	; 0x50
 80089b6:	9301      	str	r3, [sp, #4]
			configASSERT( xSize == sizeof( Queue_t ) );
 80089b8:	9b01      	ldr	r3, [sp, #4]
 80089ba:	2b50      	cmp	r3, #80	; 0x50
 80089bc:	d1ef      	bne.n	800899e <xQueueGenericCreateStatic+0x2e>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80089be:	2301      	movs	r3, #1
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80089c0:	9a01      	ldr	r2, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80089c2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80089c6:	4622      	mov	r2, r4
 80089c8:	e015      	b.n	80089f6 <xQueueGenericCreateStatic+0x86>
 80089ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089ce:	f383 8811 	msr	BASEPRI, r3
 80089d2:	f3bf 8f6f 	isb	sy
 80089d6:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
 80089da:	e7fe      	b.n	80089da <xQueueGenericCreateStatic+0x6a>
 80089dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80089e0:	f383 8811 	msr	BASEPRI, r3
 80089e4:	f3bf 8f6f 	isb	sy
 80089e8:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80089ec:	e7fe      	b.n	80089ec <xQueueGenericCreateStatic+0x7c>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80089ee:	9b01      	ldr	r3, [sp, #4]
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80089f0:	2301      	movs	r3, #1
 80089f2:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
	pxNewQueue->uxItemSize = uxItemSize;
 80089f6:	e9c4 010f 	strd	r0, r1, [r4, #60]	; 0x3c
 80089fa:	6022      	str	r2, [r4, #0]
	taskENTER_CRITICAL();
 80089fc:	f001 ff8a 	bl	800a914 <vPortEnterCritical>
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a00:	e9d4 130f 	ldrd	r1, r3, [r4, #60]	; 0x3c
 8008a04:	6822      	ldr	r2, [r4, #0]
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a06:	6062      	str	r2, [r4, #4]
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a08:	fb01 f103 	mul.w	r1, r1, r3
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a0c:	1acb      	subs	r3, r1, r3
 8008a0e:	4413      	add	r3, r2
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008a10:	2000      	movs	r0, #0
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a12:	440a      	add	r2, r1
		pxQueue->cRxLock = queueUNLOCKED;
 8008a14:	21ff      	movs	r1, #255	; 0xff
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008a16:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008a18:	e9c4 2302 	strd	r2, r3, [r4, #8]
		pxQueue->cRxLock = queueUNLOCKED;
 8008a1c:	f884 1044 	strb.w	r1, [r4, #68]	; 0x44
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008a20:	f104 0010 	add.w	r0, r4, #16
		pxQueue->cTxLock = queueUNLOCKED;
 8008a24:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008a28:	f7ff ff18 	bl	800885c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008a2c:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008a30:	f7ff ff14 	bl	800885c <vListInitialise>
	taskEXIT_CRITICAL();
 8008a34:	f001 ff90 	bl	800a958 <vPortExitCritical>
	}
 8008a38:	4620      	mov	r0, r4
		pxNewQueue->ucQueueType = ucQueueType;
 8008a3a:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
	}
 8008a3e:	b003      	add	sp, #12
 8008a40:	bd30      	pop	{r4, r5, pc}
 8008a42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a46:	f383 8811 	msr	BASEPRI, r3
 8008a4a:	f3bf 8f6f 	isb	sy
 8008a4e:	f3bf 8f4f 	dsb	sy
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008a52:	e7fe      	b.n	8008a52 <xQueueGenericCreateStatic+0xe2>

08008a54 <xQueueGenericSend>:
{
 8008a54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a58:	b084      	sub	sp, #16
 8008a5a:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	f000 80ac 	beq.w	8008bba <xQueueGenericSend+0x166>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a62:	4688      	mov	r8, r1
 8008a64:	461f      	mov	r7, r3
 8008a66:	4604      	mov	r4, r0
 8008a68:	2900      	cmp	r1, #0
 8008a6a:	f000 8099 	beq.w	8008ba0 <xQueueGenericSend+0x14c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008a6e:	2f02      	cmp	r7, #2
 8008a70:	d10b      	bne.n	8008a8a <xQueueGenericSend+0x36>
 8008a72:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008a74:	2b01      	cmp	r3, #1
 8008a76:	d008      	beq.n	8008a8a <xQueueGenericSend+0x36>
 8008a78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008a7c:	f383 8811 	msr	BASEPRI, r3
 8008a80:	f3bf 8f6f 	isb	sy
 8008a84:	f3bf 8f4f 	dsb	sy
 8008a88:	e7fe      	b.n	8008a88 <xQueueGenericSend+0x34>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a8a:	f001 fa83 	bl	8009f94 <xTaskGetSchedulerState>
 8008a8e:	4682      	mov	sl, r0
 8008a90:	2800      	cmp	r0, #0
 8008a92:	f000 809b 	beq.w	8008bcc <xQueueGenericSend+0x178>
 8008a96:	f04f 0a00 	mov.w	sl, #0
					portYIELD_WITHIN_API();
 8008a9a:	f8df 92c0 	ldr.w	r9, [pc, #704]	; 8008d5c <xQueueGenericSend+0x308>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008a9e:	f104 0624 	add.w	r6, r4, #36	; 0x24
		taskENTER_CRITICAL();
 8008aa2:	f001 ff37 	bl	800a914 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008aa6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008aa8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008aaa:	429a      	cmp	r2, r3
 8008aac:	f0c0 80f4 	bcc.w	8008c98 <xQueueGenericSend+0x244>
 8008ab0:	2f02      	cmp	r7, #2
 8008ab2:	f000 80f1 	beq.w	8008c98 <xQueueGenericSend+0x244>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008ab6:	9d01      	ldr	r5, [sp, #4]
 8008ab8:	2d00      	cmp	r5, #0
 8008aba:	f000 814a 	beq.w	8008d52 <xQueueGenericSend+0x2fe>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008abe:	ad02      	add	r5, sp, #8
				else if( xEntryTimeSet == pdFALSE )
 8008ac0:	f1ba 0f00 	cmp.w	sl, #0
 8008ac4:	f000 80e4 	beq.w	8008c90 <xQueueGenericSend+0x23c>
		taskEXIT_CRITICAL();
 8008ac8:	f001 ff46 	bl	800a958 <vPortExitCritical>
		vTaskSuspendAll();
 8008acc:	f001 f81c 	bl	8009b08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ad0:	f001 ff20 	bl	800a914 <vPortEnterCritical>
 8008ad4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008ad8:	2bff      	cmp	r3, #255	; 0xff
 8008ada:	bf04      	itt	eq
 8008adc:	2300      	moveq	r3, #0
 8008ade:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8008ae2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008ae6:	2bff      	cmp	r3, #255	; 0xff
 8008ae8:	bf04      	itt	eq
 8008aea:	2300      	moveq	r3, #0
 8008aec:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8008af0:	f001 ff32 	bl	800a958 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008af4:	4628      	mov	r0, r5
 8008af6:	a901      	add	r1, sp, #4
 8008af8:	f001 f9dc 	bl	8009eb4 <xTaskCheckForTimeOut>
 8008afc:	2800      	cmp	r0, #0
 8008afe:	f040 80e8 	bne.w	8008cd2 <xQueueGenericSend+0x27e>

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008b02:	f001 ff07 	bl	800a914 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008b06:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008b08:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008b0a:	429a      	cmp	r2, r3
 8008b0c:	d06b      	beq.n	8008be6 <xQueueGenericSend+0x192>
		else
		{
			xReturn = pdFALSE;
		}
	}
	taskEXIT_CRITICAL();
 8008b0e:	f001 ff23 	bl	800a958 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008b12:	f001 feff 	bl	800a914 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008b16:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008b1a:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b1c:	2d00      	cmp	r5, #0
 8008b1e:	dc05      	bgt.n	8008b2c <xQueueGenericSend+0xd8>
 8008b20:	e012      	b.n	8008b48 <xQueueGenericSend+0xf4>
			--cTxLock;
 8008b22:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b24:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008b28:	b25d      	sxtb	r5, r3
 8008b2a:	d00d      	beq.n	8008b48 <xQueueGenericSend+0xf4>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b2e:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008b30:	b153      	cbz	r3, 8008b48 <xQueueGenericSend+0xf4>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008b32:	f001 f96b 	bl	8009e0c <xTaskRemoveFromEventList>
 8008b36:	2800      	cmp	r0, #0
 8008b38:	d0f3      	beq.n	8008b22 <xQueueGenericSend+0xce>
						vTaskMissedYield();
 8008b3a:	f001 fa0b 	bl	8009f54 <vTaskMissedYield>
			--cTxLock;
 8008b3e:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008b40:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008b44:	b25d      	sxtb	r5, r3
 8008b46:	d1f1      	bne.n	8008b2c <xQueueGenericSend+0xd8>
		pxQueue->cTxLock = queueUNLOCKED;
 8008b48:	23ff      	movs	r3, #255	; 0xff
 8008b4a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008b4e:	f001 ff03 	bl	800a958 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008b52:	f001 fedf 	bl	800a914 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008b56:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008b5a:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b5c:	2d00      	cmp	r5, #0
 8008b5e:	dd15      	ble.n	8008b8c <xQueueGenericSend+0x138>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b60:	f104 0a10 	add.w	sl, r4, #16
 8008b64:	e004      	b.n	8008b70 <xQueueGenericSend+0x11c>
				--cRxLock;
 8008b66:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b68:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008b6c:	b25d      	sxtb	r5, r3
 8008b6e:	d00d      	beq.n	8008b8c <xQueueGenericSend+0x138>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b70:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b72:	4650      	mov	r0, sl
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008b74:	b153      	cbz	r3, 8008b8c <xQueueGenericSend+0x138>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008b76:	f001 f949 	bl	8009e0c <xTaskRemoveFromEventList>
 8008b7a:	2800      	cmp	r0, #0
 8008b7c:	d0f3      	beq.n	8008b66 <xQueueGenericSend+0x112>
					vTaskMissedYield();
 8008b7e:	f001 f9e9 	bl	8009f54 <vTaskMissedYield>
				--cRxLock;
 8008b82:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008b84:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008b88:	b25d      	sxtb	r5, r3
 8008b8a:	d1f1      	bne.n	8008b70 <xQueueGenericSend+0x11c>
		pxQueue->cRxLock = queueUNLOCKED;
 8008b8c:	23ff      	movs	r3, #255	; 0xff
 8008b8e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008b92:	f001 fee1 	bl	800a958 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8008b96:	f000 ffbf 	bl	8009b18 <xTaskResumeAll>
 8008b9a:	f04f 0a01 	mov.w	sl, #1
 8008b9e:	e780      	b.n	8008aa2 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008ba0:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	f43f af63 	beq.w	8008a6e <xQueueGenericSend+0x1a>
 8008ba8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bac:	f383 8811 	msr	BASEPRI, r3
 8008bb0:	f3bf 8f6f 	isb	sy
 8008bb4:	f3bf 8f4f 	dsb	sy
 8008bb8:	e7fe      	b.n	8008bb8 <xQueueGenericSend+0x164>
 8008bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bbe:	f383 8811 	msr	BASEPRI, r3
 8008bc2:	f3bf 8f6f 	isb	sy
 8008bc6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008bca:	e7fe      	b.n	8008bca <xQueueGenericSend+0x176>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008bcc:	9b01      	ldr	r3, [sp, #4]
 8008bce:	2b00      	cmp	r3, #0
 8008bd0:	f43f af63 	beq.w	8008a9a <xQueueGenericSend+0x46>
 8008bd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008bd8:	f383 8811 	msr	BASEPRI, r3
 8008bdc:	f3bf 8f6f 	isb	sy
 8008be0:	f3bf 8f4f 	dsb	sy
 8008be4:	e7fe      	b.n	8008be4 <xQueueGenericSend+0x190>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008be6:	f104 0a10 	add.w	sl, r4, #16
	taskEXIT_CRITICAL();
 8008bea:	f001 feb5 	bl	800a958 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8008bee:	9901      	ldr	r1, [sp, #4]
 8008bf0:	4650      	mov	r0, sl
 8008bf2:	f001 f873 	bl	8009cdc <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8008bf6:	f001 fe8d 	bl	800a914 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008bfa:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008bfe:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008c00:	2d00      	cmp	r5, #0
 8008c02:	dc05      	bgt.n	8008c10 <xQueueGenericSend+0x1bc>
 8008c04:	e012      	b.n	8008c2c <xQueueGenericSend+0x1d8>
			--cTxLock;
 8008c06:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008c08:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008c0c:	b25d      	sxtb	r5, r3
 8008c0e:	d00d      	beq.n	8008c2c <xQueueGenericSend+0x1d8>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c10:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c12:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008c14:	b153      	cbz	r3, 8008c2c <xQueueGenericSend+0x1d8>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008c16:	f001 f8f9 	bl	8009e0c <xTaskRemoveFromEventList>
 8008c1a:	2800      	cmp	r0, #0
 8008c1c:	d0f3      	beq.n	8008c06 <xQueueGenericSend+0x1b2>
						vTaskMissedYield();
 8008c1e:	f001 f999 	bl	8009f54 <vTaskMissedYield>
			--cTxLock;
 8008c22:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008c24:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008c28:	b25d      	sxtb	r5, r3
 8008c2a:	d1f1      	bne.n	8008c10 <xQueueGenericSend+0x1bc>
		pxQueue->cTxLock = queueUNLOCKED;
 8008c2c:	23ff      	movs	r3, #255	; 0xff
 8008c2e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008c32:	f001 fe91 	bl	800a958 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008c36:	f001 fe6d 	bl	800a914 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008c3a:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008c3e:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c40:	2d00      	cmp	r5, #0
 8008c42:	dc05      	bgt.n	8008c50 <xQueueGenericSend+0x1fc>
 8008c44:	e012      	b.n	8008c6c <xQueueGenericSend+0x218>
				--cRxLock;
 8008c46:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c48:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008c4c:	b25d      	sxtb	r5, r3
 8008c4e:	d00d      	beq.n	8008c6c <xQueueGenericSend+0x218>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c50:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c52:	4650      	mov	r0, sl
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c54:	b153      	cbz	r3, 8008c6c <xQueueGenericSend+0x218>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c56:	f001 f8d9 	bl	8009e0c <xTaskRemoveFromEventList>
 8008c5a:	2800      	cmp	r0, #0
 8008c5c:	d0f3      	beq.n	8008c46 <xQueueGenericSend+0x1f2>
					vTaskMissedYield();
 8008c5e:	f001 f979 	bl	8009f54 <vTaskMissedYield>
				--cRxLock;
 8008c62:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008c64:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008c68:	b25d      	sxtb	r5, r3
 8008c6a:	d1f1      	bne.n	8008c50 <xQueueGenericSend+0x1fc>
		pxQueue->cRxLock = queueUNLOCKED;
 8008c6c:	23ff      	movs	r3, #255	; 0xff
 8008c6e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008c72:	f001 fe71 	bl	800a958 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 8008c76:	f000 ff4f 	bl	8009b18 <xTaskResumeAll>
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	d18d      	bne.n	8008b9a <xQueueGenericSend+0x146>
					portYIELD_WITHIN_API();
 8008c7e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008c82:	f8c9 3000 	str.w	r3, [r9]
 8008c86:	f3bf 8f4f 	dsb	sy
 8008c8a:	f3bf 8f6f 	isb	sy
 8008c8e:	e784      	b.n	8008b9a <xQueueGenericSend+0x146>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008c90:	4628      	mov	r0, r5
 8008c92:	f001 f903 	bl	8009e9c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008c96:	e717      	b.n	8008ac8 <xQueueGenericSend+0x74>
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008c98:	463a      	mov	r2, r7
 8008c9a:	4641      	mov	r1, r8
 8008c9c:	4620      	mov	r0, r4
 8008c9e:	f7ff fe29 	bl	80088f4 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ca2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ca4:	b973      	cbnz	r3, 8008cc4 <xQueueGenericSend+0x270>
					else if( xYieldRequired != pdFALSE )
 8008ca6:	b138      	cbz	r0, 8008cb8 <xQueueGenericSend+0x264>
						queueYIELD_IF_USING_PREEMPTION();
 8008ca8:	4b2c      	ldr	r3, [pc, #176]	; (8008d5c <xQueueGenericSend+0x308>)
 8008caa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008cae:	601a      	str	r2, [r3, #0]
 8008cb0:	f3bf 8f4f 	dsb	sy
 8008cb4:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
 8008cb8:	f001 fe4e 	bl	800a958 <vPortExitCritical>
				return pdPASS;
 8008cbc:	2001      	movs	r0, #1
}
 8008cbe:	b004      	add	sp, #16
 8008cc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008cc4:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008cc8:	f001 f8a0 	bl	8009e0c <xTaskRemoveFromEventList>
 8008ccc:	2800      	cmp	r0, #0
 8008cce:	d0f3      	beq.n	8008cb8 <xQueueGenericSend+0x264>
 8008cd0:	e7ea      	b.n	8008ca8 <xQueueGenericSend+0x254>
	taskENTER_CRITICAL();
 8008cd2:	f001 fe1f 	bl	800a914 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008cd6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008cda:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008cdc:	2d00      	cmp	r5, #0
 8008cde:	dd11      	ble.n	8008d04 <xQueueGenericSend+0x2b0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ce0:	f104 0624 	add.w	r6, r4, #36	; 0x24
 8008ce4:	e004      	b.n	8008cf0 <xQueueGenericSend+0x29c>
			--cTxLock;
 8008ce6:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ce8:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008cec:	b25d      	sxtb	r5, r3
 8008cee:	d009      	beq.n	8008d04 <xQueueGenericSend+0x2b0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008cf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008cf2:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008cf4:	b133      	cbz	r3, 8008d04 <xQueueGenericSend+0x2b0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008cf6:	f001 f889 	bl	8009e0c <xTaskRemoveFromEventList>
 8008cfa:	2800      	cmp	r0, #0
 8008cfc:	d0f3      	beq.n	8008ce6 <xQueueGenericSend+0x292>
						vTaskMissedYield();
 8008cfe:	f001 f929 	bl	8009f54 <vTaskMissedYield>
 8008d02:	e7f0      	b.n	8008ce6 <xQueueGenericSend+0x292>
		pxQueue->cTxLock = queueUNLOCKED;
 8008d04:	23ff      	movs	r3, #255	; 0xff
 8008d06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008d0a:	f001 fe25 	bl	800a958 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008d0e:	f001 fe01 	bl	800a914 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008d12:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008d16:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008d18:	2d00      	cmp	r5, #0
 8008d1a:	dd11      	ble.n	8008d40 <xQueueGenericSend+0x2ec>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d1c:	f104 0610 	add.w	r6, r4, #16
 8008d20:	e004      	b.n	8008d2c <xQueueGenericSend+0x2d8>
				--cRxLock;
 8008d22:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008d24:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008d28:	b25d      	sxtb	r5, r3
 8008d2a:	d009      	beq.n	8008d40 <xQueueGenericSend+0x2ec>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d2c:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d2e:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d30:	b133      	cbz	r3, 8008d40 <xQueueGenericSend+0x2ec>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d32:	f001 f86b 	bl	8009e0c <xTaskRemoveFromEventList>
 8008d36:	2800      	cmp	r0, #0
 8008d38:	d0f3      	beq.n	8008d22 <xQueueGenericSend+0x2ce>
					vTaskMissedYield();
 8008d3a:	f001 f90b 	bl	8009f54 <vTaskMissedYield>
 8008d3e:	e7f0      	b.n	8008d22 <xQueueGenericSend+0x2ce>
		pxQueue->cRxLock = queueUNLOCKED;
 8008d40:	23ff      	movs	r3, #255	; 0xff
 8008d42:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008d46:	f001 fe07 	bl	800a958 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8008d4a:	f000 fee5 	bl	8009b18 <xTaskResumeAll>
			return errQUEUE_FULL;
 8008d4e:	2000      	movs	r0, #0
 8008d50:	e7b5      	b.n	8008cbe <xQueueGenericSend+0x26a>
					taskEXIT_CRITICAL();
 8008d52:	f001 fe01 	bl	800a958 <vPortExitCritical>
					return errQUEUE_FULL;
 8008d56:	4628      	mov	r0, r5
 8008d58:	e7b1      	b.n	8008cbe <xQueueGenericSend+0x26a>
 8008d5a:	bf00      	nop
 8008d5c:	e000ed04 	.word	0xe000ed04

08008d60 <xQueueGenericSendFromISR>:
{
 8008d60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
 8008d64:	2800      	cmp	r0, #0
 8008d66:	d035      	beq.n	8008dd4 <xQueueGenericSendFromISR+0x74>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008d68:	4689      	mov	r9, r1
 8008d6a:	4690      	mov	r8, r2
 8008d6c:	461f      	mov	r7, r3
 8008d6e:	4604      	mov	r4, r0
 8008d70:	b321      	cbz	r1, 8008dbc <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008d72:	2f02      	cmp	r7, #2
 8008d74:	d10b      	bne.n	8008d8e <xQueueGenericSendFromISR+0x2e>
 8008d76:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008d78:	2b01      	cmp	r3, #1
 8008d7a:	d008      	beq.n	8008d8e <xQueueGenericSendFromISR+0x2e>
 8008d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d80:	f383 8811 	msr	BASEPRI, r3
 8008d84:	f3bf 8f6f 	isb	sy
 8008d88:	f3bf 8f4f 	dsb	sy
 8008d8c:	e7fe      	b.n	8008d8c <xQueueGenericSendFromISR+0x2c>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008d8e:	f001 fef9 	bl	800ab84 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008d92:	f3ef 8611 	mrs	r6, BASEPRI
 8008d96:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008d9a:	f383 8811 	msr	BASEPRI, r3
 8008d9e:	f3bf 8f6f 	isb	sy
 8008da2:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008da6:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8008da8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d31b      	bcc.n	8008de6 <xQueueGenericSendFromISR+0x86>
 8008dae:	2f02      	cmp	r7, #2
 8008db0:	d019      	beq.n	8008de6 <xQueueGenericSendFromISR+0x86>
			xReturn = errQUEUE_FULL;
 8008db2:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008db4:	f386 8811 	msr	BASEPRI, r6
}
 8008db8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008dbc:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d0d7      	beq.n	8008d72 <xQueueGenericSendFromISR+0x12>
	__asm volatile
 8008dc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dc6:	f383 8811 	msr	BASEPRI, r3
 8008dca:	f3bf 8f6f 	isb	sy
 8008dce:	f3bf 8f4f 	dsb	sy
 8008dd2:	e7fe      	b.n	8008dd2 <xQueueGenericSendFromISR+0x72>
 8008dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dd8:	f383 8811 	msr	BASEPRI, r3
 8008ddc:	f3bf 8f6f 	isb	sy
 8008de0:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
 8008de4:	e7fe      	b.n	8008de4 <xQueueGenericSendFromISR+0x84>
			const int8_t cTxLock = pxQueue->cTxLock;
 8008de6:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008dea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008dec:	463a      	mov	r2, r7
 8008dee:	4649      	mov	r1, r9
			const int8_t cTxLock = pxQueue->cTxLock;
 8008df0:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008df2:	4620      	mov	r0, r4
 8008df4:	f7ff fd7e 	bl	80088f4 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
 8008df8:	1c6b      	adds	r3, r5, #1
 8008dfa:	d008      	beq.n	8008e0e <xQueueGenericSendFromISR+0xae>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008dfc:	1c6b      	adds	r3, r5, #1
 8008dfe:	b25b      	sxtb	r3, r3
 8008e00:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
 8008e04:	2001      	movs	r0, #1
	__asm volatile
 8008e06:	f386 8811 	msr	BASEPRI, r6
}
 8008e0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e0e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d0f7      	beq.n	8008e04 <xQueueGenericSendFromISR+0xa4>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e14:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8008e18:	f000 fff8 	bl	8009e0c <xTaskRemoveFromEventList>
 8008e1c:	2800      	cmp	r0, #0
 8008e1e:	d0f1      	beq.n	8008e04 <xQueueGenericSendFromISR+0xa4>
							if( pxHigherPriorityTaskWoken != NULL )
 8008e20:	f1b8 0f00 	cmp.w	r8, #0
 8008e24:	d0ee      	beq.n	8008e04 <xQueueGenericSendFromISR+0xa4>
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008e26:	2001      	movs	r0, #1
 8008e28:	f8c8 0000 	str.w	r0, [r8]
 8008e2c:	e7c2      	b.n	8008db4 <xQueueGenericSendFromISR+0x54>
 8008e2e:	bf00      	nop

08008e30 <xQueueReceive>:
{
 8008e30:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008e34:	b085      	sub	sp, #20
 8008e36:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
 8008e38:	2800      	cmp	r0, #0
 8008e3a:	f000 80f5 	beq.w	8009028 <xQueueReceive+0x1f8>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008e3e:	460e      	mov	r6, r1
 8008e40:	4604      	mov	r4, r0
 8008e42:	2900      	cmp	r1, #0
 8008e44:	f000 808a 	beq.w	8008f5c <xQueueReceive+0x12c>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008e48:	f001 f8a4 	bl	8009f94 <xTaskGetSchedulerState>
 8008e4c:	2800      	cmp	r0, #0
 8008e4e:	d079      	beq.n	8008f44 <xQueueReceive+0x114>
		taskENTER_CRITICAL();
 8008e50:	f001 fd60 	bl	800a914 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008e54:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008e56:	2d00      	cmp	r5, #0
 8008e58:	f040 8148 	bne.w	80090ec <xQueueReceive+0x2bc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8008e5c:	9b01      	ldr	r3, [sp, #4]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	f000 80dc 	beq.w	800901c <xQueueReceive+0x1ec>
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008e64:	a802      	add	r0, sp, #8
 8008e66:	f001 f819 	bl	8009e9c <vTaskInternalSetTimeOutState>
					portYIELD_WITHIN_API();
 8008e6a:	f8df 82c8 	ldr.w	r8, [pc, #712]	; 8009134 <xQueueReceive+0x304>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e6e:	f104 0724 	add.w	r7, r4, #36	; 0x24
		taskEXIT_CRITICAL();
 8008e72:	f001 fd71 	bl	800a958 <vPortExitCritical>
		vTaskSuspendAll();
 8008e76:	f000 fe47 	bl	8009b08 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008e7a:	f001 fd4b 	bl	800a914 <vPortEnterCritical>
 8008e7e:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8008e82:	2bff      	cmp	r3, #255	; 0xff
 8008e84:	bf04      	itt	eq
 8008e86:	2300      	moveq	r3, #0
 8008e88:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 8008e8c:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8008e90:	2bff      	cmp	r3, #255	; 0xff
 8008e92:	bf04      	itt	eq
 8008e94:	2300      	moveq	r3, #0
 8008e96:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 8008e9a:	f001 fd5d 	bl	800a958 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008e9e:	a901      	add	r1, sp, #4
 8008ea0:	a802      	add	r0, sp, #8
 8008ea2:	f001 f807 	bl	8009eb4 <xTaskCheckForTimeOut>
 8008ea6:	2800      	cmp	r0, #0
 8008ea8:	d165      	bne.n	8008f76 <xQueueReceive+0x146>
	taskENTER_CRITICAL();
 8008eaa:	f001 fd33 	bl	800a914 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008eae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	f000 80c2 	beq.w	800903a <xQueueReceive+0x20a>
	taskEXIT_CRITICAL();
 8008eb6:	f001 fd4f 	bl	800a958 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008eba:	f001 fd2b 	bl	800a914 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008ebe:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008ec2:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ec4:	2d00      	cmp	r5, #0
 8008ec6:	dc05      	bgt.n	8008ed4 <xQueueReceive+0xa4>
 8008ec8:	e012      	b.n	8008ef0 <xQueueReceive+0xc0>
			--cTxLock;
 8008eca:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ecc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008ed0:	b25d      	sxtb	r5, r3
 8008ed2:	d00d      	beq.n	8008ef0 <xQueueReceive+0xc0>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ed4:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008ed6:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008ed8:	b153      	cbz	r3, 8008ef0 <xQueueReceive+0xc0>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008eda:	f000 ff97 	bl	8009e0c <xTaskRemoveFromEventList>
 8008ede:	2800      	cmp	r0, #0
 8008ee0:	d0f3      	beq.n	8008eca <xQueueReceive+0x9a>
						vTaskMissedYield();
 8008ee2:	f001 f837 	bl	8009f54 <vTaskMissedYield>
			--cTxLock;
 8008ee6:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008ee8:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008eec:	b25d      	sxtb	r5, r3
 8008eee:	d1f1      	bne.n	8008ed4 <xQueueReceive+0xa4>
		pxQueue->cTxLock = queueUNLOCKED;
 8008ef0:	23ff      	movs	r3, #255	; 0xff
 8008ef2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008ef6:	f001 fd2f 	bl	800a958 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008efa:	f001 fd0b 	bl	800a914 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008efe:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008f02:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f04:	2d00      	cmp	r5, #0
 8008f06:	dd15      	ble.n	8008f34 <xQueueReceive+0x104>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f08:	f104 0910 	add.w	r9, r4, #16
 8008f0c:	e004      	b.n	8008f18 <xQueueReceive+0xe8>
				--cRxLock;
 8008f0e:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f10:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f14:	b25d      	sxtb	r5, r3
 8008f16:	d00d      	beq.n	8008f34 <xQueueReceive+0x104>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f18:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f1a:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008f1c:	b153      	cbz	r3, 8008f34 <xQueueReceive+0x104>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008f1e:	f000 ff75 	bl	8009e0c <xTaskRemoveFromEventList>
 8008f22:	2800      	cmp	r0, #0
 8008f24:	d0f3      	beq.n	8008f0e <xQueueReceive+0xde>
					vTaskMissedYield();
 8008f26:	f001 f815 	bl	8009f54 <vTaskMissedYield>
				--cRxLock;
 8008f2a:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008f2c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f30:	b25d      	sxtb	r5, r3
 8008f32:	d1f1      	bne.n	8008f18 <xQueueReceive+0xe8>
		pxQueue->cRxLock = queueUNLOCKED;
 8008f34:	23ff      	movs	r3, #255	; 0xff
 8008f36:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008f3a:	f001 fd0d 	bl	800a958 <vPortExitCritical>
				( void ) xTaskResumeAll();
 8008f3e:	f000 fdeb 	bl	8009b18 <xTaskResumeAll>
		taskENTER_CRITICAL();
 8008f42:	e062      	b.n	800900a <xQueueReceive+0x1da>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008f44:	9b01      	ldr	r3, [sp, #4]
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d082      	beq.n	8008e50 <xQueueReceive+0x20>
	__asm volatile
 8008f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f4e:	f383 8811 	msr	BASEPRI, r3
 8008f52:	f3bf 8f6f 	isb	sy
 8008f56:	f3bf 8f4f 	dsb	sy
 8008f5a:	e7fe      	b.n	8008f5a <xQueueReceive+0x12a>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008f5c:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	f43f af72 	beq.w	8008e48 <xQueueReceive+0x18>
 8008f64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f68:	f383 8811 	msr	BASEPRI, r3
 8008f6c:	f3bf 8f6f 	isb	sy
 8008f70:	f3bf 8f4f 	dsb	sy
 8008f74:	e7fe      	b.n	8008f74 <xQueueReceive+0x144>
	taskENTER_CRITICAL();
 8008f76:	f001 fccd 	bl	800a914 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 8008f7a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 8008f7e:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f80:	2d00      	cmp	r5, #0
 8008f82:	dc05      	bgt.n	8008f90 <xQueueReceive+0x160>
 8008f84:	e012      	b.n	8008fac <xQueueReceive+0x17c>
			--cTxLock;
 8008f86:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008f88:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008f8c:	b25d      	sxtb	r5, r3
 8008f8e:	d00d      	beq.n	8008fac <xQueueReceive+0x17c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f90:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f92:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008f94:	b153      	cbz	r3, 8008fac <xQueueReceive+0x17c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008f96:	f000 ff39 	bl	8009e0c <xTaskRemoveFromEventList>
 8008f9a:	2800      	cmp	r0, #0
 8008f9c:	d0f3      	beq.n	8008f86 <xQueueReceive+0x156>
						vTaskMissedYield();
 8008f9e:	f000 ffd9 	bl	8009f54 <vTaskMissedYield>
			--cTxLock;
 8008fa2:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008fa4:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008fa8:	b25d      	sxtb	r5, r3
 8008faa:	d1f1      	bne.n	8008f90 <xQueueReceive+0x160>
		pxQueue->cTxLock = queueUNLOCKED;
 8008fac:	23ff      	movs	r3, #255	; 0xff
 8008fae:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8008fb2:	f001 fcd1 	bl	800a958 <vPortExitCritical>
	taskENTER_CRITICAL();
 8008fb6:	f001 fcad 	bl	800a914 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8008fba:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 8008fbe:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008fc0:	2d00      	cmp	r5, #0
 8008fc2:	dd15      	ble.n	8008ff0 <xQueueReceive+0x1c0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fc4:	f104 0910 	add.w	r9, r4, #16
 8008fc8:	e004      	b.n	8008fd4 <xQueueReceive+0x1a4>
				--cRxLock;
 8008fca:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008fcc:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008fd0:	b25d      	sxtb	r5, r3
 8008fd2:	d00d      	beq.n	8008ff0 <xQueueReceive+0x1c0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fd4:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fd6:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008fd8:	b153      	cbz	r3, 8008ff0 <xQueueReceive+0x1c0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008fda:	f000 ff17 	bl	8009e0c <xTaskRemoveFromEventList>
 8008fde:	2800      	cmp	r0, #0
 8008fe0:	d0f3      	beq.n	8008fca <xQueueReceive+0x19a>
					vTaskMissedYield();
 8008fe2:	f000 ffb7 	bl	8009f54 <vTaskMissedYield>
				--cRxLock;
 8008fe6:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008fe8:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008fec:	b25d      	sxtb	r5, r3
 8008fee:	d1f1      	bne.n	8008fd4 <xQueueReceive+0x1a4>
		pxQueue->cRxLock = queueUNLOCKED;
 8008ff0:	23ff      	movs	r3, #255	; 0xff
 8008ff2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 8008ff6:	f001 fcaf 	bl	800a958 <vPortExitCritical>
			( void ) xTaskResumeAll();
 8008ffa:	f000 fd8d 	bl	8009b18 <xTaskResumeAll>
	taskENTER_CRITICAL();
 8008ffe:	f001 fc89 	bl	800a914 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009002:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009004:	b153      	cbz	r3, 800901c <xQueueReceive+0x1ec>
	taskEXIT_CRITICAL();
 8009006:	f001 fca7 	bl	800a958 <vPortExitCritical>
		taskENTER_CRITICAL();
 800900a:	f001 fc83 	bl	800a914 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800900e:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009010:	2d00      	cmp	r5, #0
 8009012:	d16b      	bne.n	80090ec <xQueueReceive+0x2bc>
				if( xTicksToWait == ( TickType_t ) 0 )
 8009014:	9b01      	ldr	r3, [sp, #4]
 8009016:	2b00      	cmp	r3, #0
 8009018:	f47f af2b 	bne.w	8008e72 <xQueueReceive+0x42>
					taskEXIT_CRITICAL();
 800901c:	f001 fc9c 	bl	800a958 <vPortExitCritical>
					return errQUEUE_EMPTY;
 8009020:	2000      	movs	r0, #0
}
 8009022:	b005      	add	sp, #20
 8009024:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009028:	f04f 0350 	mov.w	r3, #80	; 0x50
 800902c:	f383 8811 	msr	BASEPRI, r3
 8009030:	f3bf 8f6f 	isb	sy
 8009034:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
 8009038:	e7fe      	b.n	8009038 <xQueueReceive+0x208>
	taskEXIT_CRITICAL();
 800903a:	f001 fc8d 	bl	800a958 <vPortExitCritical>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800903e:	9901      	ldr	r1, [sp, #4]
 8009040:	4638      	mov	r0, r7
 8009042:	f000 fe4b 	bl	8009cdc <vTaskPlaceOnEventList>
	taskENTER_CRITICAL();
 8009046:	f001 fc65 	bl	800a914 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 800904a:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 800904e:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009050:	2d00      	cmp	r5, #0
 8009052:	dc05      	bgt.n	8009060 <xQueueReceive+0x230>
 8009054:	e012      	b.n	800907c <xQueueReceive+0x24c>
			--cTxLock;
 8009056:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009058:	f013 0fff 	tst.w	r3, #255	; 0xff
 800905c:	b25d      	sxtb	r5, r3
 800905e:	d00d      	beq.n	800907c <xQueueReceive+0x24c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009060:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009062:	4638      	mov	r0, r7
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009064:	b153      	cbz	r3, 800907c <xQueueReceive+0x24c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009066:	f000 fed1 	bl	8009e0c <xTaskRemoveFromEventList>
 800906a:	2800      	cmp	r0, #0
 800906c:	d0f3      	beq.n	8009056 <xQueueReceive+0x226>
						vTaskMissedYield();
 800906e:	f000 ff71 	bl	8009f54 <vTaskMissedYield>
			--cTxLock;
 8009072:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009074:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009078:	b25d      	sxtb	r5, r3
 800907a:	d1f1      	bne.n	8009060 <xQueueReceive+0x230>
		pxQueue->cTxLock = queueUNLOCKED;
 800907c:	23ff      	movs	r3, #255	; 0xff
 800907e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 8009082:	f001 fc69 	bl	800a958 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009086:	f001 fc45 	bl	800a914 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 800908a:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800908e:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009090:	2d00      	cmp	r5, #0
 8009092:	dd15      	ble.n	80090c0 <xQueueReceive+0x290>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009094:	f104 0910 	add.w	r9, r4, #16
 8009098:	e004      	b.n	80090a4 <xQueueReceive+0x274>
				--cRxLock;
 800909a:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800909c:	f013 0fff 	tst.w	r3, #255	; 0xff
 80090a0:	b25d      	sxtb	r5, r3
 80090a2:	d00d      	beq.n	80090c0 <xQueueReceive+0x290>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090a4:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80090a6:	4648      	mov	r0, r9
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80090a8:	b153      	cbz	r3, 80090c0 <xQueueReceive+0x290>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80090aa:	f000 feaf 	bl	8009e0c <xTaskRemoveFromEventList>
 80090ae:	2800      	cmp	r0, #0
 80090b0:	d0f3      	beq.n	800909a <xQueueReceive+0x26a>
					vTaskMissedYield();
 80090b2:	f000 ff4f 	bl	8009f54 <vTaskMissedYield>
				--cRxLock;
 80090b6:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80090b8:	f013 0fff 	tst.w	r3, #255	; 0xff
 80090bc:	b25d      	sxtb	r5, r3
 80090be:	d1f1      	bne.n	80090a4 <xQueueReceive+0x274>
		pxQueue->cRxLock = queueUNLOCKED;
 80090c0:	23ff      	movs	r3, #255	; 0xff
 80090c2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
 80090c6:	f001 fc47 	bl	800a958 <vPortExitCritical>
				if( xTaskResumeAll() == pdFALSE )
 80090ca:	f000 fd25 	bl	8009b18 <xTaskResumeAll>
 80090ce:	2800      	cmp	r0, #0
 80090d0:	d19b      	bne.n	800900a <xQueueReceive+0x1da>
					portYIELD_WITHIN_API();
 80090d2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80090d6:	f8c8 3000 	str.w	r3, [r8]
 80090da:	f3bf 8f4f 	dsb	sy
 80090de:	f3bf 8f6f 	isb	sy
		taskENTER_CRITICAL();
 80090e2:	f001 fc17 	bl	800a914 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80090e6:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80090e8:	2d00      	cmp	r5, #0
 80090ea:	d093      	beq.n	8009014 <xQueueReceive+0x1e4>
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80090ec:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80090ee:	b152      	cbz	r2, 8009106 <xQueueReceive+0x2d6>
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80090f0:	e9d4 0302 	ldrd	r0, r3, [r4, #8]
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80090f4:	1899      	adds	r1, r3, r2
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80090f6:	4281      	cmp	r1, r0
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80090f8:	60e1      	str	r1, [r4, #12]
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80090fa:	bf24      	itt	cs
 80090fc:	6821      	ldrcs	r1, [r4, #0]
 80090fe:	60e1      	strcs	r1, [r4, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009100:	4630      	mov	r0, r6
 8009102:	f001 feb1 	bl	800ae68 <memcpy>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009106:	3d01      	subs	r5, #1
 8009108:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800910a:	6923      	ldr	r3, [r4, #16]
 800910c:	b91b      	cbnz	r3, 8009116 <xQueueReceive+0x2e6>
				taskEXIT_CRITICAL();
 800910e:	f001 fc23 	bl	800a958 <vPortExitCritical>
				return pdPASS;
 8009112:	2001      	movs	r0, #1
 8009114:	e785      	b.n	8009022 <xQueueReceive+0x1f2>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009116:	f104 0010 	add.w	r0, r4, #16
 800911a:	f000 fe77 	bl	8009e0c <xTaskRemoveFromEventList>
 800911e:	2800      	cmp	r0, #0
 8009120:	d0f5      	beq.n	800910e <xQueueReceive+0x2de>
						queueYIELD_IF_USING_PREEMPTION();
 8009122:	4b04      	ldr	r3, [pc, #16]	; (8009134 <xQueueReceive+0x304>)
 8009124:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009128:	601a      	str	r2, [r3, #0]
 800912a:	f3bf 8f4f 	dsb	sy
 800912e:	f3bf 8f6f 	isb	sy
 8009132:	e7ec      	b.n	800910e <xQueueReceive+0x2de>
 8009134:	e000ed04 	.word	0xe000ed04

08009138 <vQueueAddToRegistry>:

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8009138:	4b1b      	ldr	r3, [pc, #108]	; (80091a8 <vQueueAddToRegistry+0x70>)
 800913a:	681a      	ldr	r2, [r3, #0]
 800913c:	b1ba      	cbz	r2, 800916e <vQueueAddToRegistry+0x36>
 800913e:	689a      	ldr	r2, [r3, #8]
 8009140:	b1f2      	cbz	r2, 8009180 <vQueueAddToRegistry+0x48>
 8009142:	691a      	ldr	r2, [r3, #16]
 8009144:	b1f2      	cbz	r2, 8009184 <vQueueAddToRegistry+0x4c>
 8009146:	699a      	ldr	r2, [r3, #24]
 8009148:	b1f2      	cbz	r2, 8009188 <vQueueAddToRegistry+0x50>
 800914a:	6a1a      	ldr	r2, [r3, #32]
 800914c:	b1f2      	cbz	r2, 800918c <vQueueAddToRegistry+0x54>
 800914e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009150:	b1f2      	cbz	r2, 8009190 <vQueueAddToRegistry+0x58>
 8009152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009154:	b1f2      	cbz	r2, 8009194 <vQueueAddToRegistry+0x5c>
 8009156:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009158:	b1f2      	cbz	r2, 8009198 <vQueueAddToRegistry+0x60>
 800915a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800915c:	b1f2      	cbz	r2, 800919c <vQueueAddToRegistry+0x64>
 800915e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009160:	b1f2      	cbz	r2, 80091a0 <vQueueAddToRegistry+0x68>
 8009162:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8009164:	b112      	cbz	r2, 800916c <vQueueAddToRegistry+0x34>
 8009166:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8009168:	b1e2      	cbz	r2, 80091a4 <vQueueAddToRegistry+0x6c>
 800916a:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800916c:	220a      	movs	r2, #10
	{
 800916e:	b410      	push	{r4}
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009170:	eb03 04c2 	add.w	r4, r3, r2, lsl #3
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8009174:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8009178:	6060      	str	r0, [r4, #4]
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800917a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800917e:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8009180:	2201      	movs	r2, #1
 8009182:	e7f4      	b.n	800916e <vQueueAddToRegistry+0x36>
 8009184:	2202      	movs	r2, #2
 8009186:	e7f2      	b.n	800916e <vQueueAddToRegistry+0x36>
 8009188:	2203      	movs	r2, #3
 800918a:	e7f0      	b.n	800916e <vQueueAddToRegistry+0x36>
 800918c:	2204      	movs	r2, #4
 800918e:	e7ee      	b.n	800916e <vQueueAddToRegistry+0x36>
 8009190:	2205      	movs	r2, #5
 8009192:	e7ec      	b.n	800916e <vQueueAddToRegistry+0x36>
 8009194:	2206      	movs	r2, #6
 8009196:	e7ea      	b.n	800916e <vQueueAddToRegistry+0x36>
 8009198:	2207      	movs	r2, #7
 800919a:	e7e8      	b.n	800916e <vQueueAddToRegistry+0x36>
 800919c:	2208      	movs	r2, #8
 800919e:	e7e6      	b.n	800916e <vQueueAddToRegistry+0x36>
 80091a0:	2209      	movs	r2, #9
 80091a2:	e7e4      	b.n	800916e <vQueueAddToRegistry+0x36>
 80091a4:	220b      	movs	r2, #11
 80091a6:	e7e2      	b.n	800916e <vQueueAddToRegistry+0x36>
 80091a8:	20009ca0 	.word	0x20009ca0

080091ac <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80091ac:	b570      	push	{r4, r5, r6, lr}
 80091ae:	4604      	mov	r4, r0
 80091b0:	460e      	mov	r6, r1
 80091b2:	4615      	mov	r5, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80091b4:	f001 fbae 	bl	800a914 <vPortEnterCritical>
 80091b8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 80091bc:	2bff      	cmp	r3, #255	; 0xff
 80091be:	bf04      	itt	eq
 80091c0:	2300      	moveq	r3, #0
 80091c2:	f884 3044 	strbeq.w	r3, [r4, #68]	; 0x44
 80091c6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 80091ca:	2bff      	cmp	r3, #255	; 0xff
 80091cc:	bf04      	itt	eq
 80091ce:	2300      	moveq	r3, #0
 80091d0:	f884 3045 	strbeq.w	r3, [r4, #69]	; 0x45
 80091d4:	f001 fbc0 	bl	800a958 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80091d8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d045      	beq.n	800926a <vQueueWaitForMessageRestricted+0xbe>
	taskENTER_CRITICAL();
 80091de:	f001 fb99 	bl	800a914 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
 80091e2:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
 80091e6:	b26d      	sxtb	r5, r5
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091e8:	2d00      	cmp	r5, #0
 80091ea:	dd15      	ble.n	8009218 <vQueueWaitForMessageRestricted+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091ec:	f104 0624 	add.w	r6, r4, #36	; 0x24
 80091f0:	e004      	b.n	80091fc <vQueueWaitForMessageRestricted+0x50>
			--cTxLock;
 80091f2:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80091f4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80091f8:	b25d      	sxtb	r5, r3
 80091fa:	d00d      	beq.n	8009218 <vQueueWaitForMessageRestricted+0x6c>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091fe:	4630      	mov	r0, r6
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009200:	b153      	cbz	r3, 8009218 <vQueueWaitForMessageRestricted+0x6c>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009202:	f000 fe03 	bl	8009e0c <xTaskRemoveFromEventList>
 8009206:	2800      	cmp	r0, #0
 8009208:	d0f3      	beq.n	80091f2 <vQueueWaitForMessageRestricted+0x46>
						vTaskMissedYield();
 800920a:	f000 fea3 	bl	8009f54 <vTaskMissedYield>
			--cTxLock;
 800920e:	1e6b      	subs	r3, r5, #1
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8009210:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009214:	b25d      	sxtb	r5, r3
 8009216:	d1f1      	bne.n	80091fc <vQueueWaitForMessageRestricted+0x50>
		pxQueue->cTxLock = queueUNLOCKED;
 8009218:	23ff      	movs	r3, #255	; 0xff
 800921a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
	taskEXIT_CRITICAL();
 800921e:	f001 fb9b 	bl	800a958 <vPortExitCritical>
	taskENTER_CRITICAL();
 8009222:	f001 fb77 	bl	800a914 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
 8009226:	f894 5044 	ldrb.w	r5, [r4, #68]	; 0x44
 800922a:	b26d      	sxtb	r5, r5
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800922c:	2d00      	cmp	r5, #0
 800922e:	dd15      	ble.n	800925c <vQueueWaitForMessageRestricted+0xb0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009230:	f104 0610 	add.w	r6, r4, #16
 8009234:	e004      	b.n	8009240 <vQueueWaitForMessageRestricted+0x94>
				--cRxLock;
 8009236:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009238:	f013 0fff 	tst.w	r3, #255	; 0xff
 800923c:	b25d      	sxtb	r5, r3
 800923e:	d00d      	beq.n	800925c <vQueueWaitForMessageRestricted+0xb0>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009240:	6923      	ldr	r3, [r4, #16]
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009242:	4630      	mov	r0, r6
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009244:	b153      	cbz	r3, 800925c <vQueueWaitForMessageRestricted+0xb0>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009246:	f000 fde1 	bl	8009e0c <xTaskRemoveFromEventList>
 800924a:	2800      	cmp	r0, #0
 800924c:	d0f3      	beq.n	8009236 <vQueueWaitForMessageRestricted+0x8a>
					vTaskMissedYield();
 800924e:	f000 fe81 	bl	8009f54 <vTaskMissedYield>
				--cRxLock;
 8009252:	1e6b      	subs	r3, r5, #1
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009254:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009258:	b25d      	sxtb	r5, r3
 800925a:	d1f1      	bne.n	8009240 <vQueueWaitForMessageRestricted+0x94>
		pxQueue->cRxLock = queueUNLOCKED;
 800925c:	23ff      	movs	r3, #255	; 0xff
 800925e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
	}
 8009262:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	taskEXIT_CRITICAL();
 8009266:	f001 bb77 	b.w	800a958 <vPortExitCritical>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800926a:	462a      	mov	r2, r5
 800926c:	4631      	mov	r1, r6
 800926e:	f104 0024 	add.w	r0, r4, #36	; 0x24
 8009272:	f000 fd7b 	bl	8009d6c <vTaskPlaceOnEventListRestricted>
 8009276:	e7b2      	b.n	80091de <vQueueWaitForMessageRestricted+0x32>

08009278 <prvAddNewTaskToReadyList>:
	}
}
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8009278:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800927c:	4604      	mov	r4, r0
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800927e:	f001 fb49 	bl	800a914 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009282:	4a34      	ldr	r2, [pc, #208]	; (8009354 <prvAddNewTaskToReadyList+0xdc>)
		if( pxCurrentTCB == NULL )
 8009284:	4e34      	ldr	r6, [pc, #208]	; (8009358 <prvAddNewTaskToReadyList+0xe0>)
		uxCurrentNumberOfTasks++;
 8009286:	6813      	ldr	r3, [r2, #0]
 8009288:	3301      	adds	r3, #1
 800928a:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800928c:	6833      	ldr	r3, [r6, #0]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d032      	beq.n	80092f8 <prvAddNewTaskToReadyList+0x80>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009292:	4d32      	ldr	r5, [pc, #200]	; (800935c <prvAddNewTaskToReadyList+0xe4>)
 8009294:	682b      	ldr	r3, [r5, #0]
 8009296:	b33b      	cbz	r3, 80092e8 <prvAddNewTaskToReadyList+0x70>
 8009298:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800929a:	4f31      	ldr	r7, [pc, #196]	; (8009360 <prvAddNewTaskToReadyList+0xe8>)
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800929c:	4931      	ldr	r1, [pc, #196]	; (8009364 <prvAddNewTaskToReadyList+0xec>)
		uxTaskNumber++;
 800929e:	4a32      	ldr	r2, [pc, #200]	; (8009368 <prvAddNewTaskToReadyList+0xf0>)
		prvAddTaskToReadyList( pxNewTCB );
 80092a0:	f8d1 c000 	ldr.w	ip, [r1]
		uxTaskNumber++;
 80092a4:	6813      	ldr	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80092a6:	4584      	cmp	ip, r0
		uxTaskNumber++;
 80092a8:	f103 0301 	add.w	r3, r3, #1
		prvAddTaskToReadyList( pxNewTCB );
 80092ac:	bf38      	it	cc
 80092ae:	6008      	strcc	r0, [r1, #0]
 80092b0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80092b4:	64e3      	str	r3, [r4, #76]	; 0x4c
		prvAddTaskToReadyList( pxNewTCB );
 80092b6:	eb07 0080 	add.w	r0, r7, r0, lsl #2
 80092ba:	1d21      	adds	r1, r4, #4
		uxTaskNumber++;
 80092bc:	6013      	str	r3, [r2, #0]
		prvAddTaskToReadyList( pxNewTCB );
 80092be:	f7ff fadd 	bl	800887c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80092c2:	f001 fb49 	bl	800a958 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80092c6:	682b      	ldr	r3, [r5, #0]
 80092c8:	b163      	cbz	r3, 80092e4 <prvAddNewTaskToReadyList+0x6c>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80092ca:	6832      	ldr	r2, [r6, #0]
 80092cc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80092ce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80092d0:	429a      	cmp	r2, r3
 80092d2:	d207      	bcs.n	80092e4 <prvAddNewTaskToReadyList+0x6c>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80092d4:	4b25      	ldr	r3, [pc, #148]	; (800936c <prvAddNewTaskToReadyList+0xf4>)
 80092d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80092da:	601a      	str	r2, [r3, #0]
 80092dc:	f3bf 8f4f 	dsb	sy
 80092e0:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80092e8:	6833      	ldr	r3, [r6, #0]
 80092ea:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80092ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092ee:	4f1c      	ldr	r7, [pc, #112]	; (8009360 <prvAddNewTaskToReadyList+0xe8>)
 80092f0:	4283      	cmp	r3, r0
					pxCurrentTCB = pxNewTCB;
 80092f2:	bf98      	it	ls
 80092f4:	6034      	strls	r4, [r6, #0]
 80092f6:	e7d1      	b.n	800929c <prvAddNewTaskToReadyList+0x24>
			pxCurrentTCB = pxNewTCB;
 80092f8:	6034      	str	r4, [r6, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80092fa:	6813      	ldr	r3, [r2, #0]
 80092fc:	2b01      	cmp	r3, #1
 80092fe:	d003      	beq.n	8009308 <prvAddNewTaskToReadyList+0x90>
 8009300:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8009302:	4f17      	ldr	r7, [pc, #92]	; (8009360 <prvAddNewTaskToReadyList+0xe8>)
 8009304:	4d15      	ldr	r5, [pc, #84]	; (800935c <prvAddNewTaskToReadyList+0xe4>)
 8009306:	e7c9      	b.n	800929c <prvAddNewTaskToReadyList+0x24>
 8009308:	4f15      	ldr	r7, [pc, #84]	; (8009360 <prvAddNewTaskToReadyList+0xe8>)
 800930a:	463d      	mov	r5, r7
 800930c:	f507 688c 	add.w	r8, r7, #1120	; 0x460
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009310:	4628      	mov	r0, r5
 8009312:	3514      	adds	r5, #20
 8009314:	f7ff faa2 	bl	800885c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009318:	45a8      	cmp	r8, r5
 800931a:	d1f9      	bne.n	8009310 <prvAddNewTaskToReadyList+0x98>
	}

	vListInitialise( &xDelayedTaskList1 );
 800931c:	f8df 9064 	ldr.w	r9, [pc, #100]	; 8009384 <prvAddNewTaskToReadyList+0x10c>
	vListInitialise( &xDelayedTaskList2 );
 8009320:	f8df 8064 	ldr.w	r8, [pc, #100]	; 8009388 <prvAddNewTaskToReadyList+0x110>
 8009324:	4d0d      	ldr	r5, [pc, #52]	; (800935c <prvAddNewTaskToReadyList+0xe4>)
	vListInitialise( &xDelayedTaskList1 );
 8009326:	4648      	mov	r0, r9
 8009328:	f7ff fa98 	bl	800885c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800932c:	4640      	mov	r0, r8
 800932e:	f7ff fa95 	bl	800885c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009332:	480f      	ldr	r0, [pc, #60]	; (8009370 <prvAddNewTaskToReadyList+0xf8>)
 8009334:	f7ff fa92 	bl	800885c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009338:	480e      	ldr	r0, [pc, #56]	; (8009374 <prvAddNewTaskToReadyList+0xfc>)
 800933a:	f7ff fa8f 	bl	800885c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800933e:	480e      	ldr	r0, [pc, #56]	; (8009378 <prvAddNewTaskToReadyList+0x100>)
 8009340:	f7ff fa8c 	bl	800885c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009344:	4a0d      	ldr	r2, [pc, #52]	; (800937c <prvAddNewTaskToReadyList+0x104>)
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009346:	4b0e      	ldr	r3, [pc, #56]	; (8009380 <prvAddNewTaskToReadyList+0x108>)
	pxDelayedTaskList = &xDelayedTaskList1;
 8009348:	f8c2 9000 	str.w	r9, [r2]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800934c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 800934e:	f8c3 8000 	str.w	r8, [r3]
}
 8009352:	e7a3      	b.n	800929c <prvAddNewTaskToReadyList+0x24>
 8009354:	2000170c 	.word	0x2000170c
 8009358:	2000129c 	.word	0x2000129c
 800935c:	20001768 	.word	0x20001768
 8009360:	200012a8 	.word	0x200012a8
 8009364:	2000171c 	.word	0x2000171c
 8009368:	20001718 	.word	0x20001718
 800936c:	e000ed04 	.word	0xe000ed04
 8009370:	20001754 	.word	0x20001754
 8009374:	20001780 	.word	0x20001780
 8009378:	2000176c 	.word	0x2000176c
 800937c:	200012a0 	.word	0x200012a0
 8009380:	200012a4 	.word	0x200012a4
 8009384:	20001720 	.word	0x20001720
 8009388:	20001734 	.word	0x20001734

0800938c <prvInitialiseNewTask.isra.0>:
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 800938c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009390:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009392:	ea4f 0b82 	mov.w	fp, r2, lsl #2
 8009396:	465a      	mov	r2, fp
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 8009398:	4680      	mov	r8, r0
 800939a:	460d      	mov	r5, r1
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800939c:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800939e:	21a5      	movs	r1, #165	; 0xa5
static void prvInitialiseNewTask( 	TaskFunction_t pxTaskCode,
 80093a0:	4699      	mov	r9, r3
 80093a2:	e9dd 6a0a 	ldrd	r6, sl, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80093a6:	f001 fd6d 	bl	800ae84 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80093aa:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80093ac:	f1ab 0b04 	sub.w	fp, fp, #4
 80093b0:	449b      	add	fp, r3
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80093b2:	f02b 0b07 	bic.w	fp, fp, #7
	if( pcName != NULL )
 80093b6:	2d00      	cmp	r5, #0
 80093b8:	d038      	beq.n	800942c <prvInitialiseNewTask.isra.0+0xa0>
 80093ba:	1e6a      	subs	r2, r5, #1
 80093bc:	f105 0117 	add.w	r1, r5, #23
 80093c0:	f104 0533 	add.w	r5, r4, #51	; 0x33
 80093c4:	e001      	b.n	80093ca <prvInitialiseNewTask.isra.0+0x3e>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80093c6:	428a      	cmp	r2, r1
 80093c8:	d006      	beq.n	80093d8 <prvInitialiseNewTask.isra.0+0x4c>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80093ca:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 80093ce:	f805 3f01 	strb.w	r3, [r5, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 80093d2:	7817      	ldrb	r7, [r2, #0]
 80093d4:	2f00      	cmp	r7, #0
 80093d6:	d1f6      	bne.n	80093c6 <prvInitialiseNewTask.isra.0+0x3a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80093d8:	2300      	movs	r3, #0
 80093da:	f884 304b 	strb.w	r3, [r4, #75]	; 0x4b
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80093de:	2e37      	cmp	r6, #55	; 0x37
 80093e0:	bf28      	it	cs
 80093e2:	2637      	movcs	r6, #55	; 0x37
		pxNewTCB->uxMutexesHeld = 0;
 80093e4:	2500      	movs	r5, #0
 80093e6:	e9c4 6515 	strd	r6, r5, [r4, #84]	; 0x54
	pxNewTCB->uxPriority = uxPriority;
 80093ea:	62e6      	str	r6, [r4, #44]	; 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80093ec:	1d20      	adds	r0, r4, #4
 80093ee:	f7ff fa41 	bl	8008874 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80093f2:	f1c6 0638 	rsb	r6, r6, #56	; 0x38
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80093f6:	f104 0018 	add.w	r0, r4, #24
 80093fa:	f7ff fa3b 	bl	8008874 <vListInitialiseItem>
		pxNewTCB->ulNotifiedValue = 0;
 80093fe:	6665      	str	r5, [r4, #100]	; 0x64
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009400:	e9c4 5517 	strd	r5, r5, [r4, #92]	; 0x5c
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009404:	61a6      	str	r6, [r4, #24]
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009406:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
		pxNewTCB->ucDelayAborted = pdFALSE;
 800940a:	f884 506a 	strb.w	r5, [r4, #106]	; 0x6a
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800940e:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009410:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009412:	464a      	mov	r2, r9
 8009414:	4641      	mov	r1, r8
 8009416:	4658      	mov	r0, fp
 8009418:	f001 fa4e 	bl	800a8b8 <pxPortInitialiseStack>
 800941c:	6020      	str	r0, [r4, #0]
	if( pxCreatedTask != NULL )
 800941e:	f1ba 0f00 	cmp.w	sl, #0
 8009422:	d001      	beq.n	8009428 <prvInitialiseNewTask.isra.0+0x9c>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8009424:	f8ca 4000 	str.w	r4, [sl]
}
 8009428:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800942c:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
 8009430:	e7d5      	b.n	80093de <prvInitialiseNewTask.isra.0+0x52>
 8009432:	bf00      	nop

08009434 <prvIdleTask>:
{
 8009434:	4d23      	ldr	r5, [pc, #140]	; (80094c4 <prvIdleTask+0x90>)
 8009436:	f8df a094 	ldr.w	sl, [pc, #148]	; 80094cc <prvIdleTask+0x98>
 800943a:	4e23      	ldr	r6, [pc, #140]	; (80094c8 <prvIdleTask+0x94>)
 800943c:	f8df 9090 	ldr.w	r9, [pc, #144]	; 80094d0 <prvIdleTask+0x9c>
				taskYIELD();
 8009440:	f8df 8090 	ldr.w	r8, [pc, #144]	; 80094d4 <prvIdleTask+0xa0>
{
 8009444:	b580      	push	{r7, lr}
				taskYIELD();
 8009446:	f04f 5780 	mov.w	r7, #268435456	; 0x10000000
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800944a:	682b      	ldr	r3, [r5, #0]
 800944c:	b343      	cbz	r3, 80094a0 <prvIdleTask+0x6c>
		{
			taskENTER_CRITICAL();
 800944e:	f001 fa61 	bl	800a914 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009452:	f8da 300c 	ldr.w	r3, [sl, #12]
 8009456:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009458:	1d20      	adds	r0, r4, #4
 800945a:	f7ff fa37 	bl	80088cc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800945e:	6833      	ldr	r3, [r6, #0]
 8009460:	3b01      	subs	r3, #1
 8009462:	6033      	str	r3, [r6, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009464:	682b      	ldr	r3, [r5, #0]
 8009466:	3b01      	subs	r3, #1
 8009468:	602b      	str	r3, [r5, #0]
			}
			taskEXIT_CRITICAL();
 800946a:	f001 fa75 	bl	800a958 <vPortExitCritical>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800946e:	f894 3069 	ldrb.w	r3, [r4, #105]	; 0x69
 8009472:	b163      	cbz	r3, 800948e <prvIdleTask+0x5a>
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
				vPortFree( pxTCB );
			}
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009474:	2b01      	cmp	r3, #1
 8009476:	d020      	beq.n	80094ba <prvIdleTask+0x86>
			}
			else
			{
				/* Neither the stack nor the TCB were allocated dynamically, so
				nothing needs to be freed. */
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009478:	2b02      	cmp	r3, #2
 800947a:	d0e6      	beq.n	800944a <prvIdleTask+0x16>
 800947c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009480:	f383 8811 	msr	BASEPRI, r3
 8009484:	f3bf 8f6f 	isb	sy
 8009488:	f3bf 8f4f 	dsb	sy
 800948c:	e7fe      	b.n	800948c <prvIdleTask+0x58>
				vPortFree( pxTCB->pxStack );
 800948e:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8009490:	f001 fc62 	bl	800ad58 <vPortFree>
				vPortFree( pxTCB );
 8009494:	4620      	mov	r0, r4
 8009496:	f001 fc5f 	bl	800ad58 <vPortFree>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800949a:	682b      	ldr	r3, [r5, #0]
 800949c:	2b00      	cmp	r3, #0
 800949e:	d1d6      	bne.n	800944e <prvIdleTask+0x1a>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80094a0:	f8d9 3000 	ldr.w	r3, [r9]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d905      	bls.n	80094b4 <prvIdleTask+0x80>
				taskYIELD();
 80094a8:	f8c8 7000 	str.w	r7, [r8]
 80094ac:	f3bf 8f4f 	dsb	sy
 80094b0:	f3bf 8f6f 	isb	sy
			vApplicationIdleHook();
 80094b4:	f7f8 fd96 	bl	8001fe4 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80094b8:	e7c7      	b.n	800944a <prvIdleTask+0x16>
				vPortFree( pxTCB );
 80094ba:	4620      	mov	r0, r4
 80094bc:	f001 fc4c 	bl	800ad58 <vPortFree>
 80094c0:	e7c3      	b.n	800944a <prvIdleTask+0x16>
 80094c2:	bf00      	nop
 80094c4:	20001710 	.word	0x20001710
 80094c8:	2000170c 	.word	0x2000170c
 80094cc:	20001780 	.word	0x20001780
 80094d0:	200012a8 	.word	0x200012a8
 80094d4:	e000ed04 	.word	0xe000ed04

080094d8 <xTaskIncrementTick.part.0>:
BaseType_t xTaskIncrementTick( void )
 80094d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80094dc:	4b47      	ldr	r3, [pc, #284]	; (80095fc <xTaskIncrementTick.part.0+0x124>)
 80094de:	681e      	ldr	r6, [r3, #0]
 80094e0:	3601      	adds	r6, #1
BaseType_t xTaskIncrementTick( void )
 80094e2:	b083      	sub	sp, #12
		xTickCount = xConstTickCount;
 80094e4:	601e      	str	r6, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80094e6:	2e00      	cmp	r6, #0
 80094e8:	d041      	beq.n	800956e <xTaskIncrementTick.part.0+0x96>
 80094ea:	4d45      	ldr	r5, [pc, #276]	; (8009600 <xTaskIncrementTick.part.0+0x128>)
		if( xConstTickCount >= xNextTaskUnblockTime )
 80094ec:	682b      	ldr	r3, [r5, #0]
 80094ee:	429e      	cmp	r6, r3
 80094f0:	d34a      	bcc.n	8009588 <xTaskIncrementTick.part.0+0xb0>
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80094f2:	f8df a110 	ldr.w	sl, [pc, #272]	; 8009604 <xTaskIncrementTick.part.0+0x12c>
 80094f6:	f8da 3000 	ldr.w	r3, [sl]
 80094fa:	681c      	ldr	r4, [r3, #0]
 80094fc:	2c00      	cmp	r4, #0
 80094fe:	d074      	beq.n	80095ea <xTaskIncrementTick.part.0+0x112>
 8009500:	f8df 8110 	ldr.w	r8, [pc, #272]	; 8009614 <xTaskIncrementTick.part.0+0x13c>
 8009504:	f8df 9110 	ldr.w	r9, [pc, #272]	; 8009618 <xTaskIncrementTick.part.0+0x140>
					prvAddTaskToReadyList( pxTCB );
 8009508:	f8df b110 	ldr.w	fp, [pc, #272]	; 800961c <xTaskIncrementTick.part.0+0x144>
BaseType_t xSwitchRequired = pdFALSE;
 800950c:	2400      	movs	r4, #0
 800950e:	e023      	b.n	8009558 <xTaskIncrementTick.part.0+0x80>
 8009510:	9101      	str	r1, [sp, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009512:	f7ff f9db 	bl	80088cc <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009518:	9901      	ldr	r1, [sp, #4]
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800951a:	f107 0018 	add.w	r0, r7, #24
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800951e:	b113      	cbz	r3, 8009526 <xTaskIncrementTick.part.0+0x4e>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009520:	f7ff f9d4 	bl	80088cc <uxListRemove>
 8009524:	9901      	ldr	r1, [sp, #4]
					prvAddTaskToReadyList( pxTCB );
 8009526:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009528:	f8db 2000 	ldr.w	r2, [fp]
 800952c:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8009530:	4293      	cmp	r3, r2
 8009532:	eb08 0080 	add.w	r0, r8, r0, lsl #2
 8009536:	bf88      	it	hi
 8009538:	f8cb 3000 	strhi.w	r3, [fp]
 800953c:	f7ff f99e 	bl	800887c <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009540:	f8d9 2000 	ldr.w	r2, [r9]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009544:	f8da 3000 	ldr.w	r3, [sl]
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009548:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800954a:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800954c:	681b      	ldr	r3, [r3, #0]
							xSwitchRequired = pdTRUE;
 800954e:	4291      	cmp	r1, r2
 8009550:	bf28      	it	cs
 8009552:	2401      	movcs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009554:	2b00      	cmp	r3, #0
 8009556:	d04c      	beq.n	80095f2 <xTaskIncrementTick.part.0+0x11a>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009558:	f8da 3000 	ldr.w	r3, [sl]
 800955c:	68db      	ldr	r3, [r3, #12]
 800955e:	68df      	ldr	r7, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009560:	687b      	ldr	r3, [r7, #4]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009562:	1d39      	adds	r1, r7, #4
					if( xConstTickCount < xItemValue )
 8009564:	429e      	cmp	r6, r3
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009566:	4608      	mov	r0, r1
					if( xConstTickCount < xItemValue )
 8009568:	d2d2      	bcs.n	8009510 <xTaskIncrementTick.part.0+0x38>
						xNextTaskUnblockTime = xItemValue;
 800956a:	602b      	str	r3, [r5, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800956c:	e011      	b.n	8009592 <xTaskIncrementTick.part.0+0xba>
			taskSWITCH_DELAYED_LISTS();
 800956e:	4b25      	ldr	r3, [pc, #148]	; (8009604 <xTaskIncrementTick.part.0+0x12c>)
 8009570:	681a      	ldr	r2, [r3, #0]
 8009572:	6812      	ldr	r2, [r2, #0]
 8009574:	b30a      	cbz	r2, 80095ba <xTaskIncrementTick.part.0+0xe2>
 8009576:	f04f 0350 	mov.w	r3, #80	; 0x50
 800957a:	f383 8811 	msr	BASEPRI, r3
 800957e:	f3bf 8f6f 	isb	sy
 8009582:	f3bf 8f4f 	dsb	sy
 8009586:	e7fe      	b.n	8009586 <xTaskIncrementTick.part.0+0xae>
 8009588:	f8df 8088 	ldr.w	r8, [pc, #136]	; 8009614 <xTaskIncrementTick.part.0+0x13c>
 800958c:	f8df 9088 	ldr.w	r9, [pc, #136]	; 8009618 <xTaskIncrementTick.part.0+0x140>
BaseType_t xSwitchRequired = pdFALSE;
 8009590:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009592:	f8d9 3000 	ldr.w	r3, [r9]
			if( xYieldPending != pdFALSE )
 8009596:	491c      	ldr	r1, [pc, #112]	; (8009608 <xTaskIncrementTick.part.0+0x130>)
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009598:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800959a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800959e:	009b      	lsls	r3, r3, #2
 80095a0:	f858 2003 	ldr.w	r2, [r8, r3]
			if( xYieldPending != pdFALSE )
 80095a4:	680b      	ldr	r3, [r1, #0]
				xSwitchRequired = pdTRUE;
 80095a6:	2a02      	cmp	r2, #2
 80095a8:	bf28      	it	cs
 80095aa:	2401      	movcs	r4, #1
				xSwitchRequired = pdTRUE;
 80095ac:	2b00      	cmp	r3, #0
}
 80095ae:	bf0c      	ite	eq
 80095b0:	4620      	moveq	r0, r4
 80095b2:	2001      	movne	r0, #1
 80095b4:	b003      	add	sp, #12
 80095b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			taskSWITCH_DELAYED_LISTS();
 80095ba:	4a14      	ldr	r2, [pc, #80]	; (800960c <xTaskIncrementTick.part.0+0x134>)
 80095bc:	6818      	ldr	r0, [r3, #0]
 80095be:	4914      	ldr	r1, [pc, #80]	; (8009610 <xTaskIncrementTick.part.0+0x138>)
 80095c0:	6814      	ldr	r4, [r2, #0]
 80095c2:	601c      	str	r4, [r3, #0]
 80095c4:	6010      	str	r0, [r2, #0]
 80095c6:	680a      	ldr	r2, [r1, #0]
 80095c8:	3201      	adds	r2, #1
 80095ca:	600a      	str	r2, [r1, #0]

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	6812      	ldr	r2, [r2, #0]
 80095d0:	b922      	cbnz	r2, 80095dc <xTaskIncrementTick.part.0+0x104>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80095d2:	4d0b      	ldr	r5, [pc, #44]	; (8009600 <xTaskIncrementTick.part.0+0x128>)
 80095d4:	f04f 33ff 	mov.w	r3, #4294967295
 80095d8:	602b      	str	r3, [r5, #0]
 80095da:	e787      	b.n	80094ec <xTaskIncrementTick.part.0+0x14>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095dc:	681b      	ldr	r3, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80095de:	4d08      	ldr	r5, [pc, #32]	; (8009600 <xTaskIncrementTick.part.0+0x128>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095e0:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80095e2:	68db      	ldr	r3, [r3, #12]
 80095e4:	685b      	ldr	r3, [r3, #4]
 80095e6:	602b      	str	r3, [r5, #0]
	}
}
 80095e8:	e780      	b.n	80094ec <xTaskIncrementTick.part.0+0x14>
 80095ea:	f8df 8028 	ldr.w	r8, [pc, #40]	; 8009614 <xTaskIncrementTick.part.0+0x13c>
 80095ee:	f8df 9028 	ldr.w	r9, [pc, #40]	; 8009618 <xTaskIncrementTick.part.0+0x140>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80095f2:	f04f 33ff 	mov.w	r3, #4294967295
 80095f6:	602b      	str	r3, [r5, #0]
					break;
 80095f8:	e7cb      	b.n	8009592 <xTaskIncrementTick.part.0+0xba>
 80095fa:	bf00      	nop
 80095fc:	20001794 	.word	0x20001794
 8009600:	20001748 	.word	0x20001748
 8009604:	200012a0 	.word	0x200012a0
 8009608:	20001798 	.word	0x20001798
 800960c:	200012a4 	.word	0x200012a4
 8009610:	2000174c 	.word	0x2000174c
 8009614:	200012a8 	.word	0x200012a8
 8009618:	2000129c 	.word	0x2000129c
 800961c:	2000171c 	.word	0x2000171c

08009620 <xTaskResumeAll.part.0>:
BaseType_t xTaskResumeAll( void )
 8009620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
		--uxSchedulerSuspended;
 8009624:	4d40      	ldr	r5, [pc, #256]	; (8009728 <xTaskResumeAll.part.0+0x108>)
BaseType_t xTaskResumeAll( void )
 8009626:	b083      	sub	sp, #12
	taskENTER_CRITICAL();
 8009628:	f001 f974 	bl	800a914 <vPortEnterCritical>
		--uxSchedulerSuspended;
 800962c:	682b      	ldr	r3, [r5, #0]
 800962e:	3b01      	subs	r3, #1
 8009630:	602b      	str	r3, [r5, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009632:	682b      	ldr	r3, [r5, #0]
 8009634:	2b00      	cmp	r3, #0
 8009636:	d15f      	bne.n	80096f8 <xTaskResumeAll.part.0+0xd8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009638:	4b3c      	ldr	r3, [pc, #240]	; (800972c <xTaskResumeAll.part.0+0x10c>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d05b      	beq.n	80096f8 <xTaskResumeAll.part.0+0xd8>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009640:	4e3b      	ldr	r6, [pc, #236]	; (8009730 <xTaskResumeAll.part.0+0x110>)
 8009642:	6833      	ldr	r3, [r6, #0]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d06c      	beq.n	8009722 <xTaskResumeAll.part.0+0x102>
 8009648:	4f3a      	ldr	r7, [pc, #232]	; (8009734 <xTaskResumeAll.part.0+0x114>)
 800964a:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 8009748 <xTaskResumeAll.part.0+0x128>
 800964e:	f8df 80fc 	ldr.w	r8, [pc, #252]	; 800974c <xTaskResumeAll.part.0+0x12c>
 8009652:	f8df a0fc 	ldr.w	sl, [pc, #252]	; 8009750 <xTaskResumeAll.part.0+0x130>
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009656:	68f3      	ldr	r3, [r6, #12]
 8009658:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800965a:	f104 0b04 	add.w	fp, r4, #4
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800965e:	f104 0018 	add.w	r0, r4, #24
 8009662:	f7ff f933 	bl	80088cc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009666:	4658      	mov	r0, fp
 8009668:	f7ff f930 	bl	80088cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800966c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800966e:	683a      	ldr	r2, [r7, #0]
 8009670:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8009674:	4293      	cmp	r3, r2
 8009676:	4659      	mov	r1, fp
 8009678:	eb09 0080 	add.w	r0, r9, r0, lsl #2
 800967c:	bf88      	it	hi
 800967e:	603b      	strhi	r3, [r7, #0]
 8009680:	f7ff f8fc 	bl	800887c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009684:	f8d8 3000 	ldr.w	r3, [r8]
 8009688:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800968a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800968c:	429a      	cmp	r2, r3
 800968e:	d33b      	bcc.n	8009708 <xTaskResumeAll.part.0+0xe8>
						xYieldPending = pdTRUE;
 8009690:	2301      	movs	r3, #1
 8009692:	f8ca 3000 	str.w	r3, [sl]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009696:	6833      	ldr	r3, [r6, #0]
 8009698:	2b00      	cmp	r3, #0
 800969a:	d1dc      	bne.n	8009656 <xTaskResumeAll.part.0+0x36>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800969c:	4b26      	ldr	r3, [pc, #152]	; (8009738 <xTaskResumeAll.part.0+0x118>)
 800969e:	681a      	ldr	r2, [r3, #0]
 80096a0:	6812      	ldr	r2, [r2, #0]
 80096a2:	2a00      	cmp	r2, #0
 80096a4:	d038      	beq.n	8009718 <xTaskResumeAll.part.0+0xf8>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096a6:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80096a8:	4b24      	ldr	r3, [pc, #144]	; (800973c <xTaskResumeAll.part.0+0x11c>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80096aa:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80096ac:	68d2      	ldr	r2, [r2, #12]
 80096ae:	6852      	ldr	r2, [r2, #4]
 80096b0:	601a      	str	r2, [r3, #0]
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80096b2:	4e23      	ldr	r6, [pc, #140]	; (8009740 <xTaskResumeAll.part.0+0x120>)
 80096b4:	6834      	ldr	r4, [r6, #0]
					if( xPendedCounts > ( TickType_t ) 0U )
 80096b6:	b194      	cbz	r4, 80096de <xTaskResumeAll.part.0+0xbe>
								xYieldPending = pdTRUE;
 80096b8:	2701      	movs	r7, #1
 80096ba:	e006      	b.n	80096ca <xTaskResumeAll.part.0+0xaa>
 80096bc:	f7ff ff0c 	bl	80094d8 <xTaskIncrementTick.part.0>
							if( xTaskIncrementTick() != pdFALSE )
 80096c0:	b108      	cbz	r0, 80096c6 <xTaskResumeAll.part.0+0xa6>
								xYieldPending = pdTRUE;
 80096c2:	f8ca 7000 	str.w	r7, [sl]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80096c6:	3c01      	subs	r4, #1
 80096c8:	d008      	beq.n	80096dc <xTaskResumeAll.part.0+0xbc>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096ca:	682b      	ldr	r3, [r5, #0]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d0f5      	beq.n	80096bc <xTaskResumeAll.part.0+0x9c>
		++xPendedTicks;
 80096d0:	6833      	ldr	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80096d2:	3c01      	subs	r4, #1
		++xPendedTicks;
 80096d4:	f103 0301 	add.w	r3, r3, #1
 80096d8:	6033      	str	r3, [r6, #0]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80096da:	d1f6      	bne.n	80096ca <xTaskResumeAll.part.0+0xaa>
						xPendedTicks = 0;
 80096dc:	6034      	str	r4, [r6, #0]
				if( xYieldPending != pdFALSE )
 80096de:	f8da 3000 	ldr.w	r3, [sl]
 80096e2:	b14b      	cbz	r3, 80096f8 <xTaskResumeAll.part.0+0xd8>
					taskYIELD_IF_USING_PREEMPTION();
 80096e4:	4b17      	ldr	r3, [pc, #92]	; (8009744 <xTaskResumeAll.part.0+0x124>)
 80096e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80096ea:	601a      	str	r2, [r3, #0]
 80096ec:	f3bf 8f4f 	dsb	sy
 80096f0:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
 80096f4:	2001      	movs	r0, #1
 80096f6:	e000      	b.n	80096fa <xTaskResumeAll.part.0+0xda>
BaseType_t xAlreadyYielded = pdFALSE;
 80096f8:	2000      	movs	r0, #0
 80096fa:	9001      	str	r0, [sp, #4]
	taskEXIT_CRITICAL();
 80096fc:	f001 f92c 	bl	800a958 <vPortExitCritical>
}
 8009700:	9801      	ldr	r0, [sp, #4]
 8009702:	b003      	add	sp, #12
 8009704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009708:	6833      	ldr	r3, [r6, #0]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d1a3      	bne.n	8009656 <xTaskResumeAll.part.0+0x36>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800970e:	4b0a      	ldr	r3, [pc, #40]	; (8009738 <xTaskResumeAll.part.0+0x118>)
 8009710:	681a      	ldr	r2, [r3, #0]
 8009712:	6812      	ldr	r2, [r2, #0]
 8009714:	2a00      	cmp	r2, #0
 8009716:	d1c6      	bne.n	80096a6 <xTaskResumeAll.part.0+0x86>
		xNextTaskUnblockTime = portMAX_DELAY;
 8009718:	4b08      	ldr	r3, [pc, #32]	; (800973c <xTaskResumeAll.part.0+0x11c>)
 800971a:	f04f 32ff 	mov.w	r2, #4294967295
 800971e:	601a      	str	r2, [r3, #0]
 8009720:	e7c7      	b.n	80096b2 <xTaskResumeAll.part.0+0x92>
 8009722:	f8df a02c 	ldr.w	sl, [pc, #44]	; 8009750 <xTaskResumeAll.part.0+0x130>
 8009726:	e7c4      	b.n	80096b2 <xTaskResumeAll.part.0+0x92>
 8009728:	20001714 	.word	0x20001714
 800972c:	2000170c 	.word	0x2000170c
 8009730:	20001754 	.word	0x20001754
 8009734:	2000171c 	.word	0x2000171c
 8009738:	200012a0 	.word	0x200012a0
 800973c:	20001748 	.word	0x20001748
 8009740:	20001750 	.word	0x20001750
 8009744:	e000ed04 	.word	0xe000ed04
 8009748:	200012a8 	.word	0x200012a8
 800974c:	2000129c 	.word	0x2000129c
 8009750:	20001798 	.word	0x20001798

08009754 <xTaskCreateStatic>:
	{
 8009754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009756:	b087      	sub	sp, #28
 8009758:	e9dd 650c 	ldrd	r6, r5, [sp, #48]	; 0x30
 800975c:	9c0e      	ldr	r4, [sp, #56]	; 0x38
		configASSERT( puxStackBuffer != NULL );
 800975e:	b1bd      	cbz	r5, 8009790 <xTaskCreateStatic+0x3c>
		configASSERT( pxTaskBuffer != NULL );
 8009760:	b16c      	cbz	r4, 800977e <xTaskCreateStatic+0x2a>
			volatile size_t xSize = sizeof( StaticTask_t );
 8009762:	276c      	movs	r7, #108	; 0x6c
 8009764:	9705      	str	r7, [sp, #20]
			configASSERT( xSize == sizeof( TCB_t ) );
 8009766:	9f05      	ldr	r7, [sp, #20]
 8009768:	2f6c      	cmp	r7, #108	; 0x6c
 800976a:	d01a      	beq.n	80097a2 <xTaskCreateStatic+0x4e>
 800976c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009770:	f383 8811 	msr	BASEPRI, r3
 8009774:	f3bf 8f6f 	isb	sy
 8009778:	f3bf 8f4f 	dsb	sy
 800977c:	e7fe      	b.n	800977c <xTaskCreateStatic+0x28>
 800977e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009782:	f383 8811 	msr	BASEPRI, r3
 8009786:	f3bf 8f6f 	isb	sy
 800978a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 800978e:	e7fe      	b.n	800978e <xTaskCreateStatic+0x3a>
 8009790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009794:	f383 8811 	msr	BASEPRI, r3
 8009798:	f3bf 8f6f 	isb	sy
 800979c:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 80097a0:	e7fe      	b.n	80097a0 <xTaskCreateStatic+0x4c>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80097a2:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80097a4:	2702      	movs	r7, #2
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80097a6:	ad04      	add	r5, sp, #16
 80097a8:	9402      	str	r4, [sp, #8]
 80097aa:	9600      	str	r6, [sp, #0]
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80097ac:	f884 7069 	strb.w	r7, [r4, #105]	; 0x69
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80097b0:	9501      	str	r5, [sp, #4]
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80097b2:	9d05      	ldr	r5, [sp, #20]
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80097b4:	f7ff fdea 	bl	800938c <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 80097b8:	4620      	mov	r0, r4
 80097ba:	f7ff fd5d 	bl	8009278 <prvAddNewTaskToReadyList>
	}
 80097be:	9804      	ldr	r0, [sp, #16]
 80097c0:	b007      	add	sp, #28
 80097c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080097c4 <xTaskCreate>:
	{
 80097c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80097c8:	4607      	mov	r7, r0
 80097ca:	b085      	sub	sp, #20
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80097cc:	0090      	lsls	r0, r2, #2
	{
 80097ce:	4615      	mov	r5, r2
 80097d0:	4688      	mov	r8, r1
 80097d2:	4699      	mov	r9, r3
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80097d4:	f001 fa04 	bl	800abe0 <pvPortMalloc>
			if( pxStack != NULL )
 80097d8:	b1e0      	cbz	r0, 8009814 <xTaskCreate+0x50>
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80097da:	4604      	mov	r4, r0
 80097dc:	206c      	movs	r0, #108	; 0x6c
 80097de:	f001 f9ff 	bl	800abe0 <pvPortMalloc>
				if( pxNewTCB != NULL )
 80097e2:	4606      	mov	r6, r0
 80097e4:	b1d8      	cbz	r0, 800981e <xTaskCreate+0x5a>
					pxNewTCB->pxStack = pxStack;
 80097e6:	6304      	str	r4, [r0, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80097e8:	f04f 0c00 	mov.w	ip, #0
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80097ec:	9c0d      	ldr	r4, [sp, #52]	; 0x34
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80097ee:	f886 c069 	strb.w	ip, [r6, #105]	; 0x69
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80097f2:	9401      	str	r4, [sp, #4]
 80097f4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80097f6:	9602      	str	r6, [sp, #8]
 80097f8:	464b      	mov	r3, r9
 80097fa:	462a      	mov	r2, r5
 80097fc:	4641      	mov	r1, r8
 80097fe:	4638      	mov	r0, r7
 8009800:	9400      	str	r4, [sp, #0]
 8009802:	f7ff fdc3 	bl	800938c <prvInitialiseNewTask.isra.0>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009806:	4630      	mov	r0, r6
 8009808:	f7ff fd36 	bl	8009278 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800980c:	2001      	movs	r0, #1
	}
 800980e:	b005      	add	sp, #20
 8009810:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009814:	f04f 30ff 	mov.w	r0, #4294967295
	}
 8009818:	b005      	add	sp, #20
 800981a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
					vPortFree( pxStack );
 800981e:	4620      	mov	r0, r4
 8009820:	f001 fa9a 	bl	800ad58 <vPortFree>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8009824:	f04f 30ff 	mov.w	r0, #4294967295
 8009828:	e7f1      	b.n	800980e <xTaskCreate+0x4a>
 800982a:	bf00      	nop

0800982c <vTaskDelayUntil>:
		configASSERT( pxPreviousWakeTime );
 800982c:	b338      	cbz	r0, 800987e <vTaskDelayUntil+0x52>
		configASSERT( ( xTimeIncrement > 0U ) );
 800982e:	b941      	cbnz	r1, 8009842 <vTaskDelayUntil+0x16>
 8009830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009834:	f383 8811 	msr	BASEPRI, r3
 8009838:	f3bf 8f6f 	isb	sy
 800983c:	f3bf 8f4f 	dsb	sy
 8009840:	e7fe      	b.n	8009840 <vTaskDelayUntil+0x14>
	{
 8009842:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		configASSERT( uxSchedulerSuspended == 0 );
 8009846:	4f31      	ldr	r7, [pc, #196]	; (800990c <vTaskDelayUntil+0xe0>)
 8009848:	683b      	ldr	r3, [r7, #0]
 800984a:	bb0b      	cbnz	r3, 8009890 <vTaskDelayUntil+0x64>
	++uxSchedulerSuspended;
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	3301      	adds	r3, #1
 8009850:	603b      	str	r3, [r7, #0]
			const TickType_t xConstTickCount = xTickCount;
 8009852:	4d2f      	ldr	r5, [pc, #188]	; (8009910 <vTaskDelayUntil+0xe4>)
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8009854:	6802      	ldr	r2, [r0, #0]
			const TickType_t xConstTickCount = xTickCount;
 8009856:	682b      	ldr	r3, [r5, #0]
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8009858:	1854      	adds	r4, r2, r1
 800985a:	bf2c      	ite	cs
 800985c:	2101      	movcs	r1, #1
 800985e:	2100      	movcc	r1, #0
			if( xConstTickCount < *pxPreviousWakeTime )
 8009860:	429a      	cmp	r2, r3
			*pxPreviousWakeTime = xTimeToWake;
 8009862:	6004      	str	r4, [r0, #0]
			if( xConstTickCount < *pxPreviousWakeTime )
 8009864:	d92a      	bls.n	80098bc <vTaskDelayUntil+0x90>
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8009866:	bb51      	cbnz	r1, 80098be <vTaskDelayUntil+0x92>
	configASSERT( uxSchedulerSuspended );
 8009868:	683b      	ldr	r3, [r7, #0]
 800986a:	b9d3      	cbnz	r3, 80098a2 <vTaskDelayUntil+0x76>
 800986c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009870:	f383 8811 	msr	BASEPRI, r3
 8009874:	f3bf 8f6f 	isb	sy
 8009878:	f3bf 8f4f 	dsb	sy
 800987c:	e7fe      	b.n	800987c <vTaskDelayUntil+0x50>
 800987e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009882:	f383 8811 	msr	BASEPRI, r3
 8009886:	f3bf 8f6f 	isb	sy
 800988a:	f3bf 8f4f 	dsb	sy
		configASSERT( pxPreviousWakeTime );
 800988e:	e7fe      	b.n	800988e <vTaskDelayUntil+0x62>
 8009890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009894:	f383 8811 	msr	BASEPRI, r3
 8009898:	f3bf 8f6f 	isb	sy
 800989c:	f3bf 8f4f 	dsb	sy
		configASSERT( uxSchedulerSuspended == 0 );
 80098a0:	e7fe      	b.n	80098a0 <vTaskDelayUntil+0x74>
 80098a2:	f7ff febd 	bl	8009620 <xTaskResumeAll.part.0>
		if( xAlreadyYielded == pdFALSE )
 80098a6:	b938      	cbnz	r0, 80098b8 <vTaskDelayUntil+0x8c>
			portYIELD_WITHIN_API();
 80098a8:	4b1a      	ldr	r3, [pc, #104]	; (8009914 <vTaskDelayUntil+0xe8>)
 80098aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80098ae:	601a      	str	r2, [r3, #0]
 80098b0:	f3bf 8f4f 	dsb	sy
 80098b4:	f3bf 8f6f 	isb	sy
	}
 80098b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80098bc:	b909      	cbnz	r1, 80098c2 <vTaskDelayUntil+0x96>
 80098be:	42a3      	cmp	r3, r4
 80098c0:	d2d2      	bcs.n	8009868 <vTaskDelayUntil+0x3c>
	#if( INCLUDE_xTaskAbortDelay == 1 )
	{
		/* About to enter a delayed list, so ensure the ucDelayAborted flag is
		reset to pdFALSE so it can be detected as having been set to pdTRUE
		when the task leaves the Blocked state. */
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80098c2:	4e15      	ldr	r6, [pc, #84]	; (8009918 <vTaskDelayUntil+0xec>)
const TickType_t xConstTickCount = xTickCount;
 80098c4:	f8d5 8000 	ldr.w	r8, [r5]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80098c8:	6832      	ldr	r2, [r6, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098ca:	6830      	ldr	r0, [r6, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80098cc:	2100      	movs	r1, #0
 80098ce:	eba8 0503 	sub.w	r5, r8, r3
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098d2:	3004      	adds	r0, #4
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 80098d4:	f882 106a 	strb.w	r1, [r2, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80098d8:	f7fe fff8 	bl	80088cc <uxListRemove>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
 80098dc:	442c      	add	r4, r5

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80098de:	6833      	ldr	r3, [r6, #0]

			if( xTimeToWake < xConstTickCount )
 80098e0:	45a0      	cmp	r8, r4
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80098e2:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80098e4:	d906      	bls.n	80098f4 <vTaskDelayUntil+0xc8>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80098e6:	4b0d      	ldr	r3, [pc, #52]	; (800991c <vTaskDelayUntil+0xf0>)
 80098e8:	6818      	ldr	r0, [r3, #0]
 80098ea:	6831      	ldr	r1, [r6, #0]
 80098ec:	3104      	adds	r1, #4
 80098ee:	f7fe ffd5 	bl	800889c <vListInsert>
 80098f2:	e7b9      	b.n	8009868 <vTaskDelayUntil+0x3c>
			}
			else
			{
				/* The wake time has not overflowed, so the current block list
				is used. */
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80098f4:	4b0a      	ldr	r3, [pc, #40]	; (8009920 <vTaskDelayUntil+0xf4>)
 80098f6:	6818      	ldr	r0, [r3, #0]
 80098f8:	6831      	ldr	r1, [r6, #0]
 80098fa:	3104      	adds	r1, #4
 80098fc:	f7fe ffce 	bl	800889c <vListInsert>

				/* If the task entering the blocked state was placed at the
				head of the list of blocked tasks then xNextTaskUnblockTime
				needs to be updated too. */
				if( xTimeToWake < xNextTaskUnblockTime )
 8009900:	4b08      	ldr	r3, [pc, #32]	; (8009924 <vTaskDelayUntil+0xf8>)
 8009902:	681a      	ldr	r2, [r3, #0]
 8009904:	4294      	cmp	r4, r2
				{
					xNextTaskUnblockTime = xTimeToWake;
 8009906:	bf38      	it	cc
 8009908:	601c      	strcc	r4, [r3, #0]
 800990a:	e7ad      	b.n	8009868 <vTaskDelayUntil+0x3c>
 800990c:	20001714 	.word	0x20001714
 8009910:	20001794 	.word	0x20001794
 8009914:	e000ed04 	.word	0xe000ed04
 8009918:	2000129c 	.word	0x2000129c
 800991c:	200012a4 	.word	0x200012a4
 8009920:	200012a0 	.word	0x200012a0
 8009924:	20001748 	.word	0x20001748

08009928 <vTaskResume>:
		configASSERT( xTaskToResume );
 8009928:	b198      	cbz	r0, 8009952 <vTaskResume+0x2a>
	{
 800992a:	b530      	push	{r4, r5, lr}
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 800992c:	4d21      	ldr	r5, [pc, #132]	; (80099b4 <vTaskResume+0x8c>)
 800992e:	682b      	ldr	r3, [r5, #0]
 8009930:	4283      	cmp	r3, r0
	{
 8009932:	b083      	sub	sp, #12
 8009934:	4604      	mov	r4, r0
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8009936:	d00a      	beq.n	800994e <vTaskResume+0x26>
			taskENTER_CRITICAL();
 8009938:	f000 ffec 	bl	800a914 <vPortEnterCritical>
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 800993c:	4b1e      	ldr	r3, [pc, #120]	; (80099b8 <vTaskResume+0x90>)
 800993e:	6962      	ldr	r2, [r4, #20]
 8009940:	429a      	cmp	r2, r3
 8009942:	d00f      	beq.n	8009964 <vTaskResume+0x3c>
	}
 8009944:	b003      	add	sp, #12
 8009946:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
			taskEXIT_CRITICAL();
 800994a:	f001 b805 	b.w	800a958 <vPortExitCritical>
	}
 800994e:	b003      	add	sp, #12
 8009950:	bd30      	pop	{r4, r5, pc}
 8009952:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009956:	f383 8811 	msr	BASEPRI, r3
 800995a:	f3bf 8f6f 	isb	sy
 800995e:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToResume );
 8009962:	e7fe      	b.n	8009962 <vTaskResume+0x3a>
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8009964:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009966:	4a15      	ldr	r2, [pc, #84]	; (80099bc <vTaskResume+0x94>)
 8009968:	4293      	cmp	r3, r2
 800996a:	d0eb      	beq.n	8009944 <vTaskResume+0x1c>
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 800996c:	2b00      	cmp	r3, #0
 800996e:	d1e9      	bne.n	8009944 <vTaskResume+0x1c>
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8009970:	1d21      	adds	r1, r4, #4
 8009972:	4608      	mov	r0, r1
 8009974:	9101      	str	r1, [sp, #4]
 8009976:	f7fe ffa9 	bl	80088cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800997a:	4a11      	ldr	r2, [pc, #68]	; (80099c0 <vTaskResume+0x98>)
 800997c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800997e:	6810      	ldr	r0, [r2, #0]
 8009980:	9901      	ldr	r1, [sp, #4]
 8009982:	4283      	cmp	r3, r0
 8009984:	480f      	ldr	r0, [pc, #60]	; (80099c4 <vTaskResume+0x9c>)
 8009986:	bf88      	it	hi
 8009988:	6013      	strhi	r3, [r2, #0]
 800998a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800998e:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009992:	f7fe ff73 	bl	800887c <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009996:	682b      	ldr	r3, [r5, #0]
 8009998:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800999a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800999c:	429a      	cmp	r2, r3
 800999e:	d3d1      	bcc.n	8009944 <vTaskResume+0x1c>
						taskYIELD_IF_USING_PREEMPTION();
 80099a0:	4b09      	ldr	r3, [pc, #36]	; (80099c8 <vTaskResume+0xa0>)
 80099a2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099a6:	601a      	str	r2, [r3, #0]
 80099a8:	f3bf 8f4f 	dsb	sy
 80099ac:	f3bf 8f6f 	isb	sy
 80099b0:	e7c8      	b.n	8009944 <vTaskResume+0x1c>
 80099b2:	bf00      	nop
 80099b4:	2000129c 	.word	0x2000129c
 80099b8:	2000176c 	.word	0x2000176c
 80099bc:	20001754 	.word	0x20001754
 80099c0:	2000171c 	.word	0x2000171c
 80099c4:	200012a8 	.word	0x200012a8
 80099c8:	e000ed04 	.word	0xe000ed04

080099cc <vTaskStartScheduler>:
{
 80099cc:	b570      	push	{r4, r5, r6, lr}
 80099ce:	b084      	sub	sp, #16
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80099d0:	2300      	movs	r3, #0
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80099d2:	4668      	mov	r0, sp
 80099d4:	aa02      	add	r2, sp, #8
 80099d6:	a901      	add	r1, sp, #4
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80099d8:	e9cd 3300 	strd	r3, r3, [sp]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80099dc:	f7fe ff20 	bl	8008820 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80099e0:	9801      	ldr	r0, [sp, #4]
		configASSERT( puxStackBuffer != NULL );
 80099e2:	b1c8      	cbz	r0, 8009a18 <vTaskStartScheduler+0x4c>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80099e4:	9c00      	ldr	r4, [sp, #0]
		configASSERT( pxTaskBuffer != NULL );
 80099e6:	b174      	cbz	r4, 8009a06 <vTaskStartScheduler+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
 80099e8:	236c      	movs	r3, #108	; 0x6c
 80099ea:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( TCB_t ) );
 80099ec:	9b03      	ldr	r3, [sp, #12]
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80099ee:	9d02      	ldr	r5, [sp, #8]
			configASSERT( xSize == sizeof( TCB_t ) );
 80099f0:	2b6c      	cmp	r3, #108	; 0x6c
 80099f2:	d01a      	beq.n	8009a2a <vTaskStartScheduler+0x5e>
 80099f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80099f8:	f383 8811 	msr	BASEPRI, r3
 80099fc:	f3bf 8f6f 	isb	sy
 8009a00:	f3bf 8f4f 	dsb	sy
 8009a04:	e7fe      	b.n	8009a04 <vTaskStartScheduler+0x38>
 8009a06:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a0a:	f383 8811 	msr	BASEPRI, r3
 8009a0e:	f3bf 8f6f 	isb	sy
 8009a12:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
 8009a16:	e7fe      	b.n	8009a16 <vTaskStartScheduler+0x4a>
 8009a18:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009a1c:	f383 8811 	msr	BASEPRI, r3
 8009a20:	f3bf 8f6f 	isb	sy
 8009a24:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
 8009a28:	e7fe      	b.n	8009a28 <vTaskStartScheduler+0x5c>
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009a2a:	00ad      	lsls	r5, r5, #2
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009a2c:	2302      	movs	r3, #2
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009a2e:	462a      	mov	r2, r5
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8009a30:	f884 3069 	strb.w	r3, [r4, #105]	; 0x69
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009a34:	21a5      	movs	r1, #165	; 0xa5
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8009a36:	6320      	str	r0, [r4, #48]	; 0x30
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8009a38:	9b03      	ldr	r3, [sp, #12]
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8009a3a:	f001 fa23 	bl	800ae84 <memset>
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009a3e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8009a40:	4a2c      	ldr	r2, [pc, #176]	; (8009af4 <vTaskStartScheduler+0x128>)
 8009a42:	3d04      	subs	r5, #4
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009a44:	4621      	mov	r1, r4
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8009a46:	441d      	add	r5, r3
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009a48:	2349      	movs	r3, #73	; 0x49
 8009a4a:	f801 3f34 	strb.w	r3, [r1, #52]!
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8009a4e:	f025 0607 	bic.w	r6, r5, #7
			if( pcName[ x ] == ( char ) 0x00 )
 8009a52:	f102 0017 	add.w	r0, r2, #23
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009a56:	4290      	cmp	r0, r2
 8009a58:	d005      	beq.n	8009a66 <vTaskStartScheduler+0x9a>
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009a5a:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 8009a5e:	f801 3f01 	strb.w	r3, [r1, #1]!
			if( pcName[ x ] == ( char ) 0x00 )
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d1f7      	bne.n	8009a56 <vTaskStartScheduler+0x8a>
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009a66:	2500      	movs	r5, #0
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009a68:	1d20      	adds	r0, r4, #4
		pxNewTCB->uxMutexesHeld = 0;
 8009a6a:	e9c4 5515 	strd	r5, r5, [r4, #84]	; 0x54
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009a6e:	f884 504b 	strb.w	r5, [r4, #75]	; 0x4b
	pxNewTCB->uxPriority = uxPriority;
 8009a72:	62e5      	str	r5, [r4, #44]	; 0x2c
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009a74:	f7fe fefe 	bl	8008874 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009a78:	f104 0018 	add.w	r0, r4, #24
 8009a7c:	f7fe fefa 	bl	8008874 <vListInitialiseItem>
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a80:	2338      	movs	r3, #56	; 0x38
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009a82:	491d      	ldr	r1, [pc, #116]	; (8009af8 <vTaskStartScheduler+0x12c>)
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a84:	61a3      	str	r3, [r4, #24]
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009a86:	462a      	mov	r2, r5
		pxNewTCB->ulNotifiedValue = 0;
 8009a88:	6665      	str	r5, [r4, #100]	; 0x64
		pxNewTCB->ulRunTimeCounter = 0UL;
 8009a8a:	e9c4 5517 	strd	r5, r5, [r4, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009a8e:	f884 5068 	strb.w	r5, [r4, #104]	; 0x68
		pxNewTCB->ucDelayAborted = pdFALSE;
 8009a92:	f884 506a 	strb.w	r5, [r4, #106]	; 0x6a
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009a96:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009a98:	6264      	str	r4, [r4, #36]	; 0x24
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8009a9a:	4630      	mov	r0, r6
 8009a9c:	f000 ff0c 	bl	800a8b8 <pxPortInitialiseStack>
 8009aa0:	6020      	str	r0, [r4, #0]
			prvAddNewTaskToReadyList( pxNewTCB );
 8009aa2:	4620      	mov	r0, r4
 8009aa4:	f7ff fbe8 	bl	8009278 <prvAddNewTaskToReadyList>
			xReturn = xTimerCreateTimerTask();
 8009aa8:	f000 fdd0 	bl	800a64c <xTimerCreateTimerTask>
	if( xReturn == pdPASS )
 8009aac:	2801      	cmp	r0, #1
 8009aae:	d003      	beq.n	8009ab8 <vTaskStartScheduler+0xec>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009ab0:	3001      	adds	r0, #1
 8009ab2:	d016      	beq.n	8009ae2 <vTaskStartScheduler+0x116>
}
 8009ab4:	b004      	add	sp, #16
 8009ab6:	bd70      	pop	{r4, r5, r6, pc}
 8009ab8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009abc:	f383 8811 	msr	BASEPRI, r3
 8009ac0:	f3bf 8f6f 	isb	sy
 8009ac4:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
 8009ac8:	490c      	ldr	r1, [pc, #48]	; (8009afc <vTaskStartScheduler+0x130>)
		xSchedulerRunning = pdTRUE;
 8009aca:	4a0d      	ldr	r2, [pc, #52]	; (8009b00 <vTaskStartScheduler+0x134>)
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009acc:	4b0d      	ldr	r3, [pc, #52]	; (8009b04 <vTaskStartScheduler+0x138>)
		xNextTaskUnblockTime = portMAX_DELAY;
 8009ace:	f04f 34ff 	mov.w	r4, #4294967295
 8009ad2:	600c      	str	r4, [r1, #0]
		xSchedulerRunning = pdTRUE;
 8009ad4:	6010      	str	r0, [r2, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009ad6:	601d      	str	r5, [r3, #0]
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8009ad8:	f7f8 fa80 	bl	8001fdc <configureTimerForRunTimeStats>
		if( xPortStartScheduler() != pdFALSE )
 8009adc:	f000 ffb6 	bl	800aa4c <xPortStartScheduler>
 8009ae0:	e7e8      	b.n	8009ab4 <vTaskStartScheduler+0xe8>
 8009ae2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ae6:	f383 8811 	msr	BASEPRI, r3
 8009aea:	f3bf 8f6f 	isb	sy
 8009aee:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009af2:	e7fe      	b.n	8009af2 <vTaskStartScheduler+0x126>
 8009af4:	0800c610 	.word	0x0800c610
 8009af8:	08009435 	.word	0x08009435
 8009afc:	20001748 	.word	0x20001748
 8009b00:	20001768 	.word	0x20001768
 8009b04:	20001794 	.word	0x20001794

08009b08 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
 8009b08:	4a02      	ldr	r2, [pc, #8]	; (8009b14 <vTaskSuspendAll+0xc>)
 8009b0a:	6813      	ldr	r3, [r2, #0]
 8009b0c:	3301      	adds	r3, #1
 8009b0e:	6013      	str	r3, [r2, #0]
}
 8009b10:	4770      	bx	lr
 8009b12:	bf00      	nop
 8009b14:	20001714 	.word	0x20001714

08009b18 <xTaskResumeAll>:
	configASSERT( uxSchedulerSuspended );
 8009b18:	4b06      	ldr	r3, [pc, #24]	; (8009b34 <xTaskResumeAll+0x1c>)
 8009b1a:	681b      	ldr	r3, [r3, #0]
 8009b1c:	b943      	cbnz	r3, 8009b30 <xTaskResumeAll+0x18>
 8009b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b22:	f383 8811 	msr	BASEPRI, r3
 8009b26:	f3bf 8f6f 	isb	sy
 8009b2a:	f3bf 8f4f 	dsb	sy
 8009b2e:	e7fe      	b.n	8009b2e <xTaskResumeAll+0x16>
 8009b30:	f7ff bd76 	b.w	8009620 <xTaskResumeAll.part.0>
 8009b34:	20001714 	.word	0x20001714

08009b38 <xTaskGetTickCount>:
		xTicks = xTickCount;
 8009b38:	4b01      	ldr	r3, [pc, #4]	; (8009b40 <xTaskGetTickCount+0x8>)
 8009b3a:	6818      	ldr	r0, [r3, #0]
}
 8009b3c:	4770      	bx	lr
 8009b3e:	bf00      	nop
 8009b40:	20001794 	.word	0x20001794

08009b44 <xTaskIncrementTick>:
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b44:	4b05      	ldr	r3, [pc, #20]	; (8009b5c <xTaskIncrementTick+0x18>)
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	b90b      	cbnz	r3, 8009b4e <xTaskIncrementTick+0xa>
 8009b4a:	f7ff bcc5 	b.w	80094d8 <xTaskIncrementTick.part.0>
		++xPendedTicks;
 8009b4e:	4a04      	ldr	r2, [pc, #16]	; (8009b60 <xTaskIncrementTick+0x1c>)
 8009b50:	6813      	ldr	r3, [r2, #0]
 8009b52:	3301      	adds	r3, #1
 8009b54:	6013      	str	r3, [r2, #0]
}
 8009b56:	2000      	movs	r0, #0
 8009b58:	4770      	bx	lr
 8009b5a:	bf00      	nop
 8009b5c:	20001714 	.word	0x20001714
 8009b60:	20001750 	.word	0x20001750

08009b64 <vTaskSwitchContext>:
{
 8009b64:	b538      	push	{r3, r4, r5, lr}
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009b66:	4b20      	ldr	r3, [pc, #128]	; (8009be8 <vTaskSwitchContext+0x84>)
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	b11b      	cbz	r3, 8009b74 <vTaskSwitchContext+0x10>
		xYieldPending = pdTRUE;
 8009b6c:	4b1f      	ldr	r3, [pc, #124]	; (8009bec <vTaskSwitchContext+0x88>)
 8009b6e:	2201      	movs	r2, #1
 8009b70:	601a      	str	r2, [r3, #0]
}
 8009b72:	bd38      	pop	{r3, r4, r5, pc}
		xYieldPending = pdFALSE;
 8009b74:	4a1d      	ldr	r2, [pc, #116]	; (8009bec <vTaskSwitchContext+0x88>)
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009b76:	4c1e      	ldr	r4, [pc, #120]	; (8009bf0 <vTaskSwitchContext+0x8c>)
		xYieldPending = pdFALSE;
 8009b78:	6013      	str	r3, [r2, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009b7a:	f7f8 fa31 	bl	8001fe0 <getRunTimeCounterValue>
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8009b7e:	491d      	ldr	r1, [pc, #116]	; (8009bf4 <vTaskSwitchContext+0x90>)
 8009b80:	680d      	ldr	r5, [r1, #0]
 8009b82:	42a8      	cmp	r0, r5
 8009b84:	d904      	bls.n	8009b90 <vTaskSwitchContext+0x2c>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 8009b86:	6822      	ldr	r2, [r4, #0]
 8009b88:	6e13      	ldr	r3, [r2, #96]	; 0x60
 8009b8a:	1b5b      	subs	r3, r3, r5
 8009b8c:	4403      	add	r3, r0
 8009b8e:	6613      	str	r3, [r2, #96]	; 0x60
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b90:	4d19      	ldr	r5, [pc, #100]	; (8009bf8 <vTaskSwitchContext+0x94>)
			ulTaskSwitchedInTime = ulTotalRunTime;
 8009b92:	6008      	str	r0, [r1, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b94:	682b      	ldr	r3, [r5, #0]
 8009b96:	4a19      	ldr	r2, [pc, #100]	; (8009bfc <vTaskSwitchContext+0x98>)
 8009b98:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8009b9c:	0080      	lsls	r0, r0, #2
 8009b9e:	0099      	lsls	r1, r3, #2
 8009ba0:	5810      	ldr	r0, [r2, r0]
 8009ba2:	b940      	cbnz	r0, 8009bb6 <vTaskSwitchContext+0x52>
 8009ba4:	b1bb      	cbz	r3, 8009bd6 <vTaskSwitchContext+0x72>
 8009ba6:	3b01      	subs	r3, #1
 8009ba8:	eb03 0083 	add.w	r0, r3, r3, lsl #2
 8009bac:	0099      	lsls	r1, r3, #2
 8009bae:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 8009bb2:	2800      	cmp	r0, #0
 8009bb4:	d0f6      	beq.n	8009ba4 <vTaskSwitchContext+0x40>
 8009bb6:	4419      	add	r1, r3
 8009bb8:	eb02 0081 	add.w	r0, r2, r1, lsl #2
 8009bbc:	4602      	mov	r2, r0
 8009bbe:	6841      	ldr	r1, [r0, #4]
 8009bc0:	6849      	ldr	r1, [r1, #4]
 8009bc2:	6041      	str	r1, [r0, #4]
 8009bc4:	3208      	adds	r2, #8
 8009bc6:	4291      	cmp	r1, r2
 8009bc8:	bf04      	itt	eq
 8009bca:	6849      	ldreq	r1, [r1, #4]
 8009bcc:	6041      	streq	r1, [r0, #4]
 8009bce:	68ca      	ldr	r2, [r1, #12]
 8009bd0:	6022      	str	r2, [r4, #0]
 8009bd2:	602b      	str	r3, [r5, #0]
}
 8009bd4:	bd38      	pop	{r3, r4, r5, pc}
 8009bd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bda:	f383 8811 	msr	BASEPRI, r3
 8009bde:	f3bf 8f6f 	isb	sy
 8009be2:	f3bf 8f4f 	dsb	sy
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009be6:	e7fe      	b.n	8009be6 <vTaskSwitchContext+0x82>
 8009be8:	20001714 	.word	0x20001714
 8009bec:	20001798 	.word	0x20001798
 8009bf0:	2000129c 	.word	0x2000129c
 8009bf4:	20001708 	.word	0x20001708
 8009bf8:	2000171c 	.word	0x2000171c
 8009bfc:	200012a8 	.word	0x200012a8

08009c00 <vTaskSuspend>:
	{
 8009c00:	b570      	push	{r4, r5, r6, lr}
 8009c02:	4604      	mov	r4, r0
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009c04:	4d2d      	ldr	r5, [pc, #180]	; (8009cbc <vTaskSuspend+0xbc>)
		taskENTER_CRITICAL();
 8009c06:	f000 fe85 	bl	800a914 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009c0a:	2c00      	cmp	r4, #0
 8009c0c:	d03a      	beq.n	8009c84 <vTaskSuspend+0x84>
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c0e:	1d26      	adds	r6, r4, #4
 8009c10:	4630      	mov	r0, r6
 8009c12:	f7fe fe5b 	bl	80088cc <uxListRemove>
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009c16:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8009c18:	b11b      	cbz	r3, 8009c22 <vTaskSuspend+0x22>
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009c1a:	f104 0018 	add.w	r0, r4, #24
 8009c1e:	f7fe fe55 	bl	80088cc <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8009c22:	4631      	mov	r1, r6
 8009c24:	4826      	ldr	r0, [pc, #152]	; (8009cc0 <vTaskSuspend+0xc0>)
		if( xSchedulerRunning != pdFALSE )
 8009c26:	4e27      	ldr	r6, [pc, #156]	; (8009cc4 <vTaskSuspend+0xc4>)
			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8009c28:	f7fe fe28 	bl	800887c <vListInsertEnd>
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8009c2c:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
 8009c30:	2b01      	cmp	r3, #1
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8009c32:	bf04      	itt	eq
 8009c34:	2300      	moveq	r3, #0
 8009c36:	f884 3068 	strbeq.w	r3, [r4, #104]	; 0x68
		taskEXIT_CRITICAL();
 8009c3a:	f000 fe8d 	bl	800a958 <vPortExitCritical>
		if( xSchedulerRunning != pdFALSE )
 8009c3e:	6833      	ldr	r3, [r6, #0]
 8009c40:	b98b      	cbnz	r3, 8009c66 <vTaskSuspend+0x66>
		if( pxTCB == pxCurrentTCB )
 8009c42:	682b      	ldr	r3, [r5, #0]
 8009c44:	42a3      	cmp	r3, r4
 8009c46:	d000      	beq.n	8009c4a <vTaskSuspend+0x4a>
	}
 8009c48:	bd70      	pop	{r4, r5, r6, pc}
			if( xSchedulerRunning != pdFALSE )
 8009c4a:	6833      	ldr	r3, [r6, #0]
 8009c4c:	b30b      	cbz	r3, 8009c92 <vTaskSuspend+0x92>
				configASSERT( uxSchedulerSuspended == 0 );
 8009c4e:	4b1e      	ldr	r3, [pc, #120]	; (8009cc8 <vTaskSuspend+0xc8>)
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	b333      	cbz	r3, 8009ca2 <vTaskSuspend+0xa2>
 8009c54:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009c58:	f383 8811 	msr	BASEPRI, r3
 8009c5c:	f3bf 8f6f 	isb	sy
 8009c60:	f3bf 8f4f 	dsb	sy
 8009c64:	e7fe      	b.n	8009c64 <vTaskSuspend+0x64>
			taskENTER_CRITICAL();
 8009c66:	f000 fe55 	bl	800a914 <vPortEnterCritical>
	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009c6a:	4b18      	ldr	r3, [pc, #96]	; (8009ccc <vTaskSuspend+0xcc>)
 8009c6c:	681a      	ldr	r2, [r3, #0]
 8009c6e:	6812      	ldr	r2, [r2, #0]
 8009c70:	b152      	cbz	r2, 8009c88 <vTaskSuspend+0x88>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c72:	681a      	ldr	r2, [r3, #0]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009c74:	4b16      	ldr	r3, [pc, #88]	; (8009cd0 <vTaskSuspend+0xd0>)
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c76:	68d2      	ldr	r2, [r2, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009c78:	68d2      	ldr	r2, [r2, #12]
 8009c7a:	6852      	ldr	r2, [r2, #4]
 8009c7c:	601a      	str	r2, [r3, #0]
			taskEXIT_CRITICAL();
 8009c7e:	f000 fe6b 	bl	800a958 <vPortExitCritical>
 8009c82:	e7de      	b.n	8009c42 <vTaskSuspend+0x42>
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8009c84:	682c      	ldr	r4, [r5, #0]
 8009c86:	e7c2      	b.n	8009c0e <vTaskSuspend+0xe>
		xNextTaskUnblockTime = portMAX_DELAY;
 8009c88:	4b11      	ldr	r3, [pc, #68]	; (8009cd0 <vTaskSuspend+0xd0>)
 8009c8a:	f04f 32ff 	mov.w	r2, #4294967295
 8009c8e:	601a      	str	r2, [r3, #0]
 8009c90:	e7f5      	b.n	8009c7e <vTaskSuspend+0x7e>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8009c92:	490b      	ldr	r1, [pc, #44]	; (8009cc0 <vTaskSuspend+0xc0>)
 8009c94:	4a0f      	ldr	r2, [pc, #60]	; (8009cd4 <vTaskSuspend+0xd4>)
 8009c96:	6809      	ldr	r1, [r1, #0]
 8009c98:	6812      	ldr	r2, [r2, #0]
 8009c9a:	4291      	cmp	r1, r2
 8009c9c:	d10a      	bne.n	8009cb4 <vTaskSuspend+0xb4>
					pxCurrentTCB = NULL;
 8009c9e:	602b      	str	r3, [r5, #0]
	}
 8009ca0:	bd70      	pop	{r4, r5, r6, pc}
				portYIELD_WITHIN_API();
 8009ca2:	4b0d      	ldr	r3, [pc, #52]	; (8009cd8 <vTaskSuspend+0xd8>)
 8009ca4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009ca8:	601a      	str	r2, [r3, #0]
 8009caa:	f3bf 8f4f 	dsb	sy
 8009cae:	f3bf 8f6f 	isb	sy
	}
 8009cb2:	bd70      	pop	{r4, r5, r6, pc}
 8009cb4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
					vTaskSwitchContext();
 8009cb8:	f7ff bf54 	b.w	8009b64 <vTaskSwitchContext>
 8009cbc:	2000129c 	.word	0x2000129c
 8009cc0:	2000176c 	.word	0x2000176c
 8009cc4:	20001768 	.word	0x20001768
 8009cc8:	20001714 	.word	0x20001714
 8009ccc:	200012a0 	.word	0x200012a0
 8009cd0:	20001748 	.word	0x20001748
 8009cd4:	2000170c 	.word	0x2000170c
 8009cd8:	e000ed04 	.word	0xe000ed04

08009cdc <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
 8009cdc:	b1f0      	cbz	r0, 8009d1c <vTaskPlaceOnEventList+0x40>
{
 8009cde:	b570      	push	{r4, r5, r6, lr}
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009ce0:	4d1c      	ldr	r5, [pc, #112]	; (8009d54 <vTaskPlaceOnEventList+0x78>)
 8009ce2:	460c      	mov	r4, r1
 8009ce4:	6829      	ldr	r1, [r5, #0]
 8009ce6:	3118      	adds	r1, #24
 8009ce8:	f7fe fdd8 	bl	800889c <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8009cec:	4b1a      	ldr	r3, [pc, #104]	; (8009d58 <vTaskPlaceOnEventList+0x7c>)
 8009cee:	681e      	ldr	r6, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009cf0:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009cf2:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009cf4:	2200      	movs	r2, #0
 8009cf6:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009cfa:	3004      	adds	r0, #4
 8009cfc:	f7fe fde6 	bl	80088cc <uxListRemove>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009d00:	1c63      	adds	r3, r4, #1
 8009d02:	d014      	beq.n	8009d2e <vTaskPlaceOnEventList+0x52>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009d04:	682b      	ldr	r3, [r5, #0]
 8009d06:	19a4      	adds	r4, r4, r6
 8009d08:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009d0a:	d317      	bcc.n	8009d3c <vTaskPlaceOnEventList+0x60>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d0c:	4b13      	ldr	r3, [pc, #76]	; (8009d5c <vTaskPlaceOnEventList+0x80>)
 8009d0e:	6818      	ldr	r0, [r3, #0]
 8009d10:	6829      	ldr	r1, [r5, #0]
}
 8009d12:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d16:	3104      	adds	r1, #4
 8009d18:	f7fe bdc0 	b.w	800889c <vListInsert>
 8009d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d20:	f383 8811 	msr	BASEPRI, r3
 8009d24:	f3bf 8f6f 	isb	sy
 8009d28:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
 8009d2c:	e7fe      	b.n	8009d2c <vTaskPlaceOnEventList+0x50>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d2e:	6829      	ldr	r1, [r5, #0]
 8009d30:	480b      	ldr	r0, [pc, #44]	; (8009d60 <vTaskPlaceOnEventList+0x84>)
}
 8009d32:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d36:	3104      	adds	r1, #4
 8009d38:	f7fe bda0 	b.w	800887c <vListInsertEnd>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d3c:	4b09      	ldr	r3, [pc, #36]	; (8009d64 <vTaskPlaceOnEventList+0x88>)
 8009d3e:	6818      	ldr	r0, [r3, #0]
 8009d40:	6829      	ldr	r1, [r5, #0]
 8009d42:	3104      	adds	r1, #4
 8009d44:	f7fe fdaa 	bl	800889c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009d48:	4b07      	ldr	r3, [pc, #28]	; (8009d68 <vTaskPlaceOnEventList+0x8c>)
 8009d4a:	681a      	ldr	r2, [r3, #0]
 8009d4c:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8009d4e:	bf38      	it	cc
 8009d50:	601c      	strcc	r4, [r3, #0]
}
 8009d52:	bd70      	pop	{r4, r5, r6, pc}
 8009d54:	2000129c 	.word	0x2000129c
 8009d58:	20001794 	.word	0x20001794
 8009d5c:	200012a4 	.word	0x200012a4
 8009d60:	2000176c 	.word	0x2000176c
 8009d64:	200012a0 	.word	0x200012a0
 8009d68:	20001748 	.word	0x20001748

08009d6c <vTaskPlaceOnEventListRestricted>:
	{
 8009d6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( pxEventList );
 8009d6e:	b360      	cbz	r0, 8009dca <vTaskPlaceOnEventListRestricted+0x5e>
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009d70:	4d20      	ldr	r5, [pc, #128]	; (8009df4 <vTaskPlaceOnEventListRestricted+0x88>)
 8009d72:	460c      	mov	r4, r1
 8009d74:	6829      	ldr	r1, [r5, #0]
 8009d76:	4616      	mov	r6, r2
 8009d78:	3118      	adds	r1, #24
 8009d7a:	f7fe fd7f 	bl	800887c <vListInsertEnd>
const TickType_t xConstTickCount = xTickCount;
 8009d7e:	4b1e      	ldr	r3, [pc, #120]	; (8009df8 <vTaskPlaceOnEventListRestricted+0x8c>)
		if( xWaitIndefinitely != pdFALSE )
 8009d80:	b99e      	cbnz	r6, 8009daa <vTaskPlaceOnEventListRestricted+0x3e>
const TickType_t xConstTickCount = xTickCount;
 8009d82:	681f      	ldr	r7, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009d84:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d86:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009d88:	f883 606a 	strb.w	r6, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009d8c:	3004      	adds	r0, #4
 8009d8e:	f7fe fd9d 	bl	80088cc <uxListRemove>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009d92:	682b      	ldr	r3, [r5, #0]
 8009d94:	19e4      	adds	r4, r4, r7
 8009d96:	605c      	str	r4, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009d98:	d320      	bcc.n	8009ddc <vTaskPlaceOnEventListRestricted+0x70>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009d9a:	4b18      	ldr	r3, [pc, #96]	; (8009dfc <vTaskPlaceOnEventListRestricted+0x90>)
 8009d9c:	6818      	ldr	r0, [r3, #0]
 8009d9e:	6829      	ldr	r1, [r5, #0]
	}
 8009da0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009da4:	3104      	adds	r1, #4
 8009da6:	f7fe bd79 	b.w	800889c <vListInsert>
const TickType_t xConstTickCount = xTickCount;
 8009daa:	681b      	ldr	r3, [r3, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009dac:	682b      	ldr	r3, [r5, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009dae:	6828      	ldr	r0, [r5, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009db0:	2200      	movs	r2, #0
 8009db2:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009db6:	3004      	adds	r0, #4
 8009db8:	f7fe fd88 	bl	80088cc <uxListRemove>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009dbc:	6829      	ldr	r1, [r5, #0]
 8009dbe:	4810      	ldr	r0, [pc, #64]	; (8009e00 <vTaskPlaceOnEventListRestricted+0x94>)
	}
 8009dc0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009dc4:	3104      	adds	r1, #4
 8009dc6:	f7fe bd59 	b.w	800887c <vListInsertEnd>
 8009dca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009dce:	f383 8811 	msr	BASEPRI, r3
 8009dd2:	f3bf 8f6f 	isb	sy
 8009dd6:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
 8009dda:	e7fe      	b.n	8009dda <vTaskPlaceOnEventListRestricted+0x6e>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009ddc:	4b09      	ldr	r3, [pc, #36]	; (8009e04 <vTaskPlaceOnEventListRestricted+0x98>)
 8009dde:	6818      	ldr	r0, [r3, #0]
 8009de0:	6829      	ldr	r1, [r5, #0]
 8009de2:	3104      	adds	r1, #4
 8009de4:	f7fe fd5a 	bl	800889c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009de8:	4b07      	ldr	r3, [pc, #28]	; (8009e08 <vTaskPlaceOnEventListRestricted+0x9c>)
 8009dea:	681a      	ldr	r2, [r3, #0]
 8009dec:	4294      	cmp	r4, r2
					xNextTaskUnblockTime = xTimeToWake;
 8009dee:	bf38      	it	cc
 8009df0:	601c      	strcc	r4, [r3, #0]
	}
 8009df2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009df4:	2000129c 	.word	0x2000129c
 8009df8:	20001794 	.word	0x20001794
 8009dfc:	200012a4 	.word	0x200012a4
 8009e00:	2000176c 	.word	0x2000176c
 8009e04:	200012a0 	.word	0x200012a0
 8009e08:	20001748 	.word	0x20001748

08009e0c <xTaskRemoveFromEventList>:
{
 8009e0c:	b510      	push	{r4, lr}
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e0e:	68c3      	ldr	r3, [r0, #12]
 8009e10:	68dc      	ldr	r4, [r3, #12]
{
 8009e12:	b082      	sub	sp, #8
	configASSERT( pxUnblockedTCB );
 8009e14:	2c00      	cmp	r4, #0
 8009e16:	d02c      	beq.n	8009e72 <xTaskRemoveFromEventList+0x66>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009e18:	f104 0118 	add.w	r1, r4, #24
 8009e1c:	4608      	mov	r0, r1
 8009e1e:	9101      	str	r1, [sp, #4]
 8009e20:	f7fe fd54 	bl	80088cc <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e24:	4b17      	ldr	r3, [pc, #92]	; (8009e84 <xTaskRemoveFromEventList+0x78>)
 8009e26:	9901      	ldr	r1, [sp, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	b173      	cbz	r3, 8009e4a <xTaskRemoveFromEventList+0x3e>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009e2c:	4816      	ldr	r0, [pc, #88]	; (8009e88 <xTaskRemoveFromEventList+0x7c>)
 8009e2e:	f7fe fd25 	bl	800887c <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009e32:	4b16      	ldr	r3, [pc, #88]	; (8009e8c <xTaskRemoveFromEventList+0x80>)
 8009e34:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e3a:	429a      	cmp	r2, r3
		xYieldPending = pdTRUE;
 8009e3c:	bf85      	ittet	hi
 8009e3e:	4b14      	ldrhi	r3, [pc, #80]	; (8009e90 <xTaskRemoveFromEventList+0x84>)
 8009e40:	2001      	movhi	r0, #1
		xReturn = pdFALSE;
 8009e42:	2000      	movls	r0, #0
		xYieldPending = pdTRUE;
 8009e44:	6018      	strhi	r0, [r3, #0]
}
 8009e46:	b002      	add	sp, #8
 8009e48:	bd10      	pop	{r4, pc}
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009e4a:	1d21      	adds	r1, r4, #4
 8009e4c:	4608      	mov	r0, r1
 8009e4e:	9101      	str	r1, [sp, #4]
 8009e50:	f7fe fd3c 	bl	80088cc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009e54:	4a0f      	ldr	r2, [pc, #60]	; (8009e94 <xTaskRemoveFromEventList+0x88>)
 8009e56:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8009e58:	6810      	ldr	r0, [r2, #0]
 8009e5a:	9901      	ldr	r1, [sp, #4]
 8009e5c:	4283      	cmp	r3, r0
 8009e5e:	480e      	ldr	r0, [pc, #56]	; (8009e98 <xTaskRemoveFromEventList+0x8c>)
 8009e60:	bf88      	it	hi
 8009e62:	6013      	strhi	r3, [r2, #0]
 8009e64:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8009e68:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 8009e6c:	f7fe fd06 	bl	800887c <vListInsertEnd>
 8009e70:	e7df      	b.n	8009e32 <xTaskRemoveFromEventList+0x26>
 8009e72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e76:	f383 8811 	msr	BASEPRI, r3
 8009e7a:	f3bf 8f6f 	isb	sy
 8009e7e:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
 8009e82:	e7fe      	b.n	8009e82 <xTaskRemoveFromEventList+0x76>
 8009e84:	20001714 	.word	0x20001714
 8009e88:	20001754 	.word	0x20001754
 8009e8c:	2000129c 	.word	0x2000129c
 8009e90:	20001798 	.word	0x20001798
 8009e94:	2000171c 	.word	0x2000171c
 8009e98:	200012a8 	.word	0x200012a8

08009e9c <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009e9c:	4a03      	ldr	r2, [pc, #12]	; (8009eac <vTaskInternalSetTimeOutState+0x10>)
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009e9e:	4b04      	ldr	r3, [pc, #16]	; (8009eb0 <vTaskInternalSetTimeOutState+0x14>)
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009ea0:	6812      	ldr	r2, [r2, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	e9c0 2300 	strd	r2, r3, [r0]
}
 8009ea8:	4770      	bx	lr
 8009eaa:	bf00      	nop
 8009eac:	2000174c 	.word	0x2000174c
 8009eb0:	20001794 	.word	0x20001794

08009eb4 <xTaskCheckForTimeOut>:
{
 8009eb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
 8009eb6:	b318      	cbz	r0, 8009f00 <xTaskCheckForTimeOut+0x4c>
	configASSERT( pxTicksToWait );
 8009eb8:	460e      	mov	r6, r1
 8009eba:	b1c1      	cbz	r1, 8009eee <xTaskCheckForTimeOut+0x3a>
	taskENTER_CRITICAL();
 8009ebc:	4605      	mov	r5, r0
 8009ebe:	f000 fd29 	bl	800a914 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
 8009ec2:	f8df c08c 	ldr.w	ip, [pc, #140]	; 8009f50 <xTaskCheckForTimeOut+0x9c>
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8009ec6:	4b20      	ldr	r3, [pc, #128]	; (8009f48 <xTaskCheckForTimeOut+0x94>)
		const TickType_t xConstTickCount = xTickCount;
 8009ec8:	f8dc 1000 	ldr.w	r1, [ip]
			if( pxCurrentTCB->ucDelayAborted != ( uint8_t ) pdFALSE )
 8009ecc:	681a      	ldr	r2, [r3, #0]
 8009ece:	f892 406a 	ldrb.w	r4, [r2, #106]	; 0x6a
 8009ed2:	b9f4      	cbnz	r4, 8009f12 <xTaskCheckForTimeOut+0x5e>
			if( *pxTicksToWait == portMAX_DELAY )
 8009ed4:	6833      	ldr	r3, [r6, #0]
 8009ed6:	1c5a      	adds	r2, r3, #1
 8009ed8:	d020      	beq.n	8009f1c <xTaskCheckForTimeOut+0x68>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009eda:	4c1c      	ldr	r4, [pc, #112]	; (8009f4c <xTaskCheckForTimeOut+0x98>)
 8009edc:	e9d5 0200 	ldrd	r0, r2, [r5]
 8009ee0:	6827      	ldr	r7, [r4, #0]
 8009ee2:	42b8      	cmp	r0, r7
 8009ee4:	d01e      	beq.n	8009f24 <xTaskCheckForTimeOut+0x70>
 8009ee6:	428a      	cmp	r2, r1
 8009ee8:	d81c      	bhi.n	8009f24 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
 8009eea:	2401      	movs	r4, #1
 8009eec:	e016      	b.n	8009f1c <xTaskCheckForTimeOut+0x68>
 8009eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ef2:	f383 8811 	msr	BASEPRI, r3
 8009ef6:	f3bf 8f6f 	isb	sy
 8009efa:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
 8009efe:	e7fe      	b.n	8009efe <xTaskCheckForTimeOut+0x4a>
 8009f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f04:	f383 8811 	msr	BASEPRI, r3
 8009f08:	f3bf 8f6f 	isb	sy
 8009f0c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
 8009f10:	e7fe      	b.n	8009f10 <xTaskCheckForTimeOut+0x5c>
				pxCurrentTCB->ucDelayAborted = pdFALSE;
 8009f12:	681b      	ldr	r3, [r3, #0]
 8009f14:	2200      	movs	r2, #0
 8009f16:	f883 206a 	strb.w	r2, [r3, #106]	; 0x6a
				xReturn = pdTRUE;
 8009f1a:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
 8009f1c:	f000 fd1c 	bl	800a958 <vPortExitCritical>
}
 8009f20:	4620      	mov	r0, r4
 8009f22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009f24:	1a8f      	subs	r7, r1, r2
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009f26:	42bb      	cmp	r3, r7
 8009f28:	d909      	bls.n	8009f3e <xTaskCheckForTimeOut+0x8a>
			*pxTicksToWait -= xElapsedTime;
 8009f2a:	1a5b      	subs	r3, r3, r1
 8009f2c:	4413      	add	r3, r2
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009f2e:	6821      	ldr	r1, [r4, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009f30:	f8dc 2000 	ldr.w	r2, [ip]
			*pxTicksToWait -= xElapsedTime;
 8009f34:	6033      	str	r3, [r6, #0]
			xReturn = pdFALSE;
 8009f36:	2400      	movs	r4, #0
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009f38:	e9c5 1200 	strd	r1, r2, [r5]
			xReturn = pdFALSE;
 8009f3c:	e7ee      	b.n	8009f1c <xTaskCheckForTimeOut+0x68>
			*pxTicksToWait = 0;
 8009f3e:	2300      	movs	r3, #0
 8009f40:	6033      	str	r3, [r6, #0]
			xReturn = pdTRUE;
 8009f42:	2401      	movs	r4, #1
 8009f44:	e7ea      	b.n	8009f1c <xTaskCheckForTimeOut+0x68>
 8009f46:	bf00      	nop
 8009f48:	2000129c 	.word	0x2000129c
 8009f4c:	2000174c 	.word	0x2000174c
 8009f50:	20001794 	.word	0x20001794

08009f54 <vTaskMissedYield>:
	xYieldPending = pdTRUE;
 8009f54:	4b01      	ldr	r3, [pc, #4]	; (8009f5c <vTaskMissedYield+0x8>)
 8009f56:	2201      	movs	r2, #1
 8009f58:	601a      	str	r2, [r3, #0]
}
 8009f5a:	4770      	bx	lr
 8009f5c:	20001798 	.word	0x20001798

08009f60 <uxTaskGetStackHighWaterMark>:
		pxTCB = prvGetTCBFromHandle( xTask );
 8009f60:	b168      	cbz	r0, 8009f7e <uxTaskGetStackHighWaterMark+0x1e>
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8009f62:	6b03      	ldr	r3, [r0, #48]	; 0x30
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8009f64:	781a      	ldrb	r2, [r3, #0]
 8009f66:	2aa5      	cmp	r2, #165	; 0xa5
 8009f68:	d10f      	bne.n	8009f8a <uxTaskGetStackHighWaterMark+0x2a>
 8009f6a:	f1c3 0101 	rsb	r1, r3, #1
			ulCount++;
 8009f6e:	18c8      	adds	r0, r1, r3
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8009f70:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 8009f74:	2aa5      	cmp	r2, #165	; 0xa5
 8009f76:	d0fa      	beq.n	8009f6e <uxTaskGetStackHighWaterMark+0xe>
 8009f78:	f3c0 008f 	ubfx	r0, r0, #2, #16
 8009f7c:	4770      	bx	lr
		pxTCB = prvGetTCBFromHandle( xTask );
 8009f7e:	4b04      	ldr	r3, [pc, #16]	; (8009f90 <uxTaskGetStackHighWaterMark+0x30>)
 8009f80:	6818      	ldr	r0, [r3, #0]
			pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 8009f82:	6b03      	ldr	r3, [r0, #48]	; 0x30
		while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 8009f84:	781a      	ldrb	r2, [r3, #0]
 8009f86:	2aa5      	cmp	r2, #165	; 0xa5
 8009f88:	d0ef      	beq.n	8009f6a <uxTaskGetStackHighWaterMark+0xa>
 8009f8a:	2000      	movs	r0, #0
	}
 8009f8c:	4770      	bx	lr
 8009f8e:	bf00      	nop
 8009f90:	2000129c 	.word	0x2000129c

08009f94 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
 8009f94:	4b05      	ldr	r3, [pc, #20]	; (8009fac <xTaskGetSchedulerState+0x18>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	b133      	cbz	r3, 8009fa8 <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009f9a:	4b05      	ldr	r3, [pc, #20]	; (8009fb0 <xTaskGetSchedulerState+0x1c>)
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	2b00      	cmp	r3, #0
				xReturn = taskSCHEDULER_SUSPENDED;
 8009fa0:	bf0c      	ite	eq
 8009fa2:	2002      	moveq	r0, #2
 8009fa4:	2000      	movne	r0, #0
 8009fa6:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009fa8:	2001      	movs	r0, #1
	}
 8009faa:	4770      	bx	lr
 8009fac:	20001768 	.word	0x20001768
 8009fb0:	20001714 	.word	0x20001714

08009fb4 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
 8009fb4:	b1d0      	cbz	r0, 8009fec <xTaskPriorityDisinherit+0x38>
	{
 8009fb6:	b530      	push	{r4, r5, lr}
			configASSERT( pxTCB == pxCurrentTCB );
 8009fb8:	4b1e      	ldr	r3, [pc, #120]	; (800a034 <xTaskPriorityDisinherit+0x80>)
 8009fba:	681c      	ldr	r4, [r3, #0]
 8009fbc:	4284      	cmp	r4, r0
	{
 8009fbe:	b083      	sub	sp, #12
			configASSERT( pxTCB == pxCurrentTCB );
 8009fc0:	d008      	beq.n	8009fd4 <xTaskPriorityDisinherit+0x20>
 8009fc2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fc6:	f383 8811 	msr	BASEPRI, r3
 8009fca:	f3bf 8f6f 	isb	sy
 8009fce:	f3bf 8f4f 	dsb	sy
 8009fd2:	e7fe      	b.n	8009fd2 <xTaskPriorityDisinherit+0x1e>
			configASSERT( pxTCB->uxMutexesHeld );
 8009fd4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009fd6:	b15b      	cbz	r3, 8009ff0 <xTaskPriorityDisinherit+0x3c>
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009fd8:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8009fda:	6d62      	ldr	r2, [r4, #84]	; 0x54
			( pxTCB->uxMutexesHeld )--;
 8009fdc:	3b01      	subs	r3, #1
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009fde:	4291      	cmp	r1, r2
			( pxTCB->uxMutexesHeld )--;
 8009fe0:	65a3      	str	r3, [r4, #88]	; 0x58
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009fe2:	d000      	beq.n	8009fe6 <xTaskPriorityDisinherit+0x32>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009fe4:	b16b      	cbz	r3, 800a002 <xTaskPriorityDisinherit+0x4e>
	BaseType_t xReturn = pdFALSE;
 8009fe6:	2000      	movs	r0, #0
	}
 8009fe8:	b003      	add	sp, #12
 8009fea:	bd30      	pop	{r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
 8009fec:	2000      	movs	r0, #0
	}
 8009fee:	4770      	bx	lr
 8009ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009ff4:	f383 8811 	msr	BASEPRI, r3
 8009ff8:	f3bf 8f6f 	isb	sy
 8009ffc:	f3bf 8f4f 	dsb	sy
			configASSERT( pxTCB->uxMutexesHeld );
 800a000:	e7fe      	b.n	800a000 <xTaskPriorityDisinherit+0x4c>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a002:	1d21      	adds	r1, r4, #4
 800a004:	4608      	mov	r0, r1
 800a006:	9101      	str	r1, [sp, #4]
 800a008:	f7fe fc60 	bl	80088cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a00c:	4a0a      	ldr	r2, [pc, #40]	; (800a038 <xTaskPriorityDisinherit+0x84>)
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a00e:	6d63      	ldr	r3, [r4, #84]	; 0x54
					prvAddTaskToReadyList( pxTCB );
 800a010:	6810      	ldr	r0, [r2, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a012:	62e3      	str	r3, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800a014:	4283      	cmp	r3, r0
 800a016:	4809      	ldr	r0, [pc, #36]	; (800a03c <xTaskPriorityDisinherit+0x88>)
 800a018:	bf88      	it	hi
 800a01a:	6013      	strhi	r3, [r2, #0]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a01c:	f1c3 0538 	rsb	r5, r3, #56	; 0x38
					prvAddTaskToReadyList( pxTCB );
 800a020:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a024:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800a028:	9901      	ldr	r1, [sp, #4]
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a02a:	61a5      	str	r5, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
 800a02c:	f7fe fc26 	bl	800887c <vListInsertEnd>
					xReturn = pdTRUE;
 800a030:	2001      	movs	r0, #1
		return xReturn;
 800a032:	e7d9      	b.n	8009fe8 <xTaskPriorityDisinherit+0x34>
 800a034:	2000129c 	.word	0x2000129c
 800a038:	2000171c 	.word	0x2000171c
 800a03c:	200012a8 	.word	0x200012a8

0800a040 <ulTaskNotifyTake>:
	{
 800a040:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800a042:	4c29      	ldr	r4, [pc, #164]	; (800a0e8 <ulTaskNotifyTake+0xa8>)
	{
 800a044:	4606      	mov	r6, r0
 800a046:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
 800a048:	f000 fc64 	bl	800a914 <vPortEnterCritical>
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 800a04c:	6823      	ldr	r3, [r4, #0]
 800a04e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800a050:	b923      	cbnz	r3, 800a05c <ulTaskNotifyTake+0x1c>
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800a052:	6822      	ldr	r2, [r4, #0]
 800a054:	2101      	movs	r1, #1
 800a056:	f882 1068 	strb.w	r1, [r2, #104]	; 0x68
				if( xTicksToWait > ( TickType_t ) 0 )
 800a05a:	b9ad      	cbnz	r5, 800a088 <ulTaskNotifyTake+0x48>
		taskEXIT_CRITICAL();
 800a05c:	f000 fc7c 	bl	800a958 <vPortExitCritical>
		taskENTER_CRITICAL();
 800a060:	f000 fc58 	bl	800a914 <vPortEnterCritical>
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 800a064:	6823      	ldr	r3, [r4, #0]
 800a066:	6e5d      	ldr	r5, [r3, #100]	; 0x64
			if( ulReturn != 0UL )
 800a068:	b11d      	cbz	r5, 800a072 <ulTaskNotifyTake+0x32>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800a06a:	6823      	ldr	r3, [r4, #0]
				if( xClearCountOnExit != pdFALSE )
 800a06c:	b14e      	cbz	r6, 800a082 <ulTaskNotifyTake+0x42>
					pxCurrentTCB->ulNotifiedValue = 0UL;
 800a06e:	2200      	movs	r2, #0
 800a070:	665a      	str	r2, [r3, #100]	; 0x64
			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800a072:	6823      	ldr	r3, [r4, #0]
 800a074:	2200      	movs	r2, #0
 800a076:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
		taskEXIT_CRITICAL();
 800a07a:	f000 fc6d 	bl	800a958 <vPortExitCritical>
	}
 800a07e:	4628      	mov	r0, r5
 800a080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 800a082:	1e6a      	subs	r2, r5, #1
 800a084:	665a      	str	r2, [r3, #100]	; 0x64
 800a086:	e7f4      	b.n	800a072 <ulTaskNotifyTake+0x32>
const TickType_t xConstTickCount = xTickCount;
 800a088:	4a18      	ldr	r2, [pc, #96]	; (800a0ec <ulTaskNotifyTake+0xac>)
 800a08a:	6817      	ldr	r7, [r2, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800a08c:	6822      	ldr	r2, [r4, #0]
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a08e:	6820      	ldr	r0, [r4, #0]
		pxCurrentTCB->ucDelayAborted = pdFALSE;
 800a090:	f882 306a 	strb.w	r3, [r2, #106]	; 0x6a
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a094:	3004      	adds	r0, #4
 800a096:	f7fe fc19 	bl	80088cc <uxListRemove>
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a09a:	1c6b      	adds	r3, r5, #1
 800a09c:	d012      	beq.n	800a0c4 <ulTaskNotifyTake+0x84>
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a09e:	6823      	ldr	r3, [r4, #0]
 800a0a0:	19ed      	adds	r5, r5, r7
 800a0a2:	605d      	str	r5, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a0a4:	d314      	bcc.n	800a0d0 <ulTaskNotifyTake+0x90>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a0a6:	4b12      	ldr	r3, [pc, #72]	; (800a0f0 <ulTaskNotifyTake+0xb0>)
 800a0a8:	6818      	ldr	r0, [r3, #0]
 800a0aa:	6821      	ldr	r1, [r4, #0]
 800a0ac:	3104      	adds	r1, #4
 800a0ae:	f7fe fbf5 	bl	800889c <vListInsert>
					portYIELD_WITHIN_API();
 800a0b2:	4b10      	ldr	r3, [pc, #64]	; (800a0f4 <ulTaskNotifyTake+0xb4>)
 800a0b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a0b8:	601a      	str	r2, [r3, #0]
 800a0ba:	f3bf 8f4f 	dsb	sy
 800a0be:	f3bf 8f6f 	isb	sy
 800a0c2:	e7cb      	b.n	800a05c <ulTaskNotifyTake+0x1c>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a0c4:	6821      	ldr	r1, [r4, #0]
 800a0c6:	480c      	ldr	r0, [pc, #48]	; (800a0f8 <ulTaskNotifyTake+0xb8>)
 800a0c8:	3104      	adds	r1, #4
 800a0ca:	f7fe fbd7 	bl	800887c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a0ce:	e7f0      	b.n	800a0b2 <ulTaskNotifyTake+0x72>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a0d0:	4b0a      	ldr	r3, [pc, #40]	; (800a0fc <ulTaskNotifyTake+0xbc>)
 800a0d2:	6818      	ldr	r0, [r3, #0]
 800a0d4:	6821      	ldr	r1, [r4, #0]
 800a0d6:	3104      	adds	r1, #4
 800a0d8:	f7fe fbe0 	bl	800889c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a0dc:	4b08      	ldr	r3, [pc, #32]	; (800a100 <ulTaskNotifyTake+0xc0>)
 800a0de:	681a      	ldr	r2, [r3, #0]
 800a0e0:	4295      	cmp	r5, r2
					xNextTaskUnblockTime = xTimeToWake;
 800a0e2:	bf38      	it	cc
 800a0e4:	601d      	strcc	r5, [r3, #0]
 800a0e6:	e7e4      	b.n	800a0b2 <ulTaskNotifyTake+0x72>
 800a0e8:	2000129c 	.word	0x2000129c
 800a0ec:	20001794 	.word	0x20001794
 800a0f0:	200012a4 	.word	0x200012a4
 800a0f4:	e000ed04 	.word	0xe000ed04
 800a0f8:	2000176c 	.word	0x2000176c
 800a0fc:	200012a0 	.word	0x200012a0
 800a100:	20001748 	.word	0x20001748

0800a104 <xTaskGenericNotify>:
		configASSERT( xTaskToNotify );
 800a104:	b1b8      	cbz	r0, 800a136 <xTaskGenericNotify+0x32>
	{
 800a106:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a108:	461f      	mov	r7, r3
 800a10a:	b083      	sub	sp, #12
 800a10c:	460d      	mov	r5, r1
 800a10e:	4616      	mov	r6, r2
 800a110:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
 800a112:	f000 fbff 	bl	800a914 <vPortEnterCritical>
			if( pulPreviousNotificationValue != NULL )
 800a116:	b10f      	cbz	r7, 800a11c <xTaskGenericNotify+0x18>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a118:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a11a:	603b      	str	r3, [r7, #0]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a11c:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a120:	2202      	movs	r2, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a122:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a124:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
			switch( eAction )
 800a128:	2e04      	cmp	r6, #4
 800a12a:	d84f      	bhi.n	800a1cc <xTaskGenericNotify+0xc8>
 800a12c:	e8df f006 	tbb	[pc, r6]
 800a130:	3b350c0f 	.word	0x3b350c0f
 800a134:	39          	.byte	0x39
 800a135:	00          	.byte	0x00
 800a136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a13a:	f383 8811 	msr	BASEPRI, r3
 800a13e:	f3bf 8f6f 	isb	sy
 800a142:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 800a146:	e7fe      	b.n	800a146 <xTaskGenericNotify+0x42>
					pxTCB->ulNotifiedValue |= ulValue;
 800a148:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a14a:	4315      	orrs	r5, r2
 800a14c:	6665      	str	r5, [r4, #100]	; 0x64
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a14e:	2b01      	cmp	r3, #1
 800a150:	d005      	beq.n	800a15e <xTaskGenericNotify+0x5a>
					taskYIELD_IF_USING_PREEMPTION();
 800a152:	2401      	movs	r4, #1
		taskEXIT_CRITICAL();
 800a154:	f000 fc00 	bl	800a958 <vPortExitCritical>
	}
 800a158:	4620      	mov	r0, r4
 800a15a:	b003      	add	sp, #12
 800a15c:	bdf0      	pop	{r4, r5, r6, r7, pc}
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a15e:	1d21      	adds	r1, r4, #4
 800a160:	4608      	mov	r0, r1
 800a162:	9101      	str	r1, [sp, #4]
 800a164:	f7fe fbb2 	bl	80088cc <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800a168:	4a1e      	ldr	r2, [pc, #120]	; (800a1e4 <xTaskGenericNotify+0xe0>)
 800a16a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a16c:	6810      	ldr	r0, [r2, #0]
 800a16e:	9901      	ldr	r1, [sp, #4]
 800a170:	4283      	cmp	r3, r0
 800a172:	481d      	ldr	r0, [pc, #116]	; (800a1e8 <xTaskGenericNotify+0xe4>)
 800a174:	bf88      	it	hi
 800a176:	6013      	strhi	r3, [r2, #0]
 800a178:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a17c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800a180:	f7fe fb7c 	bl	800887c <vListInsertEnd>
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a184:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a186:	b183      	cbz	r3, 800a1aa <xTaskGenericNotify+0xa6>
 800a188:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a18c:	f383 8811 	msr	BASEPRI, r3
 800a190:	f3bf 8f6f 	isb	sy
 800a194:	f3bf 8f4f 	dsb	sy
 800a198:	e7fe      	b.n	800a198 <xTaskGenericNotify+0x94>
					( pxTCB->ulNotifiedValue )++;
 800a19a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a19c:	3201      	adds	r2, #1
 800a19e:	6662      	str	r2, [r4, #100]	; 0x64
					break;
 800a1a0:	e7d5      	b.n	800a14e <xTaskGenericNotify+0x4a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a1a2:	2b02      	cmp	r3, #2
 800a1a4:	d010      	beq.n	800a1c8 <xTaskGenericNotify+0xc4>
						pxTCB->ulNotifiedValue = ulValue;
 800a1a6:	6665      	str	r5, [r4, #100]	; 0x64
 800a1a8:	e7d1      	b.n	800a14e <xTaskGenericNotify+0x4a>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a1aa:	4b10      	ldr	r3, [pc, #64]	; (800a1ec <xTaskGenericNotify+0xe8>)
 800a1ac:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1b2:	429a      	cmp	r2, r3
 800a1b4:	d9cd      	bls.n	800a152 <xTaskGenericNotify+0x4e>
					taskYIELD_IF_USING_PREEMPTION();
 800a1b6:	4b0e      	ldr	r3, [pc, #56]	; (800a1f0 <xTaskGenericNotify+0xec>)
 800a1b8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1bc:	601a      	str	r2, [r3, #0]
 800a1be:	f3bf 8f4f 	dsb	sy
 800a1c2:	f3bf 8f6f 	isb	sy
 800a1c6:	e7c4      	b.n	800a152 <xTaskGenericNotify+0x4e>
						xReturn = pdFAIL;
 800a1c8:	2400      	movs	r4, #0
 800a1ca:	e7c3      	b.n	800a154 <xTaskGenericNotify+0x50>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a1cc:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a1ce:	3201      	adds	r2, #1
 800a1d0:	d0bd      	beq.n	800a14e <xTaskGenericNotify+0x4a>
 800a1d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a1d6:	f383 8811 	msr	BASEPRI, r3
 800a1da:	f3bf 8f6f 	isb	sy
 800a1de:	f3bf 8f4f 	dsb	sy
 800a1e2:	e7fe      	b.n	800a1e2 <xTaskGenericNotify+0xde>
 800a1e4:	2000171c 	.word	0x2000171c
 800a1e8:	200012a8 	.word	0x200012a8
 800a1ec:	2000129c 	.word	0x2000129c
 800a1f0:	e000ed04 	.word	0xe000ed04

0800a1f4 <xTaskGenericNotifyFromISR>:
	{
 800a1f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a1f8:	b083      	sub	sp, #12
 800a1fa:	9f0a      	ldr	r7, [sp, #40]	; 0x28
		configASSERT( xTaskToNotify );
 800a1fc:	b318      	cbz	r0, 800a246 <xTaskGenericNotifyFromISR+0x52>
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a1fe:	460d      	mov	r5, r1
 800a200:	4690      	mov	r8, r2
 800a202:	4699      	mov	r9, r3
 800a204:	4604      	mov	r4, r0
 800a206:	f000 fcbd 	bl	800ab84 <vPortValidateInterruptPriority>
	__asm volatile
 800a20a:	f3ef 8611 	mrs	r6, BASEPRI
 800a20e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a212:	f383 8811 	msr	BASEPRI, r3
 800a216:	f3bf 8f6f 	isb	sy
 800a21a:	f3bf 8f4f 	dsb	sy
			if( pulPreviousNotificationValue != NULL )
 800a21e:	f1b9 0f00 	cmp.w	r9, #0
 800a222:	d002      	beq.n	800a22a <xTaskGenericNotifyFromISR+0x36>
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800a224:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a226:	f8c9 3000 	str.w	r3, [r9]
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a22a:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a22e:	2202      	movs	r2, #2
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800a230:	b2db      	uxtb	r3, r3
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800a232:	f884 2068 	strb.w	r2, [r4, #104]	; 0x68
			switch( eAction )
 800a236:	f1b8 0f04 	cmp.w	r8, #4
 800a23a:	d856      	bhi.n	800a2ea <xTaskGenericNotifyFromISR+0xf6>
 800a23c:	e8df f008 	tbb	[pc, r8]
 800a240:	28220c0f 	.word	0x28220c0f
 800a244:	26          	.byte	0x26
 800a245:	00          	.byte	0x00
	__asm volatile
 800a246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a24a:	f383 8811 	msr	BASEPRI, r3
 800a24e:	f3bf 8f6f 	isb	sy
 800a252:	f3bf 8f4f 	dsb	sy
		configASSERT( xTaskToNotify );
 800a256:	e7fe      	b.n	800a256 <xTaskGenericNotifyFromISR+0x62>
					pxTCB->ulNotifiedValue |= ulValue;
 800a258:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a25a:	4315      	orrs	r5, r2
 800a25c:	6665      	str	r5, [r4, #100]	; 0x64
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800a25e:	2b01      	cmp	r3, #1
 800a260:	d005      	beq.n	800a26e <xTaskGenericNotifyFromISR+0x7a>
 800a262:	2001      	movs	r0, #1
	__asm volatile
 800a264:	f386 8811 	msr	BASEPRI, r6
	}
 800a268:	b003      	add	sp, #12
 800a26a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800a26e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800a270:	b183      	cbz	r3, 800a294 <xTaskGenericNotifyFromISR+0xa0>
	__asm volatile
 800a272:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a276:	f383 8811 	msr	BASEPRI, r3
 800a27a:	f3bf 8f6f 	isb	sy
 800a27e:	f3bf 8f4f 	dsb	sy
 800a282:	e7fe      	b.n	800a282 <xTaskGenericNotifyFromISR+0x8e>
					( pxTCB->ulNotifiedValue )++;
 800a284:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a286:	3201      	adds	r2, #1
 800a288:	6662      	str	r2, [r4, #100]	; 0x64
					break;
 800a28a:	e7e8      	b.n	800a25e <xTaskGenericNotifyFromISR+0x6a>
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800a28c:	2b02      	cmp	r3, #2
 800a28e:	d02a      	beq.n	800a2e6 <xTaskGenericNotifyFromISR+0xf2>
						pxTCB->ulNotifiedValue = ulValue;
 800a290:	6665      	str	r5, [r4, #100]	; 0x64
 800a292:	e7e4      	b.n	800a25e <xTaskGenericNotifyFromISR+0x6a>
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a294:	4b1b      	ldr	r3, [pc, #108]	; (800a304 <xTaskGenericNotifyFromISR+0x110>)
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	b9fb      	cbnz	r3, 800a2da <xTaskGenericNotifyFromISR+0xe6>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a29a:	1d21      	adds	r1, r4, #4
 800a29c:	4608      	mov	r0, r1
 800a29e:	9101      	str	r1, [sp, #4]
 800a2a0:	f7fe fb14 	bl	80088cc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800a2a4:	4a18      	ldr	r2, [pc, #96]	; (800a308 <xTaskGenericNotifyFromISR+0x114>)
 800a2a6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800a2a8:	6810      	ldr	r0, [r2, #0]
 800a2aa:	9901      	ldr	r1, [sp, #4]
 800a2ac:	4283      	cmp	r3, r0
 800a2ae:	4817      	ldr	r0, [pc, #92]	; (800a30c <xTaskGenericNotifyFromISR+0x118>)
 800a2b0:	bf88      	it	hi
 800a2b2:	6013      	strhi	r3, [r2, #0]
 800a2b4:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800a2b8:	eb00 0083 	add.w	r0, r0, r3, lsl #2
 800a2bc:	f7fe fade 	bl	800887c <vListInsertEnd>
				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a2c0:	4b13      	ldr	r3, [pc, #76]	; (800a310 <xTaskGenericNotifyFromISR+0x11c>)
 800a2c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d9ca      	bls.n	800a262 <xTaskGenericNotifyFromISR+0x6e>
					if( pxHigherPriorityTaskWoken != NULL )
 800a2cc:	b10f      	cbz	r7, 800a2d2 <xTaskGenericNotifyFromISR+0xde>
						*pxHigherPriorityTaskWoken = pdTRUE;
 800a2ce:	2301      	movs	r3, #1
 800a2d0:	603b      	str	r3, [r7, #0]
					xYieldPending = pdTRUE;
 800a2d2:	4b10      	ldr	r3, [pc, #64]	; (800a314 <xTaskGenericNotifyFromISR+0x120>)
 800a2d4:	2001      	movs	r0, #1
 800a2d6:	6018      	str	r0, [r3, #0]
 800a2d8:	e7c4      	b.n	800a264 <xTaskGenericNotifyFromISR+0x70>
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800a2da:	480f      	ldr	r0, [pc, #60]	; (800a318 <xTaskGenericNotifyFromISR+0x124>)
 800a2dc:	f104 0118 	add.w	r1, r4, #24
 800a2e0:	f7fe facc 	bl	800887c <vListInsertEnd>
 800a2e4:	e7ec      	b.n	800a2c0 <xTaskGenericNotifyFromISR+0xcc>
						xReturn = pdFAIL;
 800a2e6:	2000      	movs	r0, #0
 800a2e8:	e7bc      	b.n	800a264 <xTaskGenericNotifyFromISR+0x70>
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800a2ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a2ec:	3201      	adds	r2, #1
 800a2ee:	d0b6      	beq.n	800a25e <xTaskGenericNotifyFromISR+0x6a>
 800a2f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2f4:	f383 8811 	msr	BASEPRI, r3
 800a2f8:	f3bf 8f6f 	isb	sy
 800a2fc:	f3bf 8f4f 	dsb	sy
 800a300:	e7fe      	b.n	800a300 <xTaskGenericNotifyFromISR+0x10c>
 800a302:	bf00      	nop
 800a304:	20001714 	.word	0x20001714
 800a308:	2000171c 	.word	0x2000171c
 800a30c:	200012a8 	.word	0x200012a8
 800a310:	2000129c 	.word	0x2000129c
 800a314:	20001798 	.word	0x20001798
 800a318:	20001754 	.word	0x20001754

0800a31c <prvSwitchTimerLists>:
	}
}
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a31c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a320:	4e22      	ldr	r6, [pc, #136]	; (800a3ac <prvSwitchTimerLists+0x90>)
	if( xTimerQueue != NULL )
 800a322:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800a3b4 <prvSwitchTimerLists+0x98>
{
 800a326:	b085      	sub	sp, #20
		xMessage.xMessageID = xCommandID;
 800a328:	f04f 0800 	mov.w	r8, #0

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a32c:	e00d      	b.n	800a34a <prvSwitchTimerLists+0x2e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a32e:	68db      	ldr	r3, [r3, #12]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a330:	68dc      	ldr	r4, [r3, #12]
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a332:	681f      	ldr	r7, [r3, #0]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a334:	1d25      	adds	r5, r4, #4
 800a336:	4628      	mov	r0, r5
 800a338:	f7fe fac8 	bl	80088cc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a33c:	6a23      	ldr	r3, [r4, #32]
 800a33e:	4620      	mov	r0, r4
 800a340:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a342:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800a346:	075b      	lsls	r3, r3, #29
 800a348:	d40a      	bmi.n	800a360 <prvSwitchTimerLists+0x44>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a34a:	6833      	ldr	r3, [r6, #0]
 800a34c:	681a      	ldr	r2, [r3, #0]
 800a34e:	2a00      	cmp	r2, #0
 800a350:	d1ed      	bne.n	800a32e <prvSwitchTimerLists+0x12>
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
	pxCurrentTimerList = pxOverflowTimerList;
 800a352:	4a17      	ldr	r2, [pc, #92]	; (800a3b0 <prvSwitchTimerLists+0x94>)
 800a354:	6811      	ldr	r1, [r2, #0]
 800a356:	6031      	str	r1, [r6, #0]
	pxOverflowTimerList = pxTemp;
 800a358:	6013      	str	r3, [r2, #0]
}
 800a35a:	b005      	add	sp, #20
 800a35c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a360:	69a3      	ldr	r3, [r4, #24]
 800a362:	443b      	add	r3, r7
			if( xReloadTime > xNextExpireTime )
 800a364:	429f      	cmp	r7, r3
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a366:	4629      	mov	r1, r5
			if( xReloadTime > xNextExpireTime )
 800a368:	d205      	bcs.n	800a376 <prvSwitchTimerLists+0x5a>
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a36a:	6830      	ldr	r0, [r6, #0]
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a36c:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a36e:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a370:	f7fe fa94 	bl	800889c <vListInsert>
 800a374:	e7e9      	b.n	800a34a <prvSwitchTimerLists+0x2e>
	if( xTimerQueue != NULL )
 800a376:	f8d9 3000 	ldr.w	r3, [r9]
 800a37a:	b16b      	cbz	r3, 800a398 <prvSwitchTimerLists+0x7c>
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a37c:	e9cd 8700 	strd	r8, r7, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a380:	9402      	str	r4, [sp, #8]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a382:	f7ff fe07 	bl	8009f94 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a386:	2300      	movs	r3, #0
 800a388:	f8d9 0000 	ldr.w	r0, [r9]
 800a38c:	461a      	mov	r2, r3
 800a38e:	4669      	mov	r1, sp
 800a390:	f7fe fb60 	bl	8008a54 <xQueueGenericSend>
				configASSERT( xResult );
 800a394:	2800      	cmp	r0, #0
 800a396:	d1d8      	bne.n	800a34a <prvSwitchTimerLists+0x2e>
 800a398:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a39c:	f383 8811 	msr	BASEPRI, r3
 800a3a0:	f3bf 8f6f 	isb	sy
 800a3a4:	f3bf 8f4f 	dsb	sy
 800a3a8:	e7fe      	b.n	800a3a8 <prvSwitchTimerLists+0x8c>
 800a3aa:	bf00      	nop
 800a3ac:	2000179c 	.word	0x2000179c
 800a3b0:	200017a0 	.word	0x200017a0
 800a3b4:	200018c0 	.word	0x200018c0

0800a3b8 <prvTimerTask>:
{
 800a3b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3bc:	4e9e      	ldr	r6, [pc, #632]	; (800a638 <prvTimerTask+0x280>)
 800a3be:	4d9f      	ldr	r5, [pc, #636]	; (800a63c <prvTimerTask+0x284>)
 800a3c0:	4c9f      	ldr	r4, [pc, #636]	; (800a640 <prvTimerTask+0x288>)
 800a3c2:	b08b      	sub	sp, #44	; 0x2c
 800a3c4:	f04f 0800 	mov.w	r8, #0
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a3c8:	6833      	ldr	r3, [r6, #0]
 800a3ca:	f8d3 a000 	ldr.w	sl, [r3]
 800a3ce:	f1ba 0f00 	cmp.w	sl, #0
 800a3d2:	f000 80ad 	beq.w	800a530 <prvTimerTask+0x178>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a3d6:	68db      	ldr	r3, [r3, #12]
 800a3d8:	f8d3 a000 	ldr.w	sl, [r3]
	vTaskSuspendAll();
 800a3dc:	f7ff fb94 	bl	8009b08 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800a3e0:	f7ff fbaa 	bl	8009b38 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800a3e4:	682a      	ldr	r2, [r5, #0]
 800a3e6:	4290      	cmp	r0, r2
	xTimeNow = xTaskGetTickCount();
 800a3e8:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 800a3ea:	f0c0 80b2 	bcc.w	800a552 <prvTimerTask+0x19a>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a3ee:	4550      	cmp	r0, sl
	xLastTime = xTimeNow;
 800a3f0:	6028      	str	r0, [r5, #0]
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a3f2:	f080 80b8 	bcs.w	800a566 <prvTimerTask+0x1ae>
 800a3f6:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a3f8:	6820      	ldr	r0, [r4, #0]
 800a3fa:	ebaa 0109 	sub.w	r1, sl, r9
 800a3fe:	f7fe fed5 	bl	80091ac <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a402:	f7ff fb89 	bl	8009b18 <xTaskResumeAll>
 800a406:	b938      	cbnz	r0, 800a418 <prvTimerTask+0x60>
					portYIELD_WITHIN_API();
 800a408:	4b8e      	ldr	r3, [pc, #568]	; (800a644 <prvTimerTask+0x28c>)
 800a40a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a40e:	601a      	str	r2, [r3, #0]
 800a410:	f3bf 8f4f 	dsb	sy
 800a414:	f3bf 8f6f 	isb	sy
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a418:	6820      	ldr	r0, [r4, #0]
 800a41a:	2200      	movs	r2, #0
 800a41c:	a902      	add	r1, sp, #8
 800a41e:	f7fe fd07 	bl	8008e30 <xQueueReceive>
 800a422:	2800      	cmp	r0, #0
 800a424:	d0d0      	beq.n	800a3c8 <prvTimerTask+0x10>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a426:	9b02      	ldr	r3, [sp, #8]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	db78      	blt.n	800a51e <prvTimerTask+0x166>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a42c:	9f04      	ldr	r7, [sp, #16]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	b113      	cbz	r3, 800a438 <prvTimerTask+0x80>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a432:	1d38      	adds	r0, r7, #4
 800a434:	f7fe fa4a 	bl	80088cc <uxListRemove>
	xTimeNow = xTaskGetTickCount();
 800a438:	f7ff fb7e 	bl	8009b38 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800a43c:	682b      	ldr	r3, [r5, #0]
 800a43e:	4298      	cmp	r0, r3
	xTimeNow = xTaskGetTickCount();
 800a440:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 800a442:	f0c0 808d 	bcc.w	800a560 <prvTimerTask+0x1a8>
	xLastTime = xTimeNow;
 800a446:	9b02      	ldr	r3, [sp, #8]
 800a448:	f8c5 9000 	str.w	r9, [r5]
			switch( xMessage.xMessageID )
 800a44c:	2b09      	cmp	r3, #9
 800a44e:	d8e3      	bhi.n	800a418 <prvTimerTask+0x60>
 800a450:	e8df f003 	tbb	[pc, r3]
 800a454:	55050505 	.word	0x55050505
 800a458:	05055c3e 	.word	0x05055c3e
 800a45c:	3e55      	.short	0x3e55
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a45e:	f897 1028 	ldrb.w	r1, [r7, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a462:	9b03      	ldr	r3, [sp, #12]
 800a464:	69ba      	ldr	r2, [r7, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a466:	613f      	str	r7, [r7, #16]
 800a468:	1898      	adds	r0, r3, r2
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a46a:	f041 0101 	orr.w	r1, r1, #1
 800a46e:	f887 1028 	strb.w	r1, [r7, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a472:	bf2c      	ite	cs
 800a474:	2101      	movcs	r1, #1
 800a476:	2100      	movcc	r1, #0
	if( xNextExpiryTime <= xTimeNow )
 800a478:	4548      	cmp	r0, r9
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a47a:	6078      	str	r0, [r7, #4]
	if( xNextExpiryTime <= xTimeNow )
 800a47c:	f200 808e 	bhi.w	800a59c <prvTimerTask+0x1e4>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a480:	eba9 0303 	sub.w	r3, r9, r3
 800a484:	429a      	cmp	r2, r3
 800a486:	f200 8097 	bhi.w	800a5b8 <prvTimerTask+0x200>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a48a:	6a3b      	ldr	r3, [r7, #32]
 800a48c:	4638      	mov	r0, r7
 800a48e:	4798      	blx	r3
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a490:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a494:	075b      	lsls	r3, r3, #29
 800a496:	d5bf      	bpl.n	800a418 <prvTimerTask+0x60>
	if( xTimerQueue != NULL )
 800a498:	6823      	ldr	r3, [r4, #0]
 800a49a:	b183      	cbz	r3, 800a4be <prvTimerTask+0x106>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a49c:	69ba      	ldr	r2, [r7, #24]
 800a49e:	9b03      	ldr	r3, [sp, #12]
		xMessage.xMessageID = xCommandID;
 800a4a0:	f8cd 8018 	str.w	r8, [sp, #24]
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a4a4:	4413      	add	r3, r2
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a4a6:	e9cd 3707 	strd	r3, r7, [sp, #28]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a4aa:	f7ff fd73 	bl	8009f94 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	6820      	ldr	r0, [r4, #0]
 800a4b2:	461a      	mov	r2, r3
 800a4b4:	a906      	add	r1, sp, #24
 800a4b6:	f7fe facd 	bl	8008a54 <xQueueGenericSend>
							configASSERT( xResult );
 800a4ba:	2800      	cmp	r0, #0
 800a4bc:	d1ac      	bne.n	800a418 <prvTimerTask+0x60>
 800a4be:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a4c2:	f383 8811 	msr	BASEPRI, r3
 800a4c6:	f3bf 8f6f 	isb	sy
 800a4ca:	f3bf 8f4f 	dsb	sy
 800a4ce:	e7fe      	b.n	800a4ce <prvTimerTask+0x116>
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a4d0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a4d4:	9b03      	ldr	r3, [sp, #12]
 800a4d6:	61bb      	str	r3, [r7, #24]
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a4d8:	f042 0201 	orr.w	r2, r2, #1
 800a4dc:	f887 2028 	strb.w	r2, [r7, #40]	; 0x28
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	f000 809a 	beq.w	800a61a <prvTimerTask+0x262>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a4e6:	444b      	add	r3, r9
	if( xNextExpiryTime <= xTimeNow )
 800a4e8:	454b      	cmp	r3, r9
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a4ea:	607b      	str	r3, [r7, #4]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a4ec:	bf96      	itet	ls
 800a4ee:	4b56      	ldrls	r3, [pc, #344]	; (800a648 <prvTimerTask+0x290>)
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a4f0:	6830      	ldrhi	r0, [r6, #0]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a4f2:	6818      	ldrls	r0, [r3, #0]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a4f4:	613f      	str	r7, [r7, #16]
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a4f6:	1d39      	adds	r1, r7, #4
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a4f8:	f7fe f9d0 	bl	800889c <vListInsert>
 800a4fc:	e78c      	b.n	800a418 <prvTimerTask+0x60>
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a4fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a502:	f023 0301 	bic.w	r3, r3, #1
 800a506:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
					break;
 800a50a:	e785      	b.n	800a418 <prvTimerTask+0x60>
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a50c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800a510:	079a      	lsls	r2, r3, #30
 800a512:	d54d      	bpl.n	800a5b0 <prvTimerTask+0x1f8>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a514:	f023 0301 	bic.w	r3, r3, #1
 800a518:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 800a51c:	e77c      	b.n	800a418 <prvTimerTask+0x60>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a51e:	9b03      	ldr	r3, [sp, #12]
 800a520:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a524:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a526:	9b02      	ldr	r3, [sp, #8]
 800a528:	2b00      	cmp	r3, #0
 800a52a:	f6ff af75 	blt.w	800a418 <prvTimerTask+0x60>
 800a52e:	e77d      	b.n	800a42c <prvTimerTask+0x74>
	vTaskSuspendAll();
 800a530:	f7ff faea 	bl	8009b08 <vTaskSuspendAll>
	xTimeNow = xTaskGetTickCount();
 800a534:	f7ff fb00 	bl	8009b38 <xTaskGetTickCount>
	if( xTimeNow < xLastTime )
 800a538:	682a      	ldr	r2, [r5, #0]
 800a53a:	4282      	cmp	r2, r0
	xTimeNow = xTaskGetTickCount();
 800a53c:	4681      	mov	r9, r0
	if( xTimeNow < xLastTime )
 800a53e:	d808      	bhi.n	800a552 <prvTimerTask+0x19a>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a540:	4b41      	ldr	r3, [pc, #260]	; (800a648 <prvTimerTask+0x290>)
	xLastTime = xTimeNow;
 800a542:	f8c5 9000 	str.w	r9, [r5]
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a546:	681a      	ldr	r2, [r3, #0]
 800a548:	6812      	ldr	r2, [r2, #0]
 800a54a:	fab2 f282 	clz	r2, r2
 800a54e:	0952      	lsrs	r2, r2, #5
 800a550:	e752      	b.n	800a3f8 <prvTimerTask+0x40>
		prvSwitchTimerLists();
 800a552:	f7ff fee3 	bl	800a31c <prvSwitchTimerLists>
	xLastTime = xTimeNow;
 800a556:	f8c5 9000 	str.w	r9, [r5]
			( void ) xTaskResumeAll();
 800a55a:	f7ff fadd 	bl	8009b18 <xTaskResumeAll>
 800a55e:	e75b      	b.n	800a418 <prvTimerTask+0x60>
		prvSwitchTimerLists();
 800a560:	f7ff fedc 	bl	800a31c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a564:	e76f      	b.n	800a446 <prvTimerTask+0x8e>
				( void ) xTaskResumeAll();
 800a566:	f7ff fad7 	bl	8009b18 <xTaskResumeAll>
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a56a:	6832      	ldr	r2, [r6, #0]
 800a56c:	68d2      	ldr	r2, [r2, #12]
 800a56e:	f8d2 b00c 	ldr.w	fp, [r2, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a572:	f10b 0104 	add.w	r1, fp, #4
 800a576:	4608      	mov	r0, r1
 800a578:	9101      	str	r1, [sp, #4]
 800a57a:	f7fe f9a7 	bl	80088cc <uxListRemove>
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a57e:	f89b 0028 	ldrb.w	r0, [fp, #40]	; 0x28
 800a582:	9901      	ldr	r1, [sp, #4]
 800a584:	f010 0f04 	tst.w	r0, #4
 800a588:	d11c      	bne.n	800a5c4 <prvTimerTask+0x20c>
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a58a:	f020 0001 	bic.w	r0, r0, #1
 800a58e:	f88b 0028 	strb.w	r0, [fp, #40]	; 0x28
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a592:	f8db 3020 	ldr.w	r3, [fp, #32]
 800a596:	4658      	mov	r0, fp
 800a598:	4798      	blx	r3
}
 800a59a:	e73d      	b.n	800a418 <prvTimerTask+0x60>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a59c:	454b      	cmp	r3, r9
 800a59e:	d902      	bls.n	800a5a6 <prvTimerTask+0x1ee>
 800a5a0:	2900      	cmp	r1, #0
 800a5a2:	f43f af72 	beq.w	800a48a <prvTimerTask+0xd2>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a5a6:	6830      	ldr	r0, [r6, #0]
 800a5a8:	1d39      	adds	r1, r7, #4
 800a5aa:	f7fe f977 	bl	800889c <vListInsert>
	return xProcessTimerNow;
 800a5ae:	e733      	b.n	800a418 <prvTimerTask+0x60>
							vPortFree( pxTimer );
 800a5b0:	4638      	mov	r0, r7
 800a5b2:	f000 fbd1 	bl	800ad58 <vPortFree>
 800a5b6:	e72f      	b.n	800a418 <prvTimerTask+0x60>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a5b8:	4b23      	ldr	r3, [pc, #140]	; (800a648 <prvTimerTask+0x290>)
 800a5ba:	1d39      	adds	r1, r7, #4
 800a5bc:	6818      	ldr	r0, [r3, #0]
 800a5be:	f7fe f96d 	bl	800889c <vListInsert>
	return xProcessTimerNow;
 800a5c2:	e729      	b.n	800a418 <prvTimerTask+0x60>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a5c4:	f8db 0018 	ldr.w	r0, [fp, #24]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a5c8:	f8cb b010 	str.w	fp, [fp, #16]
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a5cc:	eb0a 0300 	add.w	r3, sl, r0
	if( xNextExpiryTime <= xTimeNow )
 800a5d0:	4599      	cmp	r9, r3
	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a5d2:	f8cb 3004 	str.w	r3, [fp, #4]
	if( xNextExpiryTime <= xTimeNow )
 800a5d6:	d203      	bcs.n	800a5e0 <prvTimerTask+0x228>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a5d8:	6830      	ldr	r0, [r6, #0]
 800a5da:	f7fe f95f 	bl	800889c <vListInsert>
	return xProcessTimerNow;
 800a5de:	e7d8      	b.n	800a592 <prvTimerTask+0x1da>
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5e0:	eba9 030a 	sub.w	r3, r9, sl
 800a5e4:	4298      	cmp	r0, r3
 800a5e6:	d821      	bhi.n	800a62c <prvTimerTask+0x274>
	if( xTimerQueue != NULL )
 800a5e8:	6823      	ldr	r3, [r4, #0]
 800a5ea:	b16b      	cbz	r3, 800a608 <prvTimerTask+0x250>
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a5ec:	e9cd 8a06 	strd	r8, sl, [sp, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a5f0:	f8cd b020 	str.w	fp, [sp, #32]
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a5f4:	f7ff fcce 	bl	8009f94 <xTaskGetSchedulerState>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a5f8:	2300      	movs	r3, #0
 800a5fa:	6820      	ldr	r0, [r4, #0]
 800a5fc:	461a      	mov	r2, r3
 800a5fe:	a906      	add	r1, sp, #24
 800a600:	f7fe fa28 	bl	8008a54 <xQueueGenericSend>
			configASSERT( xResult );
 800a604:	2800      	cmp	r0, #0
 800a606:	d1c4      	bne.n	800a592 <prvTimerTask+0x1da>
 800a608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a60c:	f383 8811 	msr	BASEPRI, r3
 800a610:	f3bf 8f6f 	isb	sy
 800a614:	f3bf 8f4f 	dsb	sy
 800a618:	e7fe      	b.n	800a618 <prvTimerTask+0x260>
 800a61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a61e:	f383 8811 	msr	BASEPRI, r3
 800a622:	f3bf 8f6f 	isb	sy
 800a626:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a62a:	e7fe      	b.n	800a62a <prvTimerTask+0x272>
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a62c:	4b06      	ldr	r3, [pc, #24]	; (800a648 <prvTimerTask+0x290>)
 800a62e:	6818      	ldr	r0, [r3, #0]
 800a630:	f7fe f934 	bl	800889c <vListInsert>
	return xProcessTimerNow;
 800a634:	e7ad      	b.n	800a592 <prvTimerTask+0x1da>
 800a636:	bf00      	nop
 800a638:	2000179c 	.word	0x2000179c
 800a63c:	2000186c 	.word	0x2000186c
 800a640:	200018c0 	.word	0x200018c0
 800a644:	e000ed04 	.word	0xe000ed04
 800a648:	200017a0 	.word	0x200017a0

0800a64c <xTimerCreateTimerTask>:
{
 800a64c:	b5f0      	push	{r4, r5, r6, r7, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
	{
		if( xTimerQueue == NULL )
 800a64e:	4c23      	ldr	r4, [pc, #140]	; (800a6dc <xTimerCreateTimerTask+0x90>)
{
 800a650:	b089      	sub	sp, #36	; 0x24
	taskENTER_CRITICAL();
 800a652:	f000 f95f 	bl	800a914 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 800a656:	6827      	ldr	r7, [r4, #0]
 800a658:	b337      	cbz	r7, 800a6a8 <xTimerCreateTimerTask+0x5c>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a65a:	f000 f97d 	bl	800a958 <vPortExitCritical>
	if( xTimerQueue != NULL )
 800a65e:	6823      	ldr	r3, [r4, #0]
 800a660:	b1cb      	cbz	r3, 800a696 <xTimerCreateTimerTask+0x4a>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a662:	2400      	movs	r4, #0
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a664:	aa07      	add	r2, sp, #28
 800a666:	a906      	add	r1, sp, #24
 800a668:	a805      	add	r0, sp, #20
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a66a:	e9cd 4405 	strd	r4, r4, [sp, #20]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a66e:	f7fe f8e5 	bl	800883c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a672:	e9dd 3105 	ldrd	r3, r1, [sp, #20]
 800a676:	2202      	movs	r2, #2
 800a678:	e9cd 2100 	strd	r2, r1, [sp]
 800a67c:	9302      	str	r3, [sp, #8]
 800a67e:	9a07      	ldr	r2, [sp, #28]
 800a680:	4917      	ldr	r1, [pc, #92]	; (800a6e0 <xTimerCreateTimerTask+0x94>)
 800a682:	4818      	ldr	r0, [pc, #96]	; (800a6e4 <xTimerCreateTimerTask+0x98>)
 800a684:	4623      	mov	r3, r4
 800a686:	f7ff f865 	bl	8009754 <xTaskCreateStatic>
 800a68a:	4b17      	ldr	r3, [pc, #92]	; (800a6e8 <xTimerCreateTimerTask+0x9c>)
 800a68c:	6018      	str	r0, [r3, #0]
			if( xTimerTaskHandle != NULL )
 800a68e:	b110      	cbz	r0, 800a696 <xTimerCreateTimerTask+0x4a>
}
 800a690:	2001      	movs	r0, #1
 800a692:	b009      	add	sp, #36	; 0x24
 800a694:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a69a:	f383 8811 	msr	BASEPRI, r3
 800a69e:	f3bf 8f6f 	isb	sy
 800a6a2:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
 800a6a6:	e7fe      	b.n	800a6a6 <xTimerCreateTimerTask+0x5a>
			vListInitialise( &xActiveTimerList1 );
 800a6a8:	4e10      	ldr	r6, [pc, #64]	; (800a6ec <xTimerCreateTimerTask+0xa0>)
			vListInitialise( &xActiveTimerList2 );
 800a6aa:	4d11      	ldr	r5, [pc, #68]	; (800a6f0 <xTimerCreateTimerTask+0xa4>)
			vListInitialise( &xActiveTimerList1 );
 800a6ac:	4630      	mov	r0, r6
 800a6ae:	f7fe f8d5 	bl	800885c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a6b2:	4628      	mov	r0, r5
 800a6b4:	f7fe f8d2 	bl	800885c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a6b8:	4a0e      	ldr	r2, [pc, #56]	; (800a6f4 <xTimerCreateTimerTask+0xa8>)
			pxOverflowTimerList = &xActiveTimerList2;
 800a6ba:	490f      	ldr	r1, [pc, #60]	; (800a6f8 <xTimerCreateTimerTask+0xac>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a6bc:	9700      	str	r7, [sp, #0]
 800a6be:	4b0f      	ldr	r3, [pc, #60]	; (800a6fc <xTimerCreateTimerTask+0xb0>)
			pxCurrentTimerList = &xActiveTimerList1;
 800a6c0:	6016      	str	r6, [r2, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a6c2:	600d      	str	r5, [r1, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a6c4:	4a0e      	ldr	r2, [pc, #56]	; (800a700 <xTimerCreateTimerTask+0xb4>)
 800a6c6:	2110      	movs	r1, #16
 800a6c8:	200a      	movs	r0, #10
 800a6ca:	f7fe f951 	bl	8008970 <xQueueGenericCreateStatic>
 800a6ce:	6020      	str	r0, [r4, #0]
				if( xTimerQueue != NULL )
 800a6d0:	2800      	cmp	r0, #0
 800a6d2:	d0c2      	beq.n	800a65a <xTimerCreateTimerTask+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a6d4:	490b      	ldr	r1, [pc, #44]	; (800a704 <xTimerCreateTimerTask+0xb8>)
 800a6d6:	f7fe fd2f 	bl	8009138 <vQueueAddToRegistry>
 800a6da:	e7be      	b.n	800a65a <xTimerCreateTimerTask+0xe>
 800a6dc:	200018c0 	.word	0x200018c0
 800a6e0:	0800c620 	.word	0x0800c620
 800a6e4:	0800a3b9 	.word	0x0800a3b9
 800a6e8:	200018c4 	.word	0x200018c4
 800a6ec:	20001844 	.word	0x20001844
 800a6f0:	20001858 	.word	0x20001858
 800a6f4:	2000179c 	.word	0x2000179c
 800a6f8:	200017a0 	.word	0x200017a0
 800a6fc:	20001870 	.word	0x20001870
 800a700:	200017a4 	.word	0x200017a4
 800a704:	0800c618 	.word	0x0800c618

0800a708 <xTimerCreate>:
	{
 800a708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a70c:	4607      	mov	r7, r0
 800a70e:	b085      	sub	sp, #20
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800a710:	202c      	movs	r0, #44	; 0x2c
	{
 800a712:	4688      	mov	r8, r1
 800a714:	4616      	mov	r6, r2
 800a716:	461d      	mov	r5, r3
		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of Timer_t is always a pointer to the timer's mame. */
 800a718:	f000 fa62 	bl	800abe0 <pvPortMalloc>
		if( pxNewTimer != NULL )
 800a71c:	4604      	mov	r4, r0
 800a71e:	b1e8      	cbz	r0, 800a75c <xTimerCreate+0x54>
			pxNewTimer->ucStatus = 0x00;
 800a720:	2300      	movs	r3, #0
 800a722:	f880 3028 	strb.w	r3, [r0, #40]	; 0x28
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800a726:	f1b8 0f00 	cmp.w	r8, #0
 800a72a:	d01b      	beq.n	800a764 <xTimerCreate+0x5c>
		if( xTimerQueue == NULL )
 800a72c:	f8df 909c 	ldr.w	r9, [pc, #156]	; 800a7cc <xTimerCreate+0xc4>
	taskENTER_CRITICAL();
 800a730:	f000 f8f0 	bl	800a914 <vPortEnterCritical>
		if( xTimerQueue == NULL )
 800a734:	f8d9 3000 	ldr.w	r3, [r9]
 800a738:	b1eb      	cbz	r3, 800a776 <xTimerCreate+0x6e>
	taskEXIT_CRITICAL();
 800a73a:	f000 f90d 	bl	800a958 <vPortExitCritical>
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800a73e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
		pxNewTimer->pcTimerName = pcTimerName;
 800a740:	6027      	str	r7, [r4, #0]
		pxNewTimer->pvTimerID = pvTimerID;
 800a742:	e9c4 8506 	strd	r8, r5, [r4, #24]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 800a746:	6223      	str	r3, [r4, #32]
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 800a748:	1d20      	adds	r0, r4, #4
 800a74a:	f7fe f893 	bl	8008874 <vListInitialiseItem>
		if( uxAutoReload != pdFALSE )
 800a74e:	b12e      	cbz	r6, 800a75c <xTimerCreate+0x54>
			pxNewTimer->ucStatus |= tmrSTATUS_IS_AUTORELOAD;
 800a750:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 800a754:	f043 0304 	orr.w	r3, r3, #4
 800a758:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	}
 800a75c:	4620      	mov	r0, r4
 800a75e:	b005      	add	sp, #20
 800a760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a764:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a768:	f383 8811 	msr	BASEPRI, r3
 800a76c:	f3bf 8f6f 	isb	sy
 800a770:	f3bf 8f4f 	dsb	sy
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 800a774:	e7fe      	b.n	800a774 <xTimerCreate+0x6c>
			vListInitialise( &xActiveTimerList1 );
 800a776:	f8df b058 	ldr.w	fp, [pc, #88]	; 800a7d0 <xTimerCreate+0xc8>
			vListInitialise( &xActiveTimerList2 );
 800a77a:	f8df a058 	ldr.w	sl, [pc, #88]	; 800a7d4 <xTimerCreate+0xcc>
 800a77e:	9303      	str	r3, [sp, #12]
			vListInitialise( &xActiveTimerList1 );
 800a780:	4658      	mov	r0, fp
 800a782:	f7fe f86b 	bl	800885c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a786:	4650      	mov	r0, sl
 800a788:	f7fe f868 	bl	800885c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a78c:	4a0a      	ldr	r2, [pc, #40]	; (800a7b8 <xTimerCreate+0xb0>)
			pxOverflowTimerList = &xActiveTimerList2;
 800a78e:	490b      	ldr	r1, [pc, #44]	; (800a7bc <xTimerCreate+0xb4>)
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a790:	9b03      	ldr	r3, [sp, #12]
 800a792:	9300      	str	r3, [sp, #0]
 800a794:	200a      	movs	r0, #10
			pxCurrentTimerList = &xActiveTimerList1;
 800a796:	f8c2 b000 	str.w	fp, [r2]
			pxOverflowTimerList = &xActiveTimerList2;
 800a79a:	f8c1 a000 	str.w	sl, [r1]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a79e:	4b08      	ldr	r3, [pc, #32]	; (800a7c0 <xTimerCreate+0xb8>)
 800a7a0:	4a08      	ldr	r2, [pc, #32]	; (800a7c4 <xTimerCreate+0xbc>)
 800a7a2:	2110      	movs	r1, #16
 800a7a4:	f7fe f8e4 	bl	8008970 <xQueueGenericCreateStatic>
 800a7a8:	f8c9 0000 	str.w	r0, [r9]
				if( xTimerQueue != NULL )
 800a7ac:	2800      	cmp	r0, #0
 800a7ae:	d0c4      	beq.n	800a73a <xTimerCreate+0x32>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a7b0:	4905      	ldr	r1, [pc, #20]	; (800a7c8 <xTimerCreate+0xc0>)
 800a7b2:	f7fe fcc1 	bl	8009138 <vQueueAddToRegistry>
 800a7b6:	e7c0      	b.n	800a73a <xTimerCreate+0x32>
 800a7b8:	2000179c 	.word	0x2000179c
 800a7bc:	200017a0 	.word	0x200017a0
 800a7c0:	20001870 	.word	0x20001870
 800a7c4:	200017a4 	.word	0x200017a4
 800a7c8:	0800c618 	.word	0x0800c618
 800a7cc:	200018c0 	.word	0x200018c0
 800a7d0:	20001844 	.word	0x20001844
 800a7d4:	20001858 	.word	0x20001858

0800a7d8 <xTimerGenericCommand>:
	configASSERT( xTimer );
 800a7d8:	b1b0      	cbz	r0, 800a808 <xTimerGenericCommand+0x30>
{
 800a7da:	b570      	push	{r4, r5, r6, lr}
	if( xTimerQueue != NULL )
 800a7dc:	4d16      	ldr	r5, [pc, #88]	; (800a838 <xTimerGenericCommand+0x60>)
 800a7de:	4604      	mov	r4, r0
 800a7e0:	6828      	ldr	r0, [r5, #0]
{
 800a7e2:	b084      	sub	sp, #16
	if( xTimerQueue != NULL )
 800a7e4:	b170      	cbz	r0, 800a804 <xTimerGenericCommand+0x2c>
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a7e6:	2905      	cmp	r1, #5
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a7e8:	e9cd 1200 	strd	r1, r2, [sp]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a7ec:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a7ee:	dc14      	bgt.n	800a81a <xTimerGenericCommand+0x42>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a7f0:	f7ff fbd0 	bl	8009f94 <xTaskGetSchedulerState>
 800a7f4:	2802      	cmp	r0, #2
 800a7f6:	d017      	beq.n	800a828 <xTimerGenericCommand+0x50>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a7f8:	2300      	movs	r3, #0
 800a7fa:	6828      	ldr	r0, [r5, #0]
 800a7fc:	461a      	mov	r2, r3
 800a7fe:	4669      	mov	r1, sp
 800a800:	f7fe f928 	bl	8008a54 <xQueueGenericSend>
}
 800a804:	b004      	add	sp, #16
 800a806:	bd70      	pop	{r4, r5, r6, pc}
 800a808:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a80c:	f383 8811 	msr	BASEPRI, r3
 800a810:	f3bf 8f6f 	isb	sy
 800a814:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
 800a818:	e7fe      	b.n	800a818 <xTimerGenericCommand+0x40>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a81a:	461a      	mov	r2, r3
 800a81c:	4669      	mov	r1, sp
 800a81e:	2300      	movs	r3, #0
 800a820:	f7fe fa9e 	bl	8008d60 <xQueueGenericSendFromISR>
}
 800a824:	b004      	add	sp, #16
 800a826:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a828:	6828      	ldr	r0, [r5, #0]
 800a82a:	9a08      	ldr	r2, [sp, #32]
 800a82c:	2300      	movs	r3, #0
 800a82e:	4669      	mov	r1, sp
 800a830:	f7fe f910 	bl	8008a54 <xQueueGenericSend>
 800a834:	e7e6      	b.n	800a804 <xTimerGenericCommand+0x2c>
 800a836:	bf00      	nop
 800a838:	200018c0 	.word	0x200018c0

0800a83c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a83c:	4808      	ldr	r0, [pc, #32]	; (800a860 <prvPortStartFirstTask+0x24>)
 800a83e:	6800      	ldr	r0, [r0, #0]
 800a840:	6800      	ldr	r0, [r0, #0]
 800a842:	f380 8808 	msr	MSP, r0
 800a846:	f04f 0000 	mov.w	r0, #0
 800a84a:	f380 8814 	msr	CONTROL, r0
 800a84e:	b662      	cpsie	i
 800a850:	b661      	cpsie	f
 800a852:	f3bf 8f4f 	dsb	sy
 800a856:	f3bf 8f6f 	isb	sy
 800a85a:	df00      	svc	0
 800a85c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a85e:	0000      	.short	0x0000
 800a860:	e000ed08 	.word	0xe000ed08

0800a864 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a864:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800a874 <vPortEnableVFP+0x10>
 800a868:	6801      	ldr	r1, [r0, #0]
 800a86a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800a86e:	6001      	str	r1, [r0, #0]
 800a870:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a872:	0000      	.short	0x0000
 800a874:	e000ed88 	.word	0xe000ed88

0800a878 <prvTaskExitError>:
	configASSERT( uxCriticalNesting == ~0UL );
 800a878:	4b0e      	ldr	r3, [pc, #56]	; (800a8b4 <prvTaskExitError+0x3c>)
 800a87a:	681b      	ldr	r3, [r3, #0]
{
 800a87c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
 800a87e:	2200      	movs	r2, #0
	configASSERT( uxCriticalNesting == ~0UL );
 800a880:	3301      	adds	r3, #1
volatile uint32_t ulDummy = 0;
 800a882:	9201      	str	r2, [sp, #4]
	configASSERT( uxCriticalNesting == ~0UL );
 800a884:	d008      	beq.n	800a898 <prvTaskExitError+0x20>
 800a886:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a88a:	f383 8811 	msr	BASEPRI, r3
 800a88e:	f3bf 8f6f 	isb	sy
 800a892:	f3bf 8f4f 	dsb	sy
 800a896:	e7fe      	b.n	800a896 <prvTaskExitError+0x1e>
 800a898:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a89c:	f383 8811 	msr	BASEPRI, r3
 800a8a0:	f3bf 8f6f 	isb	sy
 800a8a4:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 800a8a8:	9b01      	ldr	r3, [sp, #4]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d0fc      	beq.n	800a8a8 <prvTaskExitError+0x30>
}
 800a8ae:	b002      	add	sp, #8
 800a8b0:	4770      	bx	lr
 800a8b2:	bf00      	nop
 800a8b4:	20000038 	.word	0x20000038

0800a8b8 <pxPortInitialiseStack>:
{
 800a8b8:	b430      	push	{r4, r5}
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a8ba:	f021 0101 	bic.w	r1, r1, #1
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a8be:	4c09      	ldr	r4, [pc, #36]	; (800a8e4 <pxPortInitialiseStack+0x2c>)
 800a8c0:	f840 4c0c 	str.w	r4, [r0, #-12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a8c4:	f04f 7580 	mov.w	r5, #16777216	; 0x1000000
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a8c8:	f06f 0302 	mvn.w	r3, #2
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a8cc:	f840 5c04 	str.w	r5, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a8d0:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a8d4:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a8d8:	f840 3c24 	str.w	r3, [r0, #-36]
}
 800a8dc:	bc30      	pop	{r4, r5}
 800a8de:	3844      	subs	r0, #68	; 0x44
 800a8e0:	4770      	bx	lr
 800a8e2:	bf00      	nop
 800a8e4:	0800a879 	.word	0x0800a879
	...

0800a8f0 <SVC_Handler>:
	__asm volatile (
 800a8f0:	4b07      	ldr	r3, [pc, #28]	; (800a910 <pxCurrentTCBConst2>)
 800a8f2:	6819      	ldr	r1, [r3, #0]
 800a8f4:	6808      	ldr	r0, [r1, #0]
 800a8f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8fa:	f380 8809 	msr	PSP, r0
 800a8fe:	f3bf 8f6f 	isb	sy
 800a902:	f04f 0000 	mov.w	r0, #0
 800a906:	f380 8811 	msr	BASEPRI, r0
 800a90a:	4770      	bx	lr
 800a90c:	f3af 8000 	nop.w

0800a910 <pxCurrentTCBConst2>:
 800a910:	2000129c 	.word	0x2000129c

0800a914 <vPortEnterCritical>:
 800a914:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a918:	f383 8811 	msr	BASEPRI, r3
 800a91c:	f3bf 8f6f 	isb	sy
 800a920:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
 800a924:	4a0a      	ldr	r2, [pc, #40]	; (800a950 <vPortEnterCritical+0x3c>)
 800a926:	6813      	ldr	r3, [r2, #0]
 800a928:	3301      	adds	r3, #1
	if( uxCriticalNesting == 1 )
 800a92a:	2b01      	cmp	r3, #1
	uxCriticalNesting++;
 800a92c:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
 800a92e:	d000      	beq.n	800a932 <vPortEnterCritical+0x1e>
}
 800a930:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a932:	4b08      	ldr	r3, [pc, #32]	; (800a954 <vPortEnterCritical+0x40>)
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a93a:	d0f9      	beq.n	800a930 <vPortEnterCritical+0x1c>
 800a93c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a940:	f383 8811 	msr	BASEPRI, r3
 800a944:	f3bf 8f6f 	isb	sy
 800a948:	f3bf 8f4f 	dsb	sy
 800a94c:	e7fe      	b.n	800a94c <vPortEnterCritical+0x38>
 800a94e:	bf00      	nop
 800a950:	20000038 	.word	0x20000038
 800a954:	e000ed04 	.word	0xe000ed04

0800a958 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
 800a958:	4a08      	ldr	r2, [pc, #32]	; (800a97c <vPortExitCritical+0x24>)
 800a95a:	6813      	ldr	r3, [r2, #0]
 800a95c:	b943      	cbnz	r3, 800a970 <vPortExitCritical+0x18>
 800a95e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a962:	f383 8811 	msr	BASEPRI, r3
 800a966:	f3bf 8f6f 	isb	sy
 800a96a:	f3bf 8f4f 	dsb	sy
 800a96e:	e7fe      	b.n	800a96e <vPortExitCritical+0x16>
	uxCriticalNesting--;
 800a970:	3b01      	subs	r3, #1
 800a972:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a974:	b90b      	cbnz	r3, 800a97a <vPortExitCritical+0x22>
	__asm volatile
 800a976:	f383 8811 	msr	BASEPRI, r3
}
 800a97a:	4770      	bx	lr
 800a97c:	20000038 	.word	0x20000038

0800a980 <PendSV_Handler>:
	__asm volatile
 800a980:	f3ef 8009 	mrs	r0, PSP
 800a984:	f3bf 8f6f 	isb	sy
 800a988:	4b15      	ldr	r3, [pc, #84]	; (800a9e0 <pxCurrentTCBConst>)
 800a98a:	681a      	ldr	r2, [r3, #0]
 800a98c:	f01e 0f10 	tst.w	lr, #16
 800a990:	bf08      	it	eq
 800a992:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a996:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a99a:	6010      	str	r0, [r2, #0]
 800a99c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a9a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800a9a4:	f380 8811 	msr	BASEPRI, r0
 800a9a8:	f3bf 8f4f 	dsb	sy
 800a9ac:	f3bf 8f6f 	isb	sy
 800a9b0:	f7ff f8d8 	bl	8009b64 <vTaskSwitchContext>
 800a9b4:	f04f 0000 	mov.w	r0, #0
 800a9b8:	f380 8811 	msr	BASEPRI, r0
 800a9bc:	bc09      	pop	{r0, r3}
 800a9be:	6819      	ldr	r1, [r3, #0]
 800a9c0:	6808      	ldr	r0, [r1, #0]
 800a9c2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9c6:	f01e 0f10 	tst.w	lr, #16
 800a9ca:	bf08      	it	eq
 800a9cc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a9d0:	f380 8809 	msr	PSP, r0
 800a9d4:	f3bf 8f6f 	isb	sy
 800a9d8:	4770      	bx	lr
 800a9da:	bf00      	nop
 800a9dc:	f3af 8000 	nop.w

0800a9e0 <pxCurrentTCBConst>:
 800a9e0:	2000129c 	.word	0x2000129c

0800a9e4 <xPortSysTickHandler>:
{
 800a9e4:	b508      	push	{r3, lr}
	__asm volatile
 800a9e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9ea:	f383 8811 	msr	BASEPRI, r3
 800a9ee:	f3bf 8f6f 	isb	sy
 800a9f2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
 800a9f6:	f7ff f8a5 	bl	8009b44 <xTaskIncrementTick>
 800a9fa:	b118      	cbz	r0, 800aa04 <xPortSysTickHandler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a9fc:	4b03      	ldr	r3, [pc, #12]	; (800aa0c <xPortSysTickHandler+0x28>)
 800a9fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800aa02:	601a      	str	r2, [r3, #0]
	__asm volatile
 800aa04:	2300      	movs	r3, #0
 800aa06:	f383 8811 	msr	BASEPRI, r3
}
 800aa0a:	bd08      	pop	{r3, pc}
 800aa0c:	e000ed04 	.word	0xe000ed04

0800aa10 <vPortSetupTimerInterrupt>:
{
 800aa10:	b430      	push	{r4, r5}
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aa12:	4a09      	ldr	r2, [pc, #36]	; (800aa38 <vPortSetupTimerInterrupt+0x28>)
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aa14:	4d09      	ldr	r5, [pc, #36]	; (800aa3c <vPortSetupTimerInterrupt+0x2c>)
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aa16:	4b0a      	ldr	r3, [pc, #40]	; (800aa40 <vPortSetupTimerInterrupt+0x30>)
 800aa18:	4c0a      	ldr	r4, [pc, #40]	; (800aa44 <vPortSetupTimerInterrupt+0x34>)
 800aa1a:	480b      	ldr	r0, [pc, #44]	; (800aa48 <vPortSetupTimerInterrupt+0x38>)
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800aa1c:	2100      	movs	r1, #0
 800aa1e:	6011      	str	r1, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800aa20:	6029      	str	r1, [r5, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	fba4 1303 	umull	r1, r3, r4, r3
 800aa28:	099b      	lsrs	r3, r3, #6
 800aa2a:	3b01      	subs	r3, #1
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aa2c:	2107      	movs	r1, #7
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800aa2e:	6003      	str	r3, [r0, #0]
}
 800aa30:	bc30      	pop	{r4, r5}
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800aa32:	6011      	str	r1, [r2, #0]
}
 800aa34:	4770      	bx	lr
 800aa36:	bf00      	nop
 800aa38:	e000e010 	.word	0xe000e010
 800aa3c:	e000e018 	.word	0xe000e018
 800aa40:	20000030 	.word	0x20000030
 800aa44:	10624dd3 	.word	0x10624dd3
 800aa48:	e000e014 	.word	0xe000e014

0800aa4c <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aa4c:	4b44      	ldr	r3, [pc, #272]	; (800ab60 <xPortStartScheduler+0x114>)
 800aa4e:	4a45      	ldr	r2, [pc, #276]	; (800ab64 <xPortStartScheduler+0x118>)
 800aa50:	6819      	ldr	r1, [r3, #0]
 800aa52:	4291      	cmp	r1, r2
 800aa54:	d040      	beq.n	800aad8 <xPortStartScheduler+0x8c>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aa56:	681a      	ldr	r2, [r3, #0]
 800aa58:	4b43      	ldr	r3, [pc, #268]	; (800ab68 <xPortStartScheduler+0x11c>)
 800aa5a:	429a      	cmp	r2, r3
 800aa5c:	d033      	beq.n	800aac6 <xPortStartScheduler+0x7a>
{
 800aa5e:	b530      	push	{r4, r5, lr}
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa60:	4b42      	ldr	r3, [pc, #264]	; (800ab6c <xPortStartScheduler+0x120>)
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa62:	4c43      	ldr	r4, [pc, #268]	; (800ab70 <xPortStartScheduler+0x124>)
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa64:	781a      	ldrb	r2, [r3, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa66:	4943      	ldr	r1, [pc, #268]	; (800ab74 <xPortStartScheduler+0x128>)
{
 800aa68:	b085      	sub	sp, #20
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa6a:	b2d2      	uxtb	r2, r2
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aa6c:	20ff      	movs	r0, #255	; 0xff
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aa6e:	9202      	str	r2, [sp, #8]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aa70:	7018      	strb	r0, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aa72:	781b      	ldrb	r3, [r3, #0]
 800aa74:	b2db      	uxtb	r3, r3
 800aa76:	f88d 3007 	strb.w	r3, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa7a:	f89d 3007 	ldrb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa7e:	f89d 2007 	ldrb.w	r2, [sp, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa82:	f003 0350 	and.w	r3, r3, #80	; 0x50
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa86:	2007      	movs	r0, #7
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aa88:	7023      	strb	r3, [r4, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa8a:	0614      	lsls	r4, r2, #24
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aa8c:	6008      	str	r0, [r1, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aa8e:	bf48      	it	mi
 800aa90:	2206      	movmi	r2, #6
 800aa92:	d50f      	bpl.n	800aab4 <xPortStartScheduler+0x68>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aa94:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800aa98:	005b      	lsls	r3, r3, #1
 800aa9a:	b2db      	uxtb	r3, r3
 800aa9c:	f88d 3007 	strb.w	r3, [sp, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aaa0:	f89d 0007 	ldrb.w	r0, [sp, #7]
 800aaa4:	0600      	lsls	r0, r0, #24
 800aaa6:	4613      	mov	r3, r2
 800aaa8:	f102 32ff 	add.w	r2, r2, #4294967295
 800aaac:	d4f2      	bmi.n	800aa94 <xPortStartScheduler+0x48>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800aaae:	2b03      	cmp	r3, #3
 800aab0:	d01b      	beq.n	800aaea <xPortStartScheduler+0x9e>
 800aab2:	600b      	str	r3, [r1, #0]
	__asm volatile
 800aab4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aab8:	f383 8811 	msr	BASEPRI, r3
 800aabc:	f3bf 8f6f 	isb	sy
 800aac0:	f3bf 8f4f 	dsb	sy
 800aac4:	e7fe      	b.n	800aac4 <xPortStartScheduler+0x78>
 800aac6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aaca:	f383 8811 	msr	BASEPRI, r3
 800aace:	f3bf 8f6f 	isb	sy
 800aad2:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aad6:	e7fe      	b.n	800aad6 <xPortStartScheduler+0x8a>
 800aad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aadc:	f383 8811 	msr	BASEPRI, r3
 800aae0:	f3bf 8f6f 	isb	sy
 800aae4:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aae8:	e7fe      	b.n	800aae8 <xPortStartScheduler+0x9c>
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aaea:	9a02      	ldr	r2, [sp, #8]
 800aaec:	481f      	ldr	r0, [pc, #124]	; (800ab6c <xPortStartScheduler+0x120>)
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aaee:	4b22      	ldr	r3, [pc, #136]	; (800ab78 <xPortStartScheduler+0x12c>)
	uxCriticalNesting = 0;
 800aaf0:	4c22      	ldr	r4, [pc, #136]	; (800ab7c <xPortStartScheduler+0x130>)
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aaf2:	b2d2      	uxtb	r2, r2
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800aaf4:	f44f 7540 	mov.w	r5, #768	; 0x300
 800aaf8:	600d      	str	r5, [r1, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800aafa:	7002      	strb	r2, [r0, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800aafc:	681a      	ldr	r2, [r3, #0]
 800aafe:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
 800ab02:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ab04:	681a      	ldr	r2, [r3, #0]
 800ab06:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
 800ab0a:	601a      	str	r2, [r3, #0]
	uxCriticalNesting = 0;
 800ab0c:	2500      	movs	r5, #0
	vPortSetupTimerInterrupt();
 800ab0e:	f7ff ff7f 	bl	800aa10 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
 800ab12:	6025      	str	r5, [r4, #0]
	vPortEnableVFP();
 800ab14:	f7ff fea6 	bl	800a864 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ab18:	4a19      	ldr	r2, [pc, #100]	; (800ab80 <xPortStartScheduler+0x134>)
 800ab1a:	6813      	ldr	r3, [r2, #0]
 800ab1c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800ab20:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
 800ab22:	f7ff fe8b 	bl	800a83c <prvPortStartFirstTask>
	vTaskSwitchContext();
 800ab26:	f7ff f81d 	bl	8009b64 <vTaskSwitchContext>
	configASSERT( uxCriticalNesting == ~0UL );
 800ab2a:	6823      	ldr	r3, [r4, #0]
volatile uint32_t ulDummy = 0;
 800ab2c:	9503      	str	r5, [sp, #12]
	configASSERT( uxCriticalNesting == ~0UL );
 800ab2e:	3301      	adds	r3, #1
 800ab30:	d008      	beq.n	800ab44 <xPortStartScheduler+0xf8>
 800ab32:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab36:	f383 8811 	msr	BASEPRI, r3
 800ab3a:	f3bf 8f6f 	isb	sy
 800ab3e:	f3bf 8f4f 	dsb	sy
 800ab42:	e7fe      	b.n	800ab42 <xPortStartScheduler+0xf6>
 800ab44:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab48:	f383 8811 	msr	BASEPRI, r3
 800ab4c:	f3bf 8f6f 	isb	sy
 800ab50:	f3bf 8f4f 	dsb	sy
	while( ulDummy == 0 )
 800ab54:	9b03      	ldr	r3, [sp, #12]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d0fc      	beq.n	800ab54 <xPortStartScheduler+0x108>
}
 800ab5a:	2000      	movs	r0, #0
 800ab5c:	b005      	add	sp, #20
 800ab5e:	bd30      	pop	{r4, r5, pc}
 800ab60:	e000ed00 	.word	0xe000ed00
 800ab64:	410fc271 	.word	0x410fc271
 800ab68:	410fc270 	.word	0x410fc270
 800ab6c:	e000e400 	.word	0xe000e400
 800ab70:	200018c8 	.word	0x200018c8
 800ab74:	200018cc 	.word	0x200018cc
 800ab78:	e000ed20 	.word	0xe000ed20
 800ab7c:	20000038 	.word	0x20000038
 800ab80:	e000ef34 	.word	0xe000ef34

0800ab84 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ab84:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ab88:	2b0f      	cmp	r3, #15
 800ab8a:	d90e      	bls.n	800abaa <vPortValidateInterruptPriority+0x26>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ab8c:	4910      	ldr	r1, [pc, #64]	; (800abd0 <vPortValidateInterruptPriority+0x4c>)
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ab8e:	4a11      	ldr	r2, [pc, #68]	; (800abd4 <vPortValidateInterruptPriority+0x50>)
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ab90:	5c5b      	ldrb	r3, [r3, r1]
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ab92:	7812      	ldrb	r2, [r2, #0]
 800ab94:	429a      	cmp	r2, r3
 800ab96:	d908      	bls.n	800abaa <vPortValidateInterruptPriority+0x26>
 800ab98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ab9c:	f383 8811 	msr	BASEPRI, r3
 800aba0:	f3bf 8f6f 	isb	sy
 800aba4:	f3bf 8f4f 	dsb	sy
 800aba8:	e7fe      	b.n	800aba8 <vPortValidateInterruptPriority+0x24>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800abaa:	4b0b      	ldr	r3, [pc, #44]	; (800abd8 <vPortValidateInterruptPriority+0x54>)
 800abac:	4a0b      	ldr	r2, [pc, #44]	; (800abdc <vPortValidateInterruptPriority+0x58>)
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	6812      	ldr	r2, [r2, #0]
 800abb2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800abb6:	4293      	cmp	r3, r2
 800abb8:	d908      	bls.n	800abcc <vPortValidateInterruptPriority+0x48>
 800abba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800abbe:	f383 8811 	msr	BASEPRI, r3
 800abc2:	f3bf 8f6f 	isb	sy
 800abc6:	f3bf 8f4f 	dsb	sy
 800abca:	e7fe      	b.n	800abca <vPortValidateInterruptPriority+0x46>
	}
 800abcc:	4770      	bx	lr
 800abce:	bf00      	nop
 800abd0:	e000e3f0 	.word	0xe000e3f0
 800abd4:	200018c8 	.word	0x200018c8
 800abd8:	e000ed0c 	.word	0xe000ed0c
 800abdc:	200018cc 	.word	0x200018cc

0800abe0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800abe0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abe4:	4606      	mov	r6, r0
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;

	vTaskSuspendAll();
 800abe6:	f7fe ff8f 	bl	8009b08 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800abea:	4854      	ldr	r0, [pc, #336]	; (800ad3c <pvPortMalloc+0x15c>)
 800abec:	6803      	ldr	r3, [r0, #0]
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d03c      	beq.n	800ac6c <pvPortMalloc+0x8c>
 800abf2:	4a53      	ldr	r2, [pc, #332]	; (800ad40 <pvPortMalloc+0x160>)
 800abf4:	6815      	ldr	r5, [r2, #0]

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800abf6:	422e      	tst	r6, r5
 800abf8:	d130      	bne.n	800ac5c <pvPortMalloc+0x7c>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800abfa:	b37e      	cbz	r6, 800ac5c <pvPortMalloc+0x7c>
			{
				xWantedSize += xHeapStructSize;
 800abfc:	f106 0408 	add.w	r4, r6, #8

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ac00:	0776      	lsls	r6, r6, #29
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ac02:	bf1c      	itt	ne
 800ac04:	f024 0407 	bicne.w	r4, r4, #7
 800ac08:	3408      	addne	r4, #8
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ac0a:	b33c      	cbz	r4, 800ac5c <pvPortMalloc+0x7c>
 800ac0c:	f8df c13c 	ldr.w	ip, [pc, #316]	; 800ad4c <pvPortMalloc+0x16c>
 800ac10:	f8dc 7000 	ldr.w	r7, [ip]
 800ac14:	42a7      	cmp	r7, r4
 800ac16:	d321      	bcc.n	800ac5c <pvPortMalloc+0x7c>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
 800ac18:	4a4a      	ldr	r2, [pc, #296]	; (800ad44 <pvPortMalloc+0x164>)
 800ac1a:	6811      	ldr	r1, [r2, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ac1c:	e003      	b.n	800ac26 <pvPortMalloc+0x46>
 800ac1e:	680e      	ldr	r6, [r1, #0]
 800ac20:	b126      	cbz	r6, 800ac2c <pvPortMalloc+0x4c>
 800ac22:	460a      	mov	r2, r1
 800ac24:	4631      	mov	r1, r6
 800ac26:	6848      	ldr	r0, [r1, #4]
 800ac28:	42a0      	cmp	r0, r4
 800ac2a:	d3f8      	bcc.n	800ac1e <pvPortMalloc+0x3e>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800ac2c:	4299      	cmp	r1, r3
 800ac2e:	d015      	beq.n	800ac5c <pvPortMalloc+0x7c>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800ac30:	460e      	mov	r6, r1
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ac32:	eba0 0e04 	sub.w	lr, r0, r4
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800ac36:	f856 8b08 	ldr.w	r8, [r6], #8
 800ac3a:	f8c2 8000 	str.w	r8, [r2]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800ac3e:	f1be 0f10 	cmp.w	lr, #16
 800ac42:	d950      	bls.n	800ace6 <pvPortMalloc+0x106>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800ac44:	190a      	adds	r2, r1, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ac46:	0750      	lsls	r0, r2, #29
 800ac48:	d034      	beq.n	800acb4 <pvPortMalloc+0xd4>
 800ac4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac4e:	f383 8811 	msr	BASEPRI, r3
 800ac52:	f3bf 8f6f 	isb	sy
 800ac56:	f3bf 8f4f 	dsb	sy
 800ac5a:	e7fe      	b.n	800ac5a <pvPortMalloc+0x7a>
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800ac5c:	f7fe ff5c 	bl	8009b18 <xTaskResumeAll>
	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800ac60:	2600      	movs	r6, #0
 800ac62:	f7f7 f9c1 	bl	8001fe8 <vApplicationMallocFailedHook>
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
	return pvReturn;
}
 800ac66:	4630      	mov	r0, r6
 800ac68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800ac6c:	4b36      	ldr	r3, [pc, #216]	; (800ad48 <pvPortMalloc+0x168>)

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ac6e:	4c35      	ldr	r4, [pc, #212]	; (800ad44 <pvPortMalloc+0x164>)
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ac70:	4d36      	ldr	r5, [pc, #216]	; (800ad4c <pvPortMalloc+0x16c>)
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ac72:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800ad50 <pvPortMalloc+0x170>
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ac76:	075f      	lsls	r7, r3, #29
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800ac78:	bf14      	ite	ne
 800ac7a:	1dda      	addne	r2, r3, #7
	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800ac7c:	461a      	moveq	r2, r3
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ac7e:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
	uxAddress -= xHeapStructSize;
 800ac82:	f1a3 0308 	sub.w	r3, r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ac86:	f023 0307 	bic.w	r3, r3, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800ac8a:	bf18      	it	ne
 800ac8c:	f022 0207 	bicne.w	r2, r2, #7
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800ac90:	6022      	str	r2, [r4, #0]
 800ac92:	4611      	mov	r1, r2

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ac94:	4f2a      	ldr	r7, [pc, #168]	; (800ad40 <pvPortMalloc+0x160>)
	pxEnd = ( void * ) uxAddress;
 800ac96:	6003      	str	r3, [r0, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800ac98:	1a9a      	subs	r2, r3, r2
	xStart.xBlockSize = ( size_t ) 0;
 800ac9a:	2000      	movs	r0, #0
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ac9c:	602a      	str	r2, [r5, #0]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ac9e:	f04f 4500 	mov.w	r5, #2147483648	; 0x80000000
	xStart.xBlockSize = ( size_t ) 0;
 800aca2:	6060      	str	r0, [r4, #4]
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aca4:	f8cc 2000 	str.w	r2, [ip]
	pxEnd->pxNextFreeBlock = NULL;
 800aca8:	e9c3 0000 	strd	r0, r0, [r3]
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800acac:	603d      	str	r5, [r7, #0]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800acae:	e9c1 3200 	strd	r3, r2, [r1]
}
 800acb2:	e7a0      	b.n	800abf6 <pvPortMalloc+0x16>
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800acb4:	4823      	ldr	r0, [pc, #140]	; (800ad44 <pvPortMalloc+0x164>)
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800acb6:	f8c2 e004 	str.w	lr, [r2, #4]
						pxBlock->xBlockSize = xWantedSize;
 800acba:	604c      	str	r4, [r1, #4]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800acbc:	4686      	mov	lr, r0
 800acbe:	6800      	ldr	r0, [r0, #0]
 800acc0:	4282      	cmp	r2, r0
 800acc2:	d8fb      	bhi.n	800acbc <pvPortMalloc+0xdc>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800acc4:	f8de 4004 	ldr.w	r4, [lr, #4]
 800acc8:	eb0e 0804 	add.w	r8, lr, r4
 800accc:	4542      	cmp	r2, r8
 800acce:	d027      	beq.n	800ad20 <pvPortMalloc+0x140>
 800acd0:	6854      	ldr	r4, [r2, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800acd2:	eb02 0804 	add.w	r8, r2, r4
 800acd6:	4540      	cmp	r0, r8
 800acd8:	d028      	beq.n	800ad2c <pvPortMalloc+0x14c>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800acda:	6010      	str	r0, [r2, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800acdc:	4596      	cmp	lr, r2
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800acde:	6848      	ldr	r0, [r1, #4]
 800ace0:	bf18      	it	ne
 800ace2:	f8ce 2000 	strne.w	r2, [lr]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800ace6:	4c1a      	ldr	r4, [pc, #104]	; (800ad50 <pvPortMalloc+0x170>)
 800ace8:	6822      	ldr	r2, [r4, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800acea:	1a3f      	subs	r7, r7, r0
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800acec:	4297      	cmp	r7, r2
					xNumberOfSuccessfulAllocations++;
 800acee:	4a19      	ldr	r2, [pc, #100]	; (800ad54 <pvPortMalloc+0x174>)
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800acf0:	bf38      	it	cc
 800acf2:	6027      	strcc	r7, [r4, #0]
					xNumberOfSuccessfulAllocations++;
 800acf4:	6813      	ldr	r3, [r2, #0]
					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800acf6:	f8cc 7000 	str.w	r7, [ip]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800acfa:	4328      	orrs	r0, r5
					pxBlock->pxNextFreeBlock = NULL;
 800acfc:	2400      	movs	r4, #0
					xNumberOfSuccessfulAllocations++;
 800acfe:	3301      	adds	r3, #1
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800ad00:	6048      	str	r0, [r1, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800ad02:	600c      	str	r4, [r1, #0]
					xNumberOfSuccessfulAllocations++;
 800ad04:	6013      	str	r3, [r2, #0]
	( void ) xTaskResumeAll();
 800ad06:	f7fe ff07 	bl	8009b18 <xTaskResumeAll>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800ad0a:	0773      	lsls	r3, r6, #29
 800ad0c:	d0ab      	beq.n	800ac66 <pvPortMalloc+0x86>
 800ad0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad12:	f383 8811 	msr	BASEPRI, r3
 800ad16:	f3bf 8f6f 	isb	sy
 800ad1a:	f3bf 8f4f 	dsb	sy
 800ad1e:	e7fe      	b.n	800ad1e <pvPortMalloc+0x13e>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ad20:	6852      	ldr	r2, [r2, #4]
 800ad22:	4414      	add	r4, r2
 800ad24:	f8ce 4004 	str.w	r4, [lr, #4]
		pxBlockToInsert = pxIterator;
 800ad28:	4672      	mov	r2, lr
 800ad2a:	e7d2      	b.n	800acd2 <pvPortMalloc+0xf2>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ad2c:	4298      	cmp	r0, r3
 800ad2e:	d0d4      	beq.n	800acda <pvPortMalloc+0xfa>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ad30:	e9d0 0300 	ldrd	r0, r3, [r0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ad34:	441c      	add	r4, r3
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ad36:	6010      	str	r0, [r2, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ad38:	6054      	str	r4, [r2, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ad3a:	e7cf      	b.n	800acdc <pvPortMalloc+0xfc>
 800ad3c:	200018d0 	.word	0x200018d0
 800ad40:	200098d4 	.word	0x200098d4
 800ad44:	200098e8 	.word	0x200098e8
 800ad48:	200018d4 	.word	0x200018d4
 800ad4c:	200098d8 	.word	0x200098d8
 800ad50:	200098dc 	.word	0x200098dc
 800ad54:	200098e0 	.word	0x200098e0

0800ad58 <vPortFree>:
	if( pv != NULL )
 800ad58:	b1e0      	cbz	r0, 800ad94 <vPortFree+0x3c>
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ad5a:	4a29      	ldr	r2, [pc, #164]	; (800ae00 <vPortFree+0xa8>)
{
 800ad5c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ad5e:	6812      	ldr	r2, [r2, #0]
 800ad60:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800ad64:	4213      	tst	r3, r2
 800ad66:	4604      	mov	r4, r0
 800ad68:	d00b      	beq.n	800ad82 <vPortFree+0x2a>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800ad6a:	f850 1c08 	ldr.w	r1, [r0, #-8]
 800ad6e:	b191      	cbz	r1, 800ad96 <vPortFree+0x3e>
 800ad70:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad74:	f383 8811 	msr	BASEPRI, r3
 800ad78:	f3bf 8f6f 	isb	sy
 800ad7c:	f3bf 8f4f 	dsb	sy
 800ad80:	e7fe      	b.n	800ad80 <vPortFree+0x28>
 800ad82:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad86:	f383 8811 	msr	BASEPRI, r3
 800ad8a:	f3bf 8f6f 	isb	sy
 800ad8e:	f3bf 8f4f 	dsb	sy
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800ad92:	e7fe      	b.n	800ad92 <vPortFree+0x3a>
 800ad94:	4770      	bx	lr
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800ad96:	ea23 0302 	bic.w	r3, r3, r2
 800ad9a:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
 800ad9e:	f7fe feb3 	bl	8009b08 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
 800ada2:	4918      	ldr	r1, [pc, #96]	; (800ae04 <vPortFree+0xac>)
 800ada4:	f854 0c04 	ldr.w	r0, [r4, #-4]
 800ada8:	680b      	ldr	r3, [r1, #0]
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800adaa:	4a17      	ldr	r2, [pc, #92]	; (800ae08 <vPortFree+0xb0>)
					xFreeBytesRemaining += pxLink->xBlockSize;
 800adac:	4403      	add	r3, r0
 800adae:	600b      	str	r3, [r1, #0]
		puc -= xHeapStructSize;
 800adb0:	f1a4 0308 	sub.w	r3, r4, #8
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800adb4:	4611      	mov	r1, r2
 800adb6:	6812      	ldr	r2, [r2, #0]
 800adb8:	4293      	cmp	r3, r2
 800adba:	d8fb      	bhi.n	800adb4 <vPortFree+0x5c>
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800adbc:	684c      	ldr	r4, [r1, #4]
 800adbe:	190d      	adds	r5, r1, r4
 800adc0:	42ab      	cmp	r3, r5
 800adc2:	d00e      	beq.n	800ade2 <vPortFree+0x8a>
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800adc4:	181c      	adds	r4, r3, r0
 800adc6:	42a2      	cmp	r2, r4
 800adc8:	d00f      	beq.n	800adea <vPortFree+0x92>
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800adca:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulFrees++;
 800adcc:	4a0f      	ldr	r2, [pc, #60]	; (800ae0c <vPortFree+0xb4>)
	if( pxIterator != pxBlockToInsert )
 800adce:	4299      	cmp	r1, r3
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800add0:	bf18      	it	ne
 800add2:	600b      	strne	r3, [r1, #0]
					xNumberOfSuccessfulFrees++;
 800add4:	6813      	ldr	r3, [r2, #0]
 800add6:	3301      	adds	r3, #1
 800add8:	6013      	str	r3, [r2, #0]
}
 800adda:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
				( void ) xTaskResumeAll();
 800adde:	f7fe be9b 	b.w	8009b18 <xTaskResumeAll>
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ade2:	4420      	add	r0, r4
 800ade4:	6048      	str	r0, [r1, #4]
		pxBlockToInsert = pxIterator;
 800ade6:	460b      	mov	r3, r1
 800ade8:	e7ec      	b.n	800adc4 <vPortFree+0x6c>
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800adea:	4c09      	ldr	r4, [pc, #36]	; (800ae10 <vPortFree+0xb8>)
 800adec:	6824      	ldr	r4, [r4, #0]
 800adee:	42a2      	cmp	r2, r4
 800adf0:	d0eb      	beq.n	800adca <vPortFree+0x72>
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800adf2:	e9d2 2400 	ldrd	r2, r4, [r2]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800adf6:	4420      	add	r0, r4
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800adf8:	601a      	str	r2, [r3, #0]
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800adfa:	6058      	str	r0, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800adfc:	e7e6      	b.n	800adcc <vPortFree+0x74>
 800adfe:	bf00      	nop
 800ae00:	200098d4 	.word	0x200098d4
 800ae04:	200098d8 	.word	0x200098d8
 800ae08:	200098e8 	.word	0x200098e8
 800ae0c:	200098e4 	.word	0x200098e4
 800ae10:	200018d0 	.word	0x200018d0

0800ae14 <__errno>:
 800ae14:	4b01      	ldr	r3, [pc, #4]	; (800ae1c <__errno+0x8>)
 800ae16:	6818      	ldr	r0, [r3, #0]
 800ae18:	4770      	bx	lr
 800ae1a:	bf00      	nop
 800ae1c:	2000003c 	.word	0x2000003c

0800ae20 <__libc_init_array>:
 800ae20:	b570      	push	{r4, r5, r6, lr}
 800ae22:	4d0d      	ldr	r5, [pc, #52]	; (800ae58 <__libc_init_array+0x38>)
 800ae24:	4c0d      	ldr	r4, [pc, #52]	; (800ae5c <__libc_init_array+0x3c>)
 800ae26:	1b64      	subs	r4, r4, r5
 800ae28:	10a4      	asrs	r4, r4, #2
 800ae2a:	2600      	movs	r6, #0
 800ae2c:	42a6      	cmp	r6, r4
 800ae2e:	d109      	bne.n	800ae44 <__libc_init_array+0x24>
 800ae30:	4d0b      	ldr	r5, [pc, #44]	; (800ae60 <__libc_init_array+0x40>)
 800ae32:	4c0c      	ldr	r4, [pc, #48]	; (800ae64 <__libc_init_array+0x44>)
 800ae34:	f000 fffa 	bl	800be2c <_init>
 800ae38:	1b64      	subs	r4, r4, r5
 800ae3a:	10a4      	asrs	r4, r4, #2
 800ae3c:	2600      	movs	r6, #0
 800ae3e:	42a6      	cmp	r6, r4
 800ae40:	d105      	bne.n	800ae4e <__libc_init_array+0x2e>
 800ae42:	bd70      	pop	{r4, r5, r6, pc}
 800ae44:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae48:	4798      	blx	r3
 800ae4a:	3601      	adds	r6, #1
 800ae4c:	e7ee      	b.n	800ae2c <__libc_init_array+0xc>
 800ae4e:	f855 3b04 	ldr.w	r3, [r5], #4
 800ae52:	4798      	blx	r3
 800ae54:	3601      	adds	r6, #1
 800ae56:	e7f2      	b.n	800ae3e <__libc_init_array+0x1e>
 800ae58:	0800c6c8 	.word	0x0800c6c8
 800ae5c:	0800c6c8 	.word	0x0800c6c8
 800ae60:	0800c6c8 	.word	0x0800c6c8
 800ae64:	0800c6cc 	.word	0x0800c6cc

0800ae68 <memcpy>:
 800ae68:	440a      	add	r2, r1
 800ae6a:	4291      	cmp	r1, r2
 800ae6c:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae70:	d100      	bne.n	800ae74 <memcpy+0xc>
 800ae72:	4770      	bx	lr
 800ae74:	b510      	push	{r4, lr}
 800ae76:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae7a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae7e:	4291      	cmp	r1, r2
 800ae80:	d1f9      	bne.n	800ae76 <memcpy+0xe>
 800ae82:	bd10      	pop	{r4, pc}

0800ae84 <memset>:
 800ae84:	4402      	add	r2, r0
 800ae86:	4603      	mov	r3, r0
 800ae88:	4293      	cmp	r3, r2
 800ae8a:	d100      	bne.n	800ae8e <memset+0xa>
 800ae8c:	4770      	bx	lr
 800ae8e:	f803 1b01 	strb.w	r1, [r3], #1
 800ae92:	e7f9      	b.n	800ae88 <memset+0x4>

0800ae94 <iprintf>:
 800ae94:	b40f      	push	{r0, r1, r2, r3}
 800ae96:	4b0a      	ldr	r3, [pc, #40]	; (800aec0 <iprintf+0x2c>)
 800ae98:	b513      	push	{r0, r1, r4, lr}
 800ae9a:	681c      	ldr	r4, [r3, #0]
 800ae9c:	b124      	cbz	r4, 800aea8 <iprintf+0x14>
 800ae9e:	69a3      	ldr	r3, [r4, #24]
 800aea0:	b913      	cbnz	r3, 800aea8 <iprintf+0x14>
 800aea2:	4620      	mov	r0, r4
 800aea4:	f000 fa5e 	bl	800b364 <__sinit>
 800aea8:	ab05      	add	r3, sp, #20
 800aeaa:	9a04      	ldr	r2, [sp, #16]
 800aeac:	68a1      	ldr	r1, [r4, #8]
 800aeae:	9301      	str	r3, [sp, #4]
 800aeb0:	4620      	mov	r0, r4
 800aeb2:	f000 fc2f 	bl	800b714 <_vfiprintf_r>
 800aeb6:	b002      	add	sp, #8
 800aeb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aebc:	b004      	add	sp, #16
 800aebe:	4770      	bx	lr
 800aec0:	2000003c 	.word	0x2000003c

0800aec4 <_puts_r>:
 800aec4:	b570      	push	{r4, r5, r6, lr}
 800aec6:	460e      	mov	r6, r1
 800aec8:	4605      	mov	r5, r0
 800aeca:	b118      	cbz	r0, 800aed4 <_puts_r+0x10>
 800aecc:	6983      	ldr	r3, [r0, #24]
 800aece:	b90b      	cbnz	r3, 800aed4 <_puts_r+0x10>
 800aed0:	f000 fa48 	bl	800b364 <__sinit>
 800aed4:	69ab      	ldr	r3, [r5, #24]
 800aed6:	68ac      	ldr	r4, [r5, #8]
 800aed8:	b913      	cbnz	r3, 800aee0 <_puts_r+0x1c>
 800aeda:	4628      	mov	r0, r5
 800aedc:	f000 fa42 	bl	800b364 <__sinit>
 800aee0:	4b2c      	ldr	r3, [pc, #176]	; (800af94 <_puts_r+0xd0>)
 800aee2:	429c      	cmp	r4, r3
 800aee4:	d120      	bne.n	800af28 <_puts_r+0x64>
 800aee6:	686c      	ldr	r4, [r5, #4]
 800aee8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800aeea:	07db      	lsls	r3, r3, #31
 800aeec:	d405      	bmi.n	800aefa <_puts_r+0x36>
 800aeee:	89a3      	ldrh	r3, [r4, #12]
 800aef0:	0598      	lsls	r0, r3, #22
 800aef2:	d402      	bmi.n	800aefa <_puts_r+0x36>
 800aef4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800aef6:	f000 fad3 	bl	800b4a0 <__retarget_lock_acquire_recursive>
 800aefa:	89a3      	ldrh	r3, [r4, #12]
 800aefc:	0719      	lsls	r1, r3, #28
 800aefe:	d51d      	bpl.n	800af3c <_puts_r+0x78>
 800af00:	6923      	ldr	r3, [r4, #16]
 800af02:	b1db      	cbz	r3, 800af3c <_puts_r+0x78>
 800af04:	3e01      	subs	r6, #1
 800af06:	68a3      	ldr	r3, [r4, #8]
 800af08:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800af0c:	3b01      	subs	r3, #1
 800af0e:	60a3      	str	r3, [r4, #8]
 800af10:	bb39      	cbnz	r1, 800af62 <_puts_r+0x9e>
 800af12:	2b00      	cmp	r3, #0
 800af14:	da38      	bge.n	800af88 <_puts_r+0xc4>
 800af16:	4622      	mov	r2, r4
 800af18:	210a      	movs	r1, #10
 800af1a:	4628      	mov	r0, r5
 800af1c:	f000 f848 	bl	800afb0 <__swbuf_r>
 800af20:	3001      	adds	r0, #1
 800af22:	d011      	beq.n	800af48 <_puts_r+0x84>
 800af24:	250a      	movs	r5, #10
 800af26:	e011      	b.n	800af4c <_puts_r+0x88>
 800af28:	4b1b      	ldr	r3, [pc, #108]	; (800af98 <_puts_r+0xd4>)
 800af2a:	429c      	cmp	r4, r3
 800af2c:	d101      	bne.n	800af32 <_puts_r+0x6e>
 800af2e:	68ac      	ldr	r4, [r5, #8]
 800af30:	e7da      	b.n	800aee8 <_puts_r+0x24>
 800af32:	4b1a      	ldr	r3, [pc, #104]	; (800af9c <_puts_r+0xd8>)
 800af34:	429c      	cmp	r4, r3
 800af36:	bf08      	it	eq
 800af38:	68ec      	ldreq	r4, [r5, #12]
 800af3a:	e7d5      	b.n	800aee8 <_puts_r+0x24>
 800af3c:	4621      	mov	r1, r4
 800af3e:	4628      	mov	r0, r5
 800af40:	f000 f888 	bl	800b054 <__swsetup_r>
 800af44:	2800      	cmp	r0, #0
 800af46:	d0dd      	beq.n	800af04 <_puts_r+0x40>
 800af48:	f04f 35ff 	mov.w	r5, #4294967295
 800af4c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800af4e:	07da      	lsls	r2, r3, #31
 800af50:	d405      	bmi.n	800af5e <_puts_r+0x9a>
 800af52:	89a3      	ldrh	r3, [r4, #12]
 800af54:	059b      	lsls	r3, r3, #22
 800af56:	d402      	bmi.n	800af5e <_puts_r+0x9a>
 800af58:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800af5a:	f000 faa2 	bl	800b4a2 <__retarget_lock_release_recursive>
 800af5e:	4628      	mov	r0, r5
 800af60:	bd70      	pop	{r4, r5, r6, pc}
 800af62:	2b00      	cmp	r3, #0
 800af64:	da04      	bge.n	800af70 <_puts_r+0xac>
 800af66:	69a2      	ldr	r2, [r4, #24]
 800af68:	429a      	cmp	r2, r3
 800af6a:	dc06      	bgt.n	800af7a <_puts_r+0xb6>
 800af6c:	290a      	cmp	r1, #10
 800af6e:	d004      	beq.n	800af7a <_puts_r+0xb6>
 800af70:	6823      	ldr	r3, [r4, #0]
 800af72:	1c5a      	adds	r2, r3, #1
 800af74:	6022      	str	r2, [r4, #0]
 800af76:	7019      	strb	r1, [r3, #0]
 800af78:	e7c5      	b.n	800af06 <_puts_r+0x42>
 800af7a:	4622      	mov	r2, r4
 800af7c:	4628      	mov	r0, r5
 800af7e:	f000 f817 	bl	800afb0 <__swbuf_r>
 800af82:	3001      	adds	r0, #1
 800af84:	d1bf      	bne.n	800af06 <_puts_r+0x42>
 800af86:	e7df      	b.n	800af48 <_puts_r+0x84>
 800af88:	6823      	ldr	r3, [r4, #0]
 800af8a:	250a      	movs	r5, #10
 800af8c:	1c5a      	adds	r2, r3, #1
 800af8e:	6022      	str	r2, [r4, #0]
 800af90:	701d      	strb	r5, [r3, #0]
 800af92:	e7db      	b.n	800af4c <_puts_r+0x88>
 800af94:	0800c64c 	.word	0x0800c64c
 800af98:	0800c66c 	.word	0x0800c66c
 800af9c:	0800c62c 	.word	0x0800c62c

0800afa0 <puts>:
 800afa0:	4b02      	ldr	r3, [pc, #8]	; (800afac <puts+0xc>)
 800afa2:	4601      	mov	r1, r0
 800afa4:	6818      	ldr	r0, [r3, #0]
 800afa6:	f7ff bf8d 	b.w	800aec4 <_puts_r>
 800afaa:	bf00      	nop
 800afac:	2000003c 	.word	0x2000003c

0800afb0 <__swbuf_r>:
 800afb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800afb2:	460e      	mov	r6, r1
 800afb4:	4614      	mov	r4, r2
 800afb6:	4605      	mov	r5, r0
 800afb8:	b118      	cbz	r0, 800afc2 <__swbuf_r+0x12>
 800afba:	6983      	ldr	r3, [r0, #24]
 800afbc:	b90b      	cbnz	r3, 800afc2 <__swbuf_r+0x12>
 800afbe:	f000 f9d1 	bl	800b364 <__sinit>
 800afc2:	4b21      	ldr	r3, [pc, #132]	; (800b048 <__swbuf_r+0x98>)
 800afc4:	429c      	cmp	r4, r3
 800afc6:	d12b      	bne.n	800b020 <__swbuf_r+0x70>
 800afc8:	686c      	ldr	r4, [r5, #4]
 800afca:	69a3      	ldr	r3, [r4, #24]
 800afcc:	60a3      	str	r3, [r4, #8]
 800afce:	89a3      	ldrh	r3, [r4, #12]
 800afd0:	071a      	lsls	r2, r3, #28
 800afd2:	d52f      	bpl.n	800b034 <__swbuf_r+0x84>
 800afd4:	6923      	ldr	r3, [r4, #16]
 800afd6:	b36b      	cbz	r3, 800b034 <__swbuf_r+0x84>
 800afd8:	6923      	ldr	r3, [r4, #16]
 800afda:	6820      	ldr	r0, [r4, #0]
 800afdc:	1ac0      	subs	r0, r0, r3
 800afde:	6963      	ldr	r3, [r4, #20]
 800afe0:	b2f6      	uxtb	r6, r6
 800afe2:	4283      	cmp	r3, r0
 800afe4:	4637      	mov	r7, r6
 800afe6:	dc04      	bgt.n	800aff2 <__swbuf_r+0x42>
 800afe8:	4621      	mov	r1, r4
 800afea:	4628      	mov	r0, r5
 800afec:	f000 f926 	bl	800b23c <_fflush_r>
 800aff0:	bb30      	cbnz	r0, 800b040 <__swbuf_r+0x90>
 800aff2:	68a3      	ldr	r3, [r4, #8]
 800aff4:	3b01      	subs	r3, #1
 800aff6:	60a3      	str	r3, [r4, #8]
 800aff8:	6823      	ldr	r3, [r4, #0]
 800affa:	1c5a      	adds	r2, r3, #1
 800affc:	6022      	str	r2, [r4, #0]
 800affe:	701e      	strb	r6, [r3, #0]
 800b000:	6963      	ldr	r3, [r4, #20]
 800b002:	3001      	adds	r0, #1
 800b004:	4283      	cmp	r3, r0
 800b006:	d004      	beq.n	800b012 <__swbuf_r+0x62>
 800b008:	89a3      	ldrh	r3, [r4, #12]
 800b00a:	07db      	lsls	r3, r3, #31
 800b00c:	d506      	bpl.n	800b01c <__swbuf_r+0x6c>
 800b00e:	2e0a      	cmp	r6, #10
 800b010:	d104      	bne.n	800b01c <__swbuf_r+0x6c>
 800b012:	4621      	mov	r1, r4
 800b014:	4628      	mov	r0, r5
 800b016:	f000 f911 	bl	800b23c <_fflush_r>
 800b01a:	b988      	cbnz	r0, 800b040 <__swbuf_r+0x90>
 800b01c:	4638      	mov	r0, r7
 800b01e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b020:	4b0a      	ldr	r3, [pc, #40]	; (800b04c <__swbuf_r+0x9c>)
 800b022:	429c      	cmp	r4, r3
 800b024:	d101      	bne.n	800b02a <__swbuf_r+0x7a>
 800b026:	68ac      	ldr	r4, [r5, #8]
 800b028:	e7cf      	b.n	800afca <__swbuf_r+0x1a>
 800b02a:	4b09      	ldr	r3, [pc, #36]	; (800b050 <__swbuf_r+0xa0>)
 800b02c:	429c      	cmp	r4, r3
 800b02e:	bf08      	it	eq
 800b030:	68ec      	ldreq	r4, [r5, #12]
 800b032:	e7ca      	b.n	800afca <__swbuf_r+0x1a>
 800b034:	4621      	mov	r1, r4
 800b036:	4628      	mov	r0, r5
 800b038:	f000 f80c 	bl	800b054 <__swsetup_r>
 800b03c:	2800      	cmp	r0, #0
 800b03e:	d0cb      	beq.n	800afd8 <__swbuf_r+0x28>
 800b040:	f04f 37ff 	mov.w	r7, #4294967295
 800b044:	e7ea      	b.n	800b01c <__swbuf_r+0x6c>
 800b046:	bf00      	nop
 800b048:	0800c64c 	.word	0x0800c64c
 800b04c:	0800c66c 	.word	0x0800c66c
 800b050:	0800c62c 	.word	0x0800c62c

0800b054 <__swsetup_r>:
 800b054:	4b32      	ldr	r3, [pc, #200]	; (800b120 <__swsetup_r+0xcc>)
 800b056:	b570      	push	{r4, r5, r6, lr}
 800b058:	681d      	ldr	r5, [r3, #0]
 800b05a:	4606      	mov	r6, r0
 800b05c:	460c      	mov	r4, r1
 800b05e:	b125      	cbz	r5, 800b06a <__swsetup_r+0x16>
 800b060:	69ab      	ldr	r3, [r5, #24]
 800b062:	b913      	cbnz	r3, 800b06a <__swsetup_r+0x16>
 800b064:	4628      	mov	r0, r5
 800b066:	f000 f97d 	bl	800b364 <__sinit>
 800b06a:	4b2e      	ldr	r3, [pc, #184]	; (800b124 <__swsetup_r+0xd0>)
 800b06c:	429c      	cmp	r4, r3
 800b06e:	d10f      	bne.n	800b090 <__swsetup_r+0x3c>
 800b070:	686c      	ldr	r4, [r5, #4]
 800b072:	89a3      	ldrh	r3, [r4, #12]
 800b074:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b078:	0719      	lsls	r1, r3, #28
 800b07a:	d42c      	bmi.n	800b0d6 <__swsetup_r+0x82>
 800b07c:	06dd      	lsls	r5, r3, #27
 800b07e:	d411      	bmi.n	800b0a4 <__swsetup_r+0x50>
 800b080:	2309      	movs	r3, #9
 800b082:	6033      	str	r3, [r6, #0]
 800b084:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b088:	81a3      	strh	r3, [r4, #12]
 800b08a:	f04f 30ff 	mov.w	r0, #4294967295
 800b08e:	e03e      	b.n	800b10e <__swsetup_r+0xba>
 800b090:	4b25      	ldr	r3, [pc, #148]	; (800b128 <__swsetup_r+0xd4>)
 800b092:	429c      	cmp	r4, r3
 800b094:	d101      	bne.n	800b09a <__swsetup_r+0x46>
 800b096:	68ac      	ldr	r4, [r5, #8]
 800b098:	e7eb      	b.n	800b072 <__swsetup_r+0x1e>
 800b09a:	4b24      	ldr	r3, [pc, #144]	; (800b12c <__swsetup_r+0xd8>)
 800b09c:	429c      	cmp	r4, r3
 800b09e:	bf08      	it	eq
 800b0a0:	68ec      	ldreq	r4, [r5, #12]
 800b0a2:	e7e6      	b.n	800b072 <__swsetup_r+0x1e>
 800b0a4:	0758      	lsls	r0, r3, #29
 800b0a6:	d512      	bpl.n	800b0ce <__swsetup_r+0x7a>
 800b0a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b0aa:	b141      	cbz	r1, 800b0be <__swsetup_r+0x6a>
 800b0ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b0b0:	4299      	cmp	r1, r3
 800b0b2:	d002      	beq.n	800b0ba <__swsetup_r+0x66>
 800b0b4:	4630      	mov	r0, r6
 800b0b6:	f000 fa59 	bl	800b56c <_free_r>
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	6363      	str	r3, [r4, #52]	; 0x34
 800b0be:	89a3      	ldrh	r3, [r4, #12]
 800b0c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b0c4:	81a3      	strh	r3, [r4, #12]
 800b0c6:	2300      	movs	r3, #0
 800b0c8:	6063      	str	r3, [r4, #4]
 800b0ca:	6923      	ldr	r3, [r4, #16]
 800b0cc:	6023      	str	r3, [r4, #0]
 800b0ce:	89a3      	ldrh	r3, [r4, #12]
 800b0d0:	f043 0308 	orr.w	r3, r3, #8
 800b0d4:	81a3      	strh	r3, [r4, #12]
 800b0d6:	6923      	ldr	r3, [r4, #16]
 800b0d8:	b94b      	cbnz	r3, 800b0ee <__swsetup_r+0x9a>
 800b0da:	89a3      	ldrh	r3, [r4, #12]
 800b0dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b0e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b0e4:	d003      	beq.n	800b0ee <__swsetup_r+0x9a>
 800b0e6:	4621      	mov	r1, r4
 800b0e8:	4630      	mov	r0, r6
 800b0ea:	f000 f9ff 	bl	800b4ec <__smakebuf_r>
 800b0ee:	89a0      	ldrh	r0, [r4, #12]
 800b0f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b0f4:	f010 0301 	ands.w	r3, r0, #1
 800b0f8:	d00a      	beq.n	800b110 <__swsetup_r+0xbc>
 800b0fa:	2300      	movs	r3, #0
 800b0fc:	60a3      	str	r3, [r4, #8]
 800b0fe:	6963      	ldr	r3, [r4, #20]
 800b100:	425b      	negs	r3, r3
 800b102:	61a3      	str	r3, [r4, #24]
 800b104:	6923      	ldr	r3, [r4, #16]
 800b106:	b943      	cbnz	r3, 800b11a <__swsetup_r+0xc6>
 800b108:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b10c:	d1ba      	bne.n	800b084 <__swsetup_r+0x30>
 800b10e:	bd70      	pop	{r4, r5, r6, pc}
 800b110:	0781      	lsls	r1, r0, #30
 800b112:	bf58      	it	pl
 800b114:	6963      	ldrpl	r3, [r4, #20]
 800b116:	60a3      	str	r3, [r4, #8]
 800b118:	e7f4      	b.n	800b104 <__swsetup_r+0xb0>
 800b11a:	2000      	movs	r0, #0
 800b11c:	e7f7      	b.n	800b10e <__swsetup_r+0xba>
 800b11e:	bf00      	nop
 800b120:	2000003c 	.word	0x2000003c
 800b124:	0800c64c 	.word	0x0800c64c
 800b128:	0800c66c 	.word	0x0800c66c
 800b12c:	0800c62c 	.word	0x0800c62c

0800b130 <__sflush_r>:
 800b130:	898a      	ldrh	r2, [r1, #12]
 800b132:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b136:	4605      	mov	r5, r0
 800b138:	0710      	lsls	r0, r2, #28
 800b13a:	460c      	mov	r4, r1
 800b13c:	d458      	bmi.n	800b1f0 <__sflush_r+0xc0>
 800b13e:	684b      	ldr	r3, [r1, #4]
 800b140:	2b00      	cmp	r3, #0
 800b142:	dc05      	bgt.n	800b150 <__sflush_r+0x20>
 800b144:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b146:	2b00      	cmp	r3, #0
 800b148:	dc02      	bgt.n	800b150 <__sflush_r+0x20>
 800b14a:	2000      	movs	r0, #0
 800b14c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b150:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b152:	2e00      	cmp	r6, #0
 800b154:	d0f9      	beq.n	800b14a <__sflush_r+0x1a>
 800b156:	2300      	movs	r3, #0
 800b158:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b15c:	682f      	ldr	r7, [r5, #0]
 800b15e:	602b      	str	r3, [r5, #0]
 800b160:	d032      	beq.n	800b1c8 <__sflush_r+0x98>
 800b162:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b164:	89a3      	ldrh	r3, [r4, #12]
 800b166:	075a      	lsls	r2, r3, #29
 800b168:	d505      	bpl.n	800b176 <__sflush_r+0x46>
 800b16a:	6863      	ldr	r3, [r4, #4]
 800b16c:	1ac0      	subs	r0, r0, r3
 800b16e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b170:	b10b      	cbz	r3, 800b176 <__sflush_r+0x46>
 800b172:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b174:	1ac0      	subs	r0, r0, r3
 800b176:	2300      	movs	r3, #0
 800b178:	4602      	mov	r2, r0
 800b17a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b17c:	6a21      	ldr	r1, [r4, #32]
 800b17e:	4628      	mov	r0, r5
 800b180:	47b0      	blx	r6
 800b182:	1c43      	adds	r3, r0, #1
 800b184:	89a3      	ldrh	r3, [r4, #12]
 800b186:	d106      	bne.n	800b196 <__sflush_r+0x66>
 800b188:	6829      	ldr	r1, [r5, #0]
 800b18a:	291d      	cmp	r1, #29
 800b18c:	d82c      	bhi.n	800b1e8 <__sflush_r+0xb8>
 800b18e:	4a2a      	ldr	r2, [pc, #168]	; (800b238 <__sflush_r+0x108>)
 800b190:	40ca      	lsrs	r2, r1
 800b192:	07d6      	lsls	r6, r2, #31
 800b194:	d528      	bpl.n	800b1e8 <__sflush_r+0xb8>
 800b196:	2200      	movs	r2, #0
 800b198:	6062      	str	r2, [r4, #4]
 800b19a:	04d9      	lsls	r1, r3, #19
 800b19c:	6922      	ldr	r2, [r4, #16]
 800b19e:	6022      	str	r2, [r4, #0]
 800b1a0:	d504      	bpl.n	800b1ac <__sflush_r+0x7c>
 800b1a2:	1c42      	adds	r2, r0, #1
 800b1a4:	d101      	bne.n	800b1aa <__sflush_r+0x7a>
 800b1a6:	682b      	ldr	r3, [r5, #0]
 800b1a8:	b903      	cbnz	r3, 800b1ac <__sflush_r+0x7c>
 800b1aa:	6560      	str	r0, [r4, #84]	; 0x54
 800b1ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b1ae:	602f      	str	r7, [r5, #0]
 800b1b0:	2900      	cmp	r1, #0
 800b1b2:	d0ca      	beq.n	800b14a <__sflush_r+0x1a>
 800b1b4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b1b8:	4299      	cmp	r1, r3
 800b1ba:	d002      	beq.n	800b1c2 <__sflush_r+0x92>
 800b1bc:	4628      	mov	r0, r5
 800b1be:	f000 f9d5 	bl	800b56c <_free_r>
 800b1c2:	2000      	movs	r0, #0
 800b1c4:	6360      	str	r0, [r4, #52]	; 0x34
 800b1c6:	e7c1      	b.n	800b14c <__sflush_r+0x1c>
 800b1c8:	6a21      	ldr	r1, [r4, #32]
 800b1ca:	2301      	movs	r3, #1
 800b1cc:	4628      	mov	r0, r5
 800b1ce:	47b0      	blx	r6
 800b1d0:	1c41      	adds	r1, r0, #1
 800b1d2:	d1c7      	bne.n	800b164 <__sflush_r+0x34>
 800b1d4:	682b      	ldr	r3, [r5, #0]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d0c4      	beq.n	800b164 <__sflush_r+0x34>
 800b1da:	2b1d      	cmp	r3, #29
 800b1dc:	d001      	beq.n	800b1e2 <__sflush_r+0xb2>
 800b1de:	2b16      	cmp	r3, #22
 800b1e0:	d101      	bne.n	800b1e6 <__sflush_r+0xb6>
 800b1e2:	602f      	str	r7, [r5, #0]
 800b1e4:	e7b1      	b.n	800b14a <__sflush_r+0x1a>
 800b1e6:	89a3      	ldrh	r3, [r4, #12]
 800b1e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b1ec:	81a3      	strh	r3, [r4, #12]
 800b1ee:	e7ad      	b.n	800b14c <__sflush_r+0x1c>
 800b1f0:	690f      	ldr	r7, [r1, #16]
 800b1f2:	2f00      	cmp	r7, #0
 800b1f4:	d0a9      	beq.n	800b14a <__sflush_r+0x1a>
 800b1f6:	0793      	lsls	r3, r2, #30
 800b1f8:	680e      	ldr	r6, [r1, #0]
 800b1fa:	bf08      	it	eq
 800b1fc:	694b      	ldreq	r3, [r1, #20]
 800b1fe:	600f      	str	r7, [r1, #0]
 800b200:	bf18      	it	ne
 800b202:	2300      	movne	r3, #0
 800b204:	eba6 0807 	sub.w	r8, r6, r7
 800b208:	608b      	str	r3, [r1, #8]
 800b20a:	f1b8 0f00 	cmp.w	r8, #0
 800b20e:	dd9c      	ble.n	800b14a <__sflush_r+0x1a>
 800b210:	6a21      	ldr	r1, [r4, #32]
 800b212:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b214:	4643      	mov	r3, r8
 800b216:	463a      	mov	r2, r7
 800b218:	4628      	mov	r0, r5
 800b21a:	47b0      	blx	r6
 800b21c:	2800      	cmp	r0, #0
 800b21e:	dc06      	bgt.n	800b22e <__sflush_r+0xfe>
 800b220:	89a3      	ldrh	r3, [r4, #12]
 800b222:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b226:	81a3      	strh	r3, [r4, #12]
 800b228:	f04f 30ff 	mov.w	r0, #4294967295
 800b22c:	e78e      	b.n	800b14c <__sflush_r+0x1c>
 800b22e:	4407      	add	r7, r0
 800b230:	eba8 0800 	sub.w	r8, r8, r0
 800b234:	e7e9      	b.n	800b20a <__sflush_r+0xda>
 800b236:	bf00      	nop
 800b238:	20400001 	.word	0x20400001

0800b23c <_fflush_r>:
 800b23c:	b538      	push	{r3, r4, r5, lr}
 800b23e:	690b      	ldr	r3, [r1, #16]
 800b240:	4605      	mov	r5, r0
 800b242:	460c      	mov	r4, r1
 800b244:	b913      	cbnz	r3, 800b24c <_fflush_r+0x10>
 800b246:	2500      	movs	r5, #0
 800b248:	4628      	mov	r0, r5
 800b24a:	bd38      	pop	{r3, r4, r5, pc}
 800b24c:	b118      	cbz	r0, 800b256 <_fflush_r+0x1a>
 800b24e:	6983      	ldr	r3, [r0, #24]
 800b250:	b90b      	cbnz	r3, 800b256 <_fflush_r+0x1a>
 800b252:	f000 f887 	bl	800b364 <__sinit>
 800b256:	4b14      	ldr	r3, [pc, #80]	; (800b2a8 <_fflush_r+0x6c>)
 800b258:	429c      	cmp	r4, r3
 800b25a:	d11b      	bne.n	800b294 <_fflush_r+0x58>
 800b25c:	686c      	ldr	r4, [r5, #4]
 800b25e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b262:	2b00      	cmp	r3, #0
 800b264:	d0ef      	beq.n	800b246 <_fflush_r+0xa>
 800b266:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b268:	07d0      	lsls	r0, r2, #31
 800b26a:	d404      	bmi.n	800b276 <_fflush_r+0x3a>
 800b26c:	0599      	lsls	r1, r3, #22
 800b26e:	d402      	bmi.n	800b276 <_fflush_r+0x3a>
 800b270:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b272:	f000 f915 	bl	800b4a0 <__retarget_lock_acquire_recursive>
 800b276:	4628      	mov	r0, r5
 800b278:	4621      	mov	r1, r4
 800b27a:	f7ff ff59 	bl	800b130 <__sflush_r>
 800b27e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b280:	07da      	lsls	r2, r3, #31
 800b282:	4605      	mov	r5, r0
 800b284:	d4e0      	bmi.n	800b248 <_fflush_r+0xc>
 800b286:	89a3      	ldrh	r3, [r4, #12]
 800b288:	059b      	lsls	r3, r3, #22
 800b28a:	d4dd      	bmi.n	800b248 <_fflush_r+0xc>
 800b28c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b28e:	f000 f908 	bl	800b4a2 <__retarget_lock_release_recursive>
 800b292:	e7d9      	b.n	800b248 <_fflush_r+0xc>
 800b294:	4b05      	ldr	r3, [pc, #20]	; (800b2ac <_fflush_r+0x70>)
 800b296:	429c      	cmp	r4, r3
 800b298:	d101      	bne.n	800b29e <_fflush_r+0x62>
 800b29a:	68ac      	ldr	r4, [r5, #8]
 800b29c:	e7df      	b.n	800b25e <_fflush_r+0x22>
 800b29e:	4b04      	ldr	r3, [pc, #16]	; (800b2b0 <_fflush_r+0x74>)
 800b2a0:	429c      	cmp	r4, r3
 800b2a2:	bf08      	it	eq
 800b2a4:	68ec      	ldreq	r4, [r5, #12]
 800b2a6:	e7da      	b.n	800b25e <_fflush_r+0x22>
 800b2a8:	0800c64c 	.word	0x0800c64c
 800b2ac:	0800c66c 	.word	0x0800c66c
 800b2b0:	0800c62c 	.word	0x0800c62c

0800b2b4 <std>:
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	b510      	push	{r4, lr}
 800b2b8:	4604      	mov	r4, r0
 800b2ba:	e9c0 3300 	strd	r3, r3, [r0]
 800b2be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b2c2:	6083      	str	r3, [r0, #8]
 800b2c4:	8181      	strh	r1, [r0, #12]
 800b2c6:	6643      	str	r3, [r0, #100]	; 0x64
 800b2c8:	81c2      	strh	r2, [r0, #14]
 800b2ca:	6183      	str	r3, [r0, #24]
 800b2cc:	4619      	mov	r1, r3
 800b2ce:	2208      	movs	r2, #8
 800b2d0:	305c      	adds	r0, #92	; 0x5c
 800b2d2:	f7ff fdd7 	bl	800ae84 <memset>
 800b2d6:	4b05      	ldr	r3, [pc, #20]	; (800b2ec <std+0x38>)
 800b2d8:	6263      	str	r3, [r4, #36]	; 0x24
 800b2da:	4b05      	ldr	r3, [pc, #20]	; (800b2f0 <std+0x3c>)
 800b2dc:	62a3      	str	r3, [r4, #40]	; 0x28
 800b2de:	4b05      	ldr	r3, [pc, #20]	; (800b2f4 <std+0x40>)
 800b2e0:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b2e2:	4b05      	ldr	r3, [pc, #20]	; (800b2f8 <std+0x44>)
 800b2e4:	6224      	str	r4, [r4, #32]
 800b2e6:	6323      	str	r3, [r4, #48]	; 0x30
 800b2e8:	bd10      	pop	{r4, pc}
 800b2ea:	bf00      	nop
 800b2ec:	0800bcbd 	.word	0x0800bcbd
 800b2f0:	0800bcdf 	.word	0x0800bcdf
 800b2f4:	0800bd17 	.word	0x0800bd17
 800b2f8:	0800bd3b 	.word	0x0800bd3b

0800b2fc <_cleanup_r>:
 800b2fc:	4901      	ldr	r1, [pc, #4]	; (800b304 <_cleanup_r+0x8>)
 800b2fe:	f000 b8af 	b.w	800b460 <_fwalk_reent>
 800b302:	bf00      	nop
 800b304:	0800b23d 	.word	0x0800b23d

0800b308 <__sfmoreglue>:
 800b308:	b570      	push	{r4, r5, r6, lr}
 800b30a:	1e4a      	subs	r2, r1, #1
 800b30c:	2568      	movs	r5, #104	; 0x68
 800b30e:	4355      	muls	r5, r2
 800b310:	460e      	mov	r6, r1
 800b312:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b316:	f000 f979 	bl	800b60c <_malloc_r>
 800b31a:	4604      	mov	r4, r0
 800b31c:	b140      	cbz	r0, 800b330 <__sfmoreglue+0x28>
 800b31e:	2100      	movs	r1, #0
 800b320:	e9c0 1600 	strd	r1, r6, [r0]
 800b324:	300c      	adds	r0, #12
 800b326:	60a0      	str	r0, [r4, #8]
 800b328:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b32c:	f7ff fdaa 	bl	800ae84 <memset>
 800b330:	4620      	mov	r0, r4
 800b332:	bd70      	pop	{r4, r5, r6, pc}

0800b334 <__sfp_lock_acquire>:
 800b334:	4801      	ldr	r0, [pc, #4]	; (800b33c <__sfp_lock_acquire+0x8>)
 800b336:	f000 b8b3 	b.w	800b4a0 <__retarget_lock_acquire_recursive>
 800b33a:	bf00      	nop
 800b33c:	20009d08 	.word	0x20009d08

0800b340 <__sfp_lock_release>:
 800b340:	4801      	ldr	r0, [pc, #4]	; (800b348 <__sfp_lock_release+0x8>)
 800b342:	f000 b8ae 	b.w	800b4a2 <__retarget_lock_release_recursive>
 800b346:	bf00      	nop
 800b348:	20009d08 	.word	0x20009d08

0800b34c <__sinit_lock_acquire>:
 800b34c:	4801      	ldr	r0, [pc, #4]	; (800b354 <__sinit_lock_acquire+0x8>)
 800b34e:	f000 b8a7 	b.w	800b4a0 <__retarget_lock_acquire_recursive>
 800b352:	bf00      	nop
 800b354:	20009d03 	.word	0x20009d03

0800b358 <__sinit_lock_release>:
 800b358:	4801      	ldr	r0, [pc, #4]	; (800b360 <__sinit_lock_release+0x8>)
 800b35a:	f000 b8a2 	b.w	800b4a2 <__retarget_lock_release_recursive>
 800b35e:	bf00      	nop
 800b360:	20009d03 	.word	0x20009d03

0800b364 <__sinit>:
 800b364:	b510      	push	{r4, lr}
 800b366:	4604      	mov	r4, r0
 800b368:	f7ff fff0 	bl	800b34c <__sinit_lock_acquire>
 800b36c:	69a3      	ldr	r3, [r4, #24]
 800b36e:	b11b      	cbz	r3, 800b378 <__sinit+0x14>
 800b370:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b374:	f7ff bff0 	b.w	800b358 <__sinit_lock_release>
 800b378:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b37c:	6523      	str	r3, [r4, #80]	; 0x50
 800b37e:	4b13      	ldr	r3, [pc, #76]	; (800b3cc <__sinit+0x68>)
 800b380:	4a13      	ldr	r2, [pc, #76]	; (800b3d0 <__sinit+0x6c>)
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	62a2      	str	r2, [r4, #40]	; 0x28
 800b386:	42a3      	cmp	r3, r4
 800b388:	bf04      	itt	eq
 800b38a:	2301      	moveq	r3, #1
 800b38c:	61a3      	streq	r3, [r4, #24]
 800b38e:	4620      	mov	r0, r4
 800b390:	f000 f820 	bl	800b3d4 <__sfp>
 800b394:	6060      	str	r0, [r4, #4]
 800b396:	4620      	mov	r0, r4
 800b398:	f000 f81c 	bl	800b3d4 <__sfp>
 800b39c:	60a0      	str	r0, [r4, #8]
 800b39e:	4620      	mov	r0, r4
 800b3a0:	f000 f818 	bl	800b3d4 <__sfp>
 800b3a4:	2200      	movs	r2, #0
 800b3a6:	60e0      	str	r0, [r4, #12]
 800b3a8:	2104      	movs	r1, #4
 800b3aa:	6860      	ldr	r0, [r4, #4]
 800b3ac:	f7ff ff82 	bl	800b2b4 <std>
 800b3b0:	68a0      	ldr	r0, [r4, #8]
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	2109      	movs	r1, #9
 800b3b6:	f7ff ff7d 	bl	800b2b4 <std>
 800b3ba:	68e0      	ldr	r0, [r4, #12]
 800b3bc:	2202      	movs	r2, #2
 800b3be:	2112      	movs	r1, #18
 800b3c0:	f7ff ff78 	bl	800b2b4 <std>
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	61a3      	str	r3, [r4, #24]
 800b3c8:	e7d2      	b.n	800b370 <__sinit+0xc>
 800b3ca:	bf00      	nop
 800b3cc:	0800c628 	.word	0x0800c628
 800b3d0:	0800b2fd 	.word	0x0800b2fd

0800b3d4 <__sfp>:
 800b3d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3d6:	4607      	mov	r7, r0
 800b3d8:	f7ff ffac 	bl	800b334 <__sfp_lock_acquire>
 800b3dc:	4b1e      	ldr	r3, [pc, #120]	; (800b458 <__sfp+0x84>)
 800b3de:	681e      	ldr	r6, [r3, #0]
 800b3e0:	69b3      	ldr	r3, [r6, #24]
 800b3e2:	b913      	cbnz	r3, 800b3ea <__sfp+0x16>
 800b3e4:	4630      	mov	r0, r6
 800b3e6:	f7ff ffbd 	bl	800b364 <__sinit>
 800b3ea:	3648      	adds	r6, #72	; 0x48
 800b3ec:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b3f0:	3b01      	subs	r3, #1
 800b3f2:	d503      	bpl.n	800b3fc <__sfp+0x28>
 800b3f4:	6833      	ldr	r3, [r6, #0]
 800b3f6:	b30b      	cbz	r3, 800b43c <__sfp+0x68>
 800b3f8:	6836      	ldr	r6, [r6, #0]
 800b3fa:	e7f7      	b.n	800b3ec <__sfp+0x18>
 800b3fc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b400:	b9d5      	cbnz	r5, 800b438 <__sfp+0x64>
 800b402:	4b16      	ldr	r3, [pc, #88]	; (800b45c <__sfp+0x88>)
 800b404:	60e3      	str	r3, [r4, #12]
 800b406:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b40a:	6665      	str	r5, [r4, #100]	; 0x64
 800b40c:	f000 f847 	bl	800b49e <__retarget_lock_init_recursive>
 800b410:	f7ff ff96 	bl	800b340 <__sfp_lock_release>
 800b414:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b418:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b41c:	6025      	str	r5, [r4, #0]
 800b41e:	61a5      	str	r5, [r4, #24]
 800b420:	2208      	movs	r2, #8
 800b422:	4629      	mov	r1, r5
 800b424:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b428:	f7ff fd2c 	bl	800ae84 <memset>
 800b42c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b430:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b434:	4620      	mov	r0, r4
 800b436:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b438:	3468      	adds	r4, #104	; 0x68
 800b43a:	e7d9      	b.n	800b3f0 <__sfp+0x1c>
 800b43c:	2104      	movs	r1, #4
 800b43e:	4638      	mov	r0, r7
 800b440:	f7ff ff62 	bl	800b308 <__sfmoreglue>
 800b444:	4604      	mov	r4, r0
 800b446:	6030      	str	r0, [r6, #0]
 800b448:	2800      	cmp	r0, #0
 800b44a:	d1d5      	bne.n	800b3f8 <__sfp+0x24>
 800b44c:	f7ff ff78 	bl	800b340 <__sfp_lock_release>
 800b450:	230c      	movs	r3, #12
 800b452:	603b      	str	r3, [r7, #0]
 800b454:	e7ee      	b.n	800b434 <__sfp+0x60>
 800b456:	bf00      	nop
 800b458:	0800c628 	.word	0x0800c628
 800b45c:	ffff0001 	.word	0xffff0001

0800b460 <_fwalk_reent>:
 800b460:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b464:	4606      	mov	r6, r0
 800b466:	4688      	mov	r8, r1
 800b468:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b46c:	2700      	movs	r7, #0
 800b46e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b472:	f1b9 0901 	subs.w	r9, r9, #1
 800b476:	d505      	bpl.n	800b484 <_fwalk_reent+0x24>
 800b478:	6824      	ldr	r4, [r4, #0]
 800b47a:	2c00      	cmp	r4, #0
 800b47c:	d1f7      	bne.n	800b46e <_fwalk_reent+0xe>
 800b47e:	4638      	mov	r0, r7
 800b480:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b484:	89ab      	ldrh	r3, [r5, #12]
 800b486:	2b01      	cmp	r3, #1
 800b488:	d907      	bls.n	800b49a <_fwalk_reent+0x3a>
 800b48a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b48e:	3301      	adds	r3, #1
 800b490:	d003      	beq.n	800b49a <_fwalk_reent+0x3a>
 800b492:	4629      	mov	r1, r5
 800b494:	4630      	mov	r0, r6
 800b496:	47c0      	blx	r8
 800b498:	4307      	orrs	r7, r0
 800b49a:	3568      	adds	r5, #104	; 0x68
 800b49c:	e7e9      	b.n	800b472 <_fwalk_reent+0x12>

0800b49e <__retarget_lock_init_recursive>:
 800b49e:	4770      	bx	lr

0800b4a0 <__retarget_lock_acquire_recursive>:
 800b4a0:	4770      	bx	lr

0800b4a2 <__retarget_lock_release_recursive>:
 800b4a2:	4770      	bx	lr

0800b4a4 <__swhatbuf_r>:
 800b4a4:	b570      	push	{r4, r5, r6, lr}
 800b4a6:	460e      	mov	r6, r1
 800b4a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4ac:	2900      	cmp	r1, #0
 800b4ae:	b096      	sub	sp, #88	; 0x58
 800b4b0:	4614      	mov	r4, r2
 800b4b2:	461d      	mov	r5, r3
 800b4b4:	da07      	bge.n	800b4c6 <__swhatbuf_r+0x22>
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	602b      	str	r3, [r5, #0]
 800b4ba:	89b3      	ldrh	r3, [r6, #12]
 800b4bc:	061a      	lsls	r2, r3, #24
 800b4be:	d410      	bmi.n	800b4e2 <__swhatbuf_r+0x3e>
 800b4c0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4c4:	e00e      	b.n	800b4e4 <__swhatbuf_r+0x40>
 800b4c6:	466a      	mov	r2, sp
 800b4c8:	f000 fc5e 	bl	800bd88 <_fstat_r>
 800b4cc:	2800      	cmp	r0, #0
 800b4ce:	dbf2      	blt.n	800b4b6 <__swhatbuf_r+0x12>
 800b4d0:	9a01      	ldr	r2, [sp, #4]
 800b4d2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b4d6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b4da:	425a      	negs	r2, r3
 800b4dc:	415a      	adcs	r2, r3
 800b4de:	602a      	str	r2, [r5, #0]
 800b4e0:	e7ee      	b.n	800b4c0 <__swhatbuf_r+0x1c>
 800b4e2:	2340      	movs	r3, #64	; 0x40
 800b4e4:	2000      	movs	r0, #0
 800b4e6:	6023      	str	r3, [r4, #0]
 800b4e8:	b016      	add	sp, #88	; 0x58
 800b4ea:	bd70      	pop	{r4, r5, r6, pc}

0800b4ec <__smakebuf_r>:
 800b4ec:	898b      	ldrh	r3, [r1, #12]
 800b4ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b4f0:	079d      	lsls	r5, r3, #30
 800b4f2:	4606      	mov	r6, r0
 800b4f4:	460c      	mov	r4, r1
 800b4f6:	d507      	bpl.n	800b508 <__smakebuf_r+0x1c>
 800b4f8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b4fc:	6023      	str	r3, [r4, #0]
 800b4fe:	6123      	str	r3, [r4, #16]
 800b500:	2301      	movs	r3, #1
 800b502:	6163      	str	r3, [r4, #20]
 800b504:	b002      	add	sp, #8
 800b506:	bd70      	pop	{r4, r5, r6, pc}
 800b508:	ab01      	add	r3, sp, #4
 800b50a:	466a      	mov	r2, sp
 800b50c:	f7ff ffca 	bl	800b4a4 <__swhatbuf_r>
 800b510:	9900      	ldr	r1, [sp, #0]
 800b512:	4605      	mov	r5, r0
 800b514:	4630      	mov	r0, r6
 800b516:	f000 f879 	bl	800b60c <_malloc_r>
 800b51a:	b948      	cbnz	r0, 800b530 <__smakebuf_r+0x44>
 800b51c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b520:	059a      	lsls	r2, r3, #22
 800b522:	d4ef      	bmi.n	800b504 <__smakebuf_r+0x18>
 800b524:	f023 0303 	bic.w	r3, r3, #3
 800b528:	f043 0302 	orr.w	r3, r3, #2
 800b52c:	81a3      	strh	r3, [r4, #12]
 800b52e:	e7e3      	b.n	800b4f8 <__smakebuf_r+0xc>
 800b530:	4b0d      	ldr	r3, [pc, #52]	; (800b568 <__smakebuf_r+0x7c>)
 800b532:	62b3      	str	r3, [r6, #40]	; 0x28
 800b534:	89a3      	ldrh	r3, [r4, #12]
 800b536:	6020      	str	r0, [r4, #0]
 800b538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b53c:	81a3      	strh	r3, [r4, #12]
 800b53e:	9b00      	ldr	r3, [sp, #0]
 800b540:	6163      	str	r3, [r4, #20]
 800b542:	9b01      	ldr	r3, [sp, #4]
 800b544:	6120      	str	r0, [r4, #16]
 800b546:	b15b      	cbz	r3, 800b560 <__smakebuf_r+0x74>
 800b548:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b54c:	4630      	mov	r0, r6
 800b54e:	f000 fc2d 	bl	800bdac <_isatty_r>
 800b552:	b128      	cbz	r0, 800b560 <__smakebuf_r+0x74>
 800b554:	89a3      	ldrh	r3, [r4, #12]
 800b556:	f023 0303 	bic.w	r3, r3, #3
 800b55a:	f043 0301 	orr.w	r3, r3, #1
 800b55e:	81a3      	strh	r3, [r4, #12]
 800b560:	89a0      	ldrh	r0, [r4, #12]
 800b562:	4305      	orrs	r5, r0
 800b564:	81a5      	strh	r5, [r4, #12]
 800b566:	e7cd      	b.n	800b504 <__smakebuf_r+0x18>
 800b568:	0800b2fd 	.word	0x0800b2fd

0800b56c <_free_r>:
 800b56c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b56e:	2900      	cmp	r1, #0
 800b570:	d048      	beq.n	800b604 <_free_r+0x98>
 800b572:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b576:	9001      	str	r0, [sp, #4]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	f1a1 0404 	sub.w	r4, r1, #4
 800b57e:	bfb8      	it	lt
 800b580:	18e4      	addlt	r4, r4, r3
 800b582:	f000 fc35 	bl	800bdf0 <__malloc_lock>
 800b586:	4a20      	ldr	r2, [pc, #128]	; (800b608 <_free_r+0x9c>)
 800b588:	9801      	ldr	r0, [sp, #4]
 800b58a:	6813      	ldr	r3, [r2, #0]
 800b58c:	4615      	mov	r5, r2
 800b58e:	b933      	cbnz	r3, 800b59e <_free_r+0x32>
 800b590:	6063      	str	r3, [r4, #4]
 800b592:	6014      	str	r4, [r2, #0]
 800b594:	b003      	add	sp, #12
 800b596:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b59a:	f000 bc2f 	b.w	800bdfc <__malloc_unlock>
 800b59e:	42a3      	cmp	r3, r4
 800b5a0:	d90b      	bls.n	800b5ba <_free_r+0x4e>
 800b5a2:	6821      	ldr	r1, [r4, #0]
 800b5a4:	1862      	adds	r2, r4, r1
 800b5a6:	4293      	cmp	r3, r2
 800b5a8:	bf04      	itt	eq
 800b5aa:	681a      	ldreq	r2, [r3, #0]
 800b5ac:	685b      	ldreq	r3, [r3, #4]
 800b5ae:	6063      	str	r3, [r4, #4]
 800b5b0:	bf04      	itt	eq
 800b5b2:	1852      	addeq	r2, r2, r1
 800b5b4:	6022      	streq	r2, [r4, #0]
 800b5b6:	602c      	str	r4, [r5, #0]
 800b5b8:	e7ec      	b.n	800b594 <_free_r+0x28>
 800b5ba:	461a      	mov	r2, r3
 800b5bc:	685b      	ldr	r3, [r3, #4]
 800b5be:	b10b      	cbz	r3, 800b5c4 <_free_r+0x58>
 800b5c0:	42a3      	cmp	r3, r4
 800b5c2:	d9fa      	bls.n	800b5ba <_free_r+0x4e>
 800b5c4:	6811      	ldr	r1, [r2, #0]
 800b5c6:	1855      	adds	r5, r2, r1
 800b5c8:	42a5      	cmp	r5, r4
 800b5ca:	d10b      	bne.n	800b5e4 <_free_r+0x78>
 800b5cc:	6824      	ldr	r4, [r4, #0]
 800b5ce:	4421      	add	r1, r4
 800b5d0:	1854      	adds	r4, r2, r1
 800b5d2:	42a3      	cmp	r3, r4
 800b5d4:	6011      	str	r1, [r2, #0]
 800b5d6:	d1dd      	bne.n	800b594 <_free_r+0x28>
 800b5d8:	681c      	ldr	r4, [r3, #0]
 800b5da:	685b      	ldr	r3, [r3, #4]
 800b5dc:	6053      	str	r3, [r2, #4]
 800b5de:	4421      	add	r1, r4
 800b5e0:	6011      	str	r1, [r2, #0]
 800b5e2:	e7d7      	b.n	800b594 <_free_r+0x28>
 800b5e4:	d902      	bls.n	800b5ec <_free_r+0x80>
 800b5e6:	230c      	movs	r3, #12
 800b5e8:	6003      	str	r3, [r0, #0]
 800b5ea:	e7d3      	b.n	800b594 <_free_r+0x28>
 800b5ec:	6825      	ldr	r5, [r4, #0]
 800b5ee:	1961      	adds	r1, r4, r5
 800b5f0:	428b      	cmp	r3, r1
 800b5f2:	bf04      	itt	eq
 800b5f4:	6819      	ldreq	r1, [r3, #0]
 800b5f6:	685b      	ldreq	r3, [r3, #4]
 800b5f8:	6063      	str	r3, [r4, #4]
 800b5fa:	bf04      	itt	eq
 800b5fc:	1949      	addeq	r1, r1, r5
 800b5fe:	6021      	streq	r1, [r4, #0]
 800b600:	6054      	str	r4, [r2, #4]
 800b602:	e7c7      	b.n	800b594 <_free_r+0x28>
 800b604:	b003      	add	sp, #12
 800b606:	bd30      	pop	{r4, r5, pc}
 800b608:	200098f0 	.word	0x200098f0

0800b60c <_malloc_r>:
 800b60c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b60e:	1ccd      	adds	r5, r1, #3
 800b610:	f025 0503 	bic.w	r5, r5, #3
 800b614:	3508      	adds	r5, #8
 800b616:	2d0c      	cmp	r5, #12
 800b618:	bf38      	it	cc
 800b61a:	250c      	movcc	r5, #12
 800b61c:	2d00      	cmp	r5, #0
 800b61e:	4606      	mov	r6, r0
 800b620:	db01      	blt.n	800b626 <_malloc_r+0x1a>
 800b622:	42a9      	cmp	r1, r5
 800b624:	d903      	bls.n	800b62e <_malloc_r+0x22>
 800b626:	230c      	movs	r3, #12
 800b628:	6033      	str	r3, [r6, #0]
 800b62a:	2000      	movs	r0, #0
 800b62c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b62e:	f000 fbdf 	bl	800bdf0 <__malloc_lock>
 800b632:	4921      	ldr	r1, [pc, #132]	; (800b6b8 <_malloc_r+0xac>)
 800b634:	680a      	ldr	r2, [r1, #0]
 800b636:	4614      	mov	r4, r2
 800b638:	b99c      	cbnz	r4, 800b662 <_malloc_r+0x56>
 800b63a:	4f20      	ldr	r7, [pc, #128]	; (800b6bc <_malloc_r+0xb0>)
 800b63c:	683b      	ldr	r3, [r7, #0]
 800b63e:	b923      	cbnz	r3, 800b64a <_malloc_r+0x3e>
 800b640:	4621      	mov	r1, r4
 800b642:	4630      	mov	r0, r6
 800b644:	f000 fb2a 	bl	800bc9c <_sbrk_r>
 800b648:	6038      	str	r0, [r7, #0]
 800b64a:	4629      	mov	r1, r5
 800b64c:	4630      	mov	r0, r6
 800b64e:	f000 fb25 	bl	800bc9c <_sbrk_r>
 800b652:	1c43      	adds	r3, r0, #1
 800b654:	d123      	bne.n	800b69e <_malloc_r+0x92>
 800b656:	230c      	movs	r3, #12
 800b658:	6033      	str	r3, [r6, #0]
 800b65a:	4630      	mov	r0, r6
 800b65c:	f000 fbce 	bl	800bdfc <__malloc_unlock>
 800b660:	e7e3      	b.n	800b62a <_malloc_r+0x1e>
 800b662:	6823      	ldr	r3, [r4, #0]
 800b664:	1b5b      	subs	r3, r3, r5
 800b666:	d417      	bmi.n	800b698 <_malloc_r+0x8c>
 800b668:	2b0b      	cmp	r3, #11
 800b66a:	d903      	bls.n	800b674 <_malloc_r+0x68>
 800b66c:	6023      	str	r3, [r4, #0]
 800b66e:	441c      	add	r4, r3
 800b670:	6025      	str	r5, [r4, #0]
 800b672:	e004      	b.n	800b67e <_malloc_r+0x72>
 800b674:	6863      	ldr	r3, [r4, #4]
 800b676:	42a2      	cmp	r2, r4
 800b678:	bf0c      	ite	eq
 800b67a:	600b      	streq	r3, [r1, #0]
 800b67c:	6053      	strne	r3, [r2, #4]
 800b67e:	4630      	mov	r0, r6
 800b680:	f000 fbbc 	bl	800bdfc <__malloc_unlock>
 800b684:	f104 000b 	add.w	r0, r4, #11
 800b688:	1d23      	adds	r3, r4, #4
 800b68a:	f020 0007 	bic.w	r0, r0, #7
 800b68e:	1ac2      	subs	r2, r0, r3
 800b690:	d0cc      	beq.n	800b62c <_malloc_r+0x20>
 800b692:	1a1b      	subs	r3, r3, r0
 800b694:	50a3      	str	r3, [r4, r2]
 800b696:	e7c9      	b.n	800b62c <_malloc_r+0x20>
 800b698:	4622      	mov	r2, r4
 800b69a:	6864      	ldr	r4, [r4, #4]
 800b69c:	e7cc      	b.n	800b638 <_malloc_r+0x2c>
 800b69e:	1cc4      	adds	r4, r0, #3
 800b6a0:	f024 0403 	bic.w	r4, r4, #3
 800b6a4:	42a0      	cmp	r0, r4
 800b6a6:	d0e3      	beq.n	800b670 <_malloc_r+0x64>
 800b6a8:	1a21      	subs	r1, r4, r0
 800b6aa:	4630      	mov	r0, r6
 800b6ac:	f000 faf6 	bl	800bc9c <_sbrk_r>
 800b6b0:	3001      	adds	r0, #1
 800b6b2:	d1dd      	bne.n	800b670 <_malloc_r+0x64>
 800b6b4:	e7cf      	b.n	800b656 <_malloc_r+0x4a>
 800b6b6:	bf00      	nop
 800b6b8:	200098f0 	.word	0x200098f0
 800b6bc:	200098f4 	.word	0x200098f4

0800b6c0 <__sfputc_r>:
 800b6c0:	6893      	ldr	r3, [r2, #8]
 800b6c2:	3b01      	subs	r3, #1
 800b6c4:	2b00      	cmp	r3, #0
 800b6c6:	b410      	push	{r4}
 800b6c8:	6093      	str	r3, [r2, #8]
 800b6ca:	da08      	bge.n	800b6de <__sfputc_r+0x1e>
 800b6cc:	6994      	ldr	r4, [r2, #24]
 800b6ce:	42a3      	cmp	r3, r4
 800b6d0:	db01      	blt.n	800b6d6 <__sfputc_r+0x16>
 800b6d2:	290a      	cmp	r1, #10
 800b6d4:	d103      	bne.n	800b6de <__sfputc_r+0x1e>
 800b6d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6da:	f7ff bc69 	b.w	800afb0 <__swbuf_r>
 800b6de:	6813      	ldr	r3, [r2, #0]
 800b6e0:	1c58      	adds	r0, r3, #1
 800b6e2:	6010      	str	r0, [r2, #0]
 800b6e4:	7019      	strb	r1, [r3, #0]
 800b6e6:	4608      	mov	r0, r1
 800b6e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b6ec:	4770      	bx	lr

0800b6ee <__sfputs_r>:
 800b6ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6f0:	4606      	mov	r6, r0
 800b6f2:	460f      	mov	r7, r1
 800b6f4:	4614      	mov	r4, r2
 800b6f6:	18d5      	adds	r5, r2, r3
 800b6f8:	42ac      	cmp	r4, r5
 800b6fa:	d101      	bne.n	800b700 <__sfputs_r+0x12>
 800b6fc:	2000      	movs	r0, #0
 800b6fe:	e007      	b.n	800b710 <__sfputs_r+0x22>
 800b700:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b704:	463a      	mov	r2, r7
 800b706:	4630      	mov	r0, r6
 800b708:	f7ff ffda 	bl	800b6c0 <__sfputc_r>
 800b70c:	1c43      	adds	r3, r0, #1
 800b70e:	d1f3      	bne.n	800b6f8 <__sfputs_r+0xa>
 800b710:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b714 <_vfiprintf_r>:
 800b714:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b718:	460d      	mov	r5, r1
 800b71a:	b09d      	sub	sp, #116	; 0x74
 800b71c:	4614      	mov	r4, r2
 800b71e:	4698      	mov	r8, r3
 800b720:	4606      	mov	r6, r0
 800b722:	b118      	cbz	r0, 800b72c <_vfiprintf_r+0x18>
 800b724:	6983      	ldr	r3, [r0, #24]
 800b726:	b90b      	cbnz	r3, 800b72c <_vfiprintf_r+0x18>
 800b728:	f7ff fe1c 	bl	800b364 <__sinit>
 800b72c:	4b89      	ldr	r3, [pc, #548]	; (800b954 <_vfiprintf_r+0x240>)
 800b72e:	429d      	cmp	r5, r3
 800b730:	d11b      	bne.n	800b76a <_vfiprintf_r+0x56>
 800b732:	6875      	ldr	r5, [r6, #4]
 800b734:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b736:	07d9      	lsls	r1, r3, #31
 800b738:	d405      	bmi.n	800b746 <_vfiprintf_r+0x32>
 800b73a:	89ab      	ldrh	r3, [r5, #12]
 800b73c:	059a      	lsls	r2, r3, #22
 800b73e:	d402      	bmi.n	800b746 <_vfiprintf_r+0x32>
 800b740:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b742:	f7ff fead 	bl	800b4a0 <__retarget_lock_acquire_recursive>
 800b746:	89ab      	ldrh	r3, [r5, #12]
 800b748:	071b      	lsls	r3, r3, #28
 800b74a:	d501      	bpl.n	800b750 <_vfiprintf_r+0x3c>
 800b74c:	692b      	ldr	r3, [r5, #16]
 800b74e:	b9eb      	cbnz	r3, 800b78c <_vfiprintf_r+0x78>
 800b750:	4629      	mov	r1, r5
 800b752:	4630      	mov	r0, r6
 800b754:	f7ff fc7e 	bl	800b054 <__swsetup_r>
 800b758:	b1c0      	cbz	r0, 800b78c <_vfiprintf_r+0x78>
 800b75a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b75c:	07dc      	lsls	r4, r3, #31
 800b75e:	d50e      	bpl.n	800b77e <_vfiprintf_r+0x6a>
 800b760:	f04f 30ff 	mov.w	r0, #4294967295
 800b764:	b01d      	add	sp, #116	; 0x74
 800b766:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b76a:	4b7b      	ldr	r3, [pc, #492]	; (800b958 <_vfiprintf_r+0x244>)
 800b76c:	429d      	cmp	r5, r3
 800b76e:	d101      	bne.n	800b774 <_vfiprintf_r+0x60>
 800b770:	68b5      	ldr	r5, [r6, #8]
 800b772:	e7df      	b.n	800b734 <_vfiprintf_r+0x20>
 800b774:	4b79      	ldr	r3, [pc, #484]	; (800b95c <_vfiprintf_r+0x248>)
 800b776:	429d      	cmp	r5, r3
 800b778:	bf08      	it	eq
 800b77a:	68f5      	ldreq	r5, [r6, #12]
 800b77c:	e7da      	b.n	800b734 <_vfiprintf_r+0x20>
 800b77e:	89ab      	ldrh	r3, [r5, #12]
 800b780:	0598      	lsls	r0, r3, #22
 800b782:	d4ed      	bmi.n	800b760 <_vfiprintf_r+0x4c>
 800b784:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b786:	f7ff fe8c 	bl	800b4a2 <__retarget_lock_release_recursive>
 800b78a:	e7e9      	b.n	800b760 <_vfiprintf_r+0x4c>
 800b78c:	2300      	movs	r3, #0
 800b78e:	9309      	str	r3, [sp, #36]	; 0x24
 800b790:	2320      	movs	r3, #32
 800b792:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b796:	f8cd 800c 	str.w	r8, [sp, #12]
 800b79a:	2330      	movs	r3, #48	; 0x30
 800b79c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b960 <_vfiprintf_r+0x24c>
 800b7a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b7a4:	f04f 0901 	mov.w	r9, #1
 800b7a8:	4623      	mov	r3, r4
 800b7aa:	469a      	mov	sl, r3
 800b7ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b7b0:	b10a      	cbz	r2, 800b7b6 <_vfiprintf_r+0xa2>
 800b7b2:	2a25      	cmp	r2, #37	; 0x25
 800b7b4:	d1f9      	bne.n	800b7aa <_vfiprintf_r+0x96>
 800b7b6:	ebba 0b04 	subs.w	fp, sl, r4
 800b7ba:	d00b      	beq.n	800b7d4 <_vfiprintf_r+0xc0>
 800b7bc:	465b      	mov	r3, fp
 800b7be:	4622      	mov	r2, r4
 800b7c0:	4629      	mov	r1, r5
 800b7c2:	4630      	mov	r0, r6
 800b7c4:	f7ff ff93 	bl	800b6ee <__sfputs_r>
 800b7c8:	3001      	adds	r0, #1
 800b7ca:	f000 80aa 	beq.w	800b922 <_vfiprintf_r+0x20e>
 800b7ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b7d0:	445a      	add	r2, fp
 800b7d2:	9209      	str	r2, [sp, #36]	; 0x24
 800b7d4:	f89a 3000 	ldrb.w	r3, [sl]
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	f000 80a2 	beq.w	800b922 <_vfiprintf_r+0x20e>
 800b7de:	2300      	movs	r3, #0
 800b7e0:	f04f 32ff 	mov.w	r2, #4294967295
 800b7e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b7e8:	f10a 0a01 	add.w	sl, sl, #1
 800b7ec:	9304      	str	r3, [sp, #16]
 800b7ee:	9307      	str	r3, [sp, #28]
 800b7f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b7f4:	931a      	str	r3, [sp, #104]	; 0x68
 800b7f6:	4654      	mov	r4, sl
 800b7f8:	2205      	movs	r2, #5
 800b7fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b7fe:	4858      	ldr	r0, [pc, #352]	; (800b960 <_vfiprintf_r+0x24c>)
 800b800:	f7f4 fcee 	bl	80001e0 <memchr>
 800b804:	9a04      	ldr	r2, [sp, #16]
 800b806:	b9d8      	cbnz	r0, 800b840 <_vfiprintf_r+0x12c>
 800b808:	06d1      	lsls	r1, r2, #27
 800b80a:	bf44      	itt	mi
 800b80c:	2320      	movmi	r3, #32
 800b80e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b812:	0713      	lsls	r3, r2, #28
 800b814:	bf44      	itt	mi
 800b816:	232b      	movmi	r3, #43	; 0x2b
 800b818:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b81c:	f89a 3000 	ldrb.w	r3, [sl]
 800b820:	2b2a      	cmp	r3, #42	; 0x2a
 800b822:	d015      	beq.n	800b850 <_vfiprintf_r+0x13c>
 800b824:	9a07      	ldr	r2, [sp, #28]
 800b826:	4654      	mov	r4, sl
 800b828:	2000      	movs	r0, #0
 800b82a:	f04f 0c0a 	mov.w	ip, #10
 800b82e:	4621      	mov	r1, r4
 800b830:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b834:	3b30      	subs	r3, #48	; 0x30
 800b836:	2b09      	cmp	r3, #9
 800b838:	d94e      	bls.n	800b8d8 <_vfiprintf_r+0x1c4>
 800b83a:	b1b0      	cbz	r0, 800b86a <_vfiprintf_r+0x156>
 800b83c:	9207      	str	r2, [sp, #28]
 800b83e:	e014      	b.n	800b86a <_vfiprintf_r+0x156>
 800b840:	eba0 0308 	sub.w	r3, r0, r8
 800b844:	fa09 f303 	lsl.w	r3, r9, r3
 800b848:	4313      	orrs	r3, r2
 800b84a:	9304      	str	r3, [sp, #16]
 800b84c:	46a2      	mov	sl, r4
 800b84e:	e7d2      	b.n	800b7f6 <_vfiprintf_r+0xe2>
 800b850:	9b03      	ldr	r3, [sp, #12]
 800b852:	1d19      	adds	r1, r3, #4
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	9103      	str	r1, [sp, #12]
 800b858:	2b00      	cmp	r3, #0
 800b85a:	bfbb      	ittet	lt
 800b85c:	425b      	neglt	r3, r3
 800b85e:	f042 0202 	orrlt.w	r2, r2, #2
 800b862:	9307      	strge	r3, [sp, #28]
 800b864:	9307      	strlt	r3, [sp, #28]
 800b866:	bfb8      	it	lt
 800b868:	9204      	strlt	r2, [sp, #16]
 800b86a:	7823      	ldrb	r3, [r4, #0]
 800b86c:	2b2e      	cmp	r3, #46	; 0x2e
 800b86e:	d10c      	bne.n	800b88a <_vfiprintf_r+0x176>
 800b870:	7863      	ldrb	r3, [r4, #1]
 800b872:	2b2a      	cmp	r3, #42	; 0x2a
 800b874:	d135      	bne.n	800b8e2 <_vfiprintf_r+0x1ce>
 800b876:	9b03      	ldr	r3, [sp, #12]
 800b878:	1d1a      	adds	r2, r3, #4
 800b87a:	681b      	ldr	r3, [r3, #0]
 800b87c:	9203      	str	r2, [sp, #12]
 800b87e:	2b00      	cmp	r3, #0
 800b880:	bfb8      	it	lt
 800b882:	f04f 33ff 	movlt.w	r3, #4294967295
 800b886:	3402      	adds	r4, #2
 800b888:	9305      	str	r3, [sp, #20]
 800b88a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b970 <_vfiprintf_r+0x25c>
 800b88e:	7821      	ldrb	r1, [r4, #0]
 800b890:	2203      	movs	r2, #3
 800b892:	4650      	mov	r0, sl
 800b894:	f7f4 fca4 	bl	80001e0 <memchr>
 800b898:	b140      	cbz	r0, 800b8ac <_vfiprintf_r+0x198>
 800b89a:	2340      	movs	r3, #64	; 0x40
 800b89c:	eba0 000a 	sub.w	r0, r0, sl
 800b8a0:	fa03 f000 	lsl.w	r0, r3, r0
 800b8a4:	9b04      	ldr	r3, [sp, #16]
 800b8a6:	4303      	orrs	r3, r0
 800b8a8:	3401      	adds	r4, #1
 800b8aa:	9304      	str	r3, [sp, #16]
 800b8ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b8b0:	482c      	ldr	r0, [pc, #176]	; (800b964 <_vfiprintf_r+0x250>)
 800b8b2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b8b6:	2206      	movs	r2, #6
 800b8b8:	f7f4 fc92 	bl	80001e0 <memchr>
 800b8bc:	2800      	cmp	r0, #0
 800b8be:	d03f      	beq.n	800b940 <_vfiprintf_r+0x22c>
 800b8c0:	4b29      	ldr	r3, [pc, #164]	; (800b968 <_vfiprintf_r+0x254>)
 800b8c2:	bb1b      	cbnz	r3, 800b90c <_vfiprintf_r+0x1f8>
 800b8c4:	9b03      	ldr	r3, [sp, #12]
 800b8c6:	3307      	adds	r3, #7
 800b8c8:	f023 0307 	bic.w	r3, r3, #7
 800b8cc:	3308      	adds	r3, #8
 800b8ce:	9303      	str	r3, [sp, #12]
 800b8d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b8d2:	443b      	add	r3, r7
 800b8d4:	9309      	str	r3, [sp, #36]	; 0x24
 800b8d6:	e767      	b.n	800b7a8 <_vfiprintf_r+0x94>
 800b8d8:	fb0c 3202 	mla	r2, ip, r2, r3
 800b8dc:	460c      	mov	r4, r1
 800b8de:	2001      	movs	r0, #1
 800b8e0:	e7a5      	b.n	800b82e <_vfiprintf_r+0x11a>
 800b8e2:	2300      	movs	r3, #0
 800b8e4:	3401      	adds	r4, #1
 800b8e6:	9305      	str	r3, [sp, #20]
 800b8e8:	4619      	mov	r1, r3
 800b8ea:	f04f 0c0a 	mov.w	ip, #10
 800b8ee:	4620      	mov	r0, r4
 800b8f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b8f4:	3a30      	subs	r2, #48	; 0x30
 800b8f6:	2a09      	cmp	r2, #9
 800b8f8:	d903      	bls.n	800b902 <_vfiprintf_r+0x1ee>
 800b8fa:	2b00      	cmp	r3, #0
 800b8fc:	d0c5      	beq.n	800b88a <_vfiprintf_r+0x176>
 800b8fe:	9105      	str	r1, [sp, #20]
 800b900:	e7c3      	b.n	800b88a <_vfiprintf_r+0x176>
 800b902:	fb0c 2101 	mla	r1, ip, r1, r2
 800b906:	4604      	mov	r4, r0
 800b908:	2301      	movs	r3, #1
 800b90a:	e7f0      	b.n	800b8ee <_vfiprintf_r+0x1da>
 800b90c:	ab03      	add	r3, sp, #12
 800b90e:	9300      	str	r3, [sp, #0]
 800b910:	462a      	mov	r2, r5
 800b912:	4b16      	ldr	r3, [pc, #88]	; (800b96c <_vfiprintf_r+0x258>)
 800b914:	a904      	add	r1, sp, #16
 800b916:	4630      	mov	r0, r6
 800b918:	f3af 8000 	nop.w
 800b91c:	4607      	mov	r7, r0
 800b91e:	1c78      	adds	r0, r7, #1
 800b920:	d1d6      	bne.n	800b8d0 <_vfiprintf_r+0x1bc>
 800b922:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b924:	07d9      	lsls	r1, r3, #31
 800b926:	d405      	bmi.n	800b934 <_vfiprintf_r+0x220>
 800b928:	89ab      	ldrh	r3, [r5, #12]
 800b92a:	059a      	lsls	r2, r3, #22
 800b92c:	d402      	bmi.n	800b934 <_vfiprintf_r+0x220>
 800b92e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b930:	f7ff fdb7 	bl	800b4a2 <__retarget_lock_release_recursive>
 800b934:	89ab      	ldrh	r3, [r5, #12]
 800b936:	065b      	lsls	r3, r3, #25
 800b938:	f53f af12 	bmi.w	800b760 <_vfiprintf_r+0x4c>
 800b93c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b93e:	e711      	b.n	800b764 <_vfiprintf_r+0x50>
 800b940:	ab03      	add	r3, sp, #12
 800b942:	9300      	str	r3, [sp, #0]
 800b944:	462a      	mov	r2, r5
 800b946:	4b09      	ldr	r3, [pc, #36]	; (800b96c <_vfiprintf_r+0x258>)
 800b948:	a904      	add	r1, sp, #16
 800b94a:	4630      	mov	r0, r6
 800b94c:	f000 f880 	bl	800ba50 <_printf_i>
 800b950:	e7e4      	b.n	800b91c <_vfiprintf_r+0x208>
 800b952:	bf00      	nop
 800b954:	0800c64c 	.word	0x0800c64c
 800b958:	0800c66c 	.word	0x0800c66c
 800b95c:	0800c62c 	.word	0x0800c62c
 800b960:	0800c68c 	.word	0x0800c68c
 800b964:	0800c696 	.word	0x0800c696
 800b968:	00000000 	.word	0x00000000
 800b96c:	0800b6ef 	.word	0x0800b6ef
 800b970:	0800c692 	.word	0x0800c692

0800b974 <_printf_common>:
 800b974:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b978:	4616      	mov	r6, r2
 800b97a:	4699      	mov	r9, r3
 800b97c:	688a      	ldr	r2, [r1, #8]
 800b97e:	690b      	ldr	r3, [r1, #16]
 800b980:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b984:	4293      	cmp	r3, r2
 800b986:	bfb8      	it	lt
 800b988:	4613      	movlt	r3, r2
 800b98a:	6033      	str	r3, [r6, #0]
 800b98c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b990:	4607      	mov	r7, r0
 800b992:	460c      	mov	r4, r1
 800b994:	b10a      	cbz	r2, 800b99a <_printf_common+0x26>
 800b996:	3301      	adds	r3, #1
 800b998:	6033      	str	r3, [r6, #0]
 800b99a:	6823      	ldr	r3, [r4, #0]
 800b99c:	0699      	lsls	r1, r3, #26
 800b99e:	bf42      	ittt	mi
 800b9a0:	6833      	ldrmi	r3, [r6, #0]
 800b9a2:	3302      	addmi	r3, #2
 800b9a4:	6033      	strmi	r3, [r6, #0]
 800b9a6:	6825      	ldr	r5, [r4, #0]
 800b9a8:	f015 0506 	ands.w	r5, r5, #6
 800b9ac:	d106      	bne.n	800b9bc <_printf_common+0x48>
 800b9ae:	f104 0a19 	add.w	sl, r4, #25
 800b9b2:	68e3      	ldr	r3, [r4, #12]
 800b9b4:	6832      	ldr	r2, [r6, #0]
 800b9b6:	1a9b      	subs	r3, r3, r2
 800b9b8:	42ab      	cmp	r3, r5
 800b9ba:	dc26      	bgt.n	800ba0a <_printf_common+0x96>
 800b9bc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b9c0:	1e13      	subs	r3, r2, #0
 800b9c2:	6822      	ldr	r2, [r4, #0]
 800b9c4:	bf18      	it	ne
 800b9c6:	2301      	movne	r3, #1
 800b9c8:	0692      	lsls	r2, r2, #26
 800b9ca:	d42b      	bmi.n	800ba24 <_printf_common+0xb0>
 800b9cc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b9d0:	4649      	mov	r1, r9
 800b9d2:	4638      	mov	r0, r7
 800b9d4:	47c0      	blx	r8
 800b9d6:	3001      	adds	r0, #1
 800b9d8:	d01e      	beq.n	800ba18 <_printf_common+0xa4>
 800b9da:	6823      	ldr	r3, [r4, #0]
 800b9dc:	68e5      	ldr	r5, [r4, #12]
 800b9de:	6832      	ldr	r2, [r6, #0]
 800b9e0:	f003 0306 	and.w	r3, r3, #6
 800b9e4:	2b04      	cmp	r3, #4
 800b9e6:	bf08      	it	eq
 800b9e8:	1aad      	subeq	r5, r5, r2
 800b9ea:	68a3      	ldr	r3, [r4, #8]
 800b9ec:	6922      	ldr	r2, [r4, #16]
 800b9ee:	bf0c      	ite	eq
 800b9f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b9f4:	2500      	movne	r5, #0
 800b9f6:	4293      	cmp	r3, r2
 800b9f8:	bfc4      	itt	gt
 800b9fa:	1a9b      	subgt	r3, r3, r2
 800b9fc:	18ed      	addgt	r5, r5, r3
 800b9fe:	2600      	movs	r6, #0
 800ba00:	341a      	adds	r4, #26
 800ba02:	42b5      	cmp	r5, r6
 800ba04:	d11a      	bne.n	800ba3c <_printf_common+0xc8>
 800ba06:	2000      	movs	r0, #0
 800ba08:	e008      	b.n	800ba1c <_printf_common+0xa8>
 800ba0a:	2301      	movs	r3, #1
 800ba0c:	4652      	mov	r2, sl
 800ba0e:	4649      	mov	r1, r9
 800ba10:	4638      	mov	r0, r7
 800ba12:	47c0      	blx	r8
 800ba14:	3001      	adds	r0, #1
 800ba16:	d103      	bne.n	800ba20 <_printf_common+0xac>
 800ba18:	f04f 30ff 	mov.w	r0, #4294967295
 800ba1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba20:	3501      	adds	r5, #1
 800ba22:	e7c6      	b.n	800b9b2 <_printf_common+0x3e>
 800ba24:	18e1      	adds	r1, r4, r3
 800ba26:	1c5a      	adds	r2, r3, #1
 800ba28:	2030      	movs	r0, #48	; 0x30
 800ba2a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800ba2e:	4422      	add	r2, r4
 800ba30:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800ba34:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800ba38:	3302      	adds	r3, #2
 800ba3a:	e7c7      	b.n	800b9cc <_printf_common+0x58>
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	4622      	mov	r2, r4
 800ba40:	4649      	mov	r1, r9
 800ba42:	4638      	mov	r0, r7
 800ba44:	47c0      	blx	r8
 800ba46:	3001      	adds	r0, #1
 800ba48:	d0e6      	beq.n	800ba18 <_printf_common+0xa4>
 800ba4a:	3601      	adds	r6, #1
 800ba4c:	e7d9      	b.n	800ba02 <_printf_common+0x8e>
	...

0800ba50 <_printf_i>:
 800ba50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ba54:	460c      	mov	r4, r1
 800ba56:	4691      	mov	r9, r2
 800ba58:	7e27      	ldrb	r7, [r4, #24]
 800ba5a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ba5c:	2f78      	cmp	r7, #120	; 0x78
 800ba5e:	4680      	mov	r8, r0
 800ba60:	469a      	mov	sl, r3
 800ba62:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800ba66:	d807      	bhi.n	800ba78 <_printf_i+0x28>
 800ba68:	2f62      	cmp	r7, #98	; 0x62
 800ba6a:	d80a      	bhi.n	800ba82 <_printf_i+0x32>
 800ba6c:	2f00      	cmp	r7, #0
 800ba6e:	f000 80d8 	beq.w	800bc22 <_printf_i+0x1d2>
 800ba72:	2f58      	cmp	r7, #88	; 0x58
 800ba74:	f000 80a3 	beq.w	800bbbe <_printf_i+0x16e>
 800ba78:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800ba7c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba80:	e03a      	b.n	800baf8 <_printf_i+0xa8>
 800ba82:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba86:	2b15      	cmp	r3, #21
 800ba88:	d8f6      	bhi.n	800ba78 <_printf_i+0x28>
 800ba8a:	a001      	add	r0, pc, #4	; (adr r0, 800ba90 <_printf_i+0x40>)
 800ba8c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800ba90:	0800bae9 	.word	0x0800bae9
 800ba94:	0800bafd 	.word	0x0800bafd
 800ba98:	0800ba79 	.word	0x0800ba79
 800ba9c:	0800ba79 	.word	0x0800ba79
 800baa0:	0800ba79 	.word	0x0800ba79
 800baa4:	0800ba79 	.word	0x0800ba79
 800baa8:	0800bafd 	.word	0x0800bafd
 800baac:	0800ba79 	.word	0x0800ba79
 800bab0:	0800ba79 	.word	0x0800ba79
 800bab4:	0800ba79 	.word	0x0800ba79
 800bab8:	0800ba79 	.word	0x0800ba79
 800babc:	0800bc09 	.word	0x0800bc09
 800bac0:	0800bb2d 	.word	0x0800bb2d
 800bac4:	0800bbeb 	.word	0x0800bbeb
 800bac8:	0800ba79 	.word	0x0800ba79
 800bacc:	0800ba79 	.word	0x0800ba79
 800bad0:	0800bc2b 	.word	0x0800bc2b
 800bad4:	0800ba79 	.word	0x0800ba79
 800bad8:	0800bb2d 	.word	0x0800bb2d
 800badc:	0800ba79 	.word	0x0800ba79
 800bae0:	0800ba79 	.word	0x0800ba79
 800bae4:	0800bbf3 	.word	0x0800bbf3
 800bae8:	680b      	ldr	r3, [r1, #0]
 800baea:	1d1a      	adds	r2, r3, #4
 800baec:	681b      	ldr	r3, [r3, #0]
 800baee:	600a      	str	r2, [r1, #0]
 800baf0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800baf4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800baf8:	2301      	movs	r3, #1
 800bafa:	e0a3      	b.n	800bc44 <_printf_i+0x1f4>
 800bafc:	6825      	ldr	r5, [r4, #0]
 800bafe:	6808      	ldr	r0, [r1, #0]
 800bb00:	062e      	lsls	r6, r5, #24
 800bb02:	f100 0304 	add.w	r3, r0, #4
 800bb06:	d50a      	bpl.n	800bb1e <_printf_i+0xce>
 800bb08:	6805      	ldr	r5, [r0, #0]
 800bb0a:	600b      	str	r3, [r1, #0]
 800bb0c:	2d00      	cmp	r5, #0
 800bb0e:	da03      	bge.n	800bb18 <_printf_i+0xc8>
 800bb10:	232d      	movs	r3, #45	; 0x2d
 800bb12:	426d      	negs	r5, r5
 800bb14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb18:	485e      	ldr	r0, [pc, #376]	; (800bc94 <_printf_i+0x244>)
 800bb1a:	230a      	movs	r3, #10
 800bb1c:	e019      	b.n	800bb52 <_printf_i+0x102>
 800bb1e:	f015 0f40 	tst.w	r5, #64	; 0x40
 800bb22:	6805      	ldr	r5, [r0, #0]
 800bb24:	600b      	str	r3, [r1, #0]
 800bb26:	bf18      	it	ne
 800bb28:	b22d      	sxthne	r5, r5
 800bb2a:	e7ef      	b.n	800bb0c <_printf_i+0xbc>
 800bb2c:	680b      	ldr	r3, [r1, #0]
 800bb2e:	6825      	ldr	r5, [r4, #0]
 800bb30:	1d18      	adds	r0, r3, #4
 800bb32:	6008      	str	r0, [r1, #0]
 800bb34:	0628      	lsls	r0, r5, #24
 800bb36:	d501      	bpl.n	800bb3c <_printf_i+0xec>
 800bb38:	681d      	ldr	r5, [r3, #0]
 800bb3a:	e002      	b.n	800bb42 <_printf_i+0xf2>
 800bb3c:	0669      	lsls	r1, r5, #25
 800bb3e:	d5fb      	bpl.n	800bb38 <_printf_i+0xe8>
 800bb40:	881d      	ldrh	r5, [r3, #0]
 800bb42:	4854      	ldr	r0, [pc, #336]	; (800bc94 <_printf_i+0x244>)
 800bb44:	2f6f      	cmp	r7, #111	; 0x6f
 800bb46:	bf0c      	ite	eq
 800bb48:	2308      	moveq	r3, #8
 800bb4a:	230a      	movne	r3, #10
 800bb4c:	2100      	movs	r1, #0
 800bb4e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bb52:	6866      	ldr	r6, [r4, #4]
 800bb54:	60a6      	str	r6, [r4, #8]
 800bb56:	2e00      	cmp	r6, #0
 800bb58:	bfa2      	ittt	ge
 800bb5a:	6821      	ldrge	r1, [r4, #0]
 800bb5c:	f021 0104 	bicge.w	r1, r1, #4
 800bb60:	6021      	strge	r1, [r4, #0]
 800bb62:	b90d      	cbnz	r5, 800bb68 <_printf_i+0x118>
 800bb64:	2e00      	cmp	r6, #0
 800bb66:	d04d      	beq.n	800bc04 <_printf_i+0x1b4>
 800bb68:	4616      	mov	r6, r2
 800bb6a:	fbb5 f1f3 	udiv	r1, r5, r3
 800bb6e:	fb03 5711 	mls	r7, r3, r1, r5
 800bb72:	5dc7      	ldrb	r7, [r0, r7]
 800bb74:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800bb78:	462f      	mov	r7, r5
 800bb7a:	42bb      	cmp	r3, r7
 800bb7c:	460d      	mov	r5, r1
 800bb7e:	d9f4      	bls.n	800bb6a <_printf_i+0x11a>
 800bb80:	2b08      	cmp	r3, #8
 800bb82:	d10b      	bne.n	800bb9c <_printf_i+0x14c>
 800bb84:	6823      	ldr	r3, [r4, #0]
 800bb86:	07df      	lsls	r7, r3, #31
 800bb88:	d508      	bpl.n	800bb9c <_printf_i+0x14c>
 800bb8a:	6923      	ldr	r3, [r4, #16]
 800bb8c:	6861      	ldr	r1, [r4, #4]
 800bb8e:	4299      	cmp	r1, r3
 800bb90:	bfde      	ittt	le
 800bb92:	2330      	movle	r3, #48	; 0x30
 800bb94:	f806 3c01 	strble.w	r3, [r6, #-1]
 800bb98:	f106 36ff 	addle.w	r6, r6, #4294967295
 800bb9c:	1b92      	subs	r2, r2, r6
 800bb9e:	6122      	str	r2, [r4, #16]
 800bba0:	f8cd a000 	str.w	sl, [sp]
 800bba4:	464b      	mov	r3, r9
 800bba6:	aa03      	add	r2, sp, #12
 800bba8:	4621      	mov	r1, r4
 800bbaa:	4640      	mov	r0, r8
 800bbac:	f7ff fee2 	bl	800b974 <_printf_common>
 800bbb0:	3001      	adds	r0, #1
 800bbb2:	d14c      	bne.n	800bc4e <_printf_i+0x1fe>
 800bbb4:	f04f 30ff 	mov.w	r0, #4294967295
 800bbb8:	b004      	add	sp, #16
 800bbba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbbe:	4835      	ldr	r0, [pc, #212]	; (800bc94 <_printf_i+0x244>)
 800bbc0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800bbc4:	6823      	ldr	r3, [r4, #0]
 800bbc6:	680e      	ldr	r6, [r1, #0]
 800bbc8:	061f      	lsls	r7, r3, #24
 800bbca:	f856 5b04 	ldr.w	r5, [r6], #4
 800bbce:	600e      	str	r6, [r1, #0]
 800bbd0:	d514      	bpl.n	800bbfc <_printf_i+0x1ac>
 800bbd2:	07d9      	lsls	r1, r3, #31
 800bbd4:	bf44      	itt	mi
 800bbd6:	f043 0320 	orrmi.w	r3, r3, #32
 800bbda:	6023      	strmi	r3, [r4, #0]
 800bbdc:	b91d      	cbnz	r5, 800bbe6 <_printf_i+0x196>
 800bbde:	6823      	ldr	r3, [r4, #0]
 800bbe0:	f023 0320 	bic.w	r3, r3, #32
 800bbe4:	6023      	str	r3, [r4, #0]
 800bbe6:	2310      	movs	r3, #16
 800bbe8:	e7b0      	b.n	800bb4c <_printf_i+0xfc>
 800bbea:	6823      	ldr	r3, [r4, #0]
 800bbec:	f043 0320 	orr.w	r3, r3, #32
 800bbf0:	6023      	str	r3, [r4, #0]
 800bbf2:	2378      	movs	r3, #120	; 0x78
 800bbf4:	4828      	ldr	r0, [pc, #160]	; (800bc98 <_printf_i+0x248>)
 800bbf6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bbfa:	e7e3      	b.n	800bbc4 <_printf_i+0x174>
 800bbfc:	065e      	lsls	r6, r3, #25
 800bbfe:	bf48      	it	mi
 800bc00:	b2ad      	uxthmi	r5, r5
 800bc02:	e7e6      	b.n	800bbd2 <_printf_i+0x182>
 800bc04:	4616      	mov	r6, r2
 800bc06:	e7bb      	b.n	800bb80 <_printf_i+0x130>
 800bc08:	680b      	ldr	r3, [r1, #0]
 800bc0a:	6826      	ldr	r6, [r4, #0]
 800bc0c:	6960      	ldr	r0, [r4, #20]
 800bc0e:	1d1d      	adds	r5, r3, #4
 800bc10:	600d      	str	r5, [r1, #0]
 800bc12:	0635      	lsls	r5, r6, #24
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	d501      	bpl.n	800bc1c <_printf_i+0x1cc>
 800bc18:	6018      	str	r0, [r3, #0]
 800bc1a:	e002      	b.n	800bc22 <_printf_i+0x1d2>
 800bc1c:	0671      	lsls	r1, r6, #25
 800bc1e:	d5fb      	bpl.n	800bc18 <_printf_i+0x1c8>
 800bc20:	8018      	strh	r0, [r3, #0]
 800bc22:	2300      	movs	r3, #0
 800bc24:	6123      	str	r3, [r4, #16]
 800bc26:	4616      	mov	r6, r2
 800bc28:	e7ba      	b.n	800bba0 <_printf_i+0x150>
 800bc2a:	680b      	ldr	r3, [r1, #0]
 800bc2c:	1d1a      	adds	r2, r3, #4
 800bc2e:	600a      	str	r2, [r1, #0]
 800bc30:	681e      	ldr	r6, [r3, #0]
 800bc32:	6862      	ldr	r2, [r4, #4]
 800bc34:	2100      	movs	r1, #0
 800bc36:	4630      	mov	r0, r6
 800bc38:	f7f4 fad2 	bl	80001e0 <memchr>
 800bc3c:	b108      	cbz	r0, 800bc42 <_printf_i+0x1f2>
 800bc3e:	1b80      	subs	r0, r0, r6
 800bc40:	6060      	str	r0, [r4, #4]
 800bc42:	6863      	ldr	r3, [r4, #4]
 800bc44:	6123      	str	r3, [r4, #16]
 800bc46:	2300      	movs	r3, #0
 800bc48:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bc4c:	e7a8      	b.n	800bba0 <_printf_i+0x150>
 800bc4e:	6923      	ldr	r3, [r4, #16]
 800bc50:	4632      	mov	r2, r6
 800bc52:	4649      	mov	r1, r9
 800bc54:	4640      	mov	r0, r8
 800bc56:	47d0      	blx	sl
 800bc58:	3001      	adds	r0, #1
 800bc5a:	d0ab      	beq.n	800bbb4 <_printf_i+0x164>
 800bc5c:	6823      	ldr	r3, [r4, #0]
 800bc5e:	079b      	lsls	r3, r3, #30
 800bc60:	d413      	bmi.n	800bc8a <_printf_i+0x23a>
 800bc62:	68e0      	ldr	r0, [r4, #12]
 800bc64:	9b03      	ldr	r3, [sp, #12]
 800bc66:	4298      	cmp	r0, r3
 800bc68:	bfb8      	it	lt
 800bc6a:	4618      	movlt	r0, r3
 800bc6c:	e7a4      	b.n	800bbb8 <_printf_i+0x168>
 800bc6e:	2301      	movs	r3, #1
 800bc70:	4632      	mov	r2, r6
 800bc72:	4649      	mov	r1, r9
 800bc74:	4640      	mov	r0, r8
 800bc76:	47d0      	blx	sl
 800bc78:	3001      	adds	r0, #1
 800bc7a:	d09b      	beq.n	800bbb4 <_printf_i+0x164>
 800bc7c:	3501      	adds	r5, #1
 800bc7e:	68e3      	ldr	r3, [r4, #12]
 800bc80:	9903      	ldr	r1, [sp, #12]
 800bc82:	1a5b      	subs	r3, r3, r1
 800bc84:	42ab      	cmp	r3, r5
 800bc86:	dcf2      	bgt.n	800bc6e <_printf_i+0x21e>
 800bc88:	e7eb      	b.n	800bc62 <_printf_i+0x212>
 800bc8a:	2500      	movs	r5, #0
 800bc8c:	f104 0619 	add.w	r6, r4, #25
 800bc90:	e7f5      	b.n	800bc7e <_printf_i+0x22e>
 800bc92:	bf00      	nop
 800bc94:	0800c69d 	.word	0x0800c69d
 800bc98:	0800c6ae 	.word	0x0800c6ae

0800bc9c <_sbrk_r>:
 800bc9c:	b538      	push	{r3, r4, r5, lr}
 800bc9e:	4d06      	ldr	r5, [pc, #24]	; (800bcb8 <_sbrk_r+0x1c>)
 800bca0:	2300      	movs	r3, #0
 800bca2:	4604      	mov	r4, r0
 800bca4:	4608      	mov	r0, r1
 800bca6:	602b      	str	r3, [r5, #0]
 800bca8:	f7f6 fd50 	bl	800274c <_sbrk>
 800bcac:	1c43      	adds	r3, r0, #1
 800bcae:	d102      	bne.n	800bcb6 <_sbrk_r+0x1a>
 800bcb0:	682b      	ldr	r3, [r5, #0]
 800bcb2:	b103      	cbz	r3, 800bcb6 <_sbrk_r+0x1a>
 800bcb4:	6023      	str	r3, [r4, #0]
 800bcb6:	bd38      	pop	{r3, r4, r5, pc}
 800bcb8:	20009d0c 	.word	0x20009d0c

0800bcbc <__sread>:
 800bcbc:	b510      	push	{r4, lr}
 800bcbe:	460c      	mov	r4, r1
 800bcc0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcc4:	f000 f8a0 	bl	800be08 <_read_r>
 800bcc8:	2800      	cmp	r0, #0
 800bcca:	bfab      	itete	ge
 800bccc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bcce:	89a3      	ldrhlt	r3, [r4, #12]
 800bcd0:	181b      	addge	r3, r3, r0
 800bcd2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bcd6:	bfac      	ite	ge
 800bcd8:	6563      	strge	r3, [r4, #84]	; 0x54
 800bcda:	81a3      	strhlt	r3, [r4, #12]
 800bcdc:	bd10      	pop	{r4, pc}

0800bcde <__swrite>:
 800bcde:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bce2:	461f      	mov	r7, r3
 800bce4:	898b      	ldrh	r3, [r1, #12]
 800bce6:	05db      	lsls	r3, r3, #23
 800bce8:	4605      	mov	r5, r0
 800bcea:	460c      	mov	r4, r1
 800bcec:	4616      	mov	r6, r2
 800bcee:	d505      	bpl.n	800bcfc <__swrite+0x1e>
 800bcf0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bcf4:	2302      	movs	r3, #2
 800bcf6:	2200      	movs	r2, #0
 800bcf8:	f000 f868 	bl	800bdcc <_lseek_r>
 800bcfc:	89a3      	ldrh	r3, [r4, #12]
 800bcfe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bd02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bd06:	81a3      	strh	r3, [r4, #12]
 800bd08:	4632      	mov	r2, r6
 800bd0a:	463b      	mov	r3, r7
 800bd0c:	4628      	mov	r0, r5
 800bd0e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bd12:	f000 b817 	b.w	800bd44 <_write_r>

0800bd16 <__sseek>:
 800bd16:	b510      	push	{r4, lr}
 800bd18:	460c      	mov	r4, r1
 800bd1a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd1e:	f000 f855 	bl	800bdcc <_lseek_r>
 800bd22:	1c43      	adds	r3, r0, #1
 800bd24:	89a3      	ldrh	r3, [r4, #12]
 800bd26:	bf15      	itete	ne
 800bd28:	6560      	strne	r0, [r4, #84]	; 0x54
 800bd2a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bd2e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bd32:	81a3      	strheq	r3, [r4, #12]
 800bd34:	bf18      	it	ne
 800bd36:	81a3      	strhne	r3, [r4, #12]
 800bd38:	bd10      	pop	{r4, pc}

0800bd3a <__sclose>:
 800bd3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bd3e:	f000 b813 	b.w	800bd68 <_close_r>
	...

0800bd44 <_write_r>:
 800bd44:	b538      	push	{r3, r4, r5, lr}
 800bd46:	4d07      	ldr	r5, [pc, #28]	; (800bd64 <_write_r+0x20>)
 800bd48:	4604      	mov	r4, r0
 800bd4a:	4608      	mov	r0, r1
 800bd4c:	4611      	mov	r1, r2
 800bd4e:	2200      	movs	r2, #0
 800bd50:	602a      	str	r2, [r5, #0]
 800bd52:	461a      	mov	r2, r3
 800bd54:	f7f6 fa9c 	bl	8002290 <_write>
 800bd58:	1c43      	adds	r3, r0, #1
 800bd5a:	d102      	bne.n	800bd62 <_write_r+0x1e>
 800bd5c:	682b      	ldr	r3, [r5, #0]
 800bd5e:	b103      	cbz	r3, 800bd62 <_write_r+0x1e>
 800bd60:	6023      	str	r3, [r4, #0]
 800bd62:	bd38      	pop	{r3, r4, r5, pc}
 800bd64:	20009d0c 	.word	0x20009d0c

0800bd68 <_close_r>:
 800bd68:	b538      	push	{r3, r4, r5, lr}
 800bd6a:	4d06      	ldr	r5, [pc, #24]	; (800bd84 <_close_r+0x1c>)
 800bd6c:	2300      	movs	r3, #0
 800bd6e:	4604      	mov	r4, r0
 800bd70:	4608      	mov	r0, r1
 800bd72:	602b      	str	r3, [r5, #0]
 800bd74:	f7f6 fcdc 	bl	8002730 <_close>
 800bd78:	1c43      	adds	r3, r0, #1
 800bd7a:	d102      	bne.n	800bd82 <_close_r+0x1a>
 800bd7c:	682b      	ldr	r3, [r5, #0]
 800bd7e:	b103      	cbz	r3, 800bd82 <_close_r+0x1a>
 800bd80:	6023      	str	r3, [r4, #0]
 800bd82:	bd38      	pop	{r3, r4, r5, pc}
 800bd84:	20009d0c 	.word	0x20009d0c

0800bd88 <_fstat_r>:
 800bd88:	b538      	push	{r3, r4, r5, lr}
 800bd8a:	4d07      	ldr	r5, [pc, #28]	; (800bda8 <_fstat_r+0x20>)
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	4604      	mov	r4, r0
 800bd90:	4608      	mov	r0, r1
 800bd92:	4611      	mov	r1, r2
 800bd94:	602b      	str	r3, [r5, #0]
 800bd96:	f7f6 fccf 	bl	8002738 <_fstat>
 800bd9a:	1c43      	adds	r3, r0, #1
 800bd9c:	d102      	bne.n	800bda4 <_fstat_r+0x1c>
 800bd9e:	682b      	ldr	r3, [r5, #0]
 800bda0:	b103      	cbz	r3, 800bda4 <_fstat_r+0x1c>
 800bda2:	6023      	str	r3, [r4, #0]
 800bda4:	bd38      	pop	{r3, r4, r5, pc}
 800bda6:	bf00      	nop
 800bda8:	20009d0c 	.word	0x20009d0c

0800bdac <_isatty_r>:
 800bdac:	b538      	push	{r3, r4, r5, lr}
 800bdae:	4d06      	ldr	r5, [pc, #24]	; (800bdc8 <_isatty_r+0x1c>)
 800bdb0:	2300      	movs	r3, #0
 800bdb2:	4604      	mov	r4, r0
 800bdb4:	4608      	mov	r0, r1
 800bdb6:	602b      	str	r3, [r5, #0]
 800bdb8:	f7f6 fcc4 	bl	8002744 <_isatty>
 800bdbc:	1c43      	adds	r3, r0, #1
 800bdbe:	d102      	bne.n	800bdc6 <_isatty_r+0x1a>
 800bdc0:	682b      	ldr	r3, [r5, #0]
 800bdc2:	b103      	cbz	r3, 800bdc6 <_isatty_r+0x1a>
 800bdc4:	6023      	str	r3, [r4, #0]
 800bdc6:	bd38      	pop	{r3, r4, r5, pc}
 800bdc8:	20009d0c 	.word	0x20009d0c

0800bdcc <_lseek_r>:
 800bdcc:	b538      	push	{r3, r4, r5, lr}
 800bdce:	4d07      	ldr	r5, [pc, #28]	; (800bdec <_lseek_r+0x20>)
 800bdd0:	4604      	mov	r4, r0
 800bdd2:	4608      	mov	r0, r1
 800bdd4:	4611      	mov	r1, r2
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	602a      	str	r2, [r5, #0]
 800bdda:	461a      	mov	r2, r3
 800bddc:	f7f6 fcb4 	bl	8002748 <_lseek>
 800bde0:	1c43      	adds	r3, r0, #1
 800bde2:	d102      	bne.n	800bdea <_lseek_r+0x1e>
 800bde4:	682b      	ldr	r3, [r5, #0]
 800bde6:	b103      	cbz	r3, 800bdea <_lseek_r+0x1e>
 800bde8:	6023      	str	r3, [r4, #0]
 800bdea:	bd38      	pop	{r3, r4, r5, pc}
 800bdec:	20009d0c 	.word	0x20009d0c

0800bdf0 <__malloc_lock>:
 800bdf0:	4801      	ldr	r0, [pc, #4]	; (800bdf8 <__malloc_lock+0x8>)
 800bdf2:	f7ff bb55 	b.w	800b4a0 <__retarget_lock_acquire_recursive>
 800bdf6:	bf00      	nop
 800bdf8:	20009d04 	.word	0x20009d04

0800bdfc <__malloc_unlock>:
 800bdfc:	4801      	ldr	r0, [pc, #4]	; (800be04 <__malloc_unlock+0x8>)
 800bdfe:	f7ff bb50 	b.w	800b4a2 <__retarget_lock_release_recursive>
 800be02:	bf00      	nop
 800be04:	20009d04 	.word	0x20009d04

0800be08 <_read_r>:
 800be08:	b538      	push	{r3, r4, r5, lr}
 800be0a:	4d07      	ldr	r5, [pc, #28]	; (800be28 <_read_r+0x20>)
 800be0c:	4604      	mov	r4, r0
 800be0e:	4608      	mov	r0, r1
 800be10:	4611      	mov	r1, r2
 800be12:	2200      	movs	r2, #0
 800be14:	602a      	str	r2, [r5, #0]
 800be16:	461a      	mov	r2, r3
 800be18:	f7f6 fc7c 	bl	8002714 <_read>
 800be1c:	1c43      	adds	r3, r0, #1
 800be1e:	d102      	bne.n	800be26 <_read_r+0x1e>
 800be20:	682b      	ldr	r3, [r5, #0]
 800be22:	b103      	cbz	r3, 800be26 <_read_r+0x1e>
 800be24:	6023      	str	r3, [r4, #0]
 800be26:	bd38      	pop	{r3, r4, r5, pc}
 800be28:	20009d0c 	.word	0x20009d0c

0800be2c <_init>:
 800be2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be2e:	bf00      	nop
 800be30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be32:	bc08      	pop	{r3}
 800be34:	469e      	mov	lr, r3
 800be36:	4770      	bx	lr

0800be38 <_fini>:
 800be38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be3a:	bf00      	nop
 800be3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800be3e:	bc08      	pop	{r3}
 800be40:	469e      	mov	lr, r3
 800be42:	4770      	bx	lr
