<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sparc › include › asm › mmu_64.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>mmu_64.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef __MMU_H</span>
<span class="cp">#define __MMU_H</span>

<span class="cp">#include &lt;linux/const.h&gt;</span>
<span class="cp">#include &lt;asm/page.h&gt;</span>
<span class="cp">#include &lt;asm/hypervisor.h&gt;</span>

<span class="cp">#define CTX_NR_BITS		13</span>

<span class="cp">#define TAG_CONTEXT_BITS	((_AC(1,UL) &lt;&lt; CTX_NR_BITS) - _AC(1,UL))</span>

<span class="cm">/* UltraSPARC-III+ and later have a feature whereby you can</span>
<span class="cm"> * select what page size the various Data-TLB instances in the</span>
<span class="cm"> * chip.  In order to gracefully support this, we put the version</span>
<span class="cm"> * field in a spot outside of the areas of the context register</span>
<span class="cm"> * where this parameter is specified.</span>
<span class="cm"> */</span>
<span class="cp">#define CTX_VERSION_SHIFT	22</span>
<span class="cp">#define CTX_VERSION_MASK	((~0UL) &lt;&lt; CTX_VERSION_SHIFT)</span>

<span class="cp">#define CTX_PGSZ_8KB		_AC(0x0,UL)</span>
<span class="cp">#define CTX_PGSZ_64KB		_AC(0x1,UL)</span>
<span class="cp">#define CTX_PGSZ_512KB		_AC(0x2,UL)</span>
<span class="cp">#define CTX_PGSZ_4MB		_AC(0x3,UL)</span>
<span class="cp">#define CTX_PGSZ_BITS		_AC(0x7,UL)</span>
<span class="cp">#define CTX_PGSZ0_NUC_SHIFT	61</span>
<span class="cp">#define CTX_PGSZ1_NUC_SHIFT	58</span>
<span class="cp">#define CTX_PGSZ0_SHIFT		16</span>
<span class="cp">#define CTX_PGSZ1_SHIFT		19</span>
<span class="cp">#define CTX_PGSZ_MASK		((CTX_PGSZ_BITS &lt;&lt; CTX_PGSZ0_SHIFT) | \</span>
<span class="cp">				 (CTX_PGSZ_BITS &lt;&lt; CTX_PGSZ1_SHIFT))</span>

<span class="cp">#if defined(CONFIG_SPARC64_PAGE_SIZE_8KB)</span>
<span class="cp">#define CTX_PGSZ_BASE	CTX_PGSZ_8KB</span>
<span class="cp">#elif defined(CONFIG_SPARC64_PAGE_SIZE_64KB)</span>
<span class="cp">#define CTX_PGSZ_BASE	CTX_PGSZ_64KB</span>
<span class="cp">#else</span>
<span class="cp">#error No page size specified in kernel configuration</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_HUGETLB_PAGE_SIZE_4MB)</span>
<span class="cp">#define CTX_PGSZ_HUGE		CTX_PGSZ_4MB</span>
<span class="cp">#elif defined(CONFIG_HUGETLB_PAGE_SIZE_512K)</span>
<span class="cp">#define CTX_PGSZ_HUGE		CTX_PGSZ_512KB</span>
<span class="cp">#elif defined(CONFIG_HUGETLB_PAGE_SIZE_64K)</span>
<span class="cp">#define CTX_PGSZ_HUGE		CTX_PGSZ_64KB</span>
<span class="cp">#endif</span>

<span class="cp">#define CTX_PGSZ_KERN	CTX_PGSZ_4MB</span>

<span class="cm">/* Thus, when running on UltraSPARC-III+ and later, we use the following</span>
<span class="cm"> * PRIMARY_CONTEXT register values for the kernel context.</span>
<span class="cm"> */</span>
<span class="cp">#define CTX_CHEETAH_PLUS_NUC \</span>
<span class="cp">	((CTX_PGSZ_KERN &lt;&lt; CTX_PGSZ0_NUC_SHIFT) | \</span>
<span class="cp">	 (CTX_PGSZ_BASE &lt;&lt; CTX_PGSZ1_NUC_SHIFT))</span>

<span class="cp">#define CTX_CHEETAH_PLUS_CTX0 \</span>
<span class="cp">	((CTX_PGSZ_KERN &lt;&lt; CTX_PGSZ0_SHIFT) | \</span>
<span class="cp">	 (CTX_PGSZ_BASE &lt;&lt; CTX_PGSZ1_SHIFT))</span>

<span class="cm">/* If you want &quot;the TLB context number&quot; use CTX_NR_MASK.  If you</span>
<span class="cm"> * want &quot;the bits I program into the context registers&quot; use</span>
<span class="cm"> * CTX_HW_MASK.</span>
<span class="cm"> */</span>
<span class="cp">#define CTX_NR_MASK		TAG_CONTEXT_BITS</span>
<span class="cp">#define CTX_HW_MASK		(CTX_NR_MASK | CTX_PGSZ_MASK)</span>

<span class="cp">#define CTX_FIRST_VERSION	((_AC(1,UL) &lt;&lt; CTX_VERSION_SHIFT) + _AC(1,UL))</span>
<span class="cp">#define CTX_VALID(__ctx)	\</span>
<span class="cp">	 (!(((__ctx.sparc64_ctx_val) ^ tlb_context_cache) &amp; CTX_VERSION_MASK))</span>
<span class="cp">#define CTX_HWBITS(__ctx)	((__ctx.sparc64_ctx_val) &amp; CTX_HW_MASK)</span>
<span class="cp">#define CTX_NRBITS(__ctx)	((__ctx.sparc64_ctx_val) &amp; CTX_NR_MASK)</span>

<span class="cp">#ifndef __ASSEMBLY__</span>

<span class="cp">#define TSB_ENTRY_ALIGNMENT	16</span>

<span class="k">struct</span> <span class="n">tsb</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tag</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pte</span><span class="p">;</span>
<span class="p">}</span> <span class="n">__attribute__</span><span class="p">((</span><span class="n">aligned</span><span class="p">(</span><span class="n">TSB_ENTRY_ALIGNMENT</span><span class="p">)));</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">__tsb_insert</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ent</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tag</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pte</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">tsb_flush</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ent</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">tag</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">tsb_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">tsb</span> <span class="o">*</span><span class="n">tsb</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">tsb_config</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">tsb</span>		<span class="o">*</span><span class="n">tsb</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">tsb_rss_limit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">tsb_nentries</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">tsb_reg_val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">tsb_map_vaddr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">tsb_map_pte</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define MM_TSB_BASE	0</span>

<span class="cp">#ifdef CONFIG_HUGETLB_PAGE</span>
<span class="cp">#define MM_TSB_HUGE	1</span>
<span class="cp">#define MM_NUM_TSBS	2</span>
<span class="cp">#else</span>
<span class="cp">#define MM_NUM_TSBS	1</span>
<span class="cp">#endif</span>

<span class="k">typedef</span> <span class="k">struct</span> <span class="p">{</span>
	<span class="n">spinlock_t</span>		<span class="n">lock</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">sparc64_ctx_val</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span>		<span class="n">huge_pte_count</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">tsb_config</span>	<span class="n">tsb_block</span><span class="p">[</span><span class="n">MM_NUM_TSBS</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">hv_tsb_descr</span>	<span class="n">tsb_descr</span><span class="p">[</span><span class="n">MM_NUM_TSBS</span><span class="p">];</span>
<span class="p">}</span> <span class="n">mm_context_t</span><span class="p">;</span>

<span class="cp">#endif </span><span class="cm">/* !__ASSEMBLY__ */</span><span class="cp"></span>

<span class="cp">#define TSB_CONFIG_TSB		0x00</span>
<span class="cp">#define TSB_CONFIG_RSS_LIMIT	0x08</span>
<span class="cp">#define TSB_CONFIG_NENTRIES	0x10</span>
<span class="cp">#define TSB_CONFIG_REG_VAL	0x18</span>
<span class="cp">#define TSB_CONFIG_MAP_VADDR	0x20</span>
<span class="cp">#define TSB_CONFIG_MAP_PTE	0x28</span>

<span class="cp">#endif </span><span class="cm">/* __MMU_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
