v 20150101 2
P 100 15700 400 15700 1 0 0
{
T 200 15750 5 8 1 1 0 0 1
pinnumber=13
T 200 15750 5 8 0 0 0 0 1
pinseq=1
T 200 15750 5 8 0 1 0 0 1
pintype=io
T 200 15750 5 8 0 1 0 0 1
pinlabel=n_a
}
V 350 16900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 16900 300 16900 1 0 0
{
T 150 16950 5 8 1 1 0 0 1
pinnumber=14
T 150 16950 5 8 0 0 0 0 1
pinseq=2
T 150 16950 5 8 0 1 0 0 1
pintype=io
T 150 16950 5 8 0 1 0 0 1
pinlabel=n_a
}
T 450 16850 9 10 1 0 0 0 1
CE
T 450 16050 9 10 0 0 0 0 1
CONFIG
T 450 15650 9 10 0 0 0 0 1
DCLK
P 100 16100 300 16100 1 0 0
{
T 150 16150 5 8 1 1 0 0 1
pinnumber=34
T 150 16150 5 8 0 0 0 0 1
pinseq=3
T 150 16150 5 8 0 1 0 0 1
pintype=io
T 150 16150 5 8 0 1 0 0 1
pinlabel=n_a
}
V 350 16100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 100 14900 400 14900 1 0 0
{
T 200 14950 5 8 1 1 0 0 1
pinnumber=12
T 200 14950 5 8 0 0 0 0 1
pinseq=4
T 200 14950 5 8 0 1 0 0 1
pintype=io
T 200 14950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 14500 400 14500 1 0 0
{
T 200 14550 5 8 1 1 0 0 1
pinnumber=11
T 200 14550 5 8 0 0 0 0 1
pinseq=5
T 200 14550 5 8 0 1 0 0 1
pintype=io
T 200 14550 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 14100 400 14100 1 0 0
{
T 200 14150 5 8 1 1 0 0 1
pinnumber=10
T 200 14150 5 8 0 0 0 0 1
pinseq=6
T 200 14150 5 8 0 1 0 0 1
pintype=io
T 200 14150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 13700 400 13700 1 0 0
{
T 250 13750 5 8 1 1 0 0 1
pinnumber=9
T 250 13750 5 8 0 0 0 0 1
pinseq=7
T 250 13750 5 8 0 1 0 0 1
pintype=io
T 250 13750 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 13300 400 13300 1 0 0
{
T 250 13350 5 8 1 1 0 0 1
pinnumber=8
T 250 13350 5 8 0 0 0 0 1
pinseq=8
T 250 13350 5 8 0 1 0 0 1
pintype=io
T 250 13350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 12900 400 12900 1 0 0
{
T 250 12950 5 8 1 1 0 0 1
pinnumber=7
T 250 12950 5 8 0 0 0 0 1
pinseq=9
T 250 12950 5 8 0 1 0 0 1
pintype=io
T 250 12950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 12100 400 12100 1 0 0
{
T 250 12150 5 8 1 1 0 0 1
pinnumber=5
T 250 12150 5 8 0 0 0 0 1
pinseq=10
T 250 12150 5 8 0 1 0 0 1
pintype=io
T 250 12150 5 8 0 1 0 0 1
pinlabel=n_a
}
T 450 14850 9 10 1 0 0 0 1
DATA0
T 450 14450 9 10 1 0 0 0 1
DATA1 I/O
T 450 13650 9 10 1 0 0 0 1
DATA3 I/O
T 450 13250 9 10 1 0 0 0 1
DATA4 I/O
T 450 12850 9 10 1 0 0 0 1
DATA5 I/O
T 450 12050 9 10 1 0 0 0 1
DATA7 I/O
P 100 12500 400 12500 1 0 0
{
T 250 12550 5 8 1 1 0 0 1
pinnumber=6
T 250 12550 5 8 0 0 0 0 1
pinseq=11
T 250 12550 5 8 0 1 0 0 1
pintype=io
T 250 12550 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 11700 400 11700 1 0 0
{
T 200 11750 5 8 1 1 0 0 1
pinnumber=79
T 200 11750 5 8 0 0 0 0 1
pinseq=12
T 200 11750 5 8 0 1 0 0 1
pintype=io
T 200 11750 5 8 0 1 0 0 1
pinlabel=n_a
}
T 450 12450 9 10 1 0 0 0 1
DATA6 I/O
T 450 11650 9 10 1 0 0 0 1
CS I/O
P 100 11300 300 11300 1 0 0
{
T 150 11350 5 8 1 1 0 0 1
pinnumber=78
T 150 11350 5 8 0 0 0 0 1
pinseq=13
T 150 11350 5 8 0 1 0 0 1
pintype=io
T 150 11350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 10900 300 10900 1 0 0
{
T 150 10950 5 8 1 1 0 0 1
pinnumber=80
T 150 10950 5 8 0 0 0 0 1
pinseq=14
T 150 10950 5 8 0 1 0 0 1
pintype=io
T 150 10950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 10500 300 10500 1 0 0
{
T 150 10550 5 8 1 1 0 0 1
pinnumber=81
T 150 10550 5 8 0 0 0 0 1
pinseq=15
T 150 10550 5 8 0 1 0 0 1
pintype=io
T 150 10550 5 8 0 1 0 0 1
pinlabel=n_a
}
V 350 11300 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 350 10900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
V 350 10500 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 450 14050 9 10 1 0 0 0 1
DATA2 I/O
T 450 11250 9 10 1 0 0 0 1
CS I/O
T 450 10850 9 10 1 0 0 0 1
WS I/O
T 450 10450 9 10 1 0 0 0 1
RS I/O
P 100 10100 400 10100 1 0 0
{
T 150 10150 5 8 1 1 0 0 1
pinnumber=73
T 150 10150 5 8 0 0 0 0 1
pinseq=16
T 150 10150 5 8 0 1 0 0 1
pintype=io
T 150 10150 5 8 0 1 0 0 1
pinlabel=n_a
}
T 450 10050 9 10 1 0 0 0 1
CLKUSR I/O
P 100 9300 400 9300 1 0 0
{
T 200 9350 5 8 1 1 0 0 1
pinnumber=31
T 200 9350 5 8 0 0 0 0 1
pinseq=17
T 200 9350 5 8 0 1 0 0 1
pintype=io
T 200 9350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 8900 400 8900 1 0 0
{
T 200 8950 5 8 1 1 0 0 1
pinnumber=32
T 200 8950 5 8 0 0 0 0 1
pinseq=18
T 200 8950 5 8 0 1 0 0 1
pintype=io
T 200 8950 5 8 0 1 0 0 1
pinlabel=n_a
}
T 450 9250 9 10 1 0 0 0 1
MSEL0
T 450 8850 9 10 1 0 0 0 1
MSEL1
P 100 8100 400 8100 1 0 0
{
T 200 8150 5 8 1 1 0 0 1
pinnumber=15
T 200 8150 5 8 0 0 0 0 1
pinseq=19
T 200 8150 5 8 0 1 0 0 1
pintype=io
T 200 8150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 7700 400 7700 1 0 0
{
T 200 7750 5 8 1 1 0 0 1
pinnumber=77
T 200 7750 5 8 0 0 0 0 1
pinseq=20
T 200 7750 5 8 0 1 0 0 1
pintype=io
T 200 7750 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 7300 400 7300 1 0 0
{
T 200 7350 5 8 1 1 0 0 1
pinnumber=57
T 200 7350 5 8 0 0 0 0 1
pinseq=21
T 200 7350 5 8 0 1 0 0 1
pintype=io
T 200 7350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 6900 400 6900 1 0 0
{
T 200 6950 5 8 1 1 0 0 1
pinnumber=56
T 200 6950 5 8 0 0 0 0 1
pinseq=22
T 200 6950 5 8 0 1 0 0 1
pintype=io
T 200 6950 5 8 0 1 0 0 1
pinlabel=n_a
}
T 450 8050 9 10 1 0 0 0 1
TDI
T 450 7650 9 10 1 0 0 0 1
TCK
T 450 7250 9 10 1 0 0 0 1
TMS
T 450 6850 9 10 1 0 0 0 1
TRST
P 100 6100 400 6100 1 0 0
{
T 200 6150 5 8 1 1 0 0 1
pinnumber=83
T 200 6150 5 8 0 0 0 0 1
pinseq=23
T 200 6150 5 8 0 1 0 0 1
pintype=io
T 200 6150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 5700 300 5700 1 0 0
{
T 200 5750 5 8 1 1 0 0 1
pinnumber=3
T 200 5750 5 8 0 0 0 0 1
pinseq=24
T 200 5750 5 8 0 1 0 0 1
pintype=io
T 200 5750 5 8 0 1 0 0 1
pinlabel=n_a
}
V 350 5700 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 450 6050 9 10 1 0 0 0 1
DEV_OE
T 450 5650 9 10 1 0 0 0 1
DEV_CLR
P 100 4900 400 4900 1 0 0
{
T 250 4950 5 8 1 1 0 0 1
pinnumber=1
T 250 4950 5 8 0 0 0 0 1
pinseq=25
T 250 4950 5 8 0 1 0 0 1
pintype=io
T 250 4950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 4500 400 4500 1 0 0
{
T 150 4550 5 8 1 1 0 0 1
pinnumber=43
T 150 4550 5 8 0 0 0 0 1
pinseq=26
T 150 4550 5 8 0 1 0 0 1
pintype=io
T 150 4550 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 4100 400 4100 1 0 0
{
T 200 4150 5 8 1 1 0 0 1
pinnumber=2
T 200 4150 5 8 0 0 0 0 1
pinseq=27
T 200 4150 5 8 0 1 0 0 1
pintype=io
T 200 4150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 3700 400 3700 1 0 0
{
T 150 3750 5 8 1 1 0 0 1
pinnumber=42
T 150 3750 5 8 0 0 0 0 1
pinseq=28
T 150 3750 5 8 0 1 0 0 1
pintype=io
T 150 3750 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 3300 400 3300 1 0 0
{
T 150 3350 5 8 1 1 0 0 1
pinnumber=44
T 150 3350 5 8 0 0 0 0 1
pinseq=29
T 150 3350 5 8 0 1 0 0 1
pintype=io
T 150 3350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 2900 400 2900 1 0 0
{
T 150 2950 5 8 1 1 0 0 1
pinnumber=84
T 150 2950 5 8 0 0 0 0 1
pinseq=30
T 150 2950 5 8 0 1 0 0 1
pintype=io
T 150 2950 5 8 0 1 0 0 1
pinlabel=n_a
}
T 450 4850 9 10 1 0 0 0 1
IN CLK
T 450 4450 9 10 1 0 0 0 1
IN CLK
T 450 4050 9 10 1 0 0 0 1
IN
T 450 3650 9 10 1 0 0 0 1
IN
T 450 3250 9 10 1 0 0 0 1
IN
T 450 2850 9 10 1 0 0 0 1
IN
V 5550 16900 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
P 5600 16900 5800 16900 1 0 1
{
T 5600 16950 5 8 1 1 0 0 1
pinnumber=75
T 5600 16950 5 8 0 0 0 0 1
pinseq=31
T 5600 16950 5 8 0 1 0 0 1
pintype=io
T 5600 16950 5 8 0 1 0 0 1
pinlabel=n_a
}
T 5050 16850 9 10 1 0 0 0 1
CEO
P 5800 16100 5600 16100 1 0 0
{
T 5600 16150 5 8 1 1 0 0 1
pinnumber=55
T 5600 16150 5 8 0 0 0 0 1
pinseq=32
T 5600 16150 5 8 0 1 0 0 1
pintype=io
T 5600 16150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5800 15700 5500 15700 1 0 0
{
T 5550 15750 5 8 1 1 0 0 1
pinnumber=76
T 5550 15750 5 8 0 0 0 0 1
pinseq=33
T 5550 15750 5 8 0 1 0 0 1
pintype=io
T 5550 15750 5 8 0 1 0 0 1
pinlabel=n_a
}
V 5550 16100 50 6 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 4700 16050 9 10 1 0 0 0 1
STATUS
T 4250 15650 9 10 1 0 0 0 1
CONF_DONE
P 5500 14900 5800 14900 1 0 1
{
T 5550 14950 5 8 1 1 0 0 1
pinnumber=69
T 5550 14950 5 8 0 0 0 0 1
pinseq=34
T 5550 14950 5 8 0 1 0 0 1
pintype=io
T 5550 14950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 14100 5800 14100 1 0 1
{
T 5550 14150 5 8 1 1 0 0 1
pinnumber=70
T 5550 14150 5 8 0 0 0 0 1
pinseq=35
T 5550 14150 5 8 0 1 0 0 1
pintype=io
T 5550 14150 5 8 0 1 0 0 1
pinlabel=n_a
}
T 4100 14850 9 10 1 0 0 0 1
INIT_DONE I/O
T 4250 14050 9 10 1 0 0 0 1
RDYnBSY I/O
P 5800 13300 5500 13300 1 0 0
{
T 5550 13350 5 8 1 1 0 0 1
pinnumber=74
T 5550 13350 5 8 0 0 0 0 1
pinseq=36
T 5550 13350 5 8 0 1 0 0 1
pintype=io
T 5550 13350 5 8 0 1 0 0 1
pinlabel=n_a
}
T 5100 13250 9 10 1 0 0 0 1
TDO
P 100 2500 400 2500 1 0 0
{
T 200 2550 5 8 1 1 0 0 1
pinnumber=16
T 200 2550 5 8 0 0 0 0 1
pinseq=37
T 200 2550 5 8 0 1 0 0 1
pintype=io
T 200 2550 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 2100 400 2100 1 0 0
{
T 200 2150 5 8 1 1 0 0 1
pinnumber=17
T 200 2150 5 8 0 0 0 0 1
pinseq=38
T 200 2150 5 8 0 1 0 0 1
pintype=io
T 200 2150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 1700 400 1700 1 0 0
{
T 200 1750 5 8 1 1 0 0 1
pinnumber=18
T 200 1750 5 8 0 0 0 0 1
pinseq=39
T 200 1750 5 8 0 1 0 0 1
pintype=io
T 200 1750 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 1300 400 1300 1 0 0
{
T 200 1350 5 8 1 1 0 0 1
pinnumber=19
T 200 1350 5 8 0 0 0 0 1
pinseq=40
T 200 1350 5 8 0 1 0 0 1
pintype=io
T 200 1350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 900 400 900 1 0 0
{
T 200 950 5 8 1 1 0 0 1
pinnumber=21
T 200 950 5 8 0 0 0 0 1
pinseq=41
T 200 950 5 8 0 1 0 0 1
pintype=io
T 200 950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 100 500 400 500 1 0 0
{
T 150 550 5 8 1 1 0 0 1
pinnumber=22
T 150 550 5 8 0 0 0 0 1
pinseq=42
T 150 550 5 8 0 1 0 0 1
pintype=io
T 150 550 5 8 0 1 0 0 1
pinlabel=n_a
}
T 450 2450 9 10 1 0 0 0 1
I/O
T 450 2050 9 10 1 0 0 0 1
I/O
T 450 1650 9 10 1 0 0 0 1
I/O
T 450 1250 9 10 1 0 0 0 1
I/O
T 450 850 9 10 1 0 0 0 1
I/O
T 450 450 9 10 1 0 0 0 1
I/O
P 5500 12500 5800 12500 1 0 1
{
T 5550 12550 5 8 1 1 0 0 1
pinnumber=72
T 5550 12550 5 8 0 0 0 0 1
pinseq=43
T 5550 12550 5 8 0 1 0 0 1
pintype=io
T 5550 12550 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 12100 5800 12100 1 0 1
{
T 5600 12150 5 8 1 1 0 0 1
pinnumber=71
T 5600 12150 5 8 0 0 0 0 1
pinseq=44
T 5600 12150 5 8 0 1 0 0 1
pintype=io
T 5600 12150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 11700 5800 11700 1 0 1
{
T 5550 11750 5 8 1 1 0 0 1
pinnumber=67
T 5550 11750 5 8 0 0 0 0 1
pinseq=45
T 5550 11750 5 8 0 1 0 0 1
pintype=io
T 5550 11750 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 11300 5800 11300 1 0 1
{
T 5550 11350 5 8 1 1 0 0 1
pinnumber=66
T 5550 11350 5 8 0 0 0 0 1
pinseq=46
T 5550 11350 5 8 0 1 0 0 1
pintype=io
T 5550 11350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 10900 5800 10900 1 0 1
{
T 5550 10950 5 8 1 1 0 0 1
pinnumber=65
T 5550 10950 5 8 0 0 0 0 1
pinseq=47
T 5550 10950 5 8 0 1 0 0 1
pintype=io
T 5550 10950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 10500 5800 10500 1 0 1
{
T 5550 10550 5 8 1 1 0 0 1
pinnumber=64
T 5550 10550 5 8 0 0 0 0 1
pinseq=48
T 5550 10550 5 8 0 1 0 0 1
pintype=io
T 5550 10550 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 10100 5800 10100 1 0 1
{
T 5550 10150 5 8 1 1 0 0 1
pinnumber=62
T 5550 10150 5 8 0 0 0 0 1
pinseq=49
T 5550 10150 5 8 0 1 0 0 1
pintype=io
T 5550 10150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 9700 5800 9700 1 0 1
{
T 5550 9750 5 8 1 1 0 0 1
pinnumber=61
T 5550 9750 5 8 0 0 0 0 1
pinseq=50
T 5550 9750 5 8 0 1 0 0 1
pintype=io
T 5550 9750 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 9300 5800 9300 1 0 1
{
T 5550 9350 5 8 1 1 0 0 1
pinnumber=60
T 5550 9350 5 8 0 0 0 0 1
pinseq=51
T 5550 9350 5 8 0 1 0 0 1
pintype=io
T 5550 9350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 8900 5800 8900 1 0 1
{
T 5550 8950 5 8 1 1 0 0 1
pinnumber=59
T 5550 8950 5 8 0 0 0 0 1
pinseq=52
T 5550 8950 5 8 0 1 0 0 1
pintype=io
T 5550 8950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 8500 5800 8500 1 0 1
{
T 5550 8550 5 8 1 1 0 0 1
pinnumber=58
T 5550 8550 5 8 0 0 0 0 1
pinseq=53
T 5550 8550 5 8 0 1 0 0 1
pintype=io
T 5550 8550 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 8100 5800 8100 1 0 1
{
T 5550 8150 5 8 1 1 0 0 1
pinnumber=54
T 5550 8150 5 8 0 0 0 0 1
pinseq=54
T 5550 8150 5 8 0 1 0 0 1
pintype=io
T 5550 8150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 7700 5800 7700 1 0 1
{
T 5550 7750 5 8 1 1 0 0 1
pinnumber=53
T 5550 7750 5 8 0 0 0 0 1
pinseq=55
T 5550 7750 5 8 0 1 0 0 1
pintype=io
T 5550 7750 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 7300 5800 7300 1 0 1
{
T 5550 7350 5 8 1 1 0 0 1
pinnumber=52
T 5550 7350 5 8 0 0 0 0 1
pinseq=56
T 5550 7350 5 8 0 1 0 0 1
pintype=io
T 5550 7350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 6900 5800 6900 1 0 1
{
T 5550 6950 5 8 1 1 0 0 1
pinnumber=51
T 5550 6950 5 8 0 0 0 0 1
pinseq=57
T 5550 6950 5 8 0 1 0 0 1
pintype=io
T 5550 6950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 6500 5800 6500 1 0 1
{
T 5550 6550 5 8 1 1 0 0 1
pinnumber=50
T 5550 6550 5 8 0 0 0 0 1
pinseq=58
T 5550 6550 5 8 0 1 0 0 1
pintype=io
T 5550 6550 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 6100 5800 6100 1 0 1
{
T 5550 6150 5 8 1 1 0 0 1
pinnumber=49
T 5550 6150 5 8 0 0 0 0 1
pinseq=59
T 5550 6150 5 8 0 1 0 0 1
pintype=io
T 5550 6150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 5700 5800 5700 1 0 1
{
T 5550 5750 5 8 1 1 0 0 1
pinnumber=48
T 5550 5750 5 8 0 0 0 0 1
pinseq=60
T 5550 5750 5 8 0 1 0 0 1
pintype=io
T 5550 5750 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 5300 5800 5300 1 0 1
{
T 5550 5350 5 8 1 1 0 0 1
pinnumber=47
T 5550 5350 5 8 0 0 0 0 1
pinseq=61
T 5550 5350 5 8 0 1 0 0 1
pintype=io
T 5550 5350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 4900 5800 4900 1 0 1
{
T 5550 4950 5 8 1 1 0 0 1
pinnumber=39
T 5550 4950 5 8 0 0 0 0 1
pinseq=62
T 5550 4950 5 8 0 1 0 0 1
pintype=io
T 5550 4950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 4500 5800 4500 1 0 1
{
T 5550 4550 5 8 1 1 0 0 1
pinnumber=38
T 5550 4550 5 8 0 0 0 0 1
pinseq=63
T 5550 4550 5 8 0 1 0 0 1
pintype=io
T 5550 4550 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 4100 5800 4100 1 0 1
{
T 5550 4150 5 8 1 1 0 0 1
pinnumber=37
T 5550 4150 5 8 0 0 0 0 1
pinseq=64
T 5550 4150 5 8 0 1 0 0 1
pintype=io
T 5550 4150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 3700 5800 3700 1 0 1
{
T 5550 3750 5 8 1 1 0 0 1
pinnumber=36
T 5550 3750 5 8 0 0 0 0 1
pinseq=65
T 5550 3750 5 8 0 1 0 0 1
pintype=io
T 5550 3750 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 3300 5800 3300 1 0 1
{
T 5550 3350 5 8 1 1 0 0 1
pinnumber=35
T 5550 3350 5 8 0 0 0 0 1
pinseq=66
T 5550 3350 5 8 0 1 0 0 1
pintype=io
T 5550 3350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 2900 5800 2900 1 0 1
{
T 5550 2950 5 8 1 1 0 0 1
pinnumber=30
T 5550 2950 5 8 0 0 0 0 1
pinseq=67
T 5550 2950 5 8 0 1 0 0 1
pintype=io
T 5550 2950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 2500 5800 2500 1 0 1
{
T 5550 2550 5 8 1 1 0 0 1
pinnumber=29
T 5550 2550 5 8 0 0 0 0 1
pinseq=68
T 5550 2550 5 8 0 1 0 0 1
pintype=io
T 5550 2550 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 2100 5800 2100 1 0 1
{
T 5550 2150 5 8 1 1 0 0 1
pinnumber=28
T 5550 2150 5 8 0 0 0 0 1
pinseq=69
T 5550 2150 5 8 0 1 0 0 1
pintype=io
T 5550 2150 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 1700 5800 1700 1 0 1
{
T 5550 1750 5 8 1 1 0 0 1
pinnumber=27
T 5550 1750 5 8 0 0 0 0 1
pinseq=70
T 5550 1750 5 8 0 1 0 0 1
pintype=io
T 5550 1750 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 1300 5800 1300 1 0 1
{
T 5550 1350 5 8 1 1 0 0 1
pinnumber=25
T 5550 1350 5 8 0 0 0 0 1
pinseq=71
T 5550 1350 5 8 0 1 0 0 1
pintype=io
T 5550 1350 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 900 5800 900 1 0 1
{
T 5550 950 5 8 1 1 0 0 1
pinnumber=24
T 5550 950 5 8 0 0 0 0 1
pinseq=72
T 5550 950 5 8 0 1 0 0 1
pintype=io
T 5550 950 5 8 0 1 0 0 1
pinlabel=n_a
}
P 5500 500 5800 500 1 0 1
{
T 5550 550 5 8 1 1 0 0 1
pinnumber=23
T 5550 550 5 8 0 0 0 0 1
pinseq=73
T 5550 550 5 8 0 1 0 0 1
pintype=io
T 5550 550 5 8 0 1 0 0 1
pinlabel=n_a
}
T 5200 12450 9 10 1 0 0 0 1
I/O
T 5200 12050 9 10 1 0 0 0 1
I/O
T 5200 11650 9 10 1 0 0 0 1
I/O
T 5200 11250 9 10 1 0 0 0 1
I/O
T 5200 10850 9 10 1 0 0 0 1
I/O
T 5200 10450 9 10 1 0 0 0 1
I/O
T 5200 10050 9 10 1 0 0 0 1
I/O
T 5200 9650 9 10 1 0 0 0 1
I/O
T 5200 9250 9 10 1 0 0 0 1
I/O
T 5200 8850 9 10 1 0 0 0 1
I/O
T 5200 8450 9 10 1 0 0 0 1
I/O
T 5200 8050 9 10 1 0 0 0 1
I/O
T 5200 7650 9 10 1 0 0 0 1
I/O
T 5200 7250 9 10 1 0 0 0 1
I/O
T 5200 6850 9 10 1 0 0 0 1
I/O
T 5200 6450 9 10 1 0 0 0 1
I/O
T 5200 6050 9 10 1 0 0 0 1
I/O
T 5200 5650 9 10 1 0 0 0 1
I/O
T 5200 5250 9 10 1 0 0 0 1
I/O
T 5200 4850 9 10 1 0 0 0 1
I/O
T 5200 4450 9 10 1 0 0 0 1
I/O
T 5200 4050 9 10 1 0 0 0 1
I/O
T 5200 3650 9 10 1 0 0 0 1
I/O
T 5200 3250 9 10 1 0 0 0 1
I/O
T 5200 2850 9 10 1 0 0 0 1
I/O
T 5200 2450 9 10 1 0 0 0 1
I/O
T 5200 2050 9 10 1 0 0 0 1
I/O
T 5200 1650 9 10 1 0 0 0 1
I/O
T 5200 1250 9 10 1 0 0 0 1
I/O
T 5200 850 9 10 1 0 0 0 1
I/O
T 5200 450 9 10 1 0 0 0 1
I/O
B 400 100 5100 17200 3 0 0 0 -1 -1 0 -1 -1 -1 -1 -1
T 400 17800 5 10 0 0 0 0 1
device=10K10LC84
T 400 18000 5 10 0 1 0 0 1
description=FLEX-10K, Field Programmable Gate Array
T 400 17600 5 10 1 1 0 0 1
footprint=PLCC84
T 5500 17400 8 10 1 1 0 6 1
refdes=U?
T 400 17400 9 10 1 1 0 0 1
value=10K10LC84
T 2500 200 9 10 0 0 0 0 1
numslots=0
