glabel cpuGetSize
/* 8000DDAC 000092CC  94 21 FF E0 */	stwu r1, -0x20(r1)
/* 8000DDB0 000092D0  7C 08 02 A6 */	mflr r0
/* 8000DDB4 000092D4  2C 06 00 00 */	cmpwi r6, 0
/* 8000DDB8 000092D8  90 01 00 24 */	stw r0, 0x24(r1)
/* 8000DDBC 000092DC  38 00 FF FF */	li r0, -1
/* 8000DDC0 000092E0  93 E1 00 1C */	stw r31, 0x1c(r1)
/* 8000DDC4 000092E4  7C DF 33 78 */	mr r31, r6
/* 8000DDC8 000092E8  93 C1 00 18 */	stw r30, 0x18(r1)
/* 8000DDCC 000092EC  7C BE 2B 78 */	mr r30, r5
/* 8000DDD0 000092F0  93 A1 00 14 */	stw r29, 0x14(r1)
/* 8000DDD4 000092F4  7C 9D 23 78 */	mr r29, r4
/* 8000DDD8 000092F8  90 05 00 00 */	stw r0, 0(r5)
/* 8000DDDC 000092FC  41 82 00 08 */	beq lbl_8000DDE4
/* 8000DDE0 00009300  90 06 00 00 */	stw r0, 0(r6)
lbl_8000DDE4:
/* 8000DDE4 00009304  7F A4 EB 78 */	mr r4, r29
/* 8000DDE8 00009308  38 A1 00 08 */	addi r5, r1, 8
/* 8000DDEC 0000930C  4B FF FF 21 */	bl cpuGetMode
/* 8000DDF0 00009310  2C 03 00 00 */	cmpwi r3, 0
/* 8000DDF4 00009314  41 82 00 A0 */	beq lbl_8000DE94
/* 8000DDF8 00009318  80 01 00 08 */	lwz r0, 8(r1)
/* 8000DDFC 0000931C  2C 00 00 01 */	cmpwi r0, 1
/* 8000DE00 00009320  41 82 00 3C */	beq lbl_8000DE3C
/* 8000DE04 00009324  40 80 00 10 */	bge lbl_8000DE14
/* 8000DE08 00009328  2C 00 00 00 */	cmpwi r0, 0
/* 8000DE0C 0000932C  40 80 00 14 */	bge lbl_8000DE20
/* 8000DE10 00009330  48 00 00 64 */	b lbl_8000DE74
lbl_8000DE14:
/* 8000DE14 00009334  2C 00 00 03 */	cmpwi r0, 3
/* 8000DE18 00009338  40 80 00 5C */	bge lbl_8000DE74
/* 8000DE1C 0000933C  48 00 00 3C */	b lbl_8000DE58
lbl_8000DE20:
/* 8000DE20 00009340  57 A0 06 B5 */	rlwinm. r0, r29, 0, 0x1a, 0x1a
/* 8000DE24 00009344  41 82 00 0C */	beq lbl_8000DE30
/* 8000DE28 00009348  38 00 00 01 */	li r0, 1
/* 8000DE2C 0000934C  48 00 00 08 */	b lbl_8000DE34
lbl_8000DE30:
/* 8000DE30 00009350  38 00 00 00 */	li r0, 0
lbl_8000DE34:
/* 8000DE34 00009354  90 1E 00 00 */	stw r0, 0(r30)
/* 8000DE38 00009358  48 00 00 44 */	b lbl_8000DE7C
lbl_8000DE3C:
/* 8000DE3C 0000935C  57 A0 06 73 */	rlwinm. r0, r29, 0, 0x19, 0x19
/* 8000DE40 00009360  41 82 00 0C */	beq lbl_8000DE4C
/* 8000DE44 00009364  38 00 00 01 */	li r0, 1
/* 8000DE48 00009368  48 00 00 08 */	b lbl_8000DE50
lbl_8000DE4C:
/* 8000DE4C 0000936C  38 00 00 00 */	li r0, 0
lbl_8000DE50:
/* 8000DE50 00009370  90 1E 00 00 */	stw r0, 0(r30)
/* 8000DE54 00009374  48 00 00 28 */	b lbl_8000DE7C
lbl_8000DE58:
/* 8000DE58 00009378  57 A0 06 31 */	rlwinm. r0, r29, 0, 0x18, 0x18
/* 8000DE5C 0000937C  41 82 00 0C */	beq lbl_8000DE68
/* 8000DE60 00009380  38 00 00 01 */	li r0, 1
/* 8000DE64 00009384  48 00 00 08 */	b lbl_8000DE6C
lbl_8000DE68:
/* 8000DE68 00009388  38 00 00 00 */	li r0, 0
lbl_8000DE6C:
/* 8000DE6C 0000938C  90 1E 00 00 */	stw r0, 0(r30)
/* 8000DE70 00009390  48 00 00 0C */	b lbl_8000DE7C
lbl_8000DE74:
/* 8000DE74 00009394  38 60 00 00 */	li r3, 0
/* 8000DE78 00009398  48 00 00 20 */	b lbl_8000DE98
lbl_8000DE7C:
/* 8000DE7C 0000939C  2C 1F 00 00 */	cmpwi r31, 0
/* 8000DE80 000093A0  41 82 00 0C */	beq lbl_8000DE8C
/* 8000DE84 000093A4  80 01 00 08 */	lwz r0, 8(r1)
/* 8000DE88 000093A8  90 1F 00 00 */	stw r0, 0(r31)
lbl_8000DE8C:
/* 8000DE8C 000093AC  38 60 00 01 */	li r3, 1
/* 8000DE90 000093B0  48 00 00 08 */	b lbl_8000DE98
lbl_8000DE94:
/* 8000DE94 000093B4  38 60 00 00 */	li r3, 0
lbl_8000DE98:
/* 8000DE98 000093B8  80 01 00 24 */	lwz r0, 0x24(r1)
/* 8000DE9C 000093BC  83 E1 00 1C */	lwz r31, 0x1c(r1)
/* 8000DEA0 000093C0  83 C1 00 18 */	lwz r30, 0x18(r1)
/* 8000DEA4 000093C4  83 A1 00 14 */	lwz r29, 0x14(r1)
/* 8000DEA8 000093C8  7C 08 03 A6 */	mtlr r0
/* 8000DEAC 000093CC  38 21 00 20 */	addi r1, r1, 0x20
/* 8000DEB0 000093D0  4E 80 00 20 */	blr 

