#! /opt/local/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/local/lib/ivl/system.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/local/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/local/lib/ivl/va_math.vpi";
S_0x7f7a69f079f0 .scope module, "tb_MUXReg" "tb_MUXReg" 2 6;
 .timescale -9 -12;
v0x7f7a69f2d120_0 .var "Aenable", 0 0;
v0x7f7a69f2d1f0_0 .net "Aout", 31 0, v0x7f7a69f2bb90_0;  1 drivers
v0x7f7a69f2d280_0 .var "Asel", 1 0;
v0x7f7a69f2d350_0 .var "Benable", 0 0;
v0x7f7a69f2d420_0 .net "Bout", 31 0, v0x7f7a69f2c1e0_0;  1 drivers
v0x7f7a69f2d4f0_0 .var "Bsel", 1 0;
v0x7f7a69f2d5c0_0 .var "clk", 0 0;
v0x7f7a69f2d650_0 .var "inBusA", 31 0;
v0x7f7a69f2d720_0 .var "inBusB", 31 0;
v0x7f7a69f2d830_0 .var "inImm", 31 0;
v0x7f7a69f2d900_0 .var "inPC", 31 0;
v0x7f7a69f2d9d0_0 .var "inRs1", 31 0;
v0x7f7a69f2daa0_0 .var "inRs2", 31 0;
v0x7f7a69f2db70_0 .var "reset", 0 0;
S_0x7f7a69f1bf20 .scope module, "uut" "MUX_Reg" 2 28, 3 6 0, S_0x7f7a69f079f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "inRs1";
    .port_info 2 /INPUT 32 "inBusA";
    .port_info 3 /INPUT 32 "inPC";
    .port_info 4 /INPUT 32 "inRs2";
    .port_info 5 /INPUT 32 "inBusB";
    .port_info 6 /INPUT 32 "inImm";
    .port_info 7 /INPUT 1 "Aenable";
    .port_info 8 /INPUT 1 "Benable";
    .port_info 9 /INPUT 1 "reset";
    .port_info 10 /INPUT 2 "Asel";
    .port_info 11 /INPUT 2 "Bsel";
    .port_info 12 /OUTPUT 32 "Aout";
    .port_info 13 /OUTPUT 32 "Bout";
v0x7f7a69f2c460_0 .net "Aenable", 0 0, v0x7f7a69f2d120_0;  1 drivers
v0x7f7a69f2c520_0 .net "Aout", 31 0, v0x7f7a69f2bb90_0;  alias, 1 drivers
v0x7f7a69f2c5b0_0 .net "Asel", 1 0, v0x7f7a69f2d280_0;  1 drivers
v0x7f7a69f2c680_0 .net "Asignal", 31 0, v0x7f7a69f16820_0;  1 drivers
v0x7f7a69f2c750_0 .net "Benable", 0 0, v0x7f7a69f2d350_0;  1 drivers
v0x7f7a69f2c820_0 .net "Bout", 31 0, v0x7f7a69f2c1e0_0;  alias, 1 drivers
v0x7f7a69f2c8b0_0 .net "Bsel", 1 0, v0x7f7a69f2d4f0_0;  1 drivers
v0x7f7a69f2c960_0 .net "Bsignal", 31 0, v0x7f7a69f2b350_0;  1 drivers
v0x7f7a69f2ca30_0 .net "clk", 0 0, v0x7f7a69f2d5c0_0;  1 drivers
v0x7f7a69f2cb40_0 .net "inBusA", 31 0, v0x7f7a69f2d650_0;  1 drivers
v0x7f7a69f2cbd0_0 .net "inBusB", 31 0, v0x7f7a69f2d720_0;  1 drivers
v0x7f7a69f2cc60_0 .net "inImm", 31 0, v0x7f7a69f2d830_0;  1 drivers
v0x7f7a69f2cd10_0 .net "inPC", 31 0, v0x7f7a69f2d900_0;  1 drivers
v0x7f7a69f2cdc0_0 .net "inRs1", 31 0, v0x7f7a69f2d9d0_0;  1 drivers
v0x7f7a69f2ce70_0 .net "inRs2", 31 0, v0x7f7a69f2daa0_0;  1 drivers
v0x7f7a69f2cf20_0 .net "reset", 0 0, v0x7f7a69f2db70_0;  1 drivers
S_0x7f7a69f1c1e0 .scope module, "muxA" "mux3_1" 3 43, 4 1 0, S_0x7f7a69f1bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /INPUT 32 "in_3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "data_out";
v0x7f7a69f16820_0 .var "data_out", 31 0;
v0x7f7a69f2ad20_0 .net "in_1", 31 0, v0x7f7a69f2d9d0_0;  alias, 1 drivers
v0x7f7a69f2add0_0 .net "in_2", 31 0, v0x7f7a69f2d650_0;  alias, 1 drivers
v0x7f7a69f2ae90_0 .net "in_3", 31 0, v0x7f7a69f2d900_0;  alias, 1 drivers
v0x7f7a69f2af40_0 .net "sel", 1 0, v0x7f7a69f2d280_0;  alias, 1 drivers
E_0x7f7a69f09b60 .event anyedge, v0x7f7a69f2af40_0, v0x7f7a69f2ad20_0, v0x7f7a69f2add0_0, v0x7f7a69f2ae90_0;
S_0x7f7a69f2b0b0 .scope module, "muxB" "mux3_1" 3 51, 4 1 0, S_0x7f7a69f1bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_1";
    .port_info 1 /INPUT 32 "in_2";
    .port_info 2 /INPUT 32 "in_3";
    .port_info 3 /INPUT 2 "sel";
    .port_info 4 /OUTPUT 32 "data_out";
v0x7f7a69f2b350_0 .var "data_out", 31 0;
v0x7f7a69f2b400_0 .net "in_1", 31 0, v0x7f7a69f2daa0_0;  alias, 1 drivers
v0x7f7a69f2b4b0_0 .net "in_2", 31 0, v0x7f7a69f2d720_0;  alias, 1 drivers
v0x7f7a69f2b570_0 .net "in_3", 31 0, v0x7f7a69f2d830_0;  alias, 1 drivers
v0x7f7a69f2b620_0 .net "sel", 1 0, v0x7f7a69f2d4f0_0;  alias, 1 drivers
E_0x7f7a69f2b2f0 .event anyedge, v0x7f7a69f2b620_0, v0x7f7a69f2b400_0, v0x7f7a69f2b4b0_0, v0x7f7a69f2b570_0;
S_0x7f7a69f2b790 .scope module, "regA" "Register" 3 27, 5 3 0, S_0x7f7a69f1bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "r_enable";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "data_out";
v0x7f7a69f2ba20_0 .net "clock", 0 0, v0x7f7a69f2d5c0_0;  alias, 1 drivers
v0x7f7a69f2bad0_0 .net "data_in", 31 0, v0x7f7a69f16820_0;  alias, 1 drivers
v0x7f7a69f2bb90_0 .var "data_out", 31 0;
v0x7f7a69f2bc40_0 .net "r_enable", 0 0, v0x7f7a69f2d120_0;  alias, 1 drivers
v0x7f7a69f2bce0_0 .net "reset", 0 0, v0x7f7a69f2db70_0;  alias, 1 drivers
E_0x7f7a69f2b9d0 .event posedge, v0x7f7a69f2bce0_0, v0x7f7a69f2ba20_0;
S_0x7f7a69f2be40 .scope module, "regB" "Register" 3 35, 5 3 0, S_0x7f7a69f1bf20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "r_enable";
    .port_info 2 /INPUT 32 "data_in";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "data_out";
v0x7f7a69f2c080_0 .net "clock", 0 0, v0x7f7a69f2d5c0_0;  alias, 1 drivers
v0x7f7a69f2c130_0 .net "data_in", 31 0, v0x7f7a69f2b350_0;  alias, 1 drivers
v0x7f7a69f2c1e0_0 .var "data_out", 31 0;
v0x7f7a69f2c290_0 .net "r_enable", 0 0, v0x7f7a69f2d350_0;  alias, 1 drivers
v0x7f7a69f2c320_0 .net "reset", 0 0, v0x7f7a69f2db70_0;  alias, 1 drivers
    .scope S_0x7f7a69f2b790;
T_0 ;
    %wait E_0x7f7a69f2b9d0;
    %load/vec4 v0x7f7a69f2bce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7a69f2bb90_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7f7a69f2bc40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7f7a69f2bad0_0;
    %assign/vec4 v0x7f7a69f2bb90_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7f7a69f2be40;
T_1 ;
    %wait E_0x7f7a69f2b9d0;
    %load/vec4 v0x7f7a69f2c320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f7a69f2c1e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f7a69f2c290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f7a69f2c130_0;
    %assign/vec4 v0x7f7a69f2c1e0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f7a69f1c1e0;
T_2 ;
    %wait E_0x7f7a69f09b60;
    %load/vec4 v0x7f7a69f2af40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a69f16820_0, 0, 32;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0x7f7a69f2ad20_0;
    %store/vec4 v0x7f7a69f16820_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0x7f7a69f2add0_0;
    %store/vec4 v0x7f7a69f16820_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0x7f7a69f2ae90_0;
    %store/vec4 v0x7f7a69f16820_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7f7a69f2b0b0;
T_3 ;
    %wait E_0x7f7a69f2b2f0;
    %load/vec4 v0x7f7a69f2b620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a69f2b350_0, 0, 32;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x7f7a69f2b400_0;
    %store/vec4 v0x7f7a69f2b350_0, 0, 32;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x7f7a69f2b4b0_0;
    %store/vec4 v0x7f7a69f2b350_0, 0, 32;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x7f7a69f2b570_0;
    %store/vec4 v0x7f7a69f2b350_0, 0, 32;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f7a69f079f0;
T_4 ;
    %vpi_call 2 24 "$dumpfile", "muxRegTestbench.vcd" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x7f7a69f079f0;
T_5 ;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f7a69f079f0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f7a69f079f0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a69f2d5c0_0, 0, 1;
T_6.0 ;
    %delay 5000, 0;
    %load/vec4 v0x7f7a69f2d5c0_0;
    %inv;
    %store/vec4 v0x7f7a69f2d5c0_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x7f7a69f079f0;
T_7 ;
    %vpi_call 2 54 "$monitor", "Time: %0dns | reset: %b | Aout: %d | Bout: %d | Aenable: %b | Benable: %b", $time, v0x7f7a69f2db70_0, v0x7f7a69f2d1f0_0, v0x7f7a69f2d420_0, v0x7f7a69f2d120_0, v0x7f7a69f2d350_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a69f2db70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a69f2d120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a69f2d350_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a69f2d9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a69f2daa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a69f2d650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a69f2d720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a69f2d900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f7a69f2d830_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7a69f2d280_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7a69f2d4f0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a69f2db70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7a69f2d280_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7f7a69f2d4f0_0, 0, 2;
    %pushi/vec4 35, 0, 32;
    %store/vec4 v0x7f7a69f2d9d0_0, 0, 32;
    %pushi/vec4 84, 0, 32;
    %store/vec4 v0x7f7a69f2daa0_0, 0, 32;
    %pushi/vec4 22, 0, 32;
    %store/vec4 v0x7f7a69f2d650_0, 0, 32;
    %pushi/vec4 67, 0, 32;
    %store/vec4 v0x7f7a69f2d720_0, 0, 32;
    %pushi/vec4 52, 0, 32;
    %store/vec4 v0x7f7a69f2d900_0, 0, 32;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7f7a69f2d830_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a69f2d120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a69f2d350_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a69f2d120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a69f2d350_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a69f2d120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a69f2d350_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f7a69f2d280_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7f7a69f2d4f0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a69f2d120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a69f2d350_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a69f2db70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a69f2db70_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a69f2d120_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f7a69f2d350_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f7a69f2d280_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7f7a69f2d4f0_0, 0, 2;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a69f2d120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f7a69f2d350_0, 0, 1;
    %delay 10000, 0;
    %delay 10000, 0;
    %vpi_call 2 128 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "MUXRegTB.v";
    "./MUX_Reg.v";
    "./mux3_1.v";
    "./reg.v";
