<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='rsencoder.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: rsencoder
    <br/>
    Created: Jun 26, 2004
    <br/>
    Updated: Jul  3, 2012
    <br/>
    SVN Updated: Mar 10, 2009
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     ECC core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License:
   </p>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - RTL done and design verified using testbench.
     <br/>
     - Will upload soon.
     <br/>
     - June 27th 2004, updated. Please click on 'Downloads' (top right on this page).
     <br/>
     - June 29 2004, There was a typo in reed_solomon.v file.  The output ports d0, d1, d2, d3 actually refer to q0, q1, q2, q3 (see readme.txt file). Sorry for the confusion. Corrected now.
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     -  User defined generator polynomial.
     <br/>
     -  Allows experimentation with diferent generator polynomials for best implementation.
     <br/>
     -  Replacable Galois field multiplier submodule for a different primitive polynomial.
     <br/>
     -  Can be used for shortened codes.
     <br/>
     -   Achieved &gt; 200MHZ ( = 1.6 Gbps) on  Altera's Stratix FPGA.
     <br/>
    </p>
   </div>
   <div id="d_Reed Solomon Encoder">
    <h2>
     
     
     Reed Solomon Encoder
    </h2>
    <p id="p_Reed Solomon Encoder">
     Reed Solomon Encoder synthesizable IP core compatible with G709, DVB1, DVB2 standards. Implements (n, k) code where n-k = 16 ( 8 byte error correction capable code). The verilog is written in such a way as to be easily parameterized for different values of n and k. If there is any interest for parameterization, let me know and  I will create a version 2 core. Otherwise the core "as is" can be used to implement for example, a (255, 239) or (204, 188) codes. The underlying galois field is GF(2^8)   with primitive polynomial,  x^8+x^4+x^3+x^2+1.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
