Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Fri Jun 24 13:50:47 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_incremental_reuse -file route_report_incremental_reuse_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
-------------------------------------------------------------------------------------

Incremental Implementation Information

Table of Contents
-----------------
1. Incremental Flow Summary
2. Reuse Summary
3. Reference Checkpoint Information
4. Comparison with Reference Run
5. Optimization Comparison With Reference Run
5.1 iphys_opt_replay Optimizations
5.2 QoR Suggestion Optimizations
6. Command Comparison with Reference Run
6.1 Reference:
6.2 Incremental:
7. Non Reuse Information

1. Incremental Flow Summary
---------------------------

+-----------------------+------------------+
|    Flow Information   |       Value      |
+-----------------------+------------------+
| Synthesis Flow        |          Default |
| Auto Incremental      |              Yes |
| Incremental Directive | RuntimeOptimized |
| Reuse mode            |             High |
| Target WNS            |              0.0 |
| QoR Suggestions       |                0 |
+-----------------------+------------------+


2. Reuse Summary
----------------

+-------+------------------------------+------------------------------------+----------------------------+--------------------+--------+
|  Type | Matched % (of Initial Total) | Initial Reuse % (of Initial Total) | Current Reuse % (of Total) | Fixed % (of Total) |  Total |
+-------+------------------------------+------------------------------------+----------------------------+--------------------+--------+
| Cells |                       100.00 |                             100.00 |                     100.00 |               0.85 |  26436 |
| Nets  |                       100.00 |                              99.94 |                      99.94 |               0.00 |  19098 |
| Pins  |                            - |                              99.99 |                      99.30 |                  - | 103485 |
| Ports |                       100.00 |                             100.00 |                     100.00 |             100.00 |    111 |
+-------+------------------------------+------------------------------------+----------------------------+--------------------+--------+


3. Reference Checkpoint Information
-----------------------------------

+----------------+------------------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | /home/graham/Documents/LCD_SPI_controller_16_bit/LCD_SPI_controller_16_bit.srcs/utils_1/imports/impl_1/FPGA_CPU_32_bits_routed.dcp |
+----------------+------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+----------------------------+
|         DCP Information        |            Value           |
+--------------------------------+----------------------------+
| Vivado Version                 |                     2022.1 |
| DCP State                      |                 POST_ROUTE |
| Recorded WNS                   |                      0.580 |
| Recorded WHS                   |                      0.011 |
| Reference Speed File Version   | PRODUCTION 1.23 2018-06-13 |
| Incremental Speed File Version | PRODUCTION 1.23 2018-06-13 |
+--------------------------------+----------------------------+
* Recorded WNS/WHS timing numbers are estimated timing numbers. They may vary slightly from sign-off timing numbers.


4. Comparison with Reference Run
--------------------------------

+-----------------+---------------------------+---------------------------+---------------------------+
|                 |          WNS(ns)          |  Runtime(elapsed)(hh:mm)  |    Runtime(cpu)(hh:mm)    |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
|      Stage      |  Reference  | Incremental |  Reference  | Incremental |  Reference  | Incremental |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+
| synth_design    |             |             |       00:02 |       00:01 |       00:01 |       00:01 |
| opt_design      |       1.482 |       1.482 |     < 1 min |     < 1 min |     < 1 min |     < 1 min |
| read_checkpoint |             |             |             |     < 1 min |             |     < 1 min |
| place_design    |       0.378 |       0.580 |     < 1 min |     < 1 min |       00:01 |       00:01 |
| route_design    |       0.580 |       0.580 |       00:01 |       00:01 |       00:02 |       00:01 |
+-----------------+-------------+-------------+-------------+-------------+-------------+-------------+


5. Optimization Comparison With Reference Run
---------------------------------------------

5.1 iphys_opt_replay Optimizations
----------------------------------

+-------------------------+--------+------------+
| iphys_opt_design replay | Reused | Not Reused |
+-------------------------+--------+------------+


5.2 QoR Suggestion Optimizations
--------------------------------

+-----------------+-------+
| QoR Suggestions | Value |
+-----------------+-------+


6. Command Comparison with Reference Run
----------------------------------------

6.1 Reference:
--------------
synth_design -directive runtimeoptimized -fsm_extraction off -flatten_hierarchy full -verilog_define default::[not_specified] -top  FPGA_CPU_32_bits -part  xc7a100tcsg324-1 
opt_design -directive RuntimeOptimized
read_checkpoint -incremental -auto_incremental /home/graham/Documents/LCD_SPI_controller_16_bit/LCD_SPI_controller_16_bit.srcs/utils_1/imports/impl_1/FPGA_CPU_32_bits_routed.dcp
place_design -directive RuntimeOptimized
route_design -directive RuntimeOptimized

6.2 Incremental:
----------------
synth_design -directive runtimeoptimized -fsm_extraction off -flatten_hierarchy full -verilog_define default::[not_specified] -top  FPGA_CPU_32_bits -part  xc7a100tcsg324-1 
opt_design -directive RuntimeOptimized
read_checkpoint -directive RuntimeOptimized  -incremental -auto_incremental /home/graham/Documents/LCD_SPI_controller_16_bit/LCD_SPI_controller_16_bit.srcs/utils_1/imports/impl_1/FPGA_CPU_32_bits_routed.dcp
place_design -directive Default
route_design -directive Default

7. Non Reuse Information
------------------------

+-----------------------+------+
|          Type         |   %  |
+-----------------------+------+
| Non-Reused Cells      | 0.00 |
| Partially reused nets | 0.02 |
| Non-Reused nets       | 0.03 |
| Non-Reused Ports      | 0.00 |
+-----------------------+------+


