Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Jul 18 12:28:02 2022
| Host         : Nightingale running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 42
+-----------+----------+--------------------------------+------------+
| Rule      | Severity | Description                    | Violations |
+-----------+----------+--------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert   | 1          |
| TIMING-18 | Warning  | Missing input or output delay  | 2          |
| TIMING-20 | Warning  | Non-clocked latch              | 38         |
| LATCH-1   | Advisory | Existing latches in the design | 1          |
+-----------+----------+--------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell controller_wrapper/out_dividend_reg[7]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) reg_wrapper/ready_reg[0]/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on clear relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on write relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch FSM_onehot_current_state_reg[5]_i_17 cannot be properly analyzed as its control pin FSM_onehot_current_state_reg[5]_i_17/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch controller_wrapper/select_reg cannot be properly analyzed as its control pin controller_wrapper/select_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch reg_wrapper/dividend_len_reg[0] cannot be properly analyzed as its control pin reg_wrapper/dividend_len_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch reg_wrapper/dividend_len_reg[1] cannot be properly analyzed as its control pin reg_wrapper/dividend_len_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch reg_wrapper/dividend_len_reg[2] cannot be properly analyzed as its control pin reg_wrapper/dividend_len_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch reg_wrapper/dividend_len_reg[3] cannot be properly analyzed as its control pin reg_wrapper/dividend_len_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch reg_wrapper/divisor_len_reg[0] cannot be properly analyzed as its control pin reg_wrapper/divisor_len_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch reg_wrapper/divisor_len_reg[1] cannot be properly analyzed as its control pin reg_wrapper/divisor_len_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch reg_wrapper/out_dividend_reg[0] cannot be properly analyzed as its control pin reg_wrapper/out_dividend_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch reg_wrapper/out_dividend_reg[1] cannot be properly analyzed as its control pin reg_wrapper/out_dividend_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch reg_wrapper/out_dividend_reg[2] cannot be properly analyzed as its control pin reg_wrapper/out_dividend_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch reg_wrapper/out_dividend_reg[3] cannot be properly analyzed as its control pin reg_wrapper/out_dividend_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch reg_wrapper/out_dividend_reg[4] cannot be properly analyzed as its control pin reg_wrapper/out_dividend_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch reg_wrapper/out_dividend_reg[5] cannot be properly analyzed as its control pin reg_wrapper/out_dividend_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch reg_wrapper/out_dividend_reg[6] cannot be properly analyzed as its control pin reg_wrapper/out_dividend_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch reg_wrapper/out_dividend_reg[7] cannot be properly analyzed as its control pin reg_wrapper/out_dividend_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch reg_wrapper/ready_reg[0] cannot be properly analyzed as its control pin reg_wrapper/ready_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch reg_wrapper/ref_divisor_reg[0] cannot be properly analyzed as its control pin reg_wrapper/ref_divisor_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch reg_wrapper/ref_divisor_reg[1] cannot be properly analyzed as its control pin reg_wrapper/ref_divisor_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch reg_wrapper/ref_divisor_reg[2] cannot be properly analyzed as its control pin reg_wrapper/ref_divisor_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch reg_wrapper/ref_divisor_reg[3] cannot be properly analyzed as its control pin reg_wrapper/ref_divisor_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch sub_wrapper/remainder_reg[0] cannot be properly analyzed as its control pin sub_wrapper/remainder_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch sub_wrapper/remainder_reg[1] cannot be properly analyzed as its control pin sub_wrapper/remainder_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch sub_wrapper/remainder_reg[2] cannot be properly analyzed as its control pin sub_wrapper/remainder_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch sub_wrapper/remainder_reg[3] cannot be properly analyzed as its control pin sub_wrapper/remainder_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch sub_wrapper/remainder_reg[4] cannot be properly analyzed as its control pin sub_wrapper/remainder_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch sub_wrapper/remainder_reg[5] cannot be properly analyzed as its control pin sub_wrapper/remainder_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch sub_wrapper/remainder_reg[6] cannot be properly analyzed as its control pin sub_wrapper/remainder_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#29 Warning
Non-clocked latch  
The latch sub_wrapper/remainder_reg[7] cannot be properly analyzed as its control pin sub_wrapper/remainder_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#30 Warning
Non-clocked latch  
The latch sub_wrapper/total_quotient_reg[0] cannot be properly analyzed as its control pin sub_wrapper/total_quotient_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#31 Warning
Non-clocked latch  
The latch sub_wrapper/total_quotient_reg[1] cannot be properly analyzed as its control pin sub_wrapper/total_quotient_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#32 Warning
Non-clocked latch  
The latch sub_wrapper/total_quotient_reg[2] cannot be properly analyzed as its control pin sub_wrapper/total_quotient_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#33 Warning
Non-clocked latch  
The latch sub_wrapper/total_quotient_reg[3] cannot be properly analyzed as its control pin sub_wrapper/total_quotient_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#34 Warning
Non-clocked latch  
The latch sub_wrapper/total_quotient_reg[4] cannot be properly analyzed as its control pin sub_wrapper/total_quotient_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#35 Warning
Non-clocked latch  
The latch sub_wrapper/total_quotient_reg[5] cannot be properly analyzed as its control pin sub_wrapper/total_quotient_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#36 Warning
Non-clocked latch  
The latch sub_wrapper/total_quotient_reg[6] cannot be properly analyzed as its control pin sub_wrapper/total_quotient_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#37 Warning
Non-clocked latch  
The latch sub_wrapper/total_quotient_reg[7] cannot be properly analyzed as its control pin sub_wrapper/total_quotient_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#38 Warning
Non-clocked latch  
The latch total_quotient_OBUFT[7]_inst_i_2 cannot be properly analyzed as its control pin total_quotient_OBUFT[7]_inst_i_2/G is not reached by a timing clock
Related violations: <none>

LATCH-1#1 Advisory
Existing latches in the design  
There are 38 latches found in the design. Inferred latches are often the result of HDL coding mistakes, such as incomplete if or case statements.
Related violations: <none>


