
Project000.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009dcc  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08009f64  08009f64  00019f64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009f9c  08009f9c  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  08009f9c  08009f9c  00019f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009fa4  08009fa4  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009fa4  08009fa4  00019fa4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009fa8  08009fa8  00019fa8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  08009fac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000060c  20000090  0800a038  00020090  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000069c  0800a038  0002069c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010fad  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000201f  00000000  00000000  00031069  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001018  00000000  00000000  00033088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f88  00000000  00000000  000340a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016f71  00000000  00000000  00035028  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011cbf  00000000  00000000  0004bf99  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091db3  00000000  00000000  0005dc58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000efa0b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a4c  00000000  00000000  000efa60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000090 	.word	0x20000090
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08009f4c 	.word	0x08009f4c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000094 	.word	0x20000094
 80001d4:	08009f4c 	.word	0x08009f4c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2uiz>:
 8000ab0:	004a      	lsls	r2, r1, #1
 8000ab2:	d211      	bcs.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000ab4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ab8:	d211      	bcs.n	8000ade <__aeabi_d2uiz+0x2e>
 8000aba:	d50d      	bpl.n	8000ad8 <__aeabi_d2uiz+0x28>
 8000abc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ac0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ac4:	d40e      	bmi.n	8000ae4 <__aeabi_d2uiz+0x34>
 8000ac6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ace:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ad2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ad6:	4770      	bx	lr
 8000ad8:	f04f 0000 	mov.w	r0, #0
 8000adc:	4770      	bx	lr
 8000ade:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ae2:	d102      	bne.n	8000aea <__aeabi_d2uiz+0x3a>
 8000ae4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae8:	4770      	bx	lr
 8000aea:	f04f 0000 	mov.w	r0, #0
 8000aee:	4770      	bx	lr

08000af0 <__aeabi_d2f>:
 8000af0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000af4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000af8:	bf24      	itt	cs
 8000afa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000afe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b02:	d90d      	bls.n	8000b20 <__aeabi_d2f+0x30>
 8000b04:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b08:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b0c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b10:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b14:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b18:	bf08      	it	eq
 8000b1a:	f020 0001 	biceq.w	r0, r0, #1
 8000b1e:	4770      	bx	lr
 8000b20:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b24:	d121      	bne.n	8000b6a <__aeabi_d2f+0x7a>
 8000b26:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b2a:	bfbc      	itt	lt
 8000b2c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b30:	4770      	bxlt	lr
 8000b32:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b36:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b3a:	f1c2 0218 	rsb	r2, r2, #24
 8000b3e:	f1c2 0c20 	rsb	ip, r2, #32
 8000b42:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b46:	fa20 f002 	lsr.w	r0, r0, r2
 8000b4a:	bf18      	it	ne
 8000b4c:	f040 0001 	orrne.w	r0, r0, #1
 8000b50:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b54:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b58:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b5c:	ea40 000c 	orr.w	r0, r0, ip
 8000b60:	fa23 f302 	lsr.w	r3, r3, r2
 8000b64:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b68:	e7cc      	b.n	8000b04 <__aeabi_d2f+0x14>
 8000b6a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b6e:	d107      	bne.n	8000b80 <__aeabi_d2f+0x90>
 8000b70:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b74:	bf1e      	ittt	ne
 8000b76:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b7a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b7e:	4770      	bxne	lr
 8000b80:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b84:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b88:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop

08000b90 <__aeabi_frsub>:
 8000b90:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b94:	e002      	b.n	8000b9c <__addsf3>
 8000b96:	bf00      	nop

08000b98 <__aeabi_fsub>:
 8000b98:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b9c <__addsf3>:
 8000b9c:	0042      	lsls	r2, r0, #1
 8000b9e:	bf1f      	itttt	ne
 8000ba0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ba4:	ea92 0f03 	teqne	r2, r3
 8000ba8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bb0:	d06a      	beq.n	8000c88 <__addsf3+0xec>
 8000bb2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bb6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bba:	bfc1      	itttt	gt
 8000bbc:	18d2      	addgt	r2, r2, r3
 8000bbe:	4041      	eorgt	r1, r0
 8000bc0:	4048      	eorgt	r0, r1
 8000bc2:	4041      	eorgt	r1, r0
 8000bc4:	bfb8      	it	lt
 8000bc6:	425b      	neglt	r3, r3
 8000bc8:	2b19      	cmp	r3, #25
 8000bca:	bf88      	it	hi
 8000bcc:	4770      	bxhi	lr
 8000bce:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bd2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bda:	bf18      	it	ne
 8000bdc:	4240      	negne	r0, r0
 8000bde:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000be2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000be6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bea:	bf18      	it	ne
 8000bec:	4249      	negne	r1, r1
 8000bee:	ea92 0f03 	teq	r2, r3
 8000bf2:	d03f      	beq.n	8000c74 <__addsf3+0xd8>
 8000bf4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bf8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bfc:	eb10 000c 	adds.w	r0, r0, ip
 8000c00:	f1c3 0320 	rsb	r3, r3, #32
 8000c04:	fa01 f103 	lsl.w	r1, r1, r3
 8000c08:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0c:	d502      	bpl.n	8000c14 <__addsf3+0x78>
 8000c0e:	4249      	negs	r1, r1
 8000c10:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c14:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c18:	d313      	bcc.n	8000c42 <__addsf3+0xa6>
 8000c1a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c1e:	d306      	bcc.n	8000c2e <__addsf3+0x92>
 8000c20:	0840      	lsrs	r0, r0, #1
 8000c22:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c26:	f102 0201 	add.w	r2, r2, #1
 8000c2a:	2afe      	cmp	r2, #254	; 0xfe
 8000c2c:	d251      	bcs.n	8000cd2 <__addsf3+0x136>
 8000c2e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c36:	bf08      	it	eq
 8000c38:	f020 0001 	biceq.w	r0, r0, #1
 8000c3c:	ea40 0003 	orr.w	r0, r0, r3
 8000c40:	4770      	bx	lr
 8000c42:	0049      	lsls	r1, r1, #1
 8000c44:	eb40 0000 	adc.w	r0, r0, r0
 8000c48:	3a01      	subs	r2, #1
 8000c4a:	bf28      	it	cs
 8000c4c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c50:	d2ed      	bcs.n	8000c2e <__addsf3+0x92>
 8000c52:	fab0 fc80 	clz	ip, r0
 8000c56:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c5a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c5e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c62:	bfaa      	itet	ge
 8000c64:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c68:	4252      	neglt	r2, r2
 8000c6a:	4318      	orrge	r0, r3
 8000c6c:	bfbc      	itt	lt
 8000c6e:	40d0      	lsrlt	r0, r2
 8000c70:	4318      	orrlt	r0, r3
 8000c72:	4770      	bx	lr
 8000c74:	f092 0f00 	teq	r2, #0
 8000c78:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c7c:	bf06      	itte	eq
 8000c7e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c82:	3201      	addeq	r2, #1
 8000c84:	3b01      	subne	r3, #1
 8000c86:	e7b5      	b.n	8000bf4 <__addsf3+0x58>
 8000c88:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c8c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c90:	bf18      	it	ne
 8000c92:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c96:	d021      	beq.n	8000cdc <__addsf3+0x140>
 8000c98:	ea92 0f03 	teq	r2, r3
 8000c9c:	d004      	beq.n	8000ca8 <__addsf3+0x10c>
 8000c9e:	f092 0f00 	teq	r2, #0
 8000ca2:	bf08      	it	eq
 8000ca4:	4608      	moveq	r0, r1
 8000ca6:	4770      	bx	lr
 8000ca8:	ea90 0f01 	teq	r0, r1
 8000cac:	bf1c      	itt	ne
 8000cae:	2000      	movne	r0, #0
 8000cb0:	4770      	bxne	lr
 8000cb2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cb6:	d104      	bne.n	8000cc2 <__addsf3+0x126>
 8000cb8:	0040      	lsls	r0, r0, #1
 8000cba:	bf28      	it	cs
 8000cbc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cc0:	4770      	bx	lr
 8000cc2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cc6:	bf3c      	itt	cc
 8000cc8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ccc:	4770      	bxcc	lr
 8000cce:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cd2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cd6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cda:	4770      	bx	lr
 8000cdc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ce0:	bf16      	itet	ne
 8000ce2:	4608      	movne	r0, r1
 8000ce4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ce8:	4601      	movne	r1, r0
 8000cea:	0242      	lsls	r2, r0, #9
 8000cec:	bf06      	itte	eq
 8000cee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cf2:	ea90 0f01 	teqeq	r0, r1
 8000cf6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cfa:	4770      	bx	lr

08000cfc <__aeabi_ui2f>:
 8000cfc:	f04f 0300 	mov.w	r3, #0
 8000d00:	e004      	b.n	8000d0c <__aeabi_i2f+0x8>
 8000d02:	bf00      	nop

08000d04 <__aeabi_i2f>:
 8000d04:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d08:	bf48      	it	mi
 8000d0a:	4240      	negmi	r0, r0
 8000d0c:	ea5f 0c00 	movs.w	ip, r0
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d18:	4601      	mov	r1, r0
 8000d1a:	f04f 0000 	mov.w	r0, #0
 8000d1e:	e01c      	b.n	8000d5a <__aeabi_l2f+0x2a>

08000d20 <__aeabi_ul2f>:
 8000d20:	ea50 0201 	orrs.w	r2, r0, r1
 8000d24:	bf08      	it	eq
 8000d26:	4770      	bxeq	lr
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e00a      	b.n	8000d44 <__aeabi_l2f+0x14>
 8000d2e:	bf00      	nop

08000d30 <__aeabi_l2f>:
 8000d30:	ea50 0201 	orrs.w	r2, r0, r1
 8000d34:	bf08      	it	eq
 8000d36:	4770      	bxeq	lr
 8000d38:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d3c:	d502      	bpl.n	8000d44 <__aeabi_l2f+0x14>
 8000d3e:	4240      	negs	r0, r0
 8000d40:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d44:	ea5f 0c01 	movs.w	ip, r1
 8000d48:	bf02      	ittt	eq
 8000d4a:	4684      	moveq	ip, r0
 8000d4c:	4601      	moveq	r1, r0
 8000d4e:	2000      	moveq	r0, #0
 8000d50:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d54:	bf08      	it	eq
 8000d56:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d5a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d5e:	fabc f28c 	clz	r2, ip
 8000d62:	3a08      	subs	r2, #8
 8000d64:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d68:	db10      	blt.n	8000d8c <__aeabi_l2f+0x5c>
 8000d6a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6e:	4463      	add	r3, ip
 8000d70:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d74:	f1c2 0220 	rsb	r2, r2, #32
 8000d78:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d7c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d80:	eb43 0002 	adc.w	r0, r3, r2
 8000d84:	bf08      	it	eq
 8000d86:	f020 0001 	biceq.w	r0, r0, #1
 8000d8a:	4770      	bx	lr
 8000d8c:	f102 0220 	add.w	r2, r2, #32
 8000d90:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d94:	f1c2 0220 	rsb	r2, r2, #32
 8000d98:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d9c:	fa21 f202 	lsr.w	r2, r1, r2
 8000da0:	eb43 0002 	adc.w	r0, r3, r2
 8000da4:	bf08      	it	eq
 8000da6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000daa:	4770      	bx	lr

08000dac <__aeabi_uldivmod>:
 8000dac:	b953      	cbnz	r3, 8000dc4 <__aeabi_uldivmod+0x18>
 8000dae:	b94a      	cbnz	r2, 8000dc4 <__aeabi_uldivmod+0x18>
 8000db0:	2900      	cmp	r1, #0
 8000db2:	bf08      	it	eq
 8000db4:	2800      	cmpeq	r0, #0
 8000db6:	bf1c      	itt	ne
 8000db8:	f04f 31ff 	movne.w	r1, #4294967295
 8000dbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000dc0:	f000 b96e 	b.w	80010a0 <__aeabi_idiv0>
 8000dc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000dc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000dcc:	f000 f806 	bl	8000ddc <__udivmoddi4>
 8000dd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000dd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000dd8:	b004      	add	sp, #16
 8000dda:	4770      	bx	lr

08000ddc <__udivmoddi4>:
 8000ddc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000de0:	9d08      	ldr	r5, [sp, #32]
 8000de2:	4604      	mov	r4, r0
 8000de4:	468c      	mov	ip, r1
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	f040 8083 	bne.w	8000ef2 <__udivmoddi4+0x116>
 8000dec:	428a      	cmp	r2, r1
 8000dee:	4617      	mov	r7, r2
 8000df0:	d947      	bls.n	8000e82 <__udivmoddi4+0xa6>
 8000df2:	fab2 f282 	clz	r2, r2
 8000df6:	b142      	cbz	r2, 8000e0a <__udivmoddi4+0x2e>
 8000df8:	f1c2 0020 	rsb	r0, r2, #32
 8000dfc:	fa24 f000 	lsr.w	r0, r4, r0
 8000e00:	4091      	lsls	r1, r2
 8000e02:	4097      	lsls	r7, r2
 8000e04:	ea40 0c01 	orr.w	ip, r0, r1
 8000e08:	4094      	lsls	r4, r2
 8000e0a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000e0e:	0c23      	lsrs	r3, r4, #16
 8000e10:	fbbc f6f8 	udiv	r6, ip, r8
 8000e14:	fa1f fe87 	uxth.w	lr, r7
 8000e18:	fb08 c116 	mls	r1, r8, r6, ip
 8000e1c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e20:	fb06 f10e 	mul.w	r1, r6, lr
 8000e24:	4299      	cmp	r1, r3
 8000e26:	d909      	bls.n	8000e3c <__udivmoddi4+0x60>
 8000e28:	18fb      	adds	r3, r7, r3
 8000e2a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000e2e:	f080 8119 	bcs.w	8001064 <__udivmoddi4+0x288>
 8000e32:	4299      	cmp	r1, r3
 8000e34:	f240 8116 	bls.w	8001064 <__udivmoddi4+0x288>
 8000e38:	3e02      	subs	r6, #2
 8000e3a:	443b      	add	r3, r7
 8000e3c:	1a5b      	subs	r3, r3, r1
 8000e3e:	b2a4      	uxth	r4, r4
 8000e40:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e44:	fb08 3310 	mls	r3, r8, r0, r3
 8000e48:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e4c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e50:	45a6      	cmp	lr, r4
 8000e52:	d909      	bls.n	8000e68 <__udivmoddi4+0x8c>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e5a:	f080 8105 	bcs.w	8001068 <__udivmoddi4+0x28c>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	f240 8102 	bls.w	8001068 <__udivmoddi4+0x28c>
 8000e64:	3802      	subs	r0, #2
 8000e66:	443c      	add	r4, r7
 8000e68:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e6c:	eba4 040e 	sub.w	r4, r4, lr
 8000e70:	2600      	movs	r6, #0
 8000e72:	b11d      	cbz	r5, 8000e7c <__udivmoddi4+0xa0>
 8000e74:	40d4      	lsrs	r4, r2
 8000e76:	2300      	movs	r3, #0
 8000e78:	e9c5 4300 	strd	r4, r3, [r5]
 8000e7c:	4631      	mov	r1, r6
 8000e7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e82:	b902      	cbnz	r2, 8000e86 <__udivmoddi4+0xaa>
 8000e84:	deff      	udf	#255	; 0xff
 8000e86:	fab2 f282 	clz	r2, r2
 8000e8a:	2a00      	cmp	r2, #0
 8000e8c:	d150      	bne.n	8000f30 <__udivmoddi4+0x154>
 8000e8e:	1bcb      	subs	r3, r1, r7
 8000e90:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	2601      	movs	r6, #1
 8000e9a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e9e:	0c21      	lsrs	r1, r4, #16
 8000ea0:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ea4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ea8:	fb08 f30c 	mul.w	r3, r8, ip
 8000eac:	428b      	cmp	r3, r1
 8000eae:	d907      	bls.n	8000ec0 <__udivmoddi4+0xe4>
 8000eb0:	1879      	adds	r1, r7, r1
 8000eb2:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0xe2>
 8000eb8:	428b      	cmp	r3, r1
 8000eba:	f200 80e9 	bhi.w	8001090 <__udivmoddi4+0x2b4>
 8000ebe:	4684      	mov	ip, r0
 8000ec0:	1ac9      	subs	r1, r1, r3
 8000ec2:	b2a3      	uxth	r3, r4
 8000ec4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ec8:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ecc:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ed0:	fb08 f800 	mul.w	r8, r8, r0
 8000ed4:	45a0      	cmp	r8, r4
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x10c>
 8000ed8:	193c      	adds	r4, r7, r4
 8000eda:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ede:	d202      	bcs.n	8000ee6 <__udivmoddi4+0x10a>
 8000ee0:	45a0      	cmp	r8, r4
 8000ee2:	f200 80d9 	bhi.w	8001098 <__udivmoddi4+0x2bc>
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	eba4 0408 	sub.w	r4, r4, r8
 8000eec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ef0:	e7bf      	b.n	8000e72 <__udivmoddi4+0x96>
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	d909      	bls.n	8000f0a <__udivmoddi4+0x12e>
 8000ef6:	2d00      	cmp	r5, #0
 8000ef8:	f000 80b1 	beq.w	800105e <__udivmoddi4+0x282>
 8000efc:	2600      	movs	r6, #0
 8000efe:	e9c5 0100 	strd	r0, r1, [r5]
 8000f02:	4630      	mov	r0, r6
 8000f04:	4631      	mov	r1, r6
 8000f06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f0a:	fab3 f683 	clz	r6, r3
 8000f0e:	2e00      	cmp	r6, #0
 8000f10:	d14a      	bne.n	8000fa8 <__udivmoddi4+0x1cc>
 8000f12:	428b      	cmp	r3, r1
 8000f14:	d302      	bcc.n	8000f1c <__udivmoddi4+0x140>
 8000f16:	4282      	cmp	r2, r0
 8000f18:	f200 80b8 	bhi.w	800108c <__udivmoddi4+0x2b0>
 8000f1c:	1a84      	subs	r4, r0, r2
 8000f1e:	eb61 0103 	sbc.w	r1, r1, r3
 8000f22:	2001      	movs	r0, #1
 8000f24:	468c      	mov	ip, r1
 8000f26:	2d00      	cmp	r5, #0
 8000f28:	d0a8      	beq.n	8000e7c <__udivmoddi4+0xa0>
 8000f2a:	e9c5 4c00 	strd	r4, ip, [r5]
 8000f2e:	e7a5      	b.n	8000e7c <__udivmoddi4+0xa0>
 8000f30:	f1c2 0320 	rsb	r3, r2, #32
 8000f34:	fa20 f603 	lsr.w	r6, r0, r3
 8000f38:	4097      	lsls	r7, r2
 8000f3a:	fa01 f002 	lsl.w	r0, r1, r2
 8000f3e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f42:	40d9      	lsrs	r1, r3
 8000f44:	4330      	orrs	r0, r6
 8000f46:	0c03      	lsrs	r3, r0, #16
 8000f48:	fbb1 f6fe 	udiv	r6, r1, lr
 8000f4c:	fa1f f887 	uxth.w	r8, r7
 8000f50:	fb0e 1116 	mls	r1, lr, r6, r1
 8000f54:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000f58:	fb06 f108 	mul.w	r1, r6, r8
 8000f5c:	4299      	cmp	r1, r3
 8000f5e:	fa04 f402 	lsl.w	r4, r4, r2
 8000f62:	d909      	bls.n	8000f78 <__udivmoddi4+0x19c>
 8000f64:	18fb      	adds	r3, r7, r3
 8000f66:	f106 3cff 	add.w	ip, r6, #4294967295
 8000f6a:	f080 808d 	bcs.w	8001088 <__udivmoddi4+0x2ac>
 8000f6e:	4299      	cmp	r1, r3
 8000f70:	f240 808a 	bls.w	8001088 <__udivmoddi4+0x2ac>
 8000f74:	3e02      	subs	r6, #2
 8000f76:	443b      	add	r3, r7
 8000f78:	1a5b      	subs	r3, r3, r1
 8000f7a:	b281      	uxth	r1, r0
 8000f7c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f80:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f88:	fb00 f308 	mul.w	r3, r0, r8
 8000f8c:	428b      	cmp	r3, r1
 8000f8e:	d907      	bls.n	8000fa0 <__udivmoddi4+0x1c4>
 8000f90:	1879      	adds	r1, r7, r1
 8000f92:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f96:	d273      	bcs.n	8001080 <__udivmoddi4+0x2a4>
 8000f98:	428b      	cmp	r3, r1
 8000f9a:	d971      	bls.n	8001080 <__udivmoddi4+0x2a4>
 8000f9c:	3802      	subs	r0, #2
 8000f9e:	4439      	add	r1, r7
 8000fa0:	1acb      	subs	r3, r1, r3
 8000fa2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000fa6:	e778      	b.n	8000e9a <__udivmoddi4+0xbe>
 8000fa8:	f1c6 0c20 	rsb	ip, r6, #32
 8000fac:	fa03 f406 	lsl.w	r4, r3, r6
 8000fb0:	fa22 f30c 	lsr.w	r3, r2, ip
 8000fb4:	431c      	orrs	r4, r3
 8000fb6:	fa20 f70c 	lsr.w	r7, r0, ip
 8000fba:	fa01 f306 	lsl.w	r3, r1, r6
 8000fbe:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000fc2:	fa21 f10c 	lsr.w	r1, r1, ip
 8000fc6:	431f      	orrs	r7, r3
 8000fc8:	0c3b      	lsrs	r3, r7, #16
 8000fca:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fce:	fa1f f884 	uxth.w	r8, r4
 8000fd2:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fd6:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000fda:	fb09 fa08 	mul.w	sl, r9, r8
 8000fde:	458a      	cmp	sl, r1
 8000fe0:	fa02 f206 	lsl.w	r2, r2, r6
 8000fe4:	fa00 f306 	lsl.w	r3, r0, r6
 8000fe8:	d908      	bls.n	8000ffc <__udivmoddi4+0x220>
 8000fea:	1861      	adds	r1, r4, r1
 8000fec:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ff0:	d248      	bcs.n	8001084 <__udivmoddi4+0x2a8>
 8000ff2:	458a      	cmp	sl, r1
 8000ff4:	d946      	bls.n	8001084 <__udivmoddi4+0x2a8>
 8000ff6:	f1a9 0902 	sub.w	r9, r9, #2
 8000ffa:	4421      	add	r1, r4
 8000ffc:	eba1 010a 	sub.w	r1, r1, sl
 8001000:	b2bf      	uxth	r7, r7
 8001002:	fbb1 f0fe 	udiv	r0, r1, lr
 8001006:	fb0e 1110 	mls	r1, lr, r0, r1
 800100a:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 800100e:	fb00 f808 	mul.w	r8, r0, r8
 8001012:	45b8      	cmp	r8, r7
 8001014:	d907      	bls.n	8001026 <__udivmoddi4+0x24a>
 8001016:	19e7      	adds	r7, r4, r7
 8001018:	f100 31ff 	add.w	r1, r0, #4294967295
 800101c:	d22e      	bcs.n	800107c <__udivmoddi4+0x2a0>
 800101e:	45b8      	cmp	r8, r7
 8001020:	d92c      	bls.n	800107c <__udivmoddi4+0x2a0>
 8001022:	3802      	subs	r0, #2
 8001024:	4427      	add	r7, r4
 8001026:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800102a:	eba7 0708 	sub.w	r7, r7, r8
 800102e:	fba0 8902 	umull	r8, r9, r0, r2
 8001032:	454f      	cmp	r7, r9
 8001034:	46c6      	mov	lr, r8
 8001036:	4649      	mov	r1, r9
 8001038:	d31a      	bcc.n	8001070 <__udivmoddi4+0x294>
 800103a:	d017      	beq.n	800106c <__udivmoddi4+0x290>
 800103c:	b15d      	cbz	r5, 8001056 <__udivmoddi4+0x27a>
 800103e:	ebb3 020e 	subs.w	r2, r3, lr
 8001042:	eb67 0701 	sbc.w	r7, r7, r1
 8001046:	fa07 fc0c 	lsl.w	ip, r7, ip
 800104a:	40f2      	lsrs	r2, r6
 800104c:	ea4c 0202 	orr.w	r2, ip, r2
 8001050:	40f7      	lsrs	r7, r6
 8001052:	e9c5 2700 	strd	r2, r7, [r5]
 8001056:	2600      	movs	r6, #0
 8001058:	4631      	mov	r1, r6
 800105a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800105e:	462e      	mov	r6, r5
 8001060:	4628      	mov	r0, r5
 8001062:	e70b      	b.n	8000e7c <__udivmoddi4+0xa0>
 8001064:	4606      	mov	r6, r0
 8001066:	e6e9      	b.n	8000e3c <__udivmoddi4+0x60>
 8001068:	4618      	mov	r0, r3
 800106a:	e6fd      	b.n	8000e68 <__udivmoddi4+0x8c>
 800106c:	4543      	cmp	r3, r8
 800106e:	d2e5      	bcs.n	800103c <__udivmoddi4+0x260>
 8001070:	ebb8 0e02 	subs.w	lr, r8, r2
 8001074:	eb69 0104 	sbc.w	r1, r9, r4
 8001078:	3801      	subs	r0, #1
 800107a:	e7df      	b.n	800103c <__udivmoddi4+0x260>
 800107c:	4608      	mov	r0, r1
 800107e:	e7d2      	b.n	8001026 <__udivmoddi4+0x24a>
 8001080:	4660      	mov	r0, ip
 8001082:	e78d      	b.n	8000fa0 <__udivmoddi4+0x1c4>
 8001084:	4681      	mov	r9, r0
 8001086:	e7b9      	b.n	8000ffc <__udivmoddi4+0x220>
 8001088:	4666      	mov	r6, ip
 800108a:	e775      	b.n	8000f78 <__udivmoddi4+0x19c>
 800108c:	4630      	mov	r0, r6
 800108e:	e74a      	b.n	8000f26 <__udivmoddi4+0x14a>
 8001090:	f1ac 0c02 	sub.w	ip, ip, #2
 8001094:	4439      	add	r1, r7
 8001096:	e713      	b.n	8000ec0 <__udivmoddi4+0xe4>
 8001098:	3802      	subs	r0, #2
 800109a:	443c      	add	r4, r7
 800109c:	e724      	b.n	8000ee8 <__udivmoddi4+0x10c>
 800109e:	bf00      	nop

080010a0 <__aeabi_idiv0>:
 80010a0:	4770      	bx	lr
 80010a2:	bf00      	nop
 80010a4:	0000      	movs	r0, r0
	...

080010a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010a8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80010ac:	b082      	sub	sp, #8
 80010ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010b0:	f003 f9e8 	bl	8004484 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010b4:	f000 fa9c 	bl	80015f0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010b8:	f000 fc9e 	bl	80019f8 <MX_GPIO_Init>
  MX_DMA_Init();
 80010bc:	f000 fc74 	bl	80019a8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80010c0:	f000 fc46 	bl	8001950 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 80010c4:	f000 fb2a 	bl	800171c <MX_TIM1_Init>
  MX_TIM2_Init();
 80010c8:	f000 fb80 	bl	80017cc <MX_TIM2_Init>
  MX_TIM3_Init();
 80010cc:	f000 fbca 	bl	8001864 <MX_TIM3_Init>
  MX_I2C1_Init();
 80010d0:	f000 faf6 	bl	80016c0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80010d4:	48ae      	ldr	r0, [pc, #696]	; (8001390 <main+0x2e8>)
 80010d6:	f006 fda3 	bl	8007c20 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80010da:	213c      	movs	r1, #60	; 0x3c
 80010dc:	48ad      	ldr	r0, [pc, #692]	; (8001394 <main+0x2ec>)
 80010de:	f006 ffb1 	bl	8008044 <HAL_TIM_Encoder_Start>

	// start PWM
  HAL_TIM_Base_Start(&htim3);
 80010e2:	48ad      	ldr	r0, [pc, #692]	; (8001398 <main+0x2f0>)
 80010e4:	f006 fd42 	bl	8007b6c <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80010e8:	2100      	movs	r1, #0
 80010ea:	48ab      	ldr	r0, [pc, #684]	; (8001398 <main+0x2f0>)
 80010ec:	f006 fe54 	bl	8007d98 <HAL_TIM_PWM_Start>

  ///Init Data
  ConverterUnitSystemStructureInit(&CUSSStruc);
 80010f0:	48aa      	ldr	r0, [pc, #680]	; (800139c <main+0x2f4>)
 80010f2:	f000 fe99 	bl	8001e28 <ConverterUnitSystemStructureInit>
  TrajectoryGenerationStructureInit(&TrjStruc, &CUSSStruc);
 80010f6:	49a9      	ldr	r1, [pc, #676]	; (800139c <main+0x2f4>)
 80010f8:	48a9      	ldr	r0, [pc, #676]	; (80013a0 <main+0x2f8>)
 80010fa:	f000 fead 	bl	8001e58 <TrajectoryGenerationStructureInit>

  VelocityControllerInit(&VelocityPIDController, &TrjStruc);
 80010fe:	49a8      	ldr	r1, [pc, #672]	; (80013a0 <main+0x2f8>)
 8001100:	48a8      	ldr	r0, [pc, #672]	; (80013a4 <main+0x2fc>)
 8001102:	f000 ff4d 	bl	8001fa0 <VelocityControllerInit>
  DisplacementControllerInit(&PositionPIDController, &TrjStruc);
 8001106:	49a6      	ldr	r1, [pc, #664]	; (80013a0 <main+0x2f8>)
 8001108:	48a7      	ldr	r0, [pc, #668]	; (80013a8 <main+0x300>)
 800110a:	f000 ff81 	bl	8002010 <DisplacementControllerInit>

  htim1.Instance->CNT = CUSSStruc.PPRxQEI;
 800110e:	4ba1      	ldr	r3, [pc, #644]	; (8001394 <main+0x2ec>)
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	4aa2      	ldr	r2, [pc, #648]	; (800139c <main+0x2f4>)
 8001114:	6852      	ldr	r2, [r2, #4]
 8001116:	625a      	str	r2, [r3, #36]	; 0x24

  ///UART init
  UART2.huart = &huart2;
 8001118:	4ba4      	ldr	r3, [pc, #656]	; (80013ac <main+0x304>)
 800111a:	4aa5      	ldr	r2, [pc, #660]	; (80013b0 <main+0x308>)
 800111c:	601a      	str	r2, [r3, #0]
  UART2.RxLen = 255;
 800111e:	4ba3      	ldr	r3, [pc, #652]	; (80013ac <main+0x304>)
 8001120:	22ff      	movs	r2, #255	; 0xff
 8001122:	80da      	strh	r2, [r3, #6]
  UART2.TxLen = 255;
 8001124:	4ba1      	ldr	r3, [pc, #644]	; (80013ac <main+0x304>)
 8001126:	22ff      	movs	r2, #255	; 0xff
 8001128:	809a      	strh	r2, [r3, #4]
  UARTInit(&UART2);
 800112a:	48a0      	ldr	r0, [pc, #640]	; (80013ac <main+0x304>)
 800112c:	f001 ff5e 	bl	8002fec <UARTInit>
  UARTResetStart(&UART2);
 8001130:	489e      	ldr	r0, [pc, #632]	; (80013ac <main+0x304>)
 8001132:	f001 ff83 	bl	800303c <UARTResetStart>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  int16_t inputChar = UARTReadChar(&UART2);
 8001136:	489d      	ldr	r0, [pc, #628]	; (80013ac <main+0x304>)
 8001138:	f001 ffa4 	bl	8003084 <UARTReadChar>
 800113c:	4603      	mov	r3, r0
 800113e:	80fb      	strh	r3, [r7, #6]
	  if (inputChar != -1)
 8001140:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001148:	d005      	beq.n	8001156 <main+0xae>
	  {
		  Munmunbot_Protocol(inputChar, &UART2);
 800114a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800114e:	4997      	ldr	r1, [pc, #604]	; (80013ac <main+0x304>)
 8001150:	4618      	mov	r0, r3
 8001152:	f002 f87d 	bl	8003250 <Munmunbot_Protocol>

	  }

	  switch (Munmunbot_State)
 8001156:	4b97      	ldr	r3, [pc, #604]	; (80013b4 <main+0x30c>)
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	2b06      	cmp	r3, #6
 800115c:	f200 820f 	bhi.w	800157e <main+0x4d6>
 8001160:	a201      	add	r2, pc, #4	; (adr r2, 8001168 <main+0xc0>)
 8001162:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001166:	bf00      	nop
 8001168:	08001185 	.word	0x08001185
 800116c:	080011af 	.word	0x080011af
 8001170:	080011c7 	.word	0x080011c7
 8001174:	080011dd 	.word	0x080011dd
 8001178:	080011f3 	.word	0x080011f3
 800117c:	080013d9 	.word	0x080013d9
 8001180:	08001569 	.word	0x08001569
	  {
	  	  case STATE_Disconnected:
	  		  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 0)
 8001184:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001188:	488b      	ldr	r0, [pc, #556]	; (80013b8 <main+0x310>)
 800118a:	f004 f893 	bl	80052b4 <HAL_GPIO_ReadPin>
 800118e:	4603      	mov	r3, r0
 8001190:	2b00      	cmp	r3, #0
 8001192:	d103      	bne.n	800119c <main+0xf4>
	  		  {
	  			  LAMP_ON(0);
 8001194:	2000      	movs	r0, #0
 8001196:	f002 fd0b 	bl	8003bb0 <LAMP_ON>
 800119a:	e002      	b.n	80011a2 <main+0xfa>
	  		  }
	  		  else
	  		  {
	  			  LAMP_ON(4);
 800119c:	2004      	movs	r0, #4
 800119e:	f002 fd07 	bl	8003bb0 <LAMP_ON>
	  		  }
	  		  sethomeTrigger = 0;
 80011a2:	4b86      	ldr	r3, [pc, #536]	; (80013bc <main+0x314>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	701a      	strb	r2, [r3, #0]
	  		  Emergency_switch_trigger();
 80011a8:	f002 fd72 	bl	8003c90 <Emergency_switch_trigger>
	  		  break;
 80011ac:	e1e7      	b.n	800157e <main+0x4d6>

	  	  case STATE_Idle:
	  		  LAMP_ON(1);
 80011ae:	2001      	movs	r0, #1
 80011b0:	f002 fcfe 	bl	8003bb0 <LAMP_ON>
	  		  if ( sethomeTrigger == 1 )
 80011b4:	4b81      	ldr	r3, [pc, #516]	; (80013bc <main+0x314>)
 80011b6:	781b      	ldrb	r3, [r3, #0]
 80011b8:	2b01      	cmp	r3, #1
 80011ba:	d101      	bne.n	80011c0 <main+0x118>
	  		  {
	  			  Encoder_SetHome_Position();
 80011bc:	f000 fd9e 	bl	8001cfc <Encoder_SetHome_Position>
	  		  }
	  		  Emergency_switch_trigger();
 80011c0:	f002 fd66 	bl	8003c90 <Emergency_switch_trigger>
		  	  break;
 80011c4:	e1db      	b.n	800157e <main+0x4d6>

	  	  case STATE_PrepareDATA:
	  		  sethomeTrigger = 0;
 80011c6:	4b7d      	ldr	r3, [pc, #500]	; (80013bc <main+0x314>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	701a      	strb	r2, [r3, #0]
	  		  LAMP_ON(2);
 80011cc:	2002      	movs	r0, #2
 80011ce:	f002 fcef 	bl	8003bb0 <LAMP_ON>
	  		  TrajectoryGenerationPrepareDATA();
 80011d2:	f000 ff89 	bl	80020e8 <TrajectoryGenerationPrepareDATA>
	  		  Emergency_switch_trigger();
 80011d6:	f002 fd5b 	bl	8003c90 <Emergency_switch_trigger>
		  	  break;
 80011da:	e1d0      	b.n	800157e <main+0x4d6>

	  	  case STATE_Calculation:
	  		  LAMP_ON(2);
 80011dc:	2002      	movs	r0, #2
 80011de:	f002 fce7 	bl	8003bb0 <LAMP_ON>
	  		  TrajectoryGenerationCalculation();
 80011e2:	f001 f8dd 	bl	80023a0 <TrajectoryGenerationCalculation>
	  		  Munmunbot_State = STATE_Link_Moving;
 80011e6:	4b73      	ldr	r3, [pc, #460]	; (80013b4 <main+0x30c>)
 80011e8:	2204      	movs	r2, #4
 80011ea:	701a      	strb	r2, [r3, #0]
	  		  Emergency_switch_trigger();
 80011ec:	f002 fd50 	bl	8003c90 <Emergency_switch_trigger>
	  		  break;
 80011f0:	e1c5      	b.n	800157e <main+0x4d6>

	   	  case STATE_Link_Moving:
	   		  LAMP_ON(2);
 80011f2:	2002      	movs	r0, #2
 80011f4:	f002 fcdc 	bl	8003bb0 <LAMP_ON>
	   		  if (micros()-TrjStruc.Loop_Timestamp >=  TrjStruc.Loop_Period)
 80011f8:	f000 fdfc 	bl	8001df4 <micros>
 80011fc:	4b68      	ldr	r3, [pc, #416]	; (80013a0 <main+0x2f8>)
 80011fe:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8001202:	1a84      	subs	r4, r0, r2
 8001204:	eb61 0503 	sbc.w	r5, r1, r3
 8001208:	4b65      	ldr	r3, [pc, #404]	; (80013a0 <main+0x2f8>)
 800120a:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 800120e:	429d      	cmp	r5, r3
 8001210:	bf08      	it	eq
 8001212:	4294      	cmpeq	r4, r2
 8001214:	f0c0 80b9 	bcc.w	800138a <main+0x2e2>
	   		  {
	   			  Controlling_the_LINK();
 8001218:	f002 fd94 	bl	8003d44 <Controlling_the_LINK>

	   			  ///////////////////////////////////////////////////////////////////
//	   			  PositionPIDController.OutputFeedback = TrjStruc.AngularDisplacementDesire;
	   			  ///////////////////////////////////////////////////////////////////
	   			  if (PIDTunerMode == 0)
 800121c:	4b68      	ldr	r3, [pc, #416]	; (80013c0 <main+0x318>)
 800121e:	781b      	ldrb	r3, [r3, #0]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d16a      	bne.n	80012fa <main+0x252>
	   			  {
					  if ((PositionPIDController.OutputFeedback <= TrjStruc.Desire_Theta + AcceptableError) &&
 8001224:	4b60      	ldr	r3, [pc, #384]	; (80013a8 <main+0x300>)
 8001226:	ed93 7a08 	vldr	s14, [r3, #32]
 800122a:	4b5d      	ldr	r3, [pc, #372]	; (80013a0 <main+0x2f8>)
 800122c:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8001230:	4b64      	ldr	r3, [pc, #400]	; (80013c4 <main+0x31c>)
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	ee07 3a90 	vmov	s15, r3
 8001238:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800123c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8001240:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001244:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001248:	f200 809f 	bhi.w	800138a <main+0x2e2>
							  (PositionPIDController.OutputFeedback >= TrjStruc.Desire_Theta - AcceptableError) &&
 800124c:	4b56      	ldr	r3, [pc, #344]	; (80013a8 <main+0x300>)
 800124e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001252:	4b53      	ldr	r3, [pc, #332]	; (80013a0 <main+0x2f8>)
 8001254:	edd3 6a1a 	vldr	s13, [r3, #104]	; 0x68
 8001258:	4b5a      	ldr	r3, [pc, #360]	; (80013c4 <main+0x31c>)
 800125a:	781b      	ldrb	r3, [r3, #0]
 800125c:	ee07 3a90 	vmov	s15, r3
 8001260:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001264:	ee76 7ae7 	vsub.f32	s15, s13, s15
					  if ((PositionPIDController.OutputFeedback <= TrjStruc.Desire_Theta + AcceptableError) &&
 8001268:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800126c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001270:	f2c0 808b 	blt.w	800138a <main+0x2e2>
							  (Moving_Link_Task_Flag == 1))
 8001274:	4b54      	ldr	r3, [pc, #336]	; (80013c8 <main+0x320>)
 8001276:	781b      	ldrb	r3, [r3, #0]
							  (PositionPIDController.OutputFeedback >= TrjStruc.Desire_Theta - AcceptableError) &&
 8001278:	2b01      	cmp	r3, #1
 800127a:	f040 8086 	bne.w	800138a <main+0x2e2>
					  {
						  if(MovingLinkMode == LMM_Set_Pos_Directly)
 800127e:	4b53      	ldr	r3, [pc, #332]	; (80013cc <main+0x324>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	2b01      	cmp	r3, #1
 8001284:	d111      	bne.n	80012aa <main+0x202>
						  {
							Munmunbot_State = STATE_Idle;
 8001286:	4b4b      	ldr	r3, [pc, #300]	; (80013b4 <main+0x30c>)
 8001288:	2201      	movs	r2, #1
 800128a:	701a      	strb	r2, [r3, #0]
							MovingLinkMode = LMM_Not_Set;
 800128c:	4b4f      	ldr	r3, [pc, #316]	; (80013cc <main+0x324>)
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
							TrjStruc.Start_Theta =  PositionPIDController.OutputFeedback;
 8001292:	4b45      	ldr	r3, [pc, #276]	; (80013a8 <main+0x300>)
 8001294:	6a1b      	ldr	r3, [r3, #32]
 8001296:	4a42      	ldr	r2, [pc, #264]	; (80013a0 <main+0x2f8>)
 8001298:	66d3      	str	r3, [r2, #108]	; 0x6c
							__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800129a:	4b3f      	ldr	r3, [pc, #252]	; (8001398 <main+0x2f0>)
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	2200      	movs	r2, #0
 80012a0:	635a      	str	r2, [r3, #52]	; 0x34
							ACK2Return(&UART2);
 80012a2:	4842      	ldr	r0, [pc, #264]	; (80013ac <main+0x304>)
 80012a4:	f001 ffc2 	bl	800322c <ACK2Return>
 80012a8:	e011      	b.n	80012ce <main+0x226>
						  }

						  else if ((MovingLinkMode == LMM_Set_Goal_1_Station) || (MovingLinkMode == LMM_Set_Goal_n_Station))
 80012aa:	4b48      	ldr	r3, [pc, #288]	; (80013cc <main+0x324>)
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	2b02      	cmp	r3, #2
 80012b0:	d003      	beq.n	80012ba <main+0x212>
 80012b2:	4b46      	ldr	r3, [pc, #280]	; (80013cc <main+0x324>)
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	2b03      	cmp	r3, #3
 80012b8:	d109      	bne.n	80012ce <main+0x226>
						  {
							Munmunbot_State = STATE_End_Effector_Working;
 80012ba:	4b3e      	ldr	r3, [pc, #248]	; (80013b4 <main+0x30c>)
 80012bc:	2205      	movs	r2, #5
 80012be:	701a      	strb	r2, [r3, #0]
							GripperState = 0;
 80012c0:	4b43      	ldr	r3, [pc, #268]	; (80013d0 <main+0x328>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
							__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80012c6:	4b34      	ldr	r3, [pc, #208]	; (8001398 <main+0x2f0>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	2200      	movs	r2, #0
 80012cc:	635a      	str	r2, [r3, #52]	; 0x34
						  }
						 TrjStruc.Start_Theta = PositionPIDController.OutputFeedback;  //set new start theta
 80012ce:	4b36      	ldr	r3, [pc, #216]	; (80013a8 <main+0x300>)
 80012d0:	6a1b      	ldr	r3, [r3, #32]
 80012d2:	4a33      	ldr	r2, [pc, #204]	; (80013a0 <main+0x2f8>)
 80012d4:	66d3      	str	r3, [r2, #108]	; 0x6c
						 TrjStruc.AngularVelocityDesire = 0;
 80012d6:	4b32      	ldr	r3, [pc, #200]	; (80013a0 <main+0x2f8>)
 80012d8:	f04f 0200 	mov.w	r2, #0
 80012dc:	625a      	str	r2, [r3, #36]	; 0x24
						 VelocityPIDController.OutputFeedback = 0;
 80012de:	4b31      	ldr	r3, [pc, #196]	; (80013a4 <main+0x2fc>)
 80012e0:	f04f 0200 	mov.w	r2, #0
 80012e4:	621a      	str	r2, [r3, #32]
						 EstimatedAngularAcceration = 0;
 80012e6:	4b3b      	ldr	r3, [pc, #236]	; (80013d4 <main+0x32c>)
 80012e8:	f04f 0200 	mov.w	r2, #0
 80012ec:	601a      	str	r2, [r3, #0]
						 Moving_Link_Task_Flag = 0;
 80012ee:	4b36      	ldr	r3, [pc, #216]	; (80013c8 <main+0x320>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	701a      	strb	r2, [r3, #0]
						 PID_Reset();
 80012f4:	f002 fc02 	bl	8003afc <PID_Reset>
 80012f8:	e047      	b.n	800138a <main+0x2e2>
					  }
	   			  }
	   			  else if (PIDTunerMode == 1)
 80012fa:	4b31      	ldr	r3, [pc, #196]	; (80013c0 <main+0x318>)
 80012fc:	781b      	ldrb	r3, [r3, #0]
 80012fe:	2b01      	cmp	r3, #1
 8001300:	d143      	bne.n	800138a <main+0x2e2>
	   			  {
					  if (Moving_Link_Task_Flag == 1)
 8001302:	4b31      	ldr	r3, [pc, #196]	; (80013c8 <main+0x320>)
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d13f      	bne.n	800138a <main+0x2e2>
					  {
						  PIDTunerMode = 0;
 800130a:	4b2d      	ldr	r3, [pc, #180]	; (80013c0 <main+0x318>)
 800130c:	2200      	movs	r2, #0
 800130e:	701a      	strb	r2, [r3, #0]
						  if(MovingLinkMode == LMM_Set_Pos_Directly)
 8001310:	4b2e      	ldr	r3, [pc, #184]	; (80013cc <main+0x324>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	2b01      	cmp	r3, #1
 8001316:	d111      	bne.n	800133c <main+0x294>
						  {
							Munmunbot_State = STATE_Idle;
 8001318:	4b26      	ldr	r3, [pc, #152]	; (80013b4 <main+0x30c>)
 800131a:	2201      	movs	r2, #1
 800131c:	701a      	strb	r2, [r3, #0]
							MovingLinkMode = LMM_Not_Set;
 800131e:	4b2b      	ldr	r3, [pc, #172]	; (80013cc <main+0x324>)
 8001320:	2200      	movs	r2, #0
 8001322:	701a      	strb	r2, [r3, #0]
							TrjStruc.Start_Theta =  PositionPIDController.OutputFeedback;
 8001324:	4b20      	ldr	r3, [pc, #128]	; (80013a8 <main+0x300>)
 8001326:	6a1b      	ldr	r3, [r3, #32]
 8001328:	4a1d      	ldr	r2, [pc, #116]	; (80013a0 <main+0x2f8>)
 800132a:	66d3      	str	r3, [r2, #108]	; 0x6c
							__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800132c:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <main+0x2f0>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	2200      	movs	r2, #0
 8001332:	635a      	str	r2, [r3, #52]	; 0x34
							ACK2Return(&UART2);
 8001334:	481d      	ldr	r0, [pc, #116]	; (80013ac <main+0x304>)
 8001336:	f001 ff79 	bl	800322c <ACK2Return>
 800133a:	e011      	b.n	8001360 <main+0x2b8>
						  }

						  else if ((MovingLinkMode == LMM_Set_Goal_1_Station) || (MovingLinkMode == LMM_Set_Goal_n_Station))
 800133c:	4b23      	ldr	r3, [pc, #140]	; (80013cc <main+0x324>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b02      	cmp	r3, #2
 8001342:	d003      	beq.n	800134c <main+0x2a4>
 8001344:	4b21      	ldr	r3, [pc, #132]	; (80013cc <main+0x324>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b03      	cmp	r3, #3
 800134a:	d109      	bne.n	8001360 <main+0x2b8>
						  {
							Munmunbot_State = STATE_End_Effector_Working;
 800134c:	4b19      	ldr	r3, [pc, #100]	; (80013b4 <main+0x30c>)
 800134e:	2205      	movs	r2, #5
 8001350:	701a      	strb	r2, [r3, #0]
							GripperState = 0;
 8001352:	4b1f      	ldr	r3, [pc, #124]	; (80013d0 <main+0x328>)
 8001354:	2200      	movs	r2, #0
 8001356:	701a      	strb	r2, [r3, #0]
							__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001358:	4b0f      	ldr	r3, [pc, #60]	; (8001398 <main+0x2f0>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2200      	movs	r2, #0
 800135e:	635a      	str	r2, [r3, #52]	; 0x34
						  }
						 TrjStruc.Start_Theta = PositionPIDController.OutputFeedback;  //set new start theta
 8001360:	4b11      	ldr	r3, [pc, #68]	; (80013a8 <main+0x300>)
 8001362:	6a1b      	ldr	r3, [r3, #32]
 8001364:	4a0e      	ldr	r2, [pc, #56]	; (80013a0 <main+0x2f8>)
 8001366:	66d3      	str	r3, [r2, #108]	; 0x6c
						 TrjStruc.AngularVelocityDesire = 0;
 8001368:	4b0d      	ldr	r3, [pc, #52]	; (80013a0 <main+0x2f8>)
 800136a:	f04f 0200 	mov.w	r2, #0
 800136e:	625a      	str	r2, [r3, #36]	; 0x24
						 VelocityPIDController.OutputFeedback = 0;
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <main+0x2fc>)
 8001372:	f04f 0200 	mov.w	r2, #0
 8001376:	621a      	str	r2, [r3, #32]
						 EstimatedAngularAcceration = 0;
 8001378:	4b16      	ldr	r3, [pc, #88]	; (80013d4 <main+0x32c>)
 800137a:	f04f 0200 	mov.w	r2, #0
 800137e:	601a      	str	r2, [r3, #0]
						 Moving_Link_Task_Flag = 0;
 8001380:	4b11      	ldr	r3, [pc, #68]	; (80013c8 <main+0x320>)
 8001382:	2200      	movs	r2, #0
 8001384:	701a      	strb	r2, [r3, #0]
						 PID_Reset();
 8001386:	f002 fbb9 	bl	8003afc <PID_Reset>
					  }
	   			  }
	   		  }
	  		  Emergency_switch_trigger();
 800138a:	f002 fc81 	bl	8003c90 <Emergency_switch_trigger>
	  		  break;
 800138e:	e0f6      	b.n	800157e <main+0x4d6>
 8001390:	200005fc 	.word	0x200005fc
 8001394:	200005b4 	.word	0x200005b4
 8001398:	2000050c 	.word	0x2000050c
 800139c:	20000308 	.word	0x20000308
 80013a0:	20000278 	.word	0x20000278
 80013a4:	20000238 	.word	0x20000238
 80013a8:	200001f8 	.word	0x200001f8
 80013ac:	200000b8 	.word	0x200000b8
 80013b0:	20000644 	.word	0x20000644
 80013b4:	200000d9 	.word	0x200000d9
 80013b8:	40020400 	.word	0x40020400
 80013bc:	200001e9 	.word	0x200001e9
 80013c0:	20000314 	.word	0x20000314
 80013c4:	20000015 	.word	0x20000015
 80013c8:	200001e8 	.word	0x200001e8
 80013cc:	200001de 	.word	0x200001de
 80013d0:	200001ea 	.word	0x200001ea
 80013d4:	20000318 	.word	0x20000318

	  	  case STATE_End_Effector_Working:
	  		  ///I2C implement
	  		  if(GripperEnable == 1)
 80013d8:	4b77      	ldr	r3, [pc, #476]	; (80015b8 <main+0x510>)
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	f040 80b9 	bne.w	8001554 <main+0x4ac>
	  		  {
	  			if ((hi2c1.State == HAL_I2C_STATE_READY) && (GripperState == 0))
 80013e2:	4b76      	ldr	r3, [pc, #472]	; (80015bc <main+0x514>)
 80013e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80013e8:	b2db      	uxtb	r3, r3
 80013ea:	2b20      	cmp	r3, #32
 80013ec:	d116      	bne.n	800141c <main+0x374>
 80013ee:	4b74      	ldr	r3, [pc, #464]	; (80015c0 <main+0x518>)
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d112      	bne.n	800141c <main+0x374>
	  			{
	  				{
	  					uint8_t temp[1] = {0x45};
 80013f6:	2345      	movs	r3, #69	; 0x45
 80013f8:	713b      	strb	r3, [r7, #4]
	  					HAL_I2C_Master_Transmit_IT(&hi2c1, (0x23 << 1) , temp, 1);
 80013fa:	1d3a      	adds	r2, r7, #4
 80013fc:	2301      	movs	r3, #1
 80013fe:	2146      	movs	r1, #70	; 0x46
 8001400:	486e      	ldr	r0, [pc, #440]	; (80015bc <main+0x514>)
 8001402:	f004 f8e5 	bl	80055d0 <HAL_I2C_Master_Transmit_IT>
	  				}
	  				GripperState = 1;
 8001406:	4b6e      	ldr	r3, [pc, #440]	; (80015c0 <main+0x518>)
 8001408:	2201      	movs	r2, #1
 800140a:	701a      	strb	r2, [r3, #0]
	  				Timestamp_Gripper = micros();
 800140c:	f000 fcf2 	bl	8001df4 <micros>
 8001410:	4602      	mov	r2, r0
 8001412:	460b      	mov	r3, r1
 8001414:	496b      	ldr	r1, [pc, #428]	; (80015c4 <main+0x51c>)
 8001416:	e9c1 2300 	strd	r2, r3, [r1]
 800141a:	e019      	b.n	8001450 <main+0x3a8>
	  			}
	  			else if ((micros() - Timestamp_Gripper >= 5100000) && (GripperState != 0))
 800141c:	f000 fcea 	bl	8001df4 <micros>
 8001420:	4b68      	ldr	r3, [pc, #416]	; (80015c4 <main+0x51c>)
 8001422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001426:	ebb0 0802 	subs.w	r8, r0, r2
 800142a:	eb61 0903 	sbc.w	r9, r1, r3
 800142e:	a360      	add	r3, pc, #384	; (adr r3, 80015b0 <main+0x508>)
 8001430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001434:	454b      	cmp	r3, r9
 8001436:	bf08      	it	eq
 8001438:	4542      	cmpeq	r2, r8
 800143a:	d209      	bcs.n	8001450 <main+0x3a8>
 800143c:	4b60      	ldr	r3, [pc, #384]	; (80015c0 <main+0x518>)
 800143e:	781b      	ldrb	r3, [r3, #0]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d005      	beq.n	8001450 <main+0x3a8>
	  			{
	  				GripperState = 0;
 8001444:	4b5e      	ldr	r3, [pc, #376]	; (80015c0 <main+0x518>)
 8001446:	2200      	movs	r2, #0
 8001448:	701a      	strb	r2, [r3, #0]
	  				Munmunbot_State = STATE_PrepareDATA;
 800144a:	4b5f      	ldr	r3, [pc, #380]	; (80015c8 <main+0x520>)
 800144c:	2202      	movs	r2, #2
 800144e:	701a      	strb	r2, [r3, #0]
	  			}

	  			if (GripperState != 0)
 8001450:	4b5b      	ldr	r3, [pc, #364]	; (80015c0 <main+0x518>)
 8001452:	781b      	ldrb	r3, [r3, #0]
 8001454:	2b00      	cmp	r3, #0
 8001456:	f000 8084 	beq.w	8001562 <main+0x4ba>
	  			{
	  				if ((hi2c1.State == HAL_I2C_STATE_READY) && (GripperState == 1))
 800145a:	4b58      	ldr	r3, [pc, #352]	; (80015bc <main+0x514>)
 800145c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b20      	cmp	r3, #32
 8001464:	d10f      	bne.n	8001486 <main+0x3de>
 8001466:	4b56      	ldr	r3, [pc, #344]	; (80015c0 <main+0x518>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	2b01      	cmp	r3, #1
 800146c:	d10b      	bne.n	8001486 <main+0x3de>
	  				{
	  					{
							uint8_t temp[1] = {0x23};
 800146e:	2323      	movs	r3, #35	; 0x23
 8001470:	703b      	strb	r3, [r7, #0]
							HAL_I2C_Master_Transmit_IT(&hi2c1, (0x23 << 1) , temp, 1);
 8001472:	463a      	mov	r2, r7
 8001474:	2301      	movs	r3, #1
 8001476:	2146      	movs	r1, #70	; 0x46
 8001478:	4850      	ldr	r0, [pc, #320]	; (80015bc <main+0x514>)
 800147a:	f004 f8a9 	bl	80055d0 <HAL_I2C_Master_Transmit_IT>
						}
	  					GripperState = 2;
 800147e:	4b50      	ldr	r3, [pc, #320]	; (80015c0 <main+0x518>)
 8001480:	2202      	movs	r2, #2
 8001482:	701a      	strb	r2, [r3, #0]
 8001484:	e012      	b.n	80014ac <main+0x404>
	  				}

	  				else if ((hi2c1.State == HAL_I2C_STATE_READY) && ( GripperState == 2 ))
 8001486:	4b4d      	ldr	r3, [pc, #308]	; (80015bc <main+0x514>)
 8001488:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800148c:	b2db      	uxtb	r3, r3
 800148e:	2b20      	cmp	r3, #32
 8001490:	d10c      	bne.n	80014ac <main+0x404>
 8001492:	4b4b      	ldr	r3, [pc, #300]	; (80015c0 <main+0x518>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b02      	cmp	r3, #2
 8001498:	d108      	bne.n	80014ac <main+0x404>
	  				{
	  					{
//							uint8_t temp[1] = {0x23};
//							HAL_I2C_Master_Transmit_IT(&hi2c1, (0x23 << 1) , temp, 1);
							HAL_I2C_Master_Receive_IT(&hi2c1, ((0x23 << 1) | 0b1), GripperStatus, 1);
 800149a:	2301      	movs	r3, #1
 800149c:	4a4b      	ldr	r2, [pc, #300]	; (80015cc <main+0x524>)
 800149e:	2147      	movs	r1, #71	; 0x47
 80014a0:	4846      	ldr	r0, [pc, #280]	; (80015bc <main+0x514>)
 80014a2:	f004 f93b 	bl	800571c <HAL_I2C_Master_Receive_IT>
						}
	  					GripperState = 1;
 80014a6:	4b46      	ldr	r3, [pc, #280]	; (80015c0 <main+0x518>)
 80014a8:	2201      	movs	r2, #1
 80014aa:	701a      	strb	r2, [r3, #0]
	  				}
	  				if (GripperStatus[0] == 0x12 )
 80014ac:	4b47      	ldr	r3, [pc, #284]	; (80015cc <main+0x524>)
 80014ae:	781b      	ldrb	r3, [r3, #0]
 80014b0:	2b12      	cmp	r3, #18
 80014b2:	d110      	bne.n	80014d6 <main+0x42e>
	  				{
	  					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 80014b4:	2201      	movs	r2, #1
 80014b6:	2102      	movs	r1, #2
 80014b8:	4845      	ldr	r0, [pc, #276]	; (80015d0 <main+0x528>)
 80014ba:	f003 ff13 	bl	80052e4 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 80014be:	2201      	movs	r2, #1
 80014c0:	2104      	movs	r1, #4
 80014c2:	4843      	ldr	r0, [pc, #268]	; (80015d0 <main+0x528>)
 80014c4:	f003 ff0e 	bl	80052e4 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 80014c8:	2200      	movs	r2, #0
 80014ca:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014ce:	4841      	ldr	r0, [pc, #260]	; (80015d4 <main+0x52c>)
 80014d0:	f003 ff08 	bl	80052e4 <HAL_GPIO_WritePin>
 80014d4:	e045      	b.n	8001562 <main+0x4ba>
	  				}
	  				else if (GripperStatus[0] == 0x34)
 80014d6:	4b3d      	ldr	r3, [pc, #244]	; (80015cc <main+0x524>)
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	2b34      	cmp	r3, #52	; 0x34
 80014dc:	d110      	bne.n	8001500 <main+0x458>
	  				{
	  					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 80014de:	2201      	movs	r2, #1
 80014e0:	2102      	movs	r1, #2
 80014e2:	483b      	ldr	r0, [pc, #236]	; (80015d0 <main+0x528>)
 80014e4:	f003 fefe 	bl	80052e4 <HAL_GPIO_WritePin>
	  					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 80014e8:	2200      	movs	r2, #0
 80014ea:	2104      	movs	r1, #4
 80014ec:	4838      	ldr	r0, [pc, #224]	; (80015d0 <main+0x528>)
 80014ee:	f003 fef9 	bl	80052e4 <HAL_GPIO_WritePin>
	  					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 80014f2:	2200      	movs	r2, #0
 80014f4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014f8:	4836      	ldr	r0, [pc, #216]	; (80015d4 <main+0x52c>)
 80014fa:	f003 fef3 	bl	80052e4 <HAL_GPIO_WritePin>
 80014fe:	e030      	b.n	8001562 <main+0x4ba>
	  				}
	  				else if (GripperStatus[0] == 0x56)
 8001500:	4b32      	ldr	r3, [pc, #200]	; (80015cc <main+0x524>)
 8001502:	781b      	ldrb	r3, [r3, #0]
 8001504:	2b56      	cmp	r3, #86	; 0x56
 8001506:	d110      	bne.n	800152a <main+0x482>
	  				{
	  					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 8001508:	2200      	movs	r2, #0
 800150a:	2102      	movs	r1, #2
 800150c:	4830      	ldr	r0, [pc, #192]	; (80015d0 <main+0x528>)
 800150e:	f003 fee9 	bl	80052e4 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8001512:	2200      	movs	r2, #0
 8001514:	2104      	movs	r1, #4
 8001516:	482e      	ldr	r0, [pc, #184]	; (80015d0 <main+0x528>)
 8001518:	f003 fee4 	bl	80052e4 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 800151c:	2200      	movs	r2, #0
 800151e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001522:	482c      	ldr	r0, [pc, #176]	; (80015d4 <main+0x52c>)
 8001524:	f003 fede 	bl	80052e4 <HAL_GPIO_WritePin>
 8001528:	e01b      	b.n	8001562 <main+0x4ba>
	  				}
	  				else if (GripperStatus[0] == 0x78)
 800152a:	4b28      	ldr	r3, [pc, #160]	; (80015cc <main+0x524>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	2b78      	cmp	r3, #120	; 0x78
 8001530:	d117      	bne.n	8001562 <main+0x4ba>
	  				{
	  					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8001532:	2201      	movs	r2, #1
 8001534:	2102      	movs	r1, #2
 8001536:	4826      	ldr	r0, [pc, #152]	; (80015d0 <main+0x528>)
 8001538:	f003 fed4 	bl	80052e4 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 800153c:	2201      	movs	r2, #1
 800153e:	2104      	movs	r1, #4
 8001540:	4823      	ldr	r0, [pc, #140]	; (80015d0 <main+0x528>)
 8001542:	f003 fecf 	bl	80052e4 <HAL_GPIO_WritePin>
						HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8001546:	2201      	movs	r2, #1
 8001548:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800154c:	4821      	ldr	r0, [pc, #132]	; (80015d4 <main+0x52c>)
 800154e:	f003 fec9 	bl	80052e4 <HAL_GPIO_WritePin>
 8001552:	e006      	b.n	8001562 <main+0x4ba>
	  				}
	  			}


	  		  }
	  		  else if(GripperEnable == 0)
 8001554:	4b18      	ldr	r3, [pc, #96]	; (80015b8 <main+0x510>)
 8001556:	781b      	ldrb	r3, [r3, #0]
 8001558:	2b00      	cmp	r3, #0
 800155a:	d102      	bne.n	8001562 <main+0x4ba>
			  {
		  		 Munmunbot_State = STATE_PrepareDATA;
 800155c:	4b1a      	ldr	r3, [pc, #104]	; (80015c8 <main+0x520>)
 800155e:	2202      	movs	r2, #2
 8001560:	701a      	strb	r2, [r3, #0]
			  }
	  		  Emergency_switch_trigger();
 8001562:	f002 fb95 	bl	8003c90 <Emergency_switch_trigger>
	  		  break;
 8001566:	e00a      	b.n	800157e <main+0x4d6>

	  	  case STATE_SetHome:
	  		  sethomeTrigger = 0;
 8001568:	4b1b      	ldr	r3, [pc, #108]	; (80015d8 <main+0x530>)
 800156a:	2200      	movs	r2, #0
 800156c:	701a      	strb	r2, [r3, #0]
	  		  LAMP_ON(2);
 800156e:	2002      	movs	r0, #2
 8001570:	f002 fb1e 	bl	8003bb0 <LAMP_ON>
	  		  SETHOME_StateMachine_Function();
 8001574:	f002 fc4e 	bl	8003e14 <SETHOME_StateMachine_Function>
	  		  Emergency_switch_trigger();
 8001578:	f002 fb8a 	bl	8003c90 <Emergency_switch_trigger>
	  		  break;
 800157c:	bf00      	nop

	  }

	  if ( pidSetZeroFlag != 0 )
 800157e:	4b17      	ldr	r3, [pc, #92]	; (80015dc <main+0x534>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d010      	beq.n	80015a8 <main+0x500>
	  {
		  pidSetZeroFlag = 0;
 8001586:	4b15      	ldr	r3, [pc, #84]	; (80015dc <main+0x534>)
 8001588:	2200      	movs	r2, #0
 800158a:	701a      	strb	r2, [r3, #0]
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 800158c:	4b14      	ldr	r3, [pc, #80]	; (80015e0 <main+0x538>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	2200      	movs	r2, #0
 8001592:	635a      	str	r2, [r3, #52]	; 0x34
		  TrjStruc.Start_Theta = PositionPIDController.OutputFeedback;  //set new start theta
 8001594:	4b13      	ldr	r3, [pc, #76]	; (80015e4 <main+0x53c>)
 8001596:	6a1b      	ldr	r3, [r3, #32]
 8001598:	4a13      	ldr	r2, [pc, #76]	; (80015e8 <main+0x540>)
 800159a:	66d3      	str	r3, [r2, #108]	; 0x6c
		  TrjStruc.AngularVelocityDesire = 0;
 800159c:	4b12      	ldr	r3, [pc, #72]	; (80015e8 <main+0x540>)
 800159e:	f04f 0200 	mov.w	r2, #0
 80015a2:	625a      	str	r2, [r3, #36]	; 0x24
		  PID_Reset();
 80015a4:	f002 faaa 	bl	8003afc <PID_Reset>
	  }



	  UARTTxDumpBuffer(&UART2);
 80015a8:	4810      	ldr	r0, [pc, #64]	; (80015ec <main+0x544>)
 80015aa:	f001 fd95 	bl	80030d8 <UARTTxDumpBuffer>
  {
 80015ae:	e5c2      	b.n	8001136 <main+0x8e>
 80015b0:	004dd1df 	.word	0x004dd1df
 80015b4:	00000000 	.word	0x00000000
 80015b8:	20000014 	.word	0x20000014
 80015bc:	200004b8 	.word	0x200004b8
 80015c0:	200001ea 	.word	0x200001ea
 80015c4:	200001f0 	.word	0x200001f0
 80015c8:	200000d9 	.word	0x200000d9
 80015cc:	200001ec 	.word	0x200001ec
 80015d0:	40020400 	.word	0x40020400
 80015d4:	40020000 	.word	0x40020000
 80015d8:	200001e9 	.word	0x200001e9
 80015dc:	200000ac 	.word	0x200000ac
 80015e0:	2000050c 	.word	0x2000050c
 80015e4:	200001f8 	.word	0x200001f8
 80015e8:	20000278 	.word	0x20000278
 80015ec:	200000b8 	.word	0x200000b8

080015f0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b094      	sub	sp, #80	; 0x50
 80015f4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015f6:	f107 0320 	add.w	r3, r7, #32
 80015fa:	2230      	movs	r2, #48	; 0x30
 80015fc:	2100      	movs	r1, #0
 80015fe:	4618      	mov	r0, r3
 8001600:	f008 fb2c 	bl	8009c5c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001604:	f107 030c 	add.w	r3, r7, #12
 8001608:	2200      	movs	r2, #0
 800160a:	601a      	str	r2, [r3, #0]
 800160c:	605a      	str	r2, [r3, #4]
 800160e:	609a      	str	r2, [r3, #8]
 8001610:	60da      	str	r2, [r3, #12]
 8001612:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001614:	2300      	movs	r3, #0
 8001616:	60bb      	str	r3, [r7, #8]
 8001618:	4b27      	ldr	r3, [pc, #156]	; (80016b8 <SystemClock_Config+0xc8>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161c:	4a26      	ldr	r2, [pc, #152]	; (80016b8 <SystemClock_Config+0xc8>)
 800161e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001622:	6413      	str	r3, [r2, #64]	; 0x40
 8001624:	4b24      	ldr	r3, [pc, #144]	; (80016b8 <SystemClock_Config+0xc8>)
 8001626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001628:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162c:	60bb      	str	r3, [r7, #8]
 800162e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001630:	2300      	movs	r3, #0
 8001632:	607b      	str	r3, [r7, #4]
 8001634:	4b21      	ldr	r3, [pc, #132]	; (80016bc <SystemClock_Config+0xcc>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a20      	ldr	r2, [pc, #128]	; (80016bc <SystemClock_Config+0xcc>)
 800163a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800163e:	6013      	str	r3, [r2, #0]
 8001640:	4b1e      	ldr	r3, [pc, #120]	; (80016bc <SystemClock_Config+0xcc>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001648:	607b      	str	r3, [r7, #4]
 800164a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800164c:	2302      	movs	r3, #2
 800164e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001650:	2301      	movs	r3, #1
 8001652:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001654:	2310      	movs	r3, #16
 8001656:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001658:	2302      	movs	r3, #2
 800165a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800165c:	2300      	movs	r3, #0
 800165e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001660:	2308      	movs	r3, #8
 8001662:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001664:	2364      	movs	r3, #100	; 0x64
 8001666:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001668:	2302      	movs	r3, #2
 800166a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800166c:	2304      	movs	r3, #4
 800166e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001670:	f107 0320 	add.w	r3, r7, #32
 8001674:	4618      	mov	r0, r3
 8001676:	f005 fdb5 	bl	80071e4 <HAL_RCC_OscConfig>
 800167a:	4603      	mov	r3, r0
 800167c:	2b00      	cmp	r3, #0
 800167e:	d001      	beq.n	8001684 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001680:	f002 fc16 	bl	8003eb0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001684:	230f      	movs	r3, #15
 8001686:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001688:	2302      	movs	r3, #2
 800168a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800168c:	2300      	movs	r3, #0
 800168e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001690:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001694:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001696:	2300      	movs	r3, #0
 8001698:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800169a:	f107 030c 	add.w	r3, r7, #12
 800169e:	2103      	movs	r1, #3
 80016a0:	4618      	mov	r0, r3
 80016a2:	f006 f817 	bl	80076d4 <HAL_RCC_ClockConfig>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80016ac:	f002 fc00 	bl	8003eb0 <Error_Handler>
  }
}
 80016b0:	bf00      	nop
 80016b2:	3750      	adds	r7, #80	; 0x50
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}
 80016b8:	40023800 	.word	0x40023800
 80016bc:	40007000 	.word	0x40007000

080016c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016c4:	4b13      	ldr	r3, [pc, #76]	; (8001714 <MX_I2C1_Init+0x54>)
 80016c6:	4a14      	ldr	r2, [pc, #80]	; (8001718 <MX_I2C1_Init+0x58>)
 80016c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 10000;
 80016ca:	4b12      	ldr	r3, [pc, #72]	; (8001714 <MX_I2C1_Init+0x54>)
 80016cc:	f242 7210 	movw	r2, #10000	; 0x2710
 80016d0:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016d2:	4b10      	ldr	r3, [pc, #64]	; (8001714 <MX_I2C1_Init+0x54>)
 80016d4:	2200      	movs	r2, #0
 80016d6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016d8:	4b0e      	ldr	r3, [pc, #56]	; (8001714 <MX_I2C1_Init+0x54>)
 80016da:	2200      	movs	r2, #0
 80016dc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016de:	4b0d      	ldr	r3, [pc, #52]	; (8001714 <MX_I2C1_Init+0x54>)
 80016e0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80016e4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e6:	4b0b      	ldr	r3, [pc, #44]	; (8001714 <MX_I2C1_Init+0x54>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016ec:	4b09      	ldr	r3, [pc, #36]	; (8001714 <MX_I2C1_Init+0x54>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016f2:	4b08      	ldr	r3, [pc, #32]	; (8001714 <MX_I2C1_Init+0x54>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f8:	4b06      	ldr	r3, [pc, #24]	; (8001714 <MX_I2C1_Init+0x54>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016fe:	4805      	ldr	r0, [pc, #20]	; (8001714 <MX_I2C1_Init+0x54>)
 8001700:	f003 fe22 	bl	8005348 <HAL_I2C_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 800170a:	f002 fbd1 	bl	8003eb0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	200004b8 	.word	0x200004b8
 8001718:	40005400 	.word	0x40005400

0800171c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b08c      	sub	sp, #48	; 0x30
 8001720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001722:	f107 030c 	add.w	r3, r7, #12
 8001726:	2224      	movs	r2, #36	; 0x24
 8001728:	2100      	movs	r1, #0
 800172a:	4618      	mov	r0, r3
 800172c:	f008 fa96 	bl	8009c5c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001730:	1d3b      	adds	r3, r7, #4
 8001732:	2200      	movs	r2, #0
 8001734:	601a      	str	r2, [r3, #0]
 8001736:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001738:	4b22      	ldr	r3, [pc, #136]	; (80017c4 <MX_TIM1_Init+0xa8>)
 800173a:	4a23      	ldr	r2, [pc, #140]	; (80017c8 <MX_TIM1_Init+0xac>)
 800173c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800173e:	4b21      	ldr	r3, [pc, #132]	; (80017c4 <MX_TIM1_Init+0xa8>)
 8001740:	2200      	movs	r2, #0
 8001742:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001744:	4b1f      	ldr	r3, [pc, #124]	; (80017c4 <MX_TIM1_Init+0xa8>)
 8001746:	2200      	movs	r2, #0
 8001748:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 24575;
 800174a:	4b1e      	ldr	r3, [pc, #120]	; (80017c4 <MX_TIM1_Init+0xa8>)
 800174c:	f645 72ff 	movw	r2, #24575	; 0x5fff
 8001750:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001752:	4b1c      	ldr	r3, [pc, #112]	; (80017c4 <MX_TIM1_Init+0xa8>)
 8001754:	2200      	movs	r2, #0
 8001756:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001758:	4b1a      	ldr	r3, [pc, #104]	; (80017c4 <MX_TIM1_Init+0xa8>)
 800175a:	2200      	movs	r2, #0
 800175c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800175e:	4b19      	ldr	r3, [pc, #100]	; (80017c4 <MX_TIM1_Init+0xa8>)
 8001760:	2200      	movs	r2, #0
 8001762:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001764:	2303      	movs	r3, #3
 8001766:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001768:	2300      	movs	r3, #0
 800176a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800176c:	2301      	movs	r3, #1
 800176e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001770:	2300      	movs	r3, #0
 8001772:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 2;
 8001774:	2302      	movs	r3, #2
 8001776:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001778:	2300      	movs	r3, #0
 800177a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800177c:	2301      	movs	r3, #1
 800177e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001780:	2300      	movs	r3, #0
 8001782:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001784:	2300      	movs	r3, #0
 8001786:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	4619      	mov	r1, r3
 800178e:	480d      	ldr	r0, [pc, #52]	; (80017c4 <MX_TIM1_Init+0xa8>)
 8001790:	f006 fbb2 	bl	8007ef8 <HAL_TIM_Encoder_Init>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800179a:	f002 fb89 	bl	8003eb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800179e:	2300      	movs	r3, #0
 80017a0:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017a2:	2300      	movs	r3, #0
 80017a4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80017a6:	1d3b      	adds	r3, r7, #4
 80017a8:	4619      	mov	r1, r3
 80017aa:	4806      	ldr	r0, [pc, #24]	; (80017c4 <MX_TIM1_Init+0xa8>)
 80017ac:	f007 fa56 	bl	8008c5c <HAL_TIMEx_MasterConfigSynchronization>
 80017b0:	4603      	mov	r3, r0
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d001      	beq.n	80017ba <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80017b6:	f002 fb7b 	bl	8003eb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80017ba:	bf00      	nop
 80017bc:	3730      	adds	r7, #48	; 0x30
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	200005b4 	.word	0x200005b4
 80017c8:	40010000 	.word	0x40010000

080017cc <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b086      	sub	sp, #24
 80017d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80017d2:	f107 0308 	add.w	r3, r7, #8
 80017d6:	2200      	movs	r2, #0
 80017d8:	601a      	str	r2, [r3, #0]
 80017da:	605a      	str	r2, [r3, #4]
 80017dc:	609a      	str	r2, [r3, #8]
 80017de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e0:	463b      	mov	r3, r7
 80017e2:	2200      	movs	r2, #0
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80017e8:	4b1d      	ldr	r3, [pc, #116]	; (8001860 <MX_TIM2_Init+0x94>)
 80017ea:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017ee:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 80017f0:	4b1b      	ldr	r3, [pc, #108]	; (8001860 <MX_TIM2_Init+0x94>)
 80017f2:	2263      	movs	r2, #99	; 0x63
 80017f4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017f6:	4b1a      	ldr	r3, [pc, #104]	; (8001860 <MX_TIM2_Init+0x94>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80017fc:	4b18      	ldr	r3, [pc, #96]	; (8001860 <MX_TIM2_Init+0x94>)
 80017fe:	f04f 32ff 	mov.w	r2, #4294967295
 8001802:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001804:	4b16      	ldr	r3, [pc, #88]	; (8001860 <MX_TIM2_Init+0x94>)
 8001806:	2200      	movs	r2, #0
 8001808:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800180a:	4b15      	ldr	r3, [pc, #84]	; (8001860 <MX_TIM2_Init+0x94>)
 800180c:	2200      	movs	r2, #0
 800180e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001810:	4813      	ldr	r0, [pc, #76]	; (8001860 <MX_TIM2_Init+0x94>)
 8001812:	f006 f95b 	bl	8007acc <HAL_TIM_Base_Init>
 8001816:	4603      	mov	r3, r0
 8001818:	2b00      	cmp	r3, #0
 800181a:	d001      	beq.n	8001820 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 800181c:	f002 fb48 	bl	8003eb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001820:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001824:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001826:	f107 0308 	add.w	r3, r7, #8
 800182a:	4619      	mov	r1, r3
 800182c:	480c      	ldr	r0, [pc, #48]	; (8001860 <MX_TIM2_Init+0x94>)
 800182e:	f006 fe5d 	bl	80084ec <HAL_TIM_ConfigClockSource>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d001      	beq.n	800183c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001838:	f002 fb3a 	bl	8003eb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800183c:	2300      	movs	r3, #0
 800183e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001840:	2300      	movs	r3, #0
 8001842:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001844:	463b      	mov	r3, r7
 8001846:	4619      	mov	r1, r3
 8001848:	4805      	ldr	r0, [pc, #20]	; (8001860 <MX_TIM2_Init+0x94>)
 800184a:	f007 fa07 	bl	8008c5c <HAL_TIMEx_MasterConfigSynchronization>
 800184e:	4603      	mov	r3, r0
 8001850:	2b00      	cmp	r3, #0
 8001852:	d001      	beq.n	8001858 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001854:	f002 fb2c 	bl	8003eb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001858:	bf00      	nop
 800185a:	3718      	adds	r7, #24
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	200005fc 	.word	0x200005fc

08001864 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b08e      	sub	sp, #56	; 0x38
 8001868:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800186a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800186e:	2200      	movs	r2, #0
 8001870:	601a      	str	r2, [r3, #0]
 8001872:	605a      	str	r2, [r3, #4]
 8001874:	609a      	str	r2, [r3, #8]
 8001876:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001878:	f107 0320 	add.w	r3, r7, #32
 800187c:	2200      	movs	r2, #0
 800187e:	601a      	str	r2, [r3, #0]
 8001880:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001882:	1d3b      	adds	r3, r7, #4
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	605a      	str	r2, [r3, #4]
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	60da      	str	r2, [r3, #12]
 800188e:	611a      	str	r2, [r3, #16]
 8001890:	615a      	str	r2, [r3, #20]
 8001892:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001894:	4b2c      	ldr	r3, [pc, #176]	; (8001948 <MX_TIM3_Init+0xe4>)
 8001896:	4a2d      	ldr	r2, [pc, #180]	; (800194c <MX_TIM3_Init+0xe8>)
 8001898:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800189a:	4b2b      	ldr	r3, [pc, #172]	; (8001948 <MX_TIM3_Init+0xe4>)
 800189c:	2200      	movs	r2, #0
 800189e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018a0:	4b29      	ldr	r3, [pc, #164]	; (8001948 <MX_TIM3_Init+0xe4>)
 80018a2:	2200      	movs	r2, #0
 80018a4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 80018a6:	4b28      	ldr	r3, [pc, #160]	; (8001948 <MX_TIM3_Init+0xe4>)
 80018a8:	f242 7210 	movw	r2, #10000	; 0x2710
 80018ac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018ae:	4b26      	ldr	r3, [pc, #152]	; (8001948 <MX_TIM3_Init+0xe4>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018b4:	4b24      	ldr	r3, [pc, #144]	; (8001948 <MX_TIM3_Init+0xe4>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80018ba:	4823      	ldr	r0, [pc, #140]	; (8001948 <MX_TIM3_Init+0xe4>)
 80018bc:	f006 f906 	bl	8007acc <HAL_TIM_Base_Init>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80018c6:	f002 faf3 	bl	8003eb0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80018ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018ce:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80018d4:	4619      	mov	r1, r3
 80018d6:	481c      	ldr	r0, [pc, #112]	; (8001948 <MX_TIM3_Init+0xe4>)
 80018d8:	f006 fe08 	bl	80084ec <HAL_TIM_ConfigClockSource>
 80018dc:	4603      	mov	r3, r0
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d001      	beq.n	80018e6 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80018e2:	f002 fae5 	bl	8003eb0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80018e6:	4818      	ldr	r0, [pc, #96]	; (8001948 <MX_TIM3_Init+0xe4>)
 80018e8:	f006 f9fc 	bl	8007ce4 <HAL_TIM_PWM_Init>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80018f2:	f002 fadd 	bl	8003eb0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018f6:	2300      	movs	r3, #0
 80018f8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018fa:	2300      	movs	r3, #0
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018fe:	f107 0320 	add.w	r3, r7, #32
 8001902:	4619      	mov	r1, r3
 8001904:	4810      	ldr	r0, [pc, #64]	; (8001948 <MX_TIM3_Init+0xe4>)
 8001906:	f007 f9a9 	bl	8008c5c <HAL_TIMEx_MasterConfigSynchronization>
 800190a:	4603      	mov	r3, r0
 800190c:	2b00      	cmp	r3, #0
 800190e:	d001      	beq.n	8001914 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001910:	f002 face 	bl	8003eb0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001914:	2360      	movs	r3, #96	; 0x60
 8001916:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001918:	2300      	movs	r3, #0
 800191a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800191c:	2300      	movs	r3, #0
 800191e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001920:	2300      	movs	r3, #0
 8001922:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001924:	1d3b      	adds	r3, r7, #4
 8001926:	2200      	movs	r2, #0
 8001928:	4619      	mov	r1, r3
 800192a:	4807      	ldr	r0, [pc, #28]	; (8001948 <MX_TIM3_Init+0xe4>)
 800192c:	f006 fd20 	bl	8008370 <HAL_TIM_PWM_ConfigChannel>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8001936:	f002 fabb 	bl	8003eb0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800193a:	4803      	ldr	r0, [pc, #12]	; (8001948 <MX_TIM3_Init+0xe4>)
 800193c:	f002 fbc2 	bl	80040c4 <HAL_TIM_MspPostInit>

}
 8001940:	bf00      	nop
 8001942:	3738      	adds	r7, #56	; 0x38
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	2000050c 	.word	0x2000050c
 800194c:	40000400 	.word	0x40000400

08001950 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001954:	4b12      	ldr	r3, [pc, #72]	; (80019a0 <MX_USART2_UART_Init+0x50>)
 8001956:	4a13      	ldr	r2, [pc, #76]	; (80019a4 <MX_USART2_UART_Init+0x54>)
 8001958:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 800195a:	4b11      	ldr	r3, [pc, #68]	; (80019a0 <MX_USART2_UART_Init+0x50>)
 800195c:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 8001960:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8001962:	4b0f      	ldr	r3, [pc, #60]	; (80019a0 <MX_USART2_UART_Init+0x50>)
 8001964:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001968:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800196a:	4b0d      	ldr	r3, [pc, #52]	; (80019a0 <MX_USART2_UART_Init+0x50>)
 800196c:	2200      	movs	r2, #0
 800196e:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001970:	4b0b      	ldr	r3, [pc, #44]	; (80019a0 <MX_USART2_UART_Init+0x50>)
 8001972:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001976:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001978:	4b09      	ldr	r3, [pc, #36]	; (80019a0 <MX_USART2_UART_Init+0x50>)
 800197a:	220c      	movs	r2, #12
 800197c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800197e:	4b08      	ldr	r3, [pc, #32]	; (80019a0 <MX_USART2_UART_Init+0x50>)
 8001980:	2200      	movs	r2, #0
 8001982:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001984:	4b06      	ldr	r3, [pc, #24]	; (80019a0 <MX_USART2_UART_Init+0x50>)
 8001986:	2200      	movs	r2, #0
 8001988:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800198a:	4805      	ldr	r0, [pc, #20]	; (80019a0 <MX_USART2_UART_Init+0x50>)
 800198c:	f007 f9e8 	bl	8008d60 <HAL_UART_Init>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d001      	beq.n	800199a <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 8001996:	f002 fa8b 	bl	8003eb0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000644 	.word	0x20000644
 80019a4:	40004400 	.word	0x40004400

080019a8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b082      	sub	sp, #8
 80019ac:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80019ae:	2300      	movs	r3, #0
 80019b0:	607b      	str	r3, [r7, #4]
 80019b2:	4b10      	ldr	r3, [pc, #64]	; (80019f4 <MX_DMA_Init+0x4c>)
 80019b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019b6:	4a0f      	ldr	r2, [pc, #60]	; (80019f4 <MX_DMA_Init+0x4c>)
 80019b8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80019bc:	6313      	str	r3, [r2, #48]	; 0x30
 80019be:	4b0d      	ldr	r3, [pc, #52]	; (80019f4 <MX_DMA_Init+0x4c>)
 80019c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019c2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80019c6:	607b      	str	r3, [r7, #4]
 80019c8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80019ca:	2200      	movs	r2, #0
 80019cc:	2100      	movs	r1, #0
 80019ce:	2010      	movs	r0, #16
 80019d0:	f002 fea5 	bl	800471e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80019d4:	2010      	movs	r0, #16
 80019d6:	f002 febe 	bl	8004756 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80019da:	2200      	movs	r2, #0
 80019dc:	2100      	movs	r1, #0
 80019de:	2011      	movs	r0, #17
 80019e0:	f002 fe9d 	bl	800471e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80019e4:	2011      	movs	r0, #17
 80019e6:	f002 feb6 	bl	8004756 <HAL_NVIC_EnableIRQ>

}
 80019ea:	bf00      	nop
 80019ec:	3708      	adds	r7, #8
 80019ee:	46bd      	mov	sp, r7
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	40023800 	.word	0x40023800

080019f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b08a      	sub	sp, #40	; 0x28
 80019fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fe:	f107 0314 	add.w	r3, r7, #20
 8001a02:	2200      	movs	r2, #0
 8001a04:	601a      	str	r2, [r3, #0]
 8001a06:	605a      	str	r2, [r3, #4]
 8001a08:	609a      	str	r2, [r3, #8]
 8001a0a:	60da      	str	r2, [r3, #12]
 8001a0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a0e:	2300      	movs	r3, #0
 8001a10:	613b      	str	r3, [r7, #16]
 8001a12:	4b5f      	ldr	r3, [pc, #380]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a16:	4a5e      	ldr	r2, [pc, #376]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a18:	f043 0304 	orr.w	r3, r3, #4
 8001a1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1e:	4b5c      	ldr	r3, [pc, #368]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a22:	f003 0304 	and.w	r3, r3, #4
 8001a26:	613b      	str	r3, [r7, #16]
 8001a28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a2a:	2300      	movs	r3, #0
 8001a2c:	60fb      	str	r3, [r7, #12]
 8001a2e:	4b58      	ldr	r3, [pc, #352]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a32:	4a57      	ldr	r2, [pc, #348]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a34:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a38:	6313      	str	r3, [r2, #48]	; 0x30
 8001a3a:	4b55      	ldr	r3, [pc, #340]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001a42:	60fb      	str	r3, [r7, #12]
 8001a44:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	60bb      	str	r3, [r7, #8]
 8001a4a:	4b51      	ldr	r3, [pc, #324]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a4e:	4a50      	ldr	r2, [pc, #320]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a50:	f043 0301 	orr.w	r3, r3, #1
 8001a54:	6313      	str	r3, [r2, #48]	; 0x30
 8001a56:	4b4e      	ldr	r3, [pc, #312]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5a:	f003 0301 	and.w	r3, r3, #1
 8001a5e:	60bb      	str	r3, [r7, #8]
 8001a60:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	4b4a      	ldr	r3, [pc, #296]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a49      	ldr	r2, [pc, #292]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a6c:	f043 0302 	orr.w	r3, r3, #2
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b47      	ldr	r3, [pc, #284]	; (8001b90 <MX_GPIO_Init+0x198>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	607b      	str	r3, [r7, #4]
 8001a7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001a7e:	2200      	movs	r2, #0
 8001a80:	2120      	movs	r1, #32
 8001a82:	4844      	ldr	r0, [pc, #272]	; (8001b94 <MX_GPIO_Init+0x19c>)
 8001a84:	f003 fc2e 	bl	80052e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Lamp1_Pin|Lamp2_Pin, GPIO_PIN_SET);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	2106      	movs	r1, #6
 8001a8c:	4842      	ldr	r0, [pc, #264]	; (8001b98 <MX_GPIO_Init+0x1a0>)
 8001a8e:	f003 fc29 	bl	80052e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Motor_DIR_GPIO_Port, Motor_DIR_Pin, GPIO_PIN_RESET);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2180      	movs	r1, #128	; 0x80
 8001a96:	4841      	ldr	r0, [pc, #260]	; (8001b9c <MX_GPIO_Init+0x1a4>)
 8001a98:	f003 fc24 	bl	80052e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Lamp3_GPIO_Port, Lamp3_Pin, GPIO_PIN_SET);
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001aa2:	483c      	ldr	r0, [pc, #240]	; (8001b94 <MX_GPIO_Init+0x19c>)
 8001aa4:	f003 fc1e 	bl	80052e4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001aa8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001aac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001aae:	4b3c      	ldr	r3, [pc, #240]	; (8001ba0 <MX_GPIO_Init+0x1a8>)
 8001ab0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001ab6:	f107 0314 	add.w	r3, r7, #20
 8001aba:	4619      	mov	r1, r3
 8001abc:	4837      	ldr	r0, [pc, #220]	; (8001b9c <MX_GPIO_Init+0x1a4>)
 8001abe:	f003 fa75 	bl	8004fac <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin Lamp3_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|Lamp3_Pin;
 8001ac2:	f44f 6302 	mov.w	r3, #2080	; 0x820
 8001ac6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ac8:	2301      	movs	r3, #1
 8001aca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001acc:	2300      	movs	r3, #0
 8001ace:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad0:	2300      	movs	r3, #0
 8001ad2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad4:	f107 0314 	add.w	r3, r7, #20
 8001ad8:	4619      	mov	r1, r3
 8001ada:	482e      	ldr	r0, [pc, #184]	; (8001b94 <MX_GPIO_Init+0x19c>)
 8001adc:	f003 fa66 	bl	8004fac <HAL_GPIO_Init>

  /*Configure GPIO pins : Lamp1_Pin Lamp2_Pin */
  GPIO_InitStruct.Pin = Lamp1_Pin|Lamp2_Pin;
 8001ae0:	2306      	movs	r3, #6
 8001ae2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aec:	2300      	movs	r3, #0
 8001aee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001af0:	f107 0314 	add.w	r3, r7, #20
 8001af4:	4619      	mov	r1, r3
 8001af6:	4828      	ldr	r0, [pc, #160]	; (8001b98 <MX_GPIO_Init+0x1a0>)
 8001af8:	f003 fa58 	bl	8004fac <HAL_GPIO_Init>

  /*Configure GPIO pin : Emergency_Switch_Signal_Pin */
  GPIO_InitStruct.Pin = Emergency_Switch_Signal_Pin;
 8001afc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b02:	2300      	movs	r3, #0
 8001b04:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001b06:	2302      	movs	r3, #2
 8001b08:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Emergency_Switch_Signal_GPIO_Port, &GPIO_InitStruct);
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	4619      	mov	r1, r3
 8001b10:	4821      	ldr	r0, [pc, #132]	; (8001b98 <MX_GPIO_Init+0x1a0>)
 8001b12:	f003 fa4b 	bl	8004fac <HAL_GPIO_Init>

  /*Configure GPIO pin : Index_Signal_Pin */
  GPIO_InitStruct.Pin = Index_Signal_Pin;
 8001b16:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b1c:	4b21      	ldr	r3, [pc, #132]	; (8001ba4 <MX_GPIO_Init+0x1ac>)
 8001b1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b20:	2300      	movs	r3, #0
 8001b22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Index_Signal_GPIO_Port, &GPIO_InitStruct);
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	4619      	mov	r1, r3
 8001b2a:	481b      	ldr	r0, [pc, #108]	; (8001b98 <MX_GPIO_Init+0x1a0>)
 8001b2c:	f003 fa3e 	bl	8004fac <HAL_GPIO_Init>

  /*Configure GPIO pin : Motor_DIR_Pin */
  GPIO_InitStruct.Pin = Motor_DIR_Pin;
 8001b30:	2380      	movs	r3, #128	; 0x80
 8001b32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001b34:	2301      	movs	r3, #1
 8001b36:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(Motor_DIR_GPIO_Port, &GPIO_InitStruct);
 8001b40:	f107 0314 	add.w	r3, r7, #20
 8001b44:	4619      	mov	r1, r3
 8001b46:	4815      	ldr	r0, [pc, #84]	; (8001b9c <MX_GPIO_Init+0x1a4>)
 8001b48:	f003 fa30 	bl	8004fac <HAL_GPIO_Init>

  /*Configure GPIO pin : LimitSwitchSignal_Pin */
  GPIO_InitStruct.Pin = LimitSwitchSignal_Pin;
 8001b4c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001b52:	4b14      	ldr	r3, [pc, #80]	; (8001ba4 <MX_GPIO_Init+0x1ac>)
 8001b54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b56:	2300      	movs	r3, #0
 8001b58:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LimitSwitchSignal_GPIO_Port, &GPIO_InitStruct);
 8001b5a:	f107 0314 	add.w	r3, r7, #20
 8001b5e:	4619      	mov	r1, r3
 8001b60:	480e      	ldr	r0, [pc, #56]	; (8001b9c <MX_GPIO_Init+0x1a4>)
 8001b62:	f003 fa23 	bl	8004fac <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001b66:	2200      	movs	r2, #0
 8001b68:	2100      	movs	r1, #0
 8001b6a:	2017      	movs	r0, #23
 8001b6c:	f002 fdd7 	bl	800471e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001b70:	2017      	movs	r0, #23
 8001b72:	f002 fdf0 	bl	8004756 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001b76:	2200      	movs	r2, #0
 8001b78:	2100      	movs	r1, #0
 8001b7a:	2028      	movs	r0, #40	; 0x28
 8001b7c:	f002 fdcf 	bl	800471e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001b80:	2028      	movs	r0, #40	; 0x28
 8001b82:	f002 fde8 	bl	8004756 <HAL_NVIC_EnableIRQ>

}
 8001b86:	bf00      	nop
 8001b88:	3728      	adds	r7, #40	; 0x28
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	40023800 	.word	0x40023800
 8001b94:	40020000 	.word	0x40020000
 8001b98:	40020400 	.word	0x40020400
 8001b9c:	40020800 	.word	0x40020800
 8001ba0:	10210000 	.word	0x10210000
 8001ba4:	10110000 	.word	0x10110000

08001ba8 <EncoderVelocityAndPosition_Update>:
#define  HTIM_ENCODER htim1
#define  MAX_SUBPOSITION_OVERFLOW 12288
#define  MAX_ENCODER_PERIOD 24576

void EncoderVelocityAndPosition_Update()
{
 8001ba8:	b5b0      	push	{r4, r5, r7, lr}
 8001baa:	ed2d 8b02 	vpush	{d8}
 8001bae:	b08a      	sub	sp, #40	; 0x28
 8001bb0:	af00      	add	r7, sp, #0

	static float EncoderLastVelocity = 0;
	static float Velocity_Output = 0;
	static float Acceration_Output = 0;
	//read data
	uint32_t EncoderNowPosition = HTIM_ENCODER.Instance->CNT;
 8001bb2:	4b45      	ldr	r3, [pc, #276]	; (8001cc8 <EncoderVelocityAndPosition_Update+0x120>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb8:	627b      	str	r3, [r7, #36]	; 0x24
	uint64_t EncoderNowTimestamp = micros();
 8001bba:	f000 f91b 	bl	8001df4 <micros>
 8001bbe:	e9c7 0106 	strd	r0, r1, [r7, #24]

	int32_t EncoderPositionDiff;
	float EncoderVelocityDiff;
	uint64_t EncoderTimeDiff;

	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 8001bc2:	4b42      	ldr	r3, [pc, #264]	; (8001ccc <EncoderVelocityAndPosition_Update+0x124>)
 8001bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bc8:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001bcc:	1a84      	subs	r4, r0, r2
 8001bce:	eb61 0503 	sbc.w	r5, r1, r3
 8001bd2:	e9c7 4504 	strd	r4, r5, [r7, #16]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 8001bd6:	4b3e      	ldr	r3, [pc, #248]	; (8001cd0 <EncoderVelocityAndPosition_Update+0x128>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	60fb      	str	r3, [r7, #12]

	//Update Position and time
	EncoderLastPosition = EncoderNowPosition;
 8001be0:	4a3b      	ldr	r2, [pc, #236]	; (8001cd0 <EncoderVelocityAndPosition_Update+0x128>)
 8001be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001be4:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 8001be6:	4939      	ldr	r1, [pc, #228]	; (8001ccc <EncoderVelocityAndPosition_Update+0x124>)
 8001be8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bec:	e9c1 2300 	strd	r2, r3, [r1]

	//Calculate velocity and Encoder Pos
	PositionPIDController.OutputFeedback = EncoderNowPosition;
 8001bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf2:	ee07 3a90 	vmov	s15, r3
 8001bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bfa:	4b36      	ldr	r3, [pc, #216]	; (8001cd4 <EncoderVelocityAndPosition_Update+0x12c>)
 8001bfc:	edc3 7a08 	vstr	s15, [r3, #32]

	// LPF
	Velocity_Output = (EncoderPositionDiff * 1000000) / (float) EncoderTimeDiff;  /// Pulse per second
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	4a35      	ldr	r2, [pc, #212]	; (8001cd8 <EncoderVelocityAndPosition_Update+0x130>)
 8001c04:	fb02 f303 	mul.w	r3, r2, r3
 8001c08:	ee07 3a90 	vmov	s15, r3
 8001c0c:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8001c10:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c14:	f7ff f884 	bl	8000d20 <__aeabi_ul2f>
 8001c18:	ee07 0a10 	vmov	s14, r0
 8001c1c:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001c20:	4b2e      	ldr	r3, [pc, #184]	; (8001cdc <EncoderVelocityAndPosition_Update+0x134>)
 8001c22:	edc3 7a00 	vstr	s15, [r3]
	VelocityPIDController.OutputFeedback = (Velocity_Output + (VelocityPIDController.OutputFeedback*299))/300.0;
 8001c26:	4b2e      	ldr	r3, [pc, #184]	; (8001ce0 <EncoderVelocityAndPosition_Update+0x138>)
 8001c28:	edd3 7a08 	vldr	s15, [r3, #32]
 8001c2c:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 8001ce4 <EncoderVelocityAndPosition_Update+0x13c>
 8001c30:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c34:	4b29      	ldr	r3, [pc, #164]	; (8001cdc <EncoderVelocityAndPosition_Update+0x134>)
 8001c36:	edd3 7a00 	vldr	s15, [r3]
 8001c3a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001c3e:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8001ce8 <EncoderVelocityAndPosition_Update+0x140>
 8001c42:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c46:	4b26      	ldr	r3, [pc, #152]	; (8001ce0 <EncoderVelocityAndPosition_Update+0x138>)
 8001c48:	edc3 7a08 	vstr	s15, [r3, #32]
//	VelocityPIDController.OutputFeedback = (Velocity_Output + (VelocityPIDController.OutputFeedback*49))/50.0;

	float EncoderNowVelocity = VelocityPIDController.OutputFeedback;
 8001c4c:	4b24      	ldr	r3, [pc, #144]	; (8001ce0 <EncoderVelocityAndPosition_Update+0x138>)
 8001c4e:	6a1b      	ldr	r3, [r3, #32]
 8001c50:	60bb      	str	r3, [r7, #8]

	EncoderVelocityDiff = EncoderNowVelocity - EncoderLastVelocity;
 8001c52:	4b26      	ldr	r3, [pc, #152]	; (8001cec <EncoderVelocityAndPosition_Update+0x144>)
 8001c54:	edd3 7a00 	vldr	s15, [r3]
 8001c58:	ed97 7a02 	vldr	s14, [r7, #8]
 8001c5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c60:	edc7 7a01 	vstr	s15, [r7, #4]
	EncoderLastVelocity = VelocityPIDController.OutputFeedback;
 8001c64:	4b1e      	ldr	r3, [pc, #120]	; (8001ce0 <EncoderVelocityAndPosition_Update+0x138>)
 8001c66:	6a1b      	ldr	r3, [r3, #32]
 8001c68:	4a20      	ldr	r2, [pc, #128]	; (8001cec <EncoderVelocityAndPosition_Update+0x144>)
 8001c6a:	6013      	str	r3, [r2, #0]

	Acceration_Output = ( EncoderVelocityDiff * 1000000)  / (float) EncoderTimeDiff;
 8001c6c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001c70:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8001cf0 <EncoderVelocityAndPosition_Update+0x148>
 8001c74:	ee27 8a87 	vmul.f32	s16, s15, s14
 8001c78:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001c7c:	f7ff f850 	bl	8000d20 <__aeabi_ul2f>
 8001c80:	ee07 0a10 	vmov	s14, r0
 8001c84:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001c88:	4b1a      	ldr	r3, [pc, #104]	; (8001cf4 <EncoderVelocityAndPosition_Update+0x14c>)
 8001c8a:	edc3 7a00 	vstr	s15, [r3]
	Acceration_Output = (Acceration_Output + (EstimatedAngularAcceration*299))/300.0;
 8001c8e:	4b1a      	ldr	r3, [pc, #104]	; (8001cf8 <EncoderVelocityAndPosition_Update+0x150>)
 8001c90:	edd3 7a00 	vldr	s15, [r3]
 8001c94:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8001ce4 <EncoderVelocityAndPosition_Update+0x13c>
 8001c98:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001c9c:	4b15      	ldr	r3, [pc, #84]	; (8001cf4 <EncoderVelocityAndPosition_Update+0x14c>)
 8001c9e:	edd3 7a00 	vldr	s15, [r3]
 8001ca2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ca6:	eddf 6a10 	vldr	s13, [pc, #64]	; 8001ce8 <EncoderVelocityAndPosition_Update+0x140>
 8001caa:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cae:	4b11      	ldr	r3, [pc, #68]	; (8001cf4 <EncoderVelocityAndPosition_Update+0x14c>)
 8001cb0:	edc3 7a00 	vstr	s15, [r3]
//	Acceration_Output = (Acceration_Output + (EstimatedAngularAcceration*49))/50.0;
	EstimatedAngularAcceration = ( Acceration_Output );
 8001cb4:	4b0f      	ldr	r3, [pc, #60]	; (8001cf4 <EncoderVelocityAndPosition_Update+0x14c>)
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	4a0f      	ldr	r2, [pc, #60]	; (8001cf8 <EncoderVelocityAndPosition_Update+0x150>)
 8001cba:	6013      	str	r3, [r2, #0]

}
 8001cbc:	bf00      	nop
 8001cbe:	3728      	adds	r7, #40	; 0x28
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	ecbd 8b02 	vpop	{d8}
 8001cc6:	bdb0      	pop	{r4, r5, r7, pc}
 8001cc8:	200005b4 	.word	0x200005b4
 8001ccc:	20000320 	.word	0x20000320
 8001cd0:	20000328 	.word	0x20000328
 8001cd4:	200001f8 	.word	0x200001f8
 8001cd8:	000f4240 	.word	0x000f4240
 8001cdc:	2000032c 	.word	0x2000032c
 8001ce0:	20000238 	.word	0x20000238
 8001ce4:	43958000 	.word	0x43958000
 8001ce8:	43960000 	.word	0x43960000
 8001cec:	20000330 	.word	0x20000330
 8001cf0:	49742400 	.word	0x49742400
 8001cf4:	20000334 	.word	0x20000334
 8001cf8:	20000318 	.word	0x20000318

08001cfc <Encoder_SetHome_Position>:

void Encoder_SetHome_Position()
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0
	HTIM_ENCODER.Instance->CNT = CUSSStruc.PPRxQEI;
 8001d00:	4b04      	ldr	r3, [pc, #16]	; (8001d14 <Encoder_SetHome_Position+0x18>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a04      	ldr	r2, [pc, #16]	; (8001d18 <Encoder_SetHome_Position+0x1c>)
 8001d06:	6852      	ldr	r2, [r2, #4]
 8001d08:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001d0a:	bf00      	nop
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr
 8001d14:	200005b4 	.word	0x200005b4
 8001d18:	20000308 	.word	0x20000308

08001d1c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d1c:	b4b0      	push	{r4, r5, r7}
 8001d1e:	b083      	sub	sp, #12
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	4a09      	ldr	r2, [pc, #36]	; (8001d4c <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001d28:	4293      	cmp	r3, r2
 8001d2a:	d109      	bne.n	8001d40 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		_micros += 4294967295;
 8001d2c:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d32:	f112 34ff 	adds.w	r4, r2, #4294967295
 8001d36:	f143 0500 	adc.w	r5, r3, #0
 8001d3a:	4b05      	ldr	r3, [pc, #20]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001d3c:	e9c3 4500 	strd	r4, r5, [r3]
	}
}
 8001d40:	bf00      	nop
 8001d42:	370c      	adds	r7, #12
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bcb0      	pop	{r4, r5, r7}
 8001d48:	4770      	bx	lr
 8001d4a:	bf00      	nop
 8001d4c:	200005fc 	.word	0x200005fc
 8001d50:	200000b0 	.word	0x200000b0

08001d54 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	80fb      	strh	r3, [r7, #6]
    if(GPIO_Pin == GPIO_PIN_13) // If The INT Source Is EXTI Line15 -> index  ///13 for test
 8001d5e:	88fb      	ldrh	r3, [r7, #6]
 8001d60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d64:	d118      	bne.n	8001d98 <HAL_GPIO_EXTI_Callback+0x44>
	{
    	if (Munmunbot_State == STATE_SetHome)
 8001d66:	4b1d      	ldr	r3, [pc, #116]	; (8001ddc <HAL_GPIO_EXTI_Callback+0x88>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b06      	cmp	r3, #6
 8001d6c:	d114      	bne.n	8001d98 <HAL_GPIO_EXTI_Callback+0x44>
    	{
    		if (SethomeMode == SetHomeState_1)
 8001d6e:	4b1c      	ldr	r3, [pc, #112]	; (8001de0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001d70:	781b      	ldrb	r3, [r3, #0]
 8001d72:	2b01      	cmp	r3, #1
 8001d74:	d110      	bne.n	8001d98 <HAL_GPIO_EXTI_Callback+0x44>
    		{
    			HTIM_ENCODER.Instance->CNT = CUSSStruc.PPRxQEI;
 8001d76:	4b1b      	ldr	r3, [pc, #108]	; (8001de4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4a1b      	ldr	r2, [pc, #108]	; (8001de8 <HAL_GPIO_EXTI_Callback+0x94>)
 8001d7c:	6852      	ldr	r2, [r2, #4]
 8001d7e:	625a      	str	r2, [r3, #36]	; 0x24
    			SethomeMode = SetHomeState_2;
 8001d80:	4b17      	ldr	r3, [pc, #92]	; (8001de0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001d82:	2202      	movs	r2, #2
 8001d84:	701a      	strb	r2, [r3, #0]
    			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
 8001d86:	2200      	movs	r2, #0
 8001d88:	2180      	movs	r1, #128	; 0x80
 8001d8a:	4818      	ldr	r0, [pc, #96]	; (8001dec <HAL_GPIO_EXTI_Callback+0x98>)
 8001d8c:	f003 faaa 	bl	80052e4 <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001d90:	4b17      	ldr	r3, [pc, #92]	; (8001df0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2200      	movs	r2, #0
 8001d96:	635a      	str	r2, [r3, #52]	; 0x34
    		}
    	}
	}

    if(GPIO_Pin == GPIO_PIN_8) // LimitSwitch
 8001d98:	88fb      	ldrh	r3, [r7, #6]
 8001d9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001d9e:	d118      	bne.n	8001dd2 <HAL_GPIO_EXTI_Callback+0x7e>
	{
    	if (Munmunbot_State == STATE_SetHome)
 8001da0:	4b0e      	ldr	r3, [pc, #56]	; (8001ddc <HAL_GPIO_EXTI_Callback+0x88>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b06      	cmp	r3, #6
 8001da6:	d114      	bne.n	8001dd2 <HAL_GPIO_EXTI_Callback+0x7e>
    	{
    		if (SethomeMode == SetHomeState_1)
 8001da8:	4b0d      	ldr	r3, [pc, #52]	; (8001de0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001daa:	781b      	ldrb	r3, [r3, #0]
 8001dac:	2b01      	cmp	r3, #1
 8001dae:	d110      	bne.n	8001dd2 <HAL_GPIO_EXTI_Callback+0x7e>
    		{
    			HTIM_ENCODER.Instance->CNT = CUSSStruc.PPRxQEI;
 8001db0:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <HAL_GPIO_EXTI_Callback+0x90>)
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4a0c      	ldr	r2, [pc, #48]	; (8001de8 <HAL_GPIO_EXTI_Callback+0x94>)
 8001db6:	6852      	ldr	r2, [r2, #4]
 8001db8:	625a      	str	r2, [r3, #36]	; 0x24
    			SethomeMode = SetHomeState_2;
 8001dba:	4b09      	ldr	r3, [pc, #36]	; (8001de0 <HAL_GPIO_EXTI_Callback+0x8c>)
 8001dbc:	2202      	movs	r2, #2
 8001dbe:	701a      	strb	r2, [r3, #0]
    			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	2180      	movs	r1, #128	; 0x80
 8001dc4:	4809      	ldr	r0, [pc, #36]	; (8001dec <HAL_GPIO_EXTI_Callback+0x98>)
 8001dc6:	f003 fa8d 	bl	80052e4 <HAL_GPIO_WritePin>
				__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8001dca:	4b09      	ldr	r3, [pc, #36]	; (8001df0 <HAL_GPIO_EXTI_Callback+0x9c>)
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	2200      	movs	r2, #0
 8001dd0:	635a      	str	r2, [r3, #52]	; 0x34
    		}
    	}
	}

}
 8001dd2:	bf00      	nop
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	200000d9 	.word	0x200000d9
 8001de0:	200000da 	.word	0x200000da
 8001de4:	200005b4 	.word	0x200005b4
 8001de8:	20000308 	.word	0x20000308
 8001dec:	40020800 	.word	0x40020800
 8001df0:	2000050c 	.word	0x2000050c

08001df4 <micros>:

uint64_t micros()
{
 8001df4:	b4b0      	push	{r4, r5, r7}
 8001df6:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 8001df8:	4b09      	ldr	r3, [pc, #36]	; (8001e20 <micros+0x2c>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001dfe:	4618      	mov	r0, r3
 8001e00:	f04f 0100 	mov.w	r1, #0
 8001e04:	4b07      	ldr	r3, [pc, #28]	; (8001e24 <micros+0x30>)
 8001e06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e0a:	1884      	adds	r4, r0, r2
 8001e0c:	eb41 0503 	adc.w	r5, r1, r3
 8001e10:	4622      	mov	r2, r4
 8001e12:	462b      	mov	r3, r5
}
 8001e14:	4610      	mov	r0, r2
 8001e16:	4619      	mov	r1, r3
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bcb0      	pop	{r4, r5, r7}
 8001e1c:	4770      	bx	lr
 8001e1e:	bf00      	nop
 8001e20:	200005fc 	.word	0x200005fc
 8001e24:	200000b0 	.word	0x200000b0

08001e28 <ConverterUnitSystemStructureInit>:

void ConverterUnitSystemStructureInit(ConverterUnitSystemStructure *CUSSvar)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	b083      	sub	sp, #12
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
	CUSSvar->PPR = 2048;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e36:	601a      	str	r2, [r3, #0]
	CUSSvar->PPRxQEI = CUSSvar->PPR * 4;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	009a      	lsls	r2, r3, #2
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	605a      	str	r2, [r3, #4]
	CUSSvar->RPMp = 10;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a03      	ldr	r2, [pc, #12]	; (8001e54 <ConverterUnitSystemStructureInit+0x2c>)
 8001e46:	609a      	str	r2, [r3, #8]
}
 8001e48:	bf00      	nop
 8001e4a:	370c      	adds	r7, #12
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e52:	4770      	bx	lr
 8001e54:	41200000 	.word	0x41200000

08001e58 <TrajectoryGenerationStructureInit>:

void TrajectoryGenerationStructureInit(TrajectoryGenerationStructure *TGSvar , ConverterUnitSystemStructure *CUSSvar)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b082      	sub	sp, #8
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	6078      	str	r0, [r7, #4]
 8001e60:	6039      	str	r1, [r7, #0]
	TGSvar->AngularAccerationMax_Setting = (0.4*(CUSSvar->PPRxQEI))/(3.1416*2.0);
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	4618      	mov	r0, r3
 8001e68:	f7fe faf8 	bl	800045c <__aeabi_ui2d>
 8001e6c:	a347      	add	r3, pc, #284	; (adr r3, 8001f8c <TrajectoryGenerationStructureInit+0x134>)
 8001e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e72:	f7fe fb6d 	bl	8000550 <__aeabi_dmul>
 8001e76:	4602      	mov	r2, r0
 8001e78:	460b      	mov	r3, r1
 8001e7a:	4610      	mov	r0, r2
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	a345      	add	r3, pc, #276	; (adr r3, 8001f94 <TrajectoryGenerationStructureInit+0x13c>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	f7fe fc8e 	bl	80007a4 <__aeabi_ddiv>
 8001e88:	4602      	mov	r2, r0
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	4610      	mov	r0, r2
 8001e8e:	4619      	mov	r1, r3
 8001e90:	f7fe fe2e 	bl	8000af0 <__aeabi_d2f>
 8001e94:	4602      	mov	r2, r0
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	615a      	str	r2, [r3, #20]
//	TGSvar->AngularAccerationMax_Setting = (0.5*(CUSSvar->PPRxQEI))/(3.1416*2.0);
	TGSvar->AngularVelocityMax_Setting = ((CUSSvar->PPRxQEI)*10)/(60.0);  //pps
 8001e9a:	683b      	ldr	r3, [r7, #0]
 8001e9c:	685a      	ldr	r2, [r3, #4]
 8001e9e:	4613      	mov	r3, r2
 8001ea0:	009b      	lsls	r3, r3, #2
 8001ea2:	4413      	add	r3, r2
 8001ea4:	005b      	lsls	r3, r3, #1
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	f7fe fad8 	bl	800045c <__aeabi_ui2d>
 8001eac:	f04f 0200 	mov.w	r2, #0
 8001eb0:	4b33      	ldr	r3, [pc, #204]	; (8001f80 <TrajectoryGenerationStructureInit+0x128>)
 8001eb2:	f7fe fc77 	bl	80007a4 <__aeabi_ddiv>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	4610      	mov	r0, r2
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	f7fe fe17 	bl	8000af0 <__aeabi_d2f>
 8001ec2:	4602      	mov	r2, r0
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	611a      	str	r2, [r3, #16]
	TGSvar->Start_Theta = CUSSStruc.PPRxQEI;  /// PPRxQEI == 0 degree
 8001ec8:	4b2e      	ldr	r3, [pc, #184]	; (8001f84 <TrajectoryGenerationStructureInit+0x12c>)
 8001eca:	685b      	ldr	r3, [r3, #4]
 8001ecc:	ee07 3a90 	vmov	s15, r3
 8001ed0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
	TGSvar->Mode = 0;
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	2200      	movs	r2, #0
 8001ede:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	TGSvar->Submode = 0;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	TGSvar->Loop_Freq = 1000;
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001ef0:	659a      	str	r2, [r3, #88]	; 0x58
	TGSvar->Loop_Period = 1000000/(TGSvar->Loop_Freq);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ef6:	4a24      	ldr	r2, [pc, #144]	; (8001f88 <TrajectoryGenerationStructureInit+0x130>)
 8001ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001efc:	461a      	mov	r2, r3
 8001efe:	f04f 0300 	mov.w	r3, #0
 8001f02:	6879      	ldr	r1, [r7, #4]
 8001f04:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	TGSvar->BlendTimeLSPB = TGSvar->AngularVelocityMax_Setting/(TGSvar->AngularAccerationMax_Setting);
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	edd3 6a04 	vldr	s13, [r3, #16]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	ed93 7a05 	vldr	s14, [r3, #20]
 8001f14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	edc3 7a00 	vstr	s15, [r3]
	TGSvar->Theta_min_for_LSPB = TGSvar->AngularVelocityMax_Setting*TGSvar->BlendTimeLSPB;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	ed93 7a04 	vldr	s14, [r3, #16]
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	edd3 7a00 	vldr	s15, [r3]
 8001f2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	edc3 7a03 	vstr	s15, [r3, #12]
	TGSvar->AngularVelocityFinalMin = 0*1.8*(CUSSvar->PPRxQEI)/60.0;
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	685b      	ldr	r3, [r3, #4]
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f7fe fa8f 	bl	800045c <__aeabi_ui2d>
 8001f3e:	f04f 0200 	mov.w	r2, #0
 8001f42:	f04f 0300 	mov.w	r3, #0
 8001f46:	f7fe fb03 	bl	8000550 <__aeabi_dmul>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	4610      	mov	r0, r2
 8001f50:	4619      	mov	r1, r3
 8001f52:	f04f 0200 	mov.w	r2, #0
 8001f56:	4b0a      	ldr	r3, [pc, #40]	; (8001f80 <TrajectoryGenerationStructureInit+0x128>)
 8001f58:	f7fe fc24 	bl	80007a4 <__aeabi_ddiv>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4610      	mov	r0, r2
 8001f62:	4619      	mov	r1, r3
 8001f64:	f7fe fdc4 	bl	8000af0 <__aeabi_d2f>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	679a      	str	r2, [r3, #120]	; 0x78
	TGSvar->Alpha = 1;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001f74:	67da      	str	r2, [r3, #124]	; 0x7c

}
 8001f76:	bf00      	nop
 8001f78:	3708      	adds	r7, #8
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	404e0000 	.word	0x404e0000
 8001f84:	20000308 	.word	0x20000308
 8001f88:	000f4240 	.word	0x000f4240
 8001f8c:	9999999a 	.word	0x9999999a
 8001f90:	3fd99999 	.word	0x3fd99999
 8001f94:	2e48e8a7 	.word	0x2e48e8a7
 8001f98:	401921ff 	.word	0x401921ff
 8001f9c:	00000000 	.word	0x00000000

08001fa0 <VelocityControllerInit>:

void VelocityControllerInit(PIDStructure *VCvar,TrajectoryGenerationStructure *TGSvar)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	6078      	str	r0, [r7, #4]
 8001fa8:	6039      	str	r1, [r7, #0]
//	VCvar->Kp = 3;
//	VCvar->Ki = 20;
//	VCvar->Kd = 0.005;

	//Tin
	VCvar->Kp = 8;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 8001fb0:	601a      	str	r2, [r3, #0]
	VCvar->Ki = 12;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	4a14      	ldr	r2, [pc, #80]	; (8002008 <VelocityControllerInit+0x68>)
 8001fb6:	605a      	str	r2, [r3, #4]
	VCvar->Kd = 1;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001fbe:	609a      	str	r2, [r3, #8]
	VCvar->offSet = 0;
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f04f 0200 	mov.w	r2, #0
 8001fc6:	611a      	str	r2, [r3, #16]
//	VCvar->offSet = 1800;
	VCvar->Integral_Value = 0;
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f04f 0200 	mov.w	r2, #0
 8001fce:	625a      	str	r2, [r3, #36]	; 0x24
	VCvar->SamplingTime = (TGSvar->Loop_Period)/1000000.0;
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8001fd6:	4610      	mov	r0, r2
 8001fd8:	4619      	mov	r1, r3
 8001fda:	f7fe fa83 	bl	80004e4 <__aeabi_ul2d>
 8001fde:	a308      	add	r3, pc, #32	; (adr r3, 8002000 <VelocityControllerInit+0x60>)
 8001fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fe4:	f7fe fbde 	bl	80007a4 <__aeabi_ddiv>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	460b      	mov	r3, r1
 8001fec:	6879      	ldr	r1, [r7, #4]
 8001fee:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	f3af 8000 	nop.w
 8002000:	00000000 	.word	0x00000000
 8002004:	412e8480 	.word	0x412e8480
 8002008:	41400000 	.word	0x41400000
 800200c:	00000000 	.word	0x00000000

08002010 <DisplacementControllerInit>:

void DisplacementControllerInit(PIDStructure *VCvar,TrajectoryGenerationStructure *TGSvar)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b082      	sub	sp, #8
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
 8002018:	6039      	str	r1, [r7, #0]
//	VCvar->Kp = 0.5;
//	VCvar->Ki = 4;
//	VCvar->Kd = 0;

	//Tin
	VCvar->Kp = 0.000001;
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	4a14      	ldr	r2, [pc, #80]	; (8002070 <DisplacementControllerInit+0x60>)
 800201e:	601a      	str	r2, [r3, #0]
	VCvar->Ki = 2;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002026:	605a      	str	r2, [r3, #4]
	VCvar->Kd = 0.0000005;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	4a12      	ldr	r2, [pc, #72]	; (8002074 <DisplacementControllerInit+0x64>)
 800202c:	609a      	str	r2, [r3, #8]


	VCvar->offSet = 0;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f04f 0200 	mov.w	r2, #0
 8002034:	611a      	str	r2, [r3, #16]
	VCvar->Integral_Value = 0;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f04f 0200 	mov.w	r2, #0
 800203c:	625a      	str	r2, [r3, #36]	; 0x24
	VCvar->SamplingTime = (TGSvar->Loop_Period)/1000000.0;
 800203e:	683b      	ldr	r3, [r7, #0]
 8002040:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	; 0x60
 8002044:	4610      	mov	r0, r2
 8002046:	4619      	mov	r1, r3
 8002048:	f7fe fa4c 	bl	80004e4 <__aeabi_ul2d>
 800204c:	a306      	add	r3, pc, #24	; (adr r3, 8002068 <DisplacementControllerInit+0x58>)
 800204e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002052:	f7fe fba7 	bl	80007a4 <__aeabi_ddiv>
 8002056:	4602      	mov	r2, r0
 8002058:	460b      	mov	r3, r1
 800205a:	6879      	ldr	r1, [r7, #4]
 800205c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
}
 8002060:	bf00      	nop
 8002062:	3708      	adds	r7, #8
 8002064:	46bd      	mov	sp, r7
 8002066:	bd80      	pop	{r7, pc}
 8002068:	00000000 	.word	0x00000000
 800206c:	412e8480 	.word	0x412e8480
 8002070:	358637bd 	.word	0x358637bd
 8002074:	350637bd 	.word	0x350637bd

08002078 <TrajectoryGenerationVelocityMaxSetting>:

void TrajectoryGenerationVelocityMaxSetting(TrajectoryGenerationStructure *TGSvar , ConverterUnitSystemStructure *CUSSvar)
{
 8002078:	b480      	push	{r7}
 800207a:	b083      	sub	sp, #12
 800207c:	af00      	add	r7, sp, #0
 800207e:	6078      	str	r0, [r7, #4]
 8002080:	6039      	str	r1, [r7, #0]
	TGSvar->AngularVelocityMax_Setting = ((CUSSvar->PPRxQEI)*(CUSSvar->RPMp))/(60.0);   ///RPM to pps
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	ee07 3a90 	vmov	s15, r3
 800208a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800208e:	683b      	ldr	r3, [r7, #0]
 8002090:	edd3 7a02 	vldr	s15, [r3, #8]
 8002094:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002098:	eddf 6a11 	vldr	s13, [pc, #68]	; 80020e0 <TrajectoryGenerationVelocityMaxSetting+0x68>
 800209c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	edc3 7a04 	vstr	s15, [r3, #16]
	TGSvar->BlendTimeLSPB = TGSvar->AngularVelocityMax_Setting/(TGSvar->AngularAccerationMax_Setting);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	edd3 6a04 	vldr	s13, [r3, #16]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	ed93 7a05 	vldr	s14, [r3, #20]
 80020b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	edc3 7a00 	vstr	s15, [r3]
	TGSvar->Theta_min_for_LSPB = TGSvar->AngularVelocityMax_Setting*TGSvar->BlendTimeLSPB;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	ed93 7a04 	vldr	s14, [r3, #16]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	edd3 7a00 	vldr	s15, [r3]
 80020c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	edc3 7a03 	vstr	s15, [r3, #12]
}
 80020d2:	bf00      	nop
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
 80020de:	bf00      	nop
 80020e0:	42700000 	.word	0x42700000
 80020e4:	00000000 	.word	0x00000000

080020e8 <TrajectoryGenerationPrepareDATA>:

void TrajectoryGenerationPrepareDATA()
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
	// fix start position base on Encoder
	TrjStruc.Start_Theta = htim1.Instance->CNT;
 80020ec:	4b9e      	ldr	r3, [pc, #632]	; (8002368 <TrajectoryGenerationPrepareDATA+0x280>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020f2:	ee07 3a90 	vmov	s15, r3
 80020f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80020fa:	4b9c      	ldr	r3, [pc, #624]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 80020fc:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c

	if (MovingLinkMode == LMM_Set_Pos_Directly)
 8002100:	4b9b      	ldr	r3, [pc, #620]	; (8002370 <TrajectoryGenerationPrepareDATA+0x288>)
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	2b01      	cmp	r3, #1
 8002106:	d165      	bne.n	80021d4 <TrajectoryGenerationPrepareDATA+0xec>
	  {
		  TrjStruc.Desire_Theta = (Angularpos_InputNumber*CUSSStruc.PPRxQEI/(10000.0*2.0*3.14159));  //pulse
 8002108:	4b9a      	ldr	r3, [pc, #616]	; (8002374 <TrajectoryGenerationPrepareDATA+0x28c>)
 800210a:	881b      	ldrh	r3, [r3, #0]
 800210c:	461a      	mov	r2, r3
 800210e:	4b9a      	ldr	r3, [pc, #616]	; (8002378 <TrajectoryGenerationPrepareDATA+0x290>)
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	fb03 f302 	mul.w	r3, r3, r2
 8002116:	4618      	mov	r0, r3
 8002118:	f7fe f9a0 	bl	800045c <__aeabi_ui2d>
 800211c:	a390      	add	r3, pc, #576	; (adr r3, 8002360 <TrajectoryGenerationPrepareDATA+0x278>)
 800211e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002122:	f7fe fb3f 	bl	80007a4 <__aeabi_ddiv>
 8002126:	4602      	mov	r2, r0
 8002128:	460b      	mov	r3, r1
 800212a:	4610      	mov	r0, r2
 800212c:	4619      	mov	r1, r3
 800212e:	f7fe fcdf 	bl	8000af0 <__aeabi_d2f>
 8002132:	4603      	mov	r3, r0
 8002134:	4a8d      	ldr	r2, [pc, #564]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 8002136:	6693      	str	r3, [r2, #104]	; 0x68
		  if (TrjStruc.Desire_Theta >= CUSSStruc.PPRxQEI)   ///wrap input into 1 revolute.
 8002138:	4b8c      	ldr	r3, [pc, #560]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 800213a:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800213e:	4b8e      	ldr	r3, [pc, #568]	; (8002378 <TrajectoryGenerationPrepareDATA+0x290>)
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	ee07 3a90 	vmov	s15, r3
 8002146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800214a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800214e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002152:	db0d      	blt.n	8002170 <TrajectoryGenerationPrepareDATA+0x88>
		  {
			 TrjStruc.Desire_Theta -= CUSSStruc.PPRxQEI;
 8002154:	4b85      	ldr	r3, [pc, #532]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 8002156:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800215a:	4b87      	ldr	r3, [pc, #540]	; (8002378 <TrajectoryGenerationPrepareDATA+0x290>)
 800215c:	685b      	ldr	r3, [r3, #4]
 800215e:	ee07 3a90 	vmov	s15, r3
 8002162:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002166:	ee77 7a67 	vsub.f32	s15, s14, s15
 800216a:	4b80      	ldr	r3, [pc, #512]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 800216c:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
		  }
		  TrjStruc.Desire_Theta += CUSSStruc.PPRxQEI;  /// set to middle range
 8002170:	4b7e      	ldr	r3, [pc, #504]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 8002172:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8002176:	4b80      	ldr	r3, [pc, #512]	; (8002378 <TrajectoryGenerationPrepareDATA+0x290>)
 8002178:	685b      	ldr	r3, [r3, #4]
 800217a:	ee07 3a90 	vmov	s15, r3
 800217e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002182:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002186:	4b79      	ldr	r3, [pc, #484]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 8002188:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68

		  if (TrjStruc.Desire_Theta != TrjStruc.Start_Theta)
 800218c:	4b77      	ldr	r3, [pc, #476]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 800218e:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8002192:	4b76      	ldr	r3, [pc, #472]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 8002194:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8002198:	eeb4 7a67 	vcmp.f32	s14, s15
 800219c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a0:	d00e      	beq.n	80021c0 <TrajectoryGenerationPrepareDATA+0xd8>
		  {
			  TrjStruc.Delta_Theta = TrjStruc.Desire_Theta - TrjStruc.Start_Theta;
 80021a2:	4b72      	ldr	r3, [pc, #456]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 80021a4:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80021a8:	4b70      	ldr	r3, [pc, #448]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 80021aa:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 80021ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80021b2:	4b6e      	ldr	r3, [pc, #440]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 80021b4:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
			  Munmunbot_State = STATE_Calculation;
 80021b8:	4b70      	ldr	r3, [pc, #448]	; (800237c <TrajectoryGenerationPrepareDATA+0x294>)
 80021ba:	2203      	movs	r2, #3
 80021bc:	701a      	strb	r2, [r3, #0]
	  {
		MovingLinkMode = LMM_Not_Set;
		Munmunbot_State = STATE_Idle;
		ACK2Return(&UART2);
	  }
}
 80021be:	e0cd      	b.n	800235c <TrajectoryGenerationPrepareDATA+0x274>
			Munmunbot_State = STATE_Idle;
 80021c0:	4b6e      	ldr	r3, [pc, #440]	; (800237c <TrajectoryGenerationPrepareDATA+0x294>)
 80021c2:	2201      	movs	r2, #1
 80021c4:	701a      	strb	r2, [r3, #0]
			MovingLinkMode = LMM_Not_Set;
 80021c6:	4b6a      	ldr	r3, [pc, #424]	; (8002370 <TrajectoryGenerationPrepareDATA+0x288>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	701a      	strb	r2, [r3, #0]
			ACK2Return(&UART2);
 80021cc:	486c      	ldr	r0, [pc, #432]	; (8002380 <TrajectoryGenerationPrepareDATA+0x298>)
 80021ce:	f001 f82d 	bl	800322c <ACK2Return>
}
 80021d2:	e0c3      	b.n	800235c <TrajectoryGenerationPrepareDATA+0x274>
	else if (MovingLinkMode == LMM_Set_Goal_1_Station || MovingLinkMode == LMM_Set_Goal_n_Station )
 80021d4:	4b66      	ldr	r3, [pc, #408]	; (8002370 <TrajectoryGenerationPrepareDATA+0x288>)
 80021d6:	781b      	ldrb	r3, [r3, #0]
 80021d8:	2b02      	cmp	r3, #2
 80021da:	d004      	beq.n	80021e6 <TrajectoryGenerationPrepareDATA+0xfe>
 80021dc:	4b64      	ldr	r3, [pc, #400]	; (8002370 <TrajectoryGenerationPrepareDATA+0x288>)
 80021de:	781b      	ldrb	r3, [r3, #0]
 80021e0:	2b03      	cmp	r3, #3
 80021e2:	f040 80b1 	bne.w	8002348 <TrajectoryGenerationPrepareDATA+0x260>
		  if (NumberOfStationToGo == 0)
 80021e6:	4b67      	ldr	r3, [pc, #412]	; (8002384 <TrajectoryGenerationPrepareDATA+0x29c>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d10f      	bne.n	800220e <TrajectoryGenerationPrepareDATA+0x126>
				Munmunbot_State = STATE_Idle;
 80021ee:	4b63      	ldr	r3, [pc, #396]	; (800237c <TrajectoryGenerationPrepareDATA+0x294>)
 80021f0:	2201      	movs	r2, #1
 80021f2:	701a      	strb	r2, [r3, #0]
				NumberOfStationPTR = 0;
 80021f4:	4b64      	ldr	r3, [pc, #400]	; (8002388 <TrajectoryGenerationPrepareDATA+0x2a0>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	701a      	strb	r2, [r3, #0]
				NumberOfStationToGo = 0;
 80021fa:	4b62      	ldr	r3, [pc, #392]	; (8002384 <TrajectoryGenerationPrepareDATA+0x29c>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	701a      	strb	r2, [r3, #0]
				MovingLinkMode = LMM_Not_Set;
 8002200:	4b5b      	ldr	r3, [pc, #364]	; (8002370 <TrajectoryGenerationPrepareDATA+0x288>)
 8002202:	2200      	movs	r2, #0
 8002204:	701a      	strb	r2, [r3, #0]
				ACK2Return(&UART2);
 8002206:	485e      	ldr	r0, [pc, #376]	; (8002380 <TrajectoryGenerationPrepareDATA+0x298>)
 8002208:	f001 f810 	bl	800322c <ACK2Return>
		  if (NumberOfStationToGo == 0)
 800220c:	e0a6      	b.n	800235c <TrajectoryGenerationPrepareDATA+0x274>
			Current_Station = Angularpos_InputArray[NumberOfStationPTR];
 800220e:	4b5e      	ldr	r3, [pc, #376]	; (8002388 <TrajectoryGenerationPrepareDATA+0x2a0>)
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	461a      	mov	r2, r3
 8002214:	4b5d      	ldr	r3, [pc, #372]	; (800238c <TrajectoryGenerationPrepareDATA+0x2a4>)
 8002216:	5c9a      	ldrb	r2, [r3, r2]
 8002218:	4b5d      	ldr	r3, [pc, #372]	; (8002390 <TrajectoryGenerationPrepareDATA+0x2a8>)
 800221a:	701a      	strb	r2, [r3, #0]
			if (Current_Station > 10)   //pass input
 800221c:	4b5c      	ldr	r3, [pc, #368]	; (8002390 <TrajectoryGenerationPrepareDATA+0x2a8>)
 800221e:	781b      	ldrb	r3, [r3, #0]
 8002220:	2b0a      	cmp	r3, #10
 8002222:	d90c      	bls.n	800223e <TrajectoryGenerationPrepareDATA+0x156>
				NumberOfStationPTR += 1;
 8002224:	4b58      	ldr	r3, [pc, #352]	; (8002388 <TrajectoryGenerationPrepareDATA+0x2a0>)
 8002226:	781b      	ldrb	r3, [r3, #0]
 8002228:	3301      	adds	r3, #1
 800222a:	b2da      	uxtb	r2, r3
 800222c:	4b56      	ldr	r3, [pc, #344]	; (8002388 <TrajectoryGenerationPrepareDATA+0x2a0>)
 800222e:	701a      	strb	r2, [r3, #0]
				NumberOfStationToGo -= 1;
 8002230:	4b54      	ldr	r3, [pc, #336]	; (8002384 <TrajectoryGenerationPrepareDATA+0x29c>)
 8002232:	781b      	ldrb	r3, [r3, #0]
 8002234:	3b01      	subs	r3, #1
 8002236:	b2da      	uxtb	r2, r3
 8002238:	4b52      	ldr	r3, [pc, #328]	; (8002384 <TrajectoryGenerationPrepareDATA+0x29c>)
 800223a:	701a      	strb	r2, [r3, #0]
		  if (NumberOfStationToGo == 0)
 800223c:	e08e      	b.n	800235c <TrajectoryGenerationPrepareDATA+0x274>
				TrjStruc.Desire_Theta = (StationPos[Current_Station-1]*CUSSStruc.PPRxQEI/(360.0))*5.0;   ///fix this if change algorithm
 800223e:	4b54      	ldr	r3, [pc, #336]	; (8002390 <TrajectoryGenerationPrepareDATA+0x2a8>)
 8002240:	781b      	ldrb	r3, [r3, #0]
 8002242:	3b01      	subs	r3, #1
 8002244:	4a53      	ldr	r2, [pc, #332]	; (8002394 <TrajectoryGenerationPrepareDATA+0x2ac>)
 8002246:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800224a:	461a      	mov	r2, r3
 800224c:	4b4a      	ldr	r3, [pc, #296]	; (8002378 <TrajectoryGenerationPrepareDATA+0x290>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	fb03 f302 	mul.w	r3, r3, r2
 8002254:	4618      	mov	r0, r3
 8002256:	f7fe f901 	bl	800045c <__aeabi_ui2d>
 800225a:	f04f 0200 	mov.w	r2, #0
 800225e:	4b4e      	ldr	r3, [pc, #312]	; (8002398 <TrajectoryGenerationPrepareDATA+0x2b0>)
 8002260:	f7fe faa0 	bl	80007a4 <__aeabi_ddiv>
 8002264:	4602      	mov	r2, r0
 8002266:	460b      	mov	r3, r1
 8002268:	4610      	mov	r0, r2
 800226a:	4619      	mov	r1, r3
 800226c:	f04f 0200 	mov.w	r2, #0
 8002270:	4b4a      	ldr	r3, [pc, #296]	; (800239c <TrajectoryGenerationPrepareDATA+0x2b4>)
 8002272:	f7fe f96d 	bl	8000550 <__aeabi_dmul>
 8002276:	4602      	mov	r2, r0
 8002278:	460b      	mov	r3, r1
 800227a:	4610      	mov	r0, r2
 800227c:	4619      	mov	r1, r3
 800227e:	f7fe fc37 	bl	8000af0 <__aeabi_d2f>
 8002282:	4603      	mov	r3, r0
 8002284:	4a39      	ldr	r2, [pc, #228]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 8002286:	6693      	str	r3, [r2, #104]	; 0x68
				if (TrjStruc.Desire_Theta >= CUSSStruc.PPRxQEI)  ///wrap input into 1 revolute. ///shouldn't happen
 8002288:	4b38      	ldr	r3, [pc, #224]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 800228a:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 800228e:	4b3a      	ldr	r3, [pc, #232]	; (8002378 <TrajectoryGenerationPrepareDATA+0x290>)
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	ee07 3a90 	vmov	s15, r3
 8002296:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800229a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800229e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022a2:	db0d      	blt.n	80022c0 <TrajectoryGenerationPrepareDATA+0x1d8>
					TrjStruc.Desire_Theta -= CUSSStruc.PPRxQEI;
 80022a4:	4b31      	ldr	r3, [pc, #196]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 80022a6:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80022aa:	4b33      	ldr	r3, [pc, #204]	; (8002378 <TrajectoryGenerationPrepareDATA+0x290>)
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	ee07 3a90 	vmov	s15, r3
 80022b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80022ba:	4b2c      	ldr	r3, [pc, #176]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 80022bc:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
				TrjStruc.Desire_Theta += CUSSStruc.PPRxQEI;  /// set to middle range
 80022c0:	4b2a      	ldr	r3, [pc, #168]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 80022c2:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80022c6:	4b2c      	ldr	r3, [pc, #176]	; (8002378 <TrajectoryGenerationPrepareDATA+0x290>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	ee07 3a90 	vmov	s15, r3
 80022ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80022d6:	4b25      	ldr	r3, [pc, #148]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 80022d8:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
				if (TrjStruc.Desire_Theta == TrjStruc.Start_Theta)
 80022dc:	4b23      	ldr	r3, [pc, #140]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 80022de:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80022e2:	4b22      	ldr	r3, [pc, #136]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 80022e4:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 80022e8:	eeb4 7a67 	vcmp.f32	s14, s15
 80022ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022f0:	d10f      	bne.n	8002312 <TrajectoryGenerationPrepareDATA+0x22a>
					NumberOfStationPTR += 1;
 80022f2:	4b25      	ldr	r3, [pc, #148]	; (8002388 <TrajectoryGenerationPrepareDATA+0x2a0>)
 80022f4:	781b      	ldrb	r3, [r3, #0]
 80022f6:	3301      	adds	r3, #1
 80022f8:	b2da      	uxtb	r2, r3
 80022fa:	4b23      	ldr	r3, [pc, #140]	; (8002388 <TrajectoryGenerationPrepareDATA+0x2a0>)
 80022fc:	701a      	strb	r2, [r3, #0]
					NumberOfStationToGo -= 1;
 80022fe:	4b21      	ldr	r3, [pc, #132]	; (8002384 <TrajectoryGenerationPrepareDATA+0x29c>)
 8002300:	781b      	ldrb	r3, [r3, #0]
 8002302:	3b01      	subs	r3, #1
 8002304:	b2da      	uxtb	r2, r3
 8002306:	4b1f      	ldr	r3, [pc, #124]	; (8002384 <TrajectoryGenerationPrepareDATA+0x29c>)
 8002308:	701a      	strb	r2, [r3, #0]
					Munmunbot_State = STATE_End_Effector_Working;
 800230a:	4b1c      	ldr	r3, [pc, #112]	; (800237c <TrajectoryGenerationPrepareDATA+0x294>)
 800230c:	2205      	movs	r2, #5
 800230e:	701a      	strb	r2, [r3, #0]
		  if (NumberOfStationToGo == 0)
 8002310:	e024      	b.n	800235c <TrajectoryGenerationPrepareDATA+0x274>
					TrjStruc.Delta_Theta = TrjStruc.Desire_Theta - TrjStruc.Start_Theta;
 8002312:	4b16      	ldr	r3, [pc, #88]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 8002314:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8002318:	4b14      	ldr	r3, [pc, #80]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 800231a:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 800231e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002322:	4b12      	ldr	r3, [pc, #72]	; (800236c <TrajectoryGenerationPrepareDATA+0x284>)
 8002324:	edc3 7a1c 	vstr	s15, [r3, #112]	; 0x70
					Munmunbot_State = STATE_Calculation;
 8002328:	4b14      	ldr	r3, [pc, #80]	; (800237c <TrajectoryGenerationPrepareDATA+0x294>)
 800232a:	2203      	movs	r2, #3
 800232c:	701a      	strb	r2, [r3, #0]
					NumberOfStationPTR += 1;
 800232e:	4b16      	ldr	r3, [pc, #88]	; (8002388 <TrajectoryGenerationPrepareDATA+0x2a0>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	3301      	adds	r3, #1
 8002334:	b2da      	uxtb	r2, r3
 8002336:	4b14      	ldr	r3, [pc, #80]	; (8002388 <TrajectoryGenerationPrepareDATA+0x2a0>)
 8002338:	701a      	strb	r2, [r3, #0]
					NumberOfStationToGo -= 1;
 800233a:	4b12      	ldr	r3, [pc, #72]	; (8002384 <TrajectoryGenerationPrepareDATA+0x29c>)
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	3b01      	subs	r3, #1
 8002340:	b2da      	uxtb	r2, r3
 8002342:	4b10      	ldr	r3, [pc, #64]	; (8002384 <TrajectoryGenerationPrepareDATA+0x29c>)
 8002344:	701a      	strb	r2, [r3, #0]
		  if (NumberOfStationToGo == 0)
 8002346:	e009      	b.n	800235c <TrajectoryGenerationPrepareDATA+0x274>
		MovingLinkMode = LMM_Not_Set;
 8002348:	4b09      	ldr	r3, [pc, #36]	; (8002370 <TrajectoryGenerationPrepareDATA+0x288>)
 800234a:	2200      	movs	r2, #0
 800234c:	701a      	strb	r2, [r3, #0]
		Munmunbot_State = STATE_Idle;
 800234e:	4b0b      	ldr	r3, [pc, #44]	; (800237c <TrajectoryGenerationPrepareDATA+0x294>)
 8002350:	2201      	movs	r2, #1
 8002352:	701a      	strb	r2, [r3, #0]
		ACK2Return(&UART2);
 8002354:	480a      	ldr	r0, [pc, #40]	; (8002380 <TrajectoryGenerationPrepareDATA+0x298>)
 8002356:	f000 ff69 	bl	800322c <ACK2Return>
}
 800235a:	e7ff      	b.n	800235c <TrajectoryGenerationPrepareDATA+0x274>
 800235c:	bf00      	nop
 800235e:	bd80      	pop	{r7, pc}
 8002360:	99999999 	.word	0x99999999
 8002364:	40eeadf9 	.word	0x40eeadf9
 8002368:	200005b4 	.word	0x200005b4
 800236c:	20000278 	.word	0x20000278
 8002370:	200001de 	.word	0x200001de
 8002374:	200001dc 	.word	0x200001dc
 8002378:	20000308 	.word	0x20000308
 800237c:	200000d9 	.word	0x200000d9
 8002380:	200000b8 	.word	0x200000b8
 8002384:	200001e0 	.word	0x200001e0
 8002388:	200001e1 	.word	0x200001e1
 800238c:	200000dc 	.word	0x200000dc
 8002390:	200001df 	.word	0x200001df
 8002394:	20000000 	.word	0x20000000
 8002398:	40768000 	.word	0x40768000
 800239c:	40140000 	.word	0x40140000

080023a0 <TrajectoryGenerationCalculation>:

void TrajectoryGenerationCalculation()
{
 80023a0:	b5b0      	push	{r4, r5, r7, lr}
 80023a2:	af00      	add	r7, sp, #0
	if (TrjStruc.Delta_Theta < 0)
 80023a4:	4b8d      	ldr	r3, [pc, #564]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80023a6:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80023aa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023b2:	d51b      	bpl.n	80023ec <TrajectoryGenerationCalculation+0x4c>
	  {
		 TrjStruc.AngularAcceration = TrjStruc.AngularAccerationMax_Setting * -1;
 80023b4:	4b89      	ldr	r3, [pc, #548]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80023b6:	edd3 7a05 	vldr	s15, [r3, #20]
 80023ba:	eef1 7a67 	vneg.f32	s15, s15
 80023be:	4b87      	ldr	r3, [pc, #540]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80023c0:	edc3 7a07 	vstr	s15, [r3, #28]
		 TrjStruc.AngularVelocity = TrjStruc.AngularVelocityMax_Setting *-1;
 80023c4:	4b85      	ldr	r3, [pc, #532]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80023c6:	edd3 7a04 	vldr	s15, [r3, #16]
 80023ca:	eef1 7a67 	vneg.f32	s15, s15
 80023ce:	4b83      	ldr	r3, [pc, #524]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80023d0:	edc3 7a06 	vstr	s15, [r3, #24]
		 TrjStruc.Abs_Delta_Theta = TrjStruc.Delta_Theta * -1;
 80023d4:	4b81      	ldr	r3, [pc, #516]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80023d6:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80023da:	eef1 7a67 	vneg.f32	s15, s15
 80023de:	4b7f      	ldr	r3, [pc, #508]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80023e0:	edc3 7a1d 	vstr	s15, [r3, #116]	; 0x74
		 TrjStruc.Alpha = -1;
 80023e4:	4b7d      	ldr	r3, [pc, #500]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80023e6:	4a7e      	ldr	r2, [pc, #504]	; (80025e0 <TrajectoryGenerationCalculation+0x240>)
 80023e8:	67da      	str	r2, [r3, #124]	; 0x7c
 80023ea:	e017      	b.n	800241c <TrajectoryGenerationCalculation+0x7c>
	  }
	  else if (TrjStruc.Delta_Theta > 0)
 80023ec:	4b7b      	ldr	r3, [pc, #492]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80023ee:	edd3 7a1c 	vldr	s15, [r3, #112]	; 0x70
 80023f2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80023f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80023fa:	dd0f      	ble.n	800241c <TrajectoryGenerationCalculation+0x7c>
	  {
		 TrjStruc.AngularAcceration = TrjStruc.AngularAccerationMax_Setting;
 80023fc:	4b77      	ldr	r3, [pc, #476]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80023fe:	695b      	ldr	r3, [r3, #20]
 8002400:	4a76      	ldr	r2, [pc, #472]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002402:	61d3      	str	r3, [r2, #28]
		 TrjStruc.AngularVelocity = TrjStruc.AngularVelocityMax_Setting;
 8002404:	4b75      	ldr	r3, [pc, #468]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002406:	691b      	ldr	r3, [r3, #16]
 8002408:	4a74      	ldr	r2, [pc, #464]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 800240a:	6193      	str	r3, [r2, #24]
		 TrjStruc.Abs_Delta_Theta = TrjStruc.Delta_Theta;
 800240c:	4b73      	ldr	r3, [pc, #460]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 800240e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002410:	4a72      	ldr	r2, [pc, #456]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002412:	6753      	str	r3, [r2, #116]	; 0x74
		 TrjStruc.Alpha = 1;
 8002414:	4b71      	ldr	r3, [pc, #452]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002416:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800241a:	67da      	str	r2, [r3, #124]	; 0x7c
	  }

	  if (TrjStruc.Abs_Delta_Theta < TrjStruc.Theta_min_for_LSPB)   ///Triangular mode0
 800241c:	4b6f      	ldr	r3, [pc, #444]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 800241e:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002422:	4b6e      	ldr	r3, [pc, #440]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002424:	edd3 7a03 	vldr	s15, [r3, #12]
 8002428:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800242c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002430:	d55a      	bpl.n	80024e8 <TrajectoryGenerationCalculation+0x148>
	  {
		 TrjStruc.BlendTimeTriangular = sqrt(TrjStruc.Abs_Delta_Theta/TrjStruc.AngularAccerationMax_Setting);
 8002432:	4b6a      	ldr	r3, [pc, #424]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002434:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002438:	4b68      	ldr	r3, [pc, #416]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 800243a:	edd3 7a05 	vldr	s15, [r3, #20]
 800243e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8002442:	ee16 0a90 	vmov	r0, s13
 8002446:	f7fe f82b 	bl	80004a0 <__aeabi_f2d>
 800244a:	4602      	mov	r2, r0
 800244c:	460b      	mov	r3, r1
 800244e:	ec43 2b10 	vmov	d0, r2, r3
 8002452:	f007 fc93 	bl	8009d7c <sqrt>
 8002456:	ec53 2b10 	vmov	r2, r3, d0
 800245a:	4610      	mov	r0, r2
 800245c:	4619      	mov	r1, r3
 800245e:	f7fe fb47 	bl	8000af0 <__aeabi_d2f>
 8002462:	4603      	mov	r3, r0
 8002464:	4a5d      	ldr	r2, [pc, #372]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002466:	6053      	str	r3, [r2, #4]
		 TrjStruc.Theta_Stamp_0 = TrjStruc.Start_Theta;
 8002468:	4b5c      	ldr	r3, [pc, #368]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 800246a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800246c:	4a5b      	ldr	r2, [pc, #364]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 800246e:	6293      	str	r3, [r2, #40]	; 0x28
		 TrjStruc.Theta_Stamp_1 = ((TrjStruc.AngularAcceration*(TrjStruc.BlendTimeTriangular*TrjStruc.BlendTimeTriangular))/2.0) + TrjStruc.Theta_Stamp_0;
 8002470:	4b5a      	ldr	r3, [pc, #360]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002472:	ed93 7a07 	vldr	s14, [r3, #28]
 8002476:	4b59      	ldr	r3, [pc, #356]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002478:	edd3 6a01 	vldr	s13, [r3, #4]
 800247c:	4b57      	ldr	r3, [pc, #348]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 800247e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002482:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002486:	ee67 7a27 	vmul.f32	s15, s14, s15
 800248a:	ee17 0a90 	vmov	r0, s15
 800248e:	f7fe f807 	bl	80004a0 <__aeabi_f2d>
 8002492:	f04f 0200 	mov.w	r2, #0
 8002496:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800249a:	f7fe f983 	bl	80007a4 <__aeabi_ddiv>
 800249e:	4602      	mov	r2, r0
 80024a0:	460b      	mov	r3, r1
 80024a2:	4614      	mov	r4, r2
 80024a4:	461d      	mov	r5, r3
 80024a6:	4b4d      	ldr	r3, [pc, #308]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80024a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024aa:	4618      	mov	r0, r3
 80024ac:	f7fd fff8 	bl	80004a0 <__aeabi_f2d>
 80024b0:	4602      	mov	r2, r0
 80024b2:	460b      	mov	r3, r1
 80024b4:	4620      	mov	r0, r4
 80024b6:	4629      	mov	r1, r5
 80024b8:	f7fd fe94 	bl	80001e4 <__adddf3>
 80024bc:	4602      	mov	r2, r0
 80024be:	460b      	mov	r3, r1
 80024c0:	4610      	mov	r0, r2
 80024c2:	4619      	mov	r1, r3
 80024c4:	f7fe fb14 	bl	8000af0 <__aeabi_d2f>
 80024c8:	4603      	mov	r3, r0
 80024ca:	4a44      	ldr	r2, [pc, #272]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80024cc:	62d3      	str	r3, [r2, #44]	; 0x2c
		 TrjStruc.Mode = 0;
 80024ce:	4b43      	ldr	r3, [pc, #268]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80024d0:	2200      	movs	r2, #0
 80024d2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		 TrjStruc.Submode = 0;
 80024d6:	4b41      	ldr	r3, [pc, #260]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80024d8:	2200      	movs	r2, #0
 80024da:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		 TrjStruc.Subsubmode = 0;
 80024de:	4b3f      	ldr	r3, [pc, #252]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80024e0:	2200      	movs	r2, #0
 80024e2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 80024e6:	e069      	b.n	80025bc <TrajectoryGenerationCalculation+0x21c>
	  }
	  else if (TrjStruc.Abs_Delta_Theta >= TrjStruc.Theta_min_for_LSPB)  ///LSPB mode1
 80024e8:	4b3c      	ldr	r3, [pc, #240]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80024ea:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 80024ee:	4b3b      	ldr	r3, [pc, #236]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80024f0:	edd3 7a03 	vldr	s15, [r3, #12]
 80024f4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80024f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80024fc:	db5e      	blt.n	80025bc <TrajectoryGenerationCalculation+0x21c>
	  {
		  TrjStruc.LinearTimeLSPB = (TrjStruc.Abs_Delta_Theta-TrjStruc.Theta_min_for_LSPB)/TrjStruc.AngularVelocityMax_Setting;
 80024fe:	4b37      	ldr	r3, [pc, #220]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002500:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002504:	4b35      	ldr	r3, [pc, #212]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002506:	edd3 7a03 	vldr	s15, [r3, #12]
 800250a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800250e:	4b33      	ldr	r3, [pc, #204]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002510:	ed93 7a04 	vldr	s14, [r3, #16]
 8002514:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002518:	4b30      	ldr	r3, [pc, #192]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 800251a:	edc3 7a02 	vstr	s15, [r3, #8]
		  TrjStruc.Theta_Stamp_0 = TrjStruc.Start_Theta;
 800251e:	4b2f      	ldr	r3, [pc, #188]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002520:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002522:	4a2e      	ldr	r2, [pc, #184]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002524:	6293      	str	r3, [r2, #40]	; 0x28
		  TrjStruc.Theta_Stamp_1 = ((TrjStruc.AngularAcceration*(TrjStruc.BlendTimeLSPB*TrjStruc.BlendTimeLSPB))/2.0) + TrjStruc.Theta_Stamp_0;
 8002526:	4b2d      	ldr	r3, [pc, #180]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002528:	ed93 7a07 	vldr	s14, [r3, #28]
 800252c:	4b2b      	ldr	r3, [pc, #172]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 800252e:	edd3 6a00 	vldr	s13, [r3]
 8002532:	4b2a      	ldr	r3, [pc, #168]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002534:	edd3 7a00 	vldr	s15, [r3]
 8002538:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800253c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002540:	ee17 0a90 	vmov	r0, s15
 8002544:	f7fd ffac 	bl	80004a0 <__aeabi_f2d>
 8002548:	f04f 0200 	mov.w	r2, #0
 800254c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002550:	f7fe f928 	bl	80007a4 <__aeabi_ddiv>
 8002554:	4602      	mov	r2, r0
 8002556:	460b      	mov	r3, r1
 8002558:	4614      	mov	r4, r2
 800255a:	461d      	mov	r5, r3
 800255c:	4b1f      	ldr	r3, [pc, #124]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 800255e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002560:	4618      	mov	r0, r3
 8002562:	f7fd ff9d 	bl	80004a0 <__aeabi_f2d>
 8002566:	4602      	mov	r2, r0
 8002568:	460b      	mov	r3, r1
 800256a:	4620      	mov	r0, r4
 800256c:	4629      	mov	r1, r5
 800256e:	f7fd fe39 	bl	80001e4 <__adddf3>
 8002572:	4602      	mov	r2, r0
 8002574:	460b      	mov	r3, r1
 8002576:	4610      	mov	r0, r2
 8002578:	4619      	mov	r1, r3
 800257a:	f7fe fab9 	bl	8000af0 <__aeabi_d2f>
 800257e:	4603      	mov	r3, r0
 8002580:	4a16      	ldr	r2, [pc, #88]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002582:	62d3      	str	r3, [r2, #44]	; 0x2c
		  TrjStruc.Theta_Stamp_2 = (TrjStruc.AngularVelocity*TrjStruc.LinearTimeLSPB) + TrjStruc.Theta_Stamp_1;
 8002584:	4b15      	ldr	r3, [pc, #84]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002586:	ed93 7a06 	vldr	s14, [r3, #24]
 800258a:	4b14      	ldr	r3, [pc, #80]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 800258c:	edd3 7a02 	vldr	s15, [r3, #8]
 8002590:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002594:	4b11      	ldr	r3, [pc, #68]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 8002596:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800259a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800259e:	4b0f      	ldr	r3, [pc, #60]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80025a0:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		  TrjStruc.Mode = 1;
 80025a4:	4b0d      	ldr	r3, [pc, #52]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80025a6:	2201      	movs	r2, #1
 80025a8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		  TrjStruc.Submode = 0;
 80025ac:	4b0b      	ldr	r3, [pc, #44]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80025ae:	2200      	movs	r2, #0
 80025b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
		  TrjStruc.Subsubmode = 0;
 80025b4:	4b09      	ldr	r3, [pc, #36]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	  }
	 TrjStruc.Equation_Timestamp = micros();
 80025bc:	f7ff fc1a 	bl	8001df4 <micros>
 80025c0:	4602      	mov	r2, r0
 80025c2:	460b      	mov	r3, r1
 80025c4:	4905      	ldr	r1, [pc, #20]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80025c6:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	 TrjStruc.Loop_Timestamp = micros();
 80025ca:	f7ff fc13 	bl	8001df4 <micros>
 80025ce:	4602      	mov	r2, r0
 80025d0:	460b      	mov	r3, r1
 80025d2:	4902      	ldr	r1, [pc, #8]	; (80025dc <TrajectoryGenerationCalculation+0x23c>)
 80025d4:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 80025d8:	bf00      	nop
 80025da:	bdb0      	pop	{r4, r5, r7, pc}
 80025dc:	20000278 	.word	0x20000278
 80025e0:	bf800000 	.word	0xbf800000
 80025e4:	00000000 	.word	0x00000000

080025e8 <TrajectoryGenerationProcess>:

void TrajectoryGenerationProcess()
{
 80025e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80025ec:	ed2d 8b02 	vpush	{d8}
 80025f0:	b091      	sub	sp, #68	; 0x44
 80025f2:	af00      	add	r7, sp, #0

	TrjStruc.Equation_Realtime_Sec = (micros()-TrjStruc.Equation_Timestamp)/1000000.0;
 80025f4:	f7ff fbfe 	bl	8001df4 <micros>
 80025f8:	4ba3      	ldr	r3, [pc, #652]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80025fa:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80025fe:	1a84      	subs	r4, r0, r2
 8002600:	eb61 0503 	sbc.w	r5, r1, r3
 8002604:	4620      	mov	r0, r4
 8002606:	4629      	mov	r1, r5
 8002608:	f7fd ff6c 	bl	80004e4 <__aeabi_ul2d>
 800260c:	a39c      	add	r3, pc, #624	; (adr r3, 8002880 <TrajectoryGenerationProcess+0x298>)
 800260e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002612:	f7fe f8c7 	bl	80007a4 <__aeabi_ddiv>
 8002616:	4602      	mov	r2, r0
 8002618:	460b      	mov	r3, r1
 800261a:	4610      	mov	r0, r2
 800261c:	4619      	mov	r1, r3
 800261e:	4b9a      	ldr	r3, [pc, #616]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002620:	e9c3 010e 	strd	r0, r1, [r3, #56]	; 0x38

	 switch (TrjStruc.Mode)
 8002624:	4b98      	ldr	r3, [pc, #608]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002626:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800262a:	2b02      	cmp	r3, #2
 800262c:	f000 83b0 	beq.w	8002d90 <TrajectoryGenerationProcess+0x7a8>
 8002630:	2b02      	cmp	r3, #2
 8002632:	f200 83bc 	bhi.w	8002dae <TrajectoryGenerationProcess+0x7c6>
 8002636:	2b00      	cmp	r3, #0
 8002638:	d003      	beq.n	8002642 <TrajectoryGenerationProcess+0x5a>
 800263a:	2b01      	cmp	r3, #1
 800263c:	f000 81b8 	beq.w	80029b0 <TrajectoryGenerationProcess+0x3c8>
			  Moving_Link_Task_Flag = 1;
			  TrjStruc.AngularDisplacementDesire = TrjStruc.Desire_Theta;
			  TrjStruc.AngularVelocityDesire = 0;
			  break;
		  }
}
 8002640:	e3b5      	b.n	8002dae <TrajectoryGenerationProcess+0x7c6>
			  if (TrjStruc.Submode == 0)
 8002642:	4b91      	ldr	r3, [pc, #580]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002644:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002648:	2b00      	cmp	r3, #0
 800264a:	d16f      	bne.n	800272c <TrajectoryGenerationProcess+0x144>
						  ((TrjStruc.AngularAcceration*0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 800264c:	4b8e      	ldr	r3, [pc, #568]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 800264e:	69db      	ldr	r3, [r3, #28]
 8002650:	4618      	mov	r0, r3
 8002652:	f7fd ff25 	bl	80004a0 <__aeabi_f2d>
 8002656:	f04f 0200 	mov.w	r2, #0
 800265a:	4b8c      	ldr	r3, [pc, #560]	; (800288c <TrajectoryGenerationProcess+0x2a4>)
 800265c:	f7fd ff78 	bl	8000550 <__aeabi_dmul>
 8002660:	4602      	mov	r2, r0
 8002662:	460b      	mov	r3, r1
 8002664:	4614      	mov	r4, r2
 8002666:	461d      	mov	r5, r3
 8002668:	4b87      	ldr	r3, [pc, #540]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 800266a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800266e:	4b86      	ldr	r3, [pc, #536]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002670:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002674:	f7fd ff6c 	bl	8000550 <__aeabi_dmul>
 8002678:	4602      	mov	r2, r0
 800267a:	460b      	mov	r3, r1
 800267c:	4620      	mov	r0, r4
 800267e:	4629      	mov	r1, r5
 8002680:	f7fd ff66 	bl	8000550 <__aeabi_dmul>
 8002684:	4602      	mov	r2, r0
 8002686:	460b      	mov	r3, r1
 8002688:	4614      	mov	r4, r2
 800268a:	461d      	mov	r5, r3
						  +TrjStruc.Theta_Stamp_0;
 800268c:	4b7e      	ldr	r3, [pc, #504]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 800268e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002690:	4618      	mov	r0, r3
 8002692:	f7fd ff05 	bl	80004a0 <__aeabi_f2d>
 8002696:	4602      	mov	r2, r0
 8002698:	460b      	mov	r3, r1
 800269a:	4620      	mov	r0, r4
 800269c:	4629      	mov	r1, r5
 800269e:	f7fd fda1 	bl	80001e4 <__adddf3>
 80026a2:	4602      	mov	r2, r0
 80026a4:	460b      	mov	r3, r1
 80026a6:	4610      	mov	r0, r2
 80026a8:	4619      	mov	r1, r3
 80026aa:	f7fe fa21 	bl	8000af0 <__aeabi_d2f>
 80026ae:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 80026b0:	4a75      	ldr	r2, [pc, #468]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80026b2:	6213      	str	r3, [r2, #32]
				  TrjStruc.AngularVelocityDesire = TrjStruc.AngularAcceration * TrjStruc.Equation_Realtime_Sec;
 80026b4:	4b74      	ldr	r3, [pc, #464]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80026b6:	69db      	ldr	r3, [r3, #28]
 80026b8:	4618      	mov	r0, r3
 80026ba:	f7fd fef1 	bl	80004a0 <__aeabi_f2d>
 80026be:	4b72      	ldr	r3, [pc, #456]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80026c0:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80026c4:	f7fd ff44 	bl	8000550 <__aeabi_dmul>
 80026c8:	4602      	mov	r2, r0
 80026ca:	460b      	mov	r3, r1
 80026cc:	4610      	mov	r0, r2
 80026ce:	4619      	mov	r1, r3
 80026d0:	f7fe fa0e 	bl	8000af0 <__aeabi_d2f>
 80026d4:	4603      	mov	r3, r0
 80026d6:	4a6c      	ldr	r2, [pc, #432]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80026d8:	6253      	str	r3, [r2, #36]	; 0x24
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeTriangular*1000000)
 80026da:	f7ff fb8b 	bl	8001df4 <micros>
 80026de:	4b6a      	ldr	r3, [pc, #424]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80026e0:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80026e4:	1a84      	subs	r4, r0, r2
 80026e6:	63bc      	str	r4, [r7, #56]	; 0x38
 80026e8:	eb61 0303 	sbc.w	r3, r1, r3
 80026ec:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026ee:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80026f2:	f7fe fb15 	bl	8000d20 <__aeabi_ul2f>
 80026f6:	ee06 0a90 	vmov	s13, r0
 80026fa:	4b63      	ldr	r3, [pc, #396]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80026fc:	edd3 7a01 	vldr	s15, [r3, #4]
 8002700:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8002890 <TrajectoryGenerationProcess+0x2a8>
 8002704:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002708:	eef4 6ae7 	vcmpe.f32	s13, s15
 800270c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002710:	da00      	bge.n	8002714 <TrajectoryGenerationProcess+0x12c>
			  break;
 8002712:	e349      	b.n	8002da8 <TrajectoryGenerationProcess+0x7c0>
					  TrjStruc.Equation_Timestamp = micros();
 8002714:	f7ff fb6e 	bl	8001df4 <micros>
 8002718:	4602      	mov	r2, r0
 800271a:	460b      	mov	r3, r1
 800271c:	495a      	ldr	r1, [pc, #360]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 800271e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
					  TrjStruc.Submode = 1;
 8002722:	4b59      	ldr	r3, [pc, #356]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002724:	2201      	movs	r2, #1
 8002726:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
			  break;
 800272a:	e33d      	b.n	8002da8 <TrajectoryGenerationProcess+0x7c0>
			  else if (TrjStruc.Submode == 1)
 800272c:	4b56      	ldr	r3, [pc, #344]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 800272e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002732:	2b01      	cmp	r3, #1
 8002734:	f040 8338 	bne.w	8002da8 <TrajectoryGenerationProcess+0x7c0>
						  ((TrjStruc.AngularAcceration*-0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 8002738:	4b53      	ldr	r3, [pc, #332]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 800273a:	69db      	ldr	r3, [r3, #28]
 800273c:	4618      	mov	r0, r3
 800273e:	f7fd feaf 	bl	80004a0 <__aeabi_f2d>
 8002742:	f04f 0200 	mov.w	r2, #0
 8002746:	4b53      	ldr	r3, [pc, #332]	; (8002894 <TrajectoryGenerationProcess+0x2ac>)
 8002748:	f7fd ff02 	bl	8000550 <__aeabi_dmul>
 800274c:	4602      	mov	r2, r0
 800274e:	460b      	mov	r3, r1
 8002750:	4614      	mov	r4, r2
 8002752:	461d      	mov	r5, r3
 8002754:	4b4c      	ldr	r3, [pc, #304]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002756:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 800275a:	4b4b      	ldr	r3, [pc, #300]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 800275c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002760:	f7fd fef6 	bl	8000550 <__aeabi_dmul>
 8002764:	4602      	mov	r2, r0
 8002766:	460b      	mov	r3, r1
 8002768:	4620      	mov	r0, r4
 800276a:	4629      	mov	r1, r5
 800276c:	f7fd fef0 	bl	8000550 <__aeabi_dmul>
 8002770:	4602      	mov	r2, r0
 8002772:	460b      	mov	r3, r1
 8002774:	4614      	mov	r4, r2
 8002776:	461d      	mov	r5, r3
						  + (TrjStruc.AngularAcceration*TrjStruc.BlendTimeTriangular*(TrjStruc.Equation_Realtime_Sec))
 8002778:	4b43      	ldr	r3, [pc, #268]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 800277a:	ed93 7a07 	vldr	s14, [r3, #28]
 800277e:	4b42      	ldr	r3, [pc, #264]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002780:	edd3 7a01 	vldr	s15, [r3, #4]
 8002784:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002788:	ee17 0a90 	vmov	r0, s15
 800278c:	f7fd fe88 	bl	80004a0 <__aeabi_f2d>
 8002790:	4b3d      	ldr	r3, [pc, #244]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002792:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002796:	f7fd fedb 	bl	8000550 <__aeabi_dmul>
 800279a:	4602      	mov	r2, r0
 800279c:	460b      	mov	r3, r1
 800279e:	4620      	mov	r0, r4
 80027a0:	4629      	mov	r1, r5
 80027a2:	f7fd fd1f 	bl	80001e4 <__adddf3>
 80027a6:	4602      	mov	r2, r0
 80027a8:	460b      	mov	r3, r1
 80027aa:	4614      	mov	r4, r2
 80027ac:	461d      	mov	r5, r3
						  + TrjStruc.Theta_Stamp_1;
 80027ae:	4b36      	ldr	r3, [pc, #216]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80027b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fd fe74 	bl	80004a0 <__aeabi_f2d>
 80027b8:	4602      	mov	r2, r0
 80027ba:	460b      	mov	r3, r1
 80027bc:	4620      	mov	r0, r4
 80027be:	4629      	mov	r1, r5
 80027c0:	f7fd fd10 	bl	80001e4 <__adddf3>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	4610      	mov	r0, r2
 80027ca:	4619      	mov	r1, r3
 80027cc:	f7fe f990 	bl	8000af0 <__aeabi_d2f>
 80027d0:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 80027d2:	4a2d      	ldr	r2, [pc, #180]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80027d4:	6213      	str	r3, [r2, #32]
				  if ( TrjStruc.Subsubmode == 0 )
 80027d6:	4b2c      	ldr	r3, [pc, #176]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80027d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d15b      	bne.n	8002898 <TrajectoryGenerationProcess+0x2b0>
					  TrjStruc.AngularVelocityDesire = ( -1.0*TrjStruc.AngularAcceration*TrjStruc.Equation_Realtime_Sec ) +
 80027e0:	4b29      	ldr	r3, [pc, #164]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80027e2:	69db      	ldr	r3, [r3, #28]
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7fd fe5b 	bl	80004a0 <__aeabi_f2d>
 80027ea:	4602      	mov	r2, r0
 80027ec:	460b      	mov	r3, r1
 80027ee:	633a      	str	r2, [r7, #48]	; 0x30
 80027f0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 80027f4:	637b      	str	r3, [r7, #52]	; 0x34
 80027f6:	4b24      	ldr	r3, [pc, #144]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 80027f8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80027fc:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002800:	f7fd fea6 	bl	8000550 <__aeabi_dmul>
 8002804:	4602      	mov	r2, r0
 8002806:	460b      	mov	r3, r1
 8002808:	4614      	mov	r4, r2
 800280a:	461d      	mov	r5, r3
													   (TrjStruc.AngularAcceration*TrjStruc.BlendTimeTriangular);
 800280c:	4b1e      	ldr	r3, [pc, #120]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 800280e:	ed93 7a07 	vldr	s14, [r3, #28]
 8002812:	4b1d      	ldr	r3, [pc, #116]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002814:	edd3 7a01 	vldr	s15, [r3, #4]
 8002818:	ee67 7a27 	vmul.f32	s15, s14, s15
 800281c:	ee17 0a90 	vmov	r0, s15
 8002820:	f7fd fe3e 	bl	80004a0 <__aeabi_f2d>
 8002824:	4602      	mov	r2, r0
 8002826:	460b      	mov	r3, r1
					  TrjStruc.AngularVelocityDesire = ( -1.0*TrjStruc.AngularAcceration*TrjStruc.Equation_Realtime_Sec ) +
 8002828:	4620      	mov	r0, r4
 800282a:	4629      	mov	r1, r5
 800282c:	f7fd fcda 	bl	80001e4 <__adddf3>
 8002830:	4602      	mov	r2, r0
 8002832:	460b      	mov	r3, r1
 8002834:	4610      	mov	r0, r2
 8002836:	4619      	mov	r1, r3
 8002838:	f7fe f95a 	bl	8000af0 <__aeabi_d2f>
 800283c:	4603      	mov	r3, r0
 800283e:	4a12      	ldr	r2, [pc, #72]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002840:	6253      	str	r3, [r2, #36]	; 0x24
					  if ( TrjStruc.Alpha * TrjStruc.AngularVelocityDesire <= TrjStruc.AngularVelocityFinalMin )
 8002842:	4b11      	ldr	r3, [pc, #68]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002844:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8002848:	4b0f      	ldr	r3, [pc, #60]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 800284a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800284e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002852:	4b0d      	ldr	r3, [pc, #52]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002854:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002858:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800285c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002860:	d875      	bhi.n	800294e <TrajectoryGenerationProcess+0x366>
						  TrjStruc.Subsubmode = 1;
 8002862:	4b09      	ldr	r3, [pc, #36]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002864:	2201      	movs	r2, #1
 8002866:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
						  TrjStruc.Velocity_Timestamp = micros();
 800286a:	f7ff fac3 	bl	8001df4 <micros>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	4905      	ldr	r1, [pc, #20]	; (8002888 <TrajectoryGenerationProcess+0x2a0>)
 8002874:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 8002878:	e069      	b.n	800294e <TrajectoryGenerationProcess+0x366>
 800287a:	bf00      	nop
 800287c:	f3af 8000 	nop.w
 8002880:	00000000 	.word	0x00000000
 8002884:	412e8480 	.word	0x412e8480
 8002888:	20000278 	.word	0x20000278
 800288c:	3fe00000 	.word	0x3fe00000
 8002890:	49742400 	.word	0x49742400
 8002894:	bfe00000 	.word	0xbfe00000
				  else if ( TrjStruc.Subsubmode == 1 )
 8002898:	4ba9      	ldr	r3, [pc, #676]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 800289a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289e:	2b01      	cmp	r3, #1
 80028a0:	d14c      	bne.n	800293c <TrajectoryGenerationProcess+0x354>
					  TrjStruc.AngularVelocityDesire = TrjStruc.Alpha * TrjStruc.AngularVelocityFinalMin;
 80028a2:	4ba7      	ldr	r3, [pc, #668]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80028a4:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 80028a8:	4ba5      	ldr	r3, [pc, #660]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80028aa:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 80028ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80028b2:	4ba3      	ldr	r3, [pc, #652]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80028b4:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
					  if (micros()-TrjStruc.Velocity_Timestamp >= ((TrjStruc.BlendTimeTriangular*1000000)-(TrjStruc.Velocity_Timestamp - TrjStruc.Equation_Timestamp))/2.0)
 80028b8:	f7ff fa9c 	bl	8001df4 <micros>
 80028bc:	4ba0      	ldr	r3, [pc, #640]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80028be:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 80028c2:	1a84      	subs	r4, r0, r2
 80028c4:	62bc      	str	r4, [r7, #40]	; 0x28
 80028c6:	eb61 0303 	sbc.w	r3, r1, r3
 80028ca:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028cc:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80028d0:	f7fd fe08 	bl	80004e4 <__aeabi_ul2d>
 80028d4:	4604      	mov	r4, r0
 80028d6:	460d      	mov	r5, r1
 80028d8:	4b99      	ldr	r3, [pc, #612]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80028da:	edd3 7a01 	vldr	s15, [r3, #4]
 80028de:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8002b44 <TrajectoryGenerationProcess+0x55c>
 80028e2:	ee27 8a87 	vmul.f32	s16, s15, s14
 80028e6:	4b96      	ldr	r3, [pc, #600]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80028e8:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 80028ec:	4b94      	ldr	r3, [pc, #592]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80028ee:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 80028f2:	1a86      	subs	r6, r0, r2
 80028f4:	623e      	str	r6, [r7, #32]
 80028f6:	eb61 0303 	sbc.w	r3, r1, r3
 80028fa:	627b      	str	r3, [r7, #36]	; 0x24
 80028fc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002900:	f7fe fa0e 	bl	8000d20 <__aeabi_ul2f>
 8002904:	ee07 0a90 	vmov	s15, r0
 8002908:	ee78 7a67 	vsub.f32	s15, s16, s15
 800290c:	ee17 0a90 	vmov	r0, s15
 8002910:	f7fd fdc6 	bl	80004a0 <__aeabi_f2d>
 8002914:	f04f 0200 	mov.w	r2, #0
 8002918:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800291c:	f7fd ff42 	bl	80007a4 <__aeabi_ddiv>
 8002920:	4602      	mov	r2, r0
 8002922:	460b      	mov	r3, r1
 8002924:	4620      	mov	r0, r4
 8002926:	4629      	mov	r1, r5
 8002928:	f7fe f898 	bl	8000a5c <__aeabi_dcmpge>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d00d      	beq.n	800294e <TrajectoryGenerationProcess+0x366>
						  TrjStruc.Subsubmode = 2;
 8002932:	4b83      	ldr	r3, [pc, #524]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002934:	2202      	movs	r2, #2
 8002936:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 800293a:	e008      	b.n	800294e <TrajectoryGenerationProcess+0x366>
				  else if ( TrjStruc.Subsubmode == 2 )
 800293c:	4b80      	ldr	r3, [pc, #512]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 800293e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002942:	2b02      	cmp	r3, #2
 8002944:	d103      	bne.n	800294e <TrajectoryGenerationProcess+0x366>
					  TrjStruc.AngularVelocityDesire = 0;
 8002946:	4b7e      	ldr	r3, [pc, #504]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002948:	f04f 0200 	mov.w	r2, #0
 800294c:	625a      	str	r2, [r3, #36]	; 0x24
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeTriangular*1000000)
 800294e:	f7ff fa51 	bl	8001df4 <micros>
 8002952:	4b7b      	ldr	r3, [pc, #492]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002954:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002958:	1a84      	subs	r4, r0, r2
 800295a:	61bc      	str	r4, [r7, #24]
 800295c:	eb61 0303 	sbc.w	r3, r1, r3
 8002960:	61fb      	str	r3, [r7, #28]
 8002962:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002966:	f7fe f9db 	bl	8000d20 <__aeabi_ul2f>
 800296a:	ee06 0a90 	vmov	s13, r0
 800296e:	4b74      	ldr	r3, [pc, #464]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002970:	edd3 7a01 	vldr	s15, [r3, #4]
 8002974:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002b44 <TrajectoryGenerationProcess+0x55c>
 8002978:	ee67 7a87 	vmul.f32	s15, s15, s14
 800297c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002980:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002984:	da00      	bge.n	8002988 <TrajectoryGenerationProcess+0x3a0>
			  break;
 8002986:	e20f      	b.n	8002da8 <TrajectoryGenerationProcess+0x7c0>
					  TrjStruc.Equation_Timestamp = micros();
 8002988:	f7ff fa34 	bl	8001df4 <micros>
 800298c:	4602      	mov	r2, r0
 800298e:	460b      	mov	r3, r1
 8002990:	496b      	ldr	r1, [pc, #428]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002992:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
					  TrjStruc.Submode = 0;
 8002996:	4b6a      	ldr	r3, [pc, #424]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002998:	2200      	movs	r2, #0
 800299a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
					  TrjStruc.Subsubmode = 0;
 800299e:	4b68      	ldr	r3, [pc, #416]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80029a0:	2200      	movs	r2, #0
 80029a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
					  TrjStruc.Mode = 2; ///Final Value Mode
 80029a6:	4b66      	ldr	r3, [pc, #408]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80029a8:	2202      	movs	r2, #2
 80029aa:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			  break;
 80029ae:	e1fb      	b.n	8002da8 <TrajectoryGenerationProcess+0x7c0>
			  if (TrjStruc.Submode == 0)
 80029b0:	4b63      	ldr	r3, [pc, #396]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80029b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d16e      	bne.n	8002a98 <TrajectoryGenerationProcess+0x4b0>
							((TrjStruc.AngularAcceration*0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 80029ba:	4b61      	ldr	r3, [pc, #388]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80029bc:	69db      	ldr	r3, [r3, #28]
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fd fd6e 	bl	80004a0 <__aeabi_f2d>
 80029c4:	f04f 0200 	mov.w	r2, #0
 80029c8:	4b5f      	ldr	r3, [pc, #380]	; (8002b48 <TrajectoryGenerationProcess+0x560>)
 80029ca:	f7fd fdc1 	bl	8000550 <__aeabi_dmul>
 80029ce:	4602      	mov	r2, r0
 80029d0:	460b      	mov	r3, r1
 80029d2:	4614      	mov	r4, r2
 80029d4:	461d      	mov	r5, r3
 80029d6:	4b5a      	ldr	r3, [pc, #360]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80029d8:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 80029dc:	4b58      	ldr	r3, [pc, #352]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80029de:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80029e2:	f7fd fdb5 	bl	8000550 <__aeabi_dmul>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	4620      	mov	r0, r4
 80029ec:	4629      	mov	r1, r5
 80029ee:	f7fd fdaf 	bl	8000550 <__aeabi_dmul>
 80029f2:	4602      	mov	r2, r0
 80029f4:	460b      	mov	r3, r1
 80029f6:	4614      	mov	r4, r2
 80029f8:	461d      	mov	r5, r3
							+TrjStruc.Theta_Stamp_0;
 80029fa:	4b51      	ldr	r3, [pc, #324]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 80029fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7fd fd4e 	bl	80004a0 <__aeabi_f2d>
 8002a04:	4602      	mov	r2, r0
 8002a06:	460b      	mov	r3, r1
 8002a08:	4620      	mov	r0, r4
 8002a0a:	4629      	mov	r1, r5
 8002a0c:	f7fd fbea 	bl	80001e4 <__adddf3>
 8002a10:	4602      	mov	r2, r0
 8002a12:	460b      	mov	r3, r1
 8002a14:	4610      	mov	r0, r2
 8002a16:	4619      	mov	r1, r3
 8002a18:	f7fe f86a 	bl	8000af0 <__aeabi_d2f>
 8002a1c:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 8002a1e:	4a48      	ldr	r2, [pc, #288]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002a20:	6213      	str	r3, [r2, #32]
				  TrjStruc.AngularVelocityDesire = TrjStruc.AngularAcceration * TrjStruc.Equation_Realtime_Sec;
 8002a22:	4b47      	ldr	r3, [pc, #284]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002a24:	69db      	ldr	r3, [r3, #28]
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7fd fd3a 	bl	80004a0 <__aeabi_f2d>
 8002a2c:	4b44      	ldr	r3, [pc, #272]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002a2e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002a32:	f7fd fd8d 	bl	8000550 <__aeabi_dmul>
 8002a36:	4602      	mov	r2, r0
 8002a38:	460b      	mov	r3, r1
 8002a3a:	4610      	mov	r0, r2
 8002a3c:	4619      	mov	r1, r3
 8002a3e:	f7fe f857 	bl	8000af0 <__aeabi_d2f>
 8002a42:	4603      	mov	r3, r0
 8002a44:	4a3e      	ldr	r2, [pc, #248]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002a46:	6253      	str	r3, [r2, #36]	; 0x24
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeLSPB*1000000)
 8002a48:	f7ff f9d4 	bl	8001df4 <micros>
 8002a4c:	4b3c      	ldr	r3, [pc, #240]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002a4e:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002a52:	ebb0 0a02 	subs.w	sl, r0, r2
 8002a56:	eb61 0b03 	sbc.w	fp, r1, r3
 8002a5a:	4650      	mov	r0, sl
 8002a5c:	4659      	mov	r1, fp
 8002a5e:	f7fe f95f 	bl	8000d20 <__aeabi_ul2f>
 8002a62:	ee06 0a90 	vmov	s13, r0
 8002a66:	4b36      	ldr	r3, [pc, #216]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002a68:	edd3 7a00 	vldr	s15, [r3]
 8002a6c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8002b44 <TrajectoryGenerationProcess+0x55c>
 8002a70:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a74:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002a78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a7c:	da00      	bge.n	8002a80 <TrajectoryGenerationProcess+0x498>
			  break;
 8002a7e:	e195      	b.n	8002dac <TrajectoryGenerationProcess+0x7c4>
					  TrjStruc.Equation_Timestamp = micros();
 8002a80:	f7ff f9b8 	bl	8001df4 <micros>
 8002a84:	4602      	mov	r2, r0
 8002a86:	460b      	mov	r3, r1
 8002a88:	492d      	ldr	r1, [pc, #180]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002a8a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
					  TrjStruc.Submode = 1;
 8002a8e:	4b2c      	ldr	r3, [pc, #176]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
			  break;
 8002a96:	e189      	b.n	8002dac <TrajectoryGenerationProcess+0x7c4>
			  else if (TrjStruc.Submode == 1)
 8002a98:	4b29      	ldr	r3, [pc, #164]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002a9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002a9e:	2b01      	cmp	r3, #1
 8002aa0:	d154      	bne.n	8002b4c <TrajectoryGenerationProcess+0x564>
						  (TrjStruc.AngularVelocity*(TrjStruc.Equation_Realtime_Sec))
 8002aa2:	4b27      	ldr	r3, [pc, #156]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f7fd fcfa 	bl	80004a0 <__aeabi_f2d>
 8002aac:	4b24      	ldr	r3, [pc, #144]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002aae:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002ab2:	f7fd fd4d 	bl	8000550 <__aeabi_dmul>
 8002ab6:	4602      	mov	r2, r0
 8002ab8:	460b      	mov	r3, r1
 8002aba:	4614      	mov	r4, r2
 8002abc:	461d      	mov	r5, r3
						  +TrjStruc.Theta_Stamp_1;
 8002abe:	4b20      	ldr	r3, [pc, #128]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7fd fcec 	bl	80004a0 <__aeabi_f2d>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	460b      	mov	r3, r1
 8002acc:	4620      	mov	r0, r4
 8002ace:	4629      	mov	r1, r5
 8002ad0:	f7fd fb88 	bl	80001e4 <__adddf3>
 8002ad4:	4602      	mov	r2, r0
 8002ad6:	460b      	mov	r3, r1
 8002ad8:	4610      	mov	r0, r2
 8002ada:	4619      	mov	r1, r3
 8002adc:	f7fe f808 	bl	8000af0 <__aeabi_d2f>
 8002ae0:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 8002ae2:	4a17      	ldr	r2, [pc, #92]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002ae4:	6213      	str	r3, [r2, #32]
				  TrjStruc.AngularVelocityDesire = TrjStruc.AngularVelocity;
 8002ae6:	4b16      	ldr	r3, [pc, #88]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002ae8:	699b      	ldr	r3, [r3, #24]
 8002aea:	4a15      	ldr	r2, [pc, #84]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002aec:	6253      	str	r3, [r2, #36]	; 0x24
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.LinearTimeLSPB*1000000)
 8002aee:	f7ff f981 	bl	8001df4 <micros>
 8002af2:	4b13      	ldr	r3, [pc, #76]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002af4:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002af8:	ebb0 0802 	subs.w	r8, r0, r2
 8002afc:	eb61 0903 	sbc.w	r9, r1, r3
 8002b00:	4640      	mov	r0, r8
 8002b02:	4649      	mov	r1, r9
 8002b04:	f7fe f90c 	bl	8000d20 <__aeabi_ul2f>
 8002b08:	ee06 0a90 	vmov	s13, r0
 8002b0c:	4b0c      	ldr	r3, [pc, #48]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002b0e:	edd3 7a02 	vldr	s15, [r3, #8]
 8002b12:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8002b44 <TrajectoryGenerationProcess+0x55c>
 8002b16:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b1a:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002b1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b22:	da00      	bge.n	8002b26 <TrajectoryGenerationProcess+0x53e>
			  break;
 8002b24:	e142      	b.n	8002dac <TrajectoryGenerationProcess+0x7c4>
					  TrjStruc.Equation_Timestamp = micros();
 8002b26:	f7ff f965 	bl	8001df4 <micros>
 8002b2a:	4602      	mov	r2, r0
 8002b2c:	460b      	mov	r3, r1
 8002b2e:	4904      	ldr	r1, [pc, #16]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002b30:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
					  TrjStruc.Submode = 2;
 8002b34:	4b02      	ldr	r3, [pc, #8]	; (8002b40 <TrajectoryGenerationProcess+0x558>)
 8002b36:	2202      	movs	r2, #2
 8002b38:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
			  break;
 8002b3c:	e136      	b.n	8002dac <TrajectoryGenerationProcess+0x7c4>
 8002b3e:	bf00      	nop
 8002b40:	20000278 	.word	0x20000278
 8002b44:	49742400 	.word	0x49742400
 8002b48:	3fe00000 	.word	0x3fe00000
			  else if (TrjStruc.Submode == 2)
 8002b4c:	4b9b      	ldr	r3, [pc, #620]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002b4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002b52:	2b02      	cmp	r3, #2
 8002b54:	f040 812a 	bne.w	8002dac <TrajectoryGenerationProcess+0x7c4>
						  ((TrjStruc.AngularAcceration*-0.5)*(TrjStruc.Equation_Realtime_Sec*TrjStruc.Equation_Realtime_Sec))
 8002b58:	4b98      	ldr	r3, [pc, #608]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002b5a:	69db      	ldr	r3, [r3, #28]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f7fd fc9f 	bl	80004a0 <__aeabi_f2d>
 8002b62:	f04f 0200 	mov.w	r2, #0
 8002b66:	4b96      	ldr	r3, [pc, #600]	; (8002dc0 <TrajectoryGenerationProcess+0x7d8>)
 8002b68:	f7fd fcf2 	bl	8000550 <__aeabi_dmul>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	460b      	mov	r3, r1
 8002b70:	4614      	mov	r4, r2
 8002b72:	461d      	mov	r5, r3
 8002b74:	4b91      	ldr	r3, [pc, #580]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002b76:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002b7a:	4b90      	ldr	r3, [pc, #576]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002b7c:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002b80:	f7fd fce6 	bl	8000550 <__aeabi_dmul>
 8002b84:	4602      	mov	r2, r0
 8002b86:	460b      	mov	r3, r1
 8002b88:	4620      	mov	r0, r4
 8002b8a:	4629      	mov	r1, r5
 8002b8c:	f7fd fce0 	bl	8000550 <__aeabi_dmul>
 8002b90:	4602      	mov	r2, r0
 8002b92:	460b      	mov	r3, r1
 8002b94:	4614      	mov	r4, r2
 8002b96:	461d      	mov	r5, r3
						  + (TrjStruc.AngularVelocity*(TrjStruc.Equation_Realtime_Sec))
 8002b98:	4b88      	ldr	r3, [pc, #544]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fd fc7f 	bl	80004a0 <__aeabi_f2d>
 8002ba2:	4b86      	ldr	r3, [pc, #536]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002ba4:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002ba8:	f7fd fcd2 	bl	8000550 <__aeabi_dmul>
 8002bac:	4602      	mov	r2, r0
 8002bae:	460b      	mov	r3, r1
 8002bb0:	4620      	mov	r0, r4
 8002bb2:	4629      	mov	r1, r5
 8002bb4:	f7fd fb16 	bl	80001e4 <__adddf3>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	460b      	mov	r3, r1
 8002bbc:	4614      	mov	r4, r2
 8002bbe:	461d      	mov	r5, r3
						  + TrjStruc.Theta_Stamp_2;
 8002bc0:	4b7e      	ldr	r3, [pc, #504]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002bc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7fd fc6b 	bl	80004a0 <__aeabi_f2d>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	460b      	mov	r3, r1
 8002bce:	4620      	mov	r0, r4
 8002bd0:	4629      	mov	r1, r5
 8002bd2:	f7fd fb07 	bl	80001e4 <__adddf3>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	460b      	mov	r3, r1
 8002bda:	4610      	mov	r0, r2
 8002bdc:	4619      	mov	r1, r3
 8002bde:	f7fd ff87 	bl	8000af0 <__aeabi_d2f>
 8002be2:	4603      	mov	r3, r0
				  TrjStruc.AngularDisplacementDesire =
 8002be4:	4a75      	ldr	r2, [pc, #468]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002be6:	6213      	str	r3, [r2, #32]
				  if ( TrjStruc.Subsubmode == 0 )
 8002be8:	4b74      	ldr	r3, [pc, #464]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002bea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d142      	bne.n	8002c78 <TrajectoryGenerationProcess+0x690>
					  TrjStruc.AngularVelocityDesire = ( -1*TrjStruc.AngularAcceration*TrjStruc.Equation_Realtime_Sec )
 8002bf2:	4b72      	ldr	r3, [pc, #456]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002bf4:	edd3 7a07 	vldr	s15, [r3, #28]
 8002bf8:	eef1 7a67 	vneg.f32	s15, s15
 8002bfc:	ee17 3a90 	vmov	r3, s15
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7fd fc4d 	bl	80004a0 <__aeabi_f2d>
 8002c06:	4b6d      	ldr	r3, [pc, #436]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c08:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002c0c:	f7fd fca0 	bl	8000550 <__aeabi_dmul>
 8002c10:	4602      	mov	r2, r0
 8002c12:	460b      	mov	r3, r1
 8002c14:	4614      	mov	r4, r2
 8002c16:	461d      	mov	r5, r3
							                           + ( TrjStruc.AngularVelocity );
 8002c18:	4b68      	ldr	r3, [pc, #416]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c1a:	699b      	ldr	r3, [r3, #24]
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f7fd fc3f 	bl	80004a0 <__aeabi_f2d>
 8002c22:	4602      	mov	r2, r0
 8002c24:	460b      	mov	r3, r1
 8002c26:	4620      	mov	r0, r4
 8002c28:	4629      	mov	r1, r5
 8002c2a:	f7fd fadb 	bl	80001e4 <__adddf3>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	460b      	mov	r3, r1
 8002c32:	4610      	mov	r0, r2
 8002c34:	4619      	mov	r1, r3
 8002c36:	f7fd ff5b 	bl	8000af0 <__aeabi_d2f>
 8002c3a:	4603      	mov	r3, r0
					  TrjStruc.AngularVelocityDesire = ( -1*TrjStruc.AngularAcceration*TrjStruc.Equation_Realtime_Sec )
 8002c3c:	4a5f      	ldr	r2, [pc, #380]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c3e:	6253      	str	r3, [r2, #36]	; 0x24
					  if (  TrjStruc.Alpha * TrjStruc.AngularVelocityDesire <=  TrjStruc.AngularVelocityFinalMin )
 8002c40:	4b5e      	ldr	r3, [pc, #376]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c42:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8002c46:	4b5d      	ldr	r3, [pc, #372]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c48:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002c4c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002c50:	4b5a      	ldr	r3, [pc, #360]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c52:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002c56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c5e:	d866      	bhi.n	8002d2e <TrajectoryGenerationProcess+0x746>
						  TrjStruc.Subsubmode = 1;
 8002c60:	4b56      	ldr	r3, [pc, #344]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c62:	2201      	movs	r2, #1
 8002c64:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
						  TrjStruc.Velocity_Timestamp = micros();
 8002c68:	f7ff f8c4 	bl	8001df4 <micros>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	460b      	mov	r3, r1
 8002c70:	4952      	ldr	r1, [pc, #328]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c72:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
 8002c76:	e05a      	b.n	8002d2e <TrajectoryGenerationProcess+0x746>
				  else if ( TrjStruc.Subsubmode == 1 )
 8002c78:	4b50      	ldr	r3, [pc, #320]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c7e:	2b01      	cmp	r3, #1
 8002c80:	d14c      	bne.n	8002d1c <TrajectoryGenerationProcess+0x734>
					  TrjStruc.AngularVelocityDesire = TrjStruc.Alpha * TrjStruc.AngularVelocityFinalMin;
 8002c82:	4b4e      	ldr	r3, [pc, #312]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c84:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8002c88:	4b4c      	ldr	r3, [pc, #304]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c8a:	edd3 7a1e 	vldr	s15, [r3, #120]	; 0x78
 8002c8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c92:	4b4a      	ldr	r3, [pc, #296]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c94:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
					  if (micros()-TrjStruc.Velocity_Timestamp >= ((TrjStruc.BlendTimeLSPB*1000000)-(TrjStruc.Velocity_Timestamp - TrjStruc.Equation_Timestamp))/2.0)
 8002c98:	f7ff f8ac 	bl	8001df4 <micros>
 8002c9c:	4b47      	ldr	r3, [pc, #284]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002c9e:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002ca2:	1a84      	subs	r4, r0, r2
 8002ca4:	613c      	str	r4, [r7, #16]
 8002ca6:	eb61 0303 	sbc.w	r3, r1, r3
 8002caa:	617b      	str	r3, [r7, #20]
 8002cac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002cb0:	f7fd fc18 	bl	80004e4 <__aeabi_ul2d>
 8002cb4:	4604      	mov	r4, r0
 8002cb6:	460d      	mov	r5, r1
 8002cb8:	4b40      	ldr	r3, [pc, #256]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002cba:	edd3 7a00 	vldr	s15, [r3]
 8002cbe:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8002dc4 <TrajectoryGenerationProcess+0x7dc>
 8002cc2:	ee27 8a87 	vmul.f32	s16, s15, s14
 8002cc6:	4b3d      	ldr	r3, [pc, #244]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002cc8:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 8002ccc:	4b3b      	ldr	r3, [pc, #236]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002cce:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002cd2:	1a86      	subs	r6, r0, r2
 8002cd4:	60be      	str	r6, [r7, #8]
 8002cd6:	eb61 0303 	sbc.w	r3, r1, r3
 8002cda:	60fb      	str	r3, [r7, #12]
 8002cdc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002ce0:	f7fe f81e 	bl	8000d20 <__aeabi_ul2f>
 8002ce4:	ee07 0a90 	vmov	s15, r0
 8002ce8:	ee78 7a67 	vsub.f32	s15, s16, s15
 8002cec:	ee17 0a90 	vmov	r0, s15
 8002cf0:	f7fd fbd6 	bl	80004a0 <__aeabi_f2d>
 8002cf4:	f04f 0200 	mov.w	r2, #0
 8002cf8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002cfc:	f7fd fd52 	bl	80007a4 <__aeabi_ddiv>
 8002d00:	4602      	mov	r2, r0
 8002d02:	460b      	mov	r3, r1
 8002d04:	4620      	mov	r0, r4
 8002d06:	4629      	mov	r1, r5
 8002d08:	f7fd fea8 	bl	8000a5c <__aeabi_dcmpge>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d00d      	beq.n	8002d2e <TrajectoryGenerationProcess+0x746>
						  TrjStruc.Subsubmode = 2;
 8002d12:	4b2a      	ldr	r3, [pc, #168]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002d14:	2202      	movs	r2, #2
 8002d16:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
 8002d1a:	e008      	b.n	8002d2e <TrajectoryGenerationProcess+0x746>
				  else if ( TrjStruc.Subsubmode == 2 )
 8002d1c:	4b27      	ldr	r3, [pc, #156]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d103      	bne.n	8002d2e <TrajectoryGenerationProcess+0x746>
					  TrjStruc.AngularVelocityDesire = 0;
 8002d26:	4b25      	ldr	r3, [pc, #148]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002d28:	f04f 0200 	mov.w	r2, #0
 8002d2c:	625a      	str	r2, [r3, #36]	; 0x24
				  if (micros()-TrjStruc.Equation_Timestamp >= TrjStruc.BlendTimeLSPB*1000000)
 8002d2e:	f7ff f861 	bl	8001df4 <micros>
 8002d32:	4b22      	ldr	r3, [pc, #136]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002d34:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 8002d38:	1a84      	subs	r4, r0, r2
 8002d3a:	603c      	str	r4, [r7, #0]
 8002d3c:	eb61 0303 	sbc.w	r3, r1, r3
 8002d40:	607b      	str	r3, [r7, #4]
 8002d42:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002d46:	f7fd ffeb 	bl	8000d20 <__aeabi_ul2f>
 8002d4a:	ee06 0a90 	vmov	s13, r0
 8002d4e:	4b1b      	ldr	r3, [pc, #108]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002d50:	edd3 7a00 	vldr	s15, [r3]
 8002d54:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8002dc4 <TrajectoryGenerationProcess+0x7dc>
 8002d58:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d5c:	eef4 6ae7 	vcmpe.f32	s13, s15
 8002d60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d64:	da00      	bge.n	8002d68 <TrajectoryGenerationProcess+0x780>
			  break;
 8002d66:	e021      	b.n	8002dac <TrajectoryGenerationProcess+0x7c4>
					  TrjStruc.Equation_Timestamp = micros();
 8002d68:	f7ff f844 	bl	8001df4 <micros>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	460b      	mov	r3, r1
 8002d70:	4912      	ldr	r1, [pc, #72]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002d72:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
					  TrjStruc.Submode = 0;
 8002d76:	4b11      	ldr	r3, [pc, #68]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
					  TrjStruc.Subsubmode = 0;
 8002d7e:	4b0f      	ldr	r3, [pc, #60]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
					  TrjStruc.Mode = 2; ///Final Value Mode
 8002d86:	4b0d      	ldr	r3, [pc, #52]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002d88:	2202      	movs	r2, #2
 8002d8a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
			  break;
 8002d8e:	e00d      	b.n	8002dac <TrajectoryGenerationProcess+0x7c4>
			  Moving_Link_Task_Flag = 1;
 8002d90:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <TrajectoryGenerationProcess+0x7e0>)
 8002d92:	2201      	movs	r2, #1
 8002d94:	701a      	strb	r2, [r3, #0]
			  TrjStruc.AngularDisplacementDesire = TrjStruc.Desire_Theta;
 8002d96:	4b09      	ldr	r3, [pc, #36]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002d98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002d9a:	4a08      	ldr	r2, [pc, #32]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002d9c:	6213      	str	r3, [r2, #32]
			  TrjStruc.AngularVelocityDesire = 0;
 8002d9e:	4b07      	ldr	r3, [pc, #28]	; (8002dbc <TrajectoryGenerationProcess+0x7d4>)
 8002da0:	f04f 0200 	mov.w	r2, #0
 8002da4:	625a      	str	r2, [r3, #36]	; 0x24
			  break;
 8002da6:	e002      	b.n	8002dae <TrajectoryGenerationProcess+0x7c6>
			  break;
 8002da8:	bf00      	nop
 8002daa:	e000      	b.n	8002dae <TrajectoryGenerationProcess+0x7c6>
			  break;
 8002dac:	bf00      	nop
}
 8002dae:	bf00      	nop
 8002db0:	3744      	adds	r7, #68	; 0x44
 8002db2:	46bd      	mov	sp, r7
 8002db4:	ecbd 8b02 	vpop	{d8}
 8002db8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dbc:	20000278 	.word	0x20000278
 8002dc0:	bfe00000 	.word	0xbfe00000
 8002dc4:	49742400 	.word	0x49742400
 8002dc8:	200001e8 	.word	0x200001e8

08002dcc <PIDController2in1>:

void PIDController2in1()
{
 8002dcc:	b5b0      	push	{r4, r5, r7, lr}
 8002dce:	af00      	add	r7, sp, #0
	PositionPIDController.OutputDesire = TrjStruc.AngularDisplacementDesire;
 8002dd0:	4b83      	ldr	r3, [pc, #524]	; (8002fe0 <PIDController2in1+0x214>)
 8002dd2:	6a1b      	ldr	r3, [r3, #32]
 8002dd4:	4a83      	ldr	r2, [pc, #524]	; (8002fe4 <PIDController2in1+0x218>)
 8002dd6:	61d3      	str	r3, [r2, #28]
    PositionPIDController.NowError = PositionPIDController.OutputDesire - PositionPIDController.OutputFeedback;
 8002dd8:	4b82      	ldr	r3, [pc, #520]	; (8002fe4 <PIDController2in1+0x218>)
 8002dda:	ed93 7a07 	vldr	s14, [r3, #28]
 8002dde:	4b81      	ldr	r3, [pc, #516]	; (8002fe4 <PIDController2in1+0x218>)
 8002de0:	edd3 7a08 	vldr	s15, [r3, #32]
 8002de4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002de8:	4b7e      	ldr	r3, [pc, #504]	; (8002fe4 <PIDController2in1+0x218>)
 8002dea:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    PositionPIDController.Integral_Value += PositionPIDController.NowError*PositionPIDController.SamplingTime;
 8002dee:	4b7d      	ldr	r3, [pc, #500]	; (8002fe4 <PIDController2in1+0x218>)
 8002df0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df2:	4618      	mov	r0, r3
 8002df4:	f7fd fb54 	bl	80004a0 <__aeabi_f2d>
 8002df8:	4604      	mov	r4, r0
 8002dfa:	460d      	mov	r5, r1
 8002dfc:	4b79      	ldr	r3, [pc, #484]	; (8002fe4 <PIDController2in1+0x218>)
 8002dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e00:	4618      	mov	r0, r3
 8002e02:	f7fd fb4d 	bl	80004a0 <__aeabi_f2d>
 8002e06:	4b77      	ldr	r3, [pc, #476]	; (8002fe4 <PIDController2in1+0x218>)
 8002e08:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002e0c:	f7fd fba0 	bl	8000550 <__aeabi_dmul>
 8002e10:	4602      	mov	r2, r0
 8002e12:	460b      	mov	r3, r1
 8002e14:	4620      	mov	r0, r4
 8002e16:	4629      	mov	r1, r5
 8002e18:	f7fd f9e4 	bl	80001e4 <__adddf3>
 8002e1c:	4602      	mov	r2, r0
 8002e1e:	460b      	mov	r3, r1
 8002e20:	4610      	mov	r0, r2
 8002e22:	4619      	mov	r1, r3
 8002e24:	f7fd fe64 	bl	8000af0 <__aeabi_d2f>
 8002e28:	4603      	mov	r3, r0
 8002e2a:	4a6e      	ldr	r2, [pc, #440]	; (8002fe4 <PIDController2in1+0x218>)
 8002e2c:	6253      	str	r3, [r2, #36]	; 0x24
    PositionPIDController.ControllerOutput = (PositionPIDController.Kp*PositionPIDController.NowError)
 8002e2e:	4b6d      	ldr	r3, [pc, #436]	; (8002fe4 <PIDController2in1+0x218>)
 8002e30:	ed93 7a00 	vldr	s14, [r3]
 8002e34:	4b6b      	ldr	r3, [pc, #428]	; (8002fe4 <PIDController2in1+0x218>)
 8002e36:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002e3a:	ee27 7a27 	vmul.f32	s14, s14, s15
					  +(PositionPIDController.Ki * PositionPIDController.Integral_Value)
 8002e3e:	4b69      	ldr	r3, [pc, #420]	; (8002fe4 <PIDController2in1+0x218>)
 8002e40:	edd3 6a01 	vldr	s13, [r3, #4]
 8002e44:	4b67      	ldr	r3, [pc, #412]	; (8002fe4 <PIDController2in1+0x218>)
 8002e46:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002e4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e52:	ee17 0a90 	vmov	r0, s15
 8002e56:	f7fd fb23 	bl	80004a0 <__aeabi_f2d>
 8002e5a:	4604      	mov	r4, r0
 8002e5c:	460d      	mov	r5, r1
					  +(PositionPIDController.Kd * (PositionPIDController.NowError-PositionPIDController.PreviousError)/PositionPIDController.SamplingTime)
 8002e5e:	4b61      	ldr	r3, [pc, #388]	; (8002fe4 <PIDController2in1+0x218>)
 8002e60:	ed93 7a02 	vldr	s14, [r3, #8]
 8002e64:	4b5f      	ldr	r3, [pc, #380]	; (8002fe4 <PIDController2in1+0x218>)
 8002e66:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002e6a:	4b5e      	ldr	r3, [pc, #376]	; (8002fe4 <PIDController2in1+0x218>)
 8002e6c:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002e70:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e74:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e78:	ee17 0a90 	vmov	r0, s15
 8002e7c:	f7fd fb10 	bl	80004a0 <__aeabi_f2d>
 8002e80:	4b58      	ldr	r3, [pc, #352]	; (8002fe4 <PIDController2in1+0x218>)
 8002e82:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002e86:	f7fd fc8d 	bl	80007a4 <__aeabi_ddiv>
 8002e8a:	4602      	mov	r2, r0
 8002e8c:	460b      	mov	r3, r1
 8002e8e:	4620      	mov	r0, r4
 8002e90:	4629      	mov	r1, r5
 8002e92:	f7fd f9a7 	bl	80001e4 <__adddf3>
 8002e96:	4602      	mov	r2, r0
 8002e98:	460b      	mov	r3, r1
 8002e9a:	4614      	mov	r4, r2
 8002e9c:	461d      	mov	r5, r3
					  +(PositionPIDController.offSet);
 8002e9e:	4b51      	ldr	r3, [pc, #324]	; (8002fe4 <PIDController2in1+0x218>)
 8002ea0:	691b      	ldr	r3, [r3, #16]
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7fd fafc 	bl	80004a0 <__aeabi_f2d>
 8002ea8:	4602      	mov	r2, r0
 8002eaa:	460b      	mov	r3, r1
 8002eac:	4620      	mov	r0, r4
 8002eae:	4629      	mov	r1, r5
 8002eb0:	f7fd f998 	bl	80001e4 <__adddf3>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	460b      	mov	r3, r1
 8002eb8:	4610      	mov	r0, r2
 8002eba:	4619      	mov	r1, r3
 8002ebc:	f7fd fe18 	bl	8000af0 <__aeabi_d2f>
 8002ec0:	4603      	mov	r3, r0
    PositionPIDController.ControllerOutput = (PositionPIDController.Kp*PositionPIDController.NowError)
 8002ec2:	4a48      	ldr	r2, [pc, #288]	; (8002fe4 <PIDController2in1+0x218>)
 8002ec4:	6153      	str	r3, [r2, #20]
    PositionPIDController.PreviousError = PositionPIDController.NowError;
 8002ec6:	4b47      	ldr	r3, [pc, #284]	; (8002fe4 <PIDController2in1+0x218>)
 8002ec8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eca:	4a46      	ldr	r2, [pc, #280]	; (8002fe4 <PIDController2in1+0x218>)
 8002ecc:	62d3      	str	r3, [r2, #44]	; 0x2c

    VelocityPIDController.OutputDesire = PositionPIDController.ControllerOutput + TrjStruc.AngularVelocityDesire;
 8002ece:	4b45      	ldr	r3, [pc, #276]	; (8002fe4 <PIDController2in1+0x218>)
 8002ed0:	ed93 7a05 	vldr	s14, [r3, #20]
 8002ed4:	4b42      	ldr	r3, [pc, #264]	; (8002fe0 <PIDController2in1+0x214>)
 8002ed6:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002eda:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ede:	4b42      	ldr	r3, [pc, #264]	; (8002fe8 <PIDController2in1+0x21c>)
 8002ee0:	edc3 7a07 	vstr	s15, [r3, #28]
//    VelocityPIDController.OutputDesire = PositionPIDController.ControllerOutput;
    VelocityPIDController.NowError = VelocityPIDController.OutputDesire - VelocityPIDController.OutputFeedback;
 8002ee4:	4b40      	ldr	r3, [pc, #256]	; (8002fe8 <PIDController2in1+0x21c>)
 8002ee6:	ed93 7a07 	vldr	s14, [r3, #28]
 8002eea:	4b3f      	ldr	r3, [pc, #252]	; (8002fe8 <PIDController2in1+0x21c>)
 8002eec:	edd3 7a08 	vldr	s15, [r3, #32]
 8002ef0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ef4:	4b3c      	ldr	r3, [pc, #240]	; (8002fe8 <PIDController2in1+0x21c>)
 8002ef6:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    VelocityPIDController.Integral_Value += VelocityPIDController.NowError*VelocityPIDController.SamplingTime;
 8002efa:	4b3b      	ldr	r3, [pc, #236]	; (8002fe8 <PIDController2in1+0x21c>)
 8002efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002efe:	4618      	mov	r0, r3
 8002f00:	f7fd face 	bl	80004a0 <__aeabi_f2d>
 8002f04:	4604      	mov	r4, r0
 8002f06:	460d      	mov	r5, r1
 8002f08:	4b37      	ldr	r3, [pc, #220]	; (8002fe8 <PIDController2in1+0x21c>)
 8002f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f0c:	4618      	mov	r0, r3
 8002f0e:	f7fd fac7 	bl	80004a0 <__aeabi_f2d>
 8002f12:	4b35      	ldr	r3, [pc, #212]	; (8002fe8 <PIDController2in1+0x21c>)
 8002f14:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002f18:	f7fd fb1a 	bl	8000550 <__aeabi_dmul>
 8002f1c:	4602      	mov	r2, r0
 8002f1e:	460b      	mov	r3, r1
 8002f20:	4620      	mov	r0, r4
 8002f22:	4629      	mov	r1, r5
 8002f24:	f7fd f95e 	bl	80001e4 <__adddf3>
 8002f28:	4602      	mov	r2, r0
 8002f2a:	460b      	mov	r3, r1
 8002f2c:	4610      	mov	r0, r2
 8002f2e:	4619      	mov	r1, r3
 8002f30:	f7fd fdde 	bl	8000af0 <__aeabi_d2f>
 8002f34:	4603      	mov	r3, r0
 8002f36:	4a2c      	ldr	r2, [pc, #176]	; (8002fe8 <PIDController2in1+0x21c>)
 8002f38:	6253      	str	r3, [r2, #36]	; 0x24
    VelocityPIDController.ControllerOutput = (VelocityPIDController.Kp*VelocityPIDController.NowError)
 8002f3a:	4b2b      	ldr	r3, [pc, #172]	; (8002fe8 <PIDController2in1+0x21c>)
 8002f3c:	ed93 7a00 	vldr	s14, [r3]
 8002f40:	4b29      	ldr	r3, [pc, #164]	; (8002fe8 <PIDController2in1+0x21c>)
 8002f42:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002f46:	ee27 7a27 	vmul.f32	s14, s14, s15
					  +(VelocityPIDController.Ki * VelocityPIDController.Integral_Value)
 8002f4a:	4b27      	ldr	r3, [pc, #156]	; (8002fe8 <PIDController2in1+0x21c>)
 8002f4c:	edd3 6a01 	vldr	s13, [r3, #4]
 8002f50:	4b25      	ldr	r3, [pc, #148]	; (8002fe8 <PIDController2in1+0x21c>)
 8002f52:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002f56:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f5a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f5e:	ee17 0a90 	vmov	r0, s15
 8002f62:	f7fd fa9d 	bl	80004a0 <__aeabi_f2d>
 8002f66:	4604      	mov	r4, r0
 8002f68:	460d      	mov	r5, r1
					  +(VelocityPIDController.Kd * (VelocityPIDController.NowError-VelocityPIDController.PreviousError)/VelocityPIDController.SamplingTime)
 8002f6a:	4b1f      	ldr	r3, [pc, #124]	; (8002fe8 <PIDController2in1+0x21c>)
 8002f6c:	ed93 7a02 	vldr	s14, [r3, #8]
 8002f70:	4b1d      	ldr	r3, [pc, #116]	; (8002fe8 <PIDController2in1+0x21c>)
 8002f72:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8002f76:	4b1c      	ldr	r3, [pc, #112]	; (8002fe8 <PIDController2in1+0x21c>)
 8002f78:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002f7c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002f80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f84:	ee17 0a90 	vmov	r0, s15
 8002f88:	f7fd fa8a 	bl	80004a0 <__aeabi_f2d>
 8002f8c:	4b16      	ldr	r3, [pc, #88]	; (8002fe8 <PIDController2in1+0x21c>)
 8002f8e:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8002f92:	f7fd fc07 	bl	80007a4 <__aeabi_ddiv>
 8002f96:	4602      	mov	r2, r0
 8002f98:	460b      	mov	r3, r1
 8002f9a:	4620      	mov	r0, r4
 8002f9c:	4629      	mov	r1, r5
 8002f9e:	f7fd f921 	bl	80001e4 <__adddf3>
 8002fa2:	4602      	mov	r2, r0
 8002fa4:	460b      	mov	r3, r1
 8002fa6:	4614      	mov	r4, r2
 8002fa8:	461d      	mov	r5, r3
					  +(VelocityPIDController.offSet);
 8002faa:	4b0f      	ldr	r3, [pc, #60]	; (8002fe8 <PIDController2in1+0x21c>)
 8002fac:	691b      	ldr	r3, [r3, #16]
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f7fd fa76 	bl	80004a0 <__aeabi_f2d>
 8002fb4:	4602      	mov	r2, r0
 8002fb6:	460b      	mov	r3, r1
 8002fb8:	4620      	mov	r0, r4
 8002fba:	4629      	mov	r1, r5
 8002fbc:	f7fd f912 	bl	80001e4 <__adddf3>
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	4610      	mov	r0, r2
 8002fc6:	4619      	mov	r1, r3
 8002fc8:	f7fd fd92 	bl	8000af0 <__aeabi_d2f>
 8002fcc:	4603      	mov	r3, r0
    VelocityPIDController.ControllerOutput = (VelocityPIDController.Kp*VelocityPIDController.NowError)
 8002fce:	4a06      	ldr	r2, [pc, #24]	; (8002fe8 <PIDController2in1+0x21c>)
 8002fd0:	6153      	str	r3, [r2, #20]
    VelocityPIDController.PreviousError = VelocityPIDController.NowError;
 8002fd2:	4b05      	ldr	r3, [pc, #20]	; (8002fe8 <PIDController2in1+0x21c>)
 8002fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd6:	4a04      	ldr	r2, [pc, #16]	; (8002fe8 <PIDController2in1+0x21c>)
 8002fd8:	62d3      	str	r3, [r2, #44]	; 0x2c
//					  +(VelocityPIDController.Ki * PositionPIDController.Integral_Value)
//					  +(VelocityPIDController.Kd * (VelocityPIDController.NowError-VelocityPIDController.PreviousError))
//					  +( TrjStruc.Alpha * VelocityPIDController.offSet);
//	VelocityPIDController.PreviousError = VelocityPIDController.NowError;

}
 8002fda:	bf00      	nop
 8002fdc:	bdb0      	pop	{r4, r5, r7, pc}
 8002fde:	bf00      	nop
 8002fe0:	20000278 	.word	0x20000278
 8002fe4:	200001f8 	.word	0x200001f8
 8002fe8:	20000238 	.word	0x20000238

08002fec <UARTInit>:



///UART ZONE
void UARTInit(UARTStucrture *uart)
{
 8002fec:	b580      	push	{r7, lr}
 8002fee:	b082      	sub	sp, #8
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8002ff4:	4b10      	ldr	r3, [pc, #64]	; (8003038 <UARTInit+0x4c>)
 8002ff6:	88db      	ldrh	r3, [r3, #6]
 8002ff8:	4619      	mov	r1, r3
 8002ffa:	2001      	movs	r0, #1
 8002ffc:	f006 fdee 	bl	8009bdc <calloc>
 8003000:	4603      	mov	r3, r0
 8003002:	461a      	mov	r2, r3
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8003008:	4b0b      	ldr	r3, [pc, #44]	; (8003038 <UARTInit+0x4c>)
 800300a:	889b      	ldrh	r3, [r3, #4]
 800300c:	4619      	mov	r1, r3
 800300e:	2001      	movs	r0, #1
 8003010:	f006 fde4 	bl	8009bdc <calloc>
 8003014:	4603      	mov	r3, r0
 8003016:	461a      	mov	r2, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	81da      	strh	r2, [r3, #14]
}
 800302e:	bf00      	nop
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	200000b8 	.word	0x200000b8

0800303c <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6818      	ldr	r0, [r3, #0]
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6919      	ldr	r1, [r3, #16]
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	88db      	ldrh	r3, [r3, #6]
 8003050:	461a      	mov	r2, r3
 8003052:	f005 ff3f 	bl	8008ed4 <HAL_UART_Receive_DMA>
}
 8003056:	bf00      	nop
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}

0800305e <UARTGetRxHead>:

uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 800305e:	b480      	push	{r7}
 8003060:	b083      	sub	sp, #12
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	88db      	ldrh	r3, [r3, #6]
 800306a:	461a      	mov	r2, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	1ad3      	subs	r3, r2, r3
}
 8003078:	4618      	mov	r0, r3
 800307a:	370c      	adds	r7, #12
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <UARTReadChar>:

int16_t UARTReadChar(UARTStucrture *uart)
{
 8003084:	b590      	push	{r4, r7, lr}
 8003086:	b085      	sub	sp, #20
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]
	int16_t Result = -1; // -1 Mean no new data
 800308c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003090:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	8a9b      	ldrh	r3, [r3, #20]
 8003096:	461c      	mov	r4, r3
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f7ff ffe0 	bl	800305e <UARTGetRxHead>
 800309e:	4603      	mov	r3, r0
 80030a0:	429c      	cmp	r4, r3
 80030a2:	d013      	beq.n	80030cc <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	691b      	ldr	r3, [r3, #16]
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	8a92      	ldrh	r2, [r2, #20]
 80030ac:	4413      	add	r3, r2
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	8a9b      	ldrh	r3, [r3, #20]
 80030b6:	3301      	adds	r3, #1
 80030b8:	687a      	ldr	r2, [r7, #4]
 80030ba:	88d2      	ldrh	r2, [r2, #6]
 80030bc:	fb93 f1f2 	sdiv	r1, r3, r2
 80030c0:	fb02 f201 	mul.w	r2, r2, r1
 80030c4:	1a9b      	subs	r3, r3, r2
 80030c6:	b29a      	uxth	r2, r3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 80030cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	3714      	adds	r7, #20
 80030d4:	46bd      	mov	sp, r7
 80030d6:	bd90      	pop	{r4, r7, pc}

080030d8 <UARTTxDumpBuffer>:

void UARTTxDumpBuffer(UARTStucrture *uart)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030e8:	b2db      	uxtb	r3, r3
 80030ea:	2b20      	cmp	r3, #32
 80030ec:	d13d      	bne.n	800316a <UARTTxDumpBuffer+0x92>
 80030ee:	4b21      	ldr	r3, [pc, #132]	; (8003174 <UARTTxDumpBuffer+0x9c>)
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d139      	bne.n	800316a <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 80030f6:	4b1f      	ldr	r3, [pc, #124]	; (8003174 <UARTTxDumpBuffer+0x9c>)
 80030f8:	2201      	movs	r2, #1
 80030fa:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	89da      	ldrh	r2, [r3, #14]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	899b      	ldrh	r3, [r3, #12]
 8003104:	429a      	cmp	r2, r3
 8003106:	d02d      	beq.n	8003164 <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	89da      	ldrh	r2, [r3, #14]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8003110:	429a      	cmp	r2, r3
 8003112:	d906      	bls.n	8003122 <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	89da      	ldrh	r2, [r3, #14]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	b29b      	uxth	r3, r3
 8003120:	e005      	b.n	800312e <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	889a      	ldrh	r2, [r3, #4]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 800312a:	1ad3      	subs	r3, r2, r3
 800312c:	b29b      	uxth	r3, r3
 800312e:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	6818      	ldr	r0, [r3, #0]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689b      	ldr	r3, [r3, #8]
 8003138:	687a      	ldr	r2, [r7, #4]
 800313a:	8992      	ldrh	r2, [r2, #12]
 800313c:	4413      	add	r3, r2
 800313e:	89fa      	ldrh	r2, [r7, #14]
 8003140:	4619      	mov	r1, r3
 8003142:	f005 fe5b 	bl	8008dfc <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	899b      	ldrh	r3, [r3, #12]
 800314a:	461a      	mov	r2, r3
 800314c:	89fb      	ldrh	r3, [r7, #14]
 800314e:	4413      	add	r3, r2
 8003150:	687a      	ldr	r2, [r7, #4]
 8003152:	8892      	ldrh	r2, [r2, #4]
 8003154:	fb93 f1f2 	sdiv	r1, r3, r2
 8003158:	fb02 f201 	mul.w	r2, r2, r1
 800315c:	1a9b      	subs	r3, r3, r2
 800315e:	b29a      	uxth	r2, r3
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 8003164:	4b03      	ldr	r3, [pc, #12]	; (8003174 <UARTTxDumpBuffer+0x9c>)
 8003166:	2200      	movs	r2, #0
 8003168:	701a      	strb	r2, [r3, #0]
	}
}
 800316a:	bf00      	nop
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	20000338 	.word	0x20000338

08003178 <UARTTxWrite>:

void UARTTxWrite(UARTStucrture *uart, uint8_t *pData, uint16_t len)
{
 8003178:	b580      	push	{r7, lr}
 800317a:	b086      	sub	sp, #24
 800317c:	af00      	add	r7, sp, #0
 800317e:	60f8      	str	r0, [r7, #12]
 8003180:	60b9      	str	r1, [r7, #8]
 8003182:	4613      	mov	r3, r2
 8003184:	80fb      	strh	r3, [r7, #6]
	//check data len is more than buffur?
	uint16_t lenAddBuffer = (len <= uart->TxLen) ? len : uart->TxLen;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	889b      	ldrh	r3, [r3, #4]
 800318a:	88fa      	ldrh	r2, [r7, #6]
 800318c:	4293      	cmp	r3, r2
 800318e:	bf28      	it	cs
 8003190:	4613      	movcs	r3, r2
 8003192:	82fb      	strh	r3, [r7, #22]
	// find number of data before end of ring buffer
	uint16_t numberOfdataCanCopy =
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8003194:	8afa      	ldrh	r2, [r7, #22]
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	889b      	ldrh	r3, [r3, #4]
 800319a:	4619      	mov	r1, r3
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	89db      	ldrh	r3, [r3, #14]
 80031a0:	1acb      	subs	r3, r1, r3
					lenAddBuffer : uart->TxLen - uart->TxHead;
 80031a2:	4293      	cmp	r3, r2
 80031a4:	bfa8      	it	ge
 80031a6:	4613      	movge	r3, r2
	uint16_t numberOfdataCanCopy =
 80031a8:	82bb      	strh	r3, [r7, #20]
	//copy data to the buffer
	memcpy(&(uart->TxBuffer[uart->TxHead]), pData, numberOfdataCanCopy);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	89d2      	ldrh	r2, [r2, #14]
 80031b2:	4413      	add	r3, r2
 80031b4:	8aba      	ldrh	r2, [r7, #20]
 80031b6:	68b9      	ldr	r1, [r7, #8]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f006 fd41 	bl	8009c40 <memcpy>

	//Move Head to new position

	uart->TxHead = (uart->TxHead + lenAddBuffer) % uart->TxLen;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	89db      	ldrh	r3, [r3, #14]
 80031c2:	461a      	mov	r2, r3
 80031c4:	8afb      	ldrh	r3, [r7, #22]
 80031c6:	4413      	add	r3, r2
 80031c8:	68fa      	ldr	r2, [r7, #12]
 80031ca:	8892      	ldrh	r2, [r2, #4]
 80031cc:	fb93 f1f2 	sdiv	r1, r3, r2
 80031d0:	fb02 f201 	mul.w	r2, r2, r1
 80031d4:	1a9b      	subs	r3, r3, r2
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	81da      	strh	r2, [r3, #14]
	//Check that we copy all data That We can?
	if (lenAddBuffer != numberOfdataCanCopy)
 80031dc:	8afa      	ldrh	r2, [r7, #22]
 80031de:	8abb      	ldrh	r3, [r7, #20]
 80031e0:	429a      	cmp	r2, r3
 80031e2:	d00a      	beq.n	80031fa <UARTTxWrite+0x82>
	{
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6898      	ldr	r0, [r3, #8]
 80031e8:	8abb      	ldrh	r3, [r7, #20]
 80031ea:	68ba      	ldr	r2, [r7, #8]
 80031ec:	18d1      	adds	r1, r2, r3
				lenAddBuffer - numberOfdataCanCopy);
 80031ee:	8afa      	ldrh	r2, [r7, #22]
 80031f0:	8abb      	ldrh	r3, [r7, #20]
 80031f2:	1ad3      	subs	r3, r2, r3
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 80031f4:	461a      	mov	r2, r3
 80031f6:	f006 fd23 	bl	8009c40 <memcpy>
	}
	UARTTxDumpBuffer(uart);
 80031fa:	68f8      	ldr	r0, [r7, #12]
 80031fc:	f7ff ff6c 	bl	80030d8 <UARTTxDumpBuffer>

}
 8003200:	bf00      	nop
 8003202:	3718      	adds	r7, #24
 8003204:	46bd      	mov	sp, r7
 8003206:	bd80      	pop	{r7, pc}

08003208 <ACK1Return>:

void ACK1Return(UARTStucrture *uart)
{
 8003208:	b580      	push	{r7, lr}
 800320a:	b084      	sub	sp, #16
 800320c:	af00      	add	r7, sp, #0
 800320e:	6078      	str	r0, [r7, #4]
	{
	uint8_t temp[] = {0x58, 0b01110101};
 8003210:	f247 5358 	movw	r3, #30040	; 0x7558
 8003214:	81bb      	strh	r3, [r7, #12]
	UARTTxWrite(uart, temp, 2);
 8003216:	f107 030c 	add.w	r3, r7, #12
 800321a:	2202      	movs	r2, #2
 800321c:	4619      	mov	r1, r3
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7ff ffaa 	bl	8003178 <UARTTxWrite>
	}
}
 8003224:	bf00      	nop
 8003226:	3710      	adds	r7, #16
 8003228:	46bd      	mov	sp, r7
 800322a:	bd80      	pop	{r7, pc}

0800322c <ACK2Return>:

void ACK2Return(UARTStucrture *uart)
{
 800322c:	b580      	push	{r7, lr}
 800322e:	b084      	sub	sp, #16
 8003230:	af00      	add	r7, sp, #0
 8003232:	6078      	str	r0, [r7, #4]
	{
	uint8_t temp[] = {70, 110};
 8003234:	f646 6346 	movw	r3, #28230	; 0x6e46
 8003238:	81bb      	strh	r3, [r7, #12]
	UARTTxWrite(uart, temp, 2);
 800323a:	f107 030c 	add.w	r3, r7, #12
 800323e:	2202      	movs	r2, #2
 8003240:	4619      	mov	r1, r3
 8003242:	6878      	ldr	r0, [r7, #4]
 8003244:	f7ff ff98 	bl	8003178 <UARTTxWrite>
	}
}
 8003248:	bf00      	nop
 800324a:	3710      	adds	r7, #16
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}

08003250 <Munmunbot_Protocol>:
	UARTTxWrite(uart, temp, 2);
	}
}

void Munmunbot_Protocol(int16_t dataIn,UARTStucrture *uart)
{
 8003250:	b5b0      	push	{r4, r5, r7, lr}
 8003252:	b08e      	sub	sp, #56	; 0x38
 8003254:	af00      	add	r7, sp, #0
 8003256:	4603      	mov	r3, r0
 8003258:	6039      	str	r1, [r7, #0]
 800325a:	80fb      	strh	r3, [r7, #6]
	static uint8_t parameter_ptr = 0;
	static uint16_t Data_HAck = 0;
	static uint32_t CheckSum = 0;
	static uint16_t DataForReturn = 0;

	switch (Munmunbot_Protocol_State)
 800325c:	4b8b      	ldr	r3, [pc, #556]	; (800348c <Munmunbot_Protocol+0x23c>)
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	2b05      	cmp	r3, #5
 8003262:	f200 8418 	bhi.w	8003a96 <Munmunbot_Protocol+0x846>
 8003266:	a201      	add	r2, pc, #4	; (adr r2, 800326c <Munmunbot_Protocol+0x1c>)
 8003268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800326c:	08003285 	.word	0x08003285
 8003270:	08003339 	.word	0x08003339
 8003274:	0800337b 	.word	0x0800337b
 8003278:	080033c9 	.word	0x080033c9
 800327c:	080033ed 	.word	0x080033ed
 8003280:	080034ad 	.word	0x080034ad
	{
		case PP_STARTandMode:
			if (((dataIn>>4) & 0b1111) == 0b1001)
 8003284:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003288:	111b      	asrs	r3, r3, #4
 800328a:	b21b      	sxth	r3, r3
 800328c:	b29b      	uxth	r3, r3
 800328e:	f003 030f 	and.w	r3, r3, #15
 8003292:	2b09      	cmp	r3, #9
 8003294:	f040 83fc 	bne.w	8003a90 <Munmunbot_Protocol+0x840>
			{
				CheckSum = dataIn;
 8003298:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800329c:	4a7c      	ldr	r2, [pc, #496]	; (8003490 <Munmunbot_Protocol+0x240>)
 800329e:	6013      	str	r3, [r2, #0]
				ProtocolMode = dataIn & 0b1111;
 80032a0:	88fb      	ldrh	r3, [r7, #6]
 80032a2:	b2db      	uxtb	r3, r3
 80032a4:	f003 030f 	and.w	r3, r3, #15
 80032a8:	b2da      	uxtb	r2, r3
 80032aa:	4b7a      	ldr	r3, [pc, #488]	; (8003494 <Munmunbot_Protocol+0x244>)
 80032ac:	701a      	strb	r2, [r3, #0]

				if (ProtocolMode == 7)
 80032ae:	4b79      	ldr	r3, [pc, #484]	; (8003494 <Munmunbot_Protocol+0x244>)
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	2b07      	cmp	r3, #7
 80032b4:	d103      	bne.n	80032be <Munmunbot_Protocol+0x6e>
				{
					Munmunbot_Protocol_State = PP_Frame3_Data_0; ///Frame3
 80032b6:	4b75      	ldr	r3, [pc, #468]	; (800348c <Munmunbot_Protocol+0x23c>)
 80032b8:	2203      	movs	r2, #3
 80032ba:	701a      	strb	r2, [r3, #0]
						ProtocolMode == 11 ||ProtocolMode == 12 ||ProtocolMode == 13 || ProtocolMode == 14 )
				{
					Munmunbot_Protocol_State = PP_CheckSum;   /// Frame1
				}
			}
			break;
 80032bc:	e3e8      	b.n	8003a90 <Munmunbot_Protocol+0x840>
				else if (ProtocolMode == 1 || ProtocolMode == 4 || ProtocolMode == 5 ||ProtocolMode == 6)
 80032be:	4b75      	ldr	r3, [pc, #468]	; (8003494 <Munmunbot_Protocol+0x244>)
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	2b01      	cmp	r3, #1
 80032c4:	d00b      	beq.n	80032de <Munmunbot_Protocol+0x8e>
 80032c6:	4b73      	ldr	r3, [pc, #460]	; (8003494 <Munmunbot_Protocol+0x244>)
 80032c8:	781b      	ldrb	r3, [r3, #0]
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d007      	beq.n	80032de <Munmunbot_Protocol+0x8e>
 80032ce:	4b71      	ldr	r3, [pc, #452]	; (8003494 <Munmunbot_Protocol+0x244>)
 80032d0:	781b      	ldrb	r3, [r3, #0]
 80032d2:	2b05      	cmp	r3, #5
 80032d4:	d003      	beq.n	80032de <Munmunbot_Protocol+0x8e>
 80032d6:	4b6f      	ldr	r3, [pc, #444]	; (8003494 <Munmunbot_Protocol+0x244>)
 80032d8:	781b      	ldrb	r3, [r3, #0]
 80032da:	2b06      	cmp	r3, #6
 80032dc:	d103      	bne.n	80032e6 <Munmunbot_Protocol+0x96>
					Munmunbot_Protocol_State = PP_Frame2_Data_0; //Frame2
 80032de:	4b6b      	ldr	r3, [pc, #428]	; (800348c <Munmunbot_Protocol+0x23c>)
 80032e0:	2201      	movs	r2, #1
 80032e2:	701a      	strb	r2, [r3, #0]
			break;
 80032e4:	e3d4      	b.n	8003a90 <Munmunbot_Protocol+0x840>
				else if (ProtocolMode == 2 || ProtocolMode == 3 || ProtocolMode == 8 || ProtocolMode == 9 || ProtocolMode == 10 ||
 80032e6:	4b6b      	ldr	r3, [pc, #428]	; (8003494 <Munmunbot_Protocol+0x244>)
 80032e8:	781b      	ldrb	r3, [r3, #0]
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d020      	beq.n	8003330 <Munmunbot_Protocol+0xe0>
 80032ee:	4b69      	ldr	r3, [pc, #420]	; (8003494 <Munmunbot_Protocol+0x244>)
 80032f0:	781b      	ldrb	r3, [r3, #0]
 80032f2:	2b03      	cmp	r3, #3
 80032f4:	d01c      	beq.n	8003330 <Munmunbot_Protocol+0xe0>
 80032f6:	4b67      	ldr	r3, [pc, #412]	; (8003494 <Munmunbot_Protocol+0x244>)
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	2b08      	cmp	r3, #8
 80032fc:	d018      	beq.n	8003330 <Munmunbot_Protocol+0xe0>
 80032fe:	4b65      	ldr	r3, [pc, #404]	; (8003494 <Munmunbot_Protocol+0x244>)
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	2b09      	cmp	r3, #9
 8003304:	d014      	beq.n	8003330 <Munmunbot_Protocol+0xe0>
 8003306:	4b63      	ldr	r3, [pc, #396]	; (8003494 <Munmunbot_Protocol+0x244>)
 8003308:	781b      	ldrb	r3, [r3, #0]
 800330a:	2b0a      	cmp	r3, #10
 800330c:	d010      	beq.n	8003330 <Munmunbot_Protocol+0xe0>
						ProtocolMode == 11 ||ProtocolMode == 12 ||ProtocolMode == 13 || ProtocolMode == 14 )
 800330e:	4b61      	ldr	r3, [pc, #388]	; (8003494 <Munmunbot_Protocol+0x244>)
 8003310:	781b      	ldrb	r3, [r3, #0]
				else if (ProtocolMode == 2 || ProtocolMode == 3 || ProtocolMode == 8 || ProtocolMode == 9 || ProtocolMode == 10 ||
 8003312:	2b0b      	cmp	r3, #11
 8003314:	d00c      	beq.n	8003330 <Munmunbot_Protocol+0xe0>
						ProtocolMode == 11 ||ProtocolMode == 12 ||ProtocolMode == 13 || ProtocolMode == 14 )
 8003316:	4b5f      	ldr	r3, [pc, #380]	; (8003494 <Munmunbot_Protocol+0x244>)
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	2b0c      	cmp	r3, #12
 800331c:	d008      	beq.n	8003330 <Munmunbot_Protocol+0xe0>
 800331e:	4b5d      	ldr	r3, [pc, #372]	; (8003494 <Munmunbot_Protocol+0x244>)
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	2b0d      	cmp	r3, #13
 8003324:	d004      	beq.n	8003330 <Munmunbot_Protocol+0xe0>
 8003326:	4b5b      	ldr	r3, [pc, #364]	; (8003494 <Munmunbot_Protocol+0x244>)
 8003328:	781b      	ldrb	r3, [r3, #0]
 800332a:	2b0e      	cmp	r3, #14
 800332c:	f040 83b0 	bne.w	8003a90 <Munmunbot_Protocol+0x840>
					Munmunbot_Protocol_State = PP_CheckSum;   /// Frame1
 8003330:	4b56      	ldr	r3, [pc, #344]	; (800348c <Munmunbot_Protocol+0x23c>)
 8003332:	2205      	movs	r2, #5
 8003334:	701a      	strb	r2, [r3, #0]
			break;
 8003336:	e3ab      	b.n	8003a90 <Munmunbot_Protocol+0x840>
		case PP_Frame2_Data_0:
			 CheckSum += dataIn;
 8003338:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800333c:	4b54      	ldr	r3, [pc, #336]	; (8003490 <Munmunbot_Protocol+0x240>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4413      	add	r3, r2
 8003342:	4a53      	ldr	r2, [pc, #332]	; (8003490 <Munmunbot_Protocol+0x240>)
 8003344:	6013      	str	r3, [r2, #0]
			 Data_HAck = ((dataIn&0b11111111)<<8)&0b1111111100000000;
 8003346:	88fb      	ldrh	r3, [r7, #6]
 8003348:	021b      	lsls	r3, r3, #8
 800334a:	b29a      	uxth	r2, r3
 800334c:	4b52      	ldr	r3, [pc, #328]	; (8003498 <Munmunbot_Protocol+0x248>)
 800334e:	801a      	strh	r2, [r3, #0]
			 parameter[0] = dataIn&0b1111;
 8003350:	88fb      	ldrh	r3, [r7, #6]
 8003352:	b2db      	uxtb	r3, r3
 8003354:	f003 030f 	and.w	r3, r3, #15
 8003358:	b2da      	uxtb	r2, r3
 800335a:	4b50      	ldr	r3, [pc, #320]	; (800349c <Munmunbot_Protocol+0x24c>)
 800335c:	701a      	strb	r2, [r3, #0]
			 parameter[1] = (dataIn>>4)&0b1111;
 800335e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003362:	111b      	asrs	r3, r3, #4
 8003364:	b21b      	sxth	r3, r3
 8003366:	b2db      	uxtb	r3, r3
 8003368:	f003 030f 	and.w	r3, r3, #15
 800336c:	b2da      	uxtb	r2, r3
 800336e:	4b4b      	ldr	r3, [pc, #300]	; (800349c <Munmunbot_Protocol+0x24c>)
 8003370:	705a      	strb	r2, [r3, #1]
			 Munmunbot_Protocol_State = PP_Frame2_Data_1;
 8003372:	4b46      	ldr	r3, [pc, #280]	; (800348c <Munmunbot_Protocol+0x23c>)
 8003374:	2202      	movs	r2, #2
 8003376:	701a      	strb	r2, [r3, #0]

			 break;
 8003378:	e38d      	b.n	8003a96 <Munmunbot_Protocol+0x846>
		case PP_Frame2_Data_1:
			 CheckSum += dataIn;
 800337a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800337e:	4b44      	ldr	r3, [pc, #272]	; (8003490 <Munmunbot_Protocol+0x240>)
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	4413      	add	r3, r2
 8003384:	4a42      	ldr	r2, [pc, #264]	; (8003490 <Munmunbot_Protocol+0x240>)
 8003386:	6013      	str	r3, [r2, #0]
			 Data_HAck = (dataIn&0b11111111) | Data_HAck;
 8003388:	88fb      	ldrh	r3, [r7, #6]
 800338a:	b2db      	uxtb	r3, r3
 800338c:	b21a      	sxth	r2, r3
 800338e:	4b42      	ldr	r3, [pc, #264]	; (8003498 <Munmunbot_Protocol+0x248>)
 8003390:	881b      	ldrh	r3, [r3, #0]
 8003392:	b21b      	sxth	r3, r3
 8003394:	4313      	orrs	r3, r2
 8003396:	b21b      	sxth	r3, r3
 8003398:	b29a      	uxth	r2, r3
 800339a:	4b3f      	ldr	r3, [pc, #252]	; (8003498 <Munmunbot_Protocol+0x248>)
 800339c:	801a      	strh	r2, [r3, #0]
			 parameter[2] = dataIn&0b1111;
 800339e:	88fb      	ldrh	r3, [r7, #6]
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	f003 030f 	and.w	r3, r3, #15
 80033a6:	b2da      	uxtb	r2, r3
 80033a8:	4b3c      	ldr	r3, [pc, #240]	; (800349c <Munmunbot_Protocol+0x24c>)
 80033aa:	709a      	strb	r2, [r3, #2]
			 parameter[3] = (dataIn>>4)&0b1111;
 80033ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80033b0:	111b      	asrs	r3, r3, #4
 80033b2:	b21b      	sxth	r3, r3
 80033b4:	b2db      	uxtb	r3, r3
 80033b6:	f003 030f 	and.w	r3, r3, #15
 80033ba:	b2da      	uxtb	r2, r3
 80033bc:	4b37      	ldr	r3, [pc, #220]	; (800349c <Munmunbot_Protocol+0x24c>)
 80033be:	70da      	strb	r2, [r3, #3]
			 Munmunbot_Protocol_State = PP_CheckSum;
 80033c0:	4b32      	ldr	r3, [pc, #200]	; (800348c <Munmunbot_Protocol+0x23c>)
 80033c2:	2205      	movs	r2, #5
 80033c4:	701a      	strb	r2, [r3, #0]
			 break;
 80033c6:	e366      	b.n	8003a96 <Munmunbot_Protocol+0x846>

		case PP_Frame3_Data_0:
		     CheckSum += dataIn;
 80033c8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80033cc:	4b30      	ldr	r3, [pc, #192]	; (8003490 <Munmunbot_Protocol+0x240>)
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4413      	add	r3, r2
 80033d2:	4a2f      	ldr	r2, [pc, #188]	; (8003490 <Munmunbot_Protocol+0x240>)
 80033d4:	6013      	str	r3, [r2, #0]
		     n_station = dataIn;
 80033d6:	88fa      	ldrh	r2, [r7, #6]
 80033d8:	4b31      	ldr	r3, [pc, #196]	; (80034a0 <Munmunbot_Protocol+0x250>)
 80033da:	801a      	strh	r2, [r3, #0]
		     n_station_mem = n_station;
 80033dc:	4b30      	ldr	r3, [pc, #192]	; (80034a0 <Munmunbot_Protocol+0x250>)
 80033de:	881a      	ldrh	r2, [r3, #0]
 80033e0:	4b30      	ldr	r3, [pc, #192]	; (80034a4 <Munmunbot_Protocol+0x254>)
 80033e2:	801a      	strh	r2, [r3, #0]
		     Munmunbot_Protocol_State = PP_Frame3_Data_1;
 80033e4:	4b29      	ldr	r3, [pc, #164]	; (800348c <Munmunbot_Protocol+0x23c>)
 80033e6:	2204      	movs	r2, #4
 80033e8:	701a      	strb	r2, [r3, #0]

		   break;
 80033ea:	e354      	b.n	8003a96 <Munmunbot_Protocol+0x846>

		case PP_Frame3_Data_1:
				CheckSum += dataIn;
 80033ec:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80033f0:	4b27      	ldr	r3, [pc, #156]	; (8003490 <Munmunbot_Protocol+0x240>)
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	4413      	add	r3, r2
 80033f6:	4a26      	ldr	r2, [pc, #152]	; (8003490 <Munmunbot_Protocol+0x240>)
 80033f8:	6013      	str	r3, [r2, #0]
				if (n_station >= 2)
 80033fa:	4b29      	ldr	r3, [pc, #164]	; (80034a0 <Munmunbot_Protocol+0x250>)
 80033fc:	881b      	ldrh	r3, [r3, #0]
 80033fe:	2b01      	cmp	r3, #1
 8003400:	d927      	bls.n	8003452 <Munmunbot_Protocol+0x202>
				{
					parameter[parameter_ptr] = dataIn&0b1111;
 8003402:	88fb      	ldrh	r3, [r7, #6]
 8003404:	b2db      	uxtb	r3, r3
 8003406:	4a28      	ldr	r2, [pc, #160]	; (80034a8 <Munmunbot_Protocol+0x258>)
 8003408:	7812      	ldrb	r2, [r2, #0]
 800340a:	f003 030f 	and.w	r3, r3, #15
 800340e:	b2d9      	uxtb	r1, r3
 8003410:	4b22      	ldr	r3, [pc, #136]	; (800349c <Munmunbot_Protocol+0x24c>)
 8003412:	5499      	strb	r1, [r3, r2]
					parameter_ptr += 1;
 8003414:	4b24      	ldr	r3, [pc, #144]	; (80034a8 <Munmunbot_Protocol+0x258>)
 8003416:	781b      	ldrb	r3, [r3, #0]
 8003418:	3301      	adds	r3, #1
 800341a:	b2da      	uxtb	r2, r3
 800341c:	4b22      	ldr	r3, [pc, #136]	; (80034a8 <Munmunbot_Protocol+0x258>)
 800341e:	701a      	strb	r2, [r3, #0]
					parameter[parameter_ptr] = (dataIn>>4)&0b1111;
 8003420:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003424:	111b      	asrs	r3, r3, #4
 8003426:	b21b      	sxth	r3, r3
 8003428:	b2db      	uxtb	r3, r3
 800342a:	4a1f      	ldr	r2, [pc, #124]	; (80034a8 <Munmunbot_Protocol+0x258>)
 800342c:	7812      	ldrb	r2, [r2, #0]
 800342e:	f003 030f 	and.w	r3, r3, #15
 8003432:	b2d9      	uxtb	r1, r3
 8003434:	4b19      	ldr	r3, [pc, #100]	; (800349c <Munmunbot_Protocol+0x24c>)
 8003436:	5499      	strb	r1, [r3, r2]
					parameter_ptr += 1;
 8003438:	4b1b      	ldr	r3, [pc, #108]	; (80034a8 <Munmunbot_Protocol+0x258>)
 800343a:	781b      	ldrb	r3, [r3, #0]
 800343c:	3301      	adds	r3, #1
 800343e:	b2da      	uxtb	r2, r3
 8003440:	4b19      	ldr	r3, [pc, #100]	; (80034a8 <Munmunbot_Protocol+0x258>)
 8003442:	701a      	strb	r2, [r3, #0]
					n_station -= 2;
 8003444:	4b16      	ldr	r3, [pc, #88]	; (80034a0 <Munmunbot_Protocol+0x250>)
 8003446:	881b      	ldrh	r3, [r3, #0]
 8003448:	3b02      	subs	r3, #2
 800344a:	b29a      	uxth	r2, r3
 800344c:	4b14      	ldr	r3, [pc, #80]	; (80034a0 <Munmunbot_Protocol+0x250>)
 800344e:	801a      	strh	r2, [r3, #0]
 8003450:	e012      	b.n	8003478 <Munmunbot_Protocol+0x228>
				}
				else if (n_station == 1)
 8003452:	4b13      	ldr	r3, [pc, #76]	; (80034a0 <Munmunbot_Protocol+0x250>)
 8003454:	881b      	ldrh	r3, [r3, #0]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d10e      	bne.n	8003478 <Munmunbot_Protocol+0x228>
				{
					parameter[parameter_ptr] = dataIn&0b1111;
 800345a:	88fb      	ldrh	r3, [r7, #6]
 800345c:	b2db      	uxtb	r3, r3
 800345e:	4a12      	ldr	r2, [pc, #72]	; (80034a8 <Munmunbot_Protocol+0x258>)
 8003460:	7812      	ldrb	r2, [r2, #0]
 8003462:	f003 030f 	and.w	r3, r3, #15
 8003466:	b2d9      	uxtb	r1, r3
 8003468:	4b0c      	ldr	r3, [pc, #48]	; (800349c <Munmunbot_Protocol+0x24c>)
 800346a:	5499      	strb	r1, [r3, r2]
					n_station -= 1;
 800346c:	4b0c      	ldr	r3, [pc, #48]	; (80034a0 <Munmunbot_Protocol+0x250>)
 800346e:	881b      	ldrh	r3, [r3, #0]
 8003470:	3b01      	subs	r3, #1
 8003472:	b29a      	uxth	r2, r3
 8003474:	4b0a      	ldr	r3, [pc, #40]	; (80034a0 <Munmunbot_Protocol+0x250>)
 8003476:	801a      	strh	r2, [r3, #0]
				}
				if  (n_station == 0)
 8003478:	4b09      	ldr	r3, [pc, #36]	; (80034a0 <Munmunbot_Protocol+0x250>)
 800347a:	881b      	ldrh	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	f040 8309 	bne.w	8003a94 <Munmunbot_Protocol+0x844>
				{
					Munmunbot_Protocol_State = PP_CheckSum;
 8003482:	4b02      	ldr	r3, [pc, #8]	; (800348c <Munmunbot_Protocol+0x23c>)
 8003484:	2205      	movs	r2, #5
 8003486:	701a      	strb	r2, [r3, #0]
				}
				break;
 8003488:	e304      	b.n	8003a94 <Munmunbot_Protocol+0x844>
 800348a:	bf00      	nop
 800348c:	200000d8 	.word	0x200000d8
 8003490:	2000033c 	.word	0x2000033c
 8003494:	20000340 	.word	0x20000340
 8003498:	20000342 	.word	0x20000342
 800349c:	20000344 	.word	0x20000344
 80034a0:	20000444 	.word	0x20000444
 80034a4:	20000446 	.word	0x20000446
 80034a8:	20000448 	.word	0x20000448

			case PP_CheckSum:
			{
				CheckSum = (~CheckSum) & 0xff;
 80034ac:	4bb8      	ldr	r3, [pc, #736]	; (8003790 <Munmunbot_Protocol+0x540>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	43db      	mvns	r3, r3
 80034b2:	b2db      	uxtb	r3, r3
 80034b4:	4ab6      	ldr	r2, [pc, #728]	; (8003790 <Munmunbot_Protocol+0x540>)
 80034b6:	6013      	str	r3, [r2, #0]
				if (CheckSum == dataIn)
 80034b8:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80034bc:	4bb4      	ldr	r3, [pc, #720]	; (8003790 <Munmunbot_Protocol+0x540>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	f040 82d1 	bne.w	8003a68 <Munmunbot_Protocol+0x818>
				{

					switch (ProtocolMode)
 80034c6:	4bb3      	ldr	r3, [pc, #716]	; (8003794 <Munmunbot_Protocol+0x544>)
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	3b01      	subs	r3, #1
 80034cc:	2b0d      	cmp	r3, #13
 80034ce:	f200 82cc 	bhi.w	8003a6a <Munmunbot_Protocol+0x81a>
 80034d2:	a201      	add	r2, pc, #4	; (adr r2, 80034d8 <Munmunbot_Protocol+0x288>)
 80034d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034d8:	08003511 	.word	0x08003511
 80034dc:	08003585 	.word	0x08003585
 80034e0:	0800359b 	.word	0x0800359b
 80034e4:	080035b1 	.word	0x080035b1
 80034e8:	08003613 	.word	0x08003613
 80034ec:	08003631 	.word	0x08003631
 80034f0:	08003655 	.word	0x08003655
 80034f4:	0800369f 	.word	0x0800369f
 80034f8:	080036c9 	.word	0x080036c9
 80034fc:	080037d5 	.word	0x080037d5
 8003500:	080038e7 	.word	0x080038e7
 8003504:	08003a21 	.word	0x08003a21
 8003508:	08003a37 	.word	0x08003a37
 800350c:	08003a4d 	.word	0x08003a4d
					{
					case 1: ///Test Command ##Complete##
						{
						uint8_t temp[] =
 8003510:	2391      	movs	r3, #145	; 0x91
 8003512:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
						{0b10010001,
						((parameter[1] & 0xff) << 4)  | (parameter[0]& 0xff),
 8003516:	4ba0      	ldr	r3, [pc, #640]	; (8003798 <Munmunbot_Protocol+0x548>)
 8003518:	785b      	ldrb	r3, [r3, #1]
 800351a:	011b      	lsls	r3, r3, #4
 800351c:	b25a      	sxtb	r2, r3
 800351e:	4b9e      	ldr	r3, [pc, #632]	; (8003798 <Munmunbot_Protocol+0x548>)
 8003520:	781b      	ldrb	r3, [r3, #0]
 8003522:	b25b      	sxtb	r3, r3
 8003524:	4313      	orrs	r3, r2
 8003526:	b25b      	sxtb	r3, r3
 8003528:	b2db      	uxtb	r3, r3
						uint8_t temp[] =
 800352a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
						((parameter[3] & 0xff) << 4)  | (parameter[2]& 0xff),
 800352e:	4b9a      	ldr	r3, [pc, #616]	; (8003798 <Munmunbot_Protocol+0x548>)
 8003530:	78db      	ldrb	r3, [r3, #3]
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	b25a      	sxtb	r2, r3
 8003536:	4b98      	ldr	r3, [pc, #608]	; (8003798 <Munmunbot_Protocol+0x548>)
 8003538:	789b      	ldrb	r3, [r3, #2]
 800353a:	b25b      	sxtb	r3, r3
 800353c:	4313      	orrs	r3, r2
 800353e:	b25b      	sxtb	r3, r3
 8003540:	b2db      	uxtb	r3, r3
						uint8_t temp[] =
 8003542:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8003546:	2300      	movs	r3, #0
 8003548:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800354c:	2358      	movs	r3, #88	; 0x58
 800354e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8003552:	2375      	movs	r3, #117	; 0x75
 8003554:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
						0b0 , 0x58 ,0x75 };
						temp[3] = (~(temp[0]+temp[1]+temp[2]))& 0xff;
 8003558:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800355c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8003560:	4413      	add	r3, r2
 8003562:	b2da      	uxtb	r2, r3
 8003564:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8003568:	4413      	add	r3, r2
 800356a:	b2db      	uxtb	r3, r3
 800356c:	43db      	mvns	r3, r3
 800356e:	b2db      	uxtb	r3, r3
 8003570:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						UARTTxWrite(uart, temp, 6);
 8003574:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003578:	2206      	movs	r2, #6
 800357a:	4619      	mov	r1, r3
 800357c:	6838      	ldr	r0, [r7, #0]
 800357e:	f7ff fdfb 	bl	8003178 <UARTTxWrite>
						}
						break;
 8003582:	e272      	b.n	8003a6a <Munmunbot_Protocol+0x81a>
					case 2: //Connect MCU ##Complete##
						if (Munmunbot_State == STATE_Disconnected)
 8003584:	4b85      	ldr	r3, [pc, #532]	; (800379c <Munmunbot_Protocol+0x54c>)
 8003586:	781b      	ldrb	r3, [r3, #0]
 8003588:	2b00      	cmp	r3, #0
 800358a:	d102      	bne.n	8003592 <Munmunbot_Protocol+0x342>
						{
							Munmunbot_State = STATE_Idle;
 800358c:	4b83      	ldr	r3, [pc, #524]	; (800379c <Munmunbot_Protocol+0x54c>)
 800358e:	2201      	movs	r2, #1
 8003590:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8003592:	6838      	ldr	r0, [r7, #0]
 8003594:	f7ff fe38 	bl	8003208 <ACK1Return>
						break;
 8003598:	e267      	b.n	8003a6a <Munmunbot_Protocol+0x81a>
					case 3: //Disconnect MCU ##Complete##
						if (Munmunbot_State == STATE_Idle)
 800359a:	4b80      	ldr	r3, [pc, #512]	; (800379c <Munmunbot_Protocol+0x54c>)
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	2b01      	cmp	r3, #1
 80035a0:	d102      	bne.n	80035a8 <Munmunbot_Protocol+0x358>
						{
							Munmunbot_State = STATE_Disconnected;
 80035a2:	4b7e      	ldr	r3, [pc, #504]	; (800379c <Munmunbot_Protocol+0x54c>)
 80035a4:	2200      	movs	r2, #0
 80035a6:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 80035a8:	6838      	ldr	r0, [r7, #0]
 80035aa:	f7ff fe2d 	bl	8003208 <ACK1Return>
						break;
 80035ae:	e25c      	b.n	8003a6a <Munmunbot_Protocol+0x81a>
					case 4: //Set Angular Velocity ##Complete##
						if (Munmunbot_State == STATE_Idle)
 80035b0:	4b7a      	ldr	r3, [pc, #488]	; (800379c <Munmunbot_Protocol+0x54c>)
 80035b2:	781b      	ldrb	r3, [r3, #0]
 80035b4:	2b01      	cmp	r3, #1
 80035b6:	d128      	bne.n	800360a <Munmunbot_Protocol+0x3ba>
						{
							CUSSStruc.RPMp = 0.925*(Data_HAck*10.0)/255.0;
 80035b8:	4b79      	ldr	r3, [pc, #484]	; (80037a0 <Munmunbot_Protocol+0x550>)
 80035ba:	881b      	ldrh	r3, [r3, #0]
 80035bc:	4618      	mov	r0, r3
 80035be:	f7fc ff5d 	bl	800047c <__aeabi_i2d>
 80035c2:	f04f 0200 	mov.w	r2, #0
 80035c6:	4b77      	ldr	r3, [pc, #476]	; (80037a4 <Munmunbot_Protocol+0x554>)
 80035c8:	f7fc ffc2 	bl	8000550 <__aeabi_dmul>
 80035cc:	4602      	mov	r2, r0
 80035ce:	460b      	mov	r3, r1
 80035d0:	4610      	mov	r0, r2
 80035d2:	4619      	mov	r1, r3
 80035d4:	a36a      	add	r3, pc, #424	; (adr r3, 8003780 <Munmunbot_Protocol+0x530>)
 80035d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035da:	f7fc ffb9 	bl	8000550 <__aeabi_dmul>
 80035de:	4602      	mov	r2, r0
 80035e0:	460b      	mov	r3, r1
 80035e2:	4610      	mov	r0, r2
 80035e4:	4619      	mov	r1, r3
 80035e6:	a368      	add	r3, pc, #416	; (adr r3, 8003788 <Munmunbot_Protocol+0x538>)
 80035e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035ec:	f7fd f8da 	bl	80007a4 <__aeabi_ddiv>
 80035f0:	4602      	mov	r2, r0
 80035f2:	460b      	mov	r3, r1
 80035f4:	4610      	mov	r0, r2
 80035f6:	4619      	mov	r1, r3
 80035f8:	f7fd fa7a 	bl	8000af0 <__aeabi_d2f>
 80035fc:	4603      	mov	r3, r0
 80035fe:	4a6a      	ldr	r2, [pc, #424]	; (80037a8 <Munmunbot_Protocol+0x558>)
 8003600:	6093      	str	r3, [r2, #8]
							TrajectoryGenerationVelocityMaxSetting(&TrjStruc , &CUSSStruc);
 8003602:	4969      	ldr	r1, [pc, #420]	; (80037a8 <Munmunbot_Protocol+0x558>)
 8003604:	4869      	ldr	r0, [pc, #420]	; (80037ac <Munmunbot_Protocol+0x55c>)
 8003606:	f7fe fd37 	bl	8002078 <TrajectoryGenerationVelocityMaxSetting>
						}
						ACK1Return(uart);
 800360a:	6838      	ldr	r0, [r7, #0]
 800360c:	f7ff fdfc 	bl	8003208 <ACK1Return>
						break;
 8003610:	e22b      	b.n	8003a6a <Munmunbot_Protocol+0x81a>
					case 5:   //Set Angular pos ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8003612:	4b62      	ldr	r3, [pc, #392]	; (800379c <Munmunbot_Protocol+0x54c>)
 8003614:	781b      	ldrb	r3, [r3, #0]
 8003616:	2b01      	cmp	r3, #1
 8003618:	d106      	bne.n	8003628 <Munmunbot_Protocol+0x3d8>
						{
							Angularpos_InputNumber = Data_HAck;
 800361a:	4b61      	ldr	r3, [pc, #388]	; (80037a0 <Munmunbot_Protocol+0x550>)
 800361c:	881a      	ldrh	r2, [r3, #0]
 800361e:	4b64      	ldr	r3, [pc, #400]	; (80037b0 <Munmunbot_Protocol+0x560>)
 8003620:	801a      	strh	r2, [r3, #0]
							MovingLinkMode = LMM_Set_Pos_Directly;
 8003622:	4b64      	ldr	r3, [pc, #400]	; (80037b4 <Munmunbot_Protocol+0x564>)
 8003624:	2201      	movs	r2, #1
 8003626:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8003628:	6838      	ldr	r0, [r7, #0]
 800362a:	f7ff fded 	bl	8003208 <ACK1Return>
						break;
 800362e:	e21c      	b.n	8003a6a <Munmunbot_Protocol+0x81a>
					case 6:  /// Set 1 Station ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8003630:	4b5a      	ldr	r3, [pc, #360]	; (800379c <Munmunbot_Protocol+0x54c>)
 8003632:	781b      	ldrb	r3, [r3, #0]
 8003634:	2b01      	cmp	r3, #1
 8003636:	d109      	bne.n	800364c <Munmunbot_Protocol+0x3fc>
						{
//							Angularpos_InputArray[0] = parameter[0];
							Angularpos_InputArray[0] = parameter[2];    //150 0x00 0x0A Checksum
 8003638:	4b57      	ldr	r3, [pc, #348]	; (8003798 <Munmunbot_Protocol+0x548>)
 800363a:	789a      	ldrb	r2, [r3, #2]
 800363c:	4b5e      	ldr	r3, [pc, #376]	; (80037b8 <Munmunbot_Protocol+0x568>)
 800363e:	701a      	strb	r2, [r3, #0]
							MovingLinkMode = LMM_Set_Goal_1_Station;
 8003640:	4b5c      	ldr	r3, [pc, #368]	; (80037b4 <Munmunbot_Protocol+0x564>)
 8003642:	2202      	movs	r2, #2
 8003644:	701a      	strb	r2, [r3, #0]
							NumberOfStationToGo = 1;
 8003646:	4b5d      	ldr	r3, [pc, #372]	; (80037bc <Munmunbot_Protocol+0x56c>)
 8003648:	2201      	movs	r2, #1
 800364a:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 800364c:	6838      	ldr	r0, [r7, #0]
 800364e:	f7ff fddb 	bl	8003208 <ACK1Return>
						break;
 8003652:	e20a      	b.n	8003a6a <Munmunbot_Protocol+0x81a>
					case 7:  /// Set n Station ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8003654:	4b51      	ldr	r3, [pc, #324]	; (800379c <Munmunbot_Protocol+0x54c>)
 8003656:	781b      	ldrb	r3, [r3, #0]
 8003658:	2b01      	cmp	r3, #1
 800365a:	d11c      	bne.n	8003696 <Munmunbot_Protocol+0x446>
						{
							MovingLinkMode = LMM_Set_Goal_n_Station;
 800365c:	4b55      	ldr	r3, [pc, #340]	; (80037b4 <Munmunbot_Protocol+0x564>)
 800365e:	2203      	movs	r2, #3
 8003660:	701a      	strb	r2, [r3, #0]
							for (int i = 0; i < n_station_mem; i++)
 8003662:	2300      	movs	r3, #0
 8003664:	637b      	str	r3, [r7, #52]	; 0x34
 8003666:	e00b      	b.n	8003680 <Munmunbot_Protocol+0x430>
							{
								Angularpos_InputArray[i] = parameter[i];
 8003668:	4a4b      	ldr	r2, [pc, #300]	; (8003798 <Munmunbot_Protocol+0x548>)
 800366a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800366c:	4413      	add	r3, r2
 800366e:	7819      	ldrb	r1, [r3, #0]
 8003670:	4a51      	ldr	r2, [pc, #324]	; (80037b8 <Munmunbot_Protocol+0x568>)
 8003672:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003674:	4413      	add	r3, r2
 8003676:	460a      	mov	r2, r1
 8003678:	701a      	strb	r2, [r3, #0]
							for (int i = 0; i < n_station_mem; i++)
 800367a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800367c:	3301      	adds	r3, #1
 800367e:	637b      	str	r3, [r7, #52]	; 0x34
 8003680:	4b4f      	ldr	r3, [pc, #316]	; (80037c0 <Munmunbot_Protocol+0x570>)
 8003682:	881b      	ldrh	r3, [r3, #0]
 8003684:	461a      	mov	r2, r3
 8003686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003688:	4293      	cmp	r3, r2
 800368a:	dbed      	blt.n	8003668 <Munmunbot_Protocol+0x418>
							}
							NumberOfStationToGo = n_station_mem;
 800368c:	4b4c      	ldr	r3, [pc, #304]	; (80037c0 <Munmunbot_Protocol+0x570>)
 800368e:	881b      	ldrh	r3, [r3, #0]
 8003690:	b2da      	uxtb	r2, r3
 8003692:	4b4a      	ldr	r3, [pc, #296]	; (80037bc <Munmunbot_Protocol+0x56c>)
 8003694:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8003696:	6838      	ldr	r0, [r7, #0]
 8003698:	f7ff fdb6 	bl	8003208 <ACK1Return>
						break;
 800369c:	e1e5      	b.n	8003a6a <Munmunbot_Protocol+0x81a>
					case 8:  /// Go go ##Complete##  ///But must implement return ACK after it's done
						if (Munmunbot_State == STATE_Idle)
 800369e:	4b3f      	ldr	r3, [pc, #252]	; (800379c <Munmunbot_Protocol+0x54c>)
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	2b01      	cmp	r3, #1
 80036a4:	d106      	bne.n	80036b4 <Munmunbot_Protocol+0x464>
						{
							Munmunbot_State = STATE_PrepareDATA;
 80036a6:	4b3d      	ldr	r3, [pc, #244]	; (800379c <Munmunbot_Protocol+0x54c>)
 80036a8:	2202      	movs	r2, #2
 80036aa:	701a      	strb	r2, [r3, #0]
							ACK1Return(uart);
 80036ac:	6838      	ldr	r0, [r7, #0]
 80036ae:	f7ff fdab 	bl	8003208 <ACK1Return>
								{0x58 ,  0x75 ,
										70,  110};  ///ACK1 + ACK2
								UARTTxWrite(uart, temp, 4);
							}
						}
						break;
 80036b2:	e1da      	b.n	8003a6a <Munmunbot_Protocol+0x81a>
								uint8_t temp[] =
 80036b4:	4b43      	ldr	r3, [pc, #268]	; (80037c4 <Munmunbot_Protocol+0x574>)
 80036b6:	623b      	str	r3, [r7, #32]
								UARTTxWrite(uart, temp, 4);
 80036b8:	f107 0320 	add.w	r3, r7, #32
 80036bc:	2204      	movs	r2, #4
 80036be:	4619      	mov	r1, r3
 80036c0:	6838      	ldr	r0, [r7, #0]
 80036c2:	f7ff fd59 	bl	8003178 <UARTTxWrite>
						break;
 80036c6:	e1d0      	b.n	8003a6a <Munmunbot_Protocol+0x81a>

					case 9:  /// Return Current Station   ##Complete##

						{
							uint8_t temp[] =
 80036c8:	4a3f      	ldr	r2, [pc, #252]	; (80037c8 <Munmunbot_Protocol+0x578>)
 80036ca:	f107 0318 	add.w	r3, r7, #24
 80036ce:	e892 0003 	ldmia.w	r2, {r0, r1}
 80036d2:	6018      	str	r0, [r3, #0]
 80036d4:	3304      	adds	r3, #4
 80036d6:	8019      	strh	r1, [r3, #0]
							{0x58 ,  0x75 ,
									153,  0b0,  0b0, 0b0}; ///ACK1 + Mode 9
							uint8_t Shift = 2;
 80036d8:	2302      	movs	r3, #2
 80036da:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
							DataForReturn = Current_Station&(0xff);
 80036de:	4b3b      	ldr	r3, [pc, #236]	; (80037cc <Munmunbot_Protocol+0x57c>)
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	b29a      	uxth	r2, r3
 80036e4:	4b3a      	ldr	r3, [pc, #232]	; (80037d0 <Munmunbot_Protocol+0x580>)
 80036e6:	801a      	strh	r2, [r3, #0]
							temp[1+Shift] = (DataForReturn>>8)&(0xff);
 80036e8:	4b39      	ldr	r3, [pc, #228]	; (80037d0 <Munmunbot_Protocol+0x580>)
 80036ea:	881b      	ldrh	r3, [r3, #0]
 80036ec:	0a1b      	lsrs	r3, r3, #8
 80036ee:	b29a      	uxth	r2, r3
 80036f0:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 80036f4:	3301      	adds	r3, #1
 80036f6:	b2d2      	uxtb	r2, r2
 80036f8:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80036fc:	440b      	add	r3, r1
 80036fe:	f803 2c20 	strb.w	r2, [r3, #-32]
							temp[2+Shift] = (DataForReturn)&(0xff);
 8003702:	4b33      	ldr	r3, [pc, #204]	; (80037d0 <Munmunbot_Protocol+0x580>)
 8003704:	881a      	ldrh	r2, [r3, #0]
 8003706:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800370a:	3302      	adds	r3, #2
 800370c:	b2d2      	uxtb	r2, r2
 800370e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003712:	440b      	add	r3, r1
 8003714:	f803 2c20 	strb.w	r2, [r3, #-32]
							temp[3+Shift] = ~(temp[0+Shift]+temp[1+Shift]+temp[2+Shift]);
 8003718:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800371c:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8003720:	4413      	add	r3, r2
 8003722:	f813 2c20 	ldrb.w	r2, [r3, #-32]
 8003726:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800372a:	3301      	adds	r3, #1
 800372c:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003730:	440b      	add	r3, r1
 8003732:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003736:	4413      	add	r3, r2
 8003738:	b2da      	uxtb	r2, r3
 800373a:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800373e:	3302      	adds	r3, #2
 8003740:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003744:	440b      	add	r3, r1
 8003746:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 800374a:	4413      	add	r3, r2
 800374c:	b2da      	uxtb	r2, r3
 800374e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003752:	3303      	adds	r3, #3
 8003754:	43d2      	mvns	r2, r2
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800375c:	440b      	add	r3, r1
 800375e:	f803 2c20 	strb.w	r2, [r3, #-32]
							UARTTxWrite(uart, temp, 4+Shift);
 8003762:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 8003766:	b29b      	uxth	r3, r3
 8003768:	3304      	adds	r3, #4
 800376a:	b29a      	uxth	r2, r3
 800376c:	f107 0318 	add.w	r3, r7, #24
 8003770:	4619      	mov	r1, r3
 8003772:	6838      	ldr	r0, [r7, #0]
 8003774:	f7ff fd00 	bl	8003178 <UARTTxWrite>
						}

						break;
 8003778:	e177      	b.n	8003a6a <Munmunbot_Protocol+0x81a>
 800377a:	bf00      	nop
 800377c:	f3af 8000 	nop.w
 8003780:	9999999a 	.word	0x9999999a
 8003784:	3fed9999 	.word	0x3fed9999
 8003788:	00000000 	.word	0x00000000
 800378c:	406fe000 	.word	0x406fe000
 8003790:	2000033c 	.word	0x2000033c
 8003794:	20000340 	.word	0x20000340
 8003798:	20000344 	.word	0x20000344
 800379c:	200000d9 	.word	0x200000d9
 80037a0:	20000342 	.word	0x20000342
 80037a4:	40240000 	.word	0x40240000
 80037a8:	20000308 	.word	0x20000308
 80037ac:	20000278 	.word	0x20000278
 80037b0:	200001dc 	.word	0x200001dc
 80037b4:	200001de 	.word	0x200001de
 80037b8:	200000dc 	.word	0x200000dc
 80037bc:	200001e0 	.word	0x200001e0
 80037c0:	20000446 	.word	0x20000446
 80037c4:	6e467558 	.word	0x6e467558
 80037c8:	08009f64 	.word	0x08009f64
 80037cc:	200001df 	.word	0x200001df
 80037d0:	2000044a 	.word	0x2000044a

					case 10: /// Return Angular Position  ##Complete##
						{
							uint8_t temp[] =
 80037d4:	4ab8      	ldr	r2, [pc, #736]	; (8003ab8 <Munmunbot_Protocol+0x868>)
 80037d6:	f107 0310 	add.w	r3, r7, #16
 80037da:	e892 0003 	ldmia.w	r2, {r0, r1}
 80037de:	6018      	str	r0, [r3, #0]
 80037e0:	3304      	adds	r3, #4
 80037e2:	8019      	strh	r1, [r3, #0]
							{0x58 , 0x75 ,154, 0b0,  0b0, 0b0};
							uint8_t Shift = 2;
 80037e4:	2302      	movs	r3, #2
 80037e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
							DataForReturn = ((((int) htim1.Instance->CNT) % (CUSSStruc.PPRxQEI))*2*3.141*10000)/(CUSSStruc.PPRxQEI);  ///pulse to (radian*10000)
 80037ea:	4bb4      	ldr	r3, [pc, #720]	; (8003abc <Munmunbot_Protocol+0x86c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f0:	4ab3      	ldr	r2, [pc, #716]	; (8003ac0 <Munmunbot_Protocol+0x870>)
 80037f2:	6852      	ldr	r2, [r2, #4]
 80037f4:	fbb3 f1f2 	udiv	r1, r3, r2
 80037f8:	fb02 f201 	mul.w	r2, r2, r1
 80037fc:	1a9b      	subs	r3, r3, r2
 80037fe:	005b      	lsls	r3, r3, #1
 8003800:	4618      	mov	r0, r3
 8003802:	f7fc fe2b 	bl	800045c <__aeabi_ui2d>
 8003806:	a3a6      	add	r3, pc, #664	; (adr r3, 8003aa0 <Munmunbot_Protocol+0x850>)
 8003808:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380c:	f7fc fea0 	bl	8000550 <__aeabi_dmul>
 8003810:	4602      	mov	r2, r0
 8003812:	460b      	mov	r3, r1
 8003814:	4610      	mov	r0, r2
 8003816:	4619      	mov	r1, r3
 8003818:	a3a3      	add	r3, pc, #652	; (adr r3, 8003aa8 <Munmunbot_Protocol+0x858>)
 800381a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800381e:	f7fc fe97 	bl	8000550 <__aeabi_dmul>
 8003822:	4602      	mov	r2, r0
 8003824:	460b      	mov	r3, r1
 8003826:	4614      	mov	r4, r2
 8003828:	461d      	mov	r5, r3
 800382a:	4ba5      	ldr	r3, [pc, #660]	; (8003ac0 <Munmunbot_Protocol+0x870>)
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	4618      	mov	r0, r3
 8003830:	f7fc fe14 	bl	800045c <__aeabi_ui2d>
 8003834:	4602      	mov	r2, r0
 8003836:	460b      	mov	r3, r1
 8003838:	4620      	mov	r0, r4
 800383a:	4629      	mov	r1, r5
 800383c:	f7fc ffb2 	bl	80007a4 <__aeabi_ddiv>
 8003840:	4602      	mov	r2, r0
 8003842:	460b      	mov	r3, r1
 8003844:	4610      	mov	r0, r2
 8003846:	4619      	mov	r1, r3
 8003848:	f7fd f932 	bl	8000ab0 <__aeabi_d2uiz>
 800384c:	4603      	mov	r3, r0
 800384e:	b29a      	uxth	r2, r3
 8003850:	4b9c      	ldr	r3, [pc, #624]	; (8003ac4 <Munmunbot_Protocol+0x874>)
 8003852:	801a      	strh	r2, [r3, #0]
//							DataForReturn = ((((int) PositionPIDController.OutputFeedback) % (CUSSStruc.PPRxQEI))*2*3.141*10000)/(CUSSStruc.PPRxQEI);  ///pulse to (radian*10000)
							temp[1+Shift] = (DataForReturn>>8)&(0xff);
 8003854:	4b9b      	ldr	r3, [pc, #620]	; (8003ac4 <Munmunbot_Protocol+0x874>)
 8003856:	881b      	ldrh	r3, [r3, #0]
 8003858:	0a1b      	lsrs	r3, r3, #8
 800385a:	b29a      	uxth	r2, r3
 800385c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003860:	3301      	adds	r3, #1
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003868:	440b      	add	r3, r1
 800386a:	f803 2c28 	strb.w	r2, [r3, #-40]
							temp[2+Shift] = (DataForReturn)&(0xff);
 800386e:	4b95      	ldr	r3, [pc, #596]	; (8003ac4 <Munmunbot_Protocol+0x874>)
 8003870:	881a      	ldrh	r2, [r3, #0]
 8003872:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003876:	3302      	adds	r3, #2
 8003878:	b2d2      	uxtb	r2, r2
 800387a:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800387e:	440b      	add	r3, r1
 8003880:	f803 2c28 	strb.w	r2, [r3, #-40]
							temp[3+Shift] = ~(temp[0+Shift]+temp[1+Shift]+temp[2+Shift]);
 8003884:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003888:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800388c:	4413      	add	r3, r2
 800388e:	f813 2c28 	ldrb.w	r2, [r3, #-40]
 8003892:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8003896:	3301      	adds	r3, #1
 8003898:	f107 0138 	add.w	r1, r7, #56	; 0x38
 800389c:	440b      	add	r3, r1
 800389e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80038a2:	4413      	add	r3, r2
 80038a4:	b2da      	uxtb	r2, r3
 80038a6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80038aa:	3302      	adds	r3, #2
 80038ac:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80038b0:	440b      	add	r3, r1
 80038b2:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80038b6:	4413      	add	r3, r2
 80038b8:	b2da      	uxtb	r2, r3
 80038ba:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80038be:	3303      	adds	r3, #3
 80038c0:	43d2      	mvns	r2, r2
 80038c2:	b2d2      	uxtb	r2, r2
 80038c4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80038c8:	440b      	add	r3, r1
 80038ca:	f803 2c28 	strb.w	r2, [r3, #-40]
							UARTTxWrite(uart, temp, 4+Shift);
 80038ce:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	3304      	adds	r3, #4
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	f107 0310 	add.w	r3, r7, #16
 80038dc:	4619      	mov	r1, r3
 80038de:	6838      	ldr	r0, [r7, #0]
 80038e0:	f7ff fc4a 	bl	8003178 <UARTTxWrite>
						}
						break;
 80038e4:	e0c1      	b.n	8003a6a <Munmunbot_Protocol+0x81a>

					case 11: /// Return Angular Velocity Max  ##Complete##
						{
							uint8_t temp[] =
 80038e6:	4a78      	ldr	r2, [pc, #480]	; (8003ac8 <Munmunbot_Protocol+0x878>)
 80038e8:	f107 0308 	add.w	r3, r7, #8
 80038ec:	e892 0003 	ldmia.w	r2, {r0, r1}
 80038f0:	6018      	str	r0, [r3, #0]
 80038f2:	3304      	adds	r3, #4
 80038f4:	8019      	strh	r1, [r3, #0]
							{ 0x58, 0x75, 155, 0b0,  0b0, 0b0 };
							uint8_t Shift = 2;
 80038f6:	2302      	movs	r3, #2
 80038f8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
//							float temp2  = ( TrjStruc.AngularVelocityMax_Setting*60.0 )/( ( float ) CUSSStruc.PPRxQEI );  ///pps to RPM
							float temp3 = ( abs( VelocityPIDController.OutputFeedback )*60.0 )/( ( float ) CUSSStruc.PPRxQEI );
 80038fc:	4b73      	ldr	r3, [pc, #460]	; (8003acc <Munmunbot_Protocol+0x87c>)
 80038fe:	edd3 7a08 	vldr	s15, [r3, #32]
 8003902:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003906:	ee17 3a90 	vmov	r3, s15
 800390a:	2b00      	cmp	r3, #0
 800390c:	bfb8      	it	lt
 800390e:	425b      	neglt	r3, r3
 8003910:	4618      	mov	r0, r3
 8003912:	f7fc fdb3 	bl	800047c <__aeabi_i2d>
 8003916:	f04f 0200 	mov.w	r2, #0
 800391a:	4b6d      	ldr	r3, [pc, #436]	; (8003ad0 <Munmunbot_Protocol+0x880>)
 800391c:	f7fc fe18 	bl	8000550 <__aeabi_dmul>
 8003920:	4602      	mov	r2, r0
 8003922:	460b      	mov	r3, r1
 8003924:	4614      	mov	r4, r2
 8003926:	461d      	mov	r5, r3
 8003928:	4b65      	ldr	r3, [pc, #404]	; (8003ac0 <Munmunbot_Protocol+0x870>)
 800392a:	685b      	ldr	r3, [r3, #4]
 800392c:	ee07 3a90 	vmov	s15, r3
 8003930:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003934:	ee17 0a90 	vmov	r0, s15
 8003938:	f7fc fdb2 	bl	80004a0 <__aeabi_f2d>
 800393c:	4602      	mov	r2, r0
 800393e:	460b      	mov	r3, r1
 8003940:	4620      	mov	r0, r4
 8003942:	4629      	mov	r1, r5
 8003944:	f7fc ff2e 	bl	80007a4 <__aeabi_ddiv>
 8003948:	4602      	mov	r2, r0
 800394a:	460b      	mov	r3, r1
 800394c:	4610      	mov	r0, r2
 800394e:	4619      	mov	r1, r3
 8003950:	f7fd f8ce 	bl	8000af0 <__aeabi_d2f>
 8003954:	4603      	mov	r3, r0
 8003956:	62fb      	str	r3, [r7, #44]	; 0x2c
							DataForReturn = ( temp3 * 255.0 )/10.0;
 8003958:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 800395a:	f7fc fda1 	bl	80004a0 <__aeabi_f2d>
 800395e:	a354      	add	r3, pc, #336	; (adr r3, 8003ab0 <Munmunbot_Protocol+0x860>)
 8003960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003964:	f7fc fdf4 	bl	8000550 <__aeabi_dmul>
 8003968:	4602      	mov	r2, r0
 800396a:	460b      	mov	r3, r1
 800396c:	4610      	mov	r0, r2
 800396e:	4619      	mov	r1, r3
 8003970:	f04f 0200 	mov.w	r2, #0
 8003974:	4b57      	ldr	r3, [pc, #348]	; (8003ad4 <Munmunbot_Protocol+0x884>)
 8003976:	f7fc ff15 	bl	80007a4 <__aeabi_ddiv>
 800397a:	4602      	mov	r2, r0
 800397c:	460b      	mov	r3, r1
 800397e:	4610      	mov	r0, r2
 8003980:	4619      	mov	r1, r3
 8003982:	f7fd f895 	bl	8000ab0 <__aeabi_d2uiz>
 8003986:	4603      	mov	r3, r0
 8003988:	b29a      	uxth	r2, r3
 800398a:	4b4e      	ldr	r3, [pc, #312]	; (8003ac4 <Munmunbot_Protocol+0x874>)
 800398c:	801a      	strh	r2, [r3, #0]
							temp[ 1+Shift ] = ( DataForReturn>>8 )&( 0xff );
 800398e:	4b4d      	ldr	r3, [pc, #308]	; (8003ac4 <Munmunbot_Protocol+0x874>)
 8003990:	881b      	ldrh	r3, [r3, #0]
 8003992:	0a1b      	lsrs	r3, r3, #8
 8003994:	b29a      	uxth	r2, r3
 8003996:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800399a:	3301      	adds	r3, #1
 800399c:	b2d2      	uxtb	r2, r2
 800399e:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80039a2:	440b      	add	r3, r1
 80039a4:	f803 2c30 	strb.w	r2, [r3, #-48]
							temp[ 2+Shift ] = ( DataForReturn )&( 0xff );
 80039a8:	4b46      	ldr	r3, [pc, #280]	; (8003ac4 <Munmunbot_Protocol+0x874>)
 80039aa:	881a      	ldrh	r2, [r3, #0]
 80039ac:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039b0:	3302      	adds	r3, #2
 80039b2:	b2d2      	uxtb	r2, r2
 80039b4:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80039b8:	440b      	add	r3, r1
 80039ba:	f803 2c30 	strb.w	r2, [r3, #-48]
							temp[ 3+Shift ] = ~( temp[ 0+Shift ]+temp[ 1+Shift ]+temp[ 2+Shift ] );
 80039be:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039c2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80039c6:	4413      	add	r3, r2
 80039c8:	f813 2c30 	ldrb.w	r2, [r3, #-48]
 80039cc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039d0:	3301      	adds	r3, #1
 80039d2:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80039d6:	440b      	add	r3, r1
 80039d8:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80039dc:	4413      	add	r3, r2
 80039de:	b2da      	uxtb	r2, r3
 80039e0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039e4:	3302      	adds	r3, #2
 80039e6:	f107 0138 	add.w	r1, r7, #56	; 0x38
 80039ea:	440b      	add	r3, r1
 80039ec:	f813 3c30 	ldrb.w	r3, [r3, #-48]
 80039f0:	4413      	add	r3, r2
 80039f2:	b2da      	uxtb	r2, r3
 80039f4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80039f8:	3303      	adds	r3, #3
 80039fa:	43d2      	mvns	r2, r2
 80039fc:	b2d2      	uxtb	r2, r2
 80039fe:	f107 0138 	add.w	r1, r7, #56	; 0x38
 8003a02:	440b      	add	r3, r1
 8003a04:	f803 2c30 	strb.w	r2, [r3, #-48]
							UARTTxWrite( uart, temp, 4+Shift );
 8003a08:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003a0c:	b29b      	uxth	r3, r3
 8003a0e:	3304      	adds	r3, #4
 8003a10:	b29a      	uxth	r2, r3
 8003a12:	f107 0308 	add.w	r3, r7, #8
 8003a16:	4619      	mov	r1, r3
 8003a18:	6838      	ldr	r0, [r7, #0]
 8003a1a:	f7ff fbad 	bl	8003178 <UARTTxWrite>
						}
						break;
 8003a1e:	e024      	b.n	8003a6a <Munmunbot_Protocol+0x81a>

					case 12:  //Enable Gripper
						if (Munmunbot_State == STATE_Idle)
 8003a20:	4b2d      	ldr	r3, [pc, #180]	; (8003ad8 <Munmunbot_Protocol+0x888>)
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	2b01      	cmp	r3, #1
 8003a26:	d102      	bne.n	8003a2e <Munmunbot_Protocol+0x7de>
						{
							GripperEnable = 1;
 8003a28:	4b2c      	ldr	r3, [pc, #176]	; (8003adc <Munmunbot_Protocol+0x88c>)
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8003a2e:	6838      	ldr	r0, [r7, #0]
 8003a30:	f7ff fbea 	bl	8003208 <ACK1Return>
						break;
 8003a34:	e019      	b.n	8003a6a <Munmunbot_Protocol+0x81a>
					case 13: //Disable Gripper
						if (Munmunbot_State == STATE_Idle)
 8003a36:	4b28      	ldr	r3, [pc, #160]	; (8003ad8 <Munmunbot_Protocol+0x888>)
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d102      	bne.n	8003a44 <Munmunbot_Protocol+0x7f4>
						{
							GripperEnable = 0;
 8003a3e:	4b27      	ldr	r3, [pc, #156]	; (8003adc <Munmunbot_Protocol+0x88c>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8003a44:	6838      	ldr	r0, [r7, #0]
 8003a46:	f7ff fbdf 	bl	8003208 <ACK1Return>
						break;
 8003a4a:	e00e      	b.n	8003a6a <Munmunbot_Protocol+0x81a>

					case 14: /// Sethome  ##Complete##
						if (Munmunbot_State == STATE_Idle)
 8003a4c:	4b22      	ldr	r3, [pc, #136]	; (8003ad8 <Munmunbot_Protocol+0x888>)
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d105      	bne.n	8003a60 <Munmunbot_Protocol+0x810>
						{
							Munmunbot_State = STATE_SetHome;
 8003a54:	4b20      	ldr	r3, [pc, #128]	; (8003ad8 <Munmunbot_Protocol+0x888>)
 8003a56:	2206      	movs	r2, #6
 8003a58:	701a      	strb	r2, [r3, #0]
							SethomeMode = SetHomeState_0;
 8003a5a:	4b21      	ldr	r3, [pc, #132]	; (8003ae0 <Munmunbot_Protocol+0x890>)
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	701a      	strb	r2, [r3, #0]
						}
						ACK1Return(uart);
 8003a60:	6838      	ldr	r0, [r7, #0]
 8003a62:	f7ff fbd1 	bl	8003208 <ACK1Return>
						break;
 8003a66:	e000      	b.n	8003a6a <Munmunbot_Protocol+0x81a>
				    }
			   }
 8003a68:	bf00      	nop
			n_station = 0;
 8003a6a:	4b1e      	ldr	r3, [pc, #120]	; (8003ae4 <Munmunbot_Protocol+0x894>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	801a      	strh	r2, [r3, #0]
			ProtocolMode = 0;
 8003a70:	4b1d      	ldr	r3, [pc, #116]	; (8003ae8 <Munmunbot_Protocol+0x898>)
 8003a72:	2200      	movs	r2, #0
 8003a74:	701a      	strb	r2, [r3, #0]
			parameter_ptr = 0;
 8003a76:	4b1d      	ldr	r3, [pc, #116]	; (8003aec <Munmunbot_Protocol+0x89c>)
 8003a78:	2200      	movs	r2, #0
 8003a7a:	701a      	strb	r2, [r3, #0]
			Data_HAck = 0;
 8003a7c:	4b1c      	ldr	r3, [pc, #112]	; (8003af0 <Munmunbot_Protocol+0x8a0>)
 8003a7e:	2200      	movs	r2, #0
 8003a80:	801a      	strh	r2, [r3, #0]
			CheckSum = 0;
 8003a82:	4b1c      	ldr	r3, [pc, #112]	; (8003af4 <Munmunbot_Protocol+0x8a4>)
 8003a84:	2200      	movs	r2, #0
 8003a86:	601a      	str	r2, [r3, #0]
			Munmunbot_Protocol_State = PP_STARTandMode;
 8003a88:	4b1b      	ldr	r3, [pc, #108]	; (8003af8 <Munmunbot_Protocol+0x8a8>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	701a      	strb	r2, [r3, #0]
			break;
 8003a8e:	e002      	b.n	8003a96 <Munmunbot_Protocol+0x846>
			break;
 8003a90:	bf00      	nop
 8003a92:	e000      	b.n	8003a96 <Munmunbot_Protocol+0x846>
				break;
 8003a94:	bf00      	nop
			}
	}
}
 8003a96:	bf00      	nop
 8003a98:	3738      	adds	r7, #56	; 0x38
 8003a9a:	46bd      	mov	sp, r7
 8003a9c:	bdb0      	pop	{r4, r5, r7, pc}
 8003a9e:	bf00      	nop
 8003aa0:	9ba5e354 	.word	0x9ba5e354
 8003aa4:	400920c4 	.word	0x400920c4
 8003aa8:	00000000 	.word	0x00000000
 8003aac:	40c38800 	.word	0x40c38800
 8003ab0:	00000000 	.word	0x00000000
 8003ab4:	406fe000 	.word	0x406fe000
 8003ab8:	08009f6c 	.word	0x08009f6c
 8003abc:	200005b4 	.word	0x200005b4
 8003ac0:	20000308 	.word	0x20000308
 8003ac4:	2000044a 	.word	0x2000044a
 8003ac8:	08009f74 	.word	0x08009f74
 8003acc:	20000238 	.word	0x20000238
 8003ad0:	404e0000 	.word	0x404e0000
 8003ad4:	40240000 	.word	0x40240000
 8003ad8:	200000d9 	.word	0x200000d9
 8003adc:	20000014 	.word	0x20000014
 8003ae0:	200000da 	.word	0x200000da
 8003ae4:	20000444 	.word	0x20000444
 8003ae8:	20000340 	.word	0x20000340
 8003aec:	20000448 	.word	0x20000448
 8003af0:	20000342 	.word	0x20000342
 8003af4:	2000033c 	.word	0x2000033c
 8003af8:	200000d8 	.word	0x200000d8

08003afc <PID_Reset>:

void PID_Reset()
{
 8003afc:	b480      	push	{r7}
 8003afe:	af00      	add	r7, sp, #0
	PositionPIDController.PreviousError = 0;
 8003b00:	4b28      	ldr	r3, [pc, #160]	; (8003ba4 <PID_Reset+0xa8>)
 8003b02:	f04f 0200 	mov.w	r2, #0
 8003b06:	62da      	str	r2, [r3, #44]	; 0x2c
	PositionPIDController.Integral_Value = 0;
 8003b08:	4b26      	ldr	r3, [pc, #152]	; (8003ba4 <PID_Reset+0xa8>)
 8003b0a:	f04f 0200 	mov.w	r2, #0
 8003b0e:	625a      	str	r2, [r3, #36]	; 0x24
	PositionPIDController.ControllerOutput = 0;
 8003b10:	4b24      	ldr	r3, [pc, #144]	; (8003ba4 <PID_Reset+0xa8>)
 8003b12:	f04f 0200 	mov.w	r2, #0
 8003b16:	615a      	str	r2, [r3, #20]
	PositionPIDController.NowError = 0;
 8003b18:	4b22      	ldr	r3, [pc, #136]	; (8003ba4 <PID_Reset+0xa8>)
 8003b1a:	f04f 0200 	mov.w	r2, #0
 8003b1e:	629a      	str	r2, [r3, #40]	; 0x28
	PositionPIDController.OutputDesire = htim1.Instance->CNT;
 8003b20:	4b21      	ldr	r3, [pc, #132]	; (8003ba8 <PID_Reset+0xac>)
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b26:	ee07 3a90 	vmov	s15, r3
 8003b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b2e:	4b1d      	ldr	r3, [pc, #116]	; (8003ba4 <PID_Reset+0xa8>)
 8003b30:	edc3 7a07 	vstr	s15, [r3, #28]
	PositionPIDController.OutputFeedback = htim1.Instance->CNT;
 8003b34:	4b1c      	ldr	r3, [pc, #112]	; (8003ba8 <PID_Reset+0xac>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b3a:	ee07 3a90 	vmov	s15, r3
 8003b3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b42:	4b18      	ldr	r3, [pc, #96]	; (8003ba4 <PID_Reset+0xa8>)
 8003b44:	edc3 7a08 	vstr	s15, [r3, #32]
	PositionPIDController.PreviousPreviousError = 0;
 8003b48:	4b16      	ldr	r3, [pc, #88]	; (8003ba4 <PID_Reset+0xa8>)
 8003b4a:	f04f 0200 	mov.w	r2, #0
 8003b4e:	631a      	str	r2, [r3, #48]	; 0x30
	PositionPIDController.PreviousControllerOutput = 0;
 8003b50:	4b14      	ldr	r3, [pc, #80]	; (8003ba4 <PID_Reset+0xa8>)
 8003b52:	f04f 0200 	mov.w	r2, #0
 8003b56:	619a      	str	r2, [r3, #24]


	VelocityPIDController.PreviousError = 0;
 8003b58:	4b14      	ldr	r3, [pc, #80]	; (8003bac <PID_Reset+0xb0>)
 8003b5a:	f04f 0200 	mov.w	r2, #0
 8003b5e:	62da      	str	r2, [r3, #44]	; 0x2c
	VelocityPIDController.Integral_Value = 0;
 8003b60:	4b12      	ldr	r3, [pc, #72]	; (8003bac <PID_Reset+0xb0>)
 8003b62:	f04f 0200 	mov.w	r2, #0
 8003b66:	625a      	str	r2, [r3, #36]	; 0x24
	VelocityPIDController.ControllerOutput = 0;
 8003b68:	4b10      	ldr	r3, [pc, #64]	; (8003bac <PID_Reset+0xb0>)
 8003b6a:	f04f 0200 	mov.w	r2, #0
 8003b6e:	615a      	str	r2, [r3, #20]
	VelocityPIDController.NowError = 0;
 8003b70:	4b0e      	ldr	r3, [pc, #56]	; (8003bac <PID_Reset+0xb0>)
 8003b72:	f04f 0200 	mov.w	r2, #0
 8003b76:	629a      	str	r2, [r3, #40]	; 0x28
	VelocityPIDController.OutputDesire = 0;
 8003b78:	4b0c      	ldr	r3, [pc, #48]	; (8003bac <PID_Reset+0xb0>)
 8003b7a:	f04f 0200 	mov.w	r2, #0
 8003b7e:	61da      	str	r2, [r3, #28]
	VelocityPIDController.OutputFeedback = 0;
 8003b80:	4b0a      	ldr	r3, [pc, #40]	; (8003bac <PID_Reset+0xb0>)
 8003b82:	f04f 0200 	mov.w	r2, #0
 8003b86:	621a      	str	r2, [r3, #32]
	VelocityPIDController.PreviousPreviousError = 0;
 8003b88:	4b08      	ldr	r3, [pc, #32]	; (8003bac <PID_Reset+0xb0>)
 8003b8a:	f04f 0200 	mov.w	r2, #0
 8003b8e:	631a      	str	r2, [r3, #48]	; 0x30
	VelocityPIDController.PreviousControllerOutput = 0;
 8003b90:	4b06      	ldr	r3, [pc, #24]	; (8003bac <PID_Reset+0xb0>)
 8003b92:	f04f 0200 	mov.w	r2, #0
 8003b96:	619a      	str	r2, [r3, #24]
}
 8003b98:	bf00      	nop
 8003b9a:	46bd      	mov	sp, r7
 8003b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ba0:	4770      	bx	lr
 8003ba2:	bf00      	nop
 8003ba4:	200001f8 	.word	0x200001f8
 8003ba8:	200005b4 	.word	0x200005b4
 8003bac:	20000238 	.word	0x20000238

08003bb0 <LAMP_ON>:

void LAMP_ON(uint8_t lampnumber)
{
 8003bb0:	b580      	push	{r7, lr}
 8003bb2:	b082      	sub	sp, #8
 8003bb4:	af00      	add	r7, sp, #0
 8003bb6:	4603      	mov	r3, r0
 8003bb8:	71fb      	strb	r3, [r7, #7]
	if (lampnumber == 0)
 8003bba:	79fb      	ldrb	r3, [r7, #7]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d110      	bne.n	8003be2 <LAMP_ON+0x32>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8003bc0:	2201      	movs	r2, #1
 8003bc2:	2102      	movs	r1, #2
 8003bc4:	4830      	ldr	r0, [pc, #192]	; (8003c88 <LAMP_ON+0xd8>)
 8003bc6:	f001 fb8d 	bl	80052e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8003bca:	2201      	movs	r2, #1
 8003bcc:	2104      	movs	r1, #4
 8003bce:	482e      	ldr	r0, [pc, #184]	; (8003c88 <LAMP_ON+0xd8>)
 8003bd0:	f001 fb88 	bl	80052e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003bda:	482c      	ldr	r0, [pc, #176]	; (8003c8c <LAMP_ON+0xdc>)
 8003bdc:	f001 fb82 	bl	80052e4 <HAL_GPIO_WritePin>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
	}
}
 8003be0:	e04e      	b.n	8003c80 <LAMP_ON+0xd0>
	else if (lampnumber == 1)
 8003be2:	79fb      	ldrb	r3, [r7, #7]
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d110      	bne.n	8003c0a <LAMP_ON+0x5a>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 8003be8:	2200      	movs	r2, #0
 8003bea:	2102      	movs	r1, #2
 8003bec:	4826      	ldr	r0, [pc, #152]	; (8003c88 <LAMP_ON+0xd8>)
 8003bee:	f001 fb79 	bl	80052e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8003bf2:	2201      	movs	r2, #1
 8003bf4:	2104      	movs	r1, #4
 8003bf6:	4824      	ldr	r0, [pc, #144]	; (8003c88 <LAMP_ON+0xd8>)
 8003bf8:	f001 fb74 	bl	80052e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c02:	4822      	ldr	r0, [pc, #136]	; (8003c8c <LAMP_ON+0xdc>)
 8003c04:	f001 fb6e 	bl	80052e4 <HAL_GPIO_WritePin>
}
 8003c08:	e03a      	b.n	8003c80 <LAMP_ON+0xd0>
	else if (lampnumber == 2)
 8003c0a:	79fb      	ldrb	r3, [r7, #7]
 8003c0c:	2b02      	cmp	r3, #2
 8003c0e:	d110      	bne.n	8003c32 <LAMP_ON+0x82>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8003c10:	2201      	movs	r2, #1
 8003c12:	2102      	movs	r1, #2
 8003c14:	481c      	ldr	r0, [pc, #112]	; (8003c88 <LAMP_ON+0xd8>)
 8003c16:	f001 fb65 	bl	80052e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	2104      	movs	r1, #4
 8003c1e:	481a      	ldr	r0, [pc, #104]	; (8003c88 <LAMP_ON+0xd8>)
 8003c20:	f001 fb60 	bl	80052e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 1);
 8003c24:	2201      	movs	r2, #1
 8003c26:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c2a:	4818      	ldr	r0, [pc, #96]	; (8003c8c <LAMP_ON+0xdc>)
 8003c2c:	f001 fb5a 	bl	80052e4 <HAL_GPIO_WritePin>
}
 8003c30:	e026      	b.n	8003c80 <LAMP_ON+0xd0>
	else if (lampnumber == 3)
 8003c32:	79fb      	ldrb	r3, [r7, #7]
 8003c34:	2b03      	cmp	r3, #3
 8003c36:	d110      	bne.n	8003c5a <LAMP_ON+0xaa>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 1);
 8003c38:	2201      	movs	r2, #1
 8003c3a:	2102      	movs	r1, #2
 8003c3c:	4812      	ldr	r0, [pc, #72]	; (8003c88 <LAMP_ON+0xd8>)
 8003c3e:	f001 fb51 	bl	80052e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 1);
 8003c42:	2201      	movs	r2, #1
 8003c44:	2104      	movs	r1, #4
 8003c46:	4810      	ldr	r0, [pc, #64]	; (8003c88 <LAMP_ON+0xd8>)
 8003c48:	f001 fb4c 	bl	80052e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c52:	480e      	ldr	r0, [pc, #56]	; (8003c8c <LAMP_ON+0xdc>)
 8003c54:	f001 fb46 	bl	80052e4 <HAL_GPIO_WritePin>
}
 8003c58:	e012      	b.n	8003c80 <LAMP_ON+0xd0>
	else if (lampnumber == 4)
 8003c5a:	79fb      	ldrb	r3, [r7, #7]
 8003c5c:	2b04      	cmp	r3, #4
 8003c5e:	d10f      	bne.n	8003c80 <LAMP_ON+0xd0>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, 0);
 8003c60:	2200      	movs	r2, #0
 8003c62:	2102      	movs	r1, #2
 8003c64:	4808      	ldr	r0, [pc, #32]	; (8003c88 <LAMP_ON+0xd8>)
 8003c66:	f001 fb3d 	bl	80052e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, 0);
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	2104      	movs	r1, #4
 8003c6e:	4806      	ldr	r0, [pc, #24]	; (8003c88 <LAMP_ON+0xd8>)
 8003c70:	f001 fb38 	bl	80052e4 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, 0);
 8003c74:	2200      	movs	r2, #0
 8003c76:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003c7a:	4804      	ldr	r0, [pc, #16]	; (8003c8c <LAMP_ON+0xdc>)
 8003c7c:	f001 fb32 	bl	80052e4 <HAL_GPIO_WritePin>
}
 8003c80:	bf00      	nop
 8003c82:	3708      	adds	r7, #8
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}
 8003c88:	40020400 	.word	0x40020400
 8003c8c:	40020000 	.word	0x40020000

08003c90 <Emergency_switch_trigger>:

void Emergency_switch_trigger()
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	af00      	add	r7, sp, #0
	if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == 1)
 8003c94:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8003c98:	481f      	ldr	r0, [pc, #124]	; (8003d18 <Emergency_switch_trigger+0x88>)
 8003c9a:	f001 fb0b 	bl	80052b4 <HAL_GPIO_ReadPin>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d136      	bne.n	8003d12 <Emergency_switch_trigger+0x82>
	{
		// Reset State Machine All
		Munmunbot_State = STATE_Disconnected;
 8003ca4:	4b1d      	ldr	r3, [pc, #116]	; (8003d1c <Emergency_switch_trigger+0x8c>)
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	701a      	strb	r2, [r3, #0]
		MovingLinkMode = LMM_Not_Set;
 8003caa:	4b1d      	ldr	r3, [pc, #116]	; (8003d20 <Emergency_switch_trigger+0x90>)
 8003cac:	2200      	movs	r2, #0
 8003cae:	701a      	strb	r2, [r3, #0]
		SethomeMode = SetHomeState_0;
 8003cb0:	4b1c      	ldr	r3, [pc, #112]	; (8003d24 <Emergency_switch_trigger+0x94>)
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	701a      	strb	r2, [r3, #0]
		TrjStruc.Mode = 0;
 8003cb6:	4b1c      	ldr	r3, [pc, #112]	; (8003d28 <Emergency_switch_trigger+0x98>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		TrjStruc.Submode = 0;
 8003cbe:	4b1a      	ldr	r3, [pc, #104]	; (8003d28 <Emergency_switch_trigger+0x98>)
 8003cc0:	2200      	movs	r2, #0
 8003cc2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

		// Send back ACK to User-interface
		if ((Munmunbot_State == STATE_Calculation) || (Munmunbot_State == STATE_PrepareDATA) ||
 8003cc6:	4b15      	ldr	r3, [pc, #84]	; (8003d1c <Emergency_switch_trigger+0x8c>)
 8003cc8:	781b      	ldrb	r3, [r3, #0]
 8003cca:	2b03      	cmp	r3, #3
 8003ccc:	d00b      	beq.n	8003ce6 <Emergency_switch_trigger+0x56>
 8003cce:	4b13      	ldr	r3, [pc, #76]	; (8003d1c <Emergency_switch_trigger+0x8c>)
 8003cd0:	781b      	ldrb	r3, [r3, #0]
 8003cd2:	2b02      	cmp	r3, #2
 8003cd4:	d007      	beq.n	8003ce6 <Emergency_switch_trigger+0x56>
				(Munmunbot_State == STATE_Link_Moving) || (Munmunbot_State == STATE_End_Effector_Working))
 8003cd6:	4b11      	ldr	r3, [pc, #68]	; (8003d1c <Emergency_switch_trigger+0x8c>)
 8003cd8:	781b      	ldrb	r3, [r3, #0]
		if ((Munmunbot_State == STATE_Calculation) || (Munmunbot_State == STATE_PrepareDATA) ||
 8003cda:	2b04      	cmp	r3, #4
 8003cdc:	d003      	beq.n	8003ce6 <Emergency_switch_trigger+0x56>
				(Munmunbot_State == STATE_Link_Moving) || (Munmunbot_State == STATE_End_Effector_Working))
 8003cde:	4b0f      	ldr	r3, [pc, #60]	; (8003d1c <Emergency_switch_trigger+0x8c>)
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	2b05      	cmp	r3, #5
 8003ce4:	d102      	bne.n	8003cec <Emergency_switch_trigger+0x5c>
		{
			ACK2Return(&UART2);
 8003ce6:	4811      	ldr	r0, [pc, #68]	; (8003d2c <Emergency_switch_trigger+0x9c>)
 8003ce8:	f7ff faa0 	bl	800322c <ACK2Return>
		}

		// Reset variable
		NumberOfStationToGo = 0;
 8003cec:	4b10      	ldr	r3, [pc, #64]	; (8003d30 <Emergency_switch_trigger+0xa0>)
 8003cee:	2200      	movs	r2, #0
 8003cf0:	701a      	strb	r2, [r3, #0]
		NumberOfStationPTR = 0;
 8003cf2:	4b10      	ldr	r3, [pc, #64]	; (8003d34 <Emergency_switch_trigger+0xa4>)
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	701a      	strb	r2, [r3, #0]
		Moving_Link_Task_Flag = 0;
 8003cf8:	4b0f      	ldr	r3, [pc, #60]	; (8003d38 <Emergency_switch_trigger+0xa8>)
 8003cfa:	2200      	movs	r2, #0
 8003cfc:	701a      	strb	r2, [r3, #0]

		// Stop the Motor
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8003cfe:	4b0f      	ldr	r3, [pc, #60]	; (8003d3c <Emergency_switch_trigger+0xac>)
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	2200      	movs	r2, #0
 8003d04:	635a      	str	r2, [r3, #52]	; 0x34
		TrjStruc.Start_Theta = PositionPIDController.OutputFeedback;  //set new start theta
 8003d06:	4b0e      	ldr	r3, [pc, #56]	; (8003d40 <Emergency_switch_trigger+0xb0>)
 8003d08:	6a1b      	ldr	r3, [r3, #32]
 8003d0a:	4a07      	ldr	r2, [pc, #28]	; (8003d28 <Emergency_switch_trigger+0x98>)
 8003d0c:	66d3      	str	r3, [r2, #108]	; 0x6c

		PID_Reset();
 8003d0e:	f7ff fef5 	bl	8003afc <PID_Reset>
	}
}
 8003d12:	bf00      	nop
 8003d14:	bd80      	pop	{r7, pc}
 8003d16:	bf00      	nop
 8003d18:	40020400 	.word	0x40020400
 8003d1c:	200000d9 	.word	0x200000d9
 8003d20:	200001de 	.word	0x200001de
 8003d24:	200000da 	.word	0x200000da
 8003d28:	20000278 	.word	0x20000278
 8003d2c:	200000b8 	.word	0x200000b8
 8003d30:	200001e0 	.word	0x200001e0
 8003d34:	200001e1 	.word	0x200001e1
 8003d38:	200001e8 	.word	0x200001e8
 8003d3c:	2000050c 	.word	0x2000050c
 8003d40:	200001f8 	.word	0x200001f8

08003d44 <Controlling_the_LINK>:

void Controlling_the_LINK()
{
 8003d44:	b5b0      	push	{r4, r5, r7, lr}
 8003d46:	af00      	add	r7, sp, #0
	  // GEN Trajectory
	  TrajectoryGenerationProcess();
 8003d48:	f7fe fc4e 	bl	80025e8 <TrajectoryGenerationProcess>
	  EncoderVelocityAndPosition_Update();
 8003d4c:	f7fd ff2c 	bl	8001ba8 <EncoderVelocityAndPosition_Update>
	  PIDController2in1();  ///use only position
 8003d50:	f7ff f83c 	bl	8002dcc <PIDController2in1>
//	  Plant_input = PositionPIDController.ControllerOutput;
	  Plant_input = VelocityPIDController.ControllerOutput;
 8003d54:	4b29      	ldr	r3, [pc, #164]	; (8003dfc <Controlling_the_LINK+0xb8>)
 8003d56:	695b      	ldr	r3, [r3, #20]
 8003d58:	4a29      	ldr	r2, [pc, #164]	; (8003e00 <Controlling_the_LINK+0xbc>)
 8003d5a:	6013      	str	r3, [r2, #0]

	  if (Plant_input >= 0) /// Setting DIR
 8003d5c:	4b28      	ldr	r3, [pc, #160]	; (8003e00 <Controlling_the_LINK+0xbc>)
 8003d5e:	edd3 7a00 	vldr	s15, [r3]
 8003d62:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d6a:	db0c      	blt.n	8003d86 <Controlling_the_LINK+0x42>
	  {
		  DCMotorStruc.DIR = 1;
 8003d6c:	4b25      	ldr	r3, [pc, #148]	; (8003e04 <Controlling_the_LINK+0xc0>)
 8003d6e:	2201      	movs	r2, #1
 8003d70:	701a      	strb	r2, [r3, #0]
		  DCMotorStruc.PWMOut = (uint32_t) (Plant_input);
 8003d72:	4b23      	ldr	r3, [pc, #140]	; (8003e00 <Controlling_the_LINK+0xbc>)
 8003d74:	edd3 7a00 	vldr	s15, [r3]
 8003d78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d7c:	ee17 2a90 	vmov	r2, s15
 8003d80:	4b20      	ldr	r3, [pc, #128]	; (8003e04 <Controlling_the_LINK+0xc0>)
 8003d82:	605a      	str	r2, [r3, #4]
 8003d84:	e01b      	b.n	8003dbe <Controlling_the_LINK+0x7a>
	  }
	  else if (Plant_input < 0)
 8003d86:	4b1e      	ldr	r3, [pc, #120]	; (8003e00 <Controlling_the_LINK+0xbc>)
 8003d88:	edd3 7a00 	vldr	s15, [r3]
 8003d8c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003d90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d94:	d513      	bpl.n	8003dbe <Controlling_the_LINK+0x7a>
	  {
		  DCMotorStruc.DIR = 0;
 8003d96:	4b1b      	ldr	r3, [pc, #108]	; (8003e04 <Controlling_the_LINK+0xc0>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	701a      	strb	r2, [r3, #0]
		  DCMotorStruc.PWMOut = (uint32_t) (Plant_input * -1.0);
 8003d9c:	4b18      	ldr	r3, [pc, #96]	; (8003e00 <Controlling_the_LINK+0xbc>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7fc fb7d 	bl	80004a0 <__aeabi_f2d>
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	4614      	mov	r4, r2
 8003dac:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003db0:	4620      	mov	r0, r4
 8003db2:	4629      	mov	r1, r5
 8003db4:	f7fc fe7c 	bl	8000ab0 <__aeabi_d2uiz>
 8003db8:	4603      	mov	r3, r0
 8003dba:	4a12      	ldr	r2, [pc, #72]	; (8003e04 <Controlling_the_LINK+0xc0>)
 8003dbc:	6053      	str	r3, [r2, #4]
	  }

	  if (DCMotorStruc.PWMOut > 10000)   /// Saturation Output
 8003dbe:	4b11      	ldr	r3, [pc, #68]	; (8003e04 <Controlling_the_LINK+0xc0>)
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f242 7210 	movw	r2, #10000	; 0x2710
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d903      	bls.n	8003dd2 <Controlling_the_LINK+0x8e>
	  {
		 DCMotorStruc.PWMOut = 10000;
 8003dca:	4b0e      	ldr	r3, [pc, #56]	; (8003e04 <Controlling_the_LINK+0xc0>)
 8003dcc:	f242 7210 	movw	r2, #10000	; 0x2710
 8003dd0:	605a      	str	r2, [r3, #4]
	  }

	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, DCMotorStruc.DIR);
 8003dd2:	4b0c      	ldr	r3, [pc, #48]	; (8003e04 <Controlling_the_LINK+0xc0>)
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	461a      	mov	r2, r3
 8003dd8:	2180      	movs	r1, #128	; 0x80
 8003dda:	480b      	ldr	r0, [pc, #44]	; (8003e08 <Controlling_the_LINK+0xc4>)
 8003ddc:	f001 fa82 	bl	80052e4 <HAL_GPIO_WritePin>

	  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, DCMotorStruc.PWMOut); ///Setting PWM Pin
 8003de0:	4b0a      	ldr	r3, [pc, #40]	; (8003e0c <Controlling_the_LINK+0xc8>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4a07      	ldr	r2, [pc, #28]	; (8003e04 <Controlling_the_LINK+0xc0>)
 8003de6:	6852      	ldr	r2, [r2, #4]
 8003de8:	635a      	str	r2, [r3, #52]	; 0x34
	  TrjStruc.Loop_Timestamp = micros();
 8003dea:	f7fe f803 	bl	8001df4 <micros>
 8003dee:	4602      	mov	r2, r0
 8003df0:	460b      	mov	r3, r1
 8003df2:	4907      	ldr	r1, [pc, #28]	; (8003e10 <Controlling_the_LINK+0xcc>)
 8003df4:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
}
 8003df8:	bf00      	nop
 8003dfa:	bdb0      	pop	{r4, r5, r7, pc}
 8003dfc:	20000238 	.word	0x20000238
 8003e00:	200001e4 	.word	0x200001e4
 8003e04:	200000d0 	.word	0x200000d0
 8003e08:	40020800 	.word	0x40020800
 8003e0c:	2000050c 	.word	0x2000050c
 8003e10:	20000278 	.word	0x20000278

08003e14 <SETHOME_StateMachine_Function>:

void SETHOME_StateMachine_Function()
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	af00      	add	r7, sp, #0
	switch (SethomeMode)
 8003e18:	4b1c      	ldr	r3, [pc, #112]	; (8003e8c <SETHOME_StateMachine_Function+0x78>)
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d013      	beq.n	8003e48 <SETHOME_StateMachine_Function+0x34>
 8003e20:	2b02      	cmp	r3, #2
 8003e22:	dc31      	bgt.n	8003e88 <SETHOME_StateMachine_Function+0x74>
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d001      	beq.n	8003e2c <SETHOME_StateMachine_Function+0x18>
 8003e28:	2b01      	cmp	r3, #1
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 2000);
			SethomeMode = SetHomeState_1;
			break;
		case SetHomeState_1:
			break;
 8003e2a:	e02d      	b.n	8003e88 <SETHOME_StateMachine_Function+0x74>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, 0);
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	2180      	movs	r1, #128	; 0x80
 8003e30:	4817      	ldr	r0, [pc, #92]	; (8003e90 <SETHOME_StateMachine_Function+0x7c>)
 8003e32:	f001 fa57 	bl	80052e4 <HAL_GPIO_WritePin>
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 2000);
 8003e36:	4b17      	ldr	r3, [pc, #92]	; (8003e94 <SETHOME_StateMachine_Function+0x80>)
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003e3e:	635a      	str	r2, [r3, #52]	; 0x34
			SethomeMode = SetHomeState_1;
 8003e40:	4b12      	ldr	r3, [pc, #72]	; (8003e8c <SETHOME_StateMachine_Function+0x78>)
 8003e42:	2201      	movs	r2, #1
 8003e44:	701a      	strb	r2, [r3, #0]
			break;
 8003e46:	e01f      	b.n	8003e88 <SETHOME_StateMachine_Function+0x74>
		case SetHomeState_2:

			SethomeMode = SetHomeState_0;
 8003e48:	4b10      	ldr	r3, [pc, #64]	; (8003e8c <SETHOME_StateMachine_Function+0x78>)
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	701a      	strb	r2, [r3, #0]
			Munmunbot_State = STATE_Idle;
 8003e4e:	4b12      	ldr	r3, [pc, #72]	; (8003e98 <SETHOME_StateMachine_Function+0x84>)
 8003e50:	2201      	movs	r2, #1
 8003e52:	701a      	strb	r2, [r3, #0]
			MovingLinkMode = LMM_Not_Set;
 8003e54:	4b11      	ldr	r3, [pc, #68]	; (8003e9c <SETHOME_StateMachine_Function+0x88>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	701a      	strb	r2, [r3, #0]
			__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8003e5a:	4b0e      	ldr	r3, [pc, #56]	; (8003e94 <SETHOME_StateMachine_Function+0x80>)
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	635a      	str	r2, [r3, #52]	; 0x34
			TrjStruc.Start_Theta = htim1.Instance->CNT;  //set new start theta
 8003e62:	4b0f      	ldr	r3, [pc, #60]	; (8003ea0 <SETHOME_StateMachine_Function+0x8c>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e68:	ee07 3a90 	vmov	s15, r3
 8003e6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e70:	4b0c      	ldr	r3, [pc, #48]	; (8003ea4 <SETHOME_StateMachine_Function+0x90>)
 8003e72:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			Moving_Link_Task_Flag = 0;
 8003e76:	4b0c      	ldr	r3, [pc, #48]	; (8003ea8 <SETHOME_StateMachine_Function+0x94>)
 8003e78:	2200      	movs	r2, #0
 8003e7a:	701a      	strb	r2, [r3, #0]
			sethomeTrigger = 1;
 8003e7c:	4b0b      	ldr	r3, [pc, #44]	; (8003eac <SETHOME_StateMachine_Function+0x98>)
 8003e7e:	2201      	movs	r2, #1
 8003e80:	701a      	strb	r2, [r3, #0]
			PID_Reset();
 8003e82:	f7ff fe3b 	bl	8003afc <PID_Reset>

			break;
 8003e86:	bf00      	nop

     }

}
 8003e88:	bf00      	nop
 8003e8a:	bd80      	pop	{r7, pc}
 8003e8c:	200000da 	.word	0x200000da
 8003e90:	40020800 	.word	0x40020800
 8003e94:	2000050c 	.word	0x2000050c
 8003e98:	200000d9 	.word	0x200000d9
 8003e9c:	200001de 	.word	0x200001de
 8003ea0:	200005b4 	.word	0x200005b4
 8003ea4:	20000278 	.word	0x20000278
 8003ea8:	200001e8 	.word	0x200001e8
 8003eac:	200001e9 	.word	0x200001e9

08003eb0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003eb0:	b480      	push	{r7}
 8003eb2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003eb4:	b672      	cpsid	i
}
 8003eb6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003eb8:	e7fe      	b.n	8003eb8 <Error_Handler+0x8>
	...

08003ebc <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	b082      	sub	sp, #8
 8003ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003ec2:	2300      	movs	r3, #0
 8003ec4:	607b      	str	r3, [r7, #4]
 8003ec6:	4b10      	ldr	r3, [pc, #64]	; (8003f08 <HAL_MspInit+0x4c>)
 8003ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eca:	4a0f      	ldr	r2, [pc, #60]	; (8003f08 <HAL_MspInit+0x4c>)
 8003ecc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ed0:	6453      	str	r3, [r2, #68]	; 0x44
 8003ed2:	4b0d      	ldr	r3, [pc, #52]	; (8003f08 <HAL_MspInit+0x4c>)
 8003ed4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ed6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003eda:	607b      	str	r3, [r7, #4]
 8003edc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ede:	2300      	movs	r3, #0
 8003ee0:	603b      	str	r3, [r7, #0]
 8003ee2:	4b09      	ldr	r3, [pc, #36]	; (8003f08 <HAL_MspInit+0x4c>)
 8003ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ee6:	4a08      	ldr	r2, [pc, #32]	; (8003f08 <HAL_MspInit+0x4c>)
 8003ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eec:	6413      	str	r3, [r2, #64]	; 0x40
 8003eee:	4b06      	ldr	r3, [pc, #24]	; (8003f08 <HAL_MspInit+0x4c>)
 8003ef0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ef6:	603b      	str	r3, [r7, #0]
 8003ef8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8003efa:	2007      	movs	r0, #7
 8003efc:	f000 fc04 	bl	8004708 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f00:	bf00      	nop
 8003f02:	3708      	adds	r7, #8
 8003f04:	46bd      	mov	sp, r7
 8003f06:	bd80      	pop	{r7, pc}
 8003f08:	40023800 	.word	0x40023800

08003f0c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003f0c:	b580      	push	{r7, lr}
 8003f0e:	b08a      	sub	sp, #40	; 0x28
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f14:	f107 0314 	add.w	r3, r7, #20
 8003f18:	2200      	movs	r2, #0
 8003f1a:	601a      	str	r2, [r3, #0]
 8003f1c:	605a      	str	r2, [r3, #4]
 8003f1e:	609a      	str	r2, [r3, #8]
 8003f20:	60da      	str	r2, [r3, #12]
 8003f22:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a21      	ldr	r2, [pc, #132]	; (8003fb0 <HAL_I2C_MspInit+0xa4>)
 8003f2a:	4293      	cmp	r3, r2
 8003f2c:	d13c      	bne.n	8003fa8 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f2e:	2300      	movs	r3, #0
 8003f30:	613b      	str	r3, [r7, #16]
 8003f32:	4b20      	ldr	r3, [pc, #128]	; (8003fb4 <HAL_I2C_MspInit+0xa8>)
 8003f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f36:	4a1f      	ldr	r2, [pc, #124]	; (8003fb4 <HAL_I2C_MspInit+0xa8>)
 8003f38:	f043 0302 	orr.w	r3, r3, #2
 8003f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8003f3e:	4b1d      	ldr	r3, [pc, #116]	; (8003fb4 <HAL_I2C_MspInit+0xa8>)
 8003f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f42:	f003 0302 	and.w	r3, r3, #2
 8003f46:	613b      	str	r3, [r7, #16]
 8003f48:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB8     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8003f4a:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8003f4e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f50:	2312      	movs	r3, #18
 8003f52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003f54:	2301      	movs	r3, #1
 8003f56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003f58:	2303      	movs	r3, #3
 8003f5a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8003f5c:	2304      	movs	r3, #4
 8003f5e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003f60:	f107 0314 	add.w	r3, r7, #20
 8003f64:	4619      	mov	r1, r3
 8003f66:	4814      	ldr	r0, [pc, #80]	; (8003fb8 <HAL_I2C_MspInit+0xac>)
 8003f68:	f001 f820 	bl	8004fac <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	60fb      	str	r3, [r7, #12]
 8003f70:	4b10      	ldr	r3, [pc, #64]	; (8003fb4 <HAL_I2C_MspInit+0xa8>)
 8003f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f74:	4a0f      	ldr	r2, [pc, #60]	; (8003fb4 <HAL_I2C_MspInit+0xa8>)
 8003f76:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003f7a:	6413      	str	r3, [r2, #64]	; 0x40
 8003f7c:	4b0d      	ldr	r3, [pc, #52]	; (8003fb4 <HAL_I2C_MspInit+0xa8>)
 8003f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f84:	60fb      	str	r3, [r7, #12]
 8003f86:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8003f88:	2200      	movs	r2, #0
 8003f8a:	2100      	movs	r1, #0
 8003f8c:	201f      	movs	r0, #31
 8003f8e:	f000 fbc6 	bl	800471e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8003f92:	201f      	movs	r0, #31
 8003f94:	f000 fbdf 	bl	8004756 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8003f98:	2200      	movs	r2, #0
 8003f9a:	2100      	movs	r1, #0
 8003f9c:	2020      	movs	r0, #32
 8003f9e:	f000 fbbe 	bl	800471e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8003fa2:	2020      	movs	r0, #32
 8003fa4:	f000 fbd7 	bl	8004756 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003fa8:	bf00      	nop
 8003faa:	3728      	adds	r7, #40	; 0x28
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	40005400 	.word	0x40005400
 8003fb4:	40023800 	.word	0x40023800
 8003fb8:	40020400 	.word	0x40020400

08003fbc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b08a      	sub	sp, #40	; 0x28
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fc4:	f107 0314 	add.w	r3, r7, #20
 8003fc8:	2200      	movs	r2, #0
 8003fca:	601a      	str	r2, [r3, #0]
 8003fcc:	605a      	str	r2, [r3, #4]
 8003fce:	609a      	str	r2, [r3, #8]
 8003fd0:	60da      	str	r2, [r3, #12]
 8003fd2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	4a19      	ldr	r2, [pc, #100]	; (8004040 <HAL_TIM_Encoder_MspInit+0x84>)
 8003fda:	4293      	cmp	r3, r2
 8003fdc:	d12c      	bne.n	8004038 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003fde:	2300      	movs	r3, #0
 8003fe0:	613b      	str	r3, [r7, #16]
 8003fe2:	4b18      	ldr	r3, [pc, #96]	; (8004044 <HAL_TIM_Encoder_MspInit+0x88>)
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe6:	4a17      	ldr	r2, [pc, #92]	; (8004044 <HAL_TIM_Encoder_MspInit+0x88>)
 8003fe8:	f043 0301 	orr.w	r3, r3, #1
 8003fec:	6453      	str	r3, [r2, #68]	; 0x44
 8003fee:	4b15      	ldr	r3, [pc, #84]	; (8004044 <HAL_TIM_Encoder_MspInit+0x88>)
 8003ff0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	613b      	str	r3, [r7, #16]
 8003ff8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	60fb      	str	r3, [r7, #12]
 8003ffe:	4b11      	ldr	r3, [pc, #68]	; (8004044 <HAL_TIM_Encoder_MspInit+0x88>)
 8004000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004002:	4a10      	ldr	r2, [pc, #64]	; (8004044 <HAL_TIM_Encoder_MspInit+0x88>)
 8004004:	f043 0301 	orr.w	r3, r3, #1
 8004008:	6313      	str	r3, [r2, #48]	; 0x30
 800400a:	4b0e      	ldr	r3, [pc, #56]	; (8004044 <HAL_TIM_Encoder_MspInit+0x88>)
 800400c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800400e:	f003 0301 	and.w	r3, r3, #1
 8004012:	60fb      	str	r3, [r7, #12]
 8004014:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Motor_Encoder_A_Pin|Motor_Encoder_B_Pin;
 8004016:	f44f 7340 	mov.w	r3, #768	; 0x300
 800401a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800401c:	2302      	movs	r3, #2
 800401e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004020:	2300      	movs	r3, #0
 8004022:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004024:	2300      	movs	r3, #0
 8004026:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8004028:	2301      	movs	r3, #1
 800402a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800402c:	f107 0314 	add.w	r3, r7, #20
 8004030:	4619      	mov	r1, r3
 8004032:	4805      	ldr	r0, [pc, #20]	; (8004048 <HAL_TIM_Encoder_MspInit+0x8c>)
 8004034:	f000 ffba 	bl	8004fac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8004038:	bf00      	nop
 800403a:	3728      	adds	r7, #40	; 0x28
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	40010000 	.word	0x40010000
 8004044:	40023800 	.word	0x40023800
 8004048:	40020000 	.word	0x40020000

0800404c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af00      	add	r7, sp, #0
 8004052:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800405c:	d116      	bne.n	800408c <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800405e:	2300      	movs	r3, #0
 8004060:	60fb      	str	r3, [r7, #12]
 8004062:	4b16      	ldr	r3, [pc, #88]	; (80040bc <HAL_TIM_Base_MspInit+0x70>)
 8004064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004066:	4a15      	ldr	r2, [pc, #84]	; (80040bc <HAL_TIM_Base_MspInit+0x70>)
 8004068:	f043 0301 	orr.w	r3, r3, #1
 800406c:	6413      	str	r3, [r2, #64]	; 0x40
 800406e:	4b13      	ldr	r3, [pc, #76]	; (80040bc <HAL_TIM_Base_MspInit+0x70>)
 8004070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004072:	f003 0301 	and.w	r3, r3, #1
 8004076:	60fb      	str	r3, [r7, #12]
 8004078:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800407a:	2200      	movs	r2, #0
 800407c:	2100      	movs	r1, #0
 800407e:	201c      	movs	r0, #28
 8004080:	f000 fb4d 	bl	800471e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004084:	201c      	movs	r0, #28
 8004086:	f000 fb66 	bl	8004756 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 800408a:	e012      	b.n	80040b2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a0b      	ldr	r2, [pc, #44]	; (80040c0 <HAL_TIM_Base_MspInit+0x74>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d10d      	bne.n	80040b2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004096:	2300      	movs	r3, #0
 8004098:	60bb      	str	r3, [r7, #8]
 800409a:	4b08      	ldr	r3, [pc, #32]	; (80040bc <HAL_TIM_Base_MspInit+0x70>)
 800409c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409e:	4a07      	ldr	r2, [pc, #28]	; (80040bc <HAL_TIM_Base_MspInit+0x70>)
 80040a0:	f043 0302 	orr.w	r3, r3, #2
 80040a4:	6413      	str	r3, [r2, #64]	; 0x40
 80040a6:	4b05      	ldr	r3, [pc, #20]	; (80040bc <HAL_TIM_Base_MspInit+0x70>)
 80040a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040aa:	f003 0302 	and.w	r3, r3, #2
 80040ae:	60bb      	str	r3, [r7, #8]
 80040b0:	68bb      	ldr	r3, [r7, #8]
}
 80040b2:	bf00      	nop
 80040b4:	3710      	adds	r7, #16
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
 80040ba:	bf00      	nop
 80040bc:	40023800 	.word	0x40023800
 80040c0:	40000400 	.word	0x40000400

080040c4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b088      	sub	sp, #32
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80040cc:	f107 030c 	add.w	r3, r7, #12
 80040d0:	2200      	movs	r2, #0
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	605a      	str	r2, [r3, #4]
 80040d6:	609a      	str	r2, [r3, #8]
 80040d8:	60da      	str	r2, [r3, #12]
 80040da:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	4a12      	ldr	r2, [pc, #72]	; (800412c <HAL_TIM_MspPostInit+0x68>)
 80040e2:	4293      	cmp	r3, r2
 80040e4:	d11d      	bne.n	8004122 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80040e6:	2300      	movs	r3, #0
 80040e8:	60bb      	str	r3, [r7, #8]
 80040ea:	4b11      	ldr	r3, [pc, #68]	; (8004130 <HAL_TIM_MspPostInit+0x6c>)
 80040ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040ee:	4a10      	ldr	r2, [pc, #64]	; (8004130 <HAL_TIM_MspPostInit+0x6c>)
 80040f0:	f043 0301 	orr.w	r3, r3, #1
 80040f4:	6313      	str	r3, [r2, #48]	; 0x30
 80040f6:	4b0e      	ldr	r3, [pc, #56]	; (8004130 <HAL_TIM_MspPostInit+0x6c>)
 80040f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	60bb      	str	r3, [r7, #8]
 8004100:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = PWM_Generation_Pin;
 8004102:	2340      	movs	r3, #64	; 0x40
 8004104:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004106:	2302      	movs	r3, #2
 8004108:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800410a:	2300      	movs	r3, #0
 800410c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800410e:	2300      	movs	r3, #0
 8004110:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004112:	2302      	movs	r3, #2
 8004114:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_Generation_GPIO_Port, &GPIO_InitStruct);
 8004116:	f107 030c 	add.w	r3, r7, #12
 800411a:	4619      	mov	r1, r3
 800411c:	4805      	ldr	r0, [pc, #20]	; (8004134 <HAL_TIM_MspPostInit+0x70>)
 800411e:	f000 ff45 	bl	8004fac <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8004122:	bf00      	nop
 8004124:	3720      	adds	r7, #32
 8004126:	46bd      	mov	sp, r7
 8004128:	bd80      	pop	{r7, pc}
 800412a:	bf00      	nop
 800412c:	40000400 	.word	0x40000400
 8004130:	40023800 	.word	0x40023800
 8004134:	40020000 	.word	0x40020000

08004138 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b08a      	sub	sp, #40	; 0x28
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004140:	f107 0314 	add.w	r3, r7, #20
 8004144:	2200      	movs	r2, #0
 8004146:	601a      	str	r2, [r3, #0]
 8004148:	605a      	str	r2, [r3, #4]
 800414a:	609a      	str	r2, [r3, #8]
 800414c:	60da      	str	r2, [r3, #12]
 800414e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a4c      	ldr	r2, [pc, #304]	; (8004288 <HAL_UART_MspInit+0x150>)
 8004156:	4293      	cmp	r3, r2
 8004158:	f040 8091 	bne.w	800427e <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800415c:	2300      	movs	r3, #0
 800415e:	613b      	str	r3, [r7, #16]
 8004160:	4b4a      	ldr	r3, [pc, #296]	; (800428c <HAL_UART_MspInit+0x154>)
 8004162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004164:	4a49      	ldr	r2, [pc, #292]	; (800428c <HAL_UART_MspInit+0x154>)
 8004166:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800416a:	6413      	str	r3, [r2, #64]	; 0x40
 800416c:	4b47      	ldr	r3, [pc, #284]	; (800428c <HAL_UART_MspInit+0x154>)
 800416e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004170:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004174:	613b      	str	r3, [r7, #16]
 8004176:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004178:	2300      	movs	r3, #0
 800417a:	60fb      	str	r3, [r7, #12]
 800417c:	4b43      	ldr	r3, [pc, #268]	; (800428c <HAL_UART_MspInit+0x154>)
 800417e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004180:	4a42      	ldr	r2, [pc, #264]	; (800428c <HAL_UART_MspInit+0x154>)
 8004182:	f043 0301 	orr.w	r3, r3, #1
 8004186:	6313      	str	r3, [r2, #48]	; 0x30
 8004188:	4b40      	ldr	r3, [pc, #256]	; (800428c <HAL_UART_MspInit+0x154>)
 800418a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	60fb      	str	r3, [r7, #12]
 8004192:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004194:	230c      	movs	r3, #12
 8004196:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004198:	2302      	movs	r3, #2
 800419a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800419c:	2300      	movs	r3, #0
 800419e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80041a0:	2303      	movs	r3, #3
 80041a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80041a4:	2307      	movs	r3, #7
 80041a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80041a8:	f107 0314 	add.w	r3, r7, #20
 80041ac:	4619      	mov	r1, r3
 80041ae:	4838      	ldr	r0, [pc, #224]	; (8004290 <HAL_UART_MspInit+0x158>)
 80041b0:	f000 fefc 	bl	8004fac <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 80041b4:	4b37      	ldr	r3, [pc, #220]	; (8004294 <HAL_UART_MspInit+0x15c>)
 80041b6:	4a38      	ldr	r2, [pc, #224]	; (8004298 <HAL_UART_MspInit+0x160>)
 80041b8:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 80041ba:	4b36      	ldr	r3, [pc, #216]	; (8004294 <HAL_UART_MspInit+0x15c>)
 80041bc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80041c0:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80041c2:	4b34      	ldr	r3, [pc, #208]	; (8004294 <HAL_UART_MspInit+0x15c>)
 80041c4:	2240      	movs	r2, #64	; 0x40
 80041c6:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80041c8:	4b32      	ldr	r3, [pc, #200]	; (8004294 <HAL_UART_MspInit+0x15c>)
 80041ca:	2200      	movs	r2, #0
 80041cc:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80041ce:	4b31      	ldr	r3, [pc, #196]	; (8004294 <HAL_UART_MspInit+0x15c>)
 80041d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80041d4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80041d6:	4b2f      	ldr	r3, [pc, #188]	; (8004294 <HAL_UART_MspInit+0x15c>)
 80041d8:	2200      	movs	r2, #0
 80041da:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80041dc:	4b2d      	ldr	r3, [pc, #180]	; (8004294 <HAL_UART_MspInit+0x15c>)
 80041de:	2200      	movs	r2, #0
 80041e0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80041e2:	4b2c      	ldr	r3, [pc, #176]	; (8004294 <HAL_UART_MspInit+0x15c>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80041e8:	4b2a      	ldr	r3, [pc, #168]	; (8004294 <HAL_UART_MspInit+0x15c>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80041ee:	4b29      	ldr	r3, [pc, #164]	; (8004294 <HAL_UART_MspInit+0x15c>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80041f4:	4827      	ldr	r0, [pc, #156]	; (8004294 <HAL_UART_MspInit+0x15c>)
 80041f6:	f000 fac9 	bl	800478c <HAL_DMA_Init>
 80041fa:	4603      	mov	r3, r0
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d001      	beq.n	8004204 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8004200:	f7ff fe56 	bl	8003eb0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	4a23      	ldr	r2, [pc, #140]	; (8004294 <HAL_UART_MspInit+0x15c>)
 8004208:	635a      	str	r2, [r3, #52]	; 0x34
 800420a:	4a22      	ldr	r2, [pc, #136]	; (8004294 <HAL_UART_MspInit+0x15c>)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8004210:	4b22      	ldr	r3, [pc, #136]	; (800429c <HAL_UART_MspInit+0x164>)
 8004212:	4a23      	ldr	r2, [pc, #140]	; (80042a0 <HAL_UART_MspInit+0x168>)
 8004214:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8004216:	4b21      	ldr	r3, [pc, #132]	; (800429c <HAL_UART_MspInit+0x164>)
 8004218:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800421c:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800421e:	4b1f      	ldr	r3, [pc, #124]	; (800429c <HAL_UART_MspInit+0x164>)
 8004220:	2200      	movs	r2, #0
 8004222:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004224:	4b1d      	ldr	r3, [pc, #116]	; (800429c <HAL_UART_MspInit+0x164>)
 8004226:	2200      	movs	r2, #0
 8004228:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800422a:	4b1c      	ldr	r3, [pc, #112]	; (800429c <HAL_UART_MspInit+0x164>)
 800422c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004230:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004232:	4b1a      	ldr	r3, [pc, #104]	; (800429c <HAL_UART_MspInit+0x164>)
 8004234:	2200      	movs	r2, #0
 8004236:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004238:	4b18      	ldr	r3, [pc, #96]	; (800429c <HAL_UART_MspInit+0x164>)
 800423a:	2200      	movs	r2, #0
 800423c:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800423e:	4b17      	ldr	r3, [pc, #92]	; (800429c <HAL_UART_MspInit+0x164>)
 8004240:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004244:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8004246:	4b15      	ldr	r3, [pc, #84]	; (800429c <HAL_UART_MspInit+0x164>)
 8004248:	2200      	movs	r2, #0
 800424a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800424c:	4b13      	ldr	r3, [pc, #76]	; (800429c <HAL_UART_MspInit+0x164>)
 800424e:	2200      	movs	r2, #0
 8004250:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004252:	4812      	ldr	r0, [pc, #72]	; (800429c <HAL_UART_MspInit+0x164>)
 8004254:	f000 fa9a 	bl	800478c <HAL_DMA_Init>
 8004258:	4603      	mov	r3, r0
 800425a:	2b00      	cmp	r3, #0
 800425c:	d001      	beq.n	8004262 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 800425e:	f7ff fe27 	bl	8003eb0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	4a0d      	ldr	r2, [pc, #52]	; (800429c <HAL_UART_MspInit+0x164>)
 8004266:	639a      	str	r2, [r3, #56]	; 0x38
 8004268:	4a0c      	ldr	r2, [pc, #48]	; (800429c <HAL_UART_MspInit+0x164>)
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800426e:	2200      	movs	r2, #0
 8004270:	2100      	movs	r1, #0
 8004272:	2026      	movs	r0, #38	; 0x26
 8004274:	f000 fa53 	bl	800471e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004278:	2026      	movs	r0, #38	; 0x26
 800427a:	f000 fa6c 	bl	8004756 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800427e:	bf00      	nop
 8004280:	3728      	adds	r7, #40	; 0x28
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	40004400 	.word	0x40004400
 800428c:	40023800 	.word	0x40023800
 8004290:	40020000 	.word	0x40020000
 8004294:	20000554 	.word	0x20000554
 8004298:	400260a0 	.word	0x400260a0
 800429c:	20000458 	.word	0x20000458
 80042a0:	40026088 	.word	0x40026088

080042a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80042a4:	b480      	push	{r7}
 80042a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80042a8:	e7fe      	b.n	80042a8 <NMI_Handler+0x4>

080042aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80042aa:	b480      	push	{r7}
 80042ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80042ae:	e7fe      	b.n	80042ae <HardFault_Handler+0x4>

080042b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80042b0:	b480      	push	{r7}
 80042b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80042b4:	e7fe      	b.n	80042b4 <MemManage_Handler+0x4>

080042b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80042b6:	b480      	push	{r7}
 80042b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80042ba:	e7fe      	b.n	80042ba <BusFault_Handler+0x4>

080042bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80042bc:	b480      	push	{r7}
 80042be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80042c0:	e7fe      	b.n	80042c0 <UsageFault_Handler+0x4>

080042c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80042c2:	b480      	push	{r7}
 80042c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80042c6:	bf00      	nop
 80042c8:	46bd      	mov	sp, r7
 80042ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ce:	4770      	bx	lr

080042d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80042d0:	b480      	push	{r7}
 80042d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80042d4:	bf00      	nop
 80042d6:	46bd      	mov	sp, r7
 80042d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042dc:	4770      	bx	lr

080042de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80042de:	b480      	push	{r7}
 80042e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80042e2:	bf00      	nop
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr

080042ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80042f0:	f000 f91a 	bl	8004528 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80042f4:	bf00      	nop
 80042f6:	bd80      	pop	{r7, pc}

080042f8 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80042fc:	4802      	ldr	r0, [pc, #8]	; (8004308 <DMA1_Stream5_IRQHandler+0x10>)
 80042fe:	f000 fbdd 	bl	8004abc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8004302:	bf00      	nop
 8004304:	bd80      	pop	{r7, pc}
 8004306:	bf00      	nop
 8004308:	20000458 	.word	0x20000458

0800430c <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 800430c:	b580      	push	{r7, lr}
 800430e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004310:	4802      	ldr	r0, [pc, #8]	; (800431c <DMA1_Stream6_IRQHandler+0x10>)
 8004312:	f000 fbd3 	bl	8004abc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8004316:	bf00      	nop
 8004318:	bd80      	pop	{r7, pc}
 800431a:	bf00      	nop
 800431c:	20000554 	.word	0x20000554

08004320 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8004320:	b580      	push	{r7, lr}
 8004322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8004324:	f44f 7080 	mov.w	r0, #256	; 0x100
 8004328:	f000 fff6 	bl	8005318 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800432c:	bf00      	nop
 800432e:	bd80      	pop	{r7, pc}

08004330 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004334:	4802      	ldr	r0, [pc, #8]	; (8004340 <TIM2_IRQHandler+0x10>)
 8004336:	f003 ff13 	bl	8008160 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800433a:	bf00      	nop
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	200005fc 	.word	0x200005fc

08004344 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004348:	4802      	ldr	r0, [pc, #8]	; (8004354 <I2C1_EV_IRQHandler+0x10>)
 800434a:	f001 fa95 	bl	8005878 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 800434e:	bf00      	nop
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	200004b8 	.word	0x200004b8

08004358 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 800435c:	4802      	ldr	r0, [pc, #8]	; (8004368 <I2C1_ER_IRQHandler+0x10>)
 800435e:	f001 fbf8 	bl	8005b52 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8004362:	bf00      	nop
 8004364:	bd80      	pop	{r7, pc}
 8004366:	bf00      	nop
 8004368:	200004b8 	.word	0x200004b8

0800436c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800436c:	b580      	push	{r7, lr}
 800436e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004370:	4802      	ldr	r0, [pc, #8]	; (800437c <USART2_IRQHandler+0x10>)
 8004372:	f004 fddf 	bl	8008f34 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004376:	bf00      	nop
 8004378:	bd80      	pop	{r7, pc}
 800437a:	bf00      	nop
 800437c:	20000644 	.word	0x20000644

08004380 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004384:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004388:	f000 ffc6 	bl	8005318 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 800438c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8004390:	f000 ffc2 	bl	8005318 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004394:	bf00      	nop
 8004396:	bd80      	pop	{r7, pc}

08004398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b086      	sub	sp, #24
 800439c:	af00      	add	r7, sp, #0
 800439e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80043a0:	4a14      	ldr	r2, [pc, #80]	; (80043f4 <_sbrk+0x5c>)
 80043a2:	4b15      	ldr	r3, [pc, #84]	; (80043f8 <_sbrk+0x60>)
 80043a4:	1ad3      	subs	r3, r2, r3
 80043a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80043ac:	4b13      	ldr	r3, [pc, #76]	; (80043fc <_sbrk+0x64>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d102      	bne.n	80043ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80043b4:	4b11      	ldr	r3, [pc, #68]	; (80043fc <_sbrk+0x64>)
 80043b6:	4a12      	ldr	r2, [pc, #72]	; (8004400 <_sbrk+0x68>)
 80043b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80043ba:	4b10      	ldr	r3, [pc, #64]	; (80043fc <_sbrk+0x64>)
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	4413      	add	r3, r2
 80043c2:	693a      	ldr	r2, [r7, #16]
 80043c4:	429a      	cmp	r2, r3
 80043c6:	d207      	bcs.n	80043d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80043c8:	f005 fc10 	bl	8009bec <__errno>
 80043cc:	4603      	mov	r3, r0
 80043ce:	220c      	movs	r2, #12
 80043d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80043d2:	f04f 33ff 	mov.w	r3, #4294967295
 80043d6:	e009      	b.n	80043ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80043d8:	4b08      	ldr	r3, [pc, #32]	; (80043fc <_sbrk+0x64>)
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80043de:	4b07      	ldr	r3, [pc, #28]	; (80043fc <_sbrk+0x64>)
 80043e0:	681a      	ldr	r2, [r3, #0]
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	4413      	add	r3, r2
 80043e6:	4a05      	ldr	r2, [pc, #20]	; (80043fc <_sbrk+0x64>)
 80043e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80043ea:	68fb      	ldr	r3, [r7, #12]
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3718      	adds	r7, #24
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	20020000 	.word	0x20020000
 80043f8:	00000400 	.word	0x00000400
 80043fc:	2000044c 	.word	0x2000044c
 8004400:	200006a0 	.word	0x200006a0

08004404 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004404:	b480      	push	{r7}
 8004406:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004408:	4b08      	ldr	r3, [pc, #32]	; (800442c <SystemInit+0x28>)
 800440a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800440e:	4a07      	ldr	r2, [pc, #28]	; (800442c <SystemInit+0x28>)
 8004410:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004414:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004418:	4b04      	ldr	r3, [pc, #16]	; (800442c <SystemInit+0x28>)
 800441a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800441e:	609a      	str	r2, [r3, #8]
#endif
}
 8004420:	bf00      	nop
 8004422:	46bd      	mov	sp, r7
 8004424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004428:	4770      	bx	lr
 800442a:	bf00      	nop
 800442c:	e000ed00 	.word	0xe000ed00

08004430 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004430:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004468 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8004434:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8004436:	e003      	b.n	8004440 <LoopCopyDataInit>

08004438 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004438:	4b0c      	ldr	r3, [pc, #48]	; (800446c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800443a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800443c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800443e:	3104      	adds	r1, #4

08004440 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004440:	480b      	ldr	r0, [pc, #44]	; (8004470 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8004442:	4b0c      	ldr	r3, [pc, #48]	; (8004474 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8004444:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8004446:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004448:	d3f6      	bcc.n	8004438 <CopyDataInit>
  ldr  r2, =_sbss
 800444a:	4a0b      	ldr	r2, [pc, #44]	; (8004478 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800444c:	e002      	b.n	8004454 <LoopFillZerobss>

0800444e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800444e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004450:	f842 3b04 	str.w	r3, [r2], #4

08004454 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004454:	4b09      	ldr	r3, [pc, #36]	; (800447c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004456:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004458:	d3f9      	bcc.n	800444e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800445a:	f7ff ffd3 	bl	8004404 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800445e:	f005 fbcb 	bl	8009bf8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004462:	f7fc fe21 	bl	80010a8 <main>
  bx  lr    
 8004466:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004468:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 800446c:	08009fac 	.word	0x08009fac
  ldr  r0, =_sdata
 8004470:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004474:	2000008c 	.word	0x2000008c
  ldr  r2, =_sbss
 8004478:	20000090 	.word	0x20000090
  ldr  r3, = _ebss
 800447c:	2000069c 	.word	0x2000069c

08004480 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004480:	e7fe      	b.n	8004480 <ADC_IRQHandler>
	...

08004484 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004484:	b580      	push	{r7, lr}
 8004486:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004488:	4b0e      	ldr	r3, [pc, #56]	; (80044c4 <HAL_Init+0x40>)
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a0d      	ldr	r2, [pc, #52]	; (80044c4 <HAL_Init+0x40>)
 800448e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004492:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004494:	4b0b      	ldr	r3, [pc, #44]	; (80044c4 <HAL_Init+0x40>)
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	4a0a      	ldr	r2, [pc, #40]	; (80044c4 <HAL_Init+0x40>)
 800449a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800449e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80044a0:	4b08      	ldr	r3, [pc, #32]	; (80044c4 <HAL_Init+0x40>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	4a07      	ldr	r2, [pc, #28]	; (80044c4 <HAL_Init+0x40>)
 80044a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80044ac:	2003      	movs	r0, #3
 80044ae:	f000 f92b 	bl	8004708 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80044b2:	2000      	movs	r0, #0
 80044b4:	f000 f808 	bl	80044c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80044b8:	f7ff fd00 	bl	8003ebc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80044bc:	2300      	movs	r3, #0
}
 80044be:	4618      	mov	r0, r3
 80044c0:	bd80      	pop	{r7, pc}
 80044c2:	bf00      	nop
 80044c4:	40023c00 	.word	0x40023c00

080044c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b082      	sub	sp, #8
 80044cc:	af00      	add	r7, sp, #0
 80044ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80044d0:	4b12      	ldr	r3, [pc, #72]	; (800451c <HAL_InitTick+0x54>)
 80044d2:	681a      	ldr	r2, [r3, #0]
 80044d4:	4b12      	ldr	r3, [pc, #72]	; (8004520 <HAL_InitTick+0x58>)
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	4619      	mov	r1, r3
 80044da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80044de:	fbb3 f3f1 	udiv	r3, r3, r1
 80044e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80044e6:	4618      	mov	r0, r3
 80044e8:	f000 f943 	bl	8004772 <HAL_SYSTICK_Config>
 80044ec:	4603      	mov	r3, r0
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d001      	beq.n	80044f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e00e      	b.n	8004514 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2b0f      	cmp	r3, #15
 80044fa:	d80a      	bhi.n	8004512 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80044fc:	2200      	movs	r2, #0
 80044fe:	6879      	ldr	r1, [r7, #4]
 8004500:	f04f 30ff 	mov.w	r0, #4294967295
 8004504:	f000 f90b 	bl	800471e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004508:	4a06      	ldr	r2, [pc, #24]	; (8004524 <HAL_InitTick+0x5c>)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800450e:	2300      	movs	r3, #0
 8004510:	e000      	b.n	8004514 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004512:	2301      	movs	r3, #1
}
 8004514:	4618      	mov	r0, r3
 8004516:	3708      	adds	r7, #8
 8004518:	46bd      	mov	sp, r7
 800451a:	bd80      	pop	{r7, pc}
 800451c:	20000018 	.word	0x20000018
 8004520:	20000020 	.word	0x20000020
 8004524:	2000001c 	.word	0x2000001c

08004528 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004528:	b480      	push	{r7}
 800452a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800452c:	4b06      	ldr	r3, [pc, #24]	; (8004548 <HAL_IncTick+0x20>)
 800452e:	781b      	ldrb	r3, [r3, #0]
 8004530:	461a      	mov	r2, r3
 8004532:	4b06      	ldr	r3, [pc, #24]	; (800454c <HAL_IncTick+0x24>)
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	4413      	add	r3, r2
 8004538:	4a04      	ldr	r2, [pc, #16]	; (800454c <HAL_IncTick+0x24>)
 800453a:	6013      	str	r3, [r2, #0]
}
 800453c:	bf00      	nop
 800453e:	46bd      	mov	sp, r7
 8004540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004544:	4770      	bx	lr
 8004546:	bf00      	nop
 8004548:	20000020 	.word	0x20000020
 800454c:	20000688 	.word	0x20000688

08004550 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004550:	b480      	push	{r7}
 8004552:	af00      	add	r7, sp, #0
  return uwTick;
 8004554:	4b03      	ldr	r3, [pc, #12]	; (8004564 <HAL_GetTick+0x14>)
 8004556:	681b      	ldr	r3, [r3, #0]
}
 8004558:	4618      	mov	r0, r3
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	20000688 	.word	0x20000688

08004568 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	f003 0307 	and.w	r3, r3, #7
 8004576:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004578:	4b0c      	ldr	r3, [pc, #48]	; (80045ac <__NVIC_SetPriorityGrouping+0x44>)
 800457a:	68db      	ldr	r3, [r3, #12]
 800457c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800457e:	68ba      	ldr	r2, [r7, #8]
 8004580:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004584:	4013      	ands	r3, r2
 8004586:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800458c:	68bb      	ldr	r3, [r7, #8]
 800458e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004590:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004594:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004598:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800459a:	4a04      	ldr	r2, [pc, #16]	; (80045ac <__NVIC_SetPriorityGrouping+0x44>)
 800459c:	68bb      	ldr	r3, [r7, #8]
 800459e:	60d3      	str	r3, [r2, #12]
}
 80045a0:	bf00      	nop
 80045a2:	3714      	adds	r7, #20
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr
 80045ac:	e000ed00 	.word	0xe000ed00

080045b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80045b0:	b480      	push	{r7}
 80045b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80045b4:	4b04      	ldr	r3, [pc, #16]	; (80045c8 <__NVIC_GetPriorityGrouping+0x18>)
 80045b6:	68db      	ldr	r3, [r3, #12]
 80045b8:	0a1b      	lsrs	r3, r3, #8
 80045ba:	f003 0307 	and.w	r3, r3, #7
}
 80045be:	4618      	mov	r0, r3
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	e000ed00 	.word	0xe000ed00

080045cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b083      	sub	sp, #12
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	4603      	mov	r3, r0
 80045d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80045d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	db0b      	blt.n	80045f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80045de:	79fb      	ldrb	r3, [r7, #7]
 80045e0:	f003 021f 	and.w	r2, r3, #31
 80045e4:	4907      	ldr	r1, [pc, #28]	; (8004604 <__NVIC_EnableIRQ+0x38>)
 80045e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045ea:	095b      	lsrs	r3, r3, #5
 80045ec:	2001      	movs	r0, #1
 80045ee:	fa00 f202 	lsl.w	r2, r0, r2
 80045f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80045f6:	bf00      	nop
 80045f8:	370c      	adds	r7, #12
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr
 8004602:	bf00      	nop
 8004604:	e000e100 	.word	0xe000e100

08004608 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004608:	b480      	push	{r7}
 800460a:	b083      	sub	sp, #12
 800460c:	af00      	add	r7, sp, #0
 800460e:	4603      	mov	r3, r0
 8004610:	6039      	str	r1, [r7, #0]
 8004612:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004614:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004618:	2b00      	cmp	r3, #0
 800461a:	db0a      	blt.n	8004632 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	b2da      	uxtb	r2, r3
 8004620:	490c      	ldr	r1, [pc, #48]	; (8004654 <__NVIC_SetPriority+0x4c>)
 8004622:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004626:	0112      	lsls	r2, r2, #4
 8004628:	b2d2      	uxtb	r2, r2
 800462a:	440b      	add	r3, r1
 800462c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004630:	e00a      	b.n	8004648 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	b2da      	uxtb	r2, r3
 8004636:	4908      	ldr	r1, [pc, #32]	; (8004658 <__NVIC_SetPriority+0x50>)
 8004638:	79fb      	ldrb	r3, [r7, #7]
 800463a:	f003 030f 	and.w	r3, r3, #15
 800463e:	3b04      	subs	r3, #4
 8004640:	0112      	lsls	r2, r2, #4
 8004642:	b2d2      	uxtb	r2, r2
 8004644:	440b      	add	r3, r1
 8004646:	761a      	strb	r2, [r3, #24]
}
 8004648:	bf00      	nop
 800464a:	370c      	adds	r7, #12
 800464c:	46bd      	mov	sp, r7
 800464e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004652:	4770      	bx	lr
 8004654:	e000e100 	.word	0xe000e100
 8004658:	e000ed00 	.word	0xe000ed00

0800465c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800465c:	b480      	push	{r7}
 800465e:	b089      	sub	sp, #36	; 0x24
 8004660:	af00      	add	r7, sp, #0
 8004662:	60f8      	str	r0, [r7, #12]
 8004664:	60b9      	str	r1, [r7, #8]
 8004666:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	f003 0307 	and.w	r3, r3, #7
 800466e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004670:	69fb      	ldr	r3, [r7, #28]
 8004672:	f1c3 0307 	rsb	r3, r3, #7
 8004676:	2b04      	cmp	r3, #4
 8004678:	bf28      	it	cs
 800467a:	2304      	movcs	r3, #4
 800467c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	3304      	adds	r3, #4
 8004682:	2b06      	cmp	r3, #6
 8004684:	d902      	bls.n	800468c <NVIC_EncodePriority+0x30>
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	3b03      	subs	r3, #3
 800468a:	e000      	b.n	800468e <NVIC_EncodePriority+0x32>
 800468c:	2300      	movs	r3, #0
 800468e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004690:	f04f 32ff 	mov.w	r2, #4294967295
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	fa02 f303 	lsl.w	r3, r2, r3
 800469a:	43da      	mvns	r2, r3
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	401a      	ands	r2, r3
 80046a0:	697b      	ldr	r3, [r7, #20]
 80046a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80046a4:	f04f 31ff 	mov.w	r1, #4294967295
 80046a8:	697b      	ldr	r3, [r7, #20]
 80046aa:	fa01 f303 	lsl.w	r3, r1, r3
 80046ae:	43d9      	mvns	r1, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80046b4:	4313      	orrs	r3, r2
         );
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3724      	adds	r7, #36	; 0x24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c0:	4770      	bx	lr
	...

080046c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	3b01      	subs	r3, #1
 80046d0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80046d4:	d301      	bcc.n	80046da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80046d6:	2301      	movs	r3, #1
 80046d8:	e00f      	b.n	80046fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80046da:	4a0a      	ldr	r2, [pc, #40]	; (8004704 <SysTick_Config+0x40>)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3b01      	subs	r3, #1
 80046e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80046e2:	210f      	movs	r1, #15
 80046e4:	f04f 30ff 	mov.w	r0, #4294967295
 80046e8:	f7ff ff8e 	bl	8004608 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80046ec:	4b05      	ldr	r3, [pc, #20]	; (8004704 <SysTick_Config+0x40>)
 80046ee:	2200      	movs	r2, #0
 80046f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80046f2:	4b04      	ldr	r3, [pc, #16]	; (8004704 <SysTick_Config+0x40>)
 80046f4:	2207      	movs	r2, #7
 80046f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80046f8:	2300      	movs	r3, #0
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	3708      	adds	r7, #8
 80046fe:	46bd      	mov	sp, r7
 8004700:	bd80      	pop	{r7, pc}
 8004702:	bf00      	nop
 8004704:	e000e010 	.word	0xe000e010

08004708 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004708:	b580      	push	{r7, lr}
 800470a:	b082      	sub	sp, #8
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004710:	6878      	ldr	r0, [r7, #4]
 8004712:	f7ff ff29 	bl	8004568 <__NVIC_SetPriorityGrouping>
}
 8004716:	bf00      	nop
 8004718:	3708      	adds	r7, #8
 800471a:	46bd      	mov	sp, r7
 800471c:	bd80      	pop	{r7, pc}

0800471e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800471e:	b580      	push	{r7, lr}
 8004720:	b086      	sub	sp, #24
 8004722:	af00      	add	r7, sp, #0
 8004724:	4603      	mov	r3, r0
 8004726:	60b9      	str	r1, [r7, #8]
 8004728:	607a      	str	r2, [r7, #4]
 800472a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800472c:	2300      	movs	r3, #0
 800472e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004730:	f7ff ff3e 	bl	80045b0 <__NVIC_GetPriorityGrouping>
 8004734:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004736:	687a      	ldr	r2, [r7, #4]
 8004738:	68b9      	ldr	r1, [r7, #8]
 800473a:	6978      	ldr	r0, [r7, #20]
 800473c:	f7ff ff8e 	bl	800465c <NVIC_EncodePriority>
 8004740:	4602      	mov	r2, r0
 8004742:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004746:	4611      	mov	r1, r2
 8004748:	4618      	mov	r0, r3
 800474a:	f7ff ff5d 	bl	8004608 <__NVIC_SetPriority>
}
 800474e:	bf00      	nop
 8004750:	3718      	adds	r7, #24
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}

08004756 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004756:	b580      	push	{r7, lr}
 8004758:	b082      	sub	sp, #8
 800475a:	af00      	add	r7, sp, #0
 800475c:	4603      	mov	r3, r0
 800475e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004764:	4618      	mov	r0, r3
 8004766:	f7ff ff31 	bl	80045cc <__NVIC_EnableIRQ>
}
 800476a:	bf00      	nop
 800476c:	3708      	adds	r7, #8
 800476e:	46bd      	mov	sp, r7
 8004770:	bd80      	pop	{r7, pc}

08004772 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004772:	b580      	push	{r7, lr}
 8004774:	b082      	sub	sp, #8
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f7ff ffa2 	bl	80046c4 <SysTick_Config>
 8004780:	4603      	mov	r3, r0
}
 8004782:	4618      	mov	r0, r3
 8004784:	3708      	adds	r7, #8
 8004786:	46bd      	mov	sp, r7
 8004788:	bd80      	pop	{r7, pc}
	...

0800478c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800478c:	b580      	push	{r7, lr}
 800478e:	b086      	sub	sp, #24
 8004790:	af00      	add	r7, sp, #0
 8004792:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004794:	2300      	movs	r3, #0
 8004796:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004798:	f7ff feda 	bl	8004550 <HAL_GetTick>
 800479c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d101      	bne.n	80047a8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e099      	b.n	80048dc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2202      	movs	r2, #2
 80047b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 0201 	bic.w	r2, r2, #1
 80047c6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047c8:	e00f      	b.n	80047ea <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80047ca:	f7ff fec1 	bl	8004550 <HAL_GetTick>
 80047ce:	4602      	mov	r2, r0
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	1ad3      	subs	r3, r2, r3
 80047d4:	2b05      	cmp	r3, #5
 80047d6:	d908      	bls.n	80047ea <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	2220      	movs	r2, #32
 80047dc:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	2203      	movs	r2, #3
 80047e2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80047e6:	2303      	movs	r3, #3
 80047e8:	e078      	b.n	80048dc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f003 0301 	and.w	r3, r3, #1
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d1e8      	bne.n	80047ca <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8004800:	697a      	ldr	r2, [r7, #20]
 8004802:	4b38      	ldr	r3, [pc, #224]	; (80048e4 <HAL_DMA_Init+0x158>)
 8004804:	4013      	ands	r3, r2
 8004806:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	685a      	ldr	r2, [r3, #4]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004816:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	691b      	ldr	r3, [r3, #16]
 800481c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004822:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	699b      	ldr	r3, [r3, #24]
 8004828:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800482e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	6a1b      	ldr	r3, [r3, #32]
 8004834:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004836:	697a      	ldr	r2, [r7, #20]
 8004838:	4313      	orrs	r3, r2
 800483a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004840:	2b04      	cmp	r3, #4
 8004842:	d107      	bne.n	8004854 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484c:	4313      	orrs	r3, r2
 800484e:	697a      	ldr	r2, [r7, #20]
 8004850:	4313      	orrs	r3, r2
 8004852:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	697a      	ldr	r2, [r7, #20]
 800485a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	695b      	ldr	r3, [r3, #20]
 8004862:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	f023 0307 	bic.w	r3, r3, #7
 800486a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004870:	697a      	ldr	r2, [r7, #20]
 8004872:	4313      	orrs	r3, r2
 8004874:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800487a:	2b04      	cmp	r3, #4
 800487c:	d117      	bne.n	80048ae <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004882:	697a      	ldr	r2, [r7, #20]
 8004884:	4313      	orrs	r3, r2
 8004886:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800488c:	2b00      	cmp	r3, #0
 800488e:	d00e      	beq.n	80048ae <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004890:	6878      	ldr	r0, [r7, #4]
 8004892:	f000 fb0f 	bl	8004eb4 <DMA_CheckFifoParam>
 8004896:	4603      	mov	r3, r0
 8004898:	2b00      	cmp	r3, #0
 800489a:	d008      	beq.n	80048ae <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	2240      	movs	r2, #64	; 0x40
 80048a0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2201      	movs	r2, #1
 80048a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80048aa:	2301      	movs	r3, #1
 80048ac:	e016      	b.n	80048dc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	697a      	ldr	r2, [r7, #20]
 80048b4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 fac6 	bl	8004e48 <DMA_CalcBaseAndBitshift>
 80048bc:	4603      	mov	r3, r0
 80048be:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80048c4:	223f      	movs	r2, #63	; 0x3f
 80048c6:	409a      	lsls	r2, r3
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80048da:	2300      	movs	r3, #0
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3718      	adds	r7, #24
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}
 80048e4:	f010803f 	.word	0xf010803f

080048e8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b086      	sub	sp, #24
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	60f8      	str	r0, [r7, #12]
 80048f0:	60b9      	str	r1, [r7, #8]
 80048f2:	607a      	str	r2, [r7, #4]
 80048f4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80048f6:	2300      	movs	r3, #0
 80048f8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048fe:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8004906:	2b01      	cmp	r3, #1
 8004908:	d101      	bne.n	800490e <HAL_DMA_Start_IT+0x26>
 800490a:	2302      	movs	r3, #2
 800490c:	e040      	b.n	8004990 <HAL_DMA_Start_IT+0xa8>
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800491c:	b2db      	uxtb	r3, r3
 800491e:	2b01      	cmp	r3, #1
 8004920:	d12f      	bne.n	8004982 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2202      	movs	r2, #2
 8004926:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	2200      	movs	r2, #0
 800492e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	687a      	ldr	r2, [r7, #4]
 8004934:	68b9      	ldr	r1, [r7, #8]
 8004936:	68f8      	ldr	r0, [r7, #12]
 8004938:	f000 fa58 	bl	8004dec <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004940:	223f      	movs	r2, #63	; 0x3f
 8004942:	409a      	lsls	r2, r3
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f042 0216 	orr.w	r2, r2, #22
 8004956:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495c:	2b00      	cmp	r3, #0
 800495e:	d007      	beq.n	8004970 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	681a      	ldr	r2, [r3, #0]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f042 0208 	orr.w	r2, r2, #8
 800496e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	681a      	ldr	r2, [r3, #0]
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	f042 0201 	orr.w	r2, r2, #1
 800497e:	601a      	str	r2, [r3, #0]
 8004980:	e005      	b.n	800498e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2200      	movs	r2, #0
 8004986:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800498a:	2302      	movs	r3, #2
 800498c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800498e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004990:	4618      	mov	r0, r3
 8004992:	3718      	adds	r7, #24
 8004994:	46bd      	mov	sp, r7
 8004996:	bd80      	pop	{r7, pc}

08004998 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004998:	b580      	push	{r7, lr}
 800499a:	b084      	sub	sp, #16
 800499c:	af00      	add	r7, sp, #0
 800499e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a4:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80049a6:	f7ff fdd3 	bl	8004550 <HAL_GetTick>
 80049aa:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80049b2:	b2db      	uxtb	r3, r3
 80049b4:	2b02      	cmp	r3, #2
 80049b6:	d008      	beq.n	80049ca <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	2280      	movs	r2, #128	; 0x80
 80049bc:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e052      	b.n	8004a70 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	f022 0216 	bic.w	r2, r2, #22
 80049d8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	695a      	ldr	r2, [r3, #20]
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80049e8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d103      	bne.n	80049fa <HAL_DMA_Abort+0x62>
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d007      	beq.n	8004a0a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f022 0208 	bic.w	r2, r2, #8
 8004a08:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	f022 0201 	bic.w	r2, r2, #1
 8004a18:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a1a:	e013      	b.n	8004a44 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004a1c:	f7ff fd98 	bl	8004550 <HAL_GetTick>
 8004a20:	4602      	mov	r2, r0
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	1ad3      	subs	r3, r2, r3
 8004a26:	2b05      	cmp	r3, #5
 8004a28:	d90c      	bls.n	8004a44 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2200      	movs	r2, #0
 8004a34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2203      	movs	r2, #3
 8004a3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8004a40:	2303      	movs	r3, #3
 8004a42:	e015      	b.n	8004a70 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f003 0301 	and.w	r3, r3, #1
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	d1e4      	bne.n	8004a1c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a56:	223f      	movs	r2, #63	; 0x3f
 8004a58:	409a      	lsls	r2, r3
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2200      	movs	r2, #0
 8004a62:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8004a6e:	2300      	movs	r3, #0
}
 8004a70:	4618      	mov	r0, r3
 8004a72:	3710      	adds	r7, #16
 8004a74:	46bd      	mov	sp, r7
 8004a76:	bd80      	pop	{r7, pc}

08004a78 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004a78:	b480      	push	{r7}
 8004a7a:	b083      	sub	sp, #12
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004a86:	b2db      	uxtb	r3, r3
 8004a88:	2b02      	cmp	r3, #2
 8004a8a:	d004      	beq.n	8004a96 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2280      	movs	r2, #128	; 0x80
 8004a90:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e00c      	b.n	8004ab0 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2205      	movs	r2, #5
 8004a9a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	681a      	ldr	r2, [r3, #0]
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f022 0201 	bic.w	r2, r2, #1
 8004aac:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004aae:	2300      	movs	r3, #0
}
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	370c      	adds	r7, #12
 8004ab4:	46bd      	mov	sp, r7
 8004ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aba:	4770      	bx	lr

08004abc <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004abc:	b580      	push	{r7, lr}
 8004abe:	b086      	sub	sp, #24
 8004ac0:	af00      	add	r7, sp, #0
 8004ac2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004ac4:	2300      	movs	r3, #0
 8004ac6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004ac8:	4b92      	ldr	r3, [pc, #584]	; (8004d14 <HAL_DMA_IRQHandler+0x258>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a92      	ldr	r2, [pc, #584]	; (8004d18 <HAL_DMA_IRQHandler+0x25c>)
 8004ace:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad2:	0a9b      	lsrs	r3, r3, #10
 8004ad4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ada:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004ae6:	2208      	movs	r2, #8
 8004ae8:	409a      	lsls	r2, r3
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	4013      	ands	r3, r2
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d01a      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0304 	and.w	r3, r3, #4
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d013      	beq.n	8004b28 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f022 0204 	bic.w	r2, r2, #4
 8004b0e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b14:	2208      	movs	r2, #8
 8004b16:	409a      	lsls	r2, r3
 8004b18:	693b      	ldr	r3, [r7, #16]
 8004b1a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b20:	f043 0201 	orr.w	r2, r3, #1
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b2c:	2201      	movs	r2, #1
 8004b2e:	409a      	lsls	r2, r3
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	4013      	ands	r3, r2
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d012      	beq.n	8004b5e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	695b      	ldr	r3, [r3, #20]
 8004b3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d00b      	beq.n	8004b5e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	409a      	lsls	r2, r3
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b56:	f043 0202 	orr.w	r2, r3, #2
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b62:	2204      	movs	r2, #4
 8004b64:	409a      	lsls	r2, r3
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	4013      	ands	r3, r2
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d012      	beq.n	8004b94 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f003 0302 	and.w	r3, r3, #2
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d00b      	beq.n	8004b94 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b80:	2204      	movs	r2, #4
 8004b82:	409a      	lsls	r2, r3
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b8c:	f043 0204 	orr.w	r2, r3, #4
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b98:	2210      	movs	r2, #16
 8004b9a:	409a      	lsls	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	4013      	ands	r3, r2
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d043      	beq.n	8004c2c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	f003 0308 	and.w	r3, r3, #8
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d03c      	beq.n	8004c2c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004bb6:	2210      	movs	r2, #16
 8004bb8:	409a      	lsls	r2, r3
 8004bba:	693b      	ldr	r3, [r7, #16]
 8004bbc:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d018      	beq.n	8004bfe <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d108      	bne.n	8004bec <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d024      	beq.n	8004c2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004be6:	6878      	ldr	r0, [r7, #4]
 8004be8:	4798      	blx	r3
 8004bea:	e01f      	b.n	8004c2c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d01b      	beq.n	8004c2c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004bf8:	6878      	ldr	r0, [r7, #4]
 8004bfa:	4798      	blx	r3
 8004bfc:	e016      	b.n	8004c2c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d107      	bne.n	8004c1c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	681a      	ldr	r2, [r3, #0]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 0208 	bic.w	r2, r2, #8
 8004c1a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d003      	beq.n	8004c2c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c28:	6878      	ldr	r0, [r7, #4]
 8004c2a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c30:	2220      	movs	r2, #32
 8004c32:	409a      	lsls	r2, r3
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	4013      	ands	r3, r2
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f000 808e 	beq.w	8004d5a <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	f003 0310 	and.w	r3, r3, #16
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f000 8086 	beq.w	8004d5a <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004c52:	2220      	movs	r2, #32
 8004c54:	409a      	lsls	r2, r3
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b05      	cmp	r3, #5
 8004c64:	d136      	bne.n	8004cd4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f022 0216 	bic.w	r2, r2, #22
 8004c74:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	695a      	ldr	r2, [r3, #20]
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004c84:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d103      	bne.n	8004c96 <HAL_DMA_IRQHandler+0x1da>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d007      	beq.n	8004ca6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	681a      	ldr	r2, [r3, #0]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	f022 0208 	bic.w	r2, r2, #8
 8004ca4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004caa:	223f      	movs	r2, #63	; 0x3f
 8004cac:	409a      	lsls	r2, r3
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d07d      	beq.n	8004dc6 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004cce:	6878      	ldr	r0, [r7, #4]
 8004cd0:	4798      	blx	r3
        }
        return;
 8004cd2:	e078      	b.n	8004dc6 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d01c      	beq.n	8004d1c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d108      	bne.n	8004d02 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d030      	beq.n	8004d5a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	4798      	blx	r3
 8004d00:	e02b      	b.n	8004d5a <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d027      	beq.n	8004d5a <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d0e:	6878      	ldr	r0, [r7, #4]
 8004d10:	4798      	blx	r3
 8004d12:	e022      	b.n	8004d5a <HAL_DMA_IRQHandler+0x29e>
 8004d14:	20000018 	.word	0x20000018
 8004d18:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d10f      	bne.n	8004d4a <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f022 0210 	bic.w	r2, r2, #16
 8004d38:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d003      	beq.n	8004d5a <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d032      	beq.n	8004dc8 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d66:	f003 0301 	and.w	r3, r3, #1
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d022      	beq.n	8004db4 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2205      	movs	r2, #5
 8004d72:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	681a      	ldr	r2, [r3, #0]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	f022 0201 	bic.w	r2, r2, #1
 8004d84:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004d86:	68bb      	ldr	r3, [r7, #8]
 8004d88:	3301      	adds	r3, #1
 8004d8a:	60bb      	str	r3, [r7, #8]
 8004d8c:	697a      	ldr	r2, [r7, #20]
 8004d8e:	429a      	cmp	r2, r3
 8004d90:	d307      	bcc.n	8004da2 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0301 	and.w	r3, r3, #1
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d1f2      	bne.n	8004d86 <HAL_DMA_IRQHandler+0x2ca>
 8004da0:	e000      	b.n	8004da4 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8004da2:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2200      	movs	r2, #0
 8004da8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2201      	movs	r2, #1
 8004db0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d005      	beq.n	8004dc8 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004dc0:	6878      	ldr	r0, [r7, #4]
 8004dc2:	4798      	blx	r3
 8004dc4:	e000      	b.n	8004dc8 <HAL_DMA_IRQHandler+0x30c>
        return;
 8004dc6:	bf00      	nop
    }
  }
}
 8004dc8:	3718      	adds	r7, #24
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop

08004dd0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004dd0:	b480      	push	{r7}
 8004dd2:	b083      	sub	sp, #12
 8004dd4:	af00      	add	r7, sp, #0
 8004dd6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004dde:	b2db      	uxtb	r3, r3
}
 8004de0:	4618      	mov	r0, r3
 8004de2:	370c      	adds	r7, #12
 8004de4:	46bd      	mov	sp, r7
 8004de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dea:	4770      	bx	lr

08004dec <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004dec:	b480      	push	{r7}
 8004dee:	b085      	sub	sp, #20
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	60f8      	str	r0, [r7, #12]
 8004df4:	60b9      	str	r1, [r7, #8]
 8004df6:	607a      	str	r2, [r7, #4]
 8004df8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	681a      	ldr	r2, [r3, #0]
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004e08:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	683a      	ldr	r2, [r7, #0]
 8004e10:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	689b      	ldr	r3, [r3, #8]
 8004e16:	2b40      	cmp	r3, #64	; 0x40
 8004e18:	d108      	bne.n	8004e2c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	687a      	ldr	r2, [r7, #4]
 8004e20:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	68ba      	ldr	r2, [r7, #8]
 8004e28:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004e2a:	e007      	b.n	8004e3c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	68ba      	ldr	r2, [r7, #8]
 8004e32:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	60da      	str	r2, [r3, #12]
}
 8004e3c:	bf00      	nop
 8004e3e:	3714      	adds	r7, #20
 8004e40:	46bd      	mov	sp, r7
 8004e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e46:	4770      	bx	lr

08004e48 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004e48:	b480      	push	{r7}
 8004e4a:	b085      	sub	sp, #20
 8004e4c:	af00      	add	r7, sp, #0
 8004e4e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	3b10      	subs	r3, #16
 8004e58:	4a14      	ldr	r2, [pc, #80]	; (8004eac <DMA_CalcBaseAndBitshift+0x64>)
 8004e5a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e5e:	091b      	lsrs	r3, r3, #4
 8004e60:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004e62:	4a13      	ldr	r2, [pc, #76]	; (8004eb0 <DMA_CalcBaseAndBitshift+0x68>)
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	4413      	add	r3, r2
 8004e68:	781b      	ldrb	r3, [r3, #0]
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2b03      	cmp	r3, #3
 8004e74:	d909      	bls.n	8004e8a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e7e:	f023 0303 	bic.w	r3, r3, #3
 8004e82:	1d1a      	adds	r2, r3, #4
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	659a      	str	r2, [r3, #88]	; 0x58
 8004e88:	e007      	b.n	8004e9a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004e92:	f023 0303 	bic.w	r3, r3, #3
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	3714      	adds	r7, #20
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	aaaaaaab 	.word	0xaaaaaaab
 8004eb0:	08009f94 	.word	0x08009f94

08004eb4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	b085      	sub	sp, #20
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ec4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	699b      	ldr	r3, [r3, #24]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d11f      	bne.n	8004f0e <DMA_CheckFifoParam+0x5a>
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	2b03      	cmp	r3, #3
 8004ed2:	d856      	bhi.n	8004f82 <DMA_CheckFifoParam+0xce>
 8004ed4:	a201      	add	r2, pc, #4	; (adr r2, 8004edc <DMA_CheckFifoParam+0x28>)
 8004ed6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eda:	bf00      	nop
 8004edc:	08004eed 	.word	0x08004eed
 8004ee0:	08004eff 	.word	0x08004eff
 8004ee4:	08004eed 	.word	0x08004eed
 8004ee8:	08004f83 	.word	0x08004f83
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ef0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d046      	beq.n	8004f86 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004ef8:	2301      	movs	r3, #1
 8004efa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004efc:	e043      	b.n	8004f86 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f02:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f06:	d140      	bne.n	8004f8a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f0c:	e03d      	b.n	8004f8a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	699b      	ldr	r3, [r3, #24]
 8004f12:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004f16:	d121      	bne.n	8004f5c <DMA_CheckFifoParam+0xa8>
 8004f18:	68bb      	ldr	r3, [r7, #8]
 8004f1a:	2b03      	cmp	r3, #3
 8004f1c:	d837      	bhi.n	8004f8e <DMA_CheckFifoParam+0xda>
 8004f1e:	a201      	add	r2, pc, #4	; (adr r2, 8004f24 <DMA_CheckFifoParam+0x70>)
 8004f20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f24:	08004f35 	.word	0x08004f35
 8004f28:	08004f3b 	.word	0x08004f3b
 8004f2c:	08004f35 	.word	0x08004f35
 8004f30:	08004f4d 	.word	0x08004f4d
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004f34:	2301      	movs	r3, #1
 8004f36:	73fb      	strb	r3, [r7, #15]
      break;
 8004f38:	e030      	b.n	8004f9c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d025      	beq.n	8004f92 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f4a:	e022      	b.n	8004f92 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f50:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004f54:	d11f      	bne.n	8004f96 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004f56:	2301      	movs	r3, #1
 8004f58:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004f5a:	e01c      	b.n	8004f96 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004f5c:	68bb      	ldr	r3, [r7, #8]
 8004f5e:	2b02      	cmp	r3, #2
 8004f60:	d903      	bls.n	8004f6a <DMA_CheckFifoParam+0xb6>
 8004f62:	68bb      	ldr	r3, [r7, #8]
 8004f64:	2b03      	cmp	r3, #3
 8004f66:	d003      	beq.n	8004f70 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004f68:	e018      	b.n	8004f9c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004f6a:	2301      	movs	r3, #1
 8004f6c:	73fb      	strb	r3, [r7, #15]
      break;
 8004f6e:	e015      	b.n	8004f9c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f74:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d00e      	beq.n	8004f9a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004f7c:	2301      	movs	r3, #1
 8004f7e:	73fb      	strb	r3, [r7, #15]
      break;
 8004f80:	e00b      	b.n	8004f9a <DMA_CheckFifoParam+0xe6>
      break;
 8004f82:	bf00      	nop
 8004f84:	e00a      	b.n	8004f9c <DMA_CheckFifoParam+0xe8>
      break;
 8004f86:	bf00      	nop
 8004f88:	e008      	b.n	8004f9c <DMA_CheckFifoParam+0xe8>
      break;
 8004f8a:	bf00      	nop
 8004f8c:	e006      	b.n	8004f9c <DMA_CheckFifoParam+0xe8>
      break;
 8004f8e:	bf00      	nop
 8004f90:	e004      	b.n	8004f9c <DMA_CheckFifoParam+0xe8>
      break;
 8004f92:	bf00      	nop
 8004f94:	e002      	b.n	8004f9c <DMA_CheckFifoParam+0xe8>
      break;   
 8004f96:	bf00      	nop
 8004f98:	e000      	b.n	8004f9c <DMA_CheckFifoParam+0xe8>
      break;
 8004f9a:	bf00      	nop
    }
  } 
  
  return status; 
 8004f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	3714      	adds	r7, #20
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop

08004fac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b089      	sub	sp, #36	; 0x24
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	61fb      	str	r3, [r7, #28]
 8004fc6:	e159      	b.n	800527c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004fc8:	2201      	movs	r2, #1
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004fd0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004fd2:	683b      	ldr	r3, [r7, #0]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	697a      	ldr	r2, [r7, #20]
 8004fd8:	4013      	ands	r3, r2
 8004fda:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	697b      	ldr	r3, [r7, #20]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	f040 8148 	bne.w	8005276 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	f003 0303 	and.w	r3, r3, #3
 8004fee:	2b01      	cmp	r3, #1
 8004ff0:	d005      	beq.n	8004ffe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	685b      	ldr	r3, [r3, #4]
 8004ff6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004ffa:	2b02      	cmp	r3, #2
 8004ffc:	d130      	bne.n	8005060 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	689b      	ldr	r3, [r3, #8]
 8005002:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	005b      	lsls	r3, r3, #1
 8005008:	2203      	movs	r2, #3
 800500a:	fa02 f303 	lsl.w	r3, r2, r3
 800500e:	43db      	mvns	r3, r3
 8005010:	69ba      	ldr	r2, [r7, #24]
 8005012:	4013      	ands	r3, r2
 8005014:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	68da      	ldr	r2, [r3, #12]
 800501a:	69fb      	ldr	r3, [r7, #28]
 800501c:	005b      	lsls	r3, r3, #1
 800501e:	fa02 f303 	lsl.w	r3, r2, r3
 8005022:	69ba      	ldr	r2, [r7, #24]
 8005024:	4313      	orrs	r3, r2
 8005026:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	69ba      	ldr	r2, [r7, #24]
 800502c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	685b      	ldr	r3, [r3, #4]
 8005032:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005034:	2201      	movs	r2, #1
 8005036:	69fb      	ldr	r3, [r7, #28]
 8005038:	fa02 f303 	lsl.w	r3, r2, r3
 800503c:	43db      	mvns	r3, r3
 800503e:	69ba      	ldr	r2, [r7, #24]
 8005040:	4013      	ands	r3, r2
 8005042:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
 8005048:	091b      	lsrs	r3, r3, #4
 800504a:	f003 0201 	and.w	r2, r3, #1
 800504e:	69fb      	ldr	r3, [r7, #28]
 8005050:	fa02 f303 	lsl.w	r3, r2, r3
 8005054:	69ba      	ldr	r2, [r7, #24]
 8005056:	4313      	orrs	r3, r2
 8005058:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	685b      	ldr	r3, [r3, #4]
 8005064:	f003 0303 	and.w	r3, r3, #3
 8005068:	2b03      	cmp	r3, #3
 800506a:	d017      	beq.n	800509c <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005072:	69fb      	ldr	r3, [r7, #28]
 8005074:	005b      	lsls	r3, r3, #1
 8005076:	2203      	movs	r2, #3
 8005078:	fa02 f303 	lsl.w	r3, r2, r3
 800507c:	43db      	mvns	r3, r3
 800507e:	69ba      	ldr	r2, [r7, #24]
 8005080:	4013      	ands	r3, r2
 8005082:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	689a      	ldr	r2, [r3, #8]
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	005b      	lsls	r3, r3, #1
 800508c:	fa02 f303 	lsl.w	r3, r2, r3
 8005090:	69ba      	ldr	r2, [r7, #24]
 8005092:	4313      	orrs	r3, r2
 8005094:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	69ba      	ldr	r2, [r7, #24]
 800509a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800509c:	683b      	ldr	r3, [r7, #0]
 800509e:	685b      	ldr	r3, [r3, #4]
 80050a0:	f003 0303 	and.w	r3, r3, #3
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d123      	bne.n	80050f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	08da      	lsrs	r2, r3, #3
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	3208      	adds	r2, #8
 80050b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	f003 0307 	and.w	r3, r3, #7
 80050bc:	009b      	lsls	r3, r3, #2
 80050be:	220f      	movs	r2, #15
 80050c0:	fa02 f303 	lsl.w	r3, r2, r3
 80050c4:	43db      	mvns	r3, r3
 80050c6:	69ba      	ldr	r2, [r7, #24]
 80050c8:	4013      	ands	r3, r2
 80050ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	691a      	ldr	r2, [r3, #16]
 80050d0:	69fb      	ldr	r3, [r7, #28]
 80050d2:	f003 0307 	and.w	r3, r3, #7
 80050d6:	009b      	lsls	r3, r3, #2
 80050d8:	fa02 f303 	lsl.w	r3, r2, r3
 80050dc:	69ba      	ldr	r2, [r7, #24]
 80050de:	4313      	orrs	r3, r2
 80050e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	08da      	lsrs	r2, r3, #3
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	3208      	adds	r2, #8
 80050ea:	69b9      	ldr	r1, [r7, #24]
 80050ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80050f6:	69fb      	ldr	r3, [r7, #28]
 80050f8:	005b      	lsls	r3, r3, #1
 80050fa:	2203      	movs	r2, #3
 80050fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005100:	43db      	mvns	r3, r3
 8005102:	69ba      	ldr	r2, [r7, #24]
 8005104:	4013      	ands	r3, r2
 8005106:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685b      	ldr	r3, [r3, #4]
 800510c:	f003 0203 	and.w	r2, r3, #3
 8005110:	69fb      	ldr	r3, [r7, #28]
 8005112:	005b      	lsls	r3, r3, #1
 8005114:	fa02 f303 	lsl.w	r3, r2, r3
 8005118:	69ba      	ldr	r2, [r7, #24]
 800511a:	4313      	orrs	r3, r2
 800511c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	69ba      	ldr	r2, [r7, #24]
 8005122:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005124:	683b      	ldr	r3, [r7, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800512c:	2b00      	cmp	r3, #0
 800512e:	f000 80a2 	beq.w	8005276 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005132:	2300      	movs	r3, #0
 8005134:	60fb      	str	r3, [r7, #12]
 8005136:	4b57      	ldr	r3, [pc, #348]	; (8005294 <HAL_GPIO_Init+0x2e8>)
 8005138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800513a:	4a56      	ldr	r2, [pc, #344]	; (8005294 <HAL_GPIO_Init+0x2e8>)
 800513c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005140:	6453      	str	r3, [r2, #68]	; 0x44
 8005142:	4b54      	ldr	r3, [pc, #336]	; (8005294 <HAL_GPIO_Init+0x2e8>)
 8005144:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005146:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800514a:	60fb      	str	r3, [r7, #12]
 800514c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800514e:	4a52      	ldr	r2, [pc, #328]	; (8005298 <HAL_GPIO_Init+0x2ec>)
 8005150:	69fb      	ldr	r3, [r7, #28]
 8005152:	089b      	lsrs	r3, r3, #2
 8005154:	3302      	adds	r3, #2
 8005156:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800515a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800515c:	69fb      	ldr	r3, [r7, #28]
 800515e:	f003 0303 	and.w	r3, r3, #3
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	220f      	movs	r2, #15
 8005166:	fa02 f303 	lsl.w	r3, r2, r3
 800516a:	43db      	mvns	r3, r3
 800516c:	69ba      	ldr	r2, [r7, #24]
 800516e:	4013      	ands	r3, r2
 8005170:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	4a49      	ldr	r2, [pc, #292]	; (800529c <HAL_GPIO_Init+0x2f0>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d019      	beq.n	80051ae <HAL_GPIO_Init+0x202>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	4a48      	ldr	r2, [pc, #288]	; (80052a0 <HAL_GPIO_Init+0x2f4>)
 800517e:	4293      	cmp	r3, r2
 8005180:	d013      	beq.n	80051aa <HAL_GPIO_Init+0x1fe>
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	4a47      	ldr	r2, [pc, #284]	; (80052a4 <HAL_GPIO_Init+0x2f8>)
 8005186:	4293      	cmp	r3, r2
 8005188:	d00d      	beq.n	80051a6 <HAL_GPIO_Init+0x1fa>
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	4a46      	ldr	r2, [pc, #280]	; (80052a8 <HAL_GPIO_Init+0x2fc>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d007      	beq.n	80051a2 <HAL_GPIO_Init+0x1f6>
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a45      	ldr	r2, [pc, #276]	; (80052ac <HAL_GPIO_Init+0x300>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d101      	bne.n	800519e <HAL_GPIO_Init+0x1f2>
 800519a:	2304      	movs	r3, #4
 800519c:	e008      	b.n	80051b0 <HAL_GPIO_Init+0x204>
 800519e:	2307      	movs	r3, #7
 80051a0:	e006      	b.n	80051b0 <HAL_GPIO_Init+0x204>
 80051a2:	2303      	movs	r3, #3
 80051a4:	e004      	b.n	80051b0 <HAL_GPIO_Init+0x204>
 80051a6:	2302      	movs	r3, #2
 80051a8:	e002      	b.n	80051b0 <HAL_GPIO_Init+0x204>
 80051aa:	2301      	movs	r3, #1
 80051ac:	e000      	b.n	80051b0 <HAL_GPIO_Init+0x204>
 80051ae:	2300      	movs	r3, #0
 80051b0:	69fa      	ldr	r2, [r7, #28]
 80051b2:	f002 0203 	and.w	r2, r2, #3
 80051b6:	0092      	lsls	r2, r2, #2
 80051b8:	4093      	lsls	r3, r2
 80051ba:	69ba      	ldr	r2, [r7, #24]
 80051bc:	4313      	orrs	r3, r2
 80051be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80051c0:	4935      	ldr	r1, [pc, #212]	; (8005298 <HAL_GPIO_Init+0x2ec>)
 80051c2:	69fb      	ldr	r3, [r7, #28]
 80051c4:	089b      	lsrs	r3, r3, #2
 80051c6:	3302      	adds	r3, #2
 80051c8:	69ba      	ldr	r2, [r7, #24]
 80051ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80051ce:	4b38      	ldr	r3, [pc, #224]	; (80052b0 <HAL_GPIO_Init+0x304>)
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	43db      	mvns	r3, r3
 80051d8:	69ba      	ldr	r2, [r7, #24]
 80051da:	4013      	ands	r3, r2
 80051dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	685b      	ldr	r3, [r3, #4]
 80051e2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d003      	beq.n	80051f2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80051ea:	69ba      	ldr	r2, [r7, #24]
 80051ec:	693b      	ldr	r3, [r7, #16]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80051f2:	4a2f      	ldr	r2, [pc, #188]	; (80052b0 <HAL_GPIO_Init+0x304>)
 80051f4:	69bb      	ldr	r3, [r7, #24]
 80051f6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80051f8:	4b2d      	ldr	r3, [pc, #180]	; (80052b0 <HAL_GPIO_Init+0x304>)
 80051fa:	685b      	ldr	r3, [r3, #4]
 80051fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80051fe:	693b      	ldr	r3, [r7, #16]
 8005200:	43db      	mvns	r3, r3
 8005202:	69ba      	ldr	r2, [r7, #24]
 8005204:	4013      	ands	r3, r2
 8005206:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005208:	683b      	ldr	r3, [r7, #0]
 800520a:	685b      	ldr	r3, [r3, #4]
 800520c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005210:	2b00      	cmp	r3, #0
 8005212:	d003      	beq.n	800521c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005214:	69ba      	ldr	r2, [r7, #24]
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	4313      	orrs	r3, r2
 800521a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800521c:	4a24      	ldr	r2, [pc, #144]	; (80052b0 <HAL_GPIO_Init+0x304>)
 800521e:	69bb      	ldr	r3, [r7, #24]
 8005220:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005222:	4b23      	ldr	r3, [pc, #140]	; (80052b0 <HAL_GPIO_Init+0x304>)
 8005224:	689b      	ldr	r3, [r3, #8]
 8005226:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	43db      	mvns	r3, r3
 800522c:	69ba      	ldr	r2, [r7, #24]
 800522e:	4013      	ands	r3, r2
 8005230:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800523a:	2b00      	cmp	r3, #0
 800523c:	d003      	beq.n	8005246 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800523e:	69ba      	ldr	r2, [r7, #24]
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	4313      	orrs	r3, r2
 8005244:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005246:	4a1a      	ldr	r2, [pc, #104]	; (80052b0 <HAL_GPIO_Init+0x304>)
 8005248:	69bb      	ldr	r3, [r7, #24]
 800524a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800524c:	4b18      	ldr	r3, [pc, #96]	; (80052b0 <HAL_GPIO_Init+0x304>)
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005252:	693b      	ldr	r3, [r7, #16]
 8005254:	43db      	mvns	r3, r3
 8005256:	69ba      	ldr	r2, [r7, #24]
 8005258:	4013      	ands	r3, r2
 800525a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	685b      	ldr	r3, [r3, #4]
 8005260:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005264:	2b00      	cmp	r3, #0
 8005266:	d003      	beq.n	8005270 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8005268:	69ba      	ldr	r2, [r7, #24]
 800526a:	693b      	ldr	r3, [r7, #16]
 800526c:	4313      	orrs	r3, r2
 800526e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005270:	4a0f      	ldr	r2, [pc, #60]	; (80052b0 <HAL_GPIO_Init+0x304>)
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005276:	69fb      	ldr	r3, [r7, #28]
 8005278:	3301      	adds	r3, #1
 800527a:	61fb      	str	r3, [r7, #28]
 800527c:	69fb      	ldr	r3, [r7, #28]
 800527e:	2b0f      	cmp	r3, #15
 8005280:	f67f aea2 	bls.w	8004fc8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8005284:	bf00      	nop
 8005286:	bf00      	nop
 8005288:	3724      	adds	r7, #36	; 0x24
 800528a:	46bd      	mov	sp, r7
 800528c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005290:	4770      	bx	lr
 8005292:	bf00      	nop
 8005294:	40023800 	.word	0x40023800
 8005298:	40013800 	.word	0x40013800
 800529c:	40020000 	.word	0x40020000
 80052a0:	40020400 	.word	0x40020400
 80052a4:	40020800 	.word	0x40020800
 80052a8:	40020c00 	.word	0x40020c00
 80052ac:	40021000 	.word	0x40021000
 80052b0:	40013c00 	.word	0x40013c00

080052b4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80052b4:	b480      	push	{r7}
 80052b6:	b085      	sub	sp, #20
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
 80052bc:	460b      	mov	r3, r1
 80052be:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	691a      	ldr	r2, [r3, #16]
 80052c4:	887b      	ldrh	r3, [r7, #2]
 80052c6:	4013      	ands	r3, r2
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d002      	beq.n	80052d2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80052cc:	2301      	movs	r3, #1
 80052ce:	73fb      	strb	r3, [r7, #15]
 80052d0:	e001      	b.n	80052d6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80052d2:	2300      	movs	r3, #0
 80052d4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80052d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80052d8:	4618      	mov	r0, r3
 80052da:	3714      	adds	r7, #20
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr

080052e4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	460b      	mov	r3, r1
 80052ee:	807b      	strh	r3, [r7, #2]
 80052f0:	4613      	mov	r3, r2
 80052f2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80052f4:	787b      	ldrb	r3, [r7, #1]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d003      	beq.n	8005302 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80052fa:	887a      	ldrh	r2, [r7, #2]
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005300:	e003      	b.n	800530a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005302:	887b      	ldrh	r3, [r7, #2]
 8005304:	041a      	lsls	r2, r3, #16
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	619a      	str	r2, [r3, #24]
}
 800530a:	bf00      	nop
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr
	...

08005318 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b082      	sub	sp, #8
 800531c:	af00      	add	r7, sp, #0
 800531e:	4603      	mov	r3, r0
 8005320:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8005322:	4b08      	ldr	r3, [pc, #32]	; (8005344 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005324:	695a      	ldr	r2, [r3, #20]
 8005326:	88fb      	ldrh	r3, [r7, #6]
 8005328:	4013      	ands	r3, r2
 800532a:	2b00      	cmp	r3, #0
 800532c:	d006      	beq.n	800533c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800532e:	4a05      	ldr	r2, [pc, #20]	; (8005344 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005330:	88fb      	ldrh	r3, [r7, #6]
 8005332:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005334:	88fb      	ldrh	r3, [r7, #6]
 8005336:	4618      	mov	r0, r3
 8005338:	f7fc fd0c 	bl	8001d54 <HAL_GPIO_EXTI_Callback>
  }
}
 800533c:	bf00      	nop
 800533e:	3708      	adds	r7, #8
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	40013c00 	.word	0x40013c00

08005348 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005348:	b580      	push	{r7, lr}
 800534a:	b084      	sub	sp, #16
 800534c:	af00      	add	r7, sp, #0
 800534e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2b00      	cmp	r3, #0
 8005354:	d101      	bne.n	800535a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005356:	2301      	movs	r3, #1
 8005358:	e12b      	b.n	80055b2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005360:	b2db      	uxtb	r3, r3
 8005362:	2b00      	cmp	r3, #0
 8005364:	d106      	bne.n	8005374 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2200      	movs	r2, #0
 800536a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800536e:	6878      	ldr	r0, [r7, #4]
 8005370:	f7fe fdcc 	bl	8003f0c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	2224      	movs	r2, #36	; 0x24
 8005378:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	681a      	ldr	r2, [r3, #0]
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f022 0201 	bic.w	r2, r2, #1
 800538a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800539a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80053aa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80053ac:	f002 fb66 	bl	8007a7c <HAL_RCC_GetPCLK1Freq>
 80053b0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	685b      	ldr	r3, [r3, #4]
 80053b6:	4a81      	ldr	r2, [pc, #516]	; (80055bc <HAL_I2C_Init+0x274>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d807      	bhi.n	80053cc <HAL_I2C_Init+0x84>
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	4a80      	ldr	r2, [pc, #512]	; (80055c0 <HAL_I2C_Init+0x278>)
 80053c0:	4293      	cmp	r3, r2
 80053c2:	bf94      	ite	ls
 80053c4:	2301      	movls	r3, #1
 80053c6:	2300      	movhi	r3, #0
 80053c8:	b2db      	uxtb	r3, r3
 80053ca:	e006      	b.n	80053da <HAL_I2C_Init+0x92>
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	4a7d      	ldr	r2, [pc, #500]	; (80055c4 <HAL_I2C_Init+0x27c>)
 80053d0:	4293      	cmp	r3, r2
 80053d2:	bf94      	ite	ls
 80053d4:	2301      	movls	r3, #1
 80053d6:	2300      	movhi	r3, #0
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d001      	beq.n	80053e2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	e0e7      	b.n	80055b2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	4a78      	ldr	r2, [pc, #480]	; (80055c8 <HAL_I2C_Init+0x280>)
 80053e6:	fba2 2303 	umull	r2, r3, r2, r3
 80053ea:	0c9b      	lsrs	r3, r3, #18
 80053ec:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	685b      	ldr	r3, [r3, #4]
 80053f4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	68ba      	ldr	r2, [r7, #8]
 80053fe:	430a      	orrs	r2, r1
 8005400:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	6a1b      	ldr	r3, [r3, #32]
 8005408:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	685b      	ldr	r3, [r3, #4]
 8005410:	4a6a      	ldr	r2, [pc, #424]	; (80055bc <HAL_I2C_Init+0x274>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d802      	bhi.n	800541c <HAL_I2C_Init+0xd4>
 8005416:	68bb      	ldr	r3, [r7, #8]
 8005418:	3301      	adds	r3, #1
 800541a:	e009      	b.n	8005430 <HAL_I2C_Init+0xe8>
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005422:	fb02 f303 	mul.w	r3, r2, r3
 8005426:	4a69      	ldr	r2, [pc, #420]	; (80055cc <HAL_I2C_Init+0x284>)
 8005428:	fba2 2303 	umull	r2, r3, r2, r3
 800542c:	099b      	lsrs	r3, r3, #6
 800542e:	3301      	adds	r3, #1
 8005430:	687a      	ldr	r2, [r7, #4]
 8005432:	6812      	ldr	r2, [r2, #0]
 8005434:	430b      	orrs	r3, r1
 8005436:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	69db      	ldr	r3, [r3, #28]
 800543e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005442:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	495c      	ldr	r1, [pc, #368]	; (80055bc <HAL_I2C_Init+0x274>)
 800544c:	428b      	cmp	r3, r1
 800544e:	d819      	bhi.n	8005484 <HAL_I2C_Init+0x13c>
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	1e59      	subs	r1, r3, #1
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	685b      	ldr	r3, [r3, #4]
 8005458:	005b      	lsls	r3, r3, #1
 800545a:	fbb1 f3f3 	udiv	r3, r1, r3
 800545e:	1c59      	adds	r1, r3, #1
 8005460:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005464:	400b      	ands	r3, r1
 8005466:	2b00      	cmp	r3, #0
 8005468:	d00a      	beq.n	8005480 <HAL_I2C_Init+0x138>
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	1e59      	subs	r1, r3, #1
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	685b      	ldr	r3, [r3, #4]
 8005472:	005b      	lsls	r3, r3, #1
 8005474:	fbb1 f3f3 	udiv	r3, r1, r3
 8005478:	3301      	adds	r3, #1
 800547a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800547e:	e051      	b.n	8005524 <HAL_I2C_Init+0x1dc>
 8005480:	2304      	movs	r3, #4
 8005482:	e04f      	b.n	8005524 <HAL_I2C_Init+0x1dc>
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	689b      	ldr	r3, [r3, #8]
 8005488:	2b00      	cmp	r3, #0
 800548a:	d111      	bne.n	80054b0 <HAL_I2C_Init+0x168>
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	1e58      	subs	r0, r3, #1
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	6859      	ldr	r1, [r3, #4]
 8005494:	460b      	mov	r3, r1
 8005496:	005b      	lsls	r3, r3, #1
 8005498:	440b      	add	r3, r1
 800549a:	fbb0 f3f3 	udiv	r3, r0, r3
 800549e:	3301      	adds	r3, #1
 80054a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	bf0c      	ite	eq
 80054a8:	2301      	moveq	r3, #1
 80054aa:	2300      	movne	r3, #0
 80054ac:	b2db      	uxtb	r3, r3
 80054ae:	e012      	b.n	80054d6 <HAL_I2C_Init+0x18e>
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	1e58      	subs	r0, r3, #1
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6859      	ldr	r1, [r3, #4]
 80054b8:	460b      	mov	r3, r1
 80054ba:	009b      	lsls	r3, r3, #2
 80054bc:	440b      	add	r3, r1
 80054be:	0099      	lsls	r1, r3, #2
 80054c0:	440b      	add	r3, r1
 80054c2:	fbb0 f3f3 	udiv	r3, r0, r3
 80054c6:	3301      	adds	r3, #1
 80054c8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	bf0c      	ite	eq
 80054d0:	2301      	moveq	r3, #1
 80054d2:	2300      	movne	r3, #0
 80054d4:	b2db      	uxtb	r3, r3
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d001      	beq.n	80054de <HAL_I2C_Init+0x196>
 80054da:	2301      	movs	r3, #1
 80054dc:	e022      	b.n	8005524 <HAL_I2C_Init+0x1dc>
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d10e      	bne.n	8005504 <HAL_I2C_Init+0x1bc>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	1e58      	subs	r0, r3, #1
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6859      	ldr	r1, [r3, #4]
 80054ee:	460b      	mov	r3, r1
 80054f0:	005b      	lsls	r3, r3, #1
 80054f2:	440b      	add	r3, r1
 80054f4:	fbb0 f3f3 	udiv	r3, r0, r3
 80054f8:	3301      	adds	r3, #1
 80054fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005502:	e00f      	b.n	8005524 <HAL_I2C_Init+0x1dc>
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	1e58      	subs	r0, r3, #1
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6859      	ldr	r1, [r3, #4]
 800550c:	460b      	mov	r3, r1
 800550e:	009b      	lsls	r3, r3, #2
 8005510:	440b      	add	r3, r1
 8005512:	0099      	lsls	r1, r3, #2
 8005514:	440b      	add	r3, r1
 8005516:	fbb0 f3f3 	udiv	r3, r0, r3
 800551a:	3301      	adds	r3, #1
 800551c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005520:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005524:	6879      	ldr	r1, [r7, #4]
 8005526:	6809      	ldr	r1, [r1, #0]
 8005528:	4313      	orrs	r3, r2
 800552a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	69da      	ldr	r2, [r3, #28]
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	431a      	orrs	r2, r3
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	430a      	orrs	r2, r1
 8005546:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	689b      	ldr	r3, [r3, #8]
 800554e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005552:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005556:	687a      	ldr	r2, [r7, #4]
 8005558:	6911      	ldr	r1, [r2, #16]
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	68d2      	ldr	r2, [r2, #12]
 800555e:	4311      	orrs	r1, r2
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	6812      	ldr	r2, [r2, #0]
 8005564:	430b      	orrs	r3, r1
 8005566:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	695a      	ldr	r2, [r3, #20]
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	699b      	ldr	r3, [r3, #24]
 800557a:	431a      	orrs	r2, r3
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	430a      	orrs	r2, r1
 8005582:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f042 0201 	orr.w	r2, r2, #1
 8005592:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	2200      	movs	r2, #0
 8005598:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	2220      	movs	r2, #32
 800559e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	2200      	movs	r2, #0
 80055a6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}
 80055ba:	bf00      	nop
 80055bc:	000186a0 	.word	0x000186a0
 80055c0:	001e847f 	.word	0x001e847f
 80055c4:	003d08ff 	.word	0x003d08ff
 80055c8:	431bde83 	.word	0x431bde83
 80055cc:	10624dd3 	.word	0x10624dd3

080055d0 <HAL_I2C_Master_Transmit_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b087      	sub	sp, #28
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	60f8      	str	r0, [r7, #12]
 80055d8:	607a      	str	r2, [r7, #4]
 80055da:	461a      	mov	r2, r3
 80055dc:	460b      	mov	r3, r1
 80055de:	817b      	strh	r3, [r7, #10]
 80055e0:	4613      	mov	r3, r2
 80055e2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80055e4:	2300      	movs	r3, #0
 80055e6:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80055ee:	b2db      	uxtb	r3, r3
 80055f0:	2b20      	cmp	r3, #32
 80055f2:	f040 8085 	bne.w	8005700 <HAL_I2C_Master_Transmit_IT+0x130>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80055f6:	4b46      	ldr	r3, [pc, #280]	; (8005710 <HAL_I2C_Master_Transmit_IT+0x140>)
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	08db      	lsrs	r3, r3, #3
 80055fc:	4a45      	ldr	r2, [pc, #276]	; (8005714 <HAL_I2C_Master_Transmit_IT+0x144>)
 80055fe:	fba2 2303 	umull	r2, r3, r2, r3
 8005602:	0a1a      	lsrs	r2, r3, #8
 8005604:	4613      	mov	r3, r2
 8005606:	009b      	lsls	r3, r3, #2
 8005608:	4413      	add	r3, r2
 800560a:	009a      	lsls	r2, r3, #2
 800560c:	4413      	add	r3, r2
 800560e:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	3b01      	subs	r3, #1
 8005614:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005616:	697b      	ldr	r3, [r7, #20]
 8005618:	2b00      	cmp	r3, #0
 800561a:	d116      	bne.n	800564a <HAL_I2C_Master_Transmit_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	2200      	movs	r2, #0
 8005620:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	2220      	movs	r2, #32
 8005626:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2200      	movs	r2, #0
 800562e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005636:	f043 0220 	orr.w	r2, r3, #32
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	2200      	movs	r2, #0
 8005642:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e05b      	b.n	8005702 <HAL_I2C_Master_Transmit_IT+0x132>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	699b      	ldr	r3, [r3, #24]
 8005650:	f003 0302 	and.w	r3, r3, #2
 8005654:	2b02      	cmp	r3, #2
 8005656:	d0db      	beq.n	8005610 <HAL_I2C_Master_Transmit_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800565e:	2b01      	cmp	r3, #1
 8005660:	d101      	bne.n	8005666 <HAL_I2C_Master_Transmit_IT+0x96>
 8005662:	2302      	movs	r3, #2
 8005664:	e04d      	b.n	8005702 <HAL_I2C_Master_Transmit_IT+0x132>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2201      	movs	r2, #1
 800566a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 0301 	and.w	r3, r3, #1
 8005678:	2b01      	cmp	r3, #1
 800567a:	d007      	beq.n	800568c <HAL_I2C_Master_Transmit_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	681a      	ldr	r2, [r3, #0]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f042 0201 	orr.w	r2, r2, #1
 800568a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	681a      	ldr	r2, [r3, #0]
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800569a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2221      	movs	r2, #33	; 0x21
 80056a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2210      	movs	r2, #16
 80056a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	2200      	movs	r2, #0
 80056b0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	687a      	ldr	r2, [r7, #4]
 80056b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	893a      	ldrh	r2, [r7, #8]
 80056bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056c2:	b29a      	uxth	r2, r3
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	4a13      	ldr	r2, [pc, #76]	; (8005718 <HAL_I2C_Master_Transmit_IT+0x148>)
 80056cc:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 80056ce:	897a      	ldrh	r2, [r7, #10]
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	645a      	str	r2, [r3, #68]	; 0x44

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	681a      	ldr	r2, [r3, #0]
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80056e2:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Note : The I2C interrupts must be enabled after unlocking current process
              to avoid the risk of I2C interrupt handle execution before current
              process unlock */
    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	685a      	ldr	r2, [r3, #4]
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 80056fa:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 80056fc:	2300      	movs	r3, #0
 80056fe:	e000      	b.n	8005702 <HAL_I2C_Master_Transmit_IT+0x132>
  }
  else
  {
    return HAL_BUSY;
 8005700:	2302      	movs	r3, #2
  }
}
 8005702:	4618      	mov	r0, r3
 8005704:	371c      	adds	r7, #28
 8005706:	46bd      	mov	sp, r7
 8005708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570c:	4770      	bx	lr
 800570e:	bf00      	nop
 8005710:	20000018 	.word	0x20000018
 8005714:	14f8b589 	.word	0x14f8b589
 8005718:	ffff0000 	.word	0xffff0000

0800571c <HAL_I2C_Master_Receive_IT>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_IT(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 800571c:	b480      	push	{r7}
 800571e:	b087      	sub	sp, #28
 8005720:	af00      	add	r7, sp, #0
 8005722:	60f8      	str	r0, [r7, #12]
 8005724:	607a      	str	r2, [r7, #4]
 8005726:	461a      	mov	r2, r3
 8005728:	460b      	mov	r3, r1
 800572a:	817b      	strh	r3, [r7, #10]
 800572c:	4613      	mov	r3, r2
 800572e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8005730:	2300      	movs	r3, #0
 8005732:	617b      	str	r3, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800573a:	b2db      	uxtb	r3, r3
 800573c:	2b20      	cmp	r3, #32
 800573e:	f040 808d 	bne.w	800585c <HAL_I2C_Master_Receive_IT+0x140>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 8005742:	4b4a      	ldr	r3, [pc, #296]	; (800586c <HAL_I2C_Master_Receive_IT+0x150>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	08db      	lsrs	r3, r3, #3
 8005748:	4a49      	ldr	r2, [pc, #292]	; (8005870 <HAL_I2C_Master_Receive_IT+0x154>)
 800574a:	fba2 2303 	umull	r2, r3, r2, r3
 800574e:	0a1a      	lsrs	r2, r3, #8
 8005750:	4613      	mov	r3, r2
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	4413      	add	r3, r2
 8005756:	009a      	lsls	r2, r3, #2
 8005758:	4413      	add	r3, r2
 800575a:	617b      	str	r3, [r7, #20]
    do
    {
      count--;
 800575c:	697b      	ldr	r3, [r7, #20]
 800575e:	3b01      	subs	r3, #1
 8005760:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	2b00      	cmp	r3, #0
 8005766:	d116      	bne.n	8005796 <HAL_I2C_Master_Receive_IT+0x7a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	2200      	movs	r2, #0
 800576c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2220      	movs	r2, #32
 8005772:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	2200      	movs	r2, #0
 800577a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005782:	f043 0220 	orr.w	r2, r3, #32
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e063      	b.n	800585e <HAL_I2C_Master_Receive_IT+0x142>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	699b      	ldr	r3, [r3, #24]
 800579c:	f003 0302 	and.w	r3, r3, #2
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d0db      	beq.n	800575c <HAL_I2C_Master_Receive_IT+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057aa:	2b01      	cmp	r3, #1
 80057ac:	d101      	bne.n	80057b2 <HAL_I2C_Master_Receive_IT+0x96>
 80057ae:	2302      	movs	r3, #2
 80057b0:	e055      	b.n	800585e <HAL_I2C_Master_Receive_IT+0x142>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2201      	movs	r2, #1
 80057b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f003 0301 	and.w	r3, r3, #1
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d007      	beq.n	80057d8 <HAL_I2C_Master_Receive_IT+0xbc>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	681a      	ldr	r2, [r3, #0]
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f042 0201 	orr.w	r2, r2, #1
 80057d6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80057e6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2222      	movs	r2, #34	; 0x22
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2210      	movs	r2, #16
 80057f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	687a      	ldr	r2, [r7, #4]
 8005802:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	893a      	ldrh	r2, [r7, #8]
 8005808:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800580e:	b29a      	uxth	r2, r3
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	4a17      	ldr	r2, [pc, #92]	; (8005874 <HAL_I2C_Master_Receive_IT+0x158>)
 8005818:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->Devaddress  = DevAddress;
 800581a:	897a      	ldrh	r2, [r7, #10]
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Enable Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800582e:	601a      	str	r2, [r3, #0]

    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	681a      	ldr	r2, [r3, #0]
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800583e:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005840:	68fb      	ldr	r3, [r7, #12]
 8005842:	2200      	movs	r2, #0
 8005844:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    /* Note : The I2C interrupts must be enabled after unlocking current process
    to avoid the risk of I2C interrupt handle execution before current
    process unlock */

    /* Enable EVT, BUF and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	685a      	ldr	r2, [r3, #4]
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f442 62e0 	orr.w	r2, r2, #1792	; 0x700
 8005856:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8005858:	2300      	movs	r3, #0
 800585a:	e000      	b.n	800585e <HAL_I2C_Master_Receive_IT+0x142>
  }
  else
  {
    return HAL_BUSY;
 800585c:	2302      	movs	r3, #2
  }
}
 800585e:	4618      	mov	r0, r3
 8005860:	371c      	adds	r7, #28
 8005862:	46bd      	mov	sp, r7
 8005864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005868:	4770      	bx	lr
 800586a:	bf00      	nop
 800586c:	20000018 	.word	0x20000018
 8005870:	14f8b589 	.word	0x14f8b589
 8005874:	ffff0000 	.word	0xffff0000

08005878 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b088      	sub	sp, #32
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8005880:	2300      	movs	r3, #0
 8005882:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	685b      	ldr	r3, [r3, #4]
 800588a:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005890:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005898:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058a0:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
 80058a4:	2b10      	cmp	r3, #16
 80058a6:	d003      	beq.n	80058b0 <HAL_I2C_EV_IRQHandler+0x38>
 80058a8:	7bfb      	ldrb	r3, [r7, #15]
 80058aa:	2b40      	cmp	r3, #64	; 0x40
 80058ac:	f040 80bd 	bne.w	8005a2a <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	699b      	ldr	r3, [r3, #24]
 80058b6:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	695b      	ldr	r3, [r3, #20]
 80058be:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80058c0:	69fb      	ldr	r3, [r7, #28]
 80058c2:	f003 0301 	and.w	r3, r3, #1
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d10d      	bne.n	80058e6 <HAL_I2C_EV_IRQHandler+0x6e>
 80058ca:	693b      	ldr	r3, [r7, #16]
 80058cc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80058d0:	d003      	beq.n	80058da <HAL_I2C_EV_IRQHandler+0x62>
 80058d2:	693b      	ldr	r3, [r7, #16]
 80058d4:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80058d8:	d101      	bne.n	80058de <HAL_I2C_EV_IRQHandler+0x66>
 80058da:	2301      	movs	r3, #1
 80058dc:	e000      	b.n	80058e0 <HAL_I2C_EV_IRQHandler+0x68>
 80058de:	2300      	movs	r3, #0
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	f000 812e 	beq.w	8005b42 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80058e6:	69fb      	ldr	r3, [r7, #28]
 80058e8:	f003 0301 	and.w	r3, r3, #1
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d00c      	beq.n	800590a <HAL_I2C_EV_IRQHandler+0x92>
 80058f0:	697b      	ldr	r3, [r7, #20]
 80058f2:	0a5b      	lsrs	r3, r3, #9
 80058f4:	f003 0301 	and.w	r3, r3, #1
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d006      	beq.n	800590a <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f001 fc55 	bl	80071ac <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8005902:	6878      	ldr	r0, [r7, #4]
 8005904:	f000 fd62 	bl	80063cc <I2C_Master_SB>
 8005908:	e08e      	b.n	8005a28 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800590a:	69fb      	ldr	r3, [r7, #28]
 800590c:	08db      	lsrs	r3, r3, #3
 800590e:	f003 0301 	and.w	r3, r3, #1
 8005912:	2b00      	cmp	r3, #0
 8005914:	d009      	beq.n	800592a <HAL_I2C_EV_IRQHandler+0xb2>
 8005916:	697b      	ldr	r3, [r7, #20]
 8005918:	0a5b      	lsrs	r3, r3, #9
 800591a:	f003 0301 	and.w	r3, r3, #1
 800591e:	2b00      	cmp	r3, #0
 8005920:	d003      	beq.n	800592a <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 fdd8 	bl	80064d8 <I2C_Master_ADD10>
 8005928:	e07e      	b.n	8005a28 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800592a:	69fb      	ldr	r3, [r7, #28]
 800592c:	085b      	lsrs	r3, r3, #1
 800592e:	f003 0301 	and.w	r3, r3, #1
 8005932:	2b00      	cmp	r3, #0
 8005934:	d009      	beq.n	800594a <HAL_I2C_EV_IRQHandler+0xd2>
 8005936:	697b      	ldr	r3, [r7, #20]
 8005938:	0a5b      	lsrs	r3, r3, #9
 800593a:	f003 0301 	and.w	r3, r3, #1
 800593e:	2b00      	cmp	r3, #0
 8005940:	d003      	beq.n	800594a <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8005942:	6878      	ldr	r0, [r7, #4]
 8005944:	f000 fdf2 	bl	800652c <I2C_Master_ADDR>
 8005948:	e06e      	b.n	8005a28 <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	089b      	lsrs	r3, r3, #2
 800594e:	f003 0301 	and.w	r3, r3, #1
 8005952:	2b00      	cmp	r3, #0
 8005954:	d037      	beq.n	80059c6 <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005960:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005964:	f000 80ef 	beq.w	8005b46 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005968:	69fb      	ldr	r3, [r7, #28]
 800596a:	09db      	lsrs	r3, r3, #7
 800596c:	f003 0301 	and.w	r3, r3, #1
 8005970:	2b00      	cmp	r3, #0
 8005972:	d00f      	beq.n	8005994 <HAL_I2C_EV_IRQHandler+0x11c>
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	0a9b      	lsrs	r3, r3, #10
 8005978:	f003 0301 	and.w	r3, r3, #1
 800597c:	2b00      	cmp	r3, #0
 800597e:	d009      	beq.n	8005994 <HAL_I2C_EV_IRQHandler+0x11c>
 8005980:	69fb      	ldr	r3, [r7, #28]
 8005982:	089b      	lsrs	r3, r3, #2
 8005984:	f003 0301 	and.w	r3, r3, #1
 8005988:	2b00      	cmp	r3, #0
 800598a:	d103      	bne.n	8005994 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 800598c:	6878      	ldr	r0, [r7, #4]
 800598e:	f000 f9ef 	bl	8005d70 <I2C_MasterTransmit_TXE>
 8005992:	e049      	b.n	8005a28 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005994:	69fb      	ldr	r3, [r7, #28]
 8005996:	089b      	lsrs	r3, r3, #2
 8005998:	f003 0301 	and.w	r3, r3, #1
 800599c:	2b00      	cmp	r3, #0
 800599e:	f000 80d2 	beq.w	8005b46 <HAL_I2C_EV_IRQHandler+0x2ce>
 80059a2:	697b      	ldr	r3, [r7, #20]
 80059a4:	0a5b      	lsrs	r3, r3, #9
 80059a6:	f003 0301 	and.w	r3, r3, #1
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	f000 80cb 	beq.w	8005b46 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 80059b0:	7bfb      	ldrb	r3, [r7, #15]
 80059b2:	2b10      	cmp	r3, #16
 80059b4:	d103      	bne.n	80059be <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80059b6:	6878      	ldr	r0, [r7, #4]
 80059b8:	f000 fa76 	bl	8005ea8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059bc:	e0c3      	b.n	8005b46 <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 80059be:	6878      	ldr	r0, [r7, #4]
 80059c0:	f000 fada 	bl	8005f78 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80059c4:	e0bf      	b.n	8005b46 <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	685b      	ldr	r3, [r3, #4]
 80059cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059d4:	f000 80b7 	beq.w	8005b46 <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80059d8:	69fb      	ldr	r3, [r7, #28]
 80059da:	099b      	lsrs	r3, r3, #6
 80059dc:	f003 0301 	and.w	r3, r3, #1
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d00f      	beq.n	8005a04 <HAL_I2C_EV_IRQHandler+0x18c>
 80059e4:	697b      	ldr	r3, [r7, #20]
 80059e6:	0a9b      	lsrs	r3, r3, #10
 80059e8:	f003 0301 	and.w	r3, r3, #1
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d009      	beq.n	8005a04 <HAL_I2C_EV_IRQHandler+0x18c>
 80059f0:	69fb      	ldr	r3, [r7, #28]
 80059f2:	089b      	lsrs	r3, r3, #2
 80059f4:	f003 0301 	and.w	r3, r3, #1
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d103      	bne.n	8005a04 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80059fc:	6878      	ldr	r0, [r7, #4]
 80059fe:	f000 fb4a 	bl	8006096 <I2C_MasterReceive_RXNE>
 8005a02:	e011      	b.n	8005a28 <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a04:	69fb      	ldr	r3, [r7, #28]
 8005a06:	089b      	lsrs	r3, r3, #2
 8005a08:	f003 0301 	and.w	r3, r3, #1
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	f000 809a 	beq.w	8005b46 <HAL_I2C_EV_IRQHandler+0x2ce>
 8005a12:	697b      	ldr	r3, [r7, #20]
 8005a14:	0a5b      	lsrs	r3, r3, #9
 8005a16:	f003 0301 	and.w	r3, r3, #1
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	f000 8093 	beq.w	8005b46 <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005a20:	6878      	ldr	r0, [r7, #4]
 8005a22:	f000 fbe9 	bl	80061f8 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a26:	e08e      	b.n	8005b46 <HAL_I2C_EV_IRQHandler+0x2ce>
 8005a28:	e08d      	b.n	8005b46 <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d004      	beq.n	8005a3c <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	695b      	ldr	r3, [r3, #20]
 8005a38:	61fb      	str	r3, [r7, #28]
 8005a3a:	e007      	b.n	8005a4c <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	699b      	ldr	r3, [r3, #24]
 8005a42:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	695b      	ldr	r3, [r3, #20]
 8005a4a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a4c:	69fb      	ldr	r3, [r7, #28]
 8005a4e:	085b      	lsrs	r3, r3, #1
 8005a50:	f003 0301 	and.w	r3, r3, #1
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d012      	beq.n	8005a7e <HAL_I2C_EV_IRQHandler+0x206>
 8005a58:	697b      	ldr	r3, [r7, #20]
 8005a5a:	0a5b      	lsrs	r3, r3, #9
 8005a5c:	f003 0301 	and.w	r3, r3, #1
 8005a60:	2b00      	cmp	r3, #0
 8005a62:	d00c      	beq.n	8005a7e <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d003      	beq.n	8005a74 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	699b      	ldr	r3, [r3, #24]
 8005a72:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8005a74:	69b9      	ldr	r1, [r7, #24]
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f000 ffa7 	bl	80069ca <I2C_Slave_ADDR>
 8005a7c:	e066      	b.n	8005b4c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	091b      	lsrs	r3, r3, #4
 8005a82:	f003 0301 	and.w	r3, r3, #1
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d009      	beq.n	8005a9e <HAL_I2C_EV_IRQHandler+0x226>
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	0a5b      	lsrs	r3, r3, #9
 8005a8e:	f003 0301 	and.w	r3, r3, #1
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d003      	beq.n	8005a9e <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f000 ffdc 	bl	8006a54 <I2C_Slave_STOPF>
 8005a9c:	e056      	b.n	8005b4c <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005a9e:	7bbb      	ldrb	r3, [r7, #14]
 8005aa0:	2b21      	cmp	r3, #33	; 0x21
 8005aa2:	d002      	beq.n	8005aaa <HAL_I2C_EV_IRQHandler+0x232>
 8005aa4:	7bbb      	ldrb	r3, [r7, #14]
 8005aa6:	2b29      	cmp	r3, #41	; 0x29
 8005aa8:	d125      	bne.n	8005af6 <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005aaa:	69fb      	ldr	r3, [r7, #28]
 8005aac:	09db      	lsrs	r3, r3, #7
 8005aae:	f003 0301 	and.w	r3, r3, #1
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d00f      	beq.n	8005ad6 <HAL_I2C_EV_IRQHandler+0x25e>
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	0a9b      	lsrs	r3, r3, #10
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d009      	beq.n	8005ad6 <HAL_I2C_EV_IRQHandler+0x25e>
 8005ac2:	69fb      	ldr	r3, [r7, #28]
 8005ac4:	089b      	lsrs	r3, r3, #2
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d103      	bne.n	8005ad6 <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005ace:	6878      	ldr	r0, [r7, #4]
 8005ad0:	f000 febd 	bl	800684e <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005ad4:	e039      	b.n	8005b4a <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005ad6:	69fb      	ldr	r3, [r7, #28]
 8005ad8:	089b      	lsrs	r3, r3, #2
 8005ada:	f003 0301 	and.w	r3, r3, #1
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d033      	beq.n	8005b4a <HAL_I2C_EV_IRQHandler+0x2d2>
 8005ae2:	697b      	ldr	r3, [r7, #20]
 8005ae4:	0a5b      	lsrs	r3, r3, #9
 8005ae6:	f003 0301 	and.w	r3, r3, #1
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d02d      	beq.n	8005b4a <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f000 feea 	bl	80068c8 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005af4:	e029      	b.n	8005b4a <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005af6:	69fb      	ldr	r3, [r7, #28]
 8005af8:	099b      	lsrs	r3, r3, #6
 8005afa:	f003 0301 	and.w	r3, r3, #1
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d00f      	beq.n	8005b22 <HAL_I2C_EV_IRQHandler+0x2aa>
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	0a9b      	lsrs	r3, r3, #10
 8005b06:	f003 0301 	and.w	r3, r3, #1
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d009      	beq.n	8005b22 <HAL_I2C_EV_IRQHandler+0x2aa>
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	089b      	lsrs	r3, r3, #2
 8005b12:	f003 0301 	and.w	r3, r3, #1
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d103      	bne.n	8005b22 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 fef5 	bl	800690a <I2C_SlaveReceive_RXNE>
 8005b20:	e014      	b.n	8005b4c <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b22:	69fb      	ldr	r3, [r7, #28]
 8005b24:	089b      	lsrs	r3, r3, #2
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00e      	beq.n	8005b4c <HAL_I2C_EV_IRQHandler+0x2d4>
 8005b2e:	697b      	ldr	r3, [r7, #20]
 8005b30:	0a5b      	lsrs	r3, r3, #9
 8005b32:	f003 0301 	and.w	r3, r3, #1
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d008      	beq.n	8005b4c <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8005b3a:	6878      	ldr	r0, [r7, #4]
 8005b3c:	f000 ff23 	bl	8006986 <I2C_SlaveReceive_BTF>
 8005b40:	e004      	b.n	8005b4c <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8005b42:	bf00      	nop
 8005b44:	e002      	b.n	8005b4c <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005b46:	bf00      	nop
 8005b48:	e000      	b.n	8005b4c <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005b4a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8005b4c:	3720      	adds	r7, #32
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b08a      	sub	sp, #40	; 0x28
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	695b      	ldr	r3, [r3, #20]
 8005b60:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005b74:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005b76:	6a3b      	ldr	r3, [r7, #32]
 8005b78:	0a1b      	lsrs	r3, r3, #8
 8005b7a:	f003 0301 	and.w	r3, r3, #1
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d00e      	beq.n	8005ba0 <HAL_I2C_ER_IRQHandler+0x4e>
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	0a1b      	lsrs	r3, r3, #8
 8005b86:	f003 0301 	and.w	r3, r3, #1
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d008      	beq.n	8005ba0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005b8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b90:	f043 0301 	orr.w	r3, r3, #1
 8005b94:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005b9e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005ba0:	6a3b      	ldr	r3, [r7, #32]
 8005ba2:	0a5b      	lsrs	r3, r3, #9
 8005ba4:	f003 0301 	and.w	r3, r3, #1
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d00e      	beq.n	8005bca <HAL_I2C_ER_IRQHandler+0x78>
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	0a1b      	lsrs	r3, r3, #8
 8005bb0:	f003 0301 	and.w	r3, r3, #1
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d008      	beq.n	8005bca <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8005bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bba:	f043 0302 	orr.w	r3, r3, #2
 8005bbe:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8005bc8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005bca:	6a3b      	ldr	r3, [r7, #32]
 8005bcc:	0a9b      	lsrs	r3, r3, #10
 8005bce:	f003 0301 	and.w	r3, r3, #1
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d03f      	beq.n	8005c56 <HAL_I2C_ER_IRQHandler+0x104>
 8005bd6:	69fb      	ldr	r3, [r7, #28]
 8005bd8:	0a1b      	lsrs	r3, r3, #8
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d039      	beq.n	8005c56 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005be2:	7efb      	ldrb	r3, [r7, #27]
 8005be4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bea:	b29b      	uxth	r3, r3
 8005bec:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bf4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bfa:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005bfc:	7ebb      	ldrb	r3, [r7, #26]
 8005bfe:	2b20      	cmp	r3, #32
 8005c00:	d112      	bne.n	8005c28 <HAL_I2C_ER_IRQHandler+0xd6>
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d10f      	bne.n	8005c28 <HAL_I2C_ER_IRQHandler+0xd6>
 8005c08:	7cfb      	ldrb	r3, [r7, #19]
 8005c0a:	2b21      	cmp	r3, #33	; 0x21
 8005c0c:	d008      	beq.n	8005c20 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005c0e:	7cfb      	ldrb	r3, [r7, #19]
 8005c10:	2b29      	cmp	r3, #41	; 0x29
 8005c12:	d005      	beq.n	8005c20 <HAL_I2C_ER_IRQHandler+0xce>
 8005c14:	7cfb      	ldrb	r3, [r7, #19]
 8005c16:	2b28      	cmp	r3, #40	; 0x28
 8005c18:	d106      	bne.n	8005c28 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2b21      	cmp	r3, #33	; 0x21
 8005c1e:	d103      	bne.n	8005c28 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f001 f847 	bl	8006cb4 <I2C_Slave_AF>
 8005c26:	e016      	b.n	8005c56 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005c30:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005c32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c34:	f043 0304 	orr.w	r3, r3, #4
 8005c38:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8005c3a:	7efb      	ldrb	r3, [r7, #27]
 8005c3c:	2b10      	cmp	r3, #16
 8005c3e:	d002      	beq.n	8005c46 <HAL_I2C_ER_IRQHandler+0xf4>
 8005c40:	7efb      	ldrb	r3, [r7, #27]
 8005c42:	2b40      	cmp	r3, #64	; 0x40
 8005c44:	d107      	bne.n	8005c56 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	681a      	ldr	r2, [r3, #0]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005c54:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005c56:	6a3b      	ldr	r3, [r7, #32]
 8005c58:	0adb      	lsrs	r3, r3, #11
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d00e      	beq.n	8005c80 <HAL_I2C_ER_IRQHandler+0x12e>
 8005c62:	69fb      	ldr	r3, [r7, #28]
 8005c64:	0a1b      	lsrs	r3, r3, #8
 8005c66:	f003 0301 	and.w	r3, r3, #1
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d008      	beq.n	8005c80 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c70:	f043 0308 	orr.w	r3, r3, #8
 8005c74:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8005c7e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d008      	beq.n	8005c98 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005c8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c8c:	431a      	orrs	r2, r3
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	f001 f87e 	bl	8006d94 <I2C_ITError>
  }
}
 8005c98:	bf00      	nop
 8005c9a:	3728      	adds	r7, #40	; 0x28
 8005c9c:	46bd      	mov	sp, r7
 8005c9e:	bd80      	pop	{r7, pc}

08005ca0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b083      	sub	sp, #12
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8005ca8:	bf00      	nop
 8005caa:	370c      	adds	r7, #12
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr

08005cb4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cb4:	b480      	push	{r7}
 8005cb6:	b083      	sub	sp, #12
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8005cbc:	bf00      	nop
 8005cbe:	370c      	adds	r7, #12
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cc6:	4770      	bx	lr

08005cc8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cc8:	b480      	push	{r7}
 8005cca:	b083      	sub	sp, #12
 8005ccc:	af00      	add	r7, sp, #0
 8005cce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8005cd0:	bf00      	nop
 8005cd2:	370c      	adds	r7, #12
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr

08005cdc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005cdc:	b480      	push	{r7}
 8005cde:	b083      	sub	sp, #12
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005ce4:	bf00      	nop
 8005ce6:	370c      	adds	r7, #12
 8005ce8:	46bd      	mov	sp, r7
 8005cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cee:	4770      	bx	lr

08005cf0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8005cf0:	b480      	push	{r7}
 8005cf2:	b083      	sub	sp, #12
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
 8005cf8:	460b      	mov	r3, r1
 8005cfa:	70fb      	strb	r3, [r7, #3]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8005d00:	bf00      	nop
 8005d02:	370c      	adds	r7, #12
 8005d04:	46bd      	mov	sp, r7
 8005d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d0a:	4770      	bx	lr

08005d0c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d0c:	b480      	push	{r7}
 8005d0e:	b083      	sub	sp, #12
 8005d10:	af00      	add	r7, sp, #0
 8005d12:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005d14:	bf00      	nop
 8005d16:	370c      	adds	r7, #12
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d1e:	4770      	bx	lr

08005d20 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005d28:	bf00      	nop
 8005d2a:	370c      	adds	r7, #12
 8005d2c:	46bd      	mov	sp, r7
 8005d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d32:	4770      	bx	lr

08005d34 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d34:	b480      	push	{r7}
 8005d36:	b083      	sub	sp, #12
 8005d38:	af00      	add	r7, sp, #0
 8005d3a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005d3c:	bf00      	nop
 8005d3e:	370c      	adds	r7, #12
 8005d40:	46bd      	mov	sp, r7
 8005d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d46:	4770      	bx	lr

08005d48 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b083      	sub	sp, #12
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005d50:	bf00      	nop
 8005d52:	370c      	adds	r7, #12
 8005d54:	46bd      	mov	sp, r7
 8005d56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5a:	4770      	bx	lr

08005d5c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005d5c:	b480      	push	{r7}
 8005d5e:	b083      	sub	sp, #12
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005d64:	bf00      	nop
 8005d66:	370c      	adds	r7, #12
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6e:	4770      	bx	lr

08005d70 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005d70:	b580      	push	{r7, lr}
 8005d72:	b084      	sub	sp, #16
 8005d74:	af00      	add	r7, sp, #0
 8005d76:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d7e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005d86:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005d8c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d150      	bne.n	8005e38 <I2C_MasterTransmit_TXE+0xc8>
 8005d96:	7bfb      	ldrb	r3, [r7, #15]
 8005d98:	2b21      	cmp	r3, #33	; 0x21
 8005d9a:	d14d      	bne.n	8005e38 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005d9c:	68bb      	ldr	r3, [r7, #8]
 8005d9e:	2b08      	cmp	r3, #8
 8005da0:	d01d      	beq.n	8005dde <I2C_MasterTransmit_TXE+0x6e>
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	2b20      	cmp	r3, #32
 8005da6:	d01a      	beq.n	8005dde <I2C_MasterTransmit_TXE+0x6e>
 8005da8:	68bb      	ldr	r3, [r7, #8]
 8005daa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005dae:	d016      	beq.n	8005dde <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	685a      	ldr	r2, [r3, #4]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005dbe:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	2211      	movs	r2, #17
 8005dc4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2220      	movs	r2, #32
 8005dd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f7ff ff62 	bl	8005ca0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ddc:	e060      	b.n	8005ea0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	685a      	ldr	r2, [r3, #4]
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005dec:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005dfc:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2200      	movs	r2, #0
 8005e02:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2220      	movs	r2, #32
 8005e08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e12:	b2db      	uxtb	r3, r3
 8005e14:	2b40      	cmp	r3, #64	; 0x40
 8005e16:	d107      	bne.n	8005e28 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2200      	movs	r2, #0
 8005e1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f7ff ff7d 	bl	8005d20 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005e26:	e03b      	b.n	8005ea0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f7ff ff35 	bl	8005ca0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005e36:	e033      	b.n	8005ea0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005e38:	7bfb      	ldrb	r3, [r7, #15]
 8005e3a:	2b21      	cmp	r3, #33	; 0x21
 8005e3c:	d005      	beq.n	8005e4a <I2C_MasterTransmit_TXE+0xda>
 8005e3e:	7bbb      	ldrb	r3, [r7, #14]
 8005e40:	2b40      	cmp	r3, #64	; 0x40
 8005e42:	d12d      	bne.n	8005ea0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005e44:	7bfb      	ldrb	r3, [r7, #15]
 8005e46:	2b22      	cmp	r3, #34	; 0x22
 8005e48:	d12a      	bne.n	8005ea0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d108      	bne.n	8005e66 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	681b      	ldr	r3, [r3, #0]
 8005e58:	685a      	ldr	r2, [r3, #4]
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e62:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005e64:	e01c      	b.n	8005ea0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	2b40      	cmp	r3, #64	; 0x40
 8005e70:	d103      	bne.n	8005e7a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005e72:	6878      	ldr	r0, [r7, #4]
 8005e74:	f000 f880 	bl	8005f78 <I2C_MemoryTransmit_TXE_BTF>
}
 8005e78:	e012      	b.n	8005ea0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e7e:	781a      	ldrb	r2, [r3, #0]
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e8a:	1c5a      	adds	r2, r3, #1
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	3b01      	subs	r3, #1
 8005e98:	b29a      	uxth	r2, r3
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005e9e:	e7ff      	b.n	8005ea0 <I2C_MasterTransmit_TXE+0x130>
 8005ea0:	bf00      	nop
 8005ea2:	3710      	adds	r7, #16
 8005ea4:	46bd      	mov	sp, r7
 8005ea6:	bd80      	pop	{r7, pc}

08005ea8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b21      	cmp	r3, #33	; 0x21
 8005ec0:	d156      	bne.n	8005f70 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ec6:	b29b      	uxth	r3, r3
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d012      	beq.n	8005ef2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed0:	781a      	ldrb	r2, [r3, #0]
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005edc:	1c5a      	adds	r2, r3, #1
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ee6:	b29b      	uxth	r3, r3
 8005ee8:	3b01      	subs	r3, #1
 8005eea:	b29a      	uxth	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005ef0:	e03e      	b.n	8005f70 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	2b08      	cmp	r3, #8
 8005ef6:	d01d      	beq.n	8005f34 <I2C_MasterTransmit_BTF+0x8c>
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	2b20      	cmp	r3, #32
 8005efc:	d01a      	beq.n	8005f34 <I2C_MasterTransmit_BTF+0x8c>
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005f04:	d016      	beq.n	8005f34 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	685a      	ldr	r2, [r3, #4]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005f14:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2211      	movs	r2, #17
 8005f1a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	2220      	movs	r2, #32
 8005f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f2c:	6878      	ldr	r0, [r7, #4]
 8005f2e:	f7ff feb7 	bl	8005ca0 <HAL_I2C_MasterTxCpltCallback>
}
 8005f32:	e01d      	b.n	8005f70 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	685a      	ldr	r2, [r3, #4]
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005f42:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005f52:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2200      	movs	r2, #0
 8005f58:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	2220      	movs	r2, #32
 8005f5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	2200      	movs	r2, #0
 8005f66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005f6a:	6878      	ldr	r0, [r7, #4]
 8005f6c:	f7ff fe98 	bl	8005ca0 <HAL_I2C_MasterTxCpltCallback>
}
 8005f70:	bf00      	nop
 8005f72:	3710      	adds	r7, #16
 8005f74:	46bd      	mov	sp, r7
 8005f76:	bd80      	pop	{r7, pc}

08005f78 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005f78:	b580      	push	{r7, lr}
 8005f7a:	b084      	sub	sp, #16
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005f86:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d11d      	bne.n	8005fcc <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f94:	2b01      	cmp	r3, #1
 8005f96:	d10b      	bne.n	8005fb0 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f9c:	b2da      	uxtb	r2, r3
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fa8:	1c9a      	adds	r2, r3, #2
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 8005fae:	e06e      	b.n	800608e <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	121b      	asrs	r3, r3, #8
 8005fb8:	b2da      	uxtb	r2, r3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fc4:	1c5a      	adds	r2, r3, #1
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005fca:	e060      	b.n	800608e <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fd0:	2b01      	cmp	r3, #1
 8005fd2:	d10b      	bne.n	8005fec <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005fd8:	b2da      	uxtb	r2, r3
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005fe4:	1c5a      	adds	r2, r3, #1
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005fea:	e050      	b.n	800608e <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ff0:	2b02      	cmp	r3, #2
 8005ff2:	d14c      	bne.n	800608e <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005ff4:	7bfb      	ldrb	r3, [r7, #15]
 8005ff6:	2b22      	cmp	r3, #34	; 0x22
 8005ff8:	d108      	bne.n	800600c <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006008:	601a      	str	r2, [r3, #0]
}
 800600a:	e040      	b.n	800608e <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006010:	b29b      	uxth	r3, r3
 8006012:	2b00      	cmp	r3, #0
 8006014:	d015      	beq.n	8006042 <I2C_MemoryTransmit_TXE_BTF+0xca>
 8006016:	7bfb      	ldrb	r3, [r7, #15]
 8006018:	2b21      	cmp	r3, #33	; 0x21
 800601a:	d112      	bne.n	8006042 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006020:	781a      	ldrb	r2, [r3, #0]
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800602c:	1c5a      	adds	r2, r3, #1
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006036:	b29b      	uxth	r3, r3
 8006038:	3b01      	subs	r3, #1
 800603a:	b29a      	uxth	r2, r3
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8006040:	e025      	b.n	800608e <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006046:	b29b      	uxth	r3, r3
 8006048:	2b00      	cmp	r3, #0
 800604a:	d120      	bne.n	800608e <I2C_MemoryTransmit_TXE_BTF+0x116>
 800604c:	7bfb      	ldrb	r3, [r7, #15]
 800604e:	2b21      	cmp	r3, #33	; 0x21
 8006050:	d11d      	bne.n	800608e <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	685a      	ldr	r2, [r3, #4]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006060:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006070:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2200      	movs	r2, #0
 8006076:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2220      	movs	r2, #32
 800607c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	2200      	movs	r2, #0
 8006084:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8006088:	6878      	ldr	r0, [r7, #4]
 800608a:	f7ff fe49 	bl	8005d20 <HAL_I2C_MemTxCpltCallback>
}
 800608e:	bf00      	nop
 8006090:	3710      	adds	r7, #16
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b084      	sub	sp, #16
 800609a:	af00      	add	r7, sp, #0
 800609c:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060a4:	b2db      	uxtb	r3, r3
 80060a6:	2b22      	cmp	r3, #34	; 0x22
 80060a8:	f040 80a2 	bne.w	80061f0 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060b0:	b29b      	uxth	r3, r3
 80060b2:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	2b03      	cmp	r3, #3
 80060b8:	d921      	bls.n	80060fe <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	691a      	ldr	r2, [r3, #16]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060c4:	b2d2      	uxtb	r2, r2
 80060c6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060cc:	1c5a      	adds	r2, r3, #1
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060d6:	b29b      	uxth	r3, r3
 80060d8:	3b01      	subs	r3, #1
 80060da:	b29a      	uxth	r2, r3
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80060e4:	b29b      	uxth	r3, r3
 80060e6:	2b03      	cmp	r3, #3
 80060e8:	f040 8082 	bne.w	80061f0 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	685a      	ldr	r2, [r3, #4]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060fa:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80060fc:	e078      	b.n	80061f0 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006102:	2b02      	cmp	r3, #2
 8006104:	d074      	beq.n	80061f0 <I2C_MasterReceive_RXNE+0x15a>
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2b01      	cmp	r3, #1
 800610a:	d002      	beq.n	8006112 <I2C_MasterReceive_RXNE+0x7c>
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d16e      	bne.n	80061f0 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006112:	6878      	ldr	r0, [r7, #4]
 8006114:	f001 f818 	bl	8007148 <I2C_WaitOnSTOPRequestThroughIT>
 8006118:	4603      	mov	r3, r0
 800611a:	2b00      	cmp	r3, #0
 800611c:	d142      	bne.n	80061a4 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	681a      	ldr	r2, [r3, #0]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800612c:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	685a      	ldr	r2, [r3, #4]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800613c:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	691a      	ldr	r2, [r3, #16]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006148:	b2d2      	uxtb	r2, r2
 800614a:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006150:	1c5a      	adds	r2, r3, #1
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800615a:	b29b      	uxth	r3, r3
 800615c:	3b01      	subs	r3, #1
 800615e:	b29a      	uxth	r2, r3
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2220      	movs	r2, #32
 8006168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006172:	b2db      	uxtb	r3, r3
 8006174:	2b40      	cmp	r3, #64	; 0x40
 8006176:	d10a      	bne.n	800618e <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2200      	movs	r2, #0
 8006184:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006186:	6878      	ldr	r0, [r7, #4]
 8006188:	f7ff fdd4 	bl	8005d34 <HAL_I2C_MemRxCpltCallback>
}
 800618c:	e030      	b.n	80061f0 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2212      	movs	r2, #18
 800619a:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 800619c:	6878      	ldr	r0, [r7, #4]
 800619e:	f7ff fd89 	bl	8005cb4 <HAL_I2C_MasterRxCpltCallback>
}
 80061a2:	e025      	b.n	80061f0 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	685a      	ldr	r2, [r3, #4]
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80061b2:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	691a      	ldr	r2, [r3, #16]
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061be:	b2d2      	uxtb	r2, r2
 80061c0:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c6:	1c5a      	adds	r2, r3, #1
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80061d0:	b29b      	uxth	r3, r3
 80061d2:	3b01      	subs	r3, #1
 80061d4:	b29a      	uxth	r2, r3
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	2220      	movs	r2, #32
 80061de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	2200      	movs	r2, #0
 80061e6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f7ff fdac 	bl	8005d48 <HAL_I2C_ErrorCallback>
}
 80061f0:	bf00      	nop
 80061f2:	3710      	adds	r7, #16
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b084      	sub	sp, #16
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006204:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800620a:	b29b      	uxth	r3, r3
 800620c:	2b04      	cmp	r3, #4
 800620e:	d11b      	bne.n	8006248 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	685a      	ldr	r2, [r3, #4]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800621e:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	691a      	ldr	r2, [r3, #16]
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800622a:	b2d2      	uxtb	r2, r2
 800622c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006232:	1c5a      	adds	r2, r3, #1
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800623c:	b29b      	uxth	r3, r3
 800623e:	3b01      	subs	r3, #1
 8006240:	b29a      	uxth	r2, r3
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006246:	e0bd      	b.n	80063c4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800624c:	b29b      	uxth	r3, r3
 800624e:	2b03      	cmp	r3, #3
 8006250:	d129      	bne.n	80062a6 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	685a      	ldr	r2, [r3, #4]
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006260:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2b04      	cmp	r3, #4
 8006266:	d00a      	beq.n	800627e <I2C_MasterReceive_BTF+0x86>
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	2b02      	cmp	r3, #2
 800626c:	d007      	beq.n	800627e <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800627c:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	691a      	ldr	r2, [r3, #16]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006288:	b2d2      	uxtb	r2, r2
 800628a:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006290:	1c5a      	adds	r2, r3, #1
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800629a:	b29b      	uxth	r3, r3
 800629c:	3b01      	subs	r3, #1
 800629e:	b29a      	uxth	r2, r3
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80062a4:	e08e      	b.n	80063c4 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80062aa:	b29b      	uxth	r3, r3
 80062ac:	2b02      	cmp	r3, #2
 80062ae:	d176      	bne.n	800639e <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d002      	beq.n	80062bc <I2C_MasterReceive_BTF+0xc4>
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	2b10      	cmp	r3, #16
 80062ba:	d108      	bne.n	80062ce <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	681a      	ldr	r2, [r3, #0]
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80062ca:	601a      	str	r2, [r3, #0]
 80062cc:	e019      	b.n	8006302 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	2b04      	cmp	r3, #4
 80062d2:	d002      	beq.n	80062da <I2C_MasterReceive_BTF+0xe2>
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	2b02      	cmp	r3, #2
 80062d8:	d108      	bne.n	80062ec <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	681a      	ldr	r2, [r3, #0]
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80062e8:	601a      	str	r2, [r3, #0]
 80062ea:	e00a      	b.n	8006302 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	2b10      	cmp	r3, #16
 80062f0:	d007      	beq.n	8006302 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	681a      	ldr	r2, [r3, #0]
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006300:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	691a      	ldr	r2, [r3, #16]
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800630c:	b2d2      	uxtb	r2, r2
 800630e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006314:	1c5a      	adds	r2, r3, #1
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800631e:	b29b      	uxth	r3, r3
 8006320:	3b01      	subs	r3, #1
 8006322:	b29a      	uxth	r2, r3
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	691a      	ldr	r2, [r3, #16]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006332:	b2d2      	uxtb	r2, r2
 8006334:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800633a:	1c5a      	adds	r2, r3, #1
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006344:	b29b      	uxth	r3, r3
 8006346:	3b01      	subs	r3, #1
 8006348:	b29a      	uxth	r2, r3
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	685a      	ldr	r2, [r3, #4]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800635c:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	2220      	movs	r2, #32
 8006362:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800636c:	b2db      	uxtb	r3, r3
 800636e:	2b40      	cmp	r3, #64	; 0x40
 8006370:	d10a      	bne.n	8006388 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2200      	movs	r2, #0
 8006376:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006380:	6878      	ldr	r0, [r7, #4]
 8006382:	f7ff fcd7 	bl	8005d34 <HAL_I2C_MemRxCpltCallback>
}
 8006386:	e01d      	b.n	80063c4 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	2200      	movs	r2, #0
 800638c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2212      	movs	r2, #18
 8006394:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f7ff fc8c 	bl	8005cb4 <HAL_I2C_MasterRxCpltCallback>
}
 800639c:	e012      	b.n	80063c4 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	691a      	ldr	r2, [r3, #16]
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063a8:	b2d2      	uxtb	r2, r2
 80063aa:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063b0:	1c5a      	adds	r2, r3, #1
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80063ba:	b29b      	uxth	r3, r3
 80063bc:	3b01      	subs	r3, #1
 80063be:	b29a      	uxth	r2, r3
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80063c4:	bf00      	nop
 80063c6:	3710      	adds	r7, #16
 80063c8:	46bd      	mov	sp, r7
 80063ca:	bd80      	pop	{r7, pc}

080063cc <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80063cc:	b480      	push	{r7}
 80063ce:	b083      	sub	sp, #12
 80063d0:	af00      	add	r7, sp, #0
 80063d2:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	2b40      	cmp	r3, #64	; 0x40
 80063de:	d117      	bne.n	8006410 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d109      	bne.n	80063fc <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	461a      	mov	r2, r3
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80063f8:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80063fa:	e067      	b.n	80064cc <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006400:	b2db      	uxtb	r3, r3
 8006402:	f043 0301 	orr.w	r3, r3, #1
 8006406:	b2da      	uxtb	r2, r3
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	611a      	str	r2, [r3, #16]
}
 800640e:	e05d      	b.n	80064cc <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	691b      	ldr	r3, [r3, #16]
 8006414:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006418:	d133      	bne.n	8006482 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006420:	b2db      	uxtb	r3, r3
 8006422:	2b21      	cmp	r3, #33	; 0x21
 8006424:	d109      	bne.n	800643a <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800642a:	b2db      	uxtb	r3, r3
 800642c:	461a      	mov	r2, r3
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8006436:	611a      	str	r2, [r3, #16]
 8006438:	e008      	b.n	800644c <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800643e:	b2db      	uxtb	r3, r3
 8006440:	f043 0301 	orr.w	r3, r3, #1
 8006444:	b2da      	uxtb	r2, r3
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006450:	2b00      	cmp	r3, #0
 8006452:	d004      	beq.n	800645e <I2C_Master_SB+0x92>
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006458:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800645a:	2b00      	cmp	r3, #0
 800645c:	d108      	bne.n	8006470 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006462:	2b00      	cmp	r3, #0
 8006464:	d032      	beq.n	80064cc <I2C_Master_SB+0x100>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800646a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800646c:	2b00      	cmp	r3, #0
 800646e:	d02d      	beq.n	80064cc <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	685a      	ldr	r2, [r3, #4]
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800647e:	605a      	str	r2, [r3, #4]
}
 8006480:	e024      	b.n	80064cc <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006486:	2b00      	cmp	r3, #0
 8006488:	d10e      	bne.n	80064a8 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800648e:	b29b      	uxth	r3, r3
 8006490:	11db      	asrs	r3, r3, #7
 8006492:	b2db      	uxtb	r3, r3
 8006494:	f003 0306 	and.w	r3, r3, #6
 8006498:	b2db      	uxtb	r3, r3
 800649a:	f063 030f 	orn	r3, r3, #15
 800649e:	b2da      	uxtb	r2, r3
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	611a      	str	r2, [r3, #16]
}
 80064a6:	e011      	b.n	80064cc <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80064ac:	2b01      	cmp	r3, #1
 80064ae:	d10d      	bne.n	80064cc <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064b4:	b29b      	uxth	r3, r3
 80064b6:	11db      	asrs	r3, r3, #7
 80064b8:	b2db      	uxtb	r3, r3
 80064ba:	f003 0306 	and.w	r3, r3, #6
 80064be:	b2db      	uxtb	r3, r3
 80064c0:	f063 030e 	orn	r3, r3, #14
 80064c4:	b2da      	uxtb	r2, r3
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	611a      	str	r2, [r3, #16]
}
 80064cc:	bf00      	nop
 80064ce:	370c      	adds	r7, #12
 80064d0:	46bd      	mov	sp, r7
 80064d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d6:	4770      	bx	lr

080064d8 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80064d8:	b480      	push	{r7}
 80064da:	b083      	sub	sp, #12
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064e4:	b2da      	uxtb	r2, r3
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d004      	beq.n	80064fe <I2C_Master_ADD10+0x26>
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80064f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d108      	bne.n	8006510 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006502:	2b00      	cmp	r3, #0
 8006504:	d00c      	beq.n	8006520 <I2C_Master_ADD10+0x48>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800650a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800650c:	2b00      	cmp	r3, #0
 800650e:	d007      	beq.n	8006520 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	681b      	ldr	r3, [r3, #0]
 8006514:	685a      	ldr	r2, [r3, #4]
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800651e:	605a      	str	r2, [r3, #4]
  }
}
 8006520:	bf00      	nop
 8006522:	370c      	adds	r7, #12
 8006524:	46bd      	mov	sp, r7
 8006526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800652a:	4770      	bx	lr

0800652c <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 800652c:	b480      	push	{r7}
 800652e:	b091      	sub	sp, #68	; 0x44
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800653a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006542:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006548:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006550:	b2db      	uxtb	r3, r3
 8006552:	2b22      	cmp	r3, #34	; 0x22
 8006554:	f040 8169 	bne.w	800682a <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800655c:	2b00      	cmp	r3, #0
 800655e:	d10f      	bne.n	8006580 <I2C_Master_ADDR+0x54>
 8006560:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8006564:	2b40      	cmp	r3, #64	; 0x40
 8006566:	d10b      	bne.n	8006580 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006568:	2300      	movs	r3, #0
 800656a:	633b      	str	r3, [r7, #48]	; 0x30
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	633b      	str	r3, [r7, #48]	; 0x30
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	699b      	ldr	r3, [r3, #24]
 800657a:	633b      	str	r3, [r7, #48]	; 0x30
 800657c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800657e:	e160      	b.n	8006842 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006584:	2b00      	cmp	r3, #0
 8006586:	d11d      	bne.n	80065c4 <I2C_Master_ADDR+0x98>
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	691b      	ldr	r3, [r3, #16]
 800658c:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006590:	d118      	bne.n	80065c4 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006592:	2300      	movs	r3, #0
 8006594:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	695b      	ldr	r3, [r3, #20]
 800659c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	699b      	ldr	r3, [r3, #24]
 80065a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80065a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80065b6:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065bc:	1c5a      	adds	r2, r3, #1
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	651a      	str	r2, [r3, #80]	; 0x50
 80065c2:	e13e      	b.n	8006842 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065c8:	b29b      	uxth	r3, r3
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d113      	bne.n	80065f6 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80065ce:	2300      	movs	r3, #0
 80065d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	695b      	ldr	r3, [r3, #20]
 80065d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	699b      	ldr	r3, [r3, #24]
 80065e0:	62bb      	str	r3, [r7, #40]	; 0x28
 80065e2:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	681a      	ldr	r2, [r3, #0]
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065f2:	601a      	str	r2, [r3, #0]
 80065f4:	e115      	b.n	8006822 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	2b01      	cmp	r3, #1
 80065fe:	f040 808a 	bne.w	8006716 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006604:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8006608:	d137      	bne.n	800667a <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	681a      	ldr	r2, [r3, #0]
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006618:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006624:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006628:	d113      	bne.n	8006652 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006638:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800663a:	2300      	movs	r3, #0
 800663c:	627b      	str	r3, [r7, #36]	; 0x24
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	695b      	ldr	r3, [r3, #20]
 8006644:	627b      	str	r3, [r7, #36]	; 0x24
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	699b      	ldr	r3, [r3, #24]
 800664c:	627b      	str	r3, [r7, #36]	; 0x24
 800664e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006650:	e0e7      	b.n	8006822 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006652:	2300      	movs	r3, #0
 8006654:	623b      	str	r3, [r7, #32]
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	695b      	ldr	r3, [r3, #20]
 800665c:	623b      	str	r3, [r7, #32]
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	699b      	ldr	r3, [r3, #24]
 8006664:	623b      	str	r3, [r7, #32]
 8006666:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	681a      	ldr	r2, [r3, #0]
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006676:	601a      	str	r2, [r3, #0]
 8006678:	e0d3      	b.n	8006822 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 800667a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800667c:	2b08      	cmp	r3, #8
 800667e:	d02e      	beq.n	80066de <I2C_Master_ADDR+0x1b2>
 8006680:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006682:	2b20      	cmp	r3, #32
 8006684:	d02b      	beq.n	80066de <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006686:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006688:	2b12      	cmp	r3, #18
 800668a:	d102      	bne.n	8006692 <I2C_Master_ADDR+0x166>
 800668c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800668e:	2b01      	cmp	r3, #1
 8006690:	d125      	bne.n	80066de <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006692:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006694:	2b04      	cmp	r3, #4
 8006696:	d00e      	beq.n	80066b6 <I2C_Master_ADDR+0x18a>
 8006698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800669a:	2b02      	cmp	r3, #2
 800669c:	d00b      	beq.n	80066b6 <I2C_Master_ADDR+0x18a>
 800669e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80066a0:	2b10      	cmp	r3, #16
 80066a2:	d008      	beq.n	80066b6 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	681a      	ldr	r2, [r3, #0]
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066b2:	601a      	str	r2, [r3, #0]
 80066b4:	e007      	b.n	80066c6 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80066c4:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066c6:	2300      	movs	r3, #0
 80066c8:	61fb      	str	r3, [r7, #28]
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	695b      	ldr	r3, [r3, #20]
 80066d0:	61fb      	str	r3, [r7, #28]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	699b      	ldr	r3, [r3, #24]
 80066d8:	61fb      	str	r3, [r7, #28]
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	e0a1      	b.n	8006822 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	681a      	ldr	r2, [r3, #0]
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80066ec:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066ee:	2300      	movs	r3, #0
 80066f0:	61bb      	str	r3, [r7, #24]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	695b      	ldr	r3, [r3, #20]
 80066f8:	61bb      	str	r3, [r7, #24]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	699b      	ldr	r3, [r3, #24]
 8006700:	61bb      	str	r3, [r7, #24]
 8006702:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	681a      	ldr	r2, [r3, #0]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8006712:	601a      	str	r2, [r3, #0]
 8006714:	e085      	b.n	8006822 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800671a:	b29b      	uxth	r3, r3
 800671c:	2b02      	cmp	r3, #2
 800671e:	d14d      	bne.n	80067bc <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006722:	2b04      	cmp	r3, #4
 8006724:	d016      	beq.n	8006754 <I2C_Master_ADDR+0x228>
 8006726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006728:	2b02      	cmp	r3, #2
 800672a:	d013      	beq.n	8006754 <I2C_Master_ADDR+0x228>
 800672c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800672e:	2b10      	cmp	r3, #16
 8006730:	d010      	beq.n	8006754 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681a      	ldr	r2, [r3, #0]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006740:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	681a      	ldr	r2, [r3, #0]
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006750:	601a      	str	r2, [r3, #0]
 8006752:	e007      	b.n	8006764 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	681a      	ldr	r2, [r3, #0]
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006762:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	685b      	ldr	r3, [r3, #4]
 800676a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800676e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006772:	d117      	bne.n	80067a4 <I2C_Master_ADDR+0x278>
 8006774:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006776:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800677a:	d00b      	beq.n	8006794 <I2C_Master_ADDR+0x268>
 800677c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800677e:	2b01      	cmp	r3, #1
 8006780:	d008      	beq.n	8006794 <I2C_Master_ADDR+0x268>
 8006782:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006784:	2b08      	cmp	r3, #8
 8006786:	d005      	beq.n	8006794 <I2C_Master_ADDR+0x268>
 8006788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800678a:	2b10      	cmp	r3, #16
 800678c:	d002      	beq.n	8006794 <I2C_Master_ADDR+0x268>
 800678e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006790:	2b20      	cmp	r3, #32
 8006792:	d107      	bne.n	80067a4 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	685a      	ldr	r2, [r3, #4]
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80067a2:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80067a4:	2300      	movs	r3, #0
 80067a6:	617b      	str	r3, [r7, #20]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	695b      	ldr	r3, [r3, #20]
 80067ae:	617b      	str	r3, [r7, #20]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	699b      	ldr	r3, [r3, #24]
 80067b6:	617b      	str	r3, [r7, #20]
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	e032      	b.n	8006822 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80067ca:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	685b      	ldr	r3, [r3, #4]
 80067d2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80067d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80067da:	d117      	bne.n	800680c <I2C_Master_ADDR+0x2e0>
 80067dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067de:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80067e2:	d00b      	beq.n	80067fc <I2C_Master_ADDR+0x2d0>
 80067e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067e6:	2b01      	cmp	r3, #1
 80067e8:	d008      	beq.n	80067fc <I2C_Master_ADDR+0x2d0>
 80067ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067ec:	2b08      	cmp	r3, #8
 80067ee:	d005      	beq.n	80067fc <I2C_Master_ADDR+0x2d0>
 80067f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067f2:	2b10      	cmp	r3, #16
 80067f4:	d002      	beq.n	80067fc <I2C_Master_ADDR+0x2d0>
 80067f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80067f8:	2b20      	cmp	r3, #32
 80067fa:	d107      	bne.n	800680c <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	685a      	ldr	r2, [r3, #4]
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800680a:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800680c:	2300      	movs	r3, #0
 800680e:	613b      	str	r3, [r7, #16]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	695b      	ldr	r3, [r3, #20]
 8006816:	613b      	str	r3, [r7, #16]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	699b      	ldr	r3, [r3, #24]
 800681e:	613b      	str	r3, [r7, #16]
 8006820:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2200      	movs	r2, #0
 8006826:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8006828:	e00b      	b.n	8006842 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800682a:	2300      	movs	r3, #0
 800682c:	60fb      	str	r3, [r7, #12]
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	695b      	ldr	r3, [r3, #20]
 8006834:	60fb      	str	r3, [r7, #12]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	60fb      	str	r3, [r7, #12]
 800683e:	68fb      	ldr	r3, [r7, #12]
}
 8006840:	e7ff      	b.n	8006842 <I2C_Master_ADDR+0x316>
 8006842:	bf00      	nop
 8006844:	3744      	adds	r7, #68	; 0x44
 8006846:	46bd      	mov	sp, r7
 8006848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684c:	4770      	bx	lr

0800684e <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 800684e:	b580      	push	{r7, lr}
 8006850:	b084      	sub	sp, #16
 8006852:	af00      	add	r7, sp, #0
 8006854:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800685c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006862:	b29b      	uxth	r3, r3
 8006864:	2b00      	cmp	r3, #0
 8006866:	d02b      	beq.n	80068c0 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800686c:	781a      	ldrb	r2, [r3, #0]
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006878:	1c5a      	adds	r2, r3, #1
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006882:	b29b      	uxth	r3, r3
 8006884:	3b01      	subs	r3, #1
 8006886:	b29a      	uxth	r2, r3
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006890:	b29b      	uxth	r3, r3
 8006892:	2b00      	cmp	r3, #0
 8006894:	d114      	bne.n	80068c0 <I2C_SlaveTransmit_TXE+0x72>
 8006896:	7bfb      	ldrb	r3, [r7, #15]
 8006898:	2b29      	cmp	r3, #41	; 0x29
 800689a:	d111      	bne.n	80068c0 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	685a      	ldr	r2, [r3, #4]
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80068aa:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	2221      	movs	r2, #33	; 0x21
 80068b0:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2228      	movs	r2, #40	; 0x28
 80068b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80068ba:	6878      	ldr	r0, [r7, #4]
 80068bc:	f7ff fa04 	bl	8005cc8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80068c0:	bf00      	nop
 80068c2:	3710      	adds	r7, #16
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}

080068c8 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80068c8:	b480      	push	{r7}
 80068ca:	b083      	sub	sp, #12
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068d4:	b29b      	uxth	r3, r3
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d011      	beq.n	80068fe <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068de:	781a      	ldrb	r2, [r3, #0]
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068ea:	1c5a      	adds	r2, r3, #1
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80068f4:	b29b      	uxth	r3, r3
 80068f6:	3b01      	subs	r3, #1
 80068f8:	b29a      	uxth	r2, r3
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80068fe:	bf00      	nop
 8006900:	370c      	adds	r7, #12
 8006902:	46bd      	mov	sp, r7
 8006904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006908:	4770      	bx	lr

0800690a <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800690a:	b580      	push	{r7, lr}
 800690c:	b084      	sub	sp, #16
 800690e:	af00      	add	r7, sp, #0
 8006910:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006918:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800691e:	b29b      	uxth	r3, r3
 8006920:	2b00      	cmp	r3, #0
 8006922:	d02c      	beq.n	800697e <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	691a      	ldr	r2, [r3, #16]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800692e:	b2d2      	uxtb	r2, r2
 8006930:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006936:	1c5a      	adds	r2, r3, #1
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006940:	b29b      	uxth	r3, r3
 8006942:	3b01      	subs	r3, #1
 8006944:	b29a      	uxth	r2, r3
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800694e:	b29b      	uxth	r3, r3
 8006950:	2b00      	cmp	r3, #0
 8006952:	d114      	bne.n	800697e <I2C_SlaveReceive_RXNE+0x74>
 8006954:	7bfb      	ldrb	r3, [r7, #15]
 8006956:	2b2a      	cmp	r3, #42	; 0x2a
 8006958:	d111      	bne.n	800697e <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	685a      	ldr	r2, [r3, #4]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006968:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2222      	movs	r2, #34	; 0x22
 800696e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	2228      	movs	r2, #40	; 0x28
 8006974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006978:	6878      	ldr	r0, [r7, #4]
 800697a:	f7ff f9af 	bl	8005cdc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 800697e:	bf00      	nop
 8006980:	3710      	adds	r7, #16
 8006982:	46bd      	mov	sp, r7
 8006984:	bd80      	pop	{r7, pc}

08006986 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006986:	b480      	push	{r7}
 8006988:	b083      	sub	sp, #12
 800698a:	af00      	add	r7, sp, #0
 800698c:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006992:	b29b      	uxth	r3, r3
 8006994:	2b00      	cmp	r3, #0
 8006996:	d012      	beq.n	80069be <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	691a      	ldr	r2, [r3, #16]
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069a2:	b2d2      	uxtb	r2, r2
 80069a4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069aa:	1c5a      	adds	r2, r3, #1
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80069b4:	b29b      	uxth	r3, r3
 80069b6:	3b01      	subs	r3, #1
 80069b8:	b29a      	uxth	r2, r3
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80069be:	bf00      	nop
 80069c0:	370c      	adds	r7, #12
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr

080069ca <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 80069ca:	b580      	push	{r7, lr}
 80069cc:	b084      	sub	sp, #16
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	6078      	str	r0, [r7, #4]
 80069d2:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 80069d4:	2300      	movs	r3, #0
 80069d6:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80069de:	b2db      	uxtb	r3, r3
 80069e0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80069e4:	2b28      	cmp	r3, #40	; 0x28
 80069e6:	d127      	bne.n	8006a38 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	685a      	ldr	r2, [r3, #4]
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069f6:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80069f8:	683b      	ldr	r3, [r7, #0]
 80069fa:	089b      	lsrs	r3, r3, #2
 80069fc:	f003 0301 	and.w	r3, r3, #1
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d101      	bne.n	8006a08 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8006a04:	2301      	movs	r3, #1
 8006a06:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8006a08:	683b      	ldr	r3, [r7, #0]
 8006a0a:	09db      	lsrs	r3, r3, #7
 8006a0c:	f003 0301 	and.w	r3, r3, #1
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d103      	bne.n	8006a1c <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	68db      	ldr	r3, [r3, #12]
 8006a18:	81bb      	strh	r3, [r7, #12]
 8006a1a:	e002      	b.n	8006a22 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	699b      	ldr	r3, [r3, #24]
 8006a20:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	2200      	movs	r2, #0
 8006a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8006a2a:	89ba      	ldrh	r2, [r7, #12]
 8006a2c:	7bfb      	ldrb	r3, [r7, #15]
 8006a2e:	4619      	mov	r1, r3
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	f7ff f95d 	bl	8005cf0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8006a36:	e008      	b.n	8006a4a <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f06f 0202 	mvn.w	r2, #2
 8006a40:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	2200      	movs	r2, #0
 8006a46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8006a4a:	bf00      	nop
 8006a4c:	3710      	adds	r7, #16
 8006a4e:	46bd      	mov	sp, r7
 8006a50:	bd80      	pop	{r7, pc}
	...

08006a54 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006a54:	b580      	push	{r7, lr}
 8006a56:	b084      	sub	sp, #16
 8006a58:	af00      	add	r7, sp, #0
 8006a5a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006a62:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	685a      	ldr	r2, [r3, #4]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006a72:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006a74:	2300      	movs	r3, #0
 8006a76:	60bb      	str	r3, [r7, #8]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	695b      	ldr	r3, [r3, #20]
 8006a7e:	60bb      	str	r3, [r7, #8]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	681a      	ldr	r2, [r3, #0]
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f042 0201 	orr.w	r2, r2, #1
 8006a8e:	601a      	str	r2, [r3, #0]
 8006a90:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681a      	ldr	r2, [r3, #0]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006aa0:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006aac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ab0:	d172      	bne.n	8006b98 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006ab2:	7bfb      	ldrb	r3, [r7, #15]
 8006ab4:	2b22      	cmp	r3, #34	; 0x22
 8006ab6:	d002      	beq.n	8006abe <I2C_Slave_STOPF+0x6a>
 8006ab8:	7bfb      	ldrb	r3, [r7, #15]
 8006aba:	2b2a      	cmp	r3, #42	; 0x2a
 8006abc:	d135      	bne.n	8006b2a <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	685b      	ldr	r3, [r3, #4]
 8006ac6:	b29a      	uxth	r2, r3
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d005      	beq.n	8006ae2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006ada:	f043 0204 	orr.w	r2, r3, #4
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	685a      	ldr	r2, [r3, #4]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006af0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006af6:	4618      	mov	r0, r3
 8006af8:	f7fe f96a 	bl	8004dd0 <HAL_DMA_GetState>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b01      	cmp	r3, #1
 8006b00:	d049      	beq.n	8006b96 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b06:	4a69      	ldr	r2, [pc, #420]	; (8006cac <I2C_Slave_STOPF+0x258>)
 8006b08:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b0e:	4618      	mov	r0, r3
 8006b10:	f7fd ffb2 	bl	8004a78 <HAL_DMA_Abort_IT>
 8006b14:	4603      	mov	r3, r0
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d03d      	beq.n	8006b96 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006b24:	4610      	mov	r0, r2
 8006b26:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006b28:	e035      	b.n	8006b96 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	685b      	ldr	r3, [r3, #4]
 8006b32:	b29a      	uxth	r2, r3
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d005      	beq.n	8006b4e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b46:	f043 0204 	orr.w	r2, r3, #4
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006b5c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b62:	4618      	mov	r0, r3
 8006b64:	f7fe f934 	bl	8004dd0 <HAL_DMA_GetState>
 8006b68:	4603      	mov	r3, r0
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d014      	beq.n	8006b98 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b72:	4a4e      	ldr	r2, [pc, #312]	; (8006cac <I2C_Slave_STOPF+0x258>)
 8006b74:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	f7fd ff7c 	bl	8004a78 <HAL_DMA_Abort_IT>
 8006b80:	4603      	mov	r3, r0
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d008      	beq.n	8006b98 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006b8a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b8c:	687a      	ldr	r2, [r7, #4]
 8006b8e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006b90:	4610      	mov	r0, r2
 8006b92:	4798      	blx	r3
 8006b94:	e000      	b.n	8006b98 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006b96:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b9c:	b29b      	uxth	r3, r3
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d03e      	beq.n	8006c20 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	695b      	ldr	r3, [r3, #20]
 8006ba8:	f003 0304 	and.w	r3, r3, #4
 8006bac:	2b04      	cmp	r3, #4
 8006bae:	d112      	bne.n	8006bd6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	691a      	ldr	r2, [r3, #16]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bba:	b2d2      	uxtb	r2, r2
 8006bbc:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	695b      	ldr	r3, [r3, #20]
 8006bdc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006be0:	2b40      	cmp	r3, #64	; 0x40
 8006be2:	d112      	bne.n	8006c0a <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	691a      	ldr	r2, [r3, #16]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bee:	b2d2      	uxtb	r2, r2
 8006bf0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf6:	1c5a      	adds	r2, r3, #1
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	3b01      	subs	r3, #1
 8006c04:	b29a      	uxth	r2, r3
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d005      	beq.n	8006c20 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c18:	f043 0204 	orr.w	r2, r3, #4
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d003      	beq.n	8006c30 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 8006c28:	6878      	ldr	r0, [r7, #4]
 8006c2a:	f000 f8b3 	bl	8006d94 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006c2e:	e039      	b.n	8006ca4 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006c30:	7bfb      	ldrb	r3, [r7, #15]
 8006c32:	2b2a      	cmp	r3, #42	; 0x2a
 8006c34:	d109      	bne.n	8006c4a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2228      	movs	r2, #40	; 0x28
 8006c40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f7ff f849 	bl	8005cdc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	2b28      	cmp	r3, #40	; 0x28
 8006c54:	d111      	bne.n	8006c7a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	4a15      	ldr	r2, [pc, #84]	; (8006cb0 <I2C_Slave_STOPF+0x25c>)
 8006c5a:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	2220      	movs	r2, #32
 8006c66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006c72:	6878      	ldr	r0, [r7, #4]
 8006c74:	f7ff f84a 	bl	8005d0c <HAL_I2C_ListenCpltCallback>
}
 8006c78:	e014      	b.n	8006ca4 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c7e:	2b22      	cmp	r3, #34	; 0x22
 8006c80:	d002      	beq.n	8006c88 <I2C_Slave_STOPF+0x234>
 8006c82:	7bfb      	ldrb	r3, [r7, #15]
 8006c84:	2b22      	cmp	r3, #34	; 0x22
 8006c86:	d10d      	bne.n	8006ca4 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	2220      	movs	r2, #32
 8006c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006c9e:	6878      	ldr	r0, [r7, #4]
 8006ca0:	f7ff f81c 	bl	8005cdc <HAL_I2C_SlaveRxCpltCallback>
}
 8006ca4:	bf00      	nop
 8006ca6:	3710      	adds	r7, #16
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	08006ff9 	.word	0x08006ff9
 8006cb0:	ffff0000 	.word	0xffff0000

08006cb4 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006cc2:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cc8:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 8006cca:	68bb      	ldr	r3, [r7, #8]
 8006ccc:	2b08      	cmp	r3, #8
 8006cce:	d002      	beq.n	8006cd6 <I2C_Slave_AF+0x22>
 8006cd0:	68bb      	ldr	r3, [r7, #8]
 8006cd2:	2b20      	cmp	r3, #32
 8006cd4:	d129      	bne.n	8006d2a <I2C_Slave_AF+0x76>
 8006cd6:	7bfb      	ldrb	r3, [r7, #15]
 8006cd8:	2b28      	cmp	r3, #40	; 0x28
 8006cda:	d126      	bne.n	8006d2a <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	4a2c      	ldr	r2, [pc, #176]	; (8006d90 <I2C_Slave_AF+0xdc>)
 8006ce0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	685a      	ldr	r2, [r3, #4]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006cf0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006cfa:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d0a:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	2220      	movs	r2, #32
 8006d16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006d22:	6878      	ldr	r0, [r7, #4]
 8006d24:	f7fe fff2 	bl	8005d0c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 8006d28:	e02e      	b.n	8006d88 <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006d2a:	7bfb      	ldrb	r3, [r7, #15]
 8006d2c:	2b21      	cmp	r3, #33	; 0x21
 8006d2e:	d126      	bne.n	8006d7e <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	4a17      	ldr	r2, [pc, #92]	; (8006d90 <I2C_Slave_AF+0xdc>)
 8006d34:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	2221      	movs	r2, #33	; 0x21
 8006d3a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	2220      	movs	r2, #32
 8006d40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2200      	movs	r2, #0
 8006d48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	685a      	ldr	r2, [r3, #4]
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006d5a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d64:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	681a      	ldr	r2, [r3, #0]
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d74:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006d76:	6878      	ldr	r0, [r7, #4]
 8006d78:	f7fe ffa6 	bl	8005cc8 <HAL_I2C_SlaveTxCpltCallback>
}
 8006d7c:	e004      	b.n	8006d88 <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006d86:	615a      	str	r2, [r3, #20]
}
 8006d88:	bf00      	nop
 8006d8a:	3710      	adds	r7, #16
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bd80      	pop	{r7, pc}
 8006d90:	ffff0000 	.word	0xffff0000

08006d94 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006d94:	b580      	push	{r7, lr}
 8006d96:	b084      	sub	sp, #16
 8006d98:	af00      	add	r7, sp, #0
 8006d9a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006da2:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006daa:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006dac:	7bbb      	ldrb	r3, [r7, #14]
 8006dae:	2b10      	cmp	r3, #16
 8006db0:	d002      	beq.n	8006db8 <I2C_ITError+0x24>
 8006db2:	7bbb      	ldrb	r3, [r7, #14]
 8006db4:	2b40      	cmp	r3, #64	; 0x40
 8006db6:	d10a      	bne.n	8006dce <I2C_ITError+0x3a>
 8006db8:	7bfb      	ldrb	r3, [r7, #15]
 8006dba:	2b22      	cmp	r3, #34	; 0x22
 8006dbc:	d107      	bne.n	8006dce <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006dcc:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006dce:	7bfb      	ldrb	r3, [r7, #15]
 8006dd0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006dd4:	2b28      	cmp	r3, #40	; 0x28
 8006dd6:	d107      	bne.n	8006de8 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2200      	movs	r2, #0
 8006ddc:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	2228      	movs	r2, #40	; 0x28
 8006de2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006de6:	e015      	b.n	8006e14 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006df2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006df6:	d00a      	beq.n	8006e0e <I2C_ITError+0x7a>
 8006df8:	7bfb      	ldrb	r3, [r7, #15]
 8006dfa:	2b60      	cmp	r3, #96	; 0x60
 8006dfc:	d007      	beq.n	8006e0e <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2220      	movs	r2, #32
 8006e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	2200      	movs	r2, #0
 8006e12:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	685b      	ldr	r3, [r3, #4]
 8006e1a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006e1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006e22:	d162      	bne.n	8006eea <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	685a      	ldr	r2, [r3, #4]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006e32:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e38:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006e3c:	b2db      	uxtb	r3, r3
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d020      	beq.n	8006e84 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e46:	4a6a      	ldr	r2, [pc, #424]	; (8006ff0 <I2C_ITError+0x25c>)
 8006e48:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f7fd fe12 	bl	8004a78 <HAL_DMA_Abort_IT>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	f000 8089 	beq.w	8006f6e <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	681a      	ldr	r2, [r3, #0]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f022 0201 	bic.w	r2, r2, #1
 8006e6a:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2220      	movs	r2, #32
 8006e70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006e78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e7a:	687a      	ldr	r2, [r7, #4]
 8006e7c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006e7e:	4610      	mov	r0, r2
 8006e80:	4798      	blx	r3
 8006e82:	e074      	b.n	8006f6e <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e88:	4a59      	ldr	r2, [pc, #356]	; (8006ff0 <I2C_ITError+0x25c>)
 8006e8a:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e90:	4618      	mov	r0, r3
 8006e92:	f7fd fdf1 	bl	8004a78 <HAL_DMA_Abort_IT>
 8006e96:	4603      	mov	r3, r0
 8006e98:	2b00      	cmp	r3, #0
 8006e9a:	d068      	beq.n	8006f6e <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	695b      	ldr	r3, [r3, #20]
 8006ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ea6:	2b40      	cmp	r3, #64	; 0x40
 8006ea8:	d10b      	bne.n	8006ec2 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	691a      	ldr	r2, [r3, #16]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb4:	b2d2      	uxtb	r2, r2
 8006eb6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ebc:	1c5a      	adds	r2, r3, #1
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	681a      	ldr	r2, [r3, #0]
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	f022 0201 	bic.w	r2, r2, #1
 8006ed0:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	2220      	movs	r2, #32
 8006ed6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ede:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ee0:	687a      	ldr	r2, [r7, #4]
 8006ee2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006ee4:	4610      	mov	r0, r2
 8006ee6:	4798      	blx	r3
 8006ee8:	e041      	b.n	8006f6e <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	2b60      	cmp	r3, #96	; 0x60
 8006ef4:	d125      	bne.n	8006f42 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2220      	movs	r2, #32
 8006efa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2200      	movs	r2, #0
 8006f02:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	695b      	ldr	r3, [r3, #20]
 8006f0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f0e:	2b40      	cmp	r3, #64	; 0x40
 8006f10:	d10b      	bne.n	8006f2a <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	691a      	ldr	r2, [r3, #16]
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f1c:	b2d2      	uxtb	r2, r2
 8006f1e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f24:	1c5a      	adds	r2, r3, #1
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681a      	ldr	r2, [r3, #0]
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f022 0201 	bic.w	r2, r2, #1
 8006f38:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f7fe ff0e 	bl	8005d5c <HAL_I2C_AbortCpltCallback>
 8006f40:	e015      	b.n	8006f6e <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	695b      	ldr	r3, [r3, #20]
 8006f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006f4c:	2b40      	cmp	r3, #64	; 0x40
 8006f4e:	d10b      	bne.n	8006f68 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	691a      	ldr	r2, [r3, #16]
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f5a:	b2d2      	uxtb	r2, r2
 8006f5c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f62:	1c5a      	adds	r2, r3, #1
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f7fe feed 	bl	8005d48 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f72:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006f74:	68bb      	ldr	r3, [r7, #8]
 8006f76:	f003 0301 	and.w	r3, r3, #1
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d10e      	bne.n	8006f9c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d109      	bne.n	8006f9c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006f88:	68bb      	ldr	r3, [r7, #8]
 8006f8a:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d104      	bne.n	8006f9c <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006f92:	68bb      	ldr	r3, [r7, #8]
 8006f94:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d007      	beq.n	8006fac <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	681b      	ldr	r3, [r3, #0]
 8006fa0:	685a      	ldr	r2, [r3, #4]
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8006faa:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006fb2:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb8:	f003 0304 	and.w	r3, r3, #4
 8006fbc:	2b04      	cmp	r3, #4
 8006fbe:	d113      	bne.n	8006fe8 <I2C_ITError+0x254>
 8006fc0:	7bfb      	ldrb	r3, [r7, #15]
 8006fc2:	2b28      	cmp	r3, #40	; 0x28
 8006fc4:	d110      	bne.n	8006fe8 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	4a0a      	ldr	r2, [pc, #40]	; (8006ff4 <I2C_ITError+0x260>)
 8006fca:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	2200      	movs	r2, #0
 8006fd0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2220      	movs	r2, #32
 8006fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006fe2:	6878      	ldr	r0, [r7, #4]
 8006fe4:	f7fe fe92 	bl	8005d0c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006fe8:	bf00      	nop
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}
 8006ff0:	08006ff9 	.word	0x08006ff9
 8006ff4:	ffff0000 	.word	0xffff0000

08006ff8 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8006ff8:	b580      	push	{r7, lr}
 8006ffa:	b086      	sub	sp, #24
 8006ffc:	af00      	add	r7, sp, #0
 8006ffe:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007000:	2300      	movs	r3, #0
 8007002:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007008:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007010:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007012:	4b4b      	ldr	r3, [pc, #300]	; (8007140 <I2C_DMAAbort+0x148>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	08db      	lsrs	r3, r3, #3
 8007018:	4a4a      	ldr	r2, [pc, #296]	; (8007144 <I2C_DMAAbort+0x14c>)
 800701a:	fba2 2303 	umull	r2, r3, r2, r3
 800701e:	0a1a      	lsrs	r2, r3, #8
 8007020:	4613      	mov	r3, r2
 8007022:	009b      	lsls	r3, r3, #2
 8007024:	4413      	add	r3, r2
 8007026:	00da      	lsls	r2, r3, #3
 8007028:	1ad3      	subs	r3, r2, r3
 800702a:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 800702c:	68fb      	ldr	r3, [r7, #12]
 800702e:	2b00      	cmp	r3, #0
 8007030:	d106      	bne.n	8007040 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007032:	697b      	ldr	r3, [r7, #20]
 8007034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007036:	f043 0220 	orr.w	r2, r3, #32
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 800703e:	e00a      	b.n	8007056 <I2C_DMAAbort+0x5e>
    }
    count--;
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	3b01      	subs	r3, #1
 8007044:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007050:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007054:	d0ea      	beq.n	800702c <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800705a:	2b00      	cmp	r3, #0
 800705c:	d003      	beq.n	8007066 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800705e:	697b      	ldr	r3, [r7, #20]
 8007060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007062:	2200      	movs	r2, #0
 8007064:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007066:	697b      	ldr	r3, [r7, #20]
 8007068:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800706a:	2b00      	cmp	r3, #0
 800706c:	d003      	beq.n	8007076 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800706e:	697b      	ldr	r3, [r7, #20]
 8007070:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007072:	2200      	movs	r2, #0
 8007074:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007084:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007086:	697b      	ldr	r3, [r7, #20]
 8007088:	2200      	movs	r2, #0
 800708a:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007090:	2b00      	cmp	r3, #0
 8007092:	d003      	beq.n	800709c <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007098:	2200      	movs	r2, #0
 800709a:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d003      	beq.n	80070ac <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070a8:	2200      	movs	r2, #0
 80070aa:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80070ac:	697b      	ldr	r3, [r7, #20]
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	681a      	ldr	r2, [r3, #0]
 80070b2:	697b      	ldr	r3, [r7, #20]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	f022 0201 	bic.w	r2, r2, #1
 80070ba:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80070bc:	697b      	ldr	r3, [r7, #20]
 80070be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070c2:	b2db      	uxtb	r3, r3
 80070c4:	2b60      	cmp	r3, #96	; 0x60
 80070c6:	d10e      	bne.n	80070e6 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80070c8:	697b      	ldr	r3, [r7, #20]
 80070ca:	2220      	movs	r2, #32
 80070cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80070d0:	697b      	ldr	r3, [r7, #20]
 80070d2:	2200      	movs	r2, #0
 80070d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80070d8:	697b      	ldr	r3, [r7, #20]
 80070da:	2200      	movs	r2, #0
 80070dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80070de:	6978      	ldr	r0, [r7, #20]
 80070e0:	f7fe fe3c 	bl	8005d5c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80070e4:	e027      	b.n	8007136 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80070e6:	7cfb      	ldrb	r3, [r7, #19]
 80070e8:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80070ec:	2b28      	cmp	r3, #40	; 0x28
 80070ee:	d117      	bne.n	8007120 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	681a      	ldr	r2, [r3, #0]
 80070f6:	697b      	ldr	r3, [r7, #20]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f042 0201 	orr.w	r2, r2, #1
 80070fe:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	681a      	ldr	r2, [r3, #0]
 8007106:	697b      	ldr	r3, [r7, #20]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800710e:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	2200      	movs	r2, #0
 8007114:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007116:	697b      	ldr	r3, [r7, #20]
 8007118:	2228      	movs	r2, #40	; 0x28
 800711a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800711e:	e007      	b.n	8007130 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	2220      	movs	r2, #32
 8007124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	2200      	movs	r2, #0
 800712c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007130:	6978      	ldr	r0, [r7, #20]
 8007132:	f7fe fe09 	bl	8005d48 <HAL_I2C_ErrorCallback>
}
 8007136:	bf00      	nop
 8007138:	3718      	adds	r7, #24
 800713a:	46bd      	mov	sp, r7
 800713c:	bd80      	pop	{r7, pc}
 800713e:	bf00      	nop
 8007140:	20000018 	.word	0x20000018
 8007144:	14f8b589 	.word	0x14f8b589

08007148 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007148:	b480      	push	{r7}
 800714a:	b085      	sub	sp, #20
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007150:	2300      	movs	r3, #0
 8007152:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8007154:	4b13      	ldr	r3, [pc, #76]	; (80071a4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	08db      	lsrs	r3, r3, #3
 800715a:	4a13      	ldr	r2, [pc, #76]	; (80071a8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 800715c:	fba2 2303 	umull	r2, r3, r2, r3
 8007160:	0a1a      	lsrs	r2, r3, #8
 8007162:	4613      	mov	r3, r2
 8007164:	009b      	lsls	r3, r3, #2
 8007166:	4413      	add	r3, r2
 8007168:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	3b01      	subs	r3, #1
 800716e:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d107      	bne.n	8007186 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800717a:	f043 0220 	orr.w	r2, r3, #32
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007182:	2301      	movs	r3, #1
 8007184:	e008      	b.n	8007198 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007190:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007194:	d0e9      	beq.n	800716a <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8007196:	2300      	movs	r3, #0
}
 8007198:	4618      	mov	r0, r3
 800719a:	3714      	adds	r7, #20
 800719c:	46bd      	mov	sp, r7
 800719e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a2:	4770      	bx	lr
 80071a4:	20000018 	.word	0x20000018
 80071a8:	14f8b589 	.word	0x14f8b589

080071ac <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b083      	sub	sp, #12
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071b8:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80071bc:	d103      	bne.n	80071c6 <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2201      	movs	r2, #1
 80071c2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80071c4:	e007      	b.n	80071d6 <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071ca:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80071ce:	d102      	bne.n	80071d6 <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2208      	movs	r2, #8
 80071d4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80071d6:	bf00      	nop
 80071d8:	370c      	adds	r7, #12
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr
	...

080071e4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	b086      	sub	sp, #24
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	2b00      	cmp	r3, #0
 80071f0:	d101      	bne.n	80071f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80071f2:	2301      	movs	r3, #1
 80071f4:	e264      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	2b00      	cmp	r3, #0
 8007200:	d075      	beq.n	80072ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007202:	4ba3      	ldr	r3, [pc, #652]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007204:	689b      	ldr	r3, [r3, #8]
 8007206:	f003 030c 	and.w	r3, r3, #12
 800720a:	2b04      	cmp	r3, #4
 800720c:	d00c      	beq.n	8007228 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800720e:	4ba0      	ldr	r3, [pc, #640]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007210:	689b      	ldr	r3, [r3, #8]
 8007212:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8007216:	2b08      	cmp	r3, #8
 8007218:	d112      	bne.n	8007240 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800721a:	4b9d      	ldr	r3, [pc, #628]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 800721c:	685b      	ldr	r3, [r3, #4]
 800721e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007222:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007226:	d10b      	bne.n	8007240 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007228:	4b99      	ldr	r3, [pc, #612]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007230:	2b00      	cmp	r3, #0
 8007232:	d05b      	beq.n	80072ec <HAL_RCC_OscConfig+0x108>
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d157      	bne.n	80072ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800723c:	2301      	movs	r3, #1
 800723e:	e23f      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007248:	d106      	bne.n	8007258 <HAL_RCC_OscConfig+0x74>
 800724a:	4b91      	ldr	r3, [pc, #580]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	4a90      	ldr	r2, [pc, #576]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007250:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007254:	6013      	str	r3, [r2, #0]
 8007256:	e01d      	b.n	8007294 <HAL_RCC_OscConfig+0xb0>
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	685b      	ldr	r3, [r3, #4]
 800725c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007260:	d10c      	bne.n	800727c <HAL_RCC_OscConfig+0x98>
 8007262:	4b8b      	ldr	r3, [pc, #556]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007264:	681b      	ldr	r3, [r3, #0]
 8007266:	4a8a      	ldr	r2, [pc, #552]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007268:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800726c:	6013      	str	r3, [r2, #0]
 800726e:	4b88      	ldr	r3, [pc, #544]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a87      	ldr	r2, [pc, #540]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007274:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007278:	6013      	str	r3, [r2, #0]
 800727a:	e00b      	b.n	8007294 <HAL_RCC_OscConfig+0xb0>
 800727c:	4b84      	ldr	r3, [pc, #528]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	4a83      	ldr	r2, [pc, #524]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007282:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007286:	6013      	str	r3, [r2, #0]
 8007288:	4b81      	ldr	r3, [pc, #516]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a80      	ldr	r2, [pc, #512]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 800728e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007292:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	685b      	ldr	r3, [r3, #4]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d013      	beq.n	80072c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800729c:	f7fd f958 	bl	8004550 <HAL_GetTick>
 80072a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072a2:	e008      	b.n	80072b6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80072a4:	f7fd f954 	bl	8004550 <HAL_GetTick>
 80072a8:	4602      	mov	r2, r0
 80072aa:	693b      	ldr	r3, [r7, #16]
 80072ac:	1ad3      	subs	r3, r2, r3
 80072ae:	2b64      	cmp	r3, #100	; 0x64
 80072b0:	d901      	bls.n	80072b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80072b2:	2303      	movs	r3, #3
 80072b4:	e204      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80072b6:	4b76      	ldr	r3, [pc, #472]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072be:	2b00      	cmp	r3, #0
 80072c0:	d0f0      	beq.n	80072a4 <HAL_RCC_OscConfig+0xc0>
 80072c2:	e014      	b.n	80072ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80072c4:	f7fd f944 	bl	8004550 <HAL_GetTick>
 80072c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072ca:	e008      	b.n	80072de <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80072cc:	f7fd f940 	bl	8004550 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	693b      	ldr	r3, [r7, #16]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	2b64      	cmp	r3, #100	; 0x64
 80072d8:	d901      	bls.n	80072de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80072da:	2303      	movs	r3, #3
 80072dc:	e1f0      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80072de:	4b6c      	ldr	r3, [pc, #432]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d1f0      	bne.n	80072cc <HAL_RCC_OscConfig+0xe8>
 80072ea:	e000      	b.n	80072ee <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80072ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f003 0302 	and.w	r3, r3, #2
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d063      	beq.n	80073c2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80072fa:	4b65      	ldr	r3, [pc, #404]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 80072fc:	689b      	ldr	r3, [r3, #8]
 80072fe:	f003 030c 	and.w	r3, r3, #12
 8007302:	2b00      	cmp	r3, #0
 8007304:	d00b      	beq.n	800731e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007306:	4b62      	ldr	r3, [pc, #392]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800730e:	2b08      	cmp	r3, #8
 8007310:	d11c      	bne.n	800734c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007312:	4b5f      	ldr	r3, [pc, #380]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007314:	685b      	ldr	r3, [r3, #4]
 8007316:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800731a:	2b00      	cmp	r3, #0
 800731c:	d116      	bne.n	800734c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800731e:	4b5c      	ldr	r3, [pc, #368]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f003 0302 	and.w	r3, r3, #2
 8007326:	2b00      	cmp	r3, #0
 8007328:	d005      	beq.n	8007336 <HAL_RCC_OscConfig+0x152>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	68db      	ldr	r3, [r3, #12]
 800732e:	2b01      	cmp	r3, #1
 8007330:	d001      	beq.n	8007336 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007332:	2301      	movs	r3, #1
 8007334:	e1c4      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007336:	4b56      	ldr	r3, [pc, #344]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	691b      	ldr	r3, [r3, #16]
 8007342:	00db      	lsls	r3, r3, #3
 8007344:	4952      	ldr	r1, [pc, #328]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007346:	4313      	orrs	r3, r2
 8007348:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800734a:	e03a      	b.n	80073c2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	68db      	ldr	r3, [r3, #12]
 8007350:	2b00      	cmp	r3, #0
 8007352:	d020      	beq.n	8007396 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007354:	4b4f      	ldr	r3, [pc, #316]	; (8007494 <HAL_RCC_OscConfig+0x2b0>)
 8007356:	2201      	movs	r2, #1
 8007358:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800735a:	f7fd f8f9 	bl	8004550 <HAL_GetTick>
 800735e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007360:	e008      	b.n	8007374 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8007362:	f7fd f8f5 	bl	8004550 <HAL_GetTick>
 8007366:	4602      	mov	r2, r0
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	1ad3      	subs	r3, r2, r3
 800736c:	2b02      	cmp	r3, #2
 800736e:	d901      	bls.n	8007374 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007370:	2303      	movs	r3, #3
 8007372:	e1a5      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007374:	4b46      	ldr	r3, [pc, #280]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	f003 0302 	and.w	r3, r3, #2
 800737c:	2b00      	cmp	r3, #0
 800737e:	d0f0      	beq.n	8007362 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007380:	4b43      	ldr	r3, [pc, #268]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	691b      	ldr	r3, [r3, #16]
 800738c:	00db      	lsls	r3, r3, #3
 800738e:	4940      	ldr	r1, [pc, #256]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007390:	4313      	orrs	r3, r2
 8007392:	600b      	str	r3, [r1, #0]
 8007394:	e015      	b.n	80073c2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007396:	4b3f      	ldr	r3, [pc, #252]	; (8007494 <HAL_RCC_OscConfig+0x2b0>)
 8007398:	2200      	movs	r2, #0
 800739a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800739c:	f7fd f8d8 	bl	8004550 <HAL_GetTick>
 80073a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073a2:	e008      	b.n	80073b6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80073a4:	f7fd f8d4 	bl	8004550 <HAL_GetTick>
 80073a8:	4602      	mov	r2, r0
 80073aa:	693b      	ldr	r3, [r7, #16]
 80073ac:	1ad3      	subs	r3, r2, r3
 80073ae:	2b02      	cmp	r3, #2
 80073b0:	d901      	bls.n	80073b6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80073b2:	2303      	movs	r3, #3
 80073b4:	e184      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80073b6:	4b36      	ldr	r3, [pc, #216]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f003 0302 	and.w	r3, r3, #2
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d1f0      	bne.n	80073a4 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f003 0308 	and.w	r3, r3, #8
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d030      	beq.n	8007430 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	695b      	ldr	r3, [r3, #20]
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d016      	beq.n	8007404 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80073d6:	4b30      	ldr	r3, [pc, #192]	; (8007498 <HAL_RCC_OscConfig+0x2b4>)
 80073d8:	2201      	movs	r2, #1
 80073da:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80073dc:	f7fd f8b8 	bl	8004550 <HAL_GetTick>
 80073e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073e2:	e008      	b.n	80073f6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80073e4:	f7fd f8b4 	bl	8004550 <HAL_GetTick>
 80073e8:	4602      	mov	r2, r0
 80073ea:	693b      	ldr	r3, [r7, #16]
 80073ec:	1ad3      	subs	r3, r2, r3
 80073ee:	2b02      	cmp	r3, #2
 80073f0:	d901      	bls.n	80073f6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80073f2:	2303      	movs	r3, #3
 80073f4:	e164      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80073f6:	4b26      	ldr	r3, [pc, #152]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 80073f8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80073fa:	f003 0302 	and.w	r3, r3, #2
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d0f0      	beq.n	80073e4 <HAL_RCC_OscConfig+0x200>
 8007402:	e015      	b.n	8007430 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007404:	4b24      	ldr	r3, [pc, #144]	; (8007498 <HAL_RCC_OscConfig+0x2b4>)
 8007406:	2200      	movs	r2, #0
 8007408:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800740a:	f7fd f8a1 	bl	8004550 <HAL_GetTick>
 800740e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007410:	e008      	b.n	8007424 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8007412:	f7fd f89d 	bl	8004550 <HAL_GetTick>
 8007416:	4602      	mov	r2, r0
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	1ad3      	subs	r3, r2, r3
 800741c:	2b02      	cmp	r3, #2
 800741e:	d901      	bls.n	8007424 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8007420:	2303      	movs	r3, #3
 8007422:	e14d      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007424:	4b1a      	ldr	r3, [pc, #104]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007426:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007428:	f003 0302 	and.w	r3, r3, #2
 800742c:	2b00      	cmp	r3, #0
 800742e:	d1f0      	bne.n	8007412 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	f003 0304 	and.w	r3, r3, #4
 8007438:	2b00      	cmp	r3, #0
 800743a:	f000 80a0 	beq.w	800757e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800743e:	2300      	movs	r3, #0
 8007440:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007442:	4b13      	ldr	r3, [pc, #76]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007446:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800744a:	2b00      	cmp	r3, #0
 800744c:	d10f      	bne.n	800746e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800744e:	2300      	movs	r3, #0
 8007450:	60bb      	str	r3, [r7, #8]
 8007452:	4b0f      	ldr	r3, [pc, #60]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007454:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007456:	4a0e      	ldr	r2, [pc, #56]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007458:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800745c:	6413      	str	r3, [r2, #64]	; 0x40
 800745e:	4b0c      	ldr	r3, [pc, #48]	; (8007490 <HAL_RCC_OscConfig+0x2ac>)
 8007460:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007462:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007466:	60bb      	str	r3, [r7, #8]
 8007468:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800746a:	2301      	movs	r3, #1
 800746c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800746e:	4b0b      	ldr	r3, [pc, #44]	; (800749c <HAL_RCC_OscConfig+0x2b8>)
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007476:	2b00      	cmp	r3, #0
 8007478:	d121      	bne.n	80074be <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800747a:	4b08      	ldr	r3, [pc, #32]	; (800749c <HAL_RCC_OscConfig+0x2b8>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	4a07      	ldr	r2, [pc, #28]	; (800749c <HAL_RCC_OscConfig+0x2b8>)
 8007480:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007484:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007486:	f7fd f863 	bl	8004550 <HAL_GetTick>
 800748a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800748c:	e011      	b.n	80074b2 <HAL_RCC_OscConfig+0x2ce>
 800748e:	bf00      	nop
 8007490:	40023800 	.word	0x40023800
 8007494:	42470000 	.word	0x42470000
 8007498:	42470e80 	.word	0x42470e80
 800749c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80074a0:	f7fd f856 	bl	8004550 <HAL_GetTick>
 80074a4:	4602      	mov	r2, r0
 80074a6:	693b      	ldr	r3, [r7, #16]
 80074a8:	1ad3      	subs	r3, r2, r3
 80074aa:	2b02      	cmp	r3, #2
 80074ac:	d901      	bls.n	80074b2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80074ae:	2303      	movs	r3, #3
 80074b0:	e106      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80074b2:	4b85      	ldr	r3, [pc, #532]	; (80076c8 <HAL_RCC_OscConfig+0x4e4>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d0f0      	beq.n	80074a0 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	689b      	ldr	r3, [r3, #8]
 80074c2:	2b01      	cmp	r3, #1
 80074c4:	d106      	bne.n	80074d4 <HAL_RCC_OscConfig+0x2f0>
 80074c6:	4b81      	ldr	r3, [pc, #516]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 80074c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074ca:	4a80      	ldr	r2, [pc, #512]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 80074cc:	f043 0301 	orr.w	r3, r3, #1
 80074d0:	6713      	str	r3, [r2, #112]	; 0x70
 80074d2:	e01c      	b.n	800750e <HAL_RCC_OscConfig+0x32a>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	2b05      	cmp	r3, #5
 80074da:	d10c      	bne.n	80074f6 <HAL_RCC_OscConfig+0x312>
 80074dc:	4b7b      	ldr	r3, [pc, #492]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 80074de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074e0:	4a7a      	ldr	r2, [pc, #488]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 80074e2:	f043 0304 	orr.w	r3, r3, #4
 80074e6:	6713      	str	r3, [r2, #112]	; 0x70
 80074e8:	4b78      	ldr	r3, [pc, #480]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 80074ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074ec:	4a77      	ldr	r2, [pc, #476]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 80074ee:	f043 0301 	orr.w	r3, r3, #1
 80074f2:	6713      	str	r3, [r2, #112]	; 0x70
 80074f4:	e00b      	b.n	800750e <HAL_RCC_OscConfig+0x32a>
 80074f6:	4b75      	ldr	r3, [pc, #468]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 80074f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80074fa:	4a74      	ldr	r2, [pc, #464]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 80074fc:	f023 0301 	bic.w	r3, r3, #1
 8007500:	6713      	str	r3, [r2, #112]	; 0x70
 8007502:	4b72      	ldr	r3, [pc, #456]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 8007504:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007506:	4a71      	ldr	r2, [pc, #452]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 8007508:	f023 0304 	bic.w	r3, r3, #4
 800750c:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	689b      	ldr	r3, [r3, #8]
 8007512:	2b00      	cmp	r3, #0
 8007514:	d015      	beq.n	8007542 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007516:	f7fd f81b 	bl	8004550 <HAL_GetTick>
 800751a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800751c:	e00a      	b.n	8007534 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800751e:	f7fd f817 	bl	8004550 <HAL_GetTick>
 8007522:	4602      	mov	r2, r0
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	1ad3      	subs	r3, r2, r3
 8007528:	f241 3288 	movw	r2, #5000	; 0x1388
 800752c:	4293      	cmp	r3, r2
 800752e:	d901      	bls.n	8007534 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8007530:	2303      	movs	r3, #3
 8007532:	e0c5      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007534:	4b65      	ldr	r3, [pc, #404]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 8007536:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007538:	f003 0302 	and.w	r3, r3, #2
 800753c:	2b00      	cmp	r3, #0
 800753e:	d0ee      	beq.n	800751e <HAL_RCC_OscConfig+0x33a>
 8007540:	e014      	b.n	800756c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007542:	f7fd f805 	bl	8004550 <HAL_GetTick>
 8007546:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007548:	e00a      	b.n	8007560 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800754a:	f7fd f801 	bl	8004550 <HAL_GetTick>
 800754e:	4602      	mov	r2, r0
 8007550:	693b      	ldr	r3, [r7, #16]
 8007552:	1ad3      	subs	r3, r2, r3
 8007554:	f241 3288 	movw	r2, #5000	; 0x1388
 8007558:	4293      	cmp	r3, r2
 800755a:	d901      	bls.n	8007560 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800755c:	2303      	movs	r3, #3
 800755e:	e0af      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007560:	4b5a      	ldr	r3, [pc, #360]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 8007562:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007564:	f003 0302 	and.w	r3, r3, #2
 8007568:	2b00      	cmp	r3, #0
 800756a:	d1ee      	bne.n	800754a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800756c:	7dfb      	ldrb	r3, [r7, #23]
 800756e:	2b01      	cmp	r3, #1
 8007570:	d105      	bne.n	800757e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007572:	4b56      	ldr	r3, [pc, #344]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 8007574:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007576:	4a55      	ldr	r2, [pc, #340]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 8007578:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800757c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	699b      	ldr	r3, [r3, #24]
 8007582:	2b00      	cmp	r3, #0
 8007584:	f000 809b 	beq.w	80076be <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007588:	4b50      	ldr	r3, [pc, #320]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	f003 030c 	and.w	r3, r3, #12
 8007590:	2b08      	cmp	r3, #8
 8007592:	d05c      	beq.n	800764e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	699b      	ldr	r3, [r3, #24]
 8007598:	2b02      	cmp	r3, #2
 800759a:	d141      	bne.n	8007620 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800759c:	4b4c      	ldr	r3, [pc, #304]	; (80076d0 <HAL_RCC_OscConfig+0x4ec>)
 800759e:	2200      	movs	r2, #0
 80075a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075a2:	f7fc ffd5 	bl	8004550 <HAL_GetTick>
 80075a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075a8:	e008      	b.n	80075bc <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80075aa:	f7fc ffd1 	bl	8004550 <HAL_GetTick>
 80075ae:	4602      	mov	r2, r0
 80075b0:	693b      	ldr	r3, [r7, #16]
 80075b2:	1ad3      	subs	r3, r2, r3
 80075b4:	2b02      	cmp	r3, #2
 80075b6:	d901      	bls.n	80075bc <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80075b8:	2303      	movs	r3, #3
 80075ba:	e081      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80075bc:	4b43      	ldr	r3, [pc, #268]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d1f0      	bne.n	80075aa <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	69da      	ldr	r2, [r3, #28]
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a1b      	ldr	r3, [r3, #32]
 80075d0:	431a      	orrs	r2, r3
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d6:	019b      	lsls	r3, r3, #6
 80075d8:	431a      	orrs	r2, r3
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075de:	085b      	lsrs	r3, r3, #1
 80075e0:	3b01      	subs	r3, #1
 80075e2:	041b      	lsls	r3, r3, #16
 80075e4:	431a      	orrs	r2, r3
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075ea:	061b      	lsls	r3, r3, #24
 80075ec:	4937      	ldr	r1, [pc, #220]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 80075ee:	4313      	orrs	r3, r2
 80075f0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80075f2:	4b37      	ldr	r3, [pc, #220]	; (80076d0 <HAL_RCC_OscConfig+0x4ec>)
 80075f4:	2201      	movs	r2, #1
 80075f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80075f8:	f7fc ffaa 	bl	8004550 <HAL_GetTick>
 80075fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80075fe:	e008      	b.n	8007612 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007600:	f7fc ffa6 	bl	8004550 <HAL_GetTick>
 8007604:	4602      	mov	r2, r0
 8007606:	693b      	ldr	r3, [r7, #16]
 8007608:	1ad3      	subs	r3, r2, r3
 800760a:	2b02      	cmp	r3, #2
 800760c:	d901      	bls.n	8007612 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 800760e:	2303      	movs	r3, #3
 8007610:	e056      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007612:	4b2e      	ldr	r3, [pc, #184]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800761a:	2b00      	cmp	r3, #0
 800761c:	d0f0      	beq.n	8007600 <HAL_RCC_OscConfig+0x41c>
 800761e:	e04e      	b.n	80076be <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007620:	4b2b      	ldr	r3, [pc, #172]	; (80076d0 <HAL_RCC_OscConfig+0x4ec>)
 8007622:	2200      	movs	r2, #0
 8007624:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007626:	f7fc ff93 	bl	8004550 <HAL_GetTick>
 800762a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800762c:	e008      	b.n	8007640 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800762e:	f7fc ff8f 	bl	8004550 <HAL_GetTick>
 8007632:	4602      	mov	r2, r0
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	2b02      	cmp	r3, #2
 800763a:	d901      	bls.n	8007640 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800763c:	2303      	movs	r3, #3
 800763e:	e03f      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007640:	4b22      	ldr	r3, [pc, #136]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007648:	2b00      	cmp	r3, #0
 800764a:	d1f0      	bne.n	800762e <HAL_RCC_OscConfig+0x44a>
 800764c:	e037      	b.n	80076be <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	699b      	ldr	r3, [r3, #24]
 8007652:	2b01      	cmp	r3, #1
 8007654:	d101      	bne.n	800765a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8007656:	2301      	movs	r3, #1
 8007658:	e032      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800765a:	4b1c      	ldr	r3, [pc, #112]	; (80076cc <HAL_RCC_OscConfig+0x4e8>)
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	699b      	ldr	r3, [r3, #24]
 8007664:	2b01      	cmp	r3, #1
 8007666:	d028      	beq.n	80076ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007672:	429a      	cmp	r2, r3
 8007674:	d121      	bne.n	80076ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007680:	429a      	cmp	r2, r3
 8007682:	d11a      	bne.n	80076ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007684:	68fa      	ldr	r2, [r7, #12]
 8007686:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800768a:	4013      	ands	r3, r2
 800768c:	687a      	ldr	r2, [r7, #4]
 800768e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8007690:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007692:	4293      	cmp	r3, r2
 8007694:	d111      	bne.n	80076ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076a0:	085b      	lsrs	r3, r3, #1
 80076a2:	3b01      	subs	r3, #1
 80076a4:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80076a6:	429a      	cmp	r2, r3
 80076a8:	d107      	bne.n	80076ba <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076b4:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80076b6:	429a      	cmp	r2, r3
 80076b8:	d001      	beq.n	80076be <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80076ba:	2301      	movs	r3, #1
 80076bc:	e000      	b.n	80076c0 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80076be:	2300      	movs	r3, #0
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	3718      	adds	r7, #24
 80076c4:	46bd      	mov	sp, r7
 80076c6:	bd80      	pop	{r7, pc}
 80076c8:	40007000 	.word	0x40007000
 80076cc:	40023800 	.word	0x40023800
 80076d0:	42470060 	.word	0x42470060

080076d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
 80076da:	6078      	str	r0, [r7, #4]
 80076dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d101      	bne.n	80076e8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80076e4:	2301      	movs	r3, #1
 80076e6:	e0cc      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80076e8:	4b68      	ldr	r3, [pc, #416]	; (800788c <HAL_RCC_ClockConfig+0x1b8>)
 80076ea:	681b      	ldr	r3, [r3, #0]
 80076ec:	f003 0307 	and.w	r3, r3, #7
 80076f0:	683a      	ldr	r2, [r7, #0]
 80076f2:	429a      	cmp	r2, r3
 80076f4:	d90c      	bls.n	8007710 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80076f6:	4b65      	ldr	r3, [pc, #404]	; (800788c <HAL_RCC_ClockConfig+0x1b8>)
 80076f8:	683a      	ldr	r2, [r7, #0]
 80076fa:	b2d2      	uxtb	r2, r2
 80076fc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80076fe:	4b63      	ldr	r3, [pc, #396]	; (800788c <HAL_RCC_ClockConfig+0x1b8>)
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	f003 0307 	and.w	r3, r3, #7
 8007706:	683a      	ldr	r2, [r7, #0]
 8007708:	429a      	cmp	r2, r3
 800770a:	d001      	beq.n	8007710 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800770c:	2301      	movs	r3, #1
 800770e:	e0b8      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	f003 0302 	and.w	r3, r3, #2
 8007718:	2b00      	cmp	r3, #0
 800771a:	d020      	beq.n	800775e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	f003 0304 	and.w	r3, r3, #4
 8007724:	2b00      	cmp	r3, #0
 8007726:	d005      	beq.n	8007734 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007728:	4b59      	ldr	r3, [pc, #356]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 800772a:	689b      	ldr	r3, [r3, #8]
 800772c:	4a58      	ldr	r2, [pc, #352]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 800772e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007732:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f003 0308 	and.w	r3, r3, #8
 800773c:	2b00      	cmp	r3, #0
 800773e:	d005      	beq.n	800774c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007740:	4b53      	ldr	r3, [pc, #332]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007742:	689b      	ldr	r3, [r3, #8]
 8007744:	4a52      	ldr	r2, [pc, #328]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007746:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800774a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800774c:	4b50      	ldr	r3, [pc, #320]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 800774e:	689b      	ldr	r3, [r3, #8]
 8007750:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	689b      	ldr	r3, [r3, #8]
 8007758:	494d      	ldr	r1, [pc, #308]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 800775a:	4313      	orrs	r3, r2
 800775c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f003 0301 	and.w	r3, r3, #1
 8007766:	2b00      	cmp	r3, #0
 8007768:	d044      	beq.n	80077f4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	685b      	ldr	r3, [r3, #4]
 800776e:	2b01      	cmp	r3, #1
 8007770:	d107      	bne.n	8007782 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007772:	4b47      	ldr	r3, [pc, #284]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800777a:	2b00      	cmp	r3, #0
 800777c:	d119      	bne.n	80077b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800777e:	2301      	movs	r3, #1
 8007780:	e07f      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	2b02      	cmp	r3, #2
 8007788:	d003      	beq.n	8007792 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800778e:	2b03      	cmp	r3, #3
 8007790:	d107      	bne.n	80077a2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007792:	4b3f      	ldr	r3, [pc, #252]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800779a:	2b00      	cmp	r3, #0
 800779c:	d109      	bne.n	80077b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800779e:	2301      	movs	r3, #1
 80077a0:	e06f      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80077a2:	4b3b      	ldr	r3, [pc, #236]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f003 0302 	and.w	r3, r3, #2
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d101      	bne.n	80077b2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80077ae:	2301      	movs	r3, #1
 80077b0:	e067      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80077b2:	4b37      	ldr	r3, [pc, #220]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 80077b4:	689b      	ldr	r3, [r3, #8]
 80077b6:	f023 0203 	bic.w	r2, r3, #3
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	685b      	ldr	r3, [r3, #4]
 80077be:	4934      	ldr	r1, [pc, #208]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 80077c0:	4313      	orrs	r3, r2
 80077c2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80077c4:	f7fc fec4 	bl	8004550 <HAL_GetTick>
 80077c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077ca:	e00a      	b.n	80077e2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80077cc:	f7fc fec0 	bl	8004550 <HAL_GetTick>
 80077d0:	4602      	mov	r2, r0
 80077d2:	68fb      	ldr	r3, [r7, #12]
 80077d4:	1ad3      	subs	r3, r2, r3
 80077d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80077da:	4293      	cmp	r3, r2
 80077dc:	d901      	bls.n	80077e2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80077de:	2303      	movs	r3, #3
 80077e0:	e04f      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80077e2:	4b2b      	ldr	r3, [pc, #172]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 80077e4:	689b      	ldr	r3, [r3, #8]
 80077e6:	f003 020c 	and.w	r2, r3, #12
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	685b      	ldr	r3, [r3, #4]
 80077ee:	009b      	lsls	r3, r3, #2
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d1eb      	bne.n	80077cc <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80077f4:	4b25      	ldr	r3, [pc, #148]	; (800788c <HAL_RCC_ClockConfig+0x1b8>)
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f003 0307 	and.w	r3, r3, #7
 80077fc:	683a      	ldr	r2, [r7, #0]
 80077fe:	429a      	cmp	r2, r3
 8007800:	d20c      	bcs.n	800781c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007802:	4b22      	ldr	r3, [pc, #136]	; (800788c <HAL_RCC_ClockConfig+0x1b8>)
 8007804:	683a      	ldr	r2, [r7, #0]
 8007806:	b2d2      	uxtb	r2, r2
 8007808:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800780a:	4b20      	ldr	r3, [pc, #128]	; (800788c <HAL_RCC_ClockConfig+0x1b8>)
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f003 0307 	and.w	r3, r3, #7
 8007812:	683a      	ldr	r2, [r7, #0]
 8007814:	429a      	cmp	r2, r3
 8007816:	d001      	beq.n	800781c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007818:	2301      	movs	r3, #1
 800781a:	e032      	b.n	8007882 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	681b      	ldr	r3, [r3, #0]
 8007820:	f003 0304 	and.w	r3, r3, #4
 8007824:	2b00      	cmp	r3, #0
 8007826:	d008      	beq.n	800783a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007828:	4b19      	ldr	r3, [pc, #100]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 800782a:	689b      	ldr	r3, [r3, #8]
 800782c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007830:	687b      	ldr	r3, [r7, #4]
 8007832:	68db      	ldr	r3, [r3, #12]
 8007834:	4916      	ldr	r1, [pc, #88]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007836:	4313      	orrs	r3, r2
 8007838:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	f003 0308 	and.w	r3, r3, #8
 8007842:	2b00      	cmp	r3, #0
 8007844:	d009      	beq.n	800785a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007846:	4b12      	ldr	r3, [pc, #72]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	691b      	ldr	r3, [r3, #16]
 8007852:	00db      	lsls	r3, r3, #3
 8007854:	490e      	ldr	r1, [pc, #56]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007856:	4313      	orrs	r3, r2
 8007858:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800785a:	f000 f821 	bl	80078a0 <HAL_RCC_GetSysClockFreq>
 800785e:	4602      	mov	r2, r0
 8007860:	4b0b      	ldr	r3, [pc, #44]	; (8007890 <HAL_RCC_ClockConfig+0x1bc>)
 8007862:	689b      	ldr	r3, [r3, #8]
 8007864:	091b      	lsrs	r3, r3, #4
 8007866:	f003 030f 	and.w	r3, r3, #15
 800786a:	490a      	ldr	r1, [pc, #40]	; (8007894 <HAL_RCC_ClockConfig+0x1c0>)
 800786c:	5ccb      	ldrb	r3, [r1, r3]
 800786e:	fa22 f303 	lsr.w	r3, r2, r3
 8007872:	4a09      	ldr	r2, [pc, #36]	; (8007898 <HAL_RCC_ClockConfig+0x1c4>)
 8007874:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8007876:	4b09      	ldr	r3, [pc, #36]	; (800789c <HAL_RCC_ClockConfig+0x1c8>)
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	4618      	mov	r0, r3
 800787c:	f7fc fe24 	bl	80044c8 <HAL_InitTick>

  return HAL_OK;
 8007880:	2300      	movs	r3, #0
}
 8007882:	4618      	mov	r0, r3
 8007884:	3710      	adds	r7, #16
 8007886:	46bd      	mov	sp, r7
 8007888:	bd80      	pop	{r7, pc}
 800788a:	bf00      	nop
 800788c:	40023c00 	.word	0x40023c00
 8007890:	40023800 	.word	0x40023800
 8007894:	08009f7c 	.word	0x08009f7c
 8007898:	20000018 	.word	0x20000018
 800789c:	2000001c 	.word	0x2000001c

080078a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80078a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80078a4:	b084      	sub	sp, #16
 80078a6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80078a8:	2300      	movs	r3, #0
 80078aa:	607b      	str	r3, [r7, #4]
 80078ac:	2300      	movs	r3, #0
 80078ae:	60fb      	str	r3, [r7, #12]
 80078b0:	2300      	movs	r3, #0
 80078b2:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 80078b4:	2300      	movs	r3, #0
 80078b6:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80078b8:	4b67      	ldr	r3, [pc, #412]	; (8007a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	f003 030c 	and.w	r3, r3, #12
 80078c0:	2b08      	cmp	r3, #8
 80078c2:	d00d      	beq.n	80078e0 <HAL_RCC_GetSysClockFreq+0x40>
 80078c4:	2b08      	cmp	r3, #8
 80078c6:	f200 80bd 	bhi.w	8007a44 <HAL_RCC_GetSysClockFreq+0x1a4>
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d002      	beq.n	80078d4 <HAL_RCC_GetSysClockFreq+0x34>
 80078ce:	2b04      	cmp	r3, #4
 80078d0:	d003      	beq.n	80078da <HAL_RCC_GetSysClockFreq+0x3a>
 80078d2:	e0b7      	b.n	8007a44 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80078d4:	4b61      	ldr	r3, [pc, #388]	; (8007a5c <HAL_RCC_GetSysClockFreq+0x1bc>)
 80078d6:	60bb      	str	r3, [r7, #8]
       break;
 80078d8:	e0b7      	b.n	8007a4a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80078da:	4b61      	ldr	r3, [pc, #388]	; (8007a60 <HAL_RCC_GetSysClockFreq+0x1c0>)
 80078dc:	60bb      	str	r3, [r7, #8]
      break;
 80078de:	e0b4      	b.n	8007a4a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80078e0:	4b5d      	ldr	r3, [pc, #372]	; (8007a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80078e2:	685b      	ldr	r3, [r3, #4]
 80078e4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80078e8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80078ea:	4b5b      	ldr	r3, [pc, #364]	; (8007a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80078ec:	685b      	ldr	r3, [r3, #4]
 80078ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d04d      	beq.n	8007992 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80078f6:	4b58      	ldr	r3, [pc, #352]	; (8007a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	099b      	lsrs	r3, r3, #6
 80078fc:	461a      	mov	r2, r3
 80078fe:	f04f 0300 	mov.w	r3, #0
 8007902:	f240 10ff 	movw	r0, #511	; 0x1ff
 8007906:	f04f 0100 	mov.w	r1, #0
 800790a:	ea02 0800 	and.w	r8, r2, r0
 800790e:	ea03 0901 	and.w	r9, r3, r1
 8007912:	4640      	mov	r0, r8
 8007914:	4649      	mov	r1, r9
 8007916:	f04f 0200 	mov.w	r2, #0
 800791a:	f04f 0300 	mov.w	r3, #0
 800791e:	014b      	lsls	r3, r1, #5
 8007920:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8007924:	0142      	lsls	r2, r0, #5
 8007926:	4610      	mov	r0, r2
 8007928:	4619      	mov	r1, r3
 800792a:	ebb0 0008 	subs.w	r0, r0, r8
 800792e:	eb61 0109 	sbc.w	r1, r1, r9
 8007932:	f04f 0200 	mov.w	r2, #0
 8007936:	f04f 0300 	mov.w	r3, #0
 800793a:	018b      	lsls	r3, r1, #6
 800793c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8007940:	0182      	lsls	r2, r0, #6
 8007942:	1a12      	subs	r2, r2, r0
 8007944:	eb63 0301 	sbc.w	r3, r3, r1
 8007948:	f04f 0000 	mov.w	r0, #0
 800794c:	f04f 0100 	mov.w	r1, #0
 8007950:	00d9      	lsls	r1, r3, #3
 8007952:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007956:	00d0      	lsls	r0, r2, #3
 8007958:	4602      	mov	r2, r0
 800795a:	460b      	mov	r3, r1
 800795c:	eb12 0208 	adds.w	r2, r2, r8
 8007960:	eb43 0309 	adc.w	r3, r3, r9
 8007964:	f04f 0000 	mov.w	r0, #0
 8007968:	f04f 0100 	mov.w	r1, #0
 800796c:	0259      	lsls	r1, r3, #9
 800796e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8007972:	0250      	lsls	r0, r2, #9
 8007974:	4602      	mov	r2, r0
 8007976:	460b      	mov	r3, r1
 8007978:	4610      	mov	r0, r2
 800797a:	4619      	mov	r1, r3
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	461a      	mov	r2, r3
 8007980:	f04f 0300 	mov.w	r3, #0
 8007984:	f7f9 fa12 	bl	8000dac <__aeabi_uldivmod>
 8007988:	4602      	mov	r2, r0
 800798a:	460b      	mov	r3, r1
 800798c:	4613      	mov	r3, r2
 800798e:	60fb      	str	r3, [r7, #12]
 8007990:	e04a      	b.n	8007a28 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007992:	4b31      	ldr	r3, [pc, #196]	; (8007a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007994:	685b      	ldr	r3, [r3, #4]
 8007996:	099b      	lsrs	r3, r3, #6
 8007998:	461a      	mov	r2, r3
 800799a:	f04f 0300 	mov.w	r3, #0
 800799e:	f240 10ff 	movw	r0, #511	; 0x1ff
 80079a2:	f04f 0100 	mov.w	r1, #0
 80079a6:	ea02 0400 	and.w	r4, r2, r0
 80079aa:	ea03 0501 	and.w	r5, r3, r1
 80079ae:	4620      	mov	r0, r4
 80079b0:	4629      	mov	r1, r5
 80079b2:	f04f 0200 	mov.w	r2, #0
 80079b6:	f04f 0300 	mov.w	r3, #0
 80079ba:	014b      	lsls	r3, r1, #5
 80079bc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80079c0:	0142      	lsls	r2, r0, #5
 80079c2:	4610      	mov	r0, r2
 80079c4:	4619      	mov	r1, r3
 80079c6:	1b00      	subs	r0, r0, r4
 80079c8:	eb61 0105 	sbc.w	r1, r1, r5
 80079cc:	f04f 0200 	mov.w	r2, #0
 80079d0:	f04f 0300 	mov.w	r3, #0
 80079d4:	018b      	lsls	r3, r1, #6
 80079d6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80079da:	0182      	lsls	r2, r0, #6
 80079dc:	1a12      	subs	r2, r2, r0
 80079de:	eb63 0301 	sbc.w	r3, r3, r1
 80079e2:	f04f 0000 	mov.w	r0, #0
 80079e6:	f04f 0100 	mov.w	r1, #0
 80079ea:	00d9      	lsls	r1, r3, #3
 80079ec:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80079f0:	00d0      	lsls	r0, r2, #3
 80079f2:	4602      	mov	r2, r0
 80079f4:	460b      	mov	r3, r1
 80079f6:	1912      	adds	r2, r2, r4
 80079f8:	eb45 0303 	adc.w	r3, r5, r3
 80079fc:	f04f 0000 	mov.w	r0, #0
 8007a00:	f04f 0100 	mov.w	r1, #0
 8007a04:	0299      	lsls	r1, r3, #10
 8007a06:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8007a0a:	0290      	lsls	r0, r2, #10
 8007a0c:	4602      	mov	r2, r0
 8007a0e:	460b      	mov	r3, r1
 8007a10:	4610      	mov	r0, r2
 8007a12:	4619      	mov	r1, r3
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	461a      	mov	r2, r3
 8007a18:	f04f 0300 	mov.w	r3, #0
 8007a1c:	f7f9 f9c6 	bl	8000dac <__aeabi_uldivmod>
 8007a20:	4602      	mov	r2, r0
 8007a22:	460b      	mov	r3, r1
 8007a24:	4613      	mov	r3, r2
 8007a26:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8007a28:	4b0b      	ldr	r3, [pc, #44]	; (8007a58 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	0c1b      	lsrs	r3, r3, #16
 8007a2e:	f003 0303 	and.w	r3, r3, #3
 8007a32:	3301      	adds	r3, #1
 8007a34:	005b      	lsls	r3, r3, #1
 8007a36:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8007a38:	68fa      	ldr	r2, [r7, #12]
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007a40:	60bb      	str	r3, [r7, #8]
      break;
 8007a42:	e002      	b.n	8007a4a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007a44:	4b05      	ldr	r3, [pc, #20]	; (8007a5c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8007a46:	60bb      	str	r3, [r7, #8]
      break;
 8007a48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8007a4a:	68bb      	ldr	r3, [r7, #8]
}
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	3710      	adds	r7, #16
 8007a50:	46bd      	mov	sp, r7
 8007a52:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8007a56:	bf00      	nop
 8007a58:	40023800 	.word	0x40023800
 8007a5c:	00f42400 	.word	0x00f42400
 8007a60:	007a1200 	.word	0x007a1200

08007a64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007a64:	b480      	push	{r7}
 8007a66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007a68:	4b03      	ldr	r3, [pc, #12]	; (8007a78 <HAL_RCC_GetHCLKFreq+0x14>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	46bd      	mov	sp, r7
 8007a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a74:	4770      	bx	lr
 8007a76:	bf00      	nop
 8007a78:	20000018 	.word	0x20000018

08007a7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007a7c:	b580      	push	{r7, lr}
 8007a7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8007a80:	f7ff fff0 	bl	8007a64 <HAL_RCC_GetHCLKFreq>
 8007a84:	4602      	mov	r2, r0
 8007a86:	4b05      	ldr	r3, [pc, #20]	; (8007a9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8007a88:	689b      	ldr	r3, [r3, #8]
 8007a8a:	0a9b      	lsrs	r3, r3, #10
 8007a8c:	f003 0307 	and.w	r3, r3, #7
 8007a90:	4903      	ldr	r1, [pc, #12]	; (8007aa0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8007a92:	5ccb      	ldrb	r3, [r1, r3]
 8007a94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	bd80      	pop	{r7, pc}
 8007a9c:	40023800 	.word	0x40023800
 8007aa0:	08009f8c 	.word	0x08009f8c

08007aa4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007aa4:	b580      	push	{r7, lr}
 8007aa6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8007aa8:	f7ff ffdc 	bl	8007a64 <HAL_RCC_GetHCLKFreq>
 8007aac:	4602      	mov	r2, r0
 8007aae:	4b05      	ldr	r3, [pc, #20]	; (8007ac4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007ab0:	689b      	ldr	r3, [r3, #8]
 8007ab2:	0b5b      	lsrs	r3, r3, #13
 8007ab4:	f003 0307 	and.w	r3, r3, #7
 8007ab8:	4903      	ldr	r1, [pc, #12]	; (8007ac8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007aba:	5ccb      	ldrb	r3, [r1, r3]
 8007abc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	bd80      	pop	{r7, pc}
 8007ac4:	40023800 	.word	0x40023800
 8007ac8:	08009f8c 	.word	0x08009f8c

08007acc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007acc:	b580      	push	{r7, lr}
 8007ace:	b082      	sub	sp, #8
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d101      	bne.n	8007ade <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007ada:	2301      	movs	r3, #1
 8007adc:	e041      	b.n	8007b62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ae4:	b2db      	uxtb	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d106      	bne.n	8007af8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007af2:	6878      	ldr	r0, [r7, #4]
 8007af4:	f7fc faaa 	bl	800404c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2202      	movs	r2, #2
 8007afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	681a      	ldr	r2, [r3, #0]
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	3304      	adds	r3, #4
 8007b08:	4619      	mov	r1, r3
 8007b0a:	4610      	mov	r0, r2
 8007b0c:	f000 fdda 	bl	80086c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	2201      	movs	r2, #1
 8007b14:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2201      	movs	r2, #1
 8007b24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2201      	movs	r2, #1
 8007b2c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	2201      	movs	r2, #1
 8007b34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	2201      	movs	r2, #1
 8007b3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	2201      	movs	r2, #1
 8007b44:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	2201      	movs	r2, #1
 8007b4c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	2201      	movs	r2, #1
 8007b54:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2201      	movs	r2, #1
 8007b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b60:	2300      	movs	r3, #0
}
 8007b62:	4618      	mov	r0, r3
 8007b64:	3708      	adds	r7, #8
 8007b66:	46bd      	mov	sp, r7
 8007b68:	bd80      	pop	{r7, pc}
	...

08007b6c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007b6c:	b480      	push	{r7}
 8007b6e:	b085      	sub	sp, #20
 8007b70:	af00      	add	r7, sp, #0
 8007b72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b7a:	b2db      	uxtb	r3, r3
 8007b7c:	2b01      	cmp	r3, #1
 8007b7e:	d001      	beq.n	8007b84 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007b80:	2301      	movs	r3, #1
 8007b82:	e03c      	b.n	8007bfe <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	2202      	movs	r2, #2
 8007b88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a1e      	ldr	r2, [pc, #120]	; (8007c0c <HAL_TIM_Base_Start+0xa0>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d018      	beq.n	8007bc8 <HAL_TIM_Base_Start+0x5c>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b9e:	d013      	beq.n	8007bc8 <HAL_TIM_Base_Start+0x5c>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a1a      	ldr	r2, [pc, #104]	; (8007c10 <HAL_TIM_Base_Start+0xa4>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d00e      	beq.n	8007bc8 <HAL_TIM_Base_Start+0x5c>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a19      	ldr	r2, [pc, #100]	; (8007c14 <HAL_TIM_Base_Start+0xa8>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d009      	beq.n	8007bc8 <HAL_TIM_Base_Start+0x5c>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a17      	ldr	r2, [pc, #92]	; (8007c18 <HAL_TIM_Base_Start+0xac>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d004      	beq.n	8007bc8 <HAL_TIM_Base_Start+0x5c>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a16      	ldr	r2, [pc, #88]	; (8007c1c <HAL_TIM_Base_Start+0xb0>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d111      	bne.n	8007bec <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	689b      	ldr	r3, [r3, #8]
 8007bce:	f003 0307 	and.w	r3, r3, #7
 8007bd2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2b06      	cmp	r3, #6
 8007bd8:	d010      	beq.n	8007bfc <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	681a      	ldr	r2, [r3, #0]
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	f042 0201 	orr.w	r2, r2, #1
 8007be8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bea:	e007      	b.n	8007bfc <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	681a      	ldr	r2, [r3, #0]
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	681b      	ldr	r3, [r3, #0]
 8007bf6:	f042 0201 	orr.w	r2, r2, #1
 8007bfa:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007bfc:	2300      	movs	r3, #0
}
 8007bfe:	4618      	mov	r0, r3
 8007c00:	3714      	adds	r7, #20
 8007c02:	46bd      	mov	sp, r7
 8007c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c08:	4770      	bx	lr
 8007c0a:	bf00      	nop
 8007c0c:	40010000 	.word	0x40010000
 8007c10:	40000400 	.word	0x40000400
 8007c14:	40000800 	.word	0x40000800
 8007c18:	40000c00 	.word	0x40000c00
 8007c1c:	40014000 	.word	0x40014000

08007c20 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b085      	sub	sp, #20
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c2e:	b2db      	uxtb	r3, r3
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d001      	beq.n	8007c38 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007c34:	2301      	movs	r3, #1
 8007c36:	e044      	b.n	8007cc2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2202      	movs	r2, #2
 8007c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68da      	ldr	r2, [r3, #12]
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f042 0201 	orr.w	r2, r2, #1
 8007c4e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	4a1e      	ldr	r2, [pc, #120]	; (8007cd0 <HAL_TIM_Base_Start_IT+0xb0>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d018      	beq.n	8007c8c <HAL_TIM_Base_Start_IT+0x6c>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007c62:	d013      	beq.n	8007c8c <HAL_TIM_Base_Start_IT+0x6c>
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	681b      	ldr	r3, [r3, #0]
 8007c68:	4a1a      	ldr	r2, [pc, #104]	; (8007cd4 <HAL_TIM_Base_Start_IT+0xb4>)
 8007c6a:	4293      	cmp	r3, r2
 8007c6c:	d00e      	beq.n	8007c8c <HAL_TIM_Base_Start_IT+0x6c>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	681b      	ldr	r3, [r3, #0]
 8007c72:	4a19      	ldr	r2, [pc, #100]	; (8007cd8 <HAL_TIM_Base_Start_IT+0xb8>)
 8007c74:	4293      	cmp	r3, r2
 8007c76:	d009      	beq.n	8007c8c <HAL_TIM_Base_Start_IT+0x6c>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681b      	ldr	r3, [r3, #0]
 8007c7c:	4a17      	ldr	r2, [pc, #92]	; (8007cdc <HAL_TIM_Base_Start_IT+0xbc>)
 8007c7e:	4293      	cmp	r3, r2
 8007c80:	d004      	beq.n	8007c8c <HAL_TIM_Base_Start_IT+0x6c>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	4a16      	ldr	r2, [pc, #88]	; (8007ce0 <HAL_TIM_Base_Start_IT+0xc0>)
 8007c88:	4293      	cmp	r3, r2
 8007c8a:	d111      	bne.n	8007cb0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	689b      	ldr	r3, [r3, #8]
 8007c92:	f003 0307 	and.w	r3, r3, #7
 8007c96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	2b06      	cmp	r3, #6
 8007c9c:	d010      	beq.n	8007cc0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	681a      	ldr	r2, [r3, #0]
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	681b      	ldr	r3, [r3, #0]
 8007ca8:	f042 0201 	orr.w	r2, r2, #1
 8007cac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007cae:	e007      	b.n	8007cc0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f042 0201 	orr.w	r2, r2, #1
 8007cbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007cc0:	2300      	movs	r3, #0
}
 8007cc2:	4618      	mov	r0, r3
 8007cc4:	3714      	adds	r7, #20
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr
 8007cce:	bf00      	nop
 8007cd0:	40010000 	.word	0x40010000
 8007cd4:	40000400 	.word	0x40000400
 8007cd8:	40000800 	.word	0x40000800
 8007cdc:	40000c00 	.word	0x40000c00
 8007ce0:	40014000 	.word	0x40014000

08007ce4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b082      	sub	sp, #8
 8007ce8:	af00      	add	r7, sp, #0
 8007cea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	2b00      	cmp	r3, #0
 8007cf0:	d101      	bne.n	8007cf6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007cf2:	2301      	movs	r3, #1
 8007cf4:	e041      	b.n	8007d7a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007cfc:	b2db      	uxtb	r3, r3
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d106      	bne.n	8007d10 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	2200      	movs	r2, #0
 8007d06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007d0a:	6878      	ldr	r0, [r7, #4]
 8007d0c:	f000 f839 	bl	8007d82 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2202      	movs	r2, #2
 8007d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	3304      	adds	r3, #4
 8007d20:	4619      	mov	r1, r3
 8007d22:	4610      	mov	r0, r2
 8007d24:	f000 fcce 	bl	80086c4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	2201      	movs	r2, #1
 8007d2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	2201      	movs	r2, #1
 8007d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	2201      	movs	r2, #1
 8007d3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	2201      	movs	r2, #1
 8007d44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2201      	movs	r2, #1
 8007d4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2201      	movs	r2, #1
 8007d5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	2201      	movs	r2, #1
 8007d64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2201      	movs	r2, #1
 8007d74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d78:	2300      	movs	r3, #0
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3708      	adds	r7, #8
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}

08007d82 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007d82:	b480      	push	{r7}
 8007d84:	b083      	sub	sp, #12
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007d8a:	bf00      	nop
 8007d8c:	370c      	adds	r7, #12
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr
	...

08007d98 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b084      	sub	sp, #16
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007da2:	683b      	ldr	r3, [r7, #0]
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d109      	bne.n	8007dbc <HAL_TIM_PWM_Start+0x24>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007dae:	b2db      	uxtb	r3, r3
 8007db0:	2b01      	cmp	r3, #1
 8007db2:	bf14      	ite	ne
 8007db4:	2301      	movne	r3, #1
 8007db6:	2300      	moveq	r3, #0
 8007db8:	b2db      	uxtb	r3, r3
 8007dba:	e022      	b.n	8007e02 <HAL_TIM_PWM_Start+0x6a>
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	2b04      	cmp	r3, #4
 8007dc0:	d109      	bne.n	8007dd6 <HAL_TIM_PWM_Start+0x3e>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007dc8:	b2db      	uxtb	r3, r3
 8007dca:	2b01      	cmp	r3, #1
 8007dcc:	bf14      	ite	ne
 8007dce:	2301      	movne	r3, #1
 8007dd0:	2300      	moveq	r3, #0
 8007dd2:	b2db      	uxtb	r3, r3
 8007dd4:	e015      	b.n	8007e02 <HAL_TIM_PWM_Start+0x6a>
 8007dd6:	683b      	ldr	r3, [r7, #0]
 8007dd8:	2b08      	cmp	r3, #8
 8007dda:	d109      	bne.n	8007df0 <HAL_TIM_PWM_Start+0x58>
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007de2:	b2db      	uxtb	r3, r3
 8007de4:	2b01      	cmp	r3, #1
 8007de6:	bf14      	ite	ne
 8007de8:	2301      	movne	r3, #1
 8007dea:	2300      	moveq	r3, #0
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	e008      	b.n	8007e02 <HAL_TIM_PWM_Start+0x6a>
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007df6:	b2db      	uxtb	r3, r3
 8007df8:	2b01      	cmp	r3, #1
 8007dfa:	bf14      	ite	ne
 8007dfc:	2301      	movne	r3, #1
 8007dfe:	2300      	moveq	r3, #0
 8007e00:	b2db      	uxtb	r3, r3
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d001      	beq.n	8007e0a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	e068      	b.n	8007edc <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d104      	bne.n	8007e1a <HAL_TIM_PWM_Start+0x82>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2202      	movs	r2, #2
 8007e14:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007e18:	e013      	b.n	8007e42 <HAL_TIM_PWM_Start+0xaa>
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	2b04      	cmp	r3, #4
 8007e1e:	d104      	bne.n	8007e2a <HAL_TIM_PWM_Start+0x92>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2202      	movs	r2, #2
 8007e24:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007e28:	e00b      	b.n	8007e42 <HAL_TIM_PWM_Start+0xaa>
 8007e2a:	683b      	ldr	r3, [r7, #0]
 8007e2c:	2b08      	cmp	r3, #8
 8007e2e:	d104      	bne.n	8007e3a <HAL_TIM_PWM_Start+0xa2>
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2202      	movs	r2, #2
 8007e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007e38:	e003      	b.n	8007e42 <HAL_TIM_PWM_Start+0xaa>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2202      	movs	r2, #2
 8007e3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	2201      	movs	r2, #1
 8007e48:	6839      	ldr	r1, [r7, #0]
 8007e4a:	4618      	mov	r0, r3
 8007e4c:	f000 fee0 	bl	8008c10 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	4a23      	ldr	r2, [pc, #140]	; (8007ee4 <HAL_TIM_PWM_Start+0x14c>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d107      	bne.n	8007e6a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007e68:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	4a1d      	ldr	r2, [pc, #116]	; (8007ee4 <HAL_TIM_PWM_Start+0x14c>)
 8007e70:	4293      	cmp	r3, r2
 8007e72:	d018      	beq.n	8007ea6 <HAL_TIM_PWM_Start+0x10e>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e7c:	d013      	beq.n	8007ea6 <HAL_TIM_PWM_Start+0x10e>
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	4a19      	ldr	r2, [pc, #100]	; (8007ee8 <HAL_TIM_PWM_Start+0x150>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d00e      	beq.n	8007ea6 <HAL_TIM_PWM_Start+0x10e>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a17      	ldr	r2, [pc, #92]	; (8007eec <HAL_TIM_PWM_Start+0x154>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d009      	beq.n	8007ea6 <HAL_TIM_PWM_Start+0x10e>
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	4a16      	ldr	r2, [pc, #88]	; (8007ef0 <HAL_TIM_PWM_Start+0x158>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d004      	beq.n	8007ea6 <HAL_TIM_PWM_Start+0x10e>
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	4a14      	ldr	r2, [pc, #80]	; (8007ef4 <HAL_TIM_PWM_Start+0x15c>)
 8007ea2:	4293      	cmp	r3, r2
 8007ea4:	d111      	bne.n	8007eca <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	f003 0307 	and.w	r3, r3, #7
 8007eb0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2b06      	cmp	r3, #6
 8007eb6:	d010      	beq.n	8007eda <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	681a      	ldr	r2, [r3, #0]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f042 0201 	orr.w	r2, r2, #1
 8007ec6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007ec8:	e007      	b.n	8007eda <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	681b      	ldr	r3, [r3, #0]
 8007ece:	681a      	ldr	r2, [r3, #0]
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	f042 0201 	orr.w	r2, r2, #1
 8007ed8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007eda:	2300      	movs	r3, #0
}
 8007edc:	4618      	mov	r0, r3
 8007ede:	3710      	adds	r7, #16
 8007ee0:	46bd      	mov	sp, r7
 8007ee2:	bd80      	pop	{r7, pc}
 8007ee4:	40010000 	.word	0x40010000
 8007ee8:	40000400 	.word	0x40000400
 8007eec:	40000800 	.word	0x40000800
 8007ef0:	40000c00 	.word	0x40000c00
 8007ef4:	40014000 	.word	0x40014000

08007ef8 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8007ef8:	b580      	push	{r7, lr}
 8007efa:	b086      	sub	sp, #24
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d101      	bne.n	8007f0c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8007f08:	2301      	movs	r3, #1
 8007f0a:	e097      	b.n	800803c <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f12:	b2db      	uxtb	r3, r3
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d106      	bne.n	8007f26 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007f20:	6878      	ldr	r0, [r7, #4]
 8007f22:	f7fc f84b 	bl	8003fbc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	2202      	movs	r2, #2
 8007f2a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007f2e:	687b      	ldr	r3, [r7, #4]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	689b      	ldr	r3, [r3, #8]
 8007f34:	687a      	ldr	r2, [r7, #4]
 8007f36:	6812      	ldr	r2, [r2, #0]
 8007f38:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007f3c:	f023 0307 	bic.w	r3, r3, #7
 8007f40:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681a      	ldr	r2, [r3, #0]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	3304      	adds	r3, #4
 8007f4a:	4619      	mov	r1, r3
 8007f4c:	4610      	mov	r0, r2
 8007f4e:	f000 fbb9 	bl	80086c4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	689b      	ldr	r3, [r3, #8]
 8007f58:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	699b      	ldr	r3, [r3, #24]
 8007f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	6a1b      	ldr	r3, [r3, #32]
 8007f68:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	697a      	ldr	r2, [r7, #20]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8007f74:	693b      	ldr	r3, [r7, #16]
 8007f76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007f7a:	f023 0303 	bic.w	r3, r3, #3
 8007f7e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	689a      	ldr	r2, [r3, #8]
 8007f84:	683b      	ldr	r3, [r7, #0]
 8007f86:	699b      	ldr	r3, [r3, #24]
 8007f88:	021b      	lsls	r3, r3, #8
 8007f8a:	4313      	orrs	r3, r2
 8007f8c:	693a      	ldr	r2, [r7, #16]
 8007f8e:	4313      	orrs	r3, r2
 8007f90:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8007f92:	693b      	ldr	r3, [r7, #16]
 8007f94:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8007f98:	f023 030c 	bic.w	r3, r3, #12
 8007f9c:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8007f9e:	693b      	ldr	r3, [r7, #16]
 8007fa0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007fa4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007fa8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8007faa:	683b      	ldr	r3, [r7, #0]
 8007fac:	68da      	ldr	r2, [r3, #12]
 8007fae:	683b      	ldr	r3, [r7, #0]
 8007fb0:	69db      	ldr	r3, [r3, #28]
 8007fb2:	021b      	lsls	r3, r3, #8
 8007fb4:	4313      	orrs	r3, r2
 8007fb6:	693a      	ldr	r2, [r7, #16]
 8007fb8:	4313      	orrs	r3, r2
 8007fba:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	691b      	ldr	r3, [r3, #16]
 8007fc0:	011a      	lsls	r2, r3, #4
 8007fc2:	683b      	ldr	r3, [r7, #0]
 8007fc4:	6a1b      	ldr	r3, [r3, #32]
 8007fc6:	031b      	lsls	r3, r3, #12
 8007fc8:	4313      	orrs	r3, r2
 8007fca:	693a      	ldr	r2, [r7, #16]
 8007fcc:	4313      	orrs	r3, r2
 8007fce:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8007fd6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007fde:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	685a      	ldr	r2, [r3, #4]
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	695b      	ldr	r3, [r3, #20]
 8007fe8:	011b      	lsls	r3, r3, #4
 8007fea:	4313      	orrs	r3, r2
 8007fec:	68fa      	ldr	r2, [r7, #12]
 8007fee:	4313      	orrs	r3, r2
 8007ff0:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	681b      	ldr	r3, [r3, #0]
 8007ff6:	697a      	ldr	r2, [r7, #20]
 8007ff8:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	693a      	ldr	r2, [r7, #16]
 8008000:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	68fa      	ldr	r2, [r7, #12]
 8008008:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2201      	movs	r2, #1
 800800e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	2201      	movs	r2, #1
 8008016:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	2201      	movs	r2, #1
 800801e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	2201      	movs	r2, #1
 8008026:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800802a:	687b      	ldr	r3, [r7, #4]
 800802c:	2201      	movs	r2, #1
 800802e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	2201      	movs	r2, #1
 8008036:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800803a:	2300      	movs	r3, #0
}
 800803c:	4618      	mov	r0, r3
 800803e:	3718      	adds	r7, #24
 8008040:	46bd      	mov	sp, r7
 8008042:	bd80      	pop	{r7, pc}

08008044 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008044:	b580      	push	{r7, lr}
 8008046:	b084      	sub	sp, #16
 8008048:	af00      	add	r7, sp, #0
 800804a:	6078      	str	r0, [r7, #4]
 800804c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008054:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800805c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8008064:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800806c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800806e:	683b      	ldr	r3, [r7, #0]
 8008070:	2b00      	cmp	r3, #0
 8008072:	d110      	bne.n	8008096 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8008074:	7bfb      	ldrb	r3, [r7, #15]
 8008076:	2b01      	cmp	r3, #1
 8008078:	d102      	bne.n	8008080 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800807a:	7b7b      	ldrb	r3, [r7, #13]
 800807c:	2b01      	cmp	r3, #1
 800807e:	d001      	beq.n	8008084 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8008080:	2301      	movs	r3, #1
 8008082:	e069      	b.n	8008158 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	2202      	movs	r2, #2
 8008088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	2202      	movs	r2, #2
 8008090:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8008094:	e031      	b.n	80080fa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8008096:	683b      	ldr	r3, [r7, #0]
 8008098:	2b04      	cmp	r3, #4
 800809a:	d110      	bne.n	80080be <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800809c:	7bbb      	ldrb	r3, [r7, #14]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d102      	bne.n	80080a8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80080a2:	7b3b      	ldrb	r3, [r7, #12]
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	d001      	beq.n	80080ac <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80080a8:	2301      	movs	r3, #1
 80080aa:	e055      	b.n	8008158 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2202      	movs	r2, #2
 80080b0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2202      	movs	r2, #2
 80080b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80080bc:	e01d      	b.n	80080fa <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80080be:	7bfb      	ldrb	r3, [r7, #15]
 80080c0:	2b01      	cmp	r3, #1
 80080c2:	d108      	bne.n	80080d6 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80080c4:	7bbb      	ldrb	r3, [r7, #14]
 80080c6:	2b01      	cmp	r3, #1
 80080c8:	d105      	bne.n	80080d6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80080ca:	7b7b      	ldrb	r3, [r7, #13]
 80080cc:	2b01      	cmp	r3, #1
 80080ce:	d102      	bne.n	80080d6 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80080d0:	7b3b      	ldrb	r3, [r7, #12]
 80080d2:	2b01      	cmp	r3, #1
 80080d4:	d001      	beq.n	80080da <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80080d6:	2301      	movs	r3, #1
 80080d8:	e03e      	b.n	8008158 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2202      	movs	r2, #2
 80080de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	2202      	movs	r2, #2
 80080e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2202      	movs	r2, #2
 80080ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2202      	movs	r2, #2
 80080f6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80080fa:	683b      	ldr	r3, [r7, #0]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d003      	beq.n	8008108 <HAL_TIM_Encoder_Start+0xc4>
 8008100:	683b      	ldr	r3, [r7, #0]
 8008102:	2b04      	cmp	r3, #4
 8008104:	d008      	beq.n	8008118 <HAL_TIM_Encoder_Start+0xd4>
 8008106:	e00f      	b.n	8008128 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	2201      	movs	r2, #1
 800810e:	2100      	movs	r1, #0
 8008110:	4618      	mov	r0, r3
 8008112:	f000 fd7d 	bl	8008c10 <TIM_CCxChannelCmd>
      break;
 8008116:	e016      	b.n	8008146 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2201      	movs	r2, #1
 800811e:	2104      	movs	r1, #4
 8008120:	4618      	mov	r0, r3
 8008122:	f000 fd75 	bl	8008c10 <TIM_CCxChannelCmd>
      break;
 8008126:	e00e      	b.n	8008146 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2201      	movs	r2, #1
 800812e:	2100      	movs	r1, #0
 8008130:	4618      	mov	r0, r3
 8008132:	f000 fd6d 	bl	8008c10 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	2201      	movs	r2, #1
 800813c:	2104      	movs	r1, #4
 800813e:	4618      	mov	r0, r3
 8008140:	f000 fd66 	bl	8008c10 <TIM_CCxChannelCmd>
      break;
 8008144:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	681a      	ldr	r2, [r3, #0]
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	f042 0201 	orr.w	r2, r2, #1
 8008154:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8008156:	2300      	movs	r3, #0
}
 8008158:	4618      	mov	r0, r3
 800815a:	3710      	adds	r7, #16
 800815c:	46bd      	mov	sp, r7
 800815e:	bd80      	pop	{r7, pc}

08008160 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008160:	b580      	push	{r7, lr}
 8008162:	b082      	sub	sp, #8
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	691b      	ldr	r3, [r3, #16]
 800816e:	f003 0302 	and.w	r3, r3, #2
 8008172:	2b02      	cmp	r3, #2
 8008174:	d122      	bne.n	80081bc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8008176:	687b      	ldr	r3, [r7, #4]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	f003 0302 	and.w	r3, r3, #2
 8008180:	2b02      	cmp	r3, #2
 8008182:	d11b      	bne.n	80081bc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f06f 0202 	mvn.w	r2, #2
 800818c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	2201      	movs	r2, #1
 8008192:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	699b      	ldr	r3, [r3, #24]
 800819a:	f003 0303 	and.w	r3, r3, #3
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d003      	beq.n	80081aa <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80081a2:	6878      	ldr	r0, [r7, #4]
 80081a4:	f000 fa70 	bl	8008688 <HAL_TIM_IC_CaptureCallback>
 80081a8:	e005      	b.n	80081b6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f000 fa62 	bl	8008674 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f000 fa73 	bl	800869c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	2200      	movs	r2, #0
 80081ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	691b      	ldr	r3, [r3, #16]
 80081c2:	f003 0304 	and.w	r3, r3, #4
 80081c6:	2b04      	cmp	r3, #4
 80081c8:	d122      	bne.n	8008210 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	68db      	ldr	r3, [r3, #12]
 80081d0:	f003 0304 	and.w	r3, r3, #4
 80081d4:	2b04      	cmp	r3, #4
 80081d6:	d11b      	bne.n	8008210 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f06f 0204 	mvn.w	r2, #4
 80081e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	2202      	movs	r2, #2
 80081e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	699b      	ldr	r3, [r3, #24]
 80081ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d003      	beq.n	80081fe <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f000 fa46 	bl	8008688 <HAL_TIM_IC_CaptureCallback>
 80081fc:	e005      	b.n	800820a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80081fe:	6878      	ldr	r0, [r7, #4]
 8008200:	f000 fa38 	bl	8008674 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008204:	6878      	ldr	r0, [r7, #4]
 8008206:	f000 fa49 	bl	800869c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	2200      	movs	r2, #0
 800820e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	691b      	ldr	r3, [r3, #16]
 8008216:	f003 0308 	and.w	r3, r3, #8
 800821a:	2b08      	cmp	r3, #8
 800821c:	d122      	bne.n	8008264 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	68db      	ldr	r3, [r3, #12]
 8008224:	f003 0308 	and.w	r3, r3, #8
 8008228:	2b08      	cmp	r3, #8
 800822a:	d11b      	bne.n	8008264 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f06f 0208 	mvn.w	r2, #8
 8008234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	2204      	movs	r2, #4
 800823a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	681b      	ldr	r3, [r3, #0]
 8008240:	69db      	ldr	r3, [r3, #28]
 8008242:	f003 0303 	and.w	r3, r3, #3
 8008246:	2b00      	cmp	r3, #0
 8008248:	d003      	beq.n	8008252 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800824a:	6878      	ldr	r0, [r7, #4]
 800824c:	f000 fa1c 	bl	8008688 <HAL_TIM_IC_CaptureCallback>
 8008250:	e005      	b.n	800825e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008252:	6878      	ldr	r0, [r7, #4]
 8008254:	f000 fa0e 	bl	8008674 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008258:	6878      	ldr	r0, [r7, #4]
 800825a:	f000 fa1f 	bl	800869c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	2200      	movs	r2, #0
 8008262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	691b      	ldr	r3, [r3, #16]
 800826a:	f003 0310 	and.w	r3, r3, #16
 800826e:	2b10      	cmp	r3, #16
 8008270:	d122      	bne.n	80082b8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	68db      	ldr	r3, [r3, #12]
 8008278:	f003 0310 	and.w	r3, r3, #16
 800827c:	2b10      	cmp	r3, #16
 800827e:	d11b      	bne.n	80082b8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	f06f 0210 	mvn.w	r2, #16
 8008288:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2208      	movs	r2, #8
 800828e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	69db      	ldr	r3, [r3, #28]
 8008296:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800829a:	2b00      	cmp	r3, #0
 800829c:	d003      	beq.n	80082a6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800829e:	6878      	ldr	r0, [r7, #4]
 80082a0:	f000 f9f2 	bl	8008688 <HAL_TIM_IC_CaptureCallback>
 80082a4:	e005      	b.n	80082b2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f000 f9e4 	bl	8008674 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082ac:	6878      	ldr	r0, [r7, #4]
 80082ae:	f000 f9f5 	bl	800869c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2200      	movs	r2, #0
 80082b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	691b      	ldr	r3, [r3, #16]
 80082be:	f003 0301 	and.w	r3, r3, #1
 80082c2:	2b01      	cmp	r3, #1
 80082c4:	d10e      	bne.n	80082e4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	68db      	ldr	r3, [r3, #12]
 80082cc:	f003 0301 	and.w	r3, r3, #1
 80082d0:	2b01      	cmp	r3, #1
 80082d2:	d107      	bne.n	80082e4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	f06f 0201 	mvn.w	r2, #1
 80082dc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80082de:	6878      	ldr	r0, [r7, #4]
 80082e0:	f7f9 fd1c 	bl	8001d1c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	691b      	ldr	r3, [r3, #16]
 80082ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082ee:	2b80      	cmp	r3, #128	; 0x80
 80082f0:	d10e      	bne.n	8008310 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	68db      	ldr	r3, [r3, #12]
 80082f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082fc:	2b80      	cmp	r3, #128	; 0x80
 80082fe:	d107      	bne.n	8008310 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	681b      	ldr	r3, [r3, #0]
 8008304:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8008308:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 fd1e 	bl	8008d4c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	691b      	ldr	r3, [r3, #16]
 8008316:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800831a:	2b40      	cmp	r3, #64	; 0x40
 800831c:	d10e      	bne.n	800833c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008328:	2b40      	cmp	r3, #64	; 0x40
 800832a:	d107      	bne.n	800833c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008334:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8008336:	6878      	ldr	r0, [r7, #4]
 8008338:	f000 f9ba 	bl	80086b0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	691b      	ldr	r3, [r3, #16]
 8008342:	f003 0320 	and.w	r3, r3, #32
 8008346:	2b20      	cmp	r3, #32
 8008348:	d10e      	bne.n	8008368 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	68db      	ldr	r3, [r3, #12]
 8008350:	f003 0320 	and.w	r3, r3, #32
 8008354:	2b20      	cmp	r3, #32
 8008356:	d107      	bne.n	8008368 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	f06f 0220 	mvn.w	r2, #32
 8008360:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f000 fce8 	bl	8008d38 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8008368:	bf00      	nop
 800836a:	3708      	adds	r7, #8
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b084      	sub	sp, #16
 8008374:	af00      	add	r7, sp, #0
 8008376:	60f8      	str	r0, [r7, #12]
 8008378:	60b9      	str	r1, [r7, #8]
 800837a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008382:	2b01      	cmp	r3, #1
 8008384:	d101      	bne.n	800838a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8008386:	2302      	movs	r3, #2
 8008388:	e0ac      	b.n	80084e4 <HAL_TIM_PWM_ConfigChannel+0x174>
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2201      	movs	r2, #1
 800838e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2b0c      	cmp	r3, #12
 8008396:	f200 809f 	bhi.w	80084d8 <HAL_TIM_PWM_ConfigChannel+0x168>
 800839a:	a201      	add	r2, pc, #4	; (adr r2, 80083a0 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800839c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083a0:	080083d5 	.word	0x080083d5
 80083a4:	080084d9 	.word	0x080084d9
 80083a8:	080084d9 	.word	0x080084d9
 80083ac:	080084d9 	.word	0x080084d9
 80083b0:	08008415 	.word	0x08008415
 80083b4:	080084d9 	.word	0x080084d9
 80083b8:	080084d9 	.word	0x080084d9
 80083bc:	080084d9 	.word	0x080084d9
 80083c0:	08008457 	.word	0x08008457
 80083c4:	080084d9 	.word	0x080084d9
 80083c8:	080084d9 	.word	0x080084d9
 80083cc:	080084d9 	.word	0x080084d9
 80083d0:	08008497 	.word	0x08008497
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	68b9      	ldr	r1, [r7, #8]
 80083da:	4618      	mov	r0, r3
 80083dc:	f000 f9f2 	bl	80087c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	699a      	ldr	r2, [r3, #24]
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f042 0208 	orr.w	r2, r2, #8
 80083ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	699a      	ldr	r2, [r3, #24]
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f022 0204 	bic.w	r2, r2, #4
 80083fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	6999      	ldr	r1, [r3, #24]
 8008406:	68bb      	ldr	r3, [r7, #8]
 8008408:	691a      	ldr	r2, [r3, #16]
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	430a      	orrs	r2, r1
 8008410:	619a      	str	r2, [r3, #24]
      break;
 8008412:	e062      	b.n	80084da <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	681b      	ldr	r3, [r3, #0]
 8008418:	68b9      	ldr	r1, [r7, #8]
 800841a:	4618      	mov	r0, r3
 800841c:	f000 fa38 	bl	8008890 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	699a      	ldr	r2, [r3, #24]
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800842e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	699a      	ldr	r2, [r3, #24]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800843e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	6999      	ldr	r1, [r3, #24]
 8008446:	68bb      	ldr	r3, [r7, #8]
 8008448:	691b      	ldr	r3, [r3, #16]
 800844a:	021a      	lsls	r2, r3, #8
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	430a      	orrs	r2, r1
 8008452:	619a      	str	r2, [r3, #24]
      break;
 8008454:	e041      	b.n	80084da <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	68b9      	ldr	r1, [r7, #8]
 800845c:	4618      	mov	r0, r3
 800845e:	f000 fa83 	bl	8008968 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	69da      	ldr	r2, [r3, #28]
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f042 0208 	orr.w	r2, r2, #8
 8008470:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	69da      	ldr	r2, [r3, #28]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	f022 0204 	bic.w	r2, r2, #4
 8008480:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	69d9      	ldr	r1, [r3, #28]
 8008488:	68bb      	ldr	r3, [r7, #8]
 800848a:	691a      	ldr	r2, [r3, #16]
 800848c:	68fb      	ldr	r3, [r7, #12]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	430a      	orrs	r2, r1
 8008492:	61da      	str	r2, [r3, #28]
      break;
 8008494:	e021      	b.n	80084da <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	68b9      	ldr	r1, [r7, #8]
 800849c:	4618      	mov	r0, r3
 800849e:	f000 facd 	bl	8008a3c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	69da      	ldr	r2, [r3, #28]
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	69da      	ldr	r2, [r3, #28]
 80084b8:	68fb      	ldr	r3, [r7, #12]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80084c2:	68fb      	ldr	r3, [r7, #12]
 80084c4:	681b      	ldr	r3, [r3, #0]
 80084c6:	69d9      	ldr	r1, [r3, #28]
 80084c8:	68bb      	ldr	r3, [r7, #8]
 80084ca:	691b      	ldr	r3, [r3, #16]
 80084cc:	021a      	lsls	r2, r3, #8
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	430a      	orrs	r2, r1
 80084d4:	61da      	str	r2, [r3, #28]
      break;
 80084d6:	e000      	b.n	80084da <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 80084d8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	2200      	movs	r2, #0
 80084de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084e2:	2300      	movs	r3, #0
}
 80084e4:	4618      	mov	r0, r3
 80084e6:	3710      	adds	r7, #16
 80084e8:	46bd      	mov	sp, r7
 80084ea:	bd80      	pop	{r7, pc}

080084ec <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80084ec:	b580      	push	{r7, lr}
 80084ee:	b084      	sub	sp, #16
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
 80084f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80084fc:	2b01      	cmp	r3, #1
 80084fe:	d101      	bne.n	8008504 <HAL_TIM_ConfigClockSource+0x18>
 8008500:	2302      	movs	r3, #2
 8008502:	e0b3      	b.n	800866c <HAL_TIM_ConfigClockSource+0x180>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2201      	movs	r2, #1
 8008508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2202      	movs	r2, #2
 8008510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	689b      	ldr	r3, [r3, #8]
 800851a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008522:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800852a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	68fa      	ldr	r2, [r7, #12]
 8008532:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008534:	683b      	ldr	r3, [r7, #0]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800853c:	d03e      	beq.n	80085bc <HAL_TIM_ConfigClockSource+0xd0>
 800853e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008542:	f200 8087 	bhi.w	8008654 <HAL_TIM_ConfigClockSource+0x168>
 8008546:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800854a:	f000 8085 	beq.w	8008658 <HAL_TIM_ConfigClockSource+0x16c>
 800854e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008552:	d87f      	bhi.n	8008654 <HAL_TIM_ConfigClockSource+0x168>
 8008554:	2b70      	cmp	r3, #112	; 0x70
 8008556:	d01a      	beq.n	800858e <HAL_TIM_ConfigClockSource+0xa2>
 8008558:	2b70      	cmp	r3, #112	; 0x70
 800855a:	d87b      	bhi.n	8008654 <HAL_TIM_ConfigClockSource+0x168>
 800855c:	2b60      	cmp	r3, #96	; 0x60
 800855e:	d050      	beq.n	8008602 <HAL_TIM_ConfigClockSource+0x116>
 8008560:	2b60      	cmp	r3, #96	; 0x60
 8008562:	d877      	bhi.n	8008654 <HAL_TIM_ConfigClockSource+0x168>
 8008564:	2b50      	cmp	r3, #80	; 0x50
 8008566:	d03c      	beq.n	80085e2 <HAL_TIM_ConfigClockSource+0xf6>
 8008568:	2b50      	cmp	r3, #80	; 0x50
 800856a:	d873      	bhi.n	8008654 <HAL_TIM_ConfigClockSource+0x168>
 800856c:	2b40      	cmp	r3, #64	; 0x40
 800856e:	d058      	beq.n	8008622 <HAL_TIM_ConfigClockSource+0x136>
 8008570:	2b40      	cmp	r3, #64	; 0x40
 8008572:	d86f      	bhi.n	8008654 <HAL_TIM_ConfigClockSource+0x168>
 8008574:	2b30      	cmp	r3, #48	; 0x30
 8008576:	d064      	beq.n	8008642 <HAL_TIM_ConfigClockSource+0x156>
 8008578:	2b30      	cmp	r3, #48	; 0x30
 800857a:	d86b      	bhi.n	8008654 <HAL_TIM_ConfigClockSource+0x168>
 800857c:	2b20      	cmp	r3, #32
 800857e:	d060      	beq.n	8008642 <HAL_TIM_ConfigClockSource+0x156>
 8008580:	2b20      	cmp	r3, #32
 8008582:	d867      	bhi.n	8008654 <HAL_TIM_ConfigClockSource+0x168>
 8008584:	2b00      	cmp	r3, #0
 8008586:	d05c      	beq.n	8008642 <HAL_TIM_ConfigClockSource+0x156>
 8008588:	2b10      	cmp	r3, #16
 800858a:	d05a      	beq.n	8008642 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800858c:	e062      	b.n	8008654 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6818      	ldr	r0, [r3, #0]
 8008592:	683b      	ldr	r3, [r7, #0]
 8008594:	6899      	ldr	r1, [r3, #8]
 8008596:	683b      	ldr	r3, [r7, #0]
 8008598:	685a      	ldr	r2, [r3, #4]
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	68db      	ldr	r3, [r3, #12]
 800859e:	f000 fb17 	bl	8008bd0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	689b      	ldr	r3, [r3, #8]
 80085a8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80085aa:	68fb      	ldr	r3, [r7, #12]
 80085ac:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80085b0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	68fa      	ldr	r2, [r7, #12]
 80085b8:	609a      	str	r2, [r3, #8]
      break;
 80085ba:	e04e      	b.n	800865a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	6818      	ldr	r0, [r3, #0]
 80085c0:	683b      	ldr	r3, [r7, #0]
 80085c2:	6899      	ldr	r1, [r3, #8]
 80085c4:	683b      	ldr	r3, [r7, #0]
 80085c6:	685a      	ldr	r2, [r3, #4]
 80085c8:	683b      	ldr	r3, [r7, #0]
 80085ca:	68db      	ldr	r3, [r3, #12]
 80085cc:	f000 fb00 	bl	8008bd0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	689a      	ldr	r2, [r3, #8]
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80085de:	609a      	str	r2, [r3, #8]
      break;
 80085e0:	e03b      	b.n	800865a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6818      	ldr	r0, [r3, #0]
 80085e6:	683b      	ldr	r3, [r7, #0]
 80085e8:	6859      	ldr	r1, [r3, #4]
 80085ea:	683b      	ldr	r3, [r7, #0]
 80085ec:	68db      	ldr	r3, [r3, #12]
 80085ee:	461a      	mov	r2, r3
 80085f0:	f000 fa74 	bl	8008adc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	2150      	movs	r1, #80	; 0x50
 80085fa:	4618      	mov	r0, r3
 80085fc:	f000 facd 	bl	8008b9a <TIM_ITRx_SetConfig>
      break;
 8008600:	e02b      	b.n	800865a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008602:	687b      	ldr	r3, [r7, #4]
 8008604:	6818      	ldr	r0, [r3, #0]
 8008606:	683b      	ldr	r3, [r7, #0]
 8008608:	6859      	ldr	r1, [r3, #4]
 800860a:	683b      	ldr	r3, [r7, #0]
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	461a      	mov	r2, r3
 8008610:	f000 fa93 	bl	8008b3a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	2160      	movs	r1, #96	; 0x60
 800861a:	4618      	mov	r0, r3
 800861c:	f000 fabd 	bl	8008b9a <TIM_ITRx_SetConfig>
      break;
 8008620:	e01b      	b.n	800865a <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6818      	ldr	r0, [r3, #0]
 8008626:	683b      	ldr	r3, [r7, #0]
 8008628:	6859      	ldr	r1, [r3, #4]
 800862a:	683b      	ldr	r3, [r7, #0]
 800862c:	68db      	ldr	r3, [r3, #12]
 800862e:	461a      	mov	r2, r3
 8008630:	f000 fa54 	bl	8008adc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	2140      	movs	r1, #64	; 0x40
 800863a:	4618      	mov	r0, r3
 800863c:	f000 faad 	bl	8008b9a <TIM_ITRx_SetConfig>
      break;
 8008640:	e00b      	b.n	800865a <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	681a      	ldr	r2, [r3, #0]
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	4619      	mov	r1, r3
 800864c:	4610      	mov	r0, r2
 800864e:	f000 faa4 	bl	8008b9a <TIM_ITRx_SetConfig>
        break;
 8008652:	e002      	b.n	800865a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008654:	bf00      	nop
 8008656:	e000      	b.n	800865a <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8008658:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	2201      	movs	r2, #1
 800865e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2200      	movs	r2, #0
 8008666:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800866a:	2300      	movs	r3, #0
}
 800866c:	4618      	mov	r0, r3
 800866e:	3710      	adds	r7, #16
 8008670:	46bd      	mov	sp, r7
 8008672:	bd80      	pop	{r7, pc}

08008674 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008674:	b480      	push	{r7}
 8008676:	b083      	sub	sp, #12
 8008678:	af00      	add	r7, sp, #0
 800867a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800867c:	bf00      	nop
 800867e:	370c      	adds	r7, #12
 8008680:	46bd      	mov	sp, r7
 8008682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008686:	4770      	bx	lr

08008688 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008688:	b480      	push	{r7}
 800868a:	b083      	sub	sp, #12
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8008690:	bf00      	nop
 8008692:	370c      	adds	r7, #12
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80086a4:	bf00      	nop
 80086a6:	370c      	adds	r7, #12
 80086a8:	46bd      	mov	sp, r7
 80086aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ae:	4770      	bx	lr

080086b0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b083      	sub	sp, #12
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80086b8:	bf00      	nop
 80086ba:	370c      	adds	r7, #12
 80086bc:	46bd      	mov	sp, r7
 80086be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086c2:	4770      	bx	lr

080086c4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80086c4:	b480      	push	{r7}
 80086c6:	b085      	sub	sp, #20
 80086c8:	af00      	add	r7, sp, #0
 80086ca:	6078      	str	r0, [r7, #4]
 80086cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	4a34      	ldr	r2, [pc, #208]	; (80087a8 <TIM_Base_SetConfig+0xe4>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d00f      	beq.n	80086fc <TIM_Base_SetConfig+0x38>
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086e2:	d00b      	beq.n	80086fc <TIM_Base_SetConfig+0x38>
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	4a31      	ldr	r2, [pc, #196]	; (80087ac <TIM_Base_SetConfig+0xe8>)
 80086e8:	4293      	cmp	r3, r2
 80086ea:	d007      	beq.n	80086fc <TIM_Base_SetConfig+0x38>
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	4a30      	ldr	r2, [pc, #192]	; (80087b0 <TIM_Base_SetConfig+0xec>)
 80086f0:	4293      	cmp	r3, r2
 80086f2:	d003      	beq.n	80086fc <TIM_Base_SetConfig+0x38>
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	4a2f      	ldr	r2, [pc, #188]	; (80087b4 <TIM_Base_SetConfig+0xf0>)
 80086f8:	4293      	cmp	r3, r2
 80086fa:	d108      	bne.n	800870e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008702:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008704:	683b      	ldr	r3, [r7, #0]
 8008706:	685b      	ldr	r3, [r3, #4]
 8008708:	68fa      	ldr	r2, [r7, #12]
 800870a:	4313      	orrs	r3, r2
 800870c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	4a25      	ldr	r2, [pc, #148]	; (80087a8 <TIM_Base_SetConfig+0xe4>)
 8008712:	4293      	cmp	r3, r2
 8008714:	d01b      	beq.n	800874e <TIM_Base_SetConfig+0x8a>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800871c:	d017      	beq.n	800874e <TIM_Base_SetConfig+0x8a>
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	4a22      	ldr	r2, [pc, #136]	; (80087ac <TIM_Base_SetConfig+0xe8>)
 8008722:	4293      	cmp	r3, r2
 8008724:	d013      	beq.n	800874e <TIM_Base_SetConfig+0x8a>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	4a21      	ldr	r2, [pc, #132]	; (80087b0 <TIM_Base_SetConfig+0xec>)
 800872a:	4293      	cmp	r3, r2
 800872c:	d00f      	beq.n	800874e <TIM_Base_SetConfig+0x8a>
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	4a20      	ldr	r2, [pc, #128]	; (80087b4 <TIM_Base_SetConfig+0xf0>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d00b      	beq.n	800874e <TIM_Base_SetConfig+0x8a>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	4a1f      	ldr	r2, [pc, #124]	; (80087b8 <TIM_Base_SetConfig+0xf4>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d007      	beq.n	800874e <TIM_Base_SetConfig+0x8a>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	4a1e      	ldr	r2, [pc, #120]	; (80087bc <TIM_Base_SetConfig+0xf8>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d003      	beq.n	800874e <TIM_Base_SetConfig+0x8a>
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	4a1d      	ldr	r2, [pc, #116]	; (80087c0 <TIM_Base_SetConfig+0xfc>)
 800874a:	4293      	cmp	r3, r2
 800874c:	d108      	bne.n	8008760 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008754:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	68db      	ldr	r3, [r3, #12]
 800875a:	68fa      	ldr	r2, [r7, #12]
 800875c:	4313      	orrs	r3, r2
 800875e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008760:	68fb      	ldr	r3, [r7, #12]
 8008762:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	695b      	ldr	r3, [r3, #20]
 800876a:	4313      	orrs	r3, r2
 800876c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	68fa      	ldr	r2, [r7, #12]
 8008772:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008774:	683b      	ldr	r3, [r7, #0]
 8008776:	689a      	ldr	r2, [r3, #8]
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800877c:	683b      	ldr	r3, [r7, #0]
 800877e:	681a      	ldr	r2, [r3, #0]
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	4a08      	ldr	r2, [pc, #32]	; (80087a8 <TIM_Base_SetConfig+0xe4>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d103      	bne.n	8008794 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	691a      	ldr	r2, [r3, #16]
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	2201      	movs	r2, #1
 8008798:	615a      	str	r2, [r3, #20]
}
 800879a:	bf00      	nop
 800879c:	3714      	adds	r7, #20
 800879e:	46bd      	mov	sp, r7
 80087a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a4:	4770      	bx	lr
 80087a6:	bf00      	nop
 80087a8:	40010000 	.word	0x40010000
 80087ac:	40000400 	.word	0x40000400
 80087b0:	40000800 	.word	0x40000800
 80087b4:	40000c00 	.word	0x40000c00
 80087b8:	40014000 	.word	0x40014000
 80087bc:	40014400 	.word	0x40014400
 80087c0:	40014800 	.word	0x40014800

080087c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80087c4:	b480      	push	{r7}
 80087c6:	b087      	sub	sp, #28
 80087c8:	af00      	add	r7, sp, #0
 80087ca:	6078      	str	r0, [r7, #4]
 80087cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	6a1b      	ldr	r3, [r3, #32]
 80087d2:	f023 0201 	bic.w	r2, r3, #1
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80087da:	687b      	ldr	r3, [r7, #4]
 80087dc:	6a1b      	ldr	r3, [r3, #32]
 80087de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	699b      	ldr	r3, [r3, #24]
 80087ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80087ec:	68fb      	ldr	r3, [r7, #12]
 80087ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80087f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f023 0303 	bic.w	r3, r3, #3
 80087fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80087fc:	683b      	ldr	r3, [r7, #0]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	68fa      	ldr	r2, [r7, #12]
 8008802:	4313      	orrs	r3, r2
 8008804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008806:	697b      	ldr	r3, [r7, #20]
 8008808:	f023 0302 	bic.w	r3, r3, #2
 800880c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800880e:	683b      	ldr	r3, [r7, #0]
 8008810:	689b      	ldr	r3, [r3, #8]
 8008812:	697a      	ldr	r2, [r7, #20]
 8008814:	4313      	orrs	r3, r2
 8008816:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	4a1c      	ldr	r2, [pc, #112]	; (800888c <TIM_OC1_SetConfig+0xc8>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d10c      	bne.n	800883a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008820:	697b      	ldr	r3, [r7, #20]
 8008822:	f023 0308 	bic.w	r3, r3, #8
 8008826:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	68db      	ldr	r3, [r3, #12]
 800882c:	697a      	ldr	r2, [r7, #20]
 800882e:	4313      	orrs	r3, r2
 8008830:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008832:	697b      	ldr	r3, [r7, #20]
 8008834:	f023 0304 	bic.w	r3, r3, #4
 8008838:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	4a13      	ldr	r2, [pc, #76]	; (800888c <TIM_OC1_SetConfig+0xc8>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d111      	bne.n	8008866 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8008842:	693b      	ldr	r3, [r7, #16]
 8008844:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008848:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008850:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	695b      	ldr	r3, [r3, #20]
 8008856:	693a      	ldr	r2, [r7, #16]
 8008858:	4313      	orrs	r3, r2
 800885a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	699b      	ldr	r3, [r3, #24]
 8008860:	693a      	ldr	r2, [r7, #16]
 8008862:	4313      	orrs	r3, r2
 8008864:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	693a      	ldr	r2, [r7, #16]
 800886a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	68fa      	ldr	r2, [r7, #12]
 8008870:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	685a      	ldr	r2, [r3, #4]
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800887a:	687b      	ldr	r3, [r7, #4]
 800887c:	697a      	ldr	r2, [r7, #20]
 800887e:	621a      	str	r2, [r3, #32]
}
 8008880:	bf00      	nop
 8008882:	371c      	adds	r7, #28
 8008884:	46bd      	mov	sp, r7
 8008886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800888a:	4770      	bx	lr
 800888c:	40010000 	.word	0x40010000

08008890 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008890:	b480      	push	{r7}
 8008892:	b087      	sub	sp, #28
 8008894:	af00      	add	r7, sp, #0
 8008896:	6078      	str	r0, [r7, #4]
 8008898:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	6a1b      	ldr	r3, [r3, #32]
 800889e:	f023 0210 	bic.w	r2, r3, #16
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	6a1b      	ldr	r3, [r3, #32]
 80088aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	685b      	ldr	r3, [r3, #4]
 80088b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	699b      	ldr	r3, [r3, #24]
 80088b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80088be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80088c8:	683b      	ldr	r3, [r7, #0]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	021b      	lsls	r3, r3, #8
 80088ce:	68fa      	ldr	r2, [r7, #12]
 80088d0:	4313      	orrs	r3, r2
 80088d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80088d4:	697b      	ldr	r3, [r7, #20]
 80088d6:	f023 0320 	bic.w	r3, r3, #32
 80088da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	689b      	ldr	r3, [r3, #8]
 80088e0:	011b      	lsls	r3, r3, #4
 80088e2:	697a      	ldr	r2, [r7, #20]
 80088e4:	4313      	orrs	r3, r2
 80088e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	4a1e      	ldr	r2, [pc, #120]	; (8008964 <TIM_OC2_SetConfig+0xd4>)
 80088ec:	4293      	cmp	r3, r2
 80088ee:	d10d      	bne.n	800890c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80088f0:	697b      	ldr	r3, [r7, #20]
 80088f2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088f6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	68db      	ldr	r3, [r3, #12]
 80088fc:	011b      	lsls	r3, r3, #4
 80088fe:	697a      	ldr	r2, [r7, #20]
 8008900:	4313      	orrs	r3, r2
 8008902:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008904:	697b      	ldr	r3, [r7, #20]
 8008906:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800890a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	4a15      	ldr	r2, [pc, #84]	; (8008964 <TIM_OC2_SetConfig+0xd4>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d113      	bne.n	800893c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800891a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800891c:	693b      	ldr	r3, [r7, #16]
 800891e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008922:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008924:	683b      	ldr	r3, [r7, #0]
 8008926:	695b      	ldr	r3, [r3, #20]
 8008928:	009b      	lsls	r3, r3, #2
 800892a:	693a      	ldr	r2, [r7, #16]
 800892c:	4313      	orrs	r3, r2
 800892e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008930:	683b      	ldr	r3, [r7, #0]
 8008932:	699b      	ldr	r3, [r3, #24]
 8008934:	009b      	lsls	r3, r3, #2
 8008936:	693a      	ldr	r2, [r7, #16]
 8008938:	4313      	orrs	r3, r2
 800893a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	693a      	ldr	r2, [r7, #16]
 8008940:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	68fa      	ldr	r2, [r7, #12]
 8008946:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008948:	683b      	ldr	r3, [r7, #0]
 800894a:	685a      	ldr	r2, [r3, #4]
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	697a      	ldr	r2, [r7, #20]
 8008954:	621a      	str	r2, [r3, #32]
}
 8008956:	bf00      	nop
 8008958:	371c      	adds	r7, #28
 800895a:	46bd      	mov	sp, r7
 800895c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008960:	4770      	bx	lr
 8008962:	bf00      	nop
 8008964:	40010000 	.word	0x40010000

08008968 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008968:	b480      	push	{r7}
 800896a:	b087      	sub	sp, #28
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
 8008970:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	6a1b      	ldr	r3, [r3, #32]
 8008976:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	6a1b      	ldr	r3, [r3, #32]
 8008982:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	69db      	ldr	r3, [r3, #28]
 800898e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008996:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	f023 0303 	bic.w	r3, r3, #3
 800899e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	681b      	ldr	r3, [r3, #0]
 80089a4:	68fa      	ldr	r2, [r7, #12]
 80089a6:	4313      	orrs	r3, r2
 80089a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80089b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	689b      	ldr	r3, [r3, #8]
 80089b6:	021b      	lsls	r3, r3, #8
 80089b8:	697a      	ldr	r2, [r7, #20]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	4a1d      	ldr	r2, [pc, #116]	; (8008a38 <TIM_OC3_SetConfig+0xd0>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d10d      	bne.n	80089e2 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80089c6:	697b      	ldr	r3, [r7, #20]
 80089c8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80089cc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	021b      	lsls	r3, r3, #8
 80089d4:	697a      	ldr	r2, [r7, #20]
 80089d6:	4313      	orrs	r3, r2
 80089d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80089da:	697b      	ldr	r3, [r7, #20]
 80089dc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80089e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4a14      	ldr	r2, [pc, #80]	; (8008a38 <TIM_OC3_SetConfig+0xd0>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d113      	bne.n	8008a12 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80089f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80089f2:	693b      	ldr	r3, [r7, #16]
 80089f4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80089f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80089fa:	683b      	ldr	r3, [r7, #0]
 80089fc:	695b      	ldr	r3, [r3, #20]
 80089fe:	011b      	lsls	r3, r3, #4
 8008a00:	693a      	ldr	r2, [r7, #16]
 8008a02:	4313      	orrs	r3, r2
 8008a04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	699b      	ldr	r3, [r3, #24]
 8008a0a:	011b      	lsls	r3, r3, #4
 8008a0c:	693a      	ldr	r2, [r7, #16]
 8008a0e:	4313      	orrs	r3, r2
 8008a10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	693a      	ldr	r2, [r7, #16]
 8008a16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	68fa      	ldr	r2, [r7, #12]
 8008a1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008a1e:	683b      	ldr	r3, [r7, #0]
 8008a20:	685a      	ldr	r2, [r3, #4]
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	697a      	ldr	r2, [r7, #20]
 8008a2a:	621a      	str	r2, [r3, #32]
}
 8008a2c:	bf00      	nop
 8008a2e:	371c      	adds	r7, #28
 8008a30:	46bd      	mov	sp, r7
 8008a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a36:	4770      	bx	lr
 8008a38:	40010000 	.word	0x40010000

08008a3c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b087      	sub	sp, #28
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	6a1b      	ldr	r3, [r3, #32]
 8008a4a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6a1b      	ldr	r3, [r3, #32]
 8008a56:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	69db      	ldr	r3, [r3, #28]
 8008a62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008a6c:	68fb      	ldr	r3, [r7, #12]
 8008a6e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008a72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	021b      	lsls	r3, r3, #8
 8008a7a:	68fa      	ldr	r2, [r7, #12]
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008a80:	693b      	ldr	r3, [r7, #16]
 8008a82:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a86:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008a88:	683b      	ldr	r3, [r7, #0]
 8008a8a:	689b      	ldr	r3, [r3, #8]
 8008a8c:	031b      	lsls	r3, r3, #12
 8008a8e:	693a      	ldr	r2, [r7, #16]
 8008a90:	4313      	orrs	r3, r2
 8008a92:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	4a10      	ldr	r2, [pc, #64]	; (8008ad8 <TIM_OC4_SetConfig+0x9c>)
 8008a98:	4293      	cmp	r3, r2
 8008a9a:	d109      	bne.n	8008ab0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008a9c:	697b      	ldr	r3, [r7, #20]
 8008a9e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008aa2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008aa4:	683b      	ldr	r3, [r7, #0]
 8008aa6:	695b      	ldr	r3, [r3, #20]
 8008aa8:	019b      	lsls	r3, r3, #6
 8008aaa:	697a      	ldr	r2, [r7, #20]
 8008aac:	4313      	orrs	r3, r2
 8008aae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	697a      	ldr	r2, [r7, #20]
 8008ab4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	68fa      	ldr	r2, [r7, #12]
 8008aba:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008abc:	683b      	ldr	r3, [r7, #0]
 8008abe:	685a      	ldr	r2, [r3, #4]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	693a      	ldr	r2, [r7, #16]
 8008ac8:	621a      	str	r2, [r3, #32]
}
 8008aca:	bf00      	nop
 8008acc:	371c      	adds	r7, #28
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ad4:	4770      	bx	lr
 8008ad6:	bf00      	nop
 8008ad8:	40010000 	.word	0x40010000

08008adc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008adc:	b480      	push	{r7}
 8008ade:	b087      	sub	sp, #28
 8008ae0:	af00      	add	r7, sp, #0
 8008ae2:	60f8      	str	r0, [r7, #12]
 8008ae4:	60b9      	str	r1, [r7, #8]
 8008ae6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	6a1b      	ldr	r3, [r3, #32]
 8008aec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	6a1b      	ldr	r3, [r3, #32]
 8008af2:	f023 0201 	bic.w	r2, r3, #1
 8008af6:	68fb      	ldr	r3, [r7, #12]
 8008af8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008afa:	68fb      	ldr	r3, [r7, #12]
 8008afc:	699b      	ldr	r3, [r3, #24]
 8008afe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b00:	693b      	ldr	r3, [r7, #16]
 8008b02:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b06:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	011b      	lsls	r3, r3, #4
 8008b0c:	693a      	ldr	r2, [r7, #16]
 8008b0e:	4313      	orrs	r3, r2
 8008b10:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b12:	697b      	ldr	r3, [r7, #20]
 8008b14:	f023 030a 	bic.w	r3, r3, #10
 8008b18:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b1a:	697a      	ldr	r2, [r7, #20]
 8008b1c:	68bb      	ldr	r3, [r7, #8]
 8008b1e:	4313      	orrs	r3, r2
 8008b20:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008b22:	68fb      	ldr	r3, [r7, #12]
 8008b24:	693a      	ldr	r2, [r7, #16]
 8008b26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	697a      	ldr	r2, [r7, #20]
 8008b2c:	621a      	str	r2, [r3, #32]
}
 8008b2e:	bf00      	nop
 8008b30:	371c      	adds	r7, #28
 8008b32:	46bd      	mov	sp, r7
 8008b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b38:	4770      	bx	lr

08008b3a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b3a:	b480      	push	{r7}
 8008b3c:	b087      	sub	sp, #28
 8008b3e:	af00      	add	r7, sp, #0
 8008b40:	60f8      	str	r0, [r7, #12]
 8008b42:	60b9      	str	r1, [r7, #8]
 8008b44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008b46:	68fb      	ldr	r3, [r7, #12]
 8008b48:	6a1b      	ldr	r3, [r3, #32]
 8008b4a:	f023 0210 	bic.w	r2, r3, #16
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	699b      	ldr	r3, [r3, #24]
 8008b56:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008b58:	68fb      	ldr	r3, [r7, #12]
 8008b5a:	6a1b      	ldr	r3, [r3, #32]
 8008b5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008b64:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	031b      	lsls	r3, r3, #12
 8008b6a:	697a      	ldr	r2, [r7, #20]
 8008b6c:	4313      	orrs	r3, r2
 8008b6e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008b70:	693b      	ldr	r3, [r7, #16]
 8008b72:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008b76:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008b78:	68bb      	ldr	r3, [r7, #8]
 8008b7a:	011b      	lsls	r3, r3, #4
 8008b7c:	693a      	ldr	r2, [r7, #16]
 8008b7e:	4313      	orrs	r3, r2
 8008b80:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	697a      	ldr	r2, [r7, #20]
 8008b86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008b88:	68fb      	ldr	r3, [r7, #12]
 8008b8a:	693a      	ldr	r2, [r7, #16]
 8008b8c:	621a      	str	r2, [r3, #32]
}
 8008b8e:	bf00      	nop
 8008b90:	371c      	adds	r7, #28
 8008b92:	46bd      	mov	sp, r7
 8008b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b98:	4770      	bx	lr

08008b9a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008b9a:	b480      	push	{r7}
 8008b9c:	b085      	sub	sp, #20
 8008b9e:	af00      	add	r7, sp, #0
 8008ba0:	6078      	str	r0, [r7, #4]
 8008ba2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	689b      	ldr	r3, [r3, #8]
 8008ba8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008baa:	68fb      	ldr	r3, [r7, #12]
 8008bac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008bb0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008bb2:	683a      	ldr	r2, [r7, #0]
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	4313      	orrs	r3, r2
 8008bb8:	f043 0307 	orr.w	r3, r3, #7
 8008bbc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	68fa      	ldr	r2, [r7, #12]
 8008bc2:	609a      	str	r2, [r3, #8]
}
 8008bc4:	bf00      	nop
 8008bc6:	3714      	adds	r7, #20
 8008bc8:	46bd      	mov	sp, r7
 8008bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bce:	4770      	bx	lr

08008bd0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b087      	sub	sp, #28
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	60f8      	str	r0, [r7, #12]
 8008bd8:	60b9      	str	r1, [r7, #8]
 8008bda:	607a      	str	r2, [r7, #4]
 8008bdc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	689b      	ldr	r3, [r3, #8]
 8008be2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008be4:	697b      	ldr	r3, [r7, #20]
 8008be6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008bea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008bec:	683b      	ldr	r3, [r7, #0]
 8008bee:	021a      	lsls	r2, r3, #8
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	431a      	orrs	r2, r3
 8008bf4:	68bb      	ldr	r3, [r7, #8]
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	697a      	ldr	r2, [r7, #20]
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	697a      	ldr	r2, [r7, #20]
 8008c02:	609a      	str	r2, [r3, #8]
}
 8008c04:	bf00      	nop
 8008c06:	371c      	adds	r7, #28
 8008c08:	46bd      	mov	sp, r7
 8008c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c0e:	4770      	bx	lr

08008c10 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008c10:	b480      	push	{r7}
 8008c12:	b087      	sub	sp, #28
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	60f8      	str	r0, [r7, #12]
 8008c18:	60b9      	str	r1, [r7, #8]
 8008c1a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008c1c:	68bb      	ldr	r3, [r7, #8]
 8008c1e:	f003 031f 	and.w	r3, r3, #31
 8008c22:	2201      	movs	r2, #1
 8008c24:	fa02 f303 	lsl.w	r3, r2, r3
 8008c28:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	6a1a      	ldr	r2, [r3, #32]
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	43db      	mvns	r3, r3
 8008c32:	401a      	ands	r2, r3
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	6a1a      	ldr	r2, [r3, #32]
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	f003 031f 	and.w	r3, r3, #31
 8008c42:	6879      	ldr	r1, [r7, #4]
 8008c44:	fa01 f303 	lsl.w	r3, r1, r3
 8008c48:	431a      	orrs	r2, r3
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	621a      	str	r2, [r3, #32]
}
 8008c4e:	bf00      	nop
 8008c50:	371c      	adds	r7, #28
 8008c52:	46bd      	mov	sp, r7
 8008c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c58:	4770      	bx	lr
	...

08008c5c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	b085      	sub	sp, #20
 8008c60:	af00      	add	r7, sp, #0
 8008c62:	6078      	str	r0, [r7, #4]
 8008c64:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d101      	bne.n	8008c74 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008c70:	2302      	movs	r3, #2
 8008c72:	e050      	b.n	8008d16 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2201      	movs	r2, #1
 8008c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008c7c:	687b      	ldr	r3, [r7, #4]
 8008c7e:	2202      	movs	r2, #2
 8008c80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	685b      	ldr	r3, [r3, #4]
 8008c8a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	681b      	ldr	r3, [r3, #0]
 8008c90:	689b      	ldr	r3, [r3, #8]
 8008c92:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c9a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	68fa      	ldr	r2, [r7, #12]
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008ca6:	687b      	ldr	r3, [r7, #4]
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	68fa      	ldr	r2, [r7, #12]
 8008cac:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	4a1c      	ldr	r2, [pc, #112]	; (8008d24 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8008cb4:	4293      	cmp	r3, r2
 8008cb6:	d018      	beq.n	8008cea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008cc0:	d013      	beq.n	8008cea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4a18      	ldr	r2, [pc, #96]	; (8008d28 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8008cc8:	4293      	cmp	r3, r2
 8008cca:	d00e      	beq.n	8008cea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ccc:	687b      	ldr	r3, [r7, #4]
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	4a16      	ldr	r2, [pc, #88]	; (8008d2c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8008cd2:	4293      	cmp	r3, r2
 8008cd4:	d009      	beq.n	8008cea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	4a15      	ldr	r2, [pc, #84]	; (8008d30 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8008cdc:	4293      	cmp	r3, r2
 8008cde:	d004      	beq.n	8008cea <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	681b      	ldr	r3, [r3, #0]
 8008ce4:	4a13      	ldr	r2, [pc, #76]	; (8008d34 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d10c      	bne.n	8008d04 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008cea:	68bb      	ldr	r3, [r7, #8]
 8008cec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008cf0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008cf2:	683b      	ldr	r3, [r7, #0]
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	68ba      	ldr	r2, [r7, #8]
 8008cf8:	4313      	orrs	r3, r2
 8008cfa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	68ba      	ldr	r2, [r7, #8]
 8008d02:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	2201      	movs	r2, #1
 8008d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008d0c:	687b      	ldr	r3, [r7, #4]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008d14:	2300      	movs	r3, #0
}
 8008d16:	4618      	mov	r0, r3
 8008d18:	3714      	adds	r7, #20
 8008d1a:	46bd      	mov	sp, r7
 8008d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d20:	4770      	bx	lr
 8008d22:	bf00      	nop
 8008d24:	40010000 	.word	0x40010000
 8008d28:	40000400 	.word	0x40000400
 8008d2c:	40000800 	.word	0x40000800
 8008d30:	40000c00 	.word	0x40000c00
 8008d34:	40014000 	.word	0x40014000

08008d38 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008d38:	b480      	push	{r7}
 8008d3a:	b083      	sub	sp, #12
 8008d3c:	af00      	add	r7, sp, #0
 8008d3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008d40:	bf00      	nop
 8008d42:	370c      	adds	r7, #12
 8008d44:	46bd      	mov	sp, r7
 8008d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d4a:	4770      	bx	lr

08008d4c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b083      	sub	sp, #12
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008d54:	bf00      	nop
 8008d56:	370c      	adds	r7, #12
 8008d58:	46bd      	mov	sp, r7
 8008d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d5e:	4770      	bx	lr

08008d60 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b082      	sub	sp, #8
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d101      	bne.n	8008d72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008d6e:	2301      	movs	r3, #1
 8008d70:	e03f      	b.n	8008df2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008d78:	b2db      	uxtb	r3, r3
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d106      	bne.n	8008d8c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	2200      	movs	r2, #0
 8008d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	f7fb f9d6 	bl	8004138 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	2224      	movs	r2, #36	; 0x24
 8008d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	68da      	ldr	r2, [r3, #12]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008da2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008da4:	6878      	ldr	r0, [r7, #4]
 8008da6:	f000 fd51 	bl	800984c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	681b      	ldr	r3, [r3, #0]
 8008dae:	691a      	ldr	r2, [r3, #16]
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008db8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	695a      	ldr	r2, [r3, #20]
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008dc8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	68da      	ldr	r2, [r3, #12]
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	681b      	ldr	r3, [r3, #0]
 8008dd4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008dd8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2200      	movs	r2, #0
 8008dde:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2220      	movs	r2, #32
 8008de4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	2220      	movs	r2, #32
 8008dec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008df0:	2300      	movs	r3, #0
}
 8008df2:	4618      	mov	r0, r3
 8008df4:	3708      	adds	r7, #8
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bd80      	pop	{r7, pc}
	...

08008dfc <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008dfc:	b580      	push	{r7, lr}
 8008dfe:	b086      	sub	sp, #24
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	60f8      	str	r0, [r7, #12]
 8008e04:	60b9      	str	r1, [r7, #8]
 8008e06:	4613      	mov	r3, r2
 8008e08:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e10:	b2db      	uxtb	r3, r3
 8008e12:	2b20      	cmp	r3, #32
 8008e14:	d153      	bne.n	8008ebe <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8008e16:	68bb      	ldr	r3, [r7, #8]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d002      	beq.n	8008e22 <HAL_UART_Transmit_DMA+0x26>
 8008e1c:	88fb      	ldrh	r3, [r7, #6]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d101      	bne.n	8008e26 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8008e22:	2301      	movs	r3, #1
 8008e24:	e04c      	b.n	8008ec0 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e2c:	2b01      	cmp	r3, #1
 8008e2e:	d101      	bne.n	8008e34 <HAL_UART_Transmit_DMA+0x38>
 8008e30:	2302      	movs	r3, #2
 8008e32:	e045      	b.n	8008ec0 <HAL_UART_Transmit_DMA+0xc4>
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	2201      	movs	r2, #1
 8008e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8008e3c:	68ba      	ldr	r2, [r7, #8]
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	88fa      	ldrh	r2, [r7, #6]
 8008e46:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	88fa      	ldrh	r2, [r7, #6]
 8008e4c:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	2200      	movs	r2, #0
 8008e52:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008e54:	68fb      	ldr	r3, [r7, #12]
 8008e56:	2221      	movs	r2, #33	; 0x21
 8008e58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008e5c:	68fb      	ldr	r3, [r7, #12]
 8008e5e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e60:	4a19      	ldr	r2, [pc, #100]	; (8008ec8 <HAL_UART_Transmit_DMA+0xcc>)
 8008e62:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e68:	4a18      	ldr	r2, [pc, #96]	; (8008ecc <HAL_UART_Transmit_DMA+0xd0>)
 8008e6a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008e6c:	68fb      	ldr	r3, [r7, #12]
 8008e6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e70:	4a17      	ldr	r2, [pc, #92]	; (8008ed0 <HAL_UART_Transmit_DMA+0xd4>)
 8008e72:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008e78:	2200      	movs	r2, #0
 8008e7a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8008e7c:	f107 0308 	add.w	r3, r7, #8
 8008e80:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	6819      	ldr	r1, [r3, #0]
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	681b      	ldr	r3, [r3, #0]
 8008e8e:	3304      	adds	r3, #4
 8008e90:	461a      	mov	r2, r3
 8008e92:	88fb      	ldrh	r3, [r7, #6]
 8008e94:	f7fb fd28 	bl	80048e8 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008ea0:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	695a      	ldr	r2, [r3, #20]
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008eb8:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008eba:	2300      	movs	r3, #0
 8008ebc:	e000      	b.n	8008ec0 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8008ebe:	2302      	movs	r3, #2
  }
}
 8008ec0:	4618      	mov	r0, r3
 8008ec2:	3718      	adds	r7, #24
 8008ec4:	46bd      	mov	sp, r7
 8008ec6:	bd80      	pop	{r7, pc}
 8008ec8:	08009309 	.word	0x08009309
 8008ecc:	0800935b 	.word	0x0800935b
 8008ed0:	08009443 	.word	0x08009443

08008ed4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008ed4:	b580      	push	{r7, lr}
 8008ed6:	b084      	sub	sp, #16
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	60f8      	str	r0, [r7, #12]
 8008edc:	60b9      	str	r1, [r7, #8]
 8008ede:	4613      	mov	r3, r2
 8008ee0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8008ee8:	b2db      	uxtb	r3, r3
 8008eea:	2b20      	cmp	r3, #32
 8008eec:	d11d      	bne.n	8008f2a <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8008eee:	68bb      	ldr	r3, [r7, #8]
 8008ef0:	2b00      	cmp	r3, #0
 8008ef2:	d002      	beq.n	8008efa <HAL_UART_Receive_DMA+0x26>
 8008ef4:	88fb      	ldrh	r3, [r7, #6]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d101      	bne.n	8008efe <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8008efa:	2301      	movs	r3, #1
 8008efc:	e016      	b.n	8008f2c <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008f04:	2b01      	cmp	r3, #1
 8008f06:	d101      	bne.n	8008f0c <HAL_UART_Receive_DMA+0x38>
 8008f08:	2302      	movs	r3, #2
 8008f0a:	e00f      	b.n	8008f2c <HAL_UART_Receive_DMA+0x58>
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2201      	movs	r2, #1
 8008f10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	2200      	movs	r2, #0
 8008f18:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8008f1a:	88fb      	ldrh	r3, [r7, #6]
 8008f1c:	461a      	mov	r2, r3
 8008f1e:	68b9      	ldr	r1, [r7, #8]
 8008f20:	68f8      	ldr	r0, [r7, #12]
 8008f22:	f000 fad9 	bl	80094d8 <UART_Start_Receive_DMA>
 8008f26:	4603      	mov	r3, r0
 8008f28:	e000      	b.n	8008f2c <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8008f2a:	2302      	movs	r3, #2
  }
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	3710      	adds	r7, #16
 8008f30:	46bd      	mov	sp, r7
 8008f32:	bd80      	pop	{r7, pc}

08008f34 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008f34:	b580      	push	{r7, lr}
 8008f36:	b08a      	sub	sp, #40	; 0x28
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	68db      	ldr	r3, [r3, #12]
 8008f4a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	695b      	ldr	r3, [r3, #20]
 8008f52:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8008f54:	2300      	movs	r3, #0
 8008f56:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8008f58:	2300      	movs	r3, #0
 8008f5a:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f5e:	f003 030f 	and.w	r3, r3, #15
 8008f62:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8008f64:	69bb      	ldr	r3, [r7, #24]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d10d      	bne.n	8008f86 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f6c:	f003 0320 	and.w	r3, r3, #32
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d008      	beq.n	8008f86 <HAL_UART_IRQHandler+0x52>
 8008f74:	6a3b      	ldr	r3, [r7, #32]
 8008f76:	f003 0320 	and.w	r3, r3, #32
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d003      	beq.n	8008f86 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008f7e:	6878      	ldr	r0, [r7, #4]
 8008f80:	f000 fbcd 	bl	800971e <UART_Receive_IT>
      return;
 8008f84:	e17c      	b.n	8009280 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008f86:	69bb      	ldr	r3, [r7, #24]
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	f000 80b1 	beq.w	80090f0 <HAL_UART_IRQHandler+0x1bc>
 8008f8e:	69fb      	ldr	r3, [r7, #28]
 8008f90:	f003 0301 	and.w	r3, r3, #1
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d105      	bne.n	8008fa4 <HAL_UART_IRQHandler+0x70>
 8008f98:	6a3b      	ldr	r3, [r7, #32]
 8008f9a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	f000 80a6 	beq.w	80090f0 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008fa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fa6:	f003 0301 	and.w	r3, r3, #1
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d00a      	beq.n	8008fc4 <HAL_UART_IRQHandler+0x90>
 8008fae:	6a3b      	ldr	r3, [r7, #32]
 8008fb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d005      	beq.n	8008fc4 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fbc:	f043 0201 	orr.w	r2, r3, #1
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008fc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fc6:	f003 0304 	and.w	r3, r3, #4
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d00a      	beq.n	8008fe4 <HAL_UART_IRQHandler+0xb0>
 8008fce:	69fb      	ldr	r3, [r7, #28]
 8008fd0:	f003 0301 	and.w	r3, r3, #1
 8008fd4:	2b00      	cmp	r3, #0
 8008fd6:	d005      	beq.n	8008fe4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fdc:	f043 0202 	orr.w	r2, r3, #2
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008fe4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fe6:	f003 0302 	and.w	r3, r3, #2
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	d00a      	beq.n	8009004 <HAL_UART_IRQHandler+0xd0>
 8008fee:	69fb      	ldr	r3, [r7, #28]
 8008ff0:	f003 0301 	and.w	r3, r3, #1
 8008ff4:	2b00      	cmp	r3, #0
 8008ff6:	d005      	beq.n	8009004 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ffc:	f043 0204 	orr.w	r2, r3, #4
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8009004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009006:	f003 0308 	and.w	r3, r3, #8
 800900a:	2b00      	cmp	r3, #0
 800900c:	d00f      	beq.n	800902e <HAL_UART_IRQHandler+0xfa>
 800900e:	6a3b      	ldr	r3, [r7, #32]
 8009010:	f003 0320 	and.w	r3, r3, #32
 8009014:	2b00      	cmp	r3, #0
 8009016:	d104      	bne.n	8009022 <HAL_UART_IRQHandler+0xee>
 8009018:	69fb      	ldr	r3, [r7, #28]
 800901a:	f003 0301 	and.w	r3, r3, #1
 800901e:	2b00      	cmp	r3, #0
 8009020:	d005      	beq.n	800902e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009026:	f043 0208 	orr.w	r2, r3, #8
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009032:	2b00      	cmp	r3, #0
 8009034:	f000 811f 	beq.w	8009276 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800903a:	f003 0320 	and.w	r3, r3, #32
 800903e:	2b00      	cmp	r3, #0
 8009040:	d007      	beq.n	8009052 <HAL_UART_IRQHandler+0x11e>
 8009042:	6a3b      	ldr	r3, [r7, #32]
 8009044:	f003 0320 	and.w	r3, r3, #32
 8009048:	2b00      	cmp	r3, #0
 800904a:	d002      	beq.n	8009052 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f000 fb66 	bl	800971e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	681b      	ldr	r3, [r3, #0]
 8009056:	695b      	ldr	r3, [r3, #20]
 8009058:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800905c:	2b40      	cmp	r3, #64	; 0x40
 800905e:	bf0c      	ite	eq
 8009060:	2301      	moveq	r3, #1
 8009062:	2300      	movne	r3, #0
 8009064:	b2db      	uxtb	r3, r3
 8009066:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800906c:	f003 0308 	and.w	r3, r3, #8
 8009070:	2b00      	cmp	r3, #0
 8009072:	d102      	bne.n	800907a <HAL_UART_IRQHandler+0x146>
 8009074:	697b      	ldr	r3, [r7, #20]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d031      	beq.n	80090de <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800907a:	6878      	ldr	r0, [r7, #4]
 800907c:	f000 faa6 	bl	80095cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	695b      	ldr	r3, [r3, #20]
 8009086:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800908a:	2b40      	cmp	r3, #64	; 0x40
 800908c:	d123      	bne.n	80090d6 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800908e:	687b      	ldr	r3, [r7, #4]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	695a      	ldr	r2, [r3, #20]
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800909c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d013      	beq.n	80090ce <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090aa:	4a77      	ldr	r2, [pc, #476]	; (8009288 <HAL_UART_IRQHandler+0x354>)
 80090ac:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090b2:	4618      	mov	r0, r3
 80090b4:	f7fb fce0 	bl	8004a78 <HAL_DMA_Abort_IT>
 80090b8:	4603      	mov	r3, r0
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	d016      	beq.n	80090ec <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090c4:	687a      	ldr	r2, [r7, #4]
 80090c6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80090c8:	4610      	mov	r0, r2
 80090ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090cc:	e00e      	b.n	80090ec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80090ce:	6878      	ldr	r0, [r7, #4]
 80090d0:	f000 f904 	bl	80092dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090d4:	e00a      	b.n	80090ec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80090d6:	6878      	ldr	r0, [r7, #4]
 80090d8:	f000 f900 	bl	80092dc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090dc:	e006      	b.n	80090ec <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80090de:	6878      	ldr	r0, [r7, #4]
 80090e0:	f000 f8fc 	bl	80092dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	2200      	movs	r2, #0
 80090e8:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80090ea:	e0c4      	b.n	8009276 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090ec:	bf00      	nop
    return;
 80090ee:	e0c2      	b.n	8009276 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80090f4:	2b01      	cmp	r3, #1
 80090f6:	f040 80a2 	bne.w	800923e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80090fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090fc:	f003 0310 	and.w	r3, r3, #16
 8009100:	2b00      	cmp	r3, #0
 8009102:	f000 809c 	beq.w	800923e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8009106:	6a3b      	ldr	r3, [r7, #32]
 8009108:	f003 0310 	and.w	r3, r3, #16
 800910c:	2b00      	cmp	r3, #0
 800910e:	f000 8096 	beq.w	800923e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009112:	2300      	movs	r3, #0
 8009114:	60fb      	str	r3, [r7, #12]
 8009116:	687b      	ldr	r3, [r7, #4]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	60fb      	str	r3, [r7, #12]
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	685b      	ldr	r3, [r3, #4]
 8009124:	60fb      	str	r3, [r7, #12]
 8009126:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009128:	687b      	ldr	r3, [r7, #4]
 800912a:	681b      	ldr	r3, [r3, #0]
 800912c:	695b      	ldr	r3, [r3, #20]
 800912e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009132:	2b40      	cmp	r3, #64	; 0x40
 8009134:	d14f      	bne.n	80091d6 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	685b      	ldr	r3, [r3, #4]
 800913e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8009140:	8a3b      	ldrh	r3, [r7, #16]
 8009142:	2b00      	cmp	r3, #0
 8009144:	f000 8099 	beq.w	800927a <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800914c:	8a3a      	ldrh	r2, [r7, #16]
 800914e:	429a      	cmp	r2, r3
 8009150:	f080 8093 	bcs.w	800927a <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	8a3a      	ldrh	r2, [r7, #16]
 8009158:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800915e:	69db      	ldr	r3, [r3, #28]
 8009160:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009164:	d02b      	beq.n	80091be <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	68da      	ldr	r2, [r3, #12]
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	681b      	ldr	r3, [r3, #0]
 8009170:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009174:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	695a      	ldr	r2, [r3, #20]
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	f022 0201 	bic.w	r2, r2, #1
 8009184:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	695a      	ldr	r2, [r3, #20]
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009194:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2220      	movs	r2, #32
 800919a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	2200      	movs	r2, #0
 80091a2:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	68da      	ldr	r2, [r3, #12]
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f022 0210 	bic.w	r2, r2, #16
 80091b2:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80091b8:	4618      	mov	r0, r3
 80091ba:	f7fb fbed 	bl	8004998 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80091c6:	b29b      	uxth	r3, r3
 80091c8:	1ad3      	subs	r3, r2, r3
 80091ca:	b29b      	uxth	r3, r3
 80091cc:	4619      	mov	r1, r3
 80091ce:	6878      	ldr	r0, [r7, #4]
 80091d0:	f000 f88e 	bl	80092f0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80091d4:	e051      	b.n	800927a <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80091de:	b29b      	uxth	r3, r3
 80091e0:	1ad3      	subs	r3, r2, r3
 80091e2:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80091e8:	b29b      	uxth	r3, r3
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d047      	beq.n	800927e <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80091ee:	8a7b      	ldrh	r3, [r7, #18]
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d044      	beq.n	800927e <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	68da      	ldr	r2, [r3, #12]
 80091fa:	687b      	ldr	r3, [r7, #4]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009202:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	695a      	ldr	r2, [r3, #20]
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	f022 0201 	bic.w	r2, r2, #1
 8009212:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	2220      	movs	r2, #32
 8009218:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	2200      	movs	r2, #0
 8009220:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	68da      	ldr	r2, [r3, #12]
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	f022 0210 	bic.w	r2, r2, #16
 8009230:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009232:	8a7b      	ldrh	r3, [r7, #18]
 8009234:	4619      	mov	r1, r3
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f000 f85a 	bl	80092f0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800923c:	e01f      	b.n	800927e <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800923e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009244:	2b00      	cmp	r3, #0
 8009246:	d008      	beq.n	800925a <HAL_UART_IRQHandler+0x326>
 8009248:	6a3b      	ldr	r3, [r7, #32]
 800924a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800924e:	2b00      	cmp	r3, #0
 8009250:	d003      	beq.n	800925a <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 8009252:	6878      	ldr	r0, [r7, #4]
 8009254:	f000 f9fb 	bl	800964e <UART_Transmit_IT>
    return;
 8009258:	e012      	b.n	8009280 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800925a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800925c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009260:	2b00      	cmp	r3, #0
 8009262:	d00d      	beq.n	8009280 <HAL_UART_IRQHandler+0x34c>
 8009264:	6a3b      	ldr	r3, [r7, #32]
 8009266:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800926a:	2b00      	cmp	r3, #0
 800926c:	d008      	beq.n	8009280 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800926e:	6878      	ldr	r0, [r7, #4]
 8009270:	f000 fa3d 	bl	80096ee <UART_EndTransmit_IT>
    return;
 8009274:	e004      	b.n	8009280 <HAL_UART_IRQHandler+0x34c>
    return;
 8009276:	bf00      	nop
 8009278:	e002      	b.n	8009280 <HAL_UART_IRQHandler+0x34c>
      return;
 800927a:	bf00      	nop
 800927c:	e000      	b.n	8009280 <HAL_UART_IRQHandler+0x34c>
      return;
 800927e:	bf00      	nop
  }
}
 8009280:	3728      	adds	r7, #40	; 0x28
 8009282:	46bd      	mov	sp, r7
 8009284:	bd80      	pop	{r7, pc}
 8009286:	bf00      	nop
 8009288:	08009627 	.word	0x08009627

0800928c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800928c:	b480      	push	{r7}
 800928e:	b083      	sub	sp, #12
 8009290:	af00      	add	r7, sp, #0
 8009292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8009294:	bf00      	nop
 8009296:	370c      	adds	r7, #12
 8009298:	46bd      	mov	sp, r7
 800929a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800929e:	4770      	bx	lr

080092a0 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80092a0:	b480      	push	{r7}
 80092a2:	b083      	sub	sp, #12
 80092a4:	af00      	add	r7, sp, #0
 80092a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80092a8:	bf00      	nop
 80092aa:	370c      	adds	r7, #12
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr

080092b4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b083      	sub	sp, #12
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80092bc:	bf00      	nop
 80092be:	370c      	adds	r7, #12
 80092c0:	46bd      	mov	sp, r7
 80092c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c6:	4770      	bx	lr

080092c8 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80092c8:	b480      	push	{r7}
 80092ca:	b083      	sub	sp, #12
 80092cc:	af00      	add	r7, sp, #0
 80092ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80092d0:	bf00      	nop
 80092d2:	370c      	adds	r7, #12
 80092d4:	46bd      	mov	sp, r7
 80092d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092da:	4770      	bx	lr

080092dc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80092dc:	b480      	push	{r7}
 80092de:	b083      	sub	sp, #12
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80092e4:	bf00      	nop
 80092e6:	370c      	adds	r7, #12
 80092e8:	46bd      	mov	sp, r7
 80092ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ee:	4770      	bx	lr

080092f0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80092f0:	b480      	push	{r7}
 80092f2:	b083      	sub	sp, #12
 80092f4:	af00      	add	r7, sp, #0
 80092f6:	6078      	str	r0, [r7, #4]
 80092f8:	460b      	mov	r3, r1
 80092fa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80092fc:	bf00      	nop
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b084      	sub	sp, #16
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009314:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009316:	687b      	ldr	r3, [r7, #4]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009320:	2b00      	cmp	r3, #0
 8009322:	d113      	bne.n	800934c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	2200      	movs	r2, #0
 8009328:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	681b      	ldr	r3, [r3, #0]
 800932e:	695a      	ldr	r2, [r3, #20]
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	681b      	ldr	r3, [r3, #0]
 8009334:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009338:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	68da      	ldr	r2, [r3, #12]
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009348:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800934a:	e002      	b.n	8009352 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800934c:	68f8      	ldr	r0, [r7, #12]
 800934e:	f7ff ff9d 	bl	800928c <HAL_UART_TxCpltCallback>
}
 8009352:	bf00      	nop
 8009354:	3710      	adds	r7, #16
 8009356:	46bd      	mov	sp, r7
 8009358:	bd80      	pop	{r7, pc}

0800935a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800935a:	b580      	push	{r7, lr}
 800935c:	b084      	sub	sp, #16
 800935e:	af00      	add	r7, sp, #0
 8009360:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009366:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009368:	68f8      	ldr	r0, [r7, #12]
 800936a:	f7ff ff99 	bl	80092a0 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800936e:	bf00      	nop
 8009370:	3710      	adds	r7, #16
 8009372:	46bd      	mov	sp, r7
 8009374:	bd80      	pop	{r7, pc}

08009376 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009376:	b580      	push	{r7, lr}
 8009378:	b084      	sub	sp, #16
 800937a:	af00      	add	r7, sp, #0
 800937c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009382:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	681b      	ldr	r3, [r3, #0]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800938e:	2b00      	cmp	r3, #0
 8009390:	d12a      	bne.n	80093e8 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	2200      	movs	r2, #0
 8009396:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	68da      	ldr	r2, [r3, #12]
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	681b      	ldr	r3, [r3, #0]
 80093a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80093a6:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	695a      	ldr	r2, [r3, #20]
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	681b      	ldr	r3, [r3, #0]
 80093b2:	f022 0201 	bic.w	r2, r2, #1
 80093b6:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093b8:	68fb      	ldr	r3, [r7, #12]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	695a      	ldr	r2, [r3, #20]
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	681b      	ldr	r3, [r3, #0]
 80093c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80093c6:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	2220      	movs	r2, #32
 80093cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093d4:	2b01      	cmp	r3, #1
 80093d6:	d107      	bne.n	80093e8 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	68da      	ldr	r2, [r3, #12]
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	681b      	ldr	r3, [r3, #0]
 80093e2:	f022 0210 	bic.w	r2, r2, #16
 80093e6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d106      	bne.n	80093fe <UART_DMAReceiveCplt+0x88>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80093f4:	4619      	mov	r1, r3
 80093f6:	68f8      	ldr	r0, [r7, #12]
 80093f8:	f7ff ff7a 	bl	80092f0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80093fc:	e002      	b.n	8009404 <UART_DMAReceiveCplt+0x8e>
    HAL_UART_RxCpltCallback(huart);
 80093fe:	68f8      	ldr	r0, [r7, #12]
 8009400:	f7ff ff58 	bl	80092b4 <HAL_UART_RxCpltCallback>
}
 8009404:	bf00      	nop
 8009406:	3710      	adds	r7, #16
 8009408:	46bd      	mov	sp, r7
 800940a:	bd80      	pop	{r7, pc}

0800940c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800940c:	b580      	push	{r7, lr}
 800940e:	b084      	sub	sp, #16
 8009410:	af00      	add	r7, sp, #0
 8009412:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009418:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800941e:	2b01      	cmp	r3, #1
 8009420:	d108      	bne.n	8009434 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009426:	085b      	lsrs	r3, r3, #1
 8009428:	b29b      	uxth	r3, r3
 800942a:	4619      	mov	r1, r3
 800942c:	68f8      	ldr	r0, [r7, #12]
 800942e:	f7ff ff5f 	bl	80092f0 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009432:	e002      	b.n	800943a <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8009434:	68f8      	ldr	r0, [r7, #12]
 8009436:	f7ff ff47 	bl	80092c8 <HAL_UART_RxHalfCpltCallback>
}
 800943a:	bf00      	nop
 800943c:	3710      	adds	r7, #16
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}

08009442 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009442:	b580      	push	{r7, lr}
 8009444:	b084      	sub	sp, #16
 8009446:	af00      	add	r7, sp, #0
 8009448:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800944a:	2300      	movs	r3, #0
 800944c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800944e:	687b      	ldr	r3, [r7, #4]
 8009450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009452:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8009454:	68bb      	ldr	r3, [r7, #8]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	695b      	ldr	r3, [r3, #20]
 800945a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800945e:	2b80      	cmp	r3, #128	; 0x80
 8009460:	bf0c      	ite	eq
 8009462:	2301      	moveq	r3, #1
 8009464:	2300      	movne	r3, #0
 8009466:	b2db      	uxtb	r3, r3
 8009468:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009470:	b2db      	uxtb	r3, r3
 8009472:	2b21      	cmp	r3, #33	; 0x21
 8009474:	d108      	bne.n	8009488 <UART_DMAError+0x46>
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d005      	beq.n	8009488 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800947c:	68bb      	ldr	r3, [r7, #8]
 800947e:	2200      	movs	r2, #0
 8009480:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8009482:	68b8      	ldr	r0, [r7, #8]
 8009484:	f000 f88c 	bl	80095a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	695b      	ldr	r3, [r3, #20]
 800948e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009492:	2b40      	cmp	r3, #64	; 0x40
 8009494:	bf0c      	ite	eq
 8009496:	2301      	moveq	r3, #1
 8009498:	2300      	movne	r3, #0
 800949a:	b2db      	uxtb	r3, r3
 800949c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800949e:	68bb      	ldr	r3, [r7, #8]
 80094a0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80094a4:	b2db      	uxtb	r3, r3
 80094a6:	2b22      	cmp	r3, #34	; 0x22
 80094a8:	d108      	bne.n	80094bc <UART_DMAError+0x7a>
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	2b00      	cmp	r3, #0
 80094ae:	d005      	beq.n	80094bc <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	2200      	movs	r2, #0
 80094b4:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80094b6:	68b8      	ldr	r0, [r7, #8]
 80094b8:	f000 f888 	bl	80095cc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80094bc:	68bb      	ldr	r3, [r7, #8]
 80094be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094c0:	f043 0210 	orr.w	r2, r3, #16
 80094c4:	68bb      	ldr	r3, [r7, #8]
 80094c6:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80094c8:	68b8      	ldr	r0, [r7, #8]
 80094ca:	f7ff ff07 	bl	80092dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80094ce:	bf00      	nop
 80094d0:	3710      	adds	r7, #16
 80094d2:	46bd      	mov	sp, r7
 80094d4:	bd80      	pop	{r7, pc}
	...

080094d8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b086      	sub	sp, #24
 80094dc:	af00      	add	r7, sp, #0
 80094de:	60f8      	str	r0, [r7, #12]
 80094e0:	60b9      	str	r1, [r7, #8]
 80094e2:	4613      	mov	r3, r2
 80094e4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80094e6:	68ba      	ldr	r2, [r7, #8]
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	88fa      	ldrh	r2, [r7, #6]
 80094f0:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2200      	movs	r2, #0
 80094f6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	2222      	movs	r2, #34	; 0x22
 80094fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009504:	4a23      	ldr	r2, [pc, #140]	; (8009594 <UART_Start_Receive_DMA+0xbc>)
 8009506:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800950c:	4a22      	ldr	r2, [pc, #136]	; (8009598 <UART_Start_Receive_DMA+0xc0>)
 800950e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009514:	4a21      	ldr	r2, [pc, #132]	; (800959c <UART_Start_Receive_DMA+0xc4>)
 8009516:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800951c:	2200      	movs	r2, #0
 800951e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8009520:	f107 0308 	add.w	r3, r7, #8
 8009524:	617b      	str	r3, [r7, #20]
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	3304      	adds	r3, #4
 8009530:	4619      	mov	r1, r3
 8009532:	697b      	ldr	r3, [r7, #20]
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	88fb      	ldrh	r3, [r7, #6]
 8009538:	f7fb f9d6 	bl	80048e8 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800953c:	2300      	movs	r3, #0
 800953e:	613b      	str	r3, [r7, #16]
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	613b      	str	r3, [r7, #16]
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	685b      	ldr	r3, [r3, #4]
 800954e:	613b      	str	r3, [r7, #16]
 8009550:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	2200      	movs	r2, #0
 8009556:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	68da      	ldr	r2, [r3, #12]
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009568:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	681b      	ldr	r3, [r3, #0]
 800956e:	695a      	ldr	r2, [r3, #20]
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f042 0201 	orr.w	r2, r2, #1
 8009578:	615a      	str	r2, [r3, #20]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	695a      	ldr	r2, [r3, #20]
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009588:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800958a:	2300      	movs	r3, #0
}
 800958c:	4618      	mov	r0, r3
 800958e:	3718      	adds	r7, #24
 8009590:	46bd      	mov	sp, r7
 8009592:	bd80      	pop	{r7, pc}
 8009594:	08009377 	.word	0x08009377
 8009598:	0800940d 	.word	0x0800940d
 800959c:	08009443 	.word	0x08009443

080095a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b083      	sub	sp, #12
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	68da      	ldr	r2, [r3, #12]
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80095b6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2220      	movs	r2, #32
 80095bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80095c0:	bf00      	nop
 80095c2:	370c      	adds	r7, #12
 80095c4:	46bd      	mov	sp, r7
 80095c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ca:	4770      	bx	lr

080095cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80095cc:	b480      	push	{r7}
 80095ce:	b083      	sub	sp, #12
 80095d0:	af00      	add	r7, sp, #0
 80095d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	68da      	ldr	r2, [r3, #12]
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80095e2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	681b      	ldr	r3, [r3, #0]
 80095e8:	695a      	ldr	r2, [r3, #20]
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f022 0201 	bic.w	r2, r2, #1
 80095f2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80095f8:	2b01      	cmp	r3, #1
 80095fa:	d107      	bne.n	800960c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	681b      	ldr	r3, [r3, #0]
 8009600:	68da      	ldr	r2, [r3, #12]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f022 0210 	bic.w	r2, r2, #16
 800960a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	2220      	movs	r2, #32
 8009610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2200      	movs	r2, #0
 8009618:	631a      	str	r2, [r3, #48]	; 0x30
}
 800961a:	bf00      	nop
 800961c:	370c      	adds	r7, #12
 800961e:	46bd      	mov	sp, r7
 8009620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009624:	4770      	bx	lr

08009626 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009626:	b580      	push	{r7, lr}
 8009628:	b084      	sub	sp, #16
 800962a:	af00      	add	r7, sp, #0
 800962c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009632:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	2200      	movs	r2, #0
 8009638:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800963a:	68fb      	ldr	r3, [r7, #12]
 800963c:	2200      	movs	r2, #0
 800963e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009640:	68f8      	ldr	r0, [r7, #12]
 8009642:	f7ff fe4b 	bl	80092dc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009646:	bf00      	nop
 8009648:	3710      	adds	r7, #16
 800964a:	46bd      	mov	sp, r7
 800964c:	bd80      	pop	{r7, pc}

0800964e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800964e:	b480      	push	{r7}
 8009650:	b085      	sub	sp, #20
 8009652:	af00      	add	r7, sp, #0
 8009654:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800965c:	b2db      	uxtb	r3, r3
 800965e:	2b21      	cmp	r3, #33	; 0x21
 8009660:	d13e      	bne.n	80096e0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	689b      	ldr	r3, [r3, #8]
 8009666:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800966a:	d114      	bne.n	8009696 <UART_Transmit_IT+0x48>
 800966c:	687b      	ldr	r3, [r7, #4]
 800966e:	691b      	ldr	r3, [r3, #16]
 8009670:	2b00      	cmp	r3, #0
 8009672:	d110      	bne.n	8009696 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	6a1b      	ldr	r3, [r3, #32]
 8009678:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	881b      	ldrh	r3, [r3, #0]
 800967e:	461a      	mov	r2, r3
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8009688:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	6a1b      	ldr	r3, [r3, #32]
 800968e:	1c9a      	adds	r2, r3, #2
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	621a      	str	r2, [r3, #32]
 8009694:	e008      	b.n	80096a8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	6a1b      	ldr	r3, [r3, #32]
 800969a:	1c59      	adds	r1, r3, #1
 800969c:	687a      	ldr	r2, [r7, #4]
 800969e:	6211      	str	r1, [r2, #32]
 80096a0:	781a      	ldrb	r2, [r3, #0]
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80096ac:	b29b      	uxth	r3, r3
 80096ae:	3b01      	subs	r3, #1
 80096b0:	b29b      	uxth	r3, r3
 80096b2:	687a      	ldr	r2, [r7, #4]
 80096b4:	4619      	mov	r1, r3
 80096b6:	84d1      	strh	r1, [r2, #38]	; 0x26
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d10f      	bne.n	80096dc <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	68da      	ldr	r2, [r3, #12]
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80096ca:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80096cc:	687b      	ldr	r3, [r7, #4]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	68da      	ldr	r2, [r3, #12]
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80096da:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80096dc:	2300      	movs	r3, #0
 80096de:	e000      	b.n	80096e2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80096e0:	2302      	movs	r3, #2
  }
}
 80096e2:	4618      	mov	r0, r3
 80096e4:	3714      	adds	r7, #20
 80096e6:	46bd      	mov	sp, r7
 80096e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ec:	4770      	bx	lr

080096ee <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80096ee:	b580      	push	{r7, lr}
 80096f0:	b082      	sub	sp, #8
 80096f2:	af00      	add	r7, sp, #0
 80096f4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	681b      	ldr	r3, [r3, #0]
 80096fa:	68da      	ldr	r2, [r3, #12]
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009704:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2220      	movs	r2, #32
 800970a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800970e:	6878      	ldr	r0, [r7, #4]
 8009710:	f7ff fdbc 	bl	800928c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8009714:	2300      	movs	r3, #0
}
 8009716:	4618      	mov	r0, r3
 8009718:	3708      	adds	r7, #8
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}

0800971e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800971e:	b580      	push	{r7, lr}
 8009720:	b084      	sub	sp, #16
 8009722:	af00      	add	r7, sp, #0
 8009724:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800972c:	b2db      	uxtb	r3, r3
 800972e:	2b22      	cmp	r3, #34	; 0x22
 8009730:	f040 8087 	bne.w	8009842 <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	689b      	ldr	r3, [r3, #8]
 8009738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800973c:	d117      	bne.n	800976e <UART_Receive_IT+0x50>
 800973e:	687b      	ldr	r3, [r7, #4]
 8009740:	691b      	ldr	r3, [r3, #16]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d113      	bne.n	800976e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8009746:	2300      	movs	r3, #0
 8009748:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800974e:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	685b      	ldr	r3, [r3, #4]
 8009756:	b29b      	uxth	r3, r3
 8009758:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800975c:	b29a      	uxth	r2, r3
 800975e:	68bb      	ldr	r3, [r7, #8]
 8009760:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009766:	1c9a      	adds	r2, r3, #2
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	629a      	str	r2, [r3, #40]	; 0x28
 800976c:	e026      	b.n	80097bc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009772:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 8009774:	2300      	movs	r3, #0
 8009776:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	689b      	ldr	r3, [r3, #8]
 800977c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009780:	d007      	beq.n	8009792 <UART_Receive_IT+0x74>
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	689b      	ldr	r3, [r3, #8]
 8009786:	2b00      	cmp	r3, #0
 8009788:	d10a      	bne.n	80097a0 <UART_Receive_IT+0x82>
 800978a:	687b      	ldr	r3, [r7, #4]
 800978c:	691b      	ldr	r3, [r3, #16]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d106      	bne.n	80097a0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	685b      	ldr	r3, [r3, #4]
 8009798:	b2da      	uxtb	r2, r3
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	701a      	strb	r2, [r3, #0]
 800979e:	e008      	b.n	80097b2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	681b      	ldr	r3, [r3, #0]
 80097a4:	685b      	ldr	r3, [r3, #4]
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80097ac:	b2da      	uxtb	r2, r3
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80097b6:	1c5a      	adds	r2, r3, #1
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80097c0:	b29b      	uxth	r3, r3
 80097c2:	3b01      	subs	r3, #1
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	687a      	ldr	r2, [r7, #4]
 80097c8:	4619      	mov	r1, r3
 80097ca:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d136      	bne.n	800983e <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80097d0:	687b      	ldr	r3, [r7, #4]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	68da      	ldr	r2, [r3, #12]
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	681b      	ldr	r3, [r3, #0]
 80097da:	f022 0220 	bic.w	r2, r2, #32
 80097de:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80097e0:	687b      	ldr	r3, [r7, #4]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	68da      	ldr	r2, [r3, #12]
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	681b      	ldr	r3, [r3, #0]
 80097ea:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80097ee:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	695a      	ldr	r2, [r3, #20]
 80097f6:	687b      	ldr	r3, [r7, #4]
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f022 0201 	bic.w	r2, r2, #1
 80097fe:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2220      	movs	r2, #32
 8009804:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800980c:	2b01      	cmp	r3, #1
 800980e:	d10e      	bne.n	800982e <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	68da      	ldr	r2, [r3, #12]
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	f022 0210 	bic.w	r2, r2, #16
 800981e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8009824:	4619      	mov	r1, r3
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f7ff fd62 	bl	80092f0 <HAL_UARTEx_RxEventCallback>
 800982c:	e002      	b.n	8009834 <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800982e:	6878      	ldr	r0, [r7, #4]
 8009830:	f7ff fd40 	bl	80092b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009834:	687b      	ldr	r3, [r7, #4]
 8009836:	2200      	movs	r2, #0
 8009838:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800983a:	2300      	movs	r3, #0
 800983c:	e002      	b.n	8009844 <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800983e:	2300      	movs	r3, #0
 8009840:	e000      	b.n	8009844 <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 8009842:	2302      	movs	r3, #2
  }
}
 8009844:	4618      	mov	r0, r3
 8009846:	3710      	adds	r7, #16
 8009848:	46bd      	mov	sp, r7
 800984a:	bd80      	pop	{r7, pc}

0800984c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800984c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009850:	b09f      	sub	sp, #124	; 0x7c
 8009852:	af00      	add	r7, sp, #0
 8009854:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009856:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	691b      	ldr	r3, [r3, #16]
 800985c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009860:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009862:	68d9      	ldr	r1, [r3, #12]
 8009864:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009866:	681a      	ldr	r2, [r3, #0]
 8009868:	ea40 0301 	orr.w	r3, r0, r1
 800986c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800986e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009870:	689a      	ldr	r2, [r3, #8]
 8009872:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009874:	691b      	ldr	r3, [r3, #16]
 8009876:	431a      	orrs	r2, r3
 8009878:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800987a:	695b      	ldr	r3, [r3, #20]
 800987c:	431a      	orrs	r2, r3
 800987e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009880:	69db      	ldr	r3, [r3, #28]
 8009882:	4313      	orrs	r3, r2
 8009884:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8009886:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	68db      	ldr	r3, [r3, #12]
 800988c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009890:	f021 010c 	bic.w	r1, r1, #12
 8009894:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009896:	681a      	ldr	r2, [r3, #0]
 8009898:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800989a:	430b      	orrs	r3, r1
 800989c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800989e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	695b      	ldr	r3, [r3, #20]
 80098a4:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80098a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098aa:	6999      	ldr	r1, [r3, #24]
 80098ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098ae:	681a      	ldr	r2, [r3, #0]
 80098b0:	ea40 0301 	orr.w	r3, r0, r1
 80098b4:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80098b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098b8:	681a      	ldr	r2, [r3, #0]
 80098ba:	4bc5      	ldr	r3, [pc, #788]	; (8009bd0 <UART_SetConfig+0x384>)
 80098bc:	429a      	cmp	r2, r3
 80098be:	d004      	beq.n	80098ca <UART_SetConfig+0x7e>
 80098c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098c2:	681a      	ldr	r2, [r3, #0]
 80098c4:	4bc3      	ldr	r3, [pc, #780]	; (8009bd4 <UART_SetConfig+0x388>)
 80098c6:	429a      	cmp	r2, r3
 80098c8:	d103      	bne.n	80098d2 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80098ca:	f7fe f8eb 	bl	8007aa4 <HAL_RCC_GetPCLK2Freq>
 80098ce:	6778      	str	r0, [r7, #116]	; 0x74
 80098d0:	e002      	b.n	80098d8 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80098d2:	f7fe f8d3 	bl	8007a7c <HAL_RCC_GetPCLK1Freq>
 80098d6:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80098d8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80098da:	69db      	ldr	r3, [r3, #28]
 80098dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80098e0:	f040 80b6 	bne.w	8009a50 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80098e4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80098e6:	461c      	mov	r4, r3
 80098e8:	f04f 0500 	mov.w	r5, #0
 80098ec:	4622      	mov	r2, r4
 80098ee:	462b      	mov	r3, r5
 80098f0:	1891      	adds	r1, r2, r2
 80098f2:	6439      	str	r1, [r7, #64]	; 0x40
 80098f4:	415b      	adcs	r3, r3
 80098f6:	647b      	str	r3, [r7, #68]	; 0x44
 80098f8:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80098fc:	1912      	adds	r2, r2, r4
 80098fe:	eb45 0303 	adc.w	r3, r5, r3
 8009902:	f04f 0000 	mov.w	r0, #0
 8009906:	f04f 0100 	mov.w	r1, #0
 800990a:	00d9      	lsls	r1, r3, #3
 800990c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009910:	00d0      	lsls	r0, r2, #3
 8009912:	4602      	mov	r2, r0
 8009914:	460b      	mov	r3, r1
 8009916:	1911      	adds	r1, r2, r4
 8009918:	6639      	str	r1, [r7, #96]	; 0x60
 800991a:	416b      	adcs	r3, r5
 800991c:	667b      	str	r3, [r7, #100]	; 0x64
 800991e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009920:	685b      	ldr	r3, [r3, #4]
 8009922:	461a      	mov	r2, r3
 8009924:	f04f 0300 	mov.w	r3, #0
 8009928:	1891      	adds	r1, r2, r2
 800992a:	63b9      	str	r1, [r7, #56]	; 0x38
 800992c:	415b      	adcs	r3, r3
 800992e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009930:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009934:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8009938:	f7f7 fa38 	bl	8000dac <__aeabi_uldivmod>
 800993c:	4602      	mov	r2, r0
 800993e:	460b      	mov	r3, r1
 8009940:	4ba5      	ldr	r3, [pc, #660]	; (8009bd8 <UART_SetConfig+0x38c>)
 8009942:	fba3 2302 	umull	r2, r3, r3, r2
 8009946:	095b      	lsrs	r3, r3, #5
 8009948:	011e      	lsls	r6, r3, #4
 800994a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800994c:	461c      	mov	r4, r3
 800994e:	f04f 0500 	mov.w	r5, #0
 8009952:	4622      	mov	r2, r4
 8009954:	462b      	mov	r3, r5
 8009956:	1891      	adds	r1, r2, r2
 8009958:	6339      	str	r1, [r7, #48]	; 0x30
 800995a:	415b      	adcs	r3, r3
 800995c:	637b      	str	r3, [r7, #52]	; 0x34
 800995e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8009962:	1912      	adds	r2, r2, r4
 8009964:	eb45 0303 	adc.w	r3, r5, r3
 8009968:	f04f 0000 	mov.w	r0, #0
 800996c:	f04f 0100 	mov.w	r1, #0
 8009970:	00d9      	lsls	r1, r3, #3
 8009972:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009976:	00d0      	lsls	r0, r2, #3
 8009978:	4602      	mov	r2, r0
 800997a:	460b      	mov	r3, r1
 800997c:	1911      	adds	r1, r2, r4
 800997e:	65b9      	str	r1, [r7, #88]	; 0x58
 8009980:	416b      	adcs	r3, r5
 8009982:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009984:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009986:	685b      	ldr	r3, [r3, #4]
 8009988:	461a      	mov	r2, r3
 800998a:	f04f 0300 	mov.w	r3, #0
 800998e:	1891      	adds	r1, r2, r2
 8009990:	62b9      	str	r1, [r7, #40]	; 0x28
 8009992:	415b      	adcs	r3, r3
 8009994:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009996:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800999a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800999e:	f7f7 fa05 	bl	8000dac <__aeabi_uldivmod>
 80099a2:	4602      	mov	r2, r0
 80099a4:	460b      	mov	r3, r1
 80099a6:	4b8c      	ldr	r3, [pc, #560]	; (8009bd8 <UART_SetConfig+0x38c>)
 80099a8:	fba3 1302 	umull	r1, r3, r3, r2
 80099ac:	095b      	lsrs	r3, r3, #5
 80099ae:	2164      	movs	r1, #100	; 0x64
 80099b0:	fb01 f303 	mul.w	r3, r1, r3
 80099b4:	1ad3      	subs	r3, r2, r3
 80099b6:	00db      	lsls	r3, r3, #3
 80099b8:	3332      	adds	r3, #50	; 0x32
 80099ba:	4a87      	ldr	r2, [pc, #540]	; (8009bd8 <UART_SetConfig+0x38c>)
 80099bc:	fba2 2303 	umull	r2, r3, r2, r3
 80099c0:	095b      	lsrs	r3, r3, #5
 80099c2:	005b      	lsls	r3, r3, #1
 80099c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80099c8:	441e      	add	r6, r3
 80099ca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80099cc:	4618      	mov	r0, r3
 80099ce:	f04f 0100 	mov.w	r1, #0
 80099d2:	4602      	mov	r2, r0
 80099d4:	460b      	mov	r3, r1
 80099d6:	1894      	adds	r4, r2, r2
 80099d8:	623c      	str	r4, [r7, #32]
 80099da:	415b      	adcs	r3, r3
 80099dc:	627b      	str	r3, [r7, #36]	; 0x24
 80099de:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80099e2:	1812      	adds	r2, r2, r0
 80099e4:	eb41 0303 	adc.w	r3, r1, r3
 80099e8:	f04f 0400 	mov.w	r4, #0
 80099ec:	f04f 0500 	mov.w	r5, #0
 80099f0:	00dd      	lsls	r5, r3, #3
 80099f2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80099f6:	00d4      	lsls	r4, r2, #3
 80099f8:	4622      	mov	r2, r4
 80099fa:	462b      	mov	r3, r5
 80099fc:	1814      	adds	r4, r2, r0
 80099fe:	653c      	str	r4, [r7, #80]	; 0x50
 8009a00:	414b      	adcs	r3, r1
 8009a02:	657b      	str	r3, [r7, #84]	; 0x54
 8009a04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a06:	685b      	ldr	r3, [r3, #4]
 8009a08:	461a      	mov	r2, r3
 8009a0a:	f04f 0300 	mov.w	r3, #0
 8009a0e:	1891      	adds	r1, r2, r2
 8009a10:	61b9      	str	r1, [r7, #24]
 8009a12:	415b      	adcs	r3, r3
 8009a14:	61fb      	str	r3, [r7, #28]
 8009a16:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009a1a:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8009a1e:	f7f7 f9c5 	bl	8000dac <__aeabi_uldivmod>
 8009a22:	4602      	mov	r2, r0
 8009a24:	460b      	mov	r3, r1
 8009a26:	4b6c      	ldr	r3, [pc, #432]	; (8009bd8 <UART_SetConfig+0x38c>)
 8009a28:	fba3 1302 	umull	r1, r3, r3, r2
 8009a2c:	095b      	lsrs	r3, r3, #5
 8009a2e:	2164      	movs	r1, #100	; 0x64
 8009a30:	fb01 f303 	mul.w	r3, r1, r3
 8009a34:	1ad3      	subs	r3, r2, r3
 8009a36:	00db      	lsls	r3, r3, #3
 8009a38:	3332      	adds	r3, #50	; 0x32
 8009a3a:	4a67      	ldr	r2, [pc, #412]	; (8009bd8 <UART_SetConfig+0x38c>)
 8009a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8009a40:	095b      	lsrs	r3, r3, #5
 8009a42:	f003 0207 	and.w	r2, r3, #7
 8009a46:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	4432      	add	r2, r6
 8009a4c:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8009a4e:	e0b9      	b.n	8009bc4 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009a50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009a52:	461c      	mov	r4, r3
 8009a54:	f04f 0500 	mov.w	r5, #0
 8009a58:	4622      	mov	r2, r4
 8009a5a:	462b      	mov	r3, r5
 8009a5c:	1891      	adds	r1, r2, r2
 8009a5e:	6139      	str	r1, [r7, #16]
 8009a60:	415b      	adcs	r3, r3
 8009a62:	617b      	str	r3, [r7, #20]
 8009a64:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8009a68:	1912      	adds	r2, r2, r4
 8009a6a:	eb45 0303 	adc.w	r3, r5, r3
 8009a6e:	f04f 0000 	mov.w	r0, #0
 8009a72:	f04f 0100 	mov.w	r1, #0
 8009a76:	00d9      	lsls	r1, r3, #3
 8009a78:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009a7c:	00d0      	lsls	r0, r2, #3
 8009a7e:	4602      	mov	r2, r0
 8009a80:	460b      	mov	r3, r1
 8009a82:	eb12 0804 	adds.w	r8, r2, r4
 8009a86:	eb43 0905 	adc.w	r9, r3, r5
 8009a8a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009a8c:	685b      	ldr	r3, [r3, #4]
 8009a8e:	4618      	mov	r0, r3
 8009a90:	f04f 0100 	mov.w	r1, #0
 8009a94:	f04f 0200 	mov.w	r2, #0
 8009a98:	f04f 0300 	mov.w	r3, #0
 8009a9c:	008b      	lsls	r3, r1, #2
 8009a9e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009aa2:	0082      	lsls	r2, r0, #2
 8009aa4:	4640      	mov	r0, r8
 8009aa6:	4649      	mov	r1, r9
 8009aa8:	f7f7 f980 	bl	8000dac <__aeabi_uldivmod>
 8009aac:	4602      	mov	r2, r0
 8009aae:	460b      	mov	r3, r1
 8009ab0:	4b49      	ldr	r3, [pc, #292]	; (8009bd8 <UART_SetConfig+0x38c>)
 8009ab2:	fba3 2302 	umull	r2, r3, r3, r2
 8009ab6:	095b      	lsrs	r3, r3, #5
 8009ab8:	011e      	lsls	r6, r3, #4
 8009aba:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009abc:	4618      	mov	r0, r3
 8009abe:	f04f 0100 	mov.w	r1, #0
 8009ac2:	4602      	mov	r2, r0
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	1894      	adds	r4, r2, r2
 8009ac8:	60bc      	str	r4, [r7, #8]
 8009aca:	415b      	adcs	r3, r3
 8009acc:	60fb      	str	r3, [r7, #12]
 8009ace:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009ad2:	1812      	adds	r2, r2, r0
 8009ad4:	eb41 0303 	adc.w	r3, r1, r3
 8009ad8:	f04f 0400 	mov.w	r4, #0
 8009adc:	f04f 0500 	mov.w	r5, #0
 8009ae0:	00dd      	lsls	r5, r3, #3
 8009ae2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009ae6:	00d4      	lsls	r4, r2, #3
 8009ae8:	4622      	mov	r2, r4
 8009aea:	462b      	mov	r3, r5
 8009aec:	1814      	adds	r4, r2, r0
 8009aee:	64bc      	str	r4, [r7, #72]	; 0x48
 8009af0:	414b      	adcs	r3, r1
 8009af2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009af4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009af6:	685b      	ldr	r3, [r3, #4]
 8009af8:	4618      	mov	r0, r3
 8009afa:	f04f 0100 	mov.w	r1, #0
 8009afe:	f04f 0200 	mov.w	r2, #0
 8009b02:	f04f 0300 	mov.w	r3, #0
 8009b06:	008b      	lsls	r3, r1, #2
 8009b08:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009b0c:	0082      	lsls	r2, r0, #2
 8009b0e:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8009b12:	f7f7 f94b 	bl	8000dac <__aeabi_uldivmod>
 8009b16:	4602      	mov	r2, r0
 8009b18:	460b      	mov	r3, r1
 8009b1a:	4b2f      	ldr	r3, [pc, #188]	; (8009bd8 <UART_SetConfig+0x38c>)
 8009b1c:	fba3 1302 	umull	r1, r3, r3, r2
 8009b20:	095b      	lsrs	r3, r3, #5
 8009b22:	2164      	movs	r1, #100	; 0x64
 8009b24:	fb01 f303 	mul.w	r3, r1, r3
 8009b28:	1ad3      	subs	r3, r2, r3
 8009b2a:	011b      	lsls	r3, r3, #4
 8009b2c:	3332      	adds	r3, #50	; 0x32
 8009b2e:	4a2a      	ldr	r2, [pc, #168]	; (8009bd8 <UART_SetConfig+0x38c>)
 8009b30:	fba2 2303 	umull	r2, r3, r2, r3
 8009b34:	095b      	lsrs	r3, r3, #5
 8009b36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009b3a:	441e      	add	r6, r3
 8009b3c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8009b3e:	4618      	mov	r0, r3
 8009b40:	f04f 0100 	mov.w	r1, #0
 8009b44:	4602      	mov	r2, r0
 8009b46:	460b      	mov	r3, r1
 8009b48:	1894      	adds	r4, r2, r2
 8009b4a:	603c      	str	r4, [r7, #0]
 8009b4c:	415b      	adcs	r3, r3
 8009b4e:	607b      	str	r3, [r7, #4]
 8009b50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009b54:	1812      	adds	r2, r2, r0
 8009b56:	eb41 0303 	adc.w	r3, r1, r3
 8009b5a:	f04f 0400 	mov.w	r4, #0
 8009b5e:	f04f 0500 	mov.w	r5, #0
 8009b62:	00dd      	lsls	r5, r3, #3
 8009b64:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8009b68:	00d4      	lsls	r4, r2, #3
 8009b6a:	4622      	mov	r2, r4
 8009b6c:	462b      	mov	r3, r5
 8009b6e:	eb12 0a00 	adds.w	sl, r2, r0
 8009b72:	eb43 0b01 	adc.w	fp, r3, r1
 8009b76:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009b78:	685b      	ldr	r3, [r3, #4]
 8009b7a:	4618      	mov	r0, r3
 8009b7c:	f04f 0100 	mov.w	r1, #0
 8009b80:	f04f 0200 	mov.w	r2, #0
 8009b84:	f04f 0300 	mov.w	r3, #0
 8009b88:	008b      	lsls	r3, r1, #2
 8009b8a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8009b8e:	0082      	lsls	r2, r0, #2
 8009b90:	4650      	mov	r0, sl
 8009b92:	4659      	mov	r1, fp
 8009b94:	f7f7 f90a 	bl	8000dac <__aeabi_uldivmod>
 8009b98:	4602      	mov	r2, r0
 8009b9a:	460b      	mov	r3, r1
 8009b9c:	4b0e      	ldr	r3, [pc, #56]	; (8009bd8 <UART_SetConfig+0x38c>)
 8009b9e:	fba3 1302 	umull	r1, r3, r3, r2
 8009ba2:	095b      	lsrs	r3, r3, #5
 8009ba4:	2164      	movs	r1, #100	; 0x64
 8009ba6:	fb01 f303 	mul.w	r3, r1, r3
 8009baa:	1ad3      	subs	r3, r2, r3
 8009bac:	011b      	lsls	r3, r3, #4
 8009bae:	3332      	adds	r3, #50	; 0x32
 8009bb0:	4a09      	ldr	r2, [pc, #36]	; (8009bd8 <UART_SetConfig+0x38c>)
 8009bb2:	fba2 2303 	umull	r2, r3, r2, r3
 8009bb6:	095b      	lsrs	r3, r3, #5
 8009bb8:	f003 020f 	and.w	r2, r3, #15
 8009bbc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4432      	add	r2, r6
 8009bc2:	609a      	str	r2, [r3, #8]
}
 8009bc4:	bf00      	nop
 8009bc6:	377c      	adds	r7, #124	; 0x7c
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bce:	bf00      	nop
 8009bd0:	40011000 	.word	0x40011000
 8009bd4:	40011400 	.word	0x40011400
 8009bd8:	51eb851f 	.word	0x51eb851f

08009bdc <calloc>:
 8009bdc:	4b02      	ldr	r3, [pc, #8]	; (8009be8 <calloc+0xc>)
 8009bde:	460a      	mov	r2, r1
 8009be0:	4601      	mov	r1, r0
 8009be2:	6818      	ldr	r0, [r3, #0]
 8009be4:	f000 b842 	b.w	8009c6c <_calloc_r>
 8009be8:	20000024 	.word	0x20000024

08009bec <__errno>:
 8009bec:	4b01      	ldr	r3, [pc, #4]	; (8009bf4 <__errno+0x8>)
 8009bee:	6818      	ldr	r0, [r3, #0]
 8009bf0:	4770      	bx	lr
 8009bf2:	bf00      	nop
 8009bf4:	20000024 	.word	0x20000024

08009bf8 <__libc_init_array>:
 8009bf8:	b570      	push	{r4, r5, r6, lr}
 8009bfa:	4d0d      	ldr	r5, [pc, #52]	; (8009c30 <__libc_init_array+0x38>)
 8009bfc:	4c0d      	ldr	r4, [pc, #52]	; (8009c34 <__libc_init_array+0x3c>)
 8009bfe:	1b64      	subs	r4, r4, r5
 8009c00:	10a4      	asrs	r4, r4, #2
 8009c02:	2600      	movs	r6, #0
 8009c04:	42a6      	cmp	r6, r4
 8009c06:	d109      	bne.n	8009c1c <__libc_init_array+0x24>
 8009c08:	4d0b      	ldr	r5, [pc, #44]	; (8009c38 <__libc_init_array+0x40>)
 8009c0a:	4c0c      	ldr	r4, [pc, #48]	; (8009c3c <__libc_init_array+0x44>)
 8009c0c:	f000 f99e 	bl	8009f4c <_init>
 8009c10:	1b64      	subs	r4, r4, r5
 8009c12:	10a4      	asrs	r4, r4, #2
 8009c14:	2600      	movs	r6, #0
 8009c16:	42a6      	cmp	r6, r4
 8009c18:	d105      	bne.n	8009c26 <__libc_init_array+0x2e>
 8009c1a:	bd70      	pop	{r4, r5, r6, pc}
 8009c1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c20:	4798      	blx	r3
 8009c22:	3601      	adds	r6, #1
 8009c24:	e7ee      	b.n	8009c04 <__libc_init_array+0xc>
 8009c26:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c2a:	4798      	blx	r3
 8009c2c:	3601      	adds	r6, #1
 8009c2e:	e7f2      	b.n	8009c16 <__libc_init_array+0x1e>
 8009c30:	08009fa4 	.word	0x08009fa4
 8009c34:	08009fa4 	.word	0x08009fa4
 8009c38:	08009fa4 	.word	0x08009fa4
 8009c3c:	08009fa8 	.word	0x08009fa8

08009c40 <memcpy>:
 8009c40:	440a      	add	r2, r1
 8009c42:	4291      	cmp	r1, r2
 8009c44:	f100 33ff 	add.w	r3, r0, #4294967295
 8009c48:	d100      	bne.n	8009c4c <memcpy+0xc>
 8009c4a:	4770      	bx	lr
 8009c4c:	b510      	push	{r4, lr}
 8009c4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009c52:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009c56:	4291      	cmp	r1, r2
 8009c58:	d1f9      	bne.n	8009c4e <memcpy+0xe>
 8009c5a:	bd10      	pop	{r4, pc}

08009c5c <memset>:
 8009c5c:	4402      	add	r2, r0
 8009c5e:	4603      	mov	r3, r0
 8009c60:	4293      	cmp	r3, r2
 8009c62:	d100      	bne.n	8009c66 <memset+0xa>
 8009c64:	4770      	bx	lr
 8009c66:	f803 1b01 	strb.w	r1, [r3], #1
 8009c6a:	e7f9      	b.n	8009c60 <memset+0x4>

08009c6c <_calloc_r>:
 8009c6c:	b513      	push	{r0, r1, r4, lr}
 8009c6e:	434a      	muls	r2, r1
 8009c70:	4611      	mov	r1, r2
 8009c72:	9201      	str	r2, [sp, #4]
 8009c74:	f000 f80a 	bl	8009c8c <_malloc_r>
 8009c78:	4604      	mov	r4, r0
 8009c7a:	b118      	cbz	r0, 8009c84 <_calloc_r+0x18>
 8009c7c:	9a01      	ldr	r2, [sp, #4]
 8009c7e:	2100      	movs	r1, #0
 8009c80:	f7ff ffec 	bl	8009c5c <memset>
 8009c84:	4620      	mov	r0, r4
 8009c86:	b002      	add	sp, #8
 8009c88:	bd10      	pop	{r4, pc}
	...

08009c8c <_malloc_r>:
 8009c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c8e:	1ccd      	adds	r5, r1, #3
 8009c90:	f025 0503 	bic.w	r5, r5, #3
 8009c94:	3508      	adds	r5, #8
 8009c96:	2d0c      	cmp	r5, #12
 8009c98:	bf38      	it	cc
 8009c9a:	250c      	movcc	r5, #12
 8009c9c:	2d00      	cmp	r5, #0
 8009c9e:	4606      	mov	r6, r0
 8009ca0:	db01      	blt.n	8009ca6 <_malloc_r+0x1a>
 8009ca2:	42a9      	cmp	r1, r5
 8009ca4:	d903      	bls.n	8009cae <_malloc_r+0x22>
 8009ca6:	230c      	movs	r3, #12
 8009ca8:	6033      	str	r3, [r6, #0]
 8009caa:	2000      	movs	r0, #0
 8009cac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009cae:	f000 f857 	bl	8009d60 <__malloc_lock>
 8009cb2:	4921      	ldr	r1, [pc, #132]	; (8009d38 <_malloc_r+0xac>)
 8009cb4:	680a      	ldr	r2, [r1, #0]
 8009cb6:	4614      	mov	r4, r2
 8009cb8:	b99c      	cbnz	r4, 8009ce2 <_malloc_r+0x56>
 8009cba:	4f20      	ldr	r7, [pc, #128]	; (8009d3c <_malloc_r+0xb0>)
 8009cbc:	683b      	ldr	r3, [r7, #0]
 8009cbe:	b923      	cbnz	r3, 8009cca <_malloc_r+0x3e>
 8009cc0:	4621      	mov	r1, r4
 8009cc2:	4630      	mov	r0, r6
 8009cc4:	f000 f83c 	bl	8009d40 <_sbrk_r>
 8009cc8:	6038      	str	r0, [r7, #0]
 8009cca:	4629      	mov	r1, r5
 8009ccc:	4630      	mov	r0, r6
 8009cce:	f000 f837 	bl	8009d40 <_sbrk_r>
 8009cd2:	1c43      	adds	r3, r0, #1
 8009cd4:	d123      	bne.n	8009d1e <_malloc_r+0x92>
 8009cd6:	230c      	movs	r3, #12
 8009cd8:	6033      	str	r3, [r6, #0]
 8009cda:	4630      	mov	r0, r6
 8009cdc:	f000 f846 	bl	8009d6c <__malloc_unlock>
 8009ce0:	e7e3      	b.n	8009caa <_malloc_r+0x1e>
 8009ce2:	6823      	ldr	r3, [r4, #0]
 8009ce4:	1b5b      	subs	r3, r3, r5
 8009ce6:	d417      	bmi.n	8009d18 <_malloc_r+0x8c>
 8009ce8:	2b0b      	cmp	r3, #11
 8009cea:	d903      	bls.n	8009cf4 <_malloc_r+0x68>
 8009cec:	6023      	str	r3, [r4, #0]
 8009cee:	441c      	add	r4, r3
 8009cf0:	6025      	str	r5, [r4, #0]
 8009cf2:	e004      	b.n	8009cfe <_malloc_r+0x72>
 8009cf4:	6863      	ldr	r3, [r4, #4]
 8009cf6:	42a2      	cmp	r2, r4
 8009cf8:	bf0c      	ite	eq
 8009cfa:	600b      	streq	r3, [r1, #0]
 8009cfc:	6053      	strne	r3, [r2, #4]
 8009cfe:	4630      	mov	r0, r6
 8009d00:	f000 f834 	bl	8009d6c <__malloc_unlock>
 8009d04:	f104 000b 	add.w	r0, r4, #11
 8009d08:	1d23      	adds	r3, r4, #4
 8009d0a:	f020 0007 	bic.w	r0, r0, #7
 8009d0e:	1ac2      	subs	r2, r0, r3
 8009d10:	d0cc      	beq.n	8009cac <_malloc_r+0x20>
 8009d12:	1a1b      	subs	r3, r3, r0
 8009d14:	50a3      	str	r3, [r4, r2]
 8009d16:	e7c9      	b.n	8009cac <_malloc_r+0x20>
 8009d18:	4622      	mov	r2, r4
 8009d1a:	6864      	ldr	r4, [r4, #4]
 8009d1c:	e7cc      	b.n	8009cb8 <_malloc_r+0x2c>
 8009d1e:	1cc4      	adds	r4, r0, #3
 8009d20:	f024 0403 	bic.w	r4, r4, #3
 8009d24:	42a0      	cmp	r0, r4
 8009d26:	d0e3      	beq.n	8009cf0 <_malloc_r+0x64>
 8009d28:	1a21      	subs	r1, r4, r0
 8009d2a:	4630      	mov	r0, r6
 8009d2c:	f000 f808 	bl	8009d40 <_sbrk_r>
 8009d30:	3001      	adds	r0, #1
 8009d32:	d1dd      	bne.n	8009cf0 <_malloc_r+0x64>
 8009d34:	e7cf      	b.n	8009cd6 <_malloc_r+0x4a>
 8009d36:	bf00      	nop
 8009d38:	20000450 	.word	0x20000450
 8009d3c:	20000454 	.word	0x20000454

08009d40 <_sbrk_r>:
 8009d40:	b538      	push	{r3, r4, r5, lr}
 8009d42:	4d06      	ldr	r5, [pc, #24]	; (8009d5c <_sbrk_r+0x1c>)
 8009d44:	2300      	movs	r3, #0
 8009d46:	4604      	mov	r4, r0
 8009d48:	4608      	mov	r0, r1
 8009d4a:	602b      	str	r3, [r5, #0]
 8009d4c:	f7fa fb24 	bl	8004398 <_sbrk>
 8009d50:	1c43      	adds	r3, r0, #1
 8009d52:	d102      	bne.n	8009d5a <_sbrk_r+0x1a>
 8009d54:	682b      	ldr	r3, [r5, #0]
 8009d56:	b103      	cbz	r3, 8009d5a <_sbrk_r+0x1a>
 8009d58:	6023      	str	r3, [r4, #0]
 8009d5a:	bd38      	pop	{r3, r4, r5, pc}
 8009d5c:	2000068c 	.word	0x2000068c

08009d60 <__malloc_lock>:
 8009d60:	4801      	ldr	r0, [pc, #4]	; (8009d68 <__malloc_lock+0x8>)
 8009d62:	f000 b809 	b.w	8009d78 <__retarget_lock_acquire_recursive>
 8009d66:	bf00      	nop
 8009d68:	20000694 	.word	0x20000694

08009d6c <__malloc_unlock>:
 8009d6c:	4801      	ldr	r0, [pc, #4]	; (8009d74 <__malloc_unlock+0x8>)
 8009d6e:	f000 b804 	b.w	8009d7a <__retarget_lock_release_recursive>
 8009d72:	bf00      	nop
 8009d74:	20000694 	.word	0x20000694

08009d78 <__retarget_lock_acquire_recursive>:
 8009d78:	4770      	bx	lr

08009d7a <__retarget_lock_release_recursive>:
 8009d7a:	4770      	bx	lr

08009d7c <sqrt>:
 8009d7c:	b538      	push	{r3, r4, r5, lr}
 8009d7e:	ed2d 8b02 	vpush	{d8}
 8009d82:	ec55 4b10 	vmov	r4, r5, d0
 8009d86:	f000 f82d 	bl	8009de4 <__ieee754_sqrt>
 8009d8a:	4b15      	ldr	r3, [pc, #84]	; (8009de0 <sqrt+0x64>)
 8009d8c:	eeb0 8a40 	vmov.f32	s16, s0
 8009d90:	eef0 8a60 	vmov.f32	s17, s1
 8009d94:	f993 3000 	ldrsb.w	r3, [r3]
 8009d98:	3301      	adds	r3, #1
 8009d9a:	d019      	beq.n	8009dd0 <sqrt+0x54>
 8009d9c:	4622      	mov	r2, r4
 8009d9e:	462b      	mov	r3, r5
 8009da0:	4620      	mov	r0, r4
 8009da2:	4629      	mov	r1, r5
 8009da4:	f7f6 fe6e 	bl	8000a84 <__aeabi_dcmpun>
 8009da8:	b990      	cbnz	r0, 8009dd0 <sqrt+0x54>
 8009daa:	2200      	movs	r2, #0
 8009dac:	2300      	movs	r3, #0
 8009dae:	4620      	mov	r0, r4
 8009db0:	4629      	mov	r1, r5
 8009db2:	f7f6 fe3f 	bl	8000a34 <__aeabi_dcmplt>
 8009db6:	b158      	cbz	r0, 8009dd0 <sqrt+0x54>
 8009db8:	f7ff ff18 	bl	8009bec <__errno>
 8009dbc:	2321      	movs	r3, #33	; 0x21
 8009dbe:	6003      	str	r3, [r0, #0]
 8009dc0:	2200      	movs	r2, #0
 8009dc2:	2300      	movs	r3, #0
 8009dc4:	4610      	mov	r0, r2
 8009dc6:	4619      	mov	r1, r3
 8009dc8:	f7f6 fcec 	bl	80007a4 <__aeabi_ddiv>
 8009dcc:	ec41 0b18 	vmov	d8, r0, r1
 8009dd0:	eeb0 0a48 	vmov.f32	s0, s16
 8009dd4:	eef0 0a68 	vmov.f32	s1, s17
 8009dd8:	ecbd 8b02 	vpop	{d8}
 8009ddc:	bd38      	pop	{r3, r4, r5, pc}
 8009dde:	bf00      	nop
 8009de0:	20000088 	.word	0x20000088

08009de4 <__ieee754_sqrt>:
 8009de4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009de8:	ec55 4b10 	vmov	r4, r5, d0
 8009dec:	4e56      	ldr	r6, [pc, #344]	; (8009f48 <__ieee754_sqrt+0x164>)
 8009dee:	43ae      	bics	r6, r5
 8009df0:	ee10 0a10 	vmov	r0, s0
 8009df4:	ee10 3a10 	vmov	r3, s0
 8009df8:	4629      	mov	r1, r5
 8009dfa:	462a      	mov	r2, r5
 8009dfc:	d110      	bne.n	8009e20 <__ieee754_sqrt+0x3c>
 8009dfe:	ee10 2a10 	vmov	r2, s0
 8009e02:	462b      	mov	r3, r5
 8009e04:	f7f6 fba4 	bl	8000550 <__aeabi_dmul>
 8009e08:	4602      	mov	r2, r0
 8009e0a:	460b      	mov	r3, r1
 8009e0c:	4620      	mov	r0, r4
 8009e0e:	4629      	mov	r1, r5
 8009e10:	f7f6 f9e8 	bl	80001e4 <__adddf3>
 8009e14:	4604      	mov	r4, r0
 8009e16:	460d      	mov	r5, r1
 8009e18:	ec45 4b10 	vmov	d0, r4, r5
 8009e1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009e20:	2d00      	cmp	r5, #0
 8009e22:	dc10      	bgt.n	8009e46 <__ieee754_sqrt+0x62>
 8009e24:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009e28:	4330      	orrs	r0, r6
 8009e2a:	d0f5      	beq.n	8009e18 <__ieee754_sqrt+0x34>
 8009e2c:	b15d      	cbz	r5, 8009e46 <__ieee754_sqrt+0x62>
 8009e2e:	ee10 2a10 	vmov	r2, s0
 8009e32:	462b      	mov	r3, r5
 8009e34:	ee10 0a10 	vmov	r0, s0
 8009e38:	f7f6 f9d2 	bl	80001e0 <__aeabi_dsub>
 8009e3c:	4602      	mov	r2, r0
 8009e3e:	460b      	mov	r3, r1
 8009e40:	f7f6 fcb0 	bl	80007a4 <__aeabi_ddiv>
 8009e44:	e7e6      	b.n	8009e14 <__ieee754_sqrt+0x30>
 8009e46:	1509      	asrs	r1, r1, #20
 8009e48:	d076      	beq.n	8009f38 <__ieee754_sqrt+0x154>
 8009e4a:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8009e4e:	07ce      	lsls	r6, r1, #31
 8009e50:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8009e54:	bf5e      	ittt	pl
 8009e56:	0fda      	lsrpl	r2, r3, #31
 8009e58:	005b      	lslpl	r3, r3, #1
 8009e5a:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8009e5e:	0fda      	lsrs	r2, r3, #31
 8009e60:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8009e64:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8009e68:	2000      	movs	r0, #0
 8009e6a:	106d      	asrs	r5, r5, #1
 8009e6c:	005b      	lsls	r3, r3, #1
 8009e6e:	f04f 0e16 	mov.w	lr, #22
 8009e72:	4684      	mov	ip, r0
 8009e74:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009e78:	eb0c 0401 	add.w	r4, ip, r1
 8009e7c:	4294      	cmp	r4, r2
 8009e7e:	bfde      	ittt	le
 8009e80:	1b12      	suble	r2, r2, r4
 8009e82:	eb04 0c01 	addle.w	ip, r4, r1
 8009e86:	1840      	addle	r0, r0, r1
 8009e88:	0052      	lsls	r2, r2, #1
 8009e8a:	f1be 0e01 	subs.w	lr, lr, #1
 8009e8e:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8009e92:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009e96:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009e9a:	d1ed      	bne.n	8009e78 <__ieee754_sqrt+0x94>
 8009e9c:	4671      	mov	r1, lr
 8009e9e:	2720      	movs	r7, #32
 8009ea0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8009ea4:	4562      	cmp	r2, ip
 8009ea6:	eb04 060e 	add.w	r6, r4, lr
 8009eaa:	dc02      	bgt.n	8009eb2 <__ieee754_sqrt+0xce>
 8009eac:	d113      	bne.n	8009ed6 <__ieee754_sqrt+0xf2>
 8009eae:	429e      	cmp	r6, r3
 8009eb0:	d811      	bhi.n	8009ed6 <__ieee754_sqrt+0xf2>
 8009eb2:	2e00      	cmp	r6, #0
 8009eb4:	eb06 0e04 	add.w	lr, r6, r4
 8009eb8:	da43      	bge.n	8009f42 <__ieee754_sqrt+0x15e>
 8009eba:	f1be 0f00 	cmp.w	lr, #0
 8009ebe:	db40      	blt.n	8009f42 <__ieee754_sqrt+0x15e>
 8009ec0:	f10c 0801 	add.w	r8, ip, #1
 8009ec4:	eba2 020c 	sub.w	r2, r2, ip
 8009ec8:	429e      	cmp	r6, r3
 8009eca:	bf88      	it	hi
 8009ecc:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8009ed0:	1b9b      	subs	r3, r3, r6
 8009ed2:	4421      	add	r1, r4
 8009ed4:	46c4      	mov	ip, r8
 8009ed6:	0052      	lsls	r2, r2, #1
 8009ed8:	3f01      	subs	r7, #1
 8009eda:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8009ede:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009ee2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009ee6:	d1dd      	bne.n	8009ea4 <__ieee754_sqrt+0xc0>
 8009ee8:	4313      	orrs	r3, r2
 8009eea:	d006      	beq.n	8009efa <__ieee754_sqrt+0x116>
 8009eec:	1c4c      	adds	r4, r1, #1
 8009eee:	bf13      	iteet	ne
 8009ef0:	3101      	addne	r1, #1
 8009ef2:	3001      	addeq	r0, #1
 8009ef4:	4639      	moveq	r1, r7
 8009ef6:	f021 0101 	bicne.w	r1, r1, #1
 8009efa:	1043      	asrs	r3, r0, #1
 8009efc:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8009f00:	0849      	lsrs	r1, r1, #1
 8009f02:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8009f06:	07c2      	lsls	r2, r0, #31
 8009f08:	bf48      	it	mi
 8009f0a:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8009f0e:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8009f12:	460c      	mov	r4, r1
 8009f14:	463d      	mov	r5, r7
 8009f16:	e77f      	b.n	8009e18 <__ieee754_sqrt+0x34>
 8009f18:	0ada      	lsrs	r2, r3, #11
 8009f1a:	3815      	subs	r0, #21
 8009f1c:	055b      	lsls	r3, r3, #21
 8009f1e:	2a00      	cmp	r2, #0
 8009f20:	d0fa      	beq.n	8009f18 <__ieee754_sqrt+0x134>
 8009f22:	02d7      	lsls	r7, r2, #11
 8009f24:	d50a      	bpl.n	8009f3c <__ieee754_sqrt+0x158>
 8009f26:	f1c1 0420 	rsb	r4, r1, #32
 8009f2a:	fa23 f404 	lsr.w	r4, r3, r4
 8009f2e:	1e4d      	subs	r5, r1, #1
 8009f30:	408b      	lsls	r3, r1
 8009f32:	4322      	orrs	r2, r4
 8009f34:	1b41      	subs	r1, r0, r5
 8009f36:	e788      	b.n	8009e4a <__ieee754_sqrt+0x66>
 8009f38:	4608      	mov	r0, r1
 8009f3a:	e7f0      	b.n	8009f1e <__ieee754_sqrt+0x13a>
 8009f3c:	0052      	lsls	r2, r2, #1
 8009f3e:	3101      	adds	r1, #1
 8009f40:	e7ef      	b.n	8009f22 <__ieee754_sqrt+0x13e>
 8009f42:	46e0      	mov	r8, ip
 8009f44:	e7be      	b.n	8009ec4 <__ieee754_sqrt+0xe0>
 8009f46:	bf00      	nop
 8009f48:	7ff00000 	.word	0x7ff00000

08009f4c <_init>:
 8009f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f4e:	bf00      	nop
 8009f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f52:	bc08      	pop	{r3}
 8009f54:	469e      	mov	lr, r3
 8009f56:	4770      	bx	lr

08009f58 <_fini>:
 8009f58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f5a:	bf00      	nop
 8009f5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009f5e:	bc08      	pop	{r3}
 8009f60:	469e      	mov	lr, r3
 8009f62:	4770      	bx	lr
