	component PROBE_256 is
		port (
			source_clk : in  std_logic                      := 'X'; -- clk
			source     : out std_logic_vector(255 downto 0)         -- source
		);
	end component PROBE_256;

