[11/26 11:20:06      0s] 
[11/26 11:20:06      0s] Cadence Innovus(TM) Implementation System.
[11/26 11:20:06      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/26 11:20:06      0s] 
[11/26 11:20:06      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[11/26 11:20:06      0s] Options:	
[11/26 11:20:06      0s] Date:		Tue Nov 26 11:20:06 2024
[11/26 11:20:06      0s] Host:		cad12 (x86_64 w/Linux 4.18.0-425.3.1.el8.x86_64) (12cores*20cpus*12th Gen Intel(R) Core(TM) i7-12700 25600KB)
[11/26 11:20:06      0s] OS:		Red Hat Enterprise Linux release 8.7 (Ootpa)
[11/26 11:20:06      0s] 
[11/26 11:20:06      0s] License:
[11/26 11:20:06      0s] 		[11:20:06.375121] Configured Lic search path (21.01-s002): 5280@172.25.21.210

[11/26 11:20:06      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/26 11:20:06      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/26 11:20:25      6s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[11/26 11:20:27      8s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[11/26 11:20:27      8s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[11/26 11:20:27      8s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/26 11:20:27      8s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/26 11:20:27      8s] @(#)CDS: CPE v21.15-s076
[11/26 11:20:27      8s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/26 11:20:27      8s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/26 11:20:27      8s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/26 11:20:27      8s] @(#)CDS: RCDB 11.15.0
[11/26 11:20:27      8s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/26 11:20:27      8s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/26 11:20:27      8s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_11961_cad12_student_9RPBET.

[11/26 11:20:27      8s] Change the soft stacksize limit to 0.2%RAM (31 mbytes). Set global soft_stack_size_limit to change the value.
[11/26 11:20:29      9s] 
[11/26 11:20:29      9s] **INFO:  MMMC transition support version v31-84 
[11/26 11:20:29      9s] 
[11/26 11:20:29      9s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/26 11:20:29      9s] <CMD> suppressMessage ENCEXT-2799
[11/26 11:20:29      9s] <CMD> getVersion
[11/26 11:20:30      9s] [INFO] Loading PVS 22.20 fill procedures
[11/26 11:20:31      9s] <CMD> win
[11/26 11:25:05     45s] <CMD> save_global Default.globals
[11/26 11:25:06     45s] <CMD> set init_gnd_net VSS
[11/26 11:25:06     45s] <CMD> set init_lef_file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef
[11/26 11:25:06     45s] <CMD> set init_design_settop 0
[11/26 11:25:06     45s] <CMD> set init_verilog controller_netlist.v
[11/26 11:25:06     45s] <CMD> set init_mmmc_file Default.view
[11/26 11:25:06     45s] <CMD> set init_pwr_net VDD
[11/26 11:25:06     45s] <CMD> init_design
[11/26 11:25:06     45s] #% Begin Load MMMC data ... (date=11/26 11:25:06, mem=1025.6M)
[11/26 11:25:06     45s] #% End Load MMMC data ... (date=11/26 11:25:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1026.3M, current mem=1026.3M)
[11/26 11:25:06     45s] 
[11/26 11:25:06     45s] Loading LEF file ../../../install/FOUNDRY/digital/90nm/dig/lef/gsclib090_translated.lef ...
[11/26 11:25:06     45s] **WARN: (IMPLF-105):	The layer 'Oxide' specified in SAMENET spacing
[11/26 11:25:06     45s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/26 11:25:06     45s] **WARN: (IMPLF-105):	The layer 'Poly' specified in SAMENET spacing
[11/26 11:25:06     45s] rule is neither a routing layer nor a cut layer. The rule is ignored.
[11/26 11:25:06     45s] Set DBUPerIGU to M2 pitch 580.
[11/26 11:25:06     45s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/26 11:25:06     45s] Type 'man IMPLF-200' for more detail.
[11/26 11:25:06     45s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[11/26 11:25:06     45s] Loading view definition file from Default.view
[11/26 11:25:06     45s] Reading slow timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/slow.lib' ...
[11/26 11:25:06     45s] Read 479 cells in library 'slow' 
[11/26 11:25:06     45s] Reading Fast timing library '/home/install/FOUNDRY/digital/90nm/dig/lib/fast.lib' ...
[11/26 11:25:07     46s] Read 479 cells in library 'fast' 
[11/26 11:25:07     46s] Ending "PreSetAnalysisView" (total cpu=0:00:00.4, real=0:00:01.0, peak res=1105.8M, current mem=1048.0M)
[11/26 11:25:07     46s] *** End library_loading (cpu=0.01min, real=0.02min, mem=31.0M, fe_cpu=0.77min, fe_real=5.02min, fe_mem=1063.8M) ***
[11/26 11:25:07     46s] #% Begin Load netlist data ... (date=11/26 11:25:07, mem=1048.0M)
[11/26 11:25:07     46s] *** Begin netlist parsing (mem=1063.8M) ***
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XL' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XL' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X1' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/26 11:25:07     46s] Type 'man IMPVL-159' for more detail.
[11/26 11:25:07     46s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/26 11:25:07     46s] To increase the message display limit, refer to the product command reference manual.
[11/26 11:25:07     46s] Created 479 new cells from 2 timing libraries.
[11/26 11:25:07     46s] Reading netlist ...
[11/26 11:25:07     46s] Backslashed names will retain backslash and a trailing blank character.
[11/26 11:25:07     46s] Reading verilog netlist 'controller_netlist.v'
[11/26 11:25:07     46s] **WARN: (IMPVL-346):	Module 'memory' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[11/26 11:25:07     46s] Type 'man IMPVL-346' for more detail.
[11/26 11:25:07     46s] Undeclared bus CA in module memory ... created as [3:0].
[11/26 11:25:07     46s] Undeclared bus datain in module memory ... created as [7:0].
[11/26 11:25:07     46s] Undeclared bus dataout in module memory ... created as [7:0].
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] *** Memory Usage v#1 (Current mem = 1063.812M, initial mem = 483.863M) ***
[11/26 11:25:07     46s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1063.8M) ***
[11/26 11:25:07     46s] #% End Load netlist data ... (date=11/26 11:25:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1062.7M, current mem=1062.7M)
[11/26 11:25:07     46s] Top level cell is controller1.
[11/26 11:25:07     46s] Hooked 958 DB cells to tlib cells.
[11/26 11:25:07     46s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1072.7M, current mem=1072.7M)
[11/26 11:25:07     46s] **WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'memory' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[11/26 11:25:07     46s] Type 'man IMPDB-2504' for more detail.
[11/26 11:25:07     46s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[7]' of cell 'memory' as output for net 'dataout[7]' in module 'controller1'.
[11/26 11:25:07     46s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[6]' of cell 'memory' as output for net 'dataout[6]' in module 'controller1'.
[11/26 11:25:07     46s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[5]' of cell 'memory' as output for net 'dataout[5]' in module 'controller1'.
[11/26 11:25:07     46s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[4]' of cell 'memory' as output for net 'dataout[4]' in module 'controller1'.
[11/26 11:25:07     46s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[3]' of cell 'memory' as output for net 'dataout[3]' in module 'controller1'.
[11/26 11:25:07     46s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[2]' of cell 'memory' as output for net 'dataout[2]' in module 'controller1'.
[11/26 11:25:07     46s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[1]' of cell 'memory' as output for net 'dataout[1]' in module 'controller1'.
[11/26 11:25:07     46s] Cell 'memory' is referenced in the netlist but not defined in netlist, lef or timing library. Using the net connection data to mark the pin 'dataout[0]' of cell 'memory' as output for net 'dataout[0]' in module 'controller1'.
[11/26 11:25:07     46s] 1 empty module found.
[11/26 11:25:07     46s] Starting recursive module instantiation check.
[11/26 11:25:07     46s] No recursion found.
[11/26 11:25:07     46s] Term dir updated for 0 vinsts of 1 cells.
[11/26 11:25:07     46s] Building hierarchical netlist for Cell controller1 ...
[11/26 11:25:07     46s] *** Netlist is unique.
[11/26 11:25:07     46s] Setting Std. cell height to 5220 DBU (smallest netlist inst).
[11/26 11:25:07     46s] ** info: there are 968 modules.
[11/26 11:25:07     46s] ** info: there are 136 stdCell insts.
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] *** Memory Usage v#1 (Current mem = 1119.227M, initial mem = 483.863M) ***
[11/26 11:25:07     46s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/26 11:25:07     46s] Type 'man IMPFP-3961' for more detail.
[11/26 11:25:07     46s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/26 11:25:07     46s] Type 'man IMPFP-3961' for more detail.
[11/26 11:25:07     46s] Horizontal Layer M1 offset = 290 (derived)
[11/26 11:25:07     46s] Vertical Layer M2 offset = 290 (derived)
[11/26 11:25:07     46s] Start create_tracks
[11/26 11:25:07     46s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[11/26 11:25:07     46s] Extraction setup Started 
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] Trim Metal Layers:
[11/26 11:25:07     46s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/26 11:25:07     46s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/26 11:25:07     46s] Type 'man IMPEXT-6202' for more detail.
[11/26 11:25:07     46s] Reading Capacitance Table File ../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl ...
[11/26 11:25:07     46s] Cap table was created using Encounter 05.20-s112_1.
[11/26 11:25:07     46s] Process name: gpdk090_9l.
[11/26 11:25:07     46s] Importing multi-corner RC tables ... 
[11/26 11:25:07     46s] Summary of Active RC-Corners : 
[11/26 11:25:07     46s]  
[11/26 11:25:07     46s]  Analysis View: WC
[11/26 11:25:07     46s]     RC-Corner Name        : RC
[11/26 11:25:07     46s]     RC-Corner Index       : 0
[11/26 11:25:07     46s]     RC-Corner Temperature : 25 Celsius
[11/26 11:25:07     46s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[11/26 11:25:07     46s]     RC-Corner PreRoute Res Factor         : 1
[11/26 11:25:07     46s]     RC-Corner PreRoute Cap Factor         : 1
[11/26 11:25:07     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/26 11:25:07     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/26 11:25:07     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/26 11:25:07     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/26 11:25:07     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/26 11:25:07     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/26 11:25:07     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/26 11:25:07     46s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/26 11:25:07     46s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[11/26 11:25:07     46s]  
[11/26 11:25:07     46s]  Analysis View: BC
[11/26 11:25:07     46s]     RC-Corner Name        : RC
[11/26 11:25:07     46s]     RC-Corner Index       : 0
[11/26 11:25:07     46s]     RC-Corner Temperature : 25 Celsius
[11/26 11:25:07     46s]     RC-Corner Cap Table   : '../../../install/FOUNDRY/digital/90nm/dig/captable/gpdk090.lef.extended.CapTbl'
[11/26 11:25:07     46s]     RC-Corner PreRoute Res Factor         : 1
[11/26 11:25:07     46s]     RC-Corner PreRoute Cap Factor         : 1
[11/26 11:25:07     46s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/26 11:25:07     46s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/26 11:25:07     46s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/26 11:25:07     46s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/26 11:25:07     46s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/26 11:25:07     46s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/26 11:25:07     46s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/26 11:25:07     46s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/26 11:25:07     46s]     RC-Corner Technology file: '../../../install/FOUNDRY/digital/90nm/dig/qrc/gpdk090_9l.tch'
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] Trim Metal Layers:
[11/26 11:25:07     46s] LayerId::1 widthSet size::4
[11/26 11:25:07     46s] LayerId::2 widthSet size::4
[11/26 11:25:07     46s] LayerId::3 widthSet size::4
[11/26 11:25:07     46s] LayerId::4 widthSet size::4
[11/26 11:25:07     46s] LayerId::5 widthSet size::4
[11/26 11:25:07     46s] LayerId::6 widthSet size::4
[11/26 11:25:07     46s] LayerId::7 widthSet size::4
[11/26 11:25:07     46s] LayerId::8 widthSet size::4
[11/26 11:25:07     46s] LayerId::9 widthSet size::3
[11/26 11:25:07     46s] Updating RC grid for preRoute extraction ...
[11/26 11:25:07     46s] eee: pegSigSF::1.070000
[11/26 11:25:07     46s] Initializing multi-corner capacitance tables ... 
[11/26 11:25:07     46s] Initializing multi-corner resistance tables ...
[11/26 11:25:07     46s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:25:07     46s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:25:07     46s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:25:07     46s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:25:07     46s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:25:07     46s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:25:07     46s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:25:07     46s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:25:07     46s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:25:07     46s] {RT RC 0 9 9 {8 0} 1}
[11/26 11:25:07     46s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.700000 newSi=0.000000 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/26 11:25:07     46s] *Info: initialize multi-corner CTS.
[11/26 11:25:07     46s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1341.5M, current mem=1107.3M)
[11/26 11:25:07     46s] Reading timing constraints file 'controller_tool.sdc' ...
[11/26 11:25:07     46s] Current (total cpu=0:00:46.6, real=0:05:01, peak res=1363.5M, current mem=1363.5M)
[11/26 11:25:07     46s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File controller_tool.sdc, Line 9).
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File controller_tool.sdc, Line 10).
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] INFO (CTE): Reading of timing constraints file controller_tool.sdc completed, with 2 WARNING
[11/26 11:25:07     46s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1383.8M, current mem=1383.8M)
[11/26 11:25:07     46s] Current (total cpu=0:00:46.6, real=0:05:01, peak res=1383.8M, current mem=1383.8M)
[11/26 11:25:07     46s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/26 11:25:07     46s] Summary for sequential cells identification: 
[11/26 11:25:07     46s]   Identified SBFF number: 112
[11/26 11:25:07     46s]   Identified MBFF number: 0
[11/26 11:25:07     46s]   Identified SB Latch number: 0
[11/26 11:25:07     46s]   Identified MB Latch number: 0
[11/26 11:25:07     46s]   Not identified SBFF number: 8
[11/26 11:25:07     46s]   Not identified MBFF number: 0
[11/26 11:25:07     46s]   Not identified SB Latch number: 0
[11/26 11:25:07     46s]   Not identified MB Latch number: 0
[11/26 11:25:07     46s]   Number of sequential cells which are not FFs: 32
[11/26 11:25:07     46s] Total number of combinational cells: 317
[11/26 11:25:07     46s] Total number of sequential cells: 152
[11/26 11:25:07     46s] Total number of tristate cells: 10
[11/26 11:25:07     46s] Total number of level shifter cells: 0
[11/26 11:25:07     46s] Total number of power gating cells: 0
[11/26 11:25:07     46s] Total number of isolation cells: 0
[11/26 11:25:07     46s] Total number of power switch cells: 0
[11/26 11:25:07     46s] Total number of pulse generator cells: 0
[11/26 11:25:07     46s] Total number of always on buffers: 0
[11/26 11:25:07     46s] Total number of retention cells: 0
[11/26 11:25:07     46s] List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[11/26 11:25:07     46s] Total number of usable buffers: 16
[11/26 11:25:07     46s] List of unusable buffers:
[11/26 11:25:07     46s] Total number of unusable buffers: 0
[11/26 11:25:07     46s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[11/26 11:25:07     46s] Total number of usable inverters: 19
[11/26 11:25:07     46s] List of unusable inverters:
[11/26 11:25:07     46s] Total number of unusable inverters: 0
[11/26 11:25:07     46s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[11/26 11:25:07     46s] Total number of identified usable delay cells: 8
[11/26 11:25:07     46s] List of identified unusable delay cells:
[11/26 11:25:07     46s] Total number of identified unusable delay cells: 0
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] TimeStamp Deleting Cell Server Begin ...
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] TimeStamp Deleting Cell Server End ...
[11/26 11:25:07     46s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1406.2M, current mem=1406.2M)
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 11:25:07     46s] Summary for sequential cells identification: 
[11/26 11:25:07     46s]   Identified SBFF number: 112
[11/26 11:25:07     46s]   Identified MBFF number: 0
[11/26 11:25:07     46s]   Identified SB Latch number: 0
[11/26 11:25:07     46s]   Identified MB Latch number: 0
[11/26 11:25:07     46s]   Not identified SBFF number: 8
[11/26 11:25:07     46s]   Not identified MBFF number: 0
[11/26 11:25:07     46s]   Not identified SB Latch number: 0
[11/26 11:25:07     46s]   Not identified MB Latch number: 0
[11/26 11:25:07     46s]   Number of sequential cells which are not FFs: 32
[11/26 11:25:07     46s]  Visiting view : WC
[11/26 11:25:07     46s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/26 11:25:07     46s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/26 11:25:07     46s]  Visiting view : BC
[11/26 11:25:07     46s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/26 11:25:07     46s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/26 11:25:07     46s] TLC MultiMap info (StdDelay):
[11/26 11:25:07     46s]   : Min + Fast + 1 + no RcCorner := 11ps
[11/26 11:25:07     46s]   : Min + Fast + 1 + RC := 12.1ps
[11/26 11:25:07     46s]   : Max + slow + 1 + no RcCorner := 33ps
[11/26 11:25:07     46s]   : Max + slow + 1 + RC := 36ps
[11/26 11:25:07     46s]  Setting StdDelay to: 36ps
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] TimeStamp Deleting Cell Server Begin ...
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] TimeStamp Deleting Cell Server End ...
[11/26 11:25:07     46s] 
[11/26 11:25:07     46s] *** Summary of all messages that are not suppressed in this session:
[11/26 11:25:07     46s] Severity  ID               Count  Summary                                  
[11/26 11:25:07     46s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/26 11:25:07     46s] WARNING   IMPLF-105            2  The layer '%s' specified in SAMENET spac...
[11/26 11:25:07     46s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/26 11:25:07     46s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[11/26 11:25:07     46s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[11/26 11:25:07     46s] WARNING   IMPVL-159          958  Pin '%s' of cell '%s' is defined in LEF ...
[11/26 11:25:07     46s] WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
[11/26 11:25:07     46s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[11/26 11:25:07     46s] *** Message Summary: 968 warning(s), 0 error(s)
[11/26 11:25:07     46s] 
[11/26 11:25:12     47s] <CMD> getIoFlowFlag
[11/26 11:25:35     48s] <CMD> setIoFlowFlag 0
[11/26 11:25:35     48s] <CMD> floorPlan -site gsclib090site -r 1 0.7 6 6 6 6
[11/26 11:25:35     48s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/26 11:25:35     48s] Type 'man IMPFP-3961' for more detail.
[11/26 11:25:35     48s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/26 11:25:35     48s] Type 'man IMPFP-3961' for more detail.
[11/26 11:25:35     48s] Horizontal Layer M1 offset = 290 (derived)
[11/26 11:25:35     48s] Vertical Layer M2 offset = 290 (derived)
[11/26 11:25:35     48s] Start create_tracks
[11/26 11:25:35     48s] Generated pitch 0.29 in Metal8 is different from 0.87 defined in technology file in unpreferred direction.
[11/26 11:25:35     48s] <CMD> uiSetTool select
[11/26 11:25:35     48s] <CMD> getIoFlowFlag
[11/26 11:25:35     48s] <CMD> fit
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingLayers {}
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingLayers {}
[11/26 11:26:14     51s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeRingLayers {}
[11/26 11:26:14     51s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 11:26:14     51s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 11:26:27     52s] 
[11/26 11:26:27     52s] viaInitial starts at Tue Nov 26 11:26:27 2024
viaInitial ends at Tue Nov 26 11:26:27 2024
<CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/26 11:26:30     53s] The ring targets are set to core/block ring wires.
[11/26 11:26:30     53s] addRing command will consider rows while creating rings.
[11/26 11:26:30     53s] addRing command will disallow rings to go over rows.
[11/26 11:26:30     53s] addRing command will ignore shorts while creating rings.
[11/26 11:26:30     53s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/26 11:26:30     53s] 
[11/26 11:26:30     53s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1676.1M)
[11/26 11:26:30     53s] Ring generation is complete.
[11/26 11:26:30     53s] vias are now being generated.
[11/26 11:26:30     53s] addRing created 8 wires.
[11/26 11:26:30     53s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/26 11:26:30     53s] +--------+----------------+----------------+
[11/26 11:26:30     53s] |  Layer |     Created    |     Deleted    |
[11/26 11:26:30     53s] +--------+----------------+----------------+
[11/26 11:26:30     53s] | Metal8 |        4       |       NA       |
[11/26 11:26:30     53s] |  Via8  |        8       |        0       |
[11/26 11:26:30     53s] | Metal9 |        4       |       NA       |
[11/26 11:26:30     53s] +--------+----------------+----------------+
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingLayers {}
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingLayers {}
[11/26 11:27:05     55s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingOffset 1.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingThreshold 1.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeRingLayers {}
[11/26 11:27:05     55s] <CMD> set sprCreateIeStripeWidth 10.0
[11/26 11:27:05     55s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/26 11:27:22     57s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/26 11:27:22     57s] addStripe will allow jog to connect padcore ring and block ring.
[11/26 11:27:22     57s] 
[11/26 11:27:22     57s] Stripes will stop at the boundary of the specified area.
[11/26 11:27:22     57s] When breaking rings, the power planner will consider the existence of blocks.
[11/26 11:27:22     57s] Stripes will not extend to closest target.
[11/26 11:27:22     57s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/26 11:27:22     57s] Stripes will not be created over regions without power planning wires.
[11/26 11:27:22     57s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/26 11:27:22     57s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/26 11:27:22     57s] Offset for stripe breaking is set to 0.
[11/26 11:27:22     57s] <CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/26 11:27:22     57s] 
[11/26 11:27:22     57s] Initialize fgc environment(mem: 1679.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1679.5M)
[11/26 11:27:22     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1679.5M)
[11/26 11:27:22     57s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1679.5M)
[11/26 11:27:22     57s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1679.5M)
[11/26 11:27:22     57s] Starting stripe generation ...
[11/26 11:27:22     57s] Non-Default Mode Option Settings :
[11/26 11:27:22     57s]   NONE
[11/26 11:27:22     57s] Stripe generation is complete.
[11/26 11:27:22     57s] vias are now being generated.
[11/26 11:27:22     57s] addStripe created 6 wires.
[11/26 11:27:22     57s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[11/26 11:27:22     57s] +--------+----------------+----------------+
[11/26 11:27:22     57s] |  Layer |     Created    |     Deleted    |
[11/26 11:27:22     57s] +--------+----------------+----------------+
[11/26 11:27:22     57s] |  Via8  |       12       |        0       |
[11/26 11:27:22     57s] | Metal9 |        6       |       NA       |
[11/26 11:27:22     57s] +--------+----------------+----------------+
[11/26 11:27:28     57s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer Metal9 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[11/26 11:27:28     57s] addStripe will allow jog to connect padcore ring and block ring.
[11/26 11:27:28     57s] 
[11/26 11:27:28     57s] Stripes will stop at the boundary of the specified area.
[11/26 11:27:28     57s] When breaking rings, the power planner will consider the existence of blocks.
[11/26 11:27:28     57s] Stripes will not extend to closest target.
[11/26 11:27:28     57s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/26 11:27:28     57s] Stripes will not be created over regions without power planning wires.
[11/26 11:27:28     57s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/26 11:27:28     57s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/26 11:27:28     57s] Offset for stripe breaking is set to 0.
[11/26 11:27:28     57s] <CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 1.8 -spacing 0.5 -number_of_sets 3 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal9 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal9 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
[11/26 11:27:28     57s] 
[11/26 11:27:28     57s] Initialize fgc environment(mem: 1679.5M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1679.5M)
[11/26 11:27:28     57s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1679.5M)
[11/26 11:27:28     57s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1679.5M)
[11/26 11:27:28     57s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1679.5M)
[11/26 11:27:28     57s] Starting stripe generation ...
[11/26 11:27:28     57s] Non-Default Mode Option Settings :
[11/26 11:27:28     57s]   NONE
[11/26 11:27:28     57s] Stripe generation is complete.
[11/26 11:27:28     57s] vias are now being generated.
[11/26 11:27:28     57s] addStripe created 6 wires.
[11/26 11:27:28     57s] ViaGen created 30 vias, deleted 0 via to avoid violation.
[11/26 11:27:28     57s] +--------+----------------+----------------+
[11/26 11:27:28     57s] |  Layer |     Created    |     Deleted    |
[11/26 11:27:28     57s] +--------+----------------+----------------+
[11/26 11:27:28     57s] | Metal8 |        6       |       NA       |
[11/26 11:27:28     57s] |  Via8  |       30       |        0       |
[11/26 11:27:28     57s] +--------+----------------+----------------+
[11/26 11:27:36     58s] <CMD> setLayerPreference node_layer -isVisible 0
[11/26 11:27:49     59s] <CMD> setLayerPreference node_layer -isVisible 1
[11/26 11:28:04     60s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/26 11:28:04     60s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal9(9) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal9(9) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal9(9) }
[11/26 11:28:04     60s] *** Begin SPECIAL ROUTE on Tue Nov 26 11:28:04 2024 ***
[11/26 11:28:04     60s] SPECIAL ROUTE ran on directory: /home/student/Downloads/HOPE_finalMBIST
[11/26 11:28:04     60s] SPECIAL ROUTE ran on machine: cad12 (Linux 4.18.0-425.3.1.el8.x86_64 x86_64 2.10Ghz)
[11/26 11:28:04     60s] 
[11/26 11:28:04     60s] Begin option processing ...
[11/26 11:28:04     60s] srouteConnectPowerBump set to false
[11/26 11:28:04     60s] routeSelectNet set to "VDD VSS"
[11/26 11:28:04     60s] routeSpecial set to true
[11/26 11:28:04     60s] srouteBlockPin set to "useLef"
[11/26 11:28:04     60s] srouteBottomLayerLimit set to 1
[11/26 11:28:04     60s] srouteBottomTargetLayerLimit set to 1
[11/26 11:28:04     60s] srouteConnectConverterPin set to false
[11/26 11:28:04     60s] srouteCrossoverViaBottomLayer set to 1
[11/26 11:28:04     60s] srouteCrossoverViaTopLayer set to 9
[11/26 11:28:04     60s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/26 11:28:04     60s] srouteFollowCorePinEnd set to 3
[11/26 11:28:04     60s] srouteJogControl set to "preferWithChanges differentLayer"
[11/26 11:28:04     60s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/26 11:28:04     60s] sroutePadPinAllPorts set to true
[11/26 11:28:04     60s] sroutePreserveExistingRoutes set to true
[11/26 11:28:04     60s] srouteRoutePowerBarPortOnBothDir set to true
[11/26 11:28:04     60s] srouteStopBlockPin set to "nearestTarget"
[11/26 11:28:04     60s] srouteTopLayerLimit set to 9
[11/26 11:28:04     60s] srouteTopTargetLayerLimit set to 9
[11/26 11:28:04     60s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3184.00 megs.
[11/26 11:28:04     60s] 
[11/26 11:28:04     60s] Reading DB technology information...
[11/26 11:28:04     60s] Finished reading DB technology information.
[11/26 11:28:04     60s] Reading floorplan and netlist information...
[11/26 11:28:04     60s] Finished reading floorplan and netlist information.
[11/26 11:28:04     60s] Read in 19 layers, 9 routing layers, 1 overlap layer
[11/26 11:28:04     60s] Read in 2 nondefault rules, 0 used
[11/26 11:28:04     60s] Read in 487 macros, 43 used
[11/26 11:28:04     60s] Read in 42 components
[11/26 11:28:04     60s]   42 core components: 42 unplaced, 0 placed, 0 fixed
[11/26 11:28:04     60s] Read in 11 logical pins
[11/26 11:28:04     60s] Read in 11 nets
[11/26 11:28:04     60s] Read in 2 special nets, 2 routed
[11/26 11:28:04     60s] 2 nets selected.
[11/26 11:28:04     60s] 
[11/26 11:28:04     60s] Begin power routing ...
[11/26 11:28:04     60s] #create default rule from bind_ndr_rule rule=0x7f63e398f030 0x7f63a79f8ff0
[11/26 11:28:04     60s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/26 11:28:04     60s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VDD net.
[11/26 11:28:04     60s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/26 11:28:04     60s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/26 11:28:04     60s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/26 11:28:04     60s] Type 'man IMPSR-1256' for more detail.
[11/26 11:28:04     60s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/26 11:28:04     60s] **WARN: (IMPSR-1253):	Unable to find any standard cell pin connected to the VSS net.
[11/26 11:28:04     60s]  Run the globalNetConnect command or change the CPF file to ensure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND' for the connection.
[11/26 11:28:04     60s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[11/26 11:28:04     60s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[11/26 11:28:04     60s] Type 'man IMPSR-1256' for more detail.
[11/26 11:28:04     60s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/26 11:28:04     60s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/26 11:28:04     60s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/26 11:28:04     60s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/26 11:28:04     60s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/26 11:28:04     60s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/26 11:28:04     60s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/26 11:28:04     60s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/26 11:28:04     60s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/26 11:28:04     60s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/26 11:28:04     60s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/26 11:28:04     60s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/26 11:28:04     60s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/26 11:28:04     60s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/26 11:28:04     60s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/26 11:28:04     60s] CPU time for VDD FollowPin 0 seconds
[11/26 11:28:04     60s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/26 11:28:04     60s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/26 11:28:04     60s] CPU time for VSS FollowPin 0 seconds
[11/26 11:28:04     60s]   Number of IO ports routed: 0
[11/26 11:28:04     60s]   Number of Block ports routed: 0
[11/26 11:28:04     60s]   Number of Stripe ports routed: 0
[11/26 11:28:04     60s]   Number of Core ports routed: 30
[11/26 11:28:04     60s]   Number of Pad ports routed: 0
[11/26 11:28:04     60s]   Number of Power Bump ports routed: 0
[11/26 11:28:04     60s]   Number of Followpin connections: 15
[11/26 11:28:04     60s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3217.00 megs.
[11/26 11:28:04     60s] 
[11/26 11:28:04     60s] 
[11/26 11:28:04     60s] 
[11/26 11:28:04     60s]  Begin updating DB with routing results ...
[11/26 11:28:04     60s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[11/26 11:28:04     60s] Pin and blockage extraction finished
[11/26 11:28:04     60s] 
[11/26 11:28:04     60s] sroute created 45 wires.
[11/26 11:28:04     60s] ViaGen created 210 vias, deleted 0 via to avoid violation.
[11/26 11:28:04     60s] +--------+----------------+----------------+
[11/26 11:28:04     60s] |  Layer |     Created    |     Deleted    |
[11/26 11:28:04     60s] +--------+----------------+----------------+
[11/26 11:28:04     60s] | Metal1 |       45       |       NA       |
[11/26 11:28:04     60s] |  Via1  |       30       |        0       |
[11/26 11:28:04     60s] |  Via2  |       30       |        0       |
[11/26 11:28:04     60s] |  Via3  |       30       |        0       |
[11/26 11:28:04     60s] |  Via4  |       30       |        0       |
[11/26 11:28:04     60s] |  Via5  |       30       |        0       |
[11/26 11:28:04     60s] |  Via6  |       30       |        0       |
[11/26 11:28:04     60s] |  Via7  |       30       |        0       |
[11/26 11:28:04     60s] +--------+----------------+----------------+
[11/26 11:28:18     61s] <CMD> setLayerPreference node_layer -isVisible 0
[11/26 11:28:33     62s] <CMD> addEndCap -preCap FILL4 -postCap FILL4 -prefix ENDCAP
[11/26 11:28:33     62s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[11/26 11:28:33     62s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/26 11:28:33     62s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/26 11:28:33     62s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[11/26 11:28:33     62s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/26 11:28:33     62s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/26 11:28:33     62s] **WARN: (IMPSP-5534):	'setEndCapMode -leftEdge' and 'setEndCapMode -rightEdge' are using the same endcap cells
[11/26 11:28:33     62s] **WARN: (IMPSP-5534):	'setEndCapMode -leftBottomCorner' and 'setEndCapMode -rightBottomCorner' are using the same endcap cells
[11/26 11:28:33     62s] **WARN: (IMPSP-5534):	'setEndCapMode -leftTopCorner' and 'setEndCapMode -rightTopCorner' are using the same endcap cells
[11/26 11:28:33     62s] # Resetting pin-track-align track data.
[11/26 11:28:33     62s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1713.6M, EPOCH TIME: 1732600713.012177
[11/26 11:28:33     62s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1713.6M, EPOCH TIME: 1732600713.012232
[11/26 11:28:33     62s] Processing tracks to init pin-track alignment.
[11/26 11:28:33     62s] z: 2, totalTracks: 1
[11/26 11:28:33     62s] z: 4, totalTracks: 1
[11/26 11:28:33     62s] z: 6, totalTracks: 1
[11/26 11:28:33     62s] z: 8, totalTracks: 1
[11/26 11:28:33     62s] #spOpts: VtWidth hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:28:33     62s] All LLGs are deleted
[11/26 11:28:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:28:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:28:33     62s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1713.6M, EPOCH TIME: 1732600713.049299
[11/26 11:28:33     62s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1713.6M, EPOCH TIME: 1732600713.049484
[11/26 11:28:33     62s] # Building controller1 llgBox search-tree.
[11/26 11:28:33     62s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1713.6M, EPOCH TIME: 1732600713.049553
[11/26 11:28:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:28:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:28:33     62s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1713.6M, EPOCH TIME: 1732600713.049646
[11/26 11:28:33     62s] Max number of tech site patterns supported in site array is 256.
[11/26 11:28:33     62s] Core basic site is gsclib090site
[11/26 11:28:33     62s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1713.6M, EPOCH TIME: 1732600713.055066
[11/26 11:28:33     62s] After signature check, allow fast init is false, keep pre-filter is false.
[11/26 11:28:33     62s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 11:28:33     62s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1713.6M, EPOCH TIME: 1732600713.055144
[11/26 11:28:33     62s] Use non-trimmed site array because memory saving is not enough.
[11/26 11:28:33     62s] SiteArray: non-trimmed site array dimensions = 14 x 140
[11/26 11:28:33     62s] SiteArray: use 20,480 bytes
[11/26 11:28:33     62s] SiteArray: current memory after site array memory allocation 1713.7M
[11/26 11:28:33     62s] SiteArray: FP blocked sites are writable
[11/26 11:28:33     62s] Estimated cell power/ground rail width = 0.408 um
[11/26 11:28:33     62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 11:28:33     62s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1713.7M, EPOCH TIME: 1732600713.055544
[11/26 11:28:33     62s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1713.7M, EPOCH TIME: 1732600713.055597
[11/26 11:28:33     62s] SiteArray: number of non floorplan blocked sites for llg default is 1960
[11/26 11:28:33     62s] Atter site array init, number of instance map data is 0.
[11/26 11:28:33     62s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1713.7M, EPOCH TIME: 1732600713.056085
[11/26 11:28:33     62s] 
[11/26 11:28:33     62s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:28:33     62s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:1713.7M, EPOCH TIME: 1732600713.056210
[11/26 11:28:33     62s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1713.7M, EPOCH TIME: 1732600713.056224
[11/26 11:28:33     62s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1713.7M, EPOCH TIME: 1732600713.056239
[11/26 11:28:33     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1713.7MB).
[11/26 11:28:33     62s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.044, REAL:0.044, MEM:1713.7M, EPOCH TIME: 1732600713.056284
[11/26 11:28:33     62s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.044, REAL:0.044, MEM:1713.7M, EPOCH TIME: 1732600713.056294
[11/26 11:28:33     62s] OPERPROF: Starting ECCreateSitePattern at level 1, MEM:1713.7M, EPOCH TIME: 1732600713.056315
[11/26 11:28:33     62s] OPERPROF: Finished ECCreateSitePattern at level 1, CPU:0.000, REAL:0.000, MEM:1713.7M, EPOCH TIME: 1732600713.056331
[11/26 11:28:33     62s] Minimum row-size in sites for endcap insertion = 9.
[11/26 11:28:33     62s] Minimum number of sites for row blockage       = 1.
[11/26 11:28:33     62s] Inserted 14 pre-endcap <FILL4> cells (prefix ENDCAP).
[11/26 11:28:33     62s] Inserted 14 post-endcap <FILL4> cells (prefix ENDCAP).
[11/26 11:28:33     62s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:1713.7M, EPOCH TIME: 1732600713.056755
[11/26 11:28:33     62s] For 28 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:1713.7M, EPOCH TIME: 1732600713.056799
[11/26 11:28:33     62s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1713.7M, EPOCH TIME: 1732600713.056811
[11/26 11:28:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:28).
[11/26 11:28:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:28:33     62s] All LLGs are deleted
[11/26 11:28:33     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:28:33     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:28:33     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1713.7M, EPOCH TIME: 1732600713.057170
[11/26 11:28:33     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1713.6M, EPOCH TIME: 1732600713.057304
[11/26 11:28:33     62s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1709.6M, EPOCH TIME: 1732600713.058196
[11/26 11:29:00     64s] <CMD> addWellTap -cell FILL2 -cellInterval 30 -prefix WELLTAP
[11/26 11:29:00     64s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:1716.4M, EPOCH TIME: 1732600740.315808
[11/26 11:29:00     64s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1716.4M, EPOCH TIME: 1732600740.315862
[11/26 11:29:00     64s] Processing tracks to init pin-track alignment.
[11/26 11:29:00     64s] z: 2, totalTracks: 1
[11/26 11:29:00     64s] z: 4, totalTracks: 1
[11/26 11:29:00     64s] z: 6, totalTracks: 1
[11/26 11:29:00     64s] z: 8, totalTracks: 1
[11/26 11:29:00     64s] #spOpts: VtWidth mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:00     64s] All LLGs are deleted
[11/26 11:29:00     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:00     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:00     64s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1716.4M, EPOCH TIME: 1732600740.317591
[11/26 11:29:00     64s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:1716.4M, EPOCH TIME: 1732600740.317767
[11/26 11:29:00     64s] # Building controller1 llgBox search-tree.
[11/26 11:29:00     64s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1716.4M, EPOCH TIME: 1732600740.317808
[11/26 11:29:00     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:00     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:00     64s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1716.4M, EPOCH TIME: 1732600740.317972
[11/26 11:29:00     64s] Max number of tech site patterns supported in site array is 256.
[11/26 11:29:00     64s] Core basic site is gsclib090site
[11/26 11:29:00     64s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:1716.4M, EPOCH TIME: 1732600740.323126
[11/26 11:29:00     64s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 11:29:00     64s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 11:29:00     64s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:1716.4M, EPOCH TIME: 1732600740.323194
[11/26 11:29:00     64s] SiteArray: non-trimmed site array dimensions = 14 x 140
[11/26 11:29:00     64s] SiteArray: use 20,480 bytes
[11/26 11:29:00     64s] SiteArray: current memory after site array memory allocation 1716.4M
[11/26 11:29:00     64s] SiteArray: FP blocked sites are writable
[11/26 11:29:00     64s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 11:29:00     64s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1716.4M, EPOCH TIME: 1732600740.323418
[11/26 11:29:00     64s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.000, REAL:0.000, MEM:1716.4M, EPOCH TIME: 1732600740.323460
[11/26 11:29:00     64s] SiteArray: number of non floorplan blocked sites for llg default is 1960
[11/26 11:29:00     64s] Atter site array init, number of instance map data is 0.
[11/26 11:29:00     64s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:1716.4M, EPOCH TIME: 1732600740.323902
[11/26 11:29:00     64s] 
[11/26 11:29:00     64s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:00     64s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:1716.4M, EPOCH TIME: 1732600740.324114
[11/26 11:29:00     64s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:1716.4M, EPOCH TIME: 1732600740.324129
[11/26 11:29:00     64s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:1716.4M, EPOCH TIME: 1732600740.324147
[11/26 11:29:00     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1716.4MB).
[11/26 11:29:00     64s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.008, REAL:0.008, MEM:1716.4M, EPOCH TIME: 1732600740.324176
[11/26 11:29:00     64s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:0.008, REAL:0.008, MEM:1716.4M, EPOCH TIME: 1732600740.324186
[11/26 11:29:00     64s] **WARN: (IMPSP-5134):	Setting cellInterval to 29.870 (microns) as a multiple of cell FILL2's techSite 'gsclib090site' width of 0.290 microns
[11/26 11:29:00     64s] Type 'man IMPSP-5134' for more detail.
[11/26 11:29:00     64s] For 28 new insts, OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1716.5M, EPOCH TIME: 1732600740.324613
[11/26 11:29:00     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:00     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:00     64s] All LLGs are deleted
[11/26 11:29:00     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:00     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:00     64s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1716.5M, EPOCH TIME: 1732600740.324979
[11/26 11:29:00     64s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1716.4M, EPOCH TIME: 1732600740.325112
[11/26 11:29:00     64s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:1710.4M, EPOCH TIME: 1732600740.325780
[11/26 11:29:00     64s] Inserted 28 well-taps <FILL2> cells (prefix WELLTAP).
[11/26 11:29:12     65s] <CMD> setLayerPreference node_layer -isVisible 1
[11/26 11:29:26     66s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/26 11:29:26     66s] <CMD> setEndCapMode -reset
[11/26 11:29:26     66s] <CMD> setEndCapMode -boundary_tap false
[11/26 11:29:26     66s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/26 11:29:26     66s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule LEFDefaultRouteSpec_gpdk090
[11/26 11:29:26     66s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/26 11:29:26     66s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[11/26 11:29:26     66s] <CMD> setPlaceMode -reset
[11/26 11:29:26     66s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 1 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/26 11:29:28     67s] <CMD> setPlaceMode -fp false
[11/26 11:29:28     67s] <CMD> place_design
[11/26 11:29:28     67s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:07.1/0:09:17.6 (0.1), mem = 1717.2M
[11/26 11:29:28     67s] [check_scan_connected]: number of scan connected with missing definition = 10, number of scan = 16, number of sequential = 22, percentage of missing scan cell = 45.45% (10 / 22)
[11/26 11:29:28     67s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 45.45% flops. Placement and timing QoR can be severely impacted in this case!
[11/26 11:29:28     67s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/26 11:29:28     67s] #Start colorize_geometry on Tue Nov 26 11:29:28 2024
[11/26 11:29:28     67s] #
[11/26 11:29:28     67s] ### Time Record (colorize_geometry) is installed.
[11/26 11:29:28     67s] ### Time Record (Pre Callback) is installed.
[11/26 11:29:28     67s] ### Time Record (Pre Callback) is uninstalled.
[11/26 11:29:28     67s] ### Time Record (DB Import) is installed.
[11/26 11:29:28     67s] ### info: trigger incremental cell import ( 487 new cells ).
[11/26 11:29:28     67s] ### info: trigger incremental reloading library data ( #cell = 487 ).
[11/26 11:29:28     67s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=616301621 placement=1842056462 pin_access=1 inst_pattern=1
[11/26 11:29:28     67s] ### Time Record (DB Import) is uninstalled.
[11/26 11:29:28     67s] ### Time Record (DB Export) is installed.
[11/26 11:29:28     67s] Extracting standard cell pins and blockage ...... 
[11/26 11:29:28     67s] Pin and blockage extraction finished
[11/26 11:29:28     67s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=616301621 placement=1842056462 pin_access=1 inst_pattern=1
[11/26 11:29:28     67s] ### Time Record (DB Export) is uninstalled.
[11/26 11:29:28     67s] ### Time Record (Post Callback) is installed.
[11/26 11:29:28     67s] ### Time Record (Post Callback) is uninstalled.
[11/26 11:29:28     67s] #
[11/26 11:29:28     67s] #colorize_geometry statistics:
[11/26 11:29:28     67s] #Cpu time = 00:00:00
[11/26 11:29:28     67s] #Elapsed time = 00:00:00
[11/26 11:29:28     67s] #Increased memory = 16.82 (MB)
[11/26 11:29:28     67s] #Total memory = 1610.13 (MB)
[11/26 11:29:28     67s] #Peak memory = 1610.92 (MB)
[11/26 11:29:28     67s] #Number of warnings = 0
[11/26 11:29:28     67s] #Total number of warnings = 0
[11/26 11:29:28     67s] #Number of fails = 0
[11/26 11:29:28     67s] #Total number of fails = 0
[11/26 11:29:28     67s] #Complete colorize_geometry on Tue Nov 26 11:29:28 2024
[11/26 11:29:28     67s] #
[11/26 11:29:28     67s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/26 11:29:28     67s] ### Time Record (colorize_geometry) is uninstalled.
[11/26 11:29:28     67s] ### 
[11/26 11:29:28     67s] ###   Scalability Statistics
[11/26 11:29:28     67s] ### 
[11/26 11:29:28     67s] ### ------------------------+----------------+----------------+----------------+
[11/26 11:29:28     67s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[11/26 11:29:28     67s] ### ------------------------+----------------+----------------+----------------+
[11/26 11:29:28     67s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[11/26 11:29:28     67s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[11/26 11:29:28     67s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[11/26 11:29:28     67s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[11/26 11:29:28     67s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[11/26 11:29:28     67s] ### ------------------------+----------------+----------------+----------------+
[11/26 11:29:28     67s] ### 
[11/26 11:29:28     67s] *** Starting placeDesign default flow ***
[11/26 11:29:28     67s] ### Creating LA Mngr. totSessionCpu=0:01:07 mem=1738.2M
[11/26 11:29:28     67s] ### Creating LA Mngr, finished. totSessionCpu=0:01:07 mem=1738.2M
[11/26 11:29:28     67s] *** Start deleteBufferTree ***
[11/26 11:29:28     67s] Info: Detect buffers to remove automatically.
[11/26 11:29:28     67s] Analyzing netlist ...
[11/26 11:29:28     67s] Updating netlist
[11/26 11:29:28     67s] 
[11/26 11:29:28     67s] *summary: 0 instances (buffers/inverters) removed
[11/26 11:29:28     67s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/26 11:29:28     67s] **INFO: Enable pre-place timing setting for timing analysis
[11/26 11:29:28     67s] Set Using Default Delay Limit as 101.
[11/26 11:29:28     67s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/26 11:29:28     67s] Set Default Net Delay as 0 ps.
[11/26 11:29:28     67s] Set Default Net Load as 0 pF. 
[11/26 11:29:28     67s] Set Default Input Pin Transition as 1 ps.
[11/26 11:29:28     67s] **INFO: Analyzing IO path groups for slack adjustment
[11/26 11:29:28     67s] Effort level <high> specified for reg2reg_tmp.11961 path_group
[11/26 11:29:28     67s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 11:29:28     67s] AAE DB initialization (MEM=1834.03 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/26 11:29:28     67s] #################################################################################
[11/26 11:29:28     67s] # Design Stage: PreRoute
[11/26 11:29:28     67s] # Design Name: controller1
[11/26 11:29:28     67s] # Design Mode: 90nm
[11/26 11:29:28     67s] # Analysis Mode: MMMC Non-OCV 
[11/26 11:29:28     67s] # Parasitics Mode: No SPEF/RCDB 
[11/26 11:29:28     67s] # Signoff Settings: SI Off 
[11/26 11:29:28     67s] #################################################################################
[11/26 11:29:28     67s] Calculate delays in BcWc mode...
[11/26 11:29:28     67s] Topological Sorting (REAL = 0:00:00.0, MEM = 1837.0M, InitMEM = 1836.0M)
[11/26 11:29:28     67s] Start delay calculation (fullDC) (1 T). (MEM=1837.04)
[11/26 11:29:29     67s] Start AAE Lib Loading. (MEM=1848.55)
[11/26 11:29:29     67s] End AAE Lib Loading. (MEM=1886.71 CPU=0:00:00.0 Real=0:00:00.0)
[11/26 11:29:29     67s] End AAE Lib Interpolated Model. (MEM=1886.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 11:29:29     67s] Total number of fetched objects 120
[11/26 11:29:29     67s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 11:29:29     67s] End delay calculation. (MEM=1993.65 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 11:29:29     67s] End delay calculation (fullDC). (MEM=1993.65 CPU=0:00:00.0 REAL=0:00:01.0)
[11/26 11:29:29     67s] *** CDM Built up (cpu=0:00:00.0  real=0:00:01.0  mem= 1993.6M) ***
[11/26 11:29:29     67s] **INFO: Disable pre-place timing setting for timing analysis
[11/26 11:29:29     67s] Set Using Default Delay Limit as 1000.
[11/26 11:29:29     67s] Set Default Net Delay as 1000 ps.
[11/26 11:29:29     67s] Set Default Input Pin Transition as 0.1 ps.
[11/26 11:29:29     67s] Set Default Net Load as 0.5 pF. 
[11/26 11:29:29     67s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/26 11:29:29     67s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1976.1M, EPOCH TIME: 1732600769.161111
[11/26 11:29:29     67s] Deleted 0 physical inst  (cell - / prefix -).
[11/26 11:29:29     67s] Did not delete 56 physical insts as they were marked preplaced.
[11/26 11:29:29     67s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1976.1M, EPOCH TIME: 1732600769.161204
[11/26 11:29:29     67s] INFO: #ExclusiveGroups=0
[11/26 11:29:29     67s] INFO: There are no Exclusive Groups.
[11/26 11:29:29     67s] *** Starting "NanoPlace(TM) placement v#6 (mem=1976.1M)" ...
[11/26 11:29:29     67s] Wait...
[11/26 11:29:29     68s] *** Build Buffered Sizing Timing Model
[11/26 11:29:29     68s] (cpu=0:00:00.8 mem=1984.1M) ***
[11/26 11:29:30     68s] *** Build Virtual Sizing Timing Model
[11/26 11:29:30     68s] (cpu=0:00:00.9 mem=1984.1M) ***
[11/26 11:29:30     68s] No user-set net weight.
[11/26 11:29:30     68s] Net fanout histogram:
[11/26 11:29:30     68s] 2		: 56 (44.4%) nets
[11/26 11:29:30     68s] 3		: 35 (27.8%) nets
[11/26 11:29:30     68s] 4     -	14	: 34 (27.0%) nets
[11/26 11:29:30     68s] 15    -	39	: 1 (0.8%) nets
[11/26 11:29:30     68s] 40    -	79	: 0 (0.0%) nets
[11/26 11:29:30     68s] 80    -	159	: 0 (0.0%) nets
[11/26 11:29:30     68s] 160   -	319	: 0 (0.0%) nets
[11/26 11:29:30     68s] 320   -	639	: 0 (0.0%) nets
[11/26 11:29:30     68s] 640   -	1279	: 0 (0.0%) nets
[11/26 11:29:30     68s] 1280  -	2559	: 0 (0.0%) nets
[11/26 11:29:30     68s] 2560  -	5119	: 0 (0.0%) nets
[11/26 11:29:30     68s] 5120+		: 0 (0.0%) nets
[11/26 11:29:30     68s] no activity file in design. spp won't run.
[11/26 11:29:30     68s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[11/26 11:29:30     68s] **WARN: (IMPSP-9042):	Scan chains were not defined, -place_global_ignore_scan option will be ignored.
[11/26 11:29:30     68s] Define the scan chains before using this option.
[11/26 11:29:30     68s] Type 'man IMPSP-9042' for more detail.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Q of instance status_reg193 is connected to ground net status.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Y of instance g3731 is connected to ground net state[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Y of instance g3732 is connected to ground net state[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Y of instance g2966__5107 is connected to ground net state[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Y of instance g2965__2398 is connected to ground net state[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Y of instance g151__1666 is connected to ground net orig[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Y of instance g152__9945 is connected to ground net orig[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Y of instance g153__2346 is connected to ground net orig[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Y of instance g154__9315 is connected to ground net orig[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Y of instance g155__2883 is connected to ground net orig[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Y of instance g156__4733 is connected to ground net orig[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Y of instance g157__6161 is connected to ground net orig[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Q of instance element_operation_reg[1] is connected to ground net element_operation[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Q of instance element_operation_reg[0] is connected to ground net element_operation[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Q of instance count_reg[4] is connected to ground net count[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Q of instance count_reg[3] is connected to ground net count[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Q of instance count_reg[2] is connected to ground net count[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Q of instance count_reg[1] is connected to ground net count[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Q of instance count_reg[0] is connected to ground net count[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] **WARN: (IMPDB-2078):	Output pin Q of instance fresh_state_reg is connected to power net fresh_state.  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is ground.  Check the connectivity in the netlist.
[11/26 11:29:30     68s] Processing tracks to init pin-track alignment.
[11/26 11:29:30     68s] z: 2, totalTracks: 1
[11/26 11:29:30     68s] z: 4, totalTracks: 1
[11/26 11:29:30     68s] z: 6, totalTracks: 1
[11/26 11:29:30     68s] z: 8, totalTracks: 1
[11/26 11:29:30     68s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:30     68s] All LLGs are deleted
[11/26 11:29:30     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:30     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:30     68s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1984.1M, EPOCH TIME: 1732600770.058418
[11/26 11:29:30     68s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1984.1M, EPOCH TIME: 1732600770.058577
[11/26 11:29:30     68s] # Building controller1 llgBox search-tree.
[11/26 11:29:30     68s] #std cell=192 (56 fixed + 136 movable) #buf cell=2 #inv cell=25 #block=0 (0 floating + 0 preplaced)
[11/26 11:29:30     68s] #ioInst=0 #net=126 #term=418 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=10
[11/26 11:29:30     68s] stdCell: 192 single + 0 double + 0 multi
[11/26 11:29:30     68s] Total standard cell length = 0.4454 (mm), area = 0.0012 (mm^2)
[11/26 11:29:30     68s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1984.1M, EPOCH TIME: 1732600770.058798
[11/26 11:29:30     68s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:30     68s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:30     68s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1984.1M, EPOCH TIME: 1732600770.058906
[11/26 11:29:30     68s] Max number of tech site patterns supported in site array is 256.
[11/26 11:29:30     68s] Core basic site is gsclib090site
[11/26 11:29:30     68s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1984.1M, EPOCH TIME: 1732600770.063917
[11/26 11:29:30     68s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 11:29:30     68s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 11:29:30     68s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1984.1M, EPOCH TIME: 1732600770.063988
[11/26 11:29:30     68s] SiteArray: non-trimmed site array dimensions = 14 x 140
[11/26 11:29:30     68s] SiteArray: use 20,480 bytes
[11/26 11:29:30     68s] SiteArray: current memory after site array memory allocation 1984.2M
[11/26 11:29:30     68s] SiteArray: FP blocked sites are writable
[11/26 11:29:30     68s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 11:29:30     68s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1984.2M, EPOCH TIME: 1732600770.064220
[11/26 11:29:30     68s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1984.2M, EPOCH TIME: 1732600770.064263
[11/26 11:29:30     68s] SiteArray: number of non floorplan blocked sites for llg default is 1960
[11/26 11:29:30     68s] Atter site array init, number of instance map data is 0.
[11/26 11:29:30     68s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1984.2M, EPOCH TIME: 1732600770.064706
[11/26 11:29:30     68s] 
[11/26 11:29:30     68s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:30     68s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1984.2M, EPOCH TIME: 1732600770.064892
[11/26 11:29:30     68s] 
[11/26 11:29:30     68s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:30     68s] Average module density = 0.763.
[11/26 11:29:30     68s] Density for the design = 0.763.
[11/26 11:29:30     68s]        = stdcell_area 1368 sites (1035 um^2) / alloc_area 1792 sites (1356 um^2).
[11/26 11:29:30     68s] Pin Density = 0.2133.
[11/26 11:29:30     68s]             = total # of pins 418 / total area 1960.
[11/26 11:29:30     68s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1984.2M, EPOCH TIME: 1732600770.065043
[11/26 11:29:30     68s] Identified 2 spare or floating instances, with no clusters.
[11/26 11:29:30     68s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:1984.2M, EPOCH TIME: 1732600770.065093
[11/26 11:29:30     68s] OPERPROF: Starting pre-place ADS at level 1, MEM:1984.2M, EPOCH TIME: 1732600770.065111
[11/26 11:29:30     68s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1984.2M, EPOCH TIME: 1732600770.065159
[11/26 11:29:30     68s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1984.2M, EPOCH TIME: 1732600770.065170
[11/26 11:29:30     68s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1984.2M, EPOCH TIME: 1732600770.065186
[11/26 11:29:30     68s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1984.2M, EPOCH TIME: 1732600770.065200
[11/26 11:29:30     68s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1984.2M, EPOCH TIME: 1732600770.065212
[11/26 11:29:30     68s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:1984.2M, EPOCH TIME: 1732600770.065243
[11/26 11:29:30     68s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1984.2M, EPOCH TIME: 1732600770.065256
[11/26 11:29:30     68s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:1984.2M, EPOCH TIME: 1732600770.065272
[11/26 11:29:30     68s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:1984.2M, EPOCH TIME: 1732600770.065282
[11/26 11:29:30     68s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:1984.2M, EPOCH TIME: 1732600770.065293
[11/26 11:29:30     68s] ADSU 0.763 -> 0.787. site 1792.000 -> 1739.200. GS 20.880
[11/26 11:29:30     68s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.000, MEM:1984.2M, EPOCH TIME: 1732600770.065359
[11/26 11:29:30     68s] OPERPROF: Starting spMPad at level 1, MEM:1965.2M, EPOCH TIME: 1732600770.065559
[11/26 11:29:30     68s] OPERPROF:   Starting spContextMPad at level 2, MEM:1965.2M, EPOCH TIME: 1732600770.065580
[11/26 11:29:30     68s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1965.2M, EPOCH TIME: 1732600770.065591
[11/26 11:29:30     68s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1965.2M, EPOCH TIME: 1732600770.065601
[11/26 11:29:30     68s] Initial padding reaches pin density 0.500 for top
[11/26 11:29:30     68s] InitPadU 0.787 -> 0.868 for top
[11/26 11:29:30     68s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1965.2M, EPOCH TIME: 1732600770.065821
[11/26 11:29:30     68s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1965.2M, EPOCH TIME: 1732600770.065849
[11/26 11:29:30     68s] === lastAutoLevel = 5 
[11/26 11:29:30     68s] OPERPROF: Starting spInitNetWt at level 1, MEM:1965.2M, EPOCH TIME: 1732600770.065910
[11/26 11:29:30     68s] no activity file in design. spp won't run.
[11/26 11:29:30     68s] [spp] 0
[11/26 11:29:30     68s] [adp] 0:1:1:3
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin \element_operation_reg[0] /Q is connected to power/ground net element_operation[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin \element_operation_reg[1] /Q is connected to power/ground net element_operation[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin fresh_state_reg/Q is connected to power/ground net fresh_state. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin \count_reg[1] /Q is connected to power/ground net count[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin \count_reg[0] /Q is connected to power/ground net count[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin \count_reg[2] /Q is connected to power/ground net count[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin \count_reg[3] /Q is connected to power/ground net count[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin \count_reg[4] /Q is connected to power/ground net count[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin g151__1666/Y is connected to power/ground net orig[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin g153__2346/Y is connected to power/ground net orig[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin g152__9945/Y is connected to power/ground net orig[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin g154__9315/Y is connected to power/ground net orig[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin g157__6161/Y is connected to power/ground net orig[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin g156__4733/Y is connected to power/ground net orig[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin g2966__5107/Y is connected to power/ground net state[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] **WARN: (IMPDC-348):	The output pin g2965__2398/Y is connected to power/ground net state[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/26 11:29:30     68s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.052, REAL:0.052, MEM:1996.5M, EPOCH TIME: 1732600770.117823
[11/26 11:29:30     68s] Clock gating cells determined by native netlist tracing.
[11/26 11:29:30     68s] no activity file in design. spp won't run.
[11/26 11:29:30     68s] no activity file in design. spp won't run.
[11/26 11:29:30     68s] Effort level <high> specified for reg2reg path_group
[11/26 11:29:30     68s] OPERPROF: Starting npMain at level 1, MEM:1999.5M, EPOCH TIME: 1732600770.162594
[11/26 11:29:31     68s] OPERPROF:   Starting npPlace at level 2, MEM:2007.5M, EPOCH TIME: 1732600771.163793
[11/26 11:29:31     68s] Iteration  1: Total net bbox = 1.281e-12 (1.23e-12 5.09e-14)
[11/26 11:29:31     68s]               Est.  stn bbox = 1.346e-12 (1.29e-12 6.00e-14)
[11/26 11:29:31     68s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2007.5M
[11/26 11:29:31     68s] Iteration  2: Total net bbox = 1.281e-12 (1.23e-12 5.09e-14)
[11/26 11:29:31     68s]               Est.  stn bbox = 1.346e-12 (1.29e-12 6.00e-14)
[11/26 11:29:31     68s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2007.5M
[11/26 11:29:31     68s] exp_mt_sequential is set from setPlaceMode option to 1
[11/26 11:29:31     68s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/26 11:29:31     68s] place_exp_mt_interval set to default 32
[11/26 11:29:31     68s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/26 11:29:31     68s] Iteration  3: Total net bbox = 1.539e+00 (9.09e-01 6.31e-01)
[11/26 11:29:31     68s]               Est.  stn bbox = 1.753e+00 (1.05e+00 7.06e-01)
[11/26 11:29:31     68s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2009.9M
[11/26 11:29:31     68s] Total number of setup views is 1.
[11/26 11:29:31     68s] Total number of active setup views is 1.
[11/26 11:29:31     68s] Active setup views:
[11/26 11:29:31     68s]     WC
[11/26 11:29:31     68s] Iteration  4: Total net bbox = 5.724e+02 (2.71e+02 3.01e+02)
[11/26 11:29:31     68s]               Est.  stn bbox = 6.568e+02 (3.15e+02 3.42e+02)
[11/26 11:29:31     68s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2009.9M
[11/26 11:29:31     69s] Iteration  5: Total net bbox = 8.028e+02 (3.76e+02 4.27e+02)
[11/26 11:29:31     69s]               Est.  stn bbox = 9.012e+02 (4.24e+02 4.77e+02)
[11/26 11:29:31     69s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2009.9M
[11/26 11:29:31     69s] OPERPROF:   Finished npPlace at level 2, CPU:0.063, REAL:0.060, MEM:2009.9M, EPOCH TIME: 1732600771.223294
[11/26 11:29:31     69s] OPERPROF: Finished npMain at level 1, CPU:0.065, REAL:1.061, MEM:2009.9M, EPOCH TIME: 1732600771.223494
[11/26 11:29:31     69s] [adp] clock
[11/26 11:29:31     69s] [adp] weight, nr nets, wire length
[11/26 11:29:31     69s] [adp]      0        1  72.030000
[11/26 11:29:31     69s] [adp] data
[11/26 11:29:31     69s] [adp] weight, nr nets, wire length
[11/26 11:29:31     69s] [adp]      0      125  1414.010500
[11/26 11:29:31     69s] [adp] 0.000000|0.000000|0.000000
[11/26 11:29:31     69s] Iteration  6: Total net bbox = 1.041e+03 (5.93e+02 4.47e+02)
[11/26 11:29:31     69s]               Est.  stn bbox = 1.156e+03 (6.56e+02 5.00e+02)
[11/26 11:29:31     69s]               cpu = 0:00:00.1 real = 0:00:01.0 mem = 2009.9M
[11/26 11:29:31     69s] *** cost = 1.041e+03 (5.93e+02 4.47e+02) (cpu for global=0:00:00.1) real=0:00:01.0***
[11/26 11:29:31     69s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[11/26 11:29:31     69s] **WARN: (EMS-27):	Message (IMPDB-2078) has exceeded the current message display limit of 20.
[11/26 11:29:31     69s] To increase the message display limit, refer to the product command reference manual.
[11/26 11:29:31     69s] Saved padding area to DB
[11/26 11:29:31     69s] All LLGs are deleted
[11/26 11:29:31     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:31     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2009.9M, EPOCH TIME: 1732600771.244899
[11/26 11:29:31     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2009.9M, EPOCH TIME: 1732600771.245070
[11/26 11:29:31     69s] Solver runtime cpu: 0:00:00.0 real: 0:00:00.1
[11/26 11:29:31     69s] Core Placement runtime cpu: 0:00:00.0 real: 0:00:01.0
[11/26 11:29:31     69s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/26 11:29:31     69s] Type 'man IMPSP-9025' for more detail.
[11/26 11:29:31     69s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2009.9M, EPOCH TIME: 1732600771.245967
[11/26 11:29:31     69s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2009.9M, EPOCH TIME: 1732600771.246029
[11/26 11:29:31     69s] Processing tracks to init pin-track alignment.
[11/26 11:29:31     69s] z: 2, totalTracks: 1
[11/26 11:29:31     69s] z: 4, totalTracks: 1
[11/26 11:29:31     69s] z: 6, totalTracks: 1
[11/26 11:29:31     69s] z: 8, totalTracks: 1
[11/26 11:29:31     69s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:31     69s] All LLGs are deleted
[11/26 11:29:31     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2009.9M, EPOCH TIME: 1732600771.247522
[11/26 11:29:31     69s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2009.9M, EPOCH TIME: 1732600771.247657
[11/26 11:29:31     69s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2009.9M, EPOCH TIME: 1732600771.247696
[11/26 11:29:31     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2009.9M, EPOCH TIME: 1732600771.247786
[11/26 11:29:31     69s] Max number of tech site patterns supported in site array is 256.
[11/26 11:29:31     69s] Core basic site is gsclib090site
[11/26 11:29:31     69s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2009.9M, EPOCH TIME: 1732600771.252932
[11/26 11:29:31     69s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 11:29:31     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 11:29:31     69s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.000, MEM:2009.9M, EPOCH TIME: 1732600771.253126
[11/26 11:29:31     69s] Fast DP-INIT is on for default
[11/26 11:29:31     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 11:29:31     69s] Atter site array init, number of instance map data is 0.
[11/26 11:29:31     69s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:2009.9M, EPOCH TIME: 1732600771.253732
[11/26 11:29:31     69s] 
[11/26 11:29:31     69s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:31     69s] OPERPROF:       Starting CMU at level 4, MEM:2009.9M, EPOCH TIME: 1732600771.253918
[11/26 11:29:31     69s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2013.0M, EPOCH TIME: 1732600771.254915
[11/26 11:29:31     69s] 
[11/26 11:29:31     69s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:31     69s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.007, REAL:0.007, MEM:2013.0M, EPOCH TIME: 1732600771.254961
[11/26 11:29:31     69s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2013.0M, EPOCH TIME: 1732600771.254972
[11/26 11:29:31     69s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2013.0M, EPOCH TIME: 1732600771.254986
[11/26 11:29:31     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2013.0MB).
[11/26 11:29:31     69s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.009, REAL:0.009, MEM:2013.0M, EPOCH TIME: 1732600771.255041
[11/26 11:29:31     69s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.009, REAL:0.009, MEM:2013.0M, EPOCH TIME: 1732600771.255056
[11/26 11:29:31     69s] TDRefine: refinePlace mode is spiral
[11/26 11:29:31     69s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11961.1
[11/26 11:29:31     69s] OPERPROF: Starting RefinePlace at level 1, MEM:2013.0M, EPOCH TIME: 1732600771.255080
[11/26 11:29:31     69s] *** Starting refinePlace (0:01:09 mem=2013.0M) ***
[11/26 11:29:31     69s] Total net bbox length = 1.050e+03 (5.932e+02 4.564e+02) (ext = 1.286e+02)
[11/26 11:29:31     69s] 
[11/26 11:29:31     69s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:31     69s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 11:29:31     69s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:31     69s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:31     69s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2013.0M, EPOCH TIME: 1732600771.256434
[11/26 11:29:31     69s] Starting refinePlace ...
[11/26 11:29:31     69s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:31     69s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:31     69s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2013.0M, EPOCH TIME: 1732600771.257589
[11/26 11:29:31     69s] DDP initSite1 nrRow 14 nrJob 14
[11/26 11:29:31     69s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2013.0M, EPOCH TIME: 1732600771.257613
[11/26 11:29:31     69s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2013.0M, EPOCH TIME: 1732600771.257625
[11/26 11:29:31     69s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2013.0M, EPOCH TIME: 1732600771.257635
[11/26 11:29:31     69s] DDP markSite nrRow 14 nrJob 14
[11/26 11:29:31     69s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2013.0M, EPOCH TIME: 1732600771.257650
[11/26 11:29:31     69s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2013.0M, EPOCH TIME: 1732600771.257659
[11/26 11:29:31     69s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2013.0M, EPOCH TIME: 1732600771.257709
[11/26 11:29:31     69s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2013.0M, EPOCH TIME: 1732600771.257719
[11/26 11:29:31     69s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.000, MEM:2013.0M, EPOCH TIME: 1732600771.257743
[11/26 11:29:31     69s] ** Cut row section cpu time 0:00:00.0.
[11/26 11:29:31     69s]  ** Cut row section real time 0:00:00.0.
[11/26 11:29:31     69s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.000, MEM:2013.0M, EPOCH TIME: 1732600771.257760
[11/26 11:29:31     69s]   Spread Effort: high, standalone mode, useDDP on.
[11/26 11:29:31     69s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2013.0MB) @(0:01:09 - 0:01:09).
[11/26 11:29:31     69s] Move report: preRPlace moves 136 insts, mean move: 2.52 um, max move: 12.87 um 
[11/26 11:29:31     69s] 	Max move on inst (g3732): (36.83, 9.17) --> (26.10, 11.31)
[11/26 11:29:31     69s] 	Length: 34 sites, height: 1 rows, site name: gsclib090site, cell type: BUFX20
[11/26 11:29:31     69s] 	Violation at original loc: Placement Blockage Violation
[11/26 11:29:31     69s] wireLenOptFixPriorityInst 0 inst fixed
[11/26 11:29:31     69s] Placement tweakage begins.
[11/26 11:29:31     69s] wire length = 1.496e+03
[11/26 11:29:31     69s] wire length = 1.367e+03
[11/26 11:29:31     69s] Placement tweakage ends.
[11/26 11:29:31     69s] Move report: tweak moves 63 insts, mean move: 3.36 um, max move: 13.34 um 
[11/26 11:29:31     69s] 	Max move on inst (g2965__2398): (32.19, 24.36) --> (26.68, 16.53)
[11/26 11:29:31     69s] 
[11/26 11:29:31     69s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/26 11:29:31     69s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 11:29:31     69s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 11:29:31     69s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 11:29:31     69s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2038.0MB) @(0:01:09 - 0:01:09).
[11/26 11:29:31     69s] Move report: Detail placement moves 136 insts, mean move: 2.91 um, max move: 16.35 um 
[11/26 11:29:31     69s] 	Max move on inst (g3732): (36.83, 9.17) --> (22.62, 11.31)
[11/26 11:29:31     69s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2038.0MB
[11/26 11:29:31     69s] Statistics of distance of Instance movement in refine placement:
[11/26 11:29:31     69s]   maximum (X+Y) =        16.35 um
[11/26 11:29:31     69s]   inst (g3732) with max move: (36.83, 9.169) -> (22.62, 11.31)
[11/26 11:29:31     69s]   mean    (X+Y) =         2.91 um
[11/26 11:29:31     69s] Summary Report:
[11/26 11:29:31     69s] Instances move: 136 (out of 136 movable)
[11/26 11:29:31     69s] Instances flipped: 0
[11/26 11:29:31     69s] Mean displacement: 2.91 um
[11/26 11:29:31     69s] Max displacement: 16.35 um (Instance: g3732) (36.83, 9.169) -> (22.62, 11.31)
[11/26 11:29:31     69s] 	Length: 34 sites, height: 1 rows, site name: gsclib090site, cell type: BUFX20
[11/26 11:29:31     69s] 	Violation at original loc: Placement Blockage Violation
[11/26 11:29:31     69s] Total instances moved : 136
[11/26 11:29:31     69s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.011, REAL:0.095, MEM:2038.0M, EPOCH TIME: 1732600771.351182
[11/26 11:29:31     69s] Total net bbox length = 1.173e+03 (6.151e+02 5.581e+02) (ext = 1.230e+02)
[11/26 11:29:31     69s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2038.0MB
[11/26 11:29:31     69s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2038.0MB) @(0:01:09 - 0:01:09).
[11/26 11:29:31     69s] *** Finished refinePlace (0:01:09 mem=2038.0M) ***
[11/26 11:29:31     69s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11961.1
[11/26 11:29:31     69s] OPERPROF: Finished RefinePlace at level 1, CPU:0.012, REAL:0.096, MEM:2038.0M, EPOCH TIME: 1732600771.351300
[11/26 11:29:31     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2038.0M, EPOCH TIME: 1732600771.351324
[11/26 11:29:31     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:192).
[11/26 11:29:31     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] All LLGs are deleted
[11/26 11:29:31     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2038.0M, EPOCH TIME: 1732600771.351848
[11/26 11:29:31     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2038.0M, EPOCH TIME: 1732600771.351986
[11/26 11:29:31     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2033.0M, EPOCH TIME: 1732600771.352779
[11/26 11:29:31     69s] *** End of Placement (cpu=0:00:01.1, real=0:00:02.0, mem=2033.0M) ***
[11/26 11:29:31     69s] Processing tracks to init pin-track alignment.
[11/26 11:29:31     69s] z: 2, totalTracks: 1
[11/26 11:29:31     69s] z: 4, totalTracks: 1
[11/26 11:29:31     69s] z: 6, totalTracks: 1
[11/26 11:29:31     69s] z: 8, totalTracks: 1
[11/26 11:29:31     69s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:31     69s] All LLGs are deleted
[11/26 11:29:31     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2033.0M, EPOCH TIME: 1732600771.354334
[11/26 11:29:31     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2033.0M, EPOCH TIME: 1732600771.354466
[11/26 11:29:31     69s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2033.0M, EPOCH TIME: 1732600771.354499
[11/26 11:29:31     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2033.0M, EPOCH TIME: 1732600771.354587
[11/26 11:29:31     69s] Max number of tech site patterns supported in site array is 256.
[11/26 11:29:31     69s] Core basic site is gsclib090site
[11/26 11:29:31     69s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2033.0M, EPOCH TIME: 1732600771.359659
[11/26 11:29:31     69s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 11:29:31     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 11:29:31     69s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2033.0M, EPOCH TIME: 1732600771.359730
[11/26 11:29:31     69s] Fast DP-INIT is on for default
[11/26 11:29:31     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 11:29:31     69s] Atter site array init, number of instance map data is 0.
[11/26 11:29:31     69s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2033.0M, EPOCH TIME: 1732600771.360325
[11/26 11:29:31     69s] 
[11/26 11:29:31     69s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:31     69s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2033.0M, EPOCH TIME: 1732600771.360455
[11/26 11:29:31     69s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2033.0M, EPOCH TIME: 1732600771.360490
[11/26 11:29:31     69s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2033.0M, EPOCH TIME: 1732600771.360522
[11/26 11:29:31     69s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.000, MEM:2033.0M, EPOCH TIME: 1732600771.360562
[11/26 11:29:31     69s] default core: bins with density > 0.750 = 25.00 % ( 1 / 4 )
[11/26 11:29:31     69s] Density distribution unevenness ratio = 3.756%
[11/26 11:29:31     69s] Density distribution unevenness ratio (U70) = 3.756%
[11/26 11:29:31     69s] Density distribution unevenness ratio (U80) = 2.799%
[11/26 11:29:31     69s] Density distribution unevenness ratio (U90) = 0.000%
[11/26 11:29:31     69s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.000, MEM:2033.0M, EPOCH TIME: 1732600771.360609
[11/26 11:29:31     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2033.0M, EPOCH TIME: 1732600771.360620
[11/26 11:29:31     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:31     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] All LLGs are deleted
[11/26 11:29:31     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:31     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2033.0M, EPOCH TIME: 1732600771.360955
[11/26 11:29:31     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2033.0M, EPOCH TIME: 1732600771.361078
[11/26 11:29:31     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.001, REAL:0.001, MEM:2033.0M, EPOCH TIME: 1732600771.361512
[11/26 11:29:31     69s] *** Free Virtual Timing Model ...(mem=2033.0M)
[11/26 11:29:31     69s] Starting IO pin assignment...
[11/26 11:29:31     69s] The design is not routed. Using placement based method for pin assignment.
[11/26 11:29:31     69s] Completed IO pin assignment.
[11/26 11:29:31     69s] **INFO: Enable pre-place timing setting for timing analysis
[11/26 11:29:31     69s] Set Using Default Delay Limit as 101.
[11/26 11:29:31     69s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/26 11:29:31     69s] Set Default Net Delay as 0 ps.
[11/26 11:29:31     69s] Set Default Net Load as 0 pF. 
[11/26 11:29:31     69s] **INFO: Analyzing IO path groups for slack adjustment
[11/26 11:29:31     69s] Effort level <high> specified for reg2reg_tmp.11961 path_group
[11/26 11:29:31     69s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 11:29:31     69s] #################################################################################
[11/26 11:29:31     69s] # Design Stage: PreRoute
[11/26 11:29:31     69s] # Design Name: controller1
[11/26 11:29:31     69s] # Design Mode: 90nm
[11/26 11:29:31     69s] # Analysis Mode: MMMC Non-OCV 
[11/26 11:29:31     69s] # Parasitics Mode: No SPEF/RCDB 
[11/26 11:29:31     69s] # Signoff Settings: SI Off 
[11/26 11:29:31     69s] #################################################################################
[11/26 11:29:31     69s] Calculate delays in BcWc mode...
[11/26 11:29:31     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 2021.5M, InitMEM = 2021.5M)
[11/26 11:29:31     69s] Start delay calculation (fullDC) (1 T). (MEM=2021.46)
[11/26 11:29:31     69s] End AAE Lib Interpolated Model. (MEM=2032.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 11:29:31     69s] Total number of fetched objects 120
[11/26 11:29:31     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 11:29:31     69s] End delay calculation. (MEM=2064.67 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 11:29:31     69s] End delay calculation (fullDC). (MEM=2064.67 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 11:29:31     69s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2064.7M) ***
[11/26 11:29:31     69s] **INFO: Disable pre-place timing setting for timing analysis
[11/26 11:29:31     69s] Set Using Default Delay Limit as 1000.
[11/26 11:29:31     69s] Set Default Net Delay as 1000 ps.
[11/26 11:29:31     69s] Set Default Net Load as 0.5 pF. 
[11/26 11:29:31     69s] Info: Disable timing driven in postCTS congRepair.
[11/26 11:29:31     69s] 
[11/26 11:29:31     69s] Starting congRepair ...
[11/26 11:29:31     69s] User Input Parameters:
[11/26 11:29:31     69s] - Congestion Driven    : On
[11/26 11:29:31     69s] - Timing Driven        : Off
[11/26 11:29:31     69s] - Area-Violation Based : On
[11/26 11:29:31     69s] - Start Rollback Level : -5
[11/26 11:29:31     69s] - Legalized            : On
[11/26 11:29:31     69s] - Window Based         : Off
[11/26 11:29:31     69s] - eDen incr mode       : Off
[11/26 11:29:31     69s] - Small incr mode      : Off
[11/26 11:29:31     69s] 
[11/26 11:29:31     69s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2055.2M, EPOCH TIME: 1732600771.498026
[11/26 11:29:31     69s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2055.2M, EPOCH TIME: 1732600771.501595
[11/26 11:29:31     69s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2055.2M, EPOCH TIME: 1732600771.501665
[11/26 11:29:31     69s] Starting Early Global Route congestion estimation: mem = 2055.2M
[11/26 11:29:31     69s] (I)      ==================== Layers =====================
[11/26 11:29:31     69s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:31     69s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 11:29:31     69s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:31     69s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/26 11:29:31     69s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/26 11:29:31     69s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/26 11:29:31     69s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/26 11:29:31     69s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/26 11:29:31     69s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/26 11:29:31     69s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/26 11:29:31     69s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/26 11:29:31     69s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/26 11:29:31     69s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/26 11:29:31     69s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/26 11:29:31     69s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/26 11:29:31     69s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/26 11:29:31     69s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/26 11:29:31     69s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/26 11:29:31     69s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/26 11:29:31     69s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/26 11:29:31     69s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/26 11:29:31     69s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:31     69s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/26 11:29:31     69s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/26 11:29:31     69s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/26 11:29:31     69s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/26 11:29:31     69s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/26 11:29:31     69s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/26 11:29:31     69s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/26 11:29:31     69s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/26 11:29:31     69s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/26 11:29:31     69s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:31     69s] (I)      Started Import and model ( Curr Mem: 2055.15 MB )
[11/26 11:29:31     69s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:31     69s] (I)      == Non-default Options ==
[11/26 11:29:31     69s] (I)      Maximum routing layer                              : 9
[11/26 11:29:31     69s] (I)      Number of threads                                  : 1
[11/26 11:29:31     69s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 11:29:31     69s] (I)      Method to set GCell size                           : row
[11/26 11:29:31     69s] (I)      Counted 325 PG shapes. We will not process PG shapes layer by layer.
[11/26 11:29:31     69s] (I)      Use row-based GCell size
[11/26 11:29:31     69s] (I)      Use row-based GCell align
[11/26 11:29:31     69s] (I)      layer 0 area = 280000
[11/26 11:29:31     69s] (I)      layer 1 area = 320000
[11/26 11:29:31     69s] (I)      layer 2 area = 320000
[11/26 11:29:31     69s] (I)      layer 3 area = 320000
[11/26 11:29:31     69s] (I)      layer 4 area = 320000
[11/26 11:29:31     69s] (I)      layer 5 area = 320000
[11/26 11:29:31     69s] (I)      layer 6 area = 320000
[11/26 11:29:31     69s] (I)      layer 7 area = 800000
[11/26 11:29:31     69s] (I)      layer 8 area = 800000
[11/26 11:29:31     69s] (I)      GCell unit size   : 5220
[11/26 11:29:31     69s] (I)      GCell multiplier  : 1
[11/26 11:29:31     69s] (I)      GCell row height  : 5220
[11/26 11:29:31     69s] (I)      Actual row height : 5220
[11/26 11:29:31     69s] (I)      GCell align ref   : 12180 12180
[11/26 11:29:31     69s] [NR-eGR] Track table information for default rule: 
[11/26 11:29:31     69s] [NR-eGR] Metal1 has single uniform track structure
[11/26 11:29:31     69s] [NR-eGR] Metal2 has single uniform track structure
[11/26 11:29:31     69s] [NR-eGR] Metal3 has single uniform track structure
[11/26 11:29:31     69s] [NR-eGR] Metal4 has single uniform track structure
[11/26 11:29:31     69s] [NR-eGR] Metal5 has single uniform track structure
[11/26 11:29:31     69s] [NR-eGR] Metal6 has single uniform track structure
[11/26 11:29:31     69s] [NR-eGR] Metal7 has single uniform track structure
[11/26 11:29:31     69s] [NR-eGR] Metal8 has single uniform track structure
[11/26 11:29:31     69s] [NR-eGR] Metal9 has single uniform track structure
[11/26 11:29:31     69s] (I)      =============== Default via ================
[11/26 11:29:31     69s] (I)      +---+------------------+-------------------+
[11/26 11:29:31     69s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/26 11:29:31     69s] (I)      +---+------------------+-------------------+
[11/26 11:29:31     69s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/26 11:29:31     69s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/26 11:29:31     69s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/26 11:29:31     69s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/26 11:29:31     69s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/26 11:29:31     69s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/26 11:29:31     69s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/26 11:29:31     69s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/26 11:29:31     69s] (I)      +---+------------------+-------------------+
[11/26 11:29:31     69s] [NR-eGR] Read 510 PG shapes
[11/26 11:29:31     69s] [NR-eGR] Read 0 clock shapes
[11/26 11:29:31     69s] [NR-eGR] Read 0 other shapes
[11/26 11:29:31     69s] [NR-eGR] #Routing Blockages  : 0
[11/26 11:29:31     69s] [NR-eGR] #Instance Blockages : 0
[11/26 11:29:31     69s] [NR-eGR] #PG Blockages       : 510
[11/26 11:29:31     69s] [NR-eGR] #Halo Blockages     : 0
[11/26 11:29:31     69s] [NR-eGR] #Boundary Blockages : 0
[11/26 11:29:31     69s] [NR-eGR] #Clock Blockages    : 0
[11/26 11:29:31     69s] [NR-eGR] #Other Blockages    : 0
[11/26 11:29:31     69s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 11:29:31     69s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 11:29:31     69s] [NR-eGR] Read 126 nets ( ignored 0 )
[11/26 11:29:31     69s] (I)      early_global_route_priority property id does not exist.
[11/26 11:29:31     69s] (I)      Read Num Blocks=510  Num Prerouted Wires=0  Num CS=0
[11/26 11:29:31     69s] (I)      Layer 1 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:31     69s] (I)      Layer 2 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:31     69s] (I)      Layer 3 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:31     69s] (I)      Layer 4 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:31     69s] (I)      Layer 5 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:31     69s] (I)      Layer 6 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:31     69s] (I)      Layer 7 (V) : #blockages 90 : #preroutes 0
[11/26 11:29:31     69s] (I)      Layer 8 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:31     69s] (I)      Number of ignored nets                =      0
[11/26 11:29:31     69s] (I)      Number of connected nets              =      0
[11/26 11:29:31     69s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 11:29:31     69s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 11:29:31     69s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 11:29:31     69s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 11:29:31     69s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 11:29:31     69s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 11:29:31     69s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 11:29:31     69s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 11:29:31     69s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 11:29:31     69s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 11:29:31     69s] (I)      Ndr track 0 does not exist
[11/26 11:29:31     69s] (I)      ---------------------Grid Graph Info--------------------
[11/26 11:29:31     69s] (I)      Routing area        : (0, 0) - (105560, 97440)
[11/26 11:29:31     69s] (I)      Core area           : (12180, 12180) - (93380, 85260)
[11/26 11:29:31     69s] (I)      Site width          :   580  (dbu)
[11/26 11:29:31     69s] (I)      Row height          :  5220  (dbu)
[11/26 11:29:31     69s] (I)      GCell row height    :  5220  (dbu)
[11/26 11:29:31     69s] (I)      GCell width         :  5220  (dbu)
[11/26 11:29:31     69s] (I)      GCell height        :  5220  (dbu)
[11/26 11:29:31     69s] (I)      Grid                :    20    19     9
[11/26 11:29:31     69s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/26 11:29:31     69s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/26 11:29:31     69s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/26 11:29:31     69s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/26 11:29:31     69s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/26 11:29:31     69s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/26 11:29:31     69s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/26 11:29:31     69s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/26 11:29:31     69s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/26 11:29:31     69s] (I)      Total num of tracks :   168   182   168   182   168   182   168    60    55
[11/26 11:29:31     69s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/26 11:29:31     69s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/26 11:29:31     69s] (I)      --------------------------------------------------------
[11/26 11:29:31     69s] 
[11/26 11:29:31     69s] [NR-eGR] ============ Routing rule table ============
[11/26 11:29:31     69s] [NR-eGR] Rule id: 0  Nets: 126
[11/26 11:29:31     69s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 11:29:31     69s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/26 11:29:31     69s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/26 11:29:31     69s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/26 11:29:31     69s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/26 11:29:31     69s] [NR-eGR] ========================================
[11/26 11:29:31     69s] [NR-eGR] 
[11/26 11:29:31     69s] (I)      =============== Blocked Tracks ===============
[11/26 11:29:31     69s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:31     69s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 11:29:31     69s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:31     69s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 11:29:31     69s] (I)      |     2 |    3458 |      452 |        13.07% |
[11/26 11:29:31     69s] (I)      |     3 |    3360 |      212 |         6.31% |
[11/26 11:29:31     69s] (I)      |     4 |    3458 |      452 |        13.07% |
[11/26 11:29:31     69s] (I)      |     5 |    3360 |      212 |         6.31% |
[11/26 11:29:31     69s] (I)      |     6 |    3458 |      452 |        13.07% |
[11/26 11:29:31     69s] (I)      |     7 |    3360 |      212 |         6.31% |
[11/26 11:29:31     69s] (I)      |     8 |    1140 |      595 |        52.19% |
[11/26 11:29:31     69s] (I)      |     9 |    1100 |      608 |        55.27% |
[11/26 11:29:31     69s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:31     69s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2055.15 MB )
[11/26 11:29:31     69s] (I)      Reset routing kernel
[11/26 11:29:31     69s] (I)      Started Global Routing ( Curr Mem: 2055.15 MB )
[11/26 11:29:31     69s] (I)      totalPins=418  totalGlobalPin=383 (91.63%)
[11/26 11:29:31     69s] (I)      total 2D Cap : 20570 = (10111 H, 10459 V)
[11/26 11:29:31     69s] [NR-eGR] Layer group 1: route 126 net(s) in layer range [2, 9]
[11/26 11:29:31     69s] (I)      
[11/26 11:29:31     69s] (I)      ============  Phase 1a Route ============
[11/26 11:29:31     69s] (I)      Usage: 493 = (240 H, 253 V) = (2.37% H, 2.42% V) = (6.264e+02um H, 6.603e+02um V)
[11/26 11:29:31     69s] (I)      
[11/26 11:29:31     69s] (I)      ============  Phase 1b Route ============
[11/26 11:29:31     69s] (I)      Usage: 493 = (240 H, 253 V) = (2.37% H, 2.42% V) = (6.264e+02um H, 6.603e+02um V)
[11/26 11:29:31     69s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.286730e+03um
[11/26 11:29:31     69s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 11:29:31     69s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 11:29:31     69s] (I)      
[11/26 11:29:31     69s] (I)      ============  Phase 1c Route ============
[11/26 11:29:31     69s] (I)      Usage: 493 = (240 H, 253 V) = (2.37% H, 2.42% V) = (6.264e+02um H, 6.603e+02um V)
[11/26 11:29:31     69s] (I)      
[11/26 11:29:31     69s] (I)      ============  Phase 1d Route ============
[11/26 11:29:31     69s] (I)      Usage: 493 = (240 H, 253 V) = (2.37% H, 2.42% V) = (6.264e+02um H, 6.603e+02um V)
[11/26 11:29:31     69s] (I)      
[11/26 11:29:31     69s] (I)      ============  Phase 1e Route ============
[11/26 11:29:31     69s] (I)      Usage: 493 = (240 H, 253 V) = (2.37% H, 2.42% V) = (6.264e+02um H, 6.603e+02um V)
[11/26 11:29:31     69s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.286730e+03um
[11/26 11:29:31     69s] (I)      
[11/26 11:29:31     69s] (I)      ============  Phase 1l Route ============
[11/26 11:29:31     69s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 11:29:31     69s] (I)      Layer  2:       3122       406         0           0        3240    ( 0.00%) 
[11/26 11:29:31     69s] (I)      Layer  3:       3065       229         0           0        3249    ( 0.00%) 
[11/26 11:29:31     69s] (I)      Layer  4:       3122         6         0           0        3240    ( 0.00%) 
[11/26 11:29:31     69s] (I)      Layer  5:       3065         5         0           0        3249    ( 0.00%) 
[11/26 11:29:31     69s] (I)      Layer  6:       3122         0         0           0        3240    ( 0.00%) 
[11/26 11:29:31     69s] (I)      Layer  7:       3065         0         0           0        3249    ( 0.00%) 
[11/26 11:29:31     69s] (I)      Layer  8:        518         0         0         510         570    (47.22%) 
[11/26 11:29:31     69s] (I)      Layer  9:        463         0         0         558         525    (51.52%) 
[11/26 11:29:31     69s] (I)      Total:         19542       646         0        1068       20562    ( 4.94%) 
[11/26 11:29:31     69s] (I)      
[11/26 11:29:31     69s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 11:29:31     69s] [NR-eGR]                        OverCon            
[11/26 11:29:31     69s] [NR-eGR]                         #Gcell     %Gcell
[11/26 11:29:31     69s] [NR-eGR]        Layer             (1-0)    OverCon
[11/26 11:29:31     69s] [NR-eGR] ----------------------------------------------
[11/26 11:29:31     69s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:31     69s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:31     69s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:31     69s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:31     69s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:31     69s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:31     69s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:31     69s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:31     69s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:31     69s] [NR-eGR] ----------------------------------------------
[11/26 11:29:31     69s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/26 11:29:31     69s] [NR-eGR] 
[11/26 11:29:31     69s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2063.15 MB )
[11/26 11:29:31     69s] (I)      total 2D Cap : 20610 = (10113 H, 10497 V)
[11/26 11:29:31     69s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 11:29:31     69s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2063.2M
[11/26 11:29:31     69s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.009, REAL:0.009, MEM:2063.2M, EPOCH TIME: 1732600771.510481
[11/26 11:29:31     69s] OPERPROF: Starting HotSpotCal at level 1, MEM:2063.2M, EPOCH TIME: 1732600771.510504
[11/26 11:29:31     69s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:31     69s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 11:29:31     69s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:31     69s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 11:29:31     69s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:31     69s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 11:29:31     69s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 11:29:31     69s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2063.2M, EPOCH TIME: 1732600771.510615
[11/26 11:29:31     69s] Skipped repairing congestion.
[11/26 11:29:31     69s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2063.2M, EPOCH TIME: 1732600771.510638
[11/26 11:29:31     69s] Starting Early Global Route wiring: mem = 2063.2M
[11/26 11:29:31     69s] (I)      ============= Track Assignment ============
[11/26 11:29:31     69s] (I)      Started Track Assignment (1T) ( Curr Mem: 2063.15 MB )
[11/26 11:29:31     69s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/26 11:29:31     69s] (I)      Run Multi-thread track assignment
[11/26 11:29:31     69s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2063.15 MB )
[11/26 11:29:31     69s] (I)      Started Export ( Curr Mem: 2063.15 MB )
[11/26 11:29:31     69s] [NR-eGR]                 Length (um)  Vias 
[11/26 11:29:31     69s] [NR-eGR] ----------------------------------
[11/26 11:29:31     69s] [NR-eGR]  Metal1  (1H)             0   408 
[11/26 11:29:31     69s] [NR-eGR]  Metal2  (2V)           700   552 
[11/26 11:29:31     69s] [NR-eGR]  Metal3  (3H)           633    11 
[11/26 11:29:31     69s] [NR-eGR]  Metal4  (4V)            12     3 
[11/26 11:29:31     69s] [NR-eGR]  Metal5  (5H)            22     0 
[11/26 11:29:31     69s] [NR-eGR]  Metal6  (6V)             0     0 
[11/26 11:29:31     69s] [NR-eGR]  Metal7  (7H)             0     0 
[11/26 11:29:31     69s] [NR-eGR]  Metal8  (8V)             0     0 
[11/26 11:29:31     69s] [NR-eGR]  Metal9  (9H)             0     0 
[11/26 11:29:31     69s] [NR-eGR] ----------------------------------
[11/26 11:29:31     69s] [NR-eGR]          Total         1367   974 
[11/26 11:29:31     69s] [NR-eGR] --------------------------------------------------------------------------
[11/26 11:29:31     69s] [NR-eGR] Total half perimeter of net bounding box: 1163um
[11/26 11:29:31     69s] [NR-eGR] Total length: 1367um, number of vias: 974
[11/26 11:29:31     69s] [NR-eGR] --------------------------------------------------------------------------
[11/26 11:29:31     69s] [NR-eGR] Total eGR-routed clock nets wire length: 128um, number of vias: 58
[11/26 11:29:31     69s] [NR-eGR] --------------------------------------------------------------------------
[11/26 11:29:31     69s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2063.15 MB )
[11/26 11:29:31     69s] Early Global Route wiring runtime: 0.00 seconds, mem = 1998.2M
[11/26 11:29:31     69s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.003, REAL:0.003, MEM:1998.2M, EPOCH TIME: 1732600771.514110
[11/26 11:29:31     69s] Tdgp not successfully inited but do clear! skip clearing
[11/26 11:29:31     69s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[11/26 11:29:31     69s] *** Finishing placeDesign default flow ***
[11/26 11:29:31     69s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 45.45% flops. Placement and timing QoR can be severely impacted in this case!
[11/26 11:29:31     69s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/26 11:29:31     69s] **placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1998.2M **
[11/26 11:29:31     69s] Tdgp not successfully inited but do clear! skip clearing
[11/26 11:29:31     69s] 
[11/26 11:29:31     69s] *** Summary of all messages that are not suppressed in this session:
[11/26 11:29:31     69s] Severity  ID               Count  Summary                                  
[11/26 11:29:31     69s] WARNING   IMPDB-2078          40  Output pin %s of instance %s is connecte...
[11/26 11:29:31     69s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[11/26 11:29:31     69s] WARNING   IMPDC-348           16  The output pin %s is connected to power/...
[11/26 11:29:31     69s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/26 11:29:31     69s] WARNING   IMPSP-9042           1  Scan chains were not defined, -place_glo...
[11/26 11:29:31     69s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[11/26 11:29:31     69s] *** Message Summary: 60 warning(s), 2 error(s)
[11/26 11:29:31     69s] 
[11/26 11:29:31     69s] *** placeDesign #1 [finish] : cpu/real = 0:00:02.1/0:00:03.3 (0.6), totSession cpu/real = 0:01:09.2/0:09:20.8 (0.1), mem = 1998.2M
[11/26 11:29:31     69s] 
[11/26 11:29:31     69s] =============================================================================================
[11/26 11:29:31     69s]  Final TAT Report : placeDesign #1                                              21.15-s110_1
[11/26 11:29:31     69s] =============================================================================================
[11/26 11:29:31     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 11:29:31     69s] ---------------------------------------------------------------------------------------------
[11/26 11:29:31     69s] [ TimingUpdate           ]      6   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 11:29:31     69s] [ FullDelayCalc          ]      3   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.1    0.6
[11/26 11:29:31     69s] [ MISC                   ]          0:00:03.1  (  94.6 % )     0:00:03.1 /  0:00:02.0    0.6
[11/26 11:29:31     69s] ---------------------------------------------------------------------------------------------
[11/26 11:29:31     69s]  placeDesign #1 TOTAL               0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:02.1    0.6
[11/26 11:29:31     69s] ---------------------------------------------------------------------------------------------
[11/26 11:29:31     69s] 
[11/26 11:29:43     70s] <CMD> setLayerPreference node_layer -isVisible 0
[11/26 11:29:54     71s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/26 11:29:54     71s] <CMD> optDesign -preCTS
[11/26 11:29:54     71s] Executing: place_opt_design -opt
[11/26 11:29:54     71s] **INFO: User settings:
[11/26 11:29:54     71s] setExtractRCMode -engine                            preRoute
[11/26 11:29:54     71s] setUsefulSkewMode -maxAllowedDelay                  1
[11/26 11:29:54     71s] setUsefulSkewMode -noBoundary                       false
[11/26 11:29:54     71s] setDelayCalMode -engine                             aae
[11/26 11:29:54     71s] setDelayCalMode -ignoreNetLoad                      false
[11/26 11:29:54     71s] setOptMode -fixCap                                  true
[11/26 11:29:54     71s] setOptMode -fixFanoutLoad                           false
[11/26 11:29:54     71s] setOptMode -fixTran                                 true
[11/26 11:29:54     71s] setPlaceMode -place_design_floorplan_mode           false
[11/26 11:29:54     71s] setPlaceMode -place_detail_check_route              false
[11/26 11:29:54     71s] setPlaceMode -place_detail_preserve_routing         true
[11/26 11:29:54     71s] setPlaceMode -place_detail_remove_affected_routing  false
[11/26 11:29:54     71s] setPlaceMode -place_detail_swap_eeq_cells           false
[11/26 11:29:54     71s] setPlaceMode -place_global_clock_gate_aware         true
[11/26 11:29:54     71s] setPlaceMode -place_global_cong_effort              auto
[11/26 11:29:54     71s] setPlaceMode -place_global_ignore_scan              true
[11/26 11:29:54     71s] setPlaceMode -place_global_ignore_spare             false
[11/26 11:29:54     71s] setPlaceMode -place_global_module_aware_spare       false
[11/26 11:29:54     71s] setPlaceMode -place_global_place_io_pins            true
[11/26 11:29:54     71s] setPlaceMode -place_global_reorder_scan             true
[11/26 11:29:54     71s] setPlaceMode -powerDriven                           false
[11/26 11:29:54     71s] setPlaceMode -timingDriven                          true
[11/26 11:29:54     71s] setAnalysisMode -clkSrcPath                         true
[11/26 11:29:54     71s] setAnalysisMode -clockPropagation                   sdcControl
[11/26 11:29:54     71s] setAnalysisMode -virtualIPO                         false
[11/26 11:29:54     71s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[11/26 11:29:54     71s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:01:11.0/0:09:44.1 (0.1), mem = 2007.0M
[11/26 11:29:54     71s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/26 11:29:54     71s] *** Starting GigaPlace ***
[11/26 11:29:54     71s] #optDebug: fT-E <X 2 3 1 0>
[11/26 11:29:54     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2007.0M, EPOCH TIME: 1732600794.869110
[11/26 11:29:54     71s] Processing tracks to init pin-track alignment.
[11/26 11:29:54     71s] z: 2, totalTracks: 1
[11/26 11:29:54     71s] z: 4, totalTracks: 1
[11/26 11:29:54     71s] z: 6, totalTracks: 1
[11/26 11:29:54     71s] z: 8, totalTracks: 1
[11/26 11:29:54     71s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:54     71s] All LLGs are deleted
[11/26 11:29:54     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2007.0M, EPOCH TIME: 1732600794.870917
[11/26 11:29:54     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2006.9M, EPOCH TIME: 1732600794.871093
[11/26 11:29:54     71s] # Building controller1 llgBox search-tree.
[11/26 11:29:54     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2006.9M, EPOCH TIME: 1732600794.871146
[11/26 11:29:54     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2006.9M, EPOCH TIME: 1732600794.871260
[11/26 11:29:54     71s] Max number of tech site patterns supported in site array is 256.
[11/26 11:29:54     71s] Core basic site is gsclib090site
[11/26 11:29:54     71s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2006.9M, EPOCH TIME: 1732600794.876505
[11/26 11:29:54     71s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 11:29:54     71s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/26 11:29:54     71s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2006.9M, EPOCH TIME: 1732600794.876594
[11/26 11:29:54     71s] SiteArray: non-trimmed site array dimensions = 14 x 140
[11/26 11:29:54     71s] SiteArray: use 20,480 bytes
[11/26 11:29:54     71s] SiteArray: current memory after site array memory allocation 2007.0M
[11/26 11:29:54     71s] SiteArray: FP blocked sites are writable
[11/26 11:29:54     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 11:29:54     71s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2007.0M, EPOCH TIME: 1732600794.876816
[11/26 11:29:54     71s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.000, MEM:2007.0M, EPOCH TIME: 1732600794.876858
[11/26 11:29:54     71s] SiteArray: number of non floorplan blocked sites for llg default is 1960
[11/26 11:29:54     71s] Atter site array init, number of instance map data is 0.
[11/26 11:29:54     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2007.0M, EPOCH TIME: 1732600794.877291
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:54     71s] OPERPROF:     Starting CMU at level 3, MEM:2007.0M, EPOCH TIME: 1732600794.877462
[11/26 11:29:54     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2007.0M, EPOCH TIME: 1732600794.877648
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:54     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2007.0M, EPOCH TIME: 1732600794.877690
[11/26 11:29:54     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2007.0M, EPOCH TIME: 1732600794.877701
[11/26 11:29:54     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2007.0M, EPOCH TIME: 1732600794.877720
[11/26 11:29:54     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2007.0MB).
[11/26 11:29:54     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2007.0M, EPOCH TIME: 1732600794.877774
[11/26 11:29:54     71s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2007.0M, EPOCH TIME: 1732600794.877783
[11/26 11:29:54     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:54     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] All LLGs are deleted
[11/26 11:29:54     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2007.0M, EPOCH TIME: 1732600794.878262
[11/26 11:29:54     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2007.0M, EPOCH TIME: 1732600794.878392
[11/26 11:29:54     71s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.002, REAL:0.002, MEM:2001.0M, EPOCH TIME: 1732600794.879860
[11/26 11:29:54     71s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:11.1/0:09:44.1 (0.1), mem = 2001.0M
[11/26 11:29:54     71s] VSMManager cleared!
[11/26 11:29:54     71s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:11.1/0:09:44.1 (0.1), mem = 2001.0M
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s] =============================================================================================
[11/26 11:29:54     71s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.15-s110_1
[11/26 11:29:54     71s] =============================================================================================
[11/26 11:29:54     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 11:29:54     71s] ---------------------------------------------------------------------------------------------
[11/26 11:29:54     71s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:54     71s] ---------------------------------------------------------------------------------------------
[11/26 11:29:54     71s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:54     71s] ---------------------------------------------------------------------------------------------
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s] Enable CTE adjustment.
[11/26 11:29:54     71s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1750.9M, totSessionCpu=0:01:11 **
[11/26 11:29:54     71s] Info: 1 threads available for lower-level modules during optimization.
[11/26 11:29:54     71s] GigaOpt running with 1 threads.
[11/26 11:29:54     71s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:11.1/0:09:44.2 (0.1), mem = 2001.0M
[11/26 11:29:54     71s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/26 11:29:54     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2001.0M, EPOCH TIME: 1732600794.887112
[11/26 11:29:54     71s] Processing tracks to init pin-track alignment.
[11/26 11:29:54     71s] z: 2, totalTracks: 1
[11/26 11:29:54     71s] z: 4, totalTracks: 1
[11/26 11:29:54     71s] z: 6, totalTracks: 1
[11/26 11:29:54     71s] z: 8, totalTracks: 1
[11/26 11:29:54     71s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:54     71s] All LLGs are deleted
[11/26 11:29:54     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2001.0M, EPOCH TIME: 1732600794.888513
[11/26 11:29:54     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2001.0M, EPOCH TIME: 1732600794.888661
[11/26 11:29:54     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2001.0M, EPOCH TIME: 1732600794.888700
[11/26 11:29:54     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2001.0M, EPOCH TIME: 1732600794.888783
[11/26 11:29:54     71s] Max number of tech site patterns supported in site array is 256.
[11/26 11:29:54     71s] Core basic site is gsclib090site
[11/26 11:29:54     71s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2001.0M, EPOCH TIME: 1732600794.893743
[11/26 11:29:54     71s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 11:29:54     71s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 11:29:54     71s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2001.0M, EPOCH TIME: 1732600794.893812
[11/26 11:29:54     71s] Fast DP-INIT is on for default
[11/26 11:29:54     71s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 11:29:54     71s] Atter site array init, number of instance map data is 0.
[11/26 11:29:54     71s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2001.0M, EPOCH TIME: 1732600794.894402
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:54     71s] OPERPROF:     Starting CMU at level 3, MEM:2001.0M, EPOCH TIME: 1732600794.894521
[11/26 11:29:54     71s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2001.0M, EPOCH TIME: 1732600794.894673
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:54     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2001.0M, EPOCH TIME: 1732600794.894714
[11/26 11:29:54     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2001.0M, EPOCH TIME: 1732600794.894726
[11/26 11:29:54     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2001.0M, EPOCH TIME: 1732600794.894738
[11/26 11:29:54     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2001.0MB).
[11/26 11:29:54     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2001.0M, EPOCH TIME: 1732600794.894789
[11/26 11:29:54     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2001.0M, EPOCH TIME: 1732600794.894824
[11/26 11:29:54     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:54     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:54     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2001.0M, EPOCH TIME: 1732600794.895700
[11/26 11:29:54     71s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 11:29:54     71s] Summary for sequential cells identification: 
[11/26 11:29:54     71s]   Identified SBFF number: 112
[11/26 11:29:54     71s]   Identified MBFF number: 0
[11/26 11:29:54     71s]   Identified SB Latch number: 0
[11/26 11:29:54     71s]   Identified MB Latch number: 0
[11/26 11:29:54     71s]   Not identified SBFF number: 8
[11/26 11:29:54     71s]   Not identified MBFF number: 0
[11/26 11:29:54     71s]   Not identified SB Latch number: 0
[11/26 11:29:54     71s]   Not identified MB Latch number: 0
[11/26 11:29:54     71s]   Number of sequential cells which are not FFs: 32
[11/26 11:29:54     71s]  Visiting view : WC
[11/26 11:29:54     71s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/26 11:29:54     71s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/26 11:29:54     71s]  Visiting view : BC
[11/26 11:29:54     71s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/26 11:29:54     71s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/26 11:29:54     71s] TLC MultiMap info (StdDelay):
[11/26 11:29:54     71s]   : Min + Fast + 1 + no RcCorner := 11ps
[11/26 11:29:54     71s]   : Min + Fast + 1 + RC := 12.1ps
[11/26 11:29:54     71s]   : Max + slow + 1 + no RcCorner := 33ps
[11/26 11:29:54     71s]   : Max + slow + 1 + RC := 36ps
[11/26 11:29:54     71s]  Setting StdDelay to: 36ps
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s] Trim Metal Layers:
[11/26 11:29:54     71s] LayerId::1 widthSet size::4
[11/26 11:29:54     71s] LayerId::2 widthSet size::4
[11/26 11:29:54     71s] LayerId::3 widthSet size::4
[11/26 11:29:54     71s] LayerId::4 widthSet size::4
[11/26 11:29:54     71s] LayerId::5 widthSet size::4
[11/26 11:29:54     71s] LayerId::6 widthSet size::4
[11/26 11:29:54     71s] LayerId::7 widthSet size::4
[11/26 11:29:54     71s] LayerId::8 widthSet size::4
[11/26 11:29:54     71s] LayerId::9 widthSet size::3
[11/26 11:29:54     71s] Updating RC grid for preRoute extraction ...
[11/26 11:29:54     71s] eee: pegSigSF::1.070000
[11/26 11:29:54     71s] Initializing multi-corner capacitance tables ... 
[11/26 11:29:54     71s] Initializing multi-corner resistance tables ...
[11/26 11:29:54     71s] eee: l::1 avDens::0.079959 usedTrk::28.785268 availTrk::360.000000 sigTrk::28.785268
[11/26 11:29:54     71s] eee: l::2 avDens::0.076547 usedTrk::27.556973 availTrk::360.000000 sigTrk::27.556973
[11/26 11:29:54     71s] eee: l::3 avDens::0.046221 usedTrk::24.959406 availTrk::540.000000 sigTrk::24.959406
[11/26 11:29:54     71s] eee: l::4 avDens::0.001646 usedTrk::0.444444 availTrk::270.000000 sigTrk::0.444444
[11/26 11:29:54     71s] eee: l::5 avDens::0.004691 usedTrk::0.844444 availTrk::180.000000 sigTrk::0.844444
[11/26 11:29:54     71s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:29:54     71s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:29:54     71s] eee: l::8 avDens::0.161344 usedTrk::19.361303 availTrk::120.000000 sigTrk::19.361303
[11/26 11:29:54     71s] eee: l::9 avDens::0.177120 usedTrk::21.254406 availTrk::120.000000 sigTrk::21.254406
[11/26 11:29:54     71s] {RT RC 0 9 9 {8 0} 1}
[11/26 11:29:54     71s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.024613 aWlH=0.000000 lMod=0 pMax=0.806400 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s] Creating Lib Analyzer ...
[11/26 11:29:54     71s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/26 11:29:54     71s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/26 11:29:54     71s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/26 11:29:54     71s] 
[11/26 11:29:54     71s] {RT RC 0 9 9 {8 0} 1}
[11/26 11:29:55     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=2025.0M
[11/26 11:29:55     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=2025.0M
[11/26 11:29:55     71s] Creating Lib Analyzer, finished. 
[11/26 11:29:55     71s] AAE DB initialization (MEM=1996.36 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/26 11:29:55     71s] #optDebug: fT-S <1 2 3 1 0>
[11/26 11:29:55     71s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/26 11:29:55     71s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/26 11:29:55     71s] **optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 1753.5M, totSessionCpu=0:01:11 **
[11/26 11:29:55     71s] *** optDesign -preCTS ***
[11/26 11:29:55     71s] DRC Margin: user margin 0.0; extra margin 0.2
[11/26 11:29:55     71s] Setup Target Slack: user slack 0; extra slack 0.0
[11/26 11:29:55     71s] Hold Target Slack: user slack 0
[11/26 11:29:55     71s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/26 11:29:55     71s] Type 'man IMPOPT-3195' for more detail.
[11/26 11:29:55     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1994.4M, EPOCH TIME: 1732600795.348976
[11/26 11:29:55     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:55     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1994.4M, EPOCH TIME: 1732600795.354592
[11/26 11:29:55     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:55     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] TimeStamp Deleting Cell Server Begin ...
[11/26 11:29:55     71s] Deleting Lib Analyzer.
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] TimeStamp Deleting Cell Server End ...
[11/26 11:29:55     71s] Multi-VT timing optimization disabled based on library information.
[11/26 11:29:55     71s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 11:29:55     71s] Summary for sequential cells identification: 
[11/26 11:29:55     71s]   Identified SBFF number: 112
[11/26 11:29:55     71s]   Identified MBFF number: 0
[11/26 11:29:55     71s]   Identified SB Latch number: 0
[11/26 11:29:55     71s]   Identified MB Latch number: 0
[11/26 11:29:55     71s]   Not identified SBFF number: 8
[11/26 11:29:55     71s]   Not identified MBFF number: 0
[11/26 11:29:55     71s]   Not identified SB Latch number: 0
[11/26 11:29:55     71s]   Not identified MB Latch number: 0
[11/26 11:29:55     71s]   Number of sequential cells which are not FFs: 32
[11/26 11:29:55     71s]  Visiting view : WC
[11/26 11:29:55     71s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/26 11:29:55     71s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/26 11:29:55     71s]  Visiting view : BC
[11/26 11:29:55     71s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/26 11:29:55     71s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/26 11:29:55     71s] TLC MultiMap info (StdDelay):
[11/26 11:29:55     71s]   : Min + Fast + 1 + no RcCorner := 11ps
[11/26 11:29:55     71s]   : Min + Fast + 1 + RC := 12.1ps
[11/26 11:29:55     71s]   : Max + slow + 1 + no RcCorner := 33ps
[11/26 11:29:55     71s]   : Max + slow + 1 + RC := 36ps
[11/26 11:29:55     71s]  Setting StdDelay to: 36ps
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] TimeStamp Deleting Cell Server Begin ...
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] TimeStamp Deleting Cell Server End ...
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] Creating Lib Analyzer ...
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/26 11:29:55     71s] Summary for sequential cells identification: 
[11/26 11:29:55     71s]   Identified SBFF number: 112
[11/26 11:29:55     71s]   Identified MBFF number: 0
[11/26 11:29:55     71s]   Identified SB Latch number: 0
[11/26 11:29:55     71s]   Identified MB Latch number: 0
[11/26 11:29:55     71s]   Not identified SBFF number: 8
[11/26 11:29:55     71s]   Not identified MBFF number: 0
[11/26 11:29:55     71s]   Not identified SB Latch number: 0
[11/26 11:29:55     71s]   Not identified MB Latch number: 0
[11/26 11:29:55     71s]   Number of sequential cells which are not FFs: 32
[11/26 11:29:55     71s]  Visiting view : WC
[11/26 11:29:55     71s]    : PowerDomain = none : Weighted F : unweighted  = 36.00 (1.000) with rcCorner = 0
[11/26 11:29:55     71s]    : PowerDomain = none : Weighted F : unweighted  = 33.00 (1.000) with rcCorner = -1
[11/26 11:29:55     71s]  Visiting view : BC
[11/26 11:29:55     71s]    : PowerDomain = none : Weighted F : unweighted  = 12.10 (1.000) with rcCorner = 0
[11/26 11:29:55     71s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = -1
[11/26 11:29:55     71s] TLC MultiMap info (StdDelay):
[11/26 11:29:55     71s]   : Min + Fast + 1 + no RcCorner := 11ps
[11/26 11:29:55     71s]   : Min + Fast + 1 + RC := 12.1ps
[11/26 11:29:55     71s]   : Max + slow + 1 + no RcCorner := 33ps
[11/26 11:29:55     71s]   : Max + slow + 1 + RC := 36ps
[11/26 11:29:55     71s]  Setting StdDelay to: 36ps
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/26 11:29:55     71s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/26 11:29:55     71s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/26 11:29:55     71s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] {RT RC 0 9 9 {8 0} 1}
[11/26 11:29:55     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=1994.4M
[11/26 11:29:55     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=1994.4M
[11/26 11:29:55     71s] Creating Lib Analyzer, finished. 
[11/26 11:29:55     71s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1994.4M, EPOCH TIME: 1732600795.775485
[11/26 11:29:55     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] All LLGs are deleted
[11/26 11:29:55     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1994.4M, EPOCH TIME: 1732600795.775545
[11/26 11:29:55     71s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1994.4M, EPOCH TIME: 1732600795.775584
[11/26 11:29:55     71s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1994.4M, EPOCH TIME: 1732600795.775652
[11/26 11:29:55     71s] {MMLU 0 0 128}
[11/26 11:29:55     71s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=1994.4M
[11/26 11:29:55     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=1994.4M
[11/26 11:29:55     71s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1994.36 MB )
[11/26 11:29:55     71s] (I)      ==================== Layers =====================
[11/26 11:29:55     71s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:55     71s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 11:29:55     71s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:55     71s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/26 11:29:55     71s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/26 11:29:55     71s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/26 11:29:55     71s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/26 11:29:55     71s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/26 11:29:55     71s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/26 11:29:55     71s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/26 11:29:55     71s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/26 11:29:55     71s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/26 11:29:55     71s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/26 11:29:55     71s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/26 11:29:55     71s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/26 11:29:55     71s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/26 11:29:55     71s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/26 11:29:55     71s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/26 11:29:55     71s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/26 11:29:55     71s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/26 11:29:55     71s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/26 11:29:55     71s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:55     71s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/26 11:29:55     71s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/26 11:29:55     71s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/26 11:29:55     71s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/26 11:29:55     71s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/26 11:29:55     71s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/26 11:29:55     71s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/26 11:29:55     71s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/26 11:29:55     71s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/26 11:29:55     71s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:55     71s] (I)      Started Import and model ( Curr Mem: 1994.36 MB )
[11/26 11:29:55     71s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:55     71s] (I)      Number of ignored instance 0
[11/26 11:29:55     71s] (I)      Number of inbound cells 0
[11/26 11:29:55     71s] (I)      Number of opened ILM blockages 0
[11/26 11:29:55     71s] (I)      Number of instances temporarily fixed by detailed placement 56
[11/26 11:29:55     71s] (I)      numMoveCells=136, numMacros=0  numPads=11  numMultiRowHeightInsts=0
[11/26 11:29:55     71s] (I)      cell height: 5220, count: 136
[11/26 11:29:55     71s] (I)      Number of nets = 126 ( 2 ignored )
[11/26 11:29:55     71s] (I)      Read rows... (mem=1994.4M)
[11/26 11:29:55     71s] (I)      Done Read rows (cpu=0.000s, mem=1994.4M)
[11/26 11:29:55     71s] (I)      Identified Clock instances: Flop 22, Clock buffer/inverter 0, Gate 0, Logic 0
[11/26 11:29:55     71s] (I)      Read module constraints... (mem=1994.4M)
[11/26 11:29:55     71s] (I)      Done Read module constraints (cpu=0.000s, mem=1994.4M)
[11/26 11:29:55     71s] (I)      == Non-default Options ==
[11/26 11:29:55     71s] (I)      Maximum routing layer                              : 9
[11/26 11:29:55     71s] (I)      Buffering-aware routing                            : true
[11/26 11:29:55     71s] (I)      Spread congestion away from blockages              : true
[11/26 11:29:55     71s] (I)      Number of threads                                  : 1
[11/26 11:29:55     71s] (I)      Overflow penalty cost                              : 10
[11/26 11:29:55     71s] (I)      Punch through distance                             : 1004.680000
[11/26 11:29:55     71s] (I)      Source-to-sink ratio                               : 0.300000
[11/26 11:29:55     71s] (I)      Method to set GCell size                           : row
[11/26 11:29:55     71s] (I)      Counted 325 PG shapes. We will not process PG shapes layer by layer.
[11/26 11:29:55     71s] (I)      Use row-based GCell size
[11/26 11:29:55     71s] (I)      Use row-based GCell align
[11/26 11:29:55     71s] (I)      layer 0 area = 280000
[11/26 11:29:55     71s] (I)      layer 1 area = 320000
[11/26 11:29:55     71s] (I)      layer 2 area = 320000
[11/26 11:29:55     71s] (I)      layer 3 area = 320000
[11/26 11:29:55     71s] (I)      layer 4 area = 320000
[11/26 11:29:55     71s] (I)      layer 5 area = 320000
[11/26 11:29:55     71s] (I)      layer 6 area = 320000
[11/26 11:29:55     71s] (I)      layer 7 area = 800000
[11/26 11:29:55     71s] (I)      layer 8 area = 800000
[11/26 11:29:55     71s] (I)      GCell unit size   : 5220
[11/26 11:29:55     71s] (I)      GCell multiplier  : 1
[11/26 11:29:55     71s] (I)      GCell row height  : 5220
[11/26 11:29:55     71s] (I)      Actual row height : 5220
[11/26 11:29:55     71s] (I)      GCell align ref   : 12180 12180
[11/26 11:29:55     71s] [NR-eGR] Track table information for default rule: 
[11/26 11:29:55     71s] [NR-eGR] Metal1 has single uniform track structure
[11/26 11:29:55     71s] [NR-eGR] Metal2 has single uniform track structure
[11/26 11:29:55     71s] [NR-eGR] Metal3 has single uniform track structure
[11/26 11:29:55     71s] [NR-eGR] Metal4 has single uniform track structure
[11/26 11:29:55     71s] [NR-eGR] Metal5 has single uniform track structure
[11/26 11:29:55     71s] [NR-eGR] Metal6 has single uniform track structure
[11/26 11:29:55     71s] [NR-eGR] Metal7 has single uniform track structure
[11/26 11:29:55     71s] [NR-eGR] Metal8 has single uniform track structure
[11/26 11:29:55     71s] [NR-eGR] Metal9 has single uniform track structure
[11/26 11:29:55     71s] (I)      =============== Default via ================
[11/26 11:29:55     71s] (I)      +---+------------------+-------------------+
[11/26 11:29:55     71s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/26 11:29:55     71s] (I)      +---+------------------+-------------------+
[11/26 11:29:55     71s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/26 11:29:55     71s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/26 11:29:55     71s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/26 11:29:55     71s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/26 11:29:55     71s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/26 11:29:55     71s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/26 11:29:55     71s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/26 11:29:55     71s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/26 11:29:55     71s] (I)      +---+------------------+-------------------+
[11/26 11:29:55     71s] [NR-eGR] Read 510 PG shapes
[11/26 11:29:55     71s] [NR-eGR] Read 0 clock shapes
[11/26 11:29:55     71s] [NR-eGR] Read 0 other shapes
[11/26 11:29:55     71s] [NR-eGR] #Routing Blockages  : 0
[11/26 11:29:55     71s] [NR-eGR] #Instance Blockages : 0
[11/26 11:29:55     71s] [NR-eGR] #PG Blockages       : 510
[11/26 11:29:55     71s] [NR-eGR] #Halo Blockages     : 0
[11/26 11:29:55     71s] [NR-eGR] #Boundary Blockages : 0
[11/26 11:29:55     71s] [NR-eGR] #Clock Blockages    : 0
[11/26 11:29:55     71s] [NR-eGR] #Other Blockages    : 0
[11/26 11:29:55     71s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 11:29:55     71s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 11:29:55     71s] [NR-eGR] Read 126 nets ( ignored 0 )
[11/26 11:29:55     71s] (I)      early_global_route_priority property id does not exist.
[11/26 11:29:55     71s] (I)      Read Num Blocks=510  Num Prerouted Wires=0  Num CS=0
[11/26 11:29:55     71s] (I)      Layer 1 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:55     71s] (I)      Layer 2 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:55     71s] (I)      Layer 3 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:55     71s] (I)      Layer 4 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:55     71s] (I)      Layer 5 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:55     71s] (I)      Layer 6 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:55     71s] (I)      Layer 7 (V) : #blockages 90 : #preroutes 0
[11/26 11:29:55     71s] (I)      Layer 8 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:55     71s] (I)      Number of ignored nets                =      0
[11/26 11:29:55     71s] (I)      Number of connected nets              =      0
[11/26 11:29:55     71s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 11:29:55     71s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 11:29:55     71s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 11:29:55     71s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 11:29:55     71s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 11:29:55     71s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 11:29:55     71s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 11:29:55     71s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 11:29:55     71s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 11:29:55     71s] (I)      Constructing bin map
[11/26 11:29:55     71s] (I)      Initialize bin information with width=10440 height=10440
[11/26 11:29:55     71s] (I)      Done constructing bin map
[11/26 11:29:55     71s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 11:29:55     71s] (I)      Ndr track 0 does not exist
[11/26 11:29:55     71s] (I)      ---------------------Grid Graph Info--------------------
[11/26 11:29:55     71s] (I)      Routing area        : (0, 0) - (105560, 97440)
[11/26 11:29:55     71s] (I)      Core area           : (12180, 12180) - (93380, 85260)
[11/26 11:29:55     71s] (I)      Site width          :   580  (dbu)
[11/26 11:29:55     71s] (I)      Row height          :  5220  (dbu)
[11/26 11:29:55     71s] (I)      GCell row height    :  5220  (dbu)
[11/26 11:29:55     71s] (I)      GCell width         :  5220  (dbu)
[11/26 11:29:55     71s] (I)      GCell height        :  5220  (dbu)
[11/26 11:29:55     71s] (I)      Grid                :    20    19     9
[11/26 11:29:55     71s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/26 11:29:55     71s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/26 11:29:55     71s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/26 11:29:55     71s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/26 11:29:55     71s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/26 11:29:55     71s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/26 11:29:55     71s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/26 11:29:55     71s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/26 11:29:55     71s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/26 11:29:55     71s] (I)      Total num of tracks :   168   182   168   182   168   182   168    60    55
[11/26 11:29:55     71s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/26 11:29:55     71s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/26 11:29:55     71s] (I)      --------------------------------------------------------
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] [NR-eGR] ============ Routing rule table ============
[11/26 11:29:55     71s] [NR-eGR] Rule id: 0  Nets: 126
[11/26 11:29:55     71s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 11:29:55     71s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/26 11:29:55     71s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/26 11:29:55     71s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/26 11:29:55     71s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/26 11:29:55     71s] [NR-eGR] ========================================
[11/26 11:29:55     71s] [NR-eGR] 
[11/26 11:29:55     71s] (I)      =============== Blocked Tracks ===============
[11/26 11:29:55     71s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:55     71s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 11:29:55     71s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:55     71s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 11:29:55     71s] (I)      |     2 |    3458 |      452 |        13.07% |
[11/26 11:29:55     71s] (I)      |     3 |    3360 |      212 |         6.31% |
[11/26 11:29:55     71s] (I)      |     4 |    3458 |      452 |        13.07% |
[11/26 11:29:55     71s] (I)      |     5 |    3360 |      212 |         6.31% |
[11/26 11:29:55     71s] (I)      |     6 |    3458 |      452 |        13.07% |
[11/26 11:29:55     71s] (I)      |     7 |    3360 |      212 |         6.31% |
[11/26 11:29:55     71s] (I)      |     8 |    1140 |      595 |        52.19% |
[11/26 11:29:55     71s] (I)      |     9 |    1100 |      608 |        55.27% |
[11/26 11:29:55     71s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:55     71s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1994.36 MB )
[11/26 11:29:55     71s] (I)      Reset routing kernel
[11/26 11:29:55     71s] (I)      Started Global Routing ( Curr Mem: 1994.36 MB )
[11/26 11:29:55     71s] (I)      totalPins=418  totalGlobalPin=383 (91.63%)
[11/26 11:29:55     71s] (I)      total 2D Cap : 20570 = (10111 H, 10459 V)
[11/26 11:29:55     71s] (I)      #blocked areas for congestion spreading : 0
[11/26 11:29:55     71s] [NR-eGR] Layer group 1: route 126 net(s) in layer range [2, 9]
[11/26 11:29:55     71s] (I)      
[11/26 11:29:55     71s] (I)      ============  Phase 1a Route ============
[11/26 11:29:55     71s] (I)      Usage: 496 = (252 H, 244 V) = (2.49% H, 2.33% V) = (6.577e+02um H, 6.368e+02um V)
[11/26 11:29:55     71s] (I)      
[11/26 11:29:55     71s] (I)      ============  Phase 1b Route ============
[11/26 11:29:55     71s] (I)      Usage: 496 = (252 H, 244 V) = (2.49% H, 2.33% V) = (6.577e+02um H, 6.368e+02um V)
[11/26 11:29:55     71s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.294560e+03um
[11/26 11:29:55     71s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 11:29:55     71s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 11:29:55     71s] (I)      
[11/26 11:29:55     71s] (I)      ============  Phase 1c Route ============
[11/26 11:29:55     71s] (I)      Usage: 496 = (252 H, 244 V) = (2.49% H, 2.33% V) = (6.577e+02um H, 6.368e+02um V)
[11/26 11:29:55     71s] (I)      
[11/26 11:29:55     71s] (I)      ============  Phase 1d Route ============
[11/26 11:29:55     71s] (I)      Usage: 496 = (252 H, 244 V) = (2.49% H, 2.33% V) = (6.577e+02um H, 6.368e+02um V)
[11/26 11:29:55     71s] (I)      
[11/26 11:29:55     71s] (I)      ============  Phase 1e Route ============
[11/26 11:29:55     71s] (I)      Usage: 496 = (252 H, 244 V) = (2.49% H, 2.33% V) = (6.577e+02um H, 6.368e+02um V)
[11/26 11:29:55     71s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.294560e+03um
[11/26 11:29:55     71s] (I)      
[11/26 11:29:55     71s] (I)      ============  Phase 1l Route ============
[11/26 11:29:55     71s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 11:29:55     71s] (I)      Layer  2:       3122       403         0           0        3240    ( 0.00%) 
[11/26 11:29:55     71s] (I)      Layer  3:       3065       241         0           0        3249    ( 0.00%) 
[11/26 11:29:55     71s] (I)      Layer  4:       3122         6         0           0        3240    ( 0.00%) 
[11/26 11:29:55     71s] (I)      Layer  5:       3065         5         0           0        3249    ( 0.00%) 
[11/26 11:29:55     71s] (I)      Layer  6:       3122         0         0           0        3240    ( 0.00%) 
[11/26 11:29:55     71s] (I)      Layer  7:       3065         0         0           0        3249    ( 0.00%) 
[11/26 11:29:55     71s] (I)      Layer  8:        518         0         0         510         570    (47.22%) 
[11/26 11:29:55     71s] (I)      Layer  9:        463         0         0         558         525    (51.52%) 
[11/26 11:29:55     71s] (I)      Total:         19542       655         0        1068       20562    ( 4.94%) 
[11/26 11:29:55     71s] (I)      
[11/26 11:29:55     71s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 11:29:55     71s] [NR-eGR]                        OverCon            
[11/26 11:29:55     71s] [NR-eGR]                         #Gcell     %Gcell
[11/26 11:29:55     71s] [NR-eGR]        Layer             (1-0)    OverCon
[11/26 11:29:55     71s] [NR-eGR] ----------------------------------------------
[11/26 11:29:55     71s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:55     71s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:55     71s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:55     71s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:55     71s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:55     71s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:55     71s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:55     71s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:55     71s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:55     71s] [NR-eGR] ----------------------------------------------
[11/26 11:29:55     71s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/26 11:29:55     71s] [NR-eGR] 
[11/26 11:29:55     71s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1994.36 MB )
[11/26 11:29:55     71s] (I)      total 2D Cap : 20610 = (10113 H, 10497 V)
[11/26 11:29:55     71s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 11:29:55     71s] (I)      ============= Track Assignment ============
[11/26 11:29:55     71s] (I)      Started Track Assignment (1T) ( Curr Mem: 1994.36 MB )
[11/26 11:29:55     71s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/26 11:29:55     71s] (I)      Run Multi-thread track assignment
[11/26 11:29:55     71s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1994.36 MB )
[11/26 11:29:55     71s] (I)      Started Export ( Curr Mem: 1994.36 MB )
[11/26 11:29:55     71s] [NR-eGR]                 Length (um)  Vias 
[11/26 11:29:55     71s] [NR-eGR] ----------------------------------
[11/26 11:29:55     71s] [NR-eGR]  Metal1  (1H)             0   408 
[11/26 11:29:55     71s] [NR-eGR]  Metal2  (2V)           676   553 
[11/26 11:29:55     71s] [NR-eGR]  Metal3  (3H)           662    11 
[11/26 11:29:55     71s] [NR-eGR]  Metal4  (4V)            12     3 
[11/26 11:29:55     71s] [NR-eGR]  Metal5  (5H)            22     0 
[11/26 11:29:55     71s] [NR-eGR]  Metal6  (6V)             0     0 
[11/26 11:29:55     71s] [NR-eGR]  Metal7  (7H)             0     0 
[11/26 11:29:55     71s] [NR-eGR]  Metal8  (8V)             0     0 
[11/26 11:29:55     71s] [NR-eGR]  Metal9  (9H)             0     0 
[11/26 11:29:55     71s] [NR-eGR] ----------------------------------
[11/26 11:29:55     71s] [NR-eGR]          Total         1372   975 
[11/26 11:29:55     71s] [NR-eGR] --------------------------------------------------------------------------
[11/26 11:29:55     71s] [NR-eGR] Total half perimeter of net bounding box: 1163um
[11/26 11:29:55     71s] [NR-eGR] Total length: 1372um, number of vias: 975
[11/26 11:29:55     71s] [NR-eGR] --------------------------------------------------------------------------
[11/26 11:29:55     71s] [NR-eGR] Total eGR-routed clock nets wire length: 140um, number of vias: 58
[11/26 11:29:55     71s] [NR-eGR] --------------------------------------------------------------------------
[11/26 11:29:55     71s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1994.36 MB )
[11/26 11:29:55     71s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1994.36 MB )
[11/26 11:29:55     71s] (I)      ====================================== Runtime Summary =======================================
[11/26 11:29:55     71s] (I)       Step                                             %      Start     Finish      Real       CPU 
[11/26 11:29:55     71s] (I)      ----------------------------------------------------------------------------------------------
[11/26 11:29:55     71s] (I)       Early Global Route kernel                  100.00%  24.27 sec  24.29 sec  0.01 sec  0.01 sec 
[11/26 11:29:55     71s] (I)       +-Import and model                          23.06%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Create place DB                          2.67%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | +-Import place data                      2.49%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Read instances and placement         0.90%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Read nets                            0.73%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Create route DB                         11.71%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | +-Import route data (1T)                10.52%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Read blockages ( Layer 2-9 )         2.36%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | | +-Read routing blockages             0.01%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | | +-Read instance blockages            0.24%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | | +-Read PG blockages                  0.32%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | | +-Read clock blockages               0.06%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | | +-Read other blockages               0.07%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | | +-Read halo blockages                0.01%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | | +-Read boundary cut boxes            0.01%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Read blackboxes                      0.05%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Read prerouted                       0.14%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Read unlegalized nets                0.04%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Read nets                            0.29%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Set up via pillars                   0.02%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Initialize 3D grid graph             0.04%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Model blockage capacity              1.25%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | | +-Initialize 3D capacity             1.00%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Read aux data                            0.21%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Others data preparation                  0.14%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Create route kernel                      7.37%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       +-Global Routing                            36.10%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Initialization                           0.21%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Net group 1                             32.11%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | +-Generate topology                      0.72%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | +-Phase 1a                               2.33%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Pattern routing (1T)                 1.74%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Add via demand to 2D                 0.13%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | +-Phase 1b                               0.18%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | +-Phase 1c                               0.05%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | +-Phase 1d                               0.05%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | +-Phase 1e                               0.50%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Route legalization                   0.17%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | | +-Legalize Reach Aware Violations    0.02%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | +-Phase 1l                              26.43%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | | +-Layer assignment (1T)               26.02%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Clean cong LA                            0.01%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       +-Export 3D cong map                         0.69%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Export 2D cong map                       0.21%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       +-Extract Global 3D Wires                    0.09%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       +-Track Assignment (1T)                      8.13%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Initialization                           0.10%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Track Assignment Kernel                  7.26%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Free Memory                              0.01%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       +-Export                                    10.27%  24.28 sec  24.29 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Export DB wires                          2.00%  24.28 sec  24.29 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | +-Export all nets                        1.27%  24.28 sec  24.28 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | | +-Set wire vias                          0.30%  24.29 sec  24.29 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Report wirelength                        6.91%  24.29 sec  24.29 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Update net boxes                         0.65%  24.29 sec  24.29 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       | +-Update timing                            0.02%  24.29 sec  24.29 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)       +-Postprocess design                         3.42%  24.29 sec  24.29 sec  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)      ====================== Summary by functions ======================
[11/26 11:29:55     71s] (I)       Lv  Step                                   %      Real       CPU 
[11/26 11:29:55     71s] (I)      ------------------------------------------------------------------
[11/26 11:29:55     71s] (I)        0  Early Global Route kernel        100.00%  0.01 sec  0.01 sec 
[11/26 11:29:55     71s] (I)        1  Global Routing                    36.10%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        1  Import and model                  23.06%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        1  Export                            10.27%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        1  Track Assignment (1T)              8.13%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        1  Postprocess design                 3.42%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        1  Export 3D cong map                 0.69%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        1  Extract Global 3D Wires            0.09%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Net group 1                       32.11%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Create route DB                   11.71%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Create route kernel                7.37%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Track Assignment Kernel            7.26%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Report wirelength                  6.91%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Create place DB                    2.67%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Export DB wires                    2.00%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Update net boxes                   0.65%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Initialization                     0.30%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Export 2D cong map                 0.21%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Read aux data                      0.21%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Others data preparation            0.14%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Update timing                      0.02%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Free Memory                        0.01%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        2  Clean cong LA                      0.01%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        3  Phase 1l                          26.43%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        3  Import route data (1T)            10.52%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        3  Import place data                  2.49%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        3  Phase 1a                           2.33%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        3  Export all nets                    1.27%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        3  Generate topology                  0.72%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        3  Phase 1e                           0.50%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        3  Set wire vias                      0.30%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        3  Phase 1b                           0.18%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        3  Phase 1c                           0.05%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        3  Phase 1d                           0.05%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Layer assignment (1T)             26.02%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Read blockages ( Layer 2-9 )       2.36%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Pattern routing (1T)               1.74%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Model blockage capacity            1.25%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Read nets                          1.01%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Read instances and placement       0.90%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Route legalization                 0.17%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Read prerouted                     0.14%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Add via demand to 2D               0.13%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Read blackboxes                    0.05%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Initialize 3D grid graph           0.04%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Read unlegalized nets              0.04%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        5  Initialize 3D capacity             1.00%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        5  Read PG blockages                  0.32%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        5  Read instance blockages            0.24%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        5  Read other blockages               0.07%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        5  Read clock blockages               0.06%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        5  Legalize Reach Aware Violations    0.02%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        5  Read halo blockages                0.01%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        5  Read routing blockages             0.01%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] (I)        5  Read boundary cut boxes            0.01%  0.00 sec  0.00 sec 
[11/26 11:29:55     71s] Extraction called for design 'controller1' of instances=192 and nets=160 using extraction engine 'preRoute' .
[11/26 11:29:55     71s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 11:29:55     71s] Type 'man IMPEXT-3530' for more detail.
[11/26 11:29:55     71s] PreRoute RC Extraction called for design controller1.
[11/26 11:29:55     71s] RC Extraction called in multi-corner(1) mode.
[11/26 11:29:55     71s] RCMode: PreRoute
[11/26 11:29:55     71s]       RC Corner Indexes            0   
[11/26 11:29:55     71s] Capacitance Scaling Factor   : 1.00000 
[11/26 11:29:55     71s] Resistance Scaling Factor    : 1.00000 
[11/26 11:29:55     71s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 11:29:55     71s] Clock Res. Scaling Factor    : 1.00000 
[11/26 11:29:55     71s] Shrink Factor                : 1.00000
[11/26 11:29:55     71s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 11:29:55     71s] Using capacitance table file ...
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s] Trim Metal Layers:
[11/26 11:29:55     71s] LayerId::1 widthSet size::4
[11/26 11:29:55     71s] LayerId::2 widthSet size::4
[11/26 11:29:55     71s] LayerId::3 widthSet size::4
[11/26 11:29:55     71s] LayerId::4 widthSet size::4
[11/26 11:29:55     71s] LayerId::5 widthSet size::4
[11/26 11:29:55     71s] LayerId::6 widthSet size::4
[11/26 11:29:55     71s] LayerId::7 widthSet size::4
[11/26 11:29:55     71s] LayerId::8 widthSet size::4
[11/26 11:29:55     71s] LayerId::9 widthSet size::3
[11/26 11:29:55     71s] Updating RC grid for preRoute extraction ...
[11/26 11:29:55     71s] eee: pegSigSF::1.070000
[11/26 11:29:55     71s] Initializing multi-corner capacitance tables ... 
[11/26 11:29:55     71s] Initializing multi-corner resistance tables ...
[11/26 11:29:55     71s] eee: l::1 avDens::0.079959 usedTrk::28.785268 availTrk::360.000000 sigTrk::28.785268
[11/26 11:29:55     71s] eee: l::2 avDens::0.074126 usedTrk::26.685268 availTrk::360.000000 sigTrk::26.685268
[11/26 11:29:55     71s] eee: l::3 avDens::0.048320 usedTrk::26.092739 availTrk::540.000000 sigTrk::26.092739
[11/26 11:29:55     71s] eee: l::4 avDens::0.001646 usedTrk::0.444444 availTrk::270.000000 sigTrk::0.444444
[11/26 11:29:55     71s] eee: l::5 avDens::0.004691 usedTrk::0.844444 availTrk::180.000000 sigTrk::0.844444
[11/26 11:29:55     71s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:29:55     71s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:29:55     71s] eee: l::8 avDens::0.161344 usedTrk::19.361303 availTrk::120.000000 sigTrk::19.361303
[11/26 11:29:55     71s] eee: l::9 avDens::0.177120 usedTrk::21.254406 availTrk::120.000000 sigTrk::21.254406
[11/26 11:29:55     71s] {RT RC 0 9 9 {8 0} 1}
[11/26 11:29:55     71s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.024518 aWlH=0.000000 lMod=0 pMax=0.806400 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/26 11:29:55     71s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1994.355M)
[11/26 11:29:55     71s] All LLGs are deleted
[11/26 11:29:55     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1994.4M, EPOCH TIME: 1732600795.814540
[11/26 11:29:55     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1994.4M, EPOCH TIME: 1732600795.814693
[11/26 11:29:55     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1994.4M, EPOCH TIME: 1732600795.814736
[11/26 11:29:55     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1994.4M, EPOCH TIME: 1732600795.814858
[11/26 11:29:55     71s] Max number of tech site patterns supported in site array is 256.
[11/26 11:29:55     71s] Core basic site is gsclib090site
[11/26 11:29:55     71s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1994.4M, EPOCH TIME: 1732600795.820097
[11/26 11:29:55     71s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 11:29:55     71s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 11:29:55     71s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1994.4M, EPOCH TIME: 1732600795.820171
[11/26 11:29:55     71s] Fast DP-INIT is on for default
[11/26 11:29:55     71s] Atter site array init, number of instance map data is 0.
[11/26 11:29:55     71s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:1994.4M, EPOCH TIME: 1732600795.820786
[11/26 11:29:55     71s] 
[11/26 11:29:55     71s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:55     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:1994.4M, EPOCH TIME: 1732600795.820976
[11/26 11:29:55     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:55     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     71s] Starting delay calculation for Setup views
[11/26 11:29:55     72s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 11:29:55     72s] #################################################################################
[11/26 11:29:55     72s] # Design Stage: PreRoute
[11/26 11:29:55     72s] # Design Name: controller1
[11/26 11:29:55     72s] # Design Mode: 90nm
[11/26 11:29:55     72s] # Analysis Mode: MMMC Non-OCV 
[11/26 11:29:55     72s] # Parasitics Mode: No SPEF/RCDB 
[11/26 11:29:55     72s] # Signoff Settings: SI Off 
[11/26 11:29:55     72s] #################################################################################
[11/26 11:29:55     72s] Calculate delays in BcWc mode...
[11/26 11:29:55     72s] Topological Sorting (REAL = 0:00:00.0, MEM = 2006.2M, InitMEM = 2006.2M)
[11/26 11:29:55     72s] Start delay calculation (fullDC) (1 T). (MEM=2006.18)
[11/26 11:29:55     72s] Start AAE Lib Loading. (MEM=2017.69)
[11/26 11:29:55     72s] End AAE Lib Loading. (MEM=2036.77 CPU=0:00:00.0 Real=0:00:00.0)
[11/26 11:29:55     72s] End AAE Lib Interpolated Model. (MEM=2036.77 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 11:29:55     72s] Total number of fetched objects 120
[11/26 11:29:55     72s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 11:29:55     72s] End delay calculation. (MEM=2079.01 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 11:29:55     72s] End delay calculation (fullDC). (MEM=2079.01 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 11:29:55     72s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2079.0M) ***
[11/26 11:29:55     72s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:12 mem=2071.0M)
[11/26 11:29:55     72s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 WC 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  7.133  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   24    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2086.3M, EPOCH TIME: 1732600795.943095
[11/26 11:29:55     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] 
[11/26 11:29:55     72s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:55     72s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2086.3M, EPOCH TIME: 1732600795.949470
[11/26 11:29:55     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:55     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] Density: 76.339%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1793.6M, totSessionCpu=0:01:12 **
[11/26 11:29:55     72s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:01:12.1/0:09:45.2 (0.1), mem = 2044.3M
[11/26 11:29:55     72s] 
[11/26 11:29:55     72s] =============================================================================================
[11/26 11:29:55     72s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.15-s110_1
[11/26 11:29:55     72s] =============================================================================================
[11/26 11:29:55     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 11:29:55     72s] ---------------------------------------------------------------------------------------------
[11/26 11:29:55     72s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:55     72s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 11:29:55     72s] [ DrvReport              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:55     72s] [ CellServerInit         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[11/26 11:29:55     72s] [ LibAnalyzerInit        ]      2   0:00:00.8  (  71.4 % )     0:00:00.8 /  0:00:00.7    1.0
[11/26 11:29:55     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:55     72s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:55     72s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.6
[11/26 11:29:55     72s] [ ExtractRC              ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.2
[11/26 11:29:55     72s] [ TimingUpdate           ]      1   0:00:00.0  (   4.6 % )     0:00:00.1 /  0:00:00.1    0.9
[11/26 11:29:55     72s] [ FullDelayCalc          ]      1   0:00:00.1  (   6.2 % )     0:00:00.1 /  0:00:00.0    0.8
[11/26 11:29:55     72s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:55     72s] [ MISC                   ]          0:00:00.1  (  11.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 11:29:55     72s] ---------------------------------------------------------------------------------------------
[11/26 11:29:55     72s]  InitOpt #1 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.0    1.0
[11/26 11:29:55     72s] ---------------------------------------------------------------------------------------------
[11/26 11:29:55     72s] 
[11/26 11:29:55     72s] ** INFO : this run is activating medium effort placeOptDesign flow
[11/26 11:29:55     72s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 11:29:55     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=2044.3M
[11/26 11:29:55     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2044.3M, EPOCH TIME: 1732600795.952637
[11/26 11:29:55     72s] Processing tracks to init pin-track alignment.
[11/26 11:29:55     72s] z: 2, totalTracks: 1
[11/26 11:29:55     72s] z: 4, totalTracks: 1
[11/26 11:29:55     72s] z: 6, totalTracks: 1
[11/26 11:29:55     72s] z: 8, totalTracks: 1
[11/26 11:29:55     72s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:55     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2044.3M, EPOCH TIME: 1732600795.954024
[11/26 11:29:55     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] 
[11/26 11:29:55     72s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:55     72s] OPERPROF:     Starting CMU at level 3, MEM:2044.3M, EPOCH TIME: 1732600795.959580
[11/26 11:29:55     72s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2044.3M, EPOCH TIME: 1732600795.959725
[11/26 11:29:55     72s] 
[11/26 11:29:55     72s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:55     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2044.3M, EPOCH TIME: 1732600795.959768
[11/26 11:29:55     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2044.3M, EPOCH TIME: 1732600795.959780
[11/26 11:29:55     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2044.3M, EPOCH TIME: 1732600795.959793
[11/26 11:29:55     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2044.3MB).
[11/26 11:29:55     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2044.3M, EPOCH TIME: 1732600795.959826
[11/26 11:29:55     72s] TotalInstCnt at PhyDesignMc Initialization: 136
[11/26 11:29:55     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=2044.3M
[11/26 11:29:55     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2044.3M, EPOCH TIME: 1732600795.959949
[11/26 11:29:55     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:55     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2044.3M, EPOCH TIME: 1732600795.960985
[11/26 11:29:55     72s] TotalInstCnt at PhyDesignMc Destruction: 136
[11/26 11:29:55     72s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 11:29:55     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=2044.3M
[11/26 11:29:55     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2044.3M, EPOCH TIME: 1732600795.961262
[11/26 11:29:55     72s] Processing tracks to init pin-track alignment.
[11/26 11:29:55     72s] z: 2, totalTracks: 1
[11/26 11:29:55     72s] z: 4, totalTracks: 1
[11/26 11:29:55     72s] z: 6, totalTracks: 1
[11/26 11:29:55     72s] z: 8, totalTracks: 1
[11/26 11:29:55     72s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:55     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2044.3M, EPOCH TIME: 1732600795.963146
[11/26 11:29:55     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] 
[11/26 11:29:55     72s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:55     72s] OPERPROF:     Starting CMU at level 3, MEM:2044.3M, EPOCH TIME: 1732600795.968710
[11/26 11:29:55     72s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2044.3M, EPOCH TIME: 1732600795.968853
[11/26 11:29:55     72s] 
[11/26 11:29:55     72s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:55     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2044.3M, EPOCH TIME: 1732600795.968899
[11/26 11:29:55     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2044.3M, EPOCH TIME: 1732600795.968910
[11/26 11:29:55     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2044.3M, EPOCH TIME: 1732600795.968924
[11/26 11:29:55     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2044.3MB).
[11/26 11:29:55     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2044.3M, EPOCH TIME: 1732600795.968955
[11/26 11:29:55     72s] TotalInstCnt at PhyDesignMc Initialization: 136
[11/26 11:29:55     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=2044.3M
[11/26 11:29:55     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2044.3M, EPOCH TIME: 1732600795.969065
[11/26 11:29:55     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:55     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:55     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2044.3M, EPOCH TIME: 1732600795.969915
[11/26 11:29:55     72s] TotalInstCnt at PhyDesignMc Destruction: 136
[11/26 11:29:55     72s] *** Starting optimizing excluded clock nets MEM= 2044.3M) ***
[11/26 11:29:55     72s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2044.3M) ***
[11/26 11:29:55     72s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[11/26 11:29:55     72s] Begin: GigaOpt Route Type Constraints Refinement
[11/26 11:29:55     72s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:12.1/0:09:45.2 (0.1), mem = 2044.3M
[11/26 11:29:55     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11961.1
[11/26 11:29:55     72s] ### Creating RouteCongInterface, started
[11/26 11:29:55     72s] ### Creating TopoMgr, started
[11/26 11:29:55     72s] ### Creating TopoMgr, finished
[11/26 11:29:55     72s] #optDebug: Start CG creation (mem=2044.3M)
[11/26 11:29:55     72s]  ...initializing CG  maxDriveDist 501.429000 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 50.142500 
[11/26 11:29:56     72s] (cpu=0:00:00.1, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgPrt (cpu=0:00:00.1, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgEgp (cpu=0:00:00.1, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgPbk (cpu=0:00:00.1, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgNrb(cpu=0:00:00.1, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgObs (cpu=0:00:00.1, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgCon (cpu=0:00:00.1, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgPdm (cpu=0:00:00.1, mem=2206.8M)
[11/26 11:29:56     72s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2206.8M)
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] #optDebug: {0, 1.000}
[11/26 11:29:56     72s] ### Creating RouteCongInterface, finished
[11/26 11:29:56     72s] Updated routing constraints on 0 nets.
[11/26 11:29:56     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11961.1
[11/26 11:29:56     72s] Bottom Preferred Layer:
[11/26 11:29:56     72s]     None
[11/26 11:29:56     72s] Via Pillar Rule:
[11/26 11:29:56     72s]     None
[11/26 11:29:56     72s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:01:12.2/0:09:45.3 (0.1), mem = 2206.8M
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] =============================================================================================
[11/26 11:29:56     72s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.15-s110_1
[11/26 11:29:56     72s] =============================================================================================
[11/26 11:29:56     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 11:29:56     72s] ---------------------------------------------------------------------------------------------
[11/26 11:29:56     72s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  99.6 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 11:29:56     72s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:56     72s] ---------------------------------------------------------------------------------------------
[11/26 11:29:56     72s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 11:29:56     72s] ---------------------------------------------------------------------------------------------
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] End: GigaOpt Route Type Constraints Refinement
[11/26 11:29:56     72s] The useful skew maximum allowed delay set by user is: 1
[11/26 11:29:56     72s] Deleting Lib Analyzer.
[11/26 11:29:56     72s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:12.2/0:09:45.3 (0.1), mem = 2206.8M
[11/26 11:29:56     72s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[11/26 11:29:56     72s] Info: 1 clock net  excluded from IPO operation.
[11/26 11:29:56     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=2206.8M
[11/26 11:29:56     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=2206.8M
[11/26 11:29:56     72s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 11:29:56     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11961.2
[11/26 11:29:56     72s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 11:29:56     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=2206.8M
[11/26 11:29:56     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2206.8M, EPOCH TIME: 1732600796.061375
[11/26 11:29:56     72s] Processing tracks to init pin-track alignment.
[11/26 11:29:56     72s] z: 2, totalTracks: 1
[11/26 11:29:56     72s] z: 4, totalTracks: 1
[11/26 11:29:56     72s] z: 6, totalTracks: 1
[11/26 11:29:56     72s] z: 8, totalTracks: 1
[11/26 11:29:56     72s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:56     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2206.8M, EPOCH TIME: 1732600796.063677
[11/26 11:29:56     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:56     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:56     72s] OPERPROF:     Starting CMU at level 3, MEM:2206.8M, EPOCH TIME: 1732600796.069572
[11/26 11:29:56     72s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2206.8M, EPOCH TIME: 1732600796.069727
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:56     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2206.8M, EPOCH TIME: 1732600796.069772
[11/26 11:29:56     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2206.8M, EPOCH TIME: 1732600796.069784
[11/26 11:29:56     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2206.8M, EPOCH TIME: 1732600796.069800
[11/26 11:29:56     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2206.8MB).
[11/26 11:29:56     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2206.8M, EPOCH TIME: 1732600796.069833
[11/26 11:29:56     72s] TotalInstCnt at PhyDesignMc Initialization: 136
[11/26 11:29:56     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=2206.8M
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] Footprint cell information for calculating maxBufDist
[11/26 11:29:56     72s] *info: There are 16 candidate Buffer cells
[11/26 11:29:56     72s] *info: There are 19 candidate Inverter cells
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] #optDebug: Start CG creation (mem=2206.8M)
[11/26 11:29:56     72s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 2.610000 defLenToSkip 18.270000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 18.270000 
[11/26 11:29:56     72s] (cpu=0:00:00.0, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgPrt (cpu=0:00:00.0, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgEgp (cpu=0:00:00.0, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgPbk (cpu=0:00:00.0, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgNrb(cpu=0:00:00.0, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgObs (cpu=0:00:00.0, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgCon (cpu=0:00:00.0, mem=2206.8M)
[11/26 11:29:56     72s]  ...processing cgPdm (cpu=0:00:00.0, mem=2206.8M)
[11/26 11:29:56     72s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2206.8M)
[11/26 11:29:56     72s] ### Creating RouteCongInterface, started
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] Creating Lib Analyzer ...
[11/26 11:29:56     72s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/26 11:29:56     72s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/26 11:29:56     72s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] {RT RC 0 9 9 {8 0} 1}
[11/26 11:29:56     72s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:13 mem=2222.8M
[11/26 11:29:56     72s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:13 mem=2222.8M
[11/26 11:29:56     72s] Creating Lib Analyzer, finished. 
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] #optDebug: {0, 1.000}
[11/26 11:29:56     72s] ### Creating RouteCongInterface, finished
[11/26 11:29:56     72s] {MG  {8 0 25.1 0.698339} }
[11/26 11:29:56     72s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2241.9M, EPOCH TIME: 1732600796.727626
[11/26 11:29:56     72s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2241.9M, EPOCH TIME: 1732600796.727671
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] Netlist preparation processing... 
[11/26 11:29:56     72s] Removed 107 instances
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] =======================================================================
[11/26 11:29:56     72s]                 Simplify Netlist Deleted Flops Summary
[11/26 11:29:56     72s] =======================================================================
[11/26 11:29:56     72s] *summary: 19 instances (flops) removed.
[11/26 11:29:56     72s] *info: detailed reasons for deleted flops and flop pins are generated in files below
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] **WARN: (IMPOPT-7098):	WARNING: dataout[7] is an undriven net with 3 fanouts.
[11/26 11:29:56     72s] **WARN: (IMPOPT-7098):	WARNING: dataout[6] is an undriven net with 2 fanouts.
[11/26 11:29:56     72s] **WARN: (IMPOPT-7098):	WARNING: dataout[5] is an undriven net with 2 fanouts.
[11/26 11:29:56     72s] **WARN: (IMPOPT-7098):	WARNING: dataout[4] is an undriven net with 3 fanouts.
[11/26 11:29:56     72s] **WARN: (IMPOPT-7098):	WARNING: dataout[3] is an undriven net with 3 fanouts.
[11/26 11:29:56     72s] **WARN: (IMPOPT-7098):	WARNING: dataout[2] is an undriven net with 2 fanouts.
[11/26 11:29:56     72s] **WARN: (IMPOPT-7098):	WARNING: dataout[1] is an undriven net with 2 fanouts.
[11/26 11:29:56     72s] **WARN: (IMPOPT-7098):	WARNING: dataout[0] is an undriven net with 3 fanouts.
[11/26 11:29:56     72s] *info: Marking 0 isolation instances dont touch
[11/26 11:29:56     72s] *info: Marking 0 level shifter instances dont touch
[11/26 11:29:56     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2241.9M, EPOCH TIME: 1732600796.752369
[11/26 11:29:56     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:192).
[11/26 11:29:56     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:56     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:56     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:56     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2146.9M, EPOCH TIME: 1732600796.753719
[11/26 11:29:56     72s] TotalInstCnt at PhyDesignMc Destruction: 29
[11/26 11:29:56     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11961.2
[11/26 11:29:56     72s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:12.9/0:09:46.0 (0.1), mem = 2146.9M
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] =============================================================================================
[11/26 11:29:56     72s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.15-s110_1
[11/26 11:29:56     72s] =============================================================================================
[11/26 11:29:56     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 11:29:56     72s] ---------------------------------------------------------------------------------------------
[11/26 11:29:56     72s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  52.5 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 11:29:56     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:56     72s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:56     72s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:56     72s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 11:29:56     72s] [ SteinerInterfaceInit   ]      1   0:00:00.2  (  28.8 % )     0:00:00.2 /  0:00:00.2    1.0
[11/26 11:29:56     72s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 11:29:56     72s] [ IncrDelayCalc          ]      5   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:56     72s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:56     72s] [ MISC                   ]          0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 11:29:56     72s] ---------------------------------------------------------------------------------------------
[11/26 11:29:56     72s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 11:29:56     72s] ---------------------------------------------------------------------------------------------
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] Active setup views:
[11/26 11:29:56     72s]  WC
[11/26 11:29:56     72s]   Dominating endpoints: 0
[11/26 11:29:56     72s]   Dominating TNS: -0.000
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] Deleting Lib Analyzer.
[11/26 11:29:56     72s] Begin: GigaOpt Global Optimization
[11/26 11:29:56     72s] *info: use new DP (enabled)
[11/26 11:29:56     72s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[11/26 11:29:56     72s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[11/26 11:29:56     72s] Info: 1 clock net  excluded from IPO operation.
[11/26 11:29:56     72s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:12.9/0:09:46.0 (0.1), mem = 2185.0M
[11/26 11:29:56     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11961.3
[11/26 11:29:56     72s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 11:29:56     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=2185.0M
[11/26 11:29:56     72s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/26 11:29:56     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2185.0M, EPOCH TIME: 1732600796.780036
[11/26 11:29:56     72s] Processing tracks to init pin-track alignment.
[11/26 11:29:56     72s] z: 2, totalTracks: 1
[11/26 11:29:56     72s] z: 4, totalTracks: 1
[11/26 11:29:56     72s] z: 6, totalTracks: 1
[11/26 11:29:56     72s] z: 8, totalTracks: 1
[11/26 11:29:56     72s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:56     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2185.0M, EPOCH TIME: 1732600796.781583
[11/26 11:29:56     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:56     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:56     72s] OPERPROF:     Starting CMU at level 3, MEM:2185.0M, EPOCH TIME: 1732600796.787588
[11/26 11:29:56     72s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2185.0M, EPOCH TIME: 1732600796.787729
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:56     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2185.0M, EPOCH TIME: 1732600796.787769
[11/26 11:29:56     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2185.0M, EPOCH TIME: 1732600796.787780
[11/26 11:29:56     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2185.0M, EPOCH TIME: 1732600796.787793
[11/26 11:29:56     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2185.0MB).
[11/26 11:29:56     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.008, REAL:0.008, MEM:2185.0M, EPOCH TIME: 1732600796.787820
[11/26 11:29:56     72s] TotalInstCnt at PhyDesignMc Initialization: 29
[11/26 11:29:56     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=2185.0M
[11/26 11:29:56     72s] ### Creating RouteCongInterface, started
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] Creating Lib Analyzer ...
[11/26 11:29:56     72s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/26 11:29:56     72s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/26 11:29:56     72s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/26 11:29:56     72s] 
[11/26 11:29:56     72s] {RT RC 0 9 9 {8 0} 1}
[11/26 11:29:57     73s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:13 mem=2185.0M
[11/26 11:29:57     73s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:13 mem=2185.0M
[11/26 11:29:57     73s] Creating Lib Analyzer, finished. 
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] #optDebug: {0, 1.000}
[11/26 11:29:57     73s] ### Creating RouteCongInterface, finished
[11/26 11:29:57     73s] {MG  {8 0 25.1 0.698339} }
[11/26 11:29:57     73s] *info: 1 clock net excluded
[11/26 11:29:57     73s] *info: 123 no-driver nets excluded.
[11/26 11:29:57     73s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2204.1M, EPOCH TIME: 1732600797.267845
[11/26 11:29:57     73s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2204.1M, EPOCH TIME: 1732600797.267893
[11/26 11:29:57     73s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[11/26 11:29:57     73s] +--------+--------+---------+------------+--------+----------+---------+------------------+
[11/26 11:29:57     73s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|    End Point     |
[11/26 11:29:57     73s] +--------+--------+---------+------------+--------+----------+---------+------------------+
[11/26 11:29:57     73s] |   0.000|   0.000|   15.35%|   0:00:00.0| 2204.1M|        WC|       NA| NA               |
[11/26 11:29:57     73s] +--------+--------+---------+------------+--------+----------+---------+------------------+
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2204.1M) ***
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2204.1M) ***
[11/26 11:29:57     73s] Bottom Preferred Layer:
[11/26 11:29:57     73s]     None
[11/26 11:29:57     73s] Via Pillar Rule:
[11/26 11:29:57     73s]     None
[11/26 11:29:57     73s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[11/26 11:29:57     73s] Total-nets :: 34, Stn-nets :: 12, ratio :: 35.2941 %, Total-len 569.885, Stn-len 416.035
[11/26 11:29:57     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2185.0M, EPOCH TIME: 1732600797.326807
[11/26 11:29:57     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:85).
[11/26 11:29:57     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2145.0M, EPOCH TIME: 1732600797.328033
[11/26 11:29:57     73s] TotalInstCnt at PhyDesignMc Destruction: 29
[11/26 11:29:57     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11961.3
[11/26 11:29:57     73s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:13.5/0:09:46.6 (0.1), mem = 2145.0M
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] =============================================================================================
[11/26 11:29:57     73s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.15-s110_1
[11/26 11:29:57     73s] =============================================================================================
[11/26 11:29:57     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 11:29:57     73s] ---------------------------------------------------------------------------------------------
[11/26 11:29:57     73s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ LibAnalyzerInit        ]      1   0:00:00.4  (  68.8 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 11:29:57     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[11/26 11:29:57     73s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ TransformInit          ]      1   0:00:00.1  (  18.3 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 11:29:57     73s] [ MISC                   ]          0:00:00.1  (  11.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 11:29:57     73s] ---------------------------------------------------------------------------------------------
[11/26 11:29:57     73s]  GlobalOpt #1 TOTAL                 0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 11:29:57     73s] ---------------------------------------------------------------------------------------------
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] End: GigaOpt Global Optimization
[11/26 11:29:57     73s] *** Timing Is met
[11/26 11:29:57     73s] *** Check timing (0:00:00.0)
[11/26 11:29:57     73s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[11/26 11:29:57     73s] Deleting Lib Analyzer.
[11/26 11:29:57     73s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[11/26 11:29:57     73s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[11/26 11:29:57     73s] Info: 1 clock net  excluded from IPO operation.
[11/26 11:29:57     73s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=2145.0M
[11/26 11:29:57     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=2145.0M
[11/26 11:29:57     73s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[11/26 11:29:57     73s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 11:29:57     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=2202.2M
[11/26 11:29:57     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:2202.2M, EPOCH TIME: 1732600797.336498
[11/26 11:29:57     73s] Processing tracks to init pin-track alignment.
[11/26 11:29:57     73s] z: 2, totalTracks: 1
[11/26 11:29:57     73s] z: 4, totalTracks: 1
[11/26 11:29:57     73s] z: 6, totalTracks: 1
[11/26 11:29:57     73s] z: 8, totalTracks: 1
[11/26 11:29:57     73s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:57     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2202.2M, EPOCH TIME: 1732600797.337928
[11/26 11:29:57     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:57     73s] OPERPROF:     Starting CMU at level 3, MEM:2202.2M, EPOCH TIME: 1732600797.343633
[11/26 11:29:57     73s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2202.2M, EPOCH TIME: 1732600797.343771
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:57     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2202.2M, EPOCH TIME: 1732600797.343810
[11/26 11:29:57     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2202.2M, EPOCH TIME: 1732600797.343823
[11/26 11:29:57     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2202.2M, EPOCH TIME: 1732600797.343840
[11/26 11:29:57     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2202.2MB).
[11/26 11:29:57     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2202.2M, EPOCH TIME: 1732600797.343868
[11/26 11:29:57     73s] TotalInstCnt at PhyDesignMc Initialization: 29
[11/26 11:29:57     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=2202.2M
[11/26 11:29:57     73s] Begin: Area Reclaim Optimization
[11/26 11:29:57     73s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:13.5/0:09:46.6 (0.1), mem = 2202.2M
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] Creating Lib Analyzer ...
[11/26 11:29:57     73s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX2 BUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[11/26 11:29:57     73s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 CLKINVX1 INVX2 CLKINVX2 INVX3 CLKINVX3 INVX4 CLKINVX4 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[11/26 11:29:57     73s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] {RT RC 0 9 9 {8 0} 1}
[11/26 11:29:57     73s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:14 mem=2204.2M
[11/26 11:29:57     73s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:14 mem=2204.2M
[11/26 11:29:57     73s] Creating Lib Analyzer, finished. 
[11/26 11:29:57     73s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11961.4
[11/26 11:29:57     73s] ### Creating RouteCongInterface, started
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] #optDebug: {0, 1.000}
[11/26 11:29:57     73s] ### Creating RouteCongInterface, finished
[11/26 11:29:57     73s] {MG  {8 0 25.1 0.698339} }
[11/26 11:29:57     73s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2204.2M, EPOCH TIME: 1732600797.770586
[11/26 11:29:57     73s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2204.2M, EPOCH TIME: 1732600797.770635
[11/26 11:29:57     73s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 15.35
[11/26 11:29:57     73s] +---------+---------+--------+--------+------------+--------+
[11/26 11:29:57     73s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 11:29:57     73s] +---------+---------+--------+--------+------------+--------+
[11/26 11:29:57     73s] |   15.35%|        -|   0.000|   0.000|   0:00:00.0| 2204.2M|
[11/26 11:29:57     73s] |   14.45%|        4|   0.000|   0.000|   0:00:00.0| 2237.3M|
[11/26 11:29:57     73s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[11/26 11:29:57     73s] |   14.45%|        0|   0.000|   0.000|   0:00:00.0| 2237.3M|
[11/26 11:29:57     73s] |   13.95%|        2|   0.000|   0.000|   0:00:00.0| 2237.3M|
[11/26 11:29:57     73s] |   13.95%|        0|   0.000|   0.000|   0:00:00.0| 2237.3M|
[11/26 11:29:57     73s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[11/26 11:29:57     73s] |   13.95%|        0|   0.000|   0.000|   0:00:00.0| 2237.3M|
[11/26 11:29:57     73s] +---------+---------+--------+--------+------------+--------+
[11/26 11:29:57     73s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 13.95
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] ** Summary: Restruct = 4 Buffer Deletion = 1 Declone = 1 Resize = 0 **
[11/26 11:29:57     73s] --------------------------------------------------------------
[11/26 11:29:57     73s] |                                   | Total     | Sequential |
[11/26 11:29:57     73s] --------------------------------------------------------------
[11/26 11:29:57     73s] | Num insts resized                 |       0  |       0    |
[11/26 11:29:57     73s] | Num insts undone                  |       0  |       0    |
[11/26 11:29:57     73s] | Num insts Downsized               |       0  |       0    |
[11/26 11:29:57     73s] | Num insts Samesized               |       0  |       0    |
[11/26 11:29:57     73s] | Num insts Upsized                 |       0  |       0    |
[11/26 11:29:57     73s] | Num multiple commits+uncommits    |       0  |       -    |
[11/26 11:29:57     73s] --------------------------------------------------------------
[11/26 11:29:57     73s] Bottom Preferred Layer:
[11/26 11:29:57     73s]     None
[11/26 11:29:57     73s] Via Pillar Rule:
[11/26 11:29:57     73s]     None
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 11:29:57     73s] End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:00.0) **
[11/26 11:29:57     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11961.4
[11/26 11:29:57     73s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:14.0/0:09:47.1 (0.1), mem = 2237.3M
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] =============================================================================================
[11/26 11:29:57     73s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.15-s110_1
[11/26 11:29:57     73s] =============================================================================================
[11/26 11:29:57     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 11:29:57     73s] ---------------------------------------------------------------------------------------------
[11/26 11:29:57     73s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ LibAnalyzerInit        ]      1   0:00:00.3  (  75.0 % )     0:00:00.3 /  0:00:00.3    1.0
[11/26 11:29:57     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 11:29:57     73s] [ OptSingleIteration     ]      5   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 11:29:57     73s] [ OptGetWeight           ]     32   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ OptEval                ]     32   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ OptCommit              ]     32   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ PostCommitDelayUpdate  ]     32   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[11/26 11:29:57     73s] [ IncrDelayCalc          ]     14   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 11:29:57     73s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:57     73s] [ MISC                   ]          0:00:00.1  (  16.7 % )     0:00:00.1 /  0:00:00.1    1.2
[11/26 11:29:57     73s] ---------------------------------------------------------------------------------------------
[11/26 11:29:57     73s]  AreaOpt #1 TOTAL                   0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 11:29:57     73s] ---------------------------------------------------------------------------------------------
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] Executing incremental physical updates
[11/26 11:29:57     73s] Executing incremental physical updates
[11/26 11:29:57     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2218.2M, EPOCH TIME: 1732600797.809987
[11/26 11:29:57     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:82).
[11/26 11:29:57     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2161.2M, EPOCH TIME: 1732600797.811177
[11/26 11:29:57     73s] TotalInstCnt at PhyDesignMc Destruction: 26
[11/26 11:29:57     73s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2161.25M, totSessionCpu=0:01:14).
[11/26 11:29:57     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2161.2M, EPOCH TIME: 1732600797.816225
[11/26 11:29:57     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:57     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2161.2M, EPOCH TIME: 1732600797.822045
[11/26 11:29:57     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:57     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     73s] **INFO: Flow update: Design is easy to close.
[11/26 11:29:57     73s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:14.0/0:09:47.1 (0.1), mem = 2161.2M
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] *** Start incrementalPlace ***
[11/26 11:29:57     73s] User Input Parameters:
[11/26 11:29:57     73s] - Congestion Driven    : On
[11/26 11:29:57     73s] - Timing Driven        : On
[11/26 11:29:57     73s] - Area-Violation Based : On
[11/26 11:29:57     73s] - Start Rollback Level : -5
[11/26 11:29:57     73s] - Legalized            : On
[11/26 11:29:57     73s] - Window Based         : Off
[11/26 11:29:57     73s] - eDen incr mode       : Off
[11/26 11:29:57     73s] - Small incr mode      : Off
[11/26 11:29:57     73s] 
[11/26 11:29:57     73s] no activity file in design. spp won't run.
[11/26 11:29:57     73s] Effort level <high> specified for reg2reg path_group
[11/26 11:29:57     74s] No Views given, use default active views for adaptive view pruning
[11/26 11:29:57     74s] SKP will enable view:
[11/26 11:29:57     74s]   WC
[11/26 11:29:57     74s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2163.2M, EPOCH TIME: 1732600797.858088
[11/26 11:29:57     74s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2163.2M, EPOCH TIME: 1732600797.859685
[11/26 11:29:57     74s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2163.2M, EPOCH TIME: 1732600797.859725
[11/26 11:29:57     74s] Starting Early Global Route congestion estimation: mem = 2163.2M
[11/26 11:29:57     74s] (I)      ==================== Layers =====================
[11/26 11:29:57     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:57     74s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 11:29:57     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:57     74s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:57     74s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/26 11:29:57     74s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/26 11:29:57     74s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/26 11:29:57     74s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/26 11:29:57     74s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/26 11:29:57     74s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/26 11:29:57     74s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/26 11:29:57     74s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/26 11:29:57     74s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/26 11:29:57     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:57     74s] (I)      Started Import and model ( Curr Mem: 2163.25 MB )
[11/26 11:29:57     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:57     74s] (I)      == Non-default Options ==
[11/26 11:29:57     74s] (I)      Maximum routing layer                              : 9
[11/26 11:29:57     74s] (I)      Number of threads                                  : 1
[11/26 11:29:57     74s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 11:29:57     74s] (I)      Method to set GCell size                           : row
[11/26 11:29:57     74s] (I)      Counted 325 PG shapes. We will not process PG shapes layer by layer.
[11/26 11:29:57     74s] (I)      Use row-based GCell size
[11/26 11:29:57     74s] (I)      Use row-based GCell align
[11/26 11:29:57     74s] (I)      layer 0 area = 280000
[11/26 11:29:57     74s] (I)      layer 1 area = 320000
[11/26 11:29:57     74s] (I)      layer 2 area = 320000
[11/26 11:29:57     74s] (I)      layer 3 area = 320000
[11/26 11:29:57     74s] (I)      layer 4 area = 320000
[11/26 11:29:57     74s] (I)      layer 5 area = 320000
[11/26 11:29:57     74s] (I)      layer 6 area = 320000
[11/26 11:29:57     74s] (I)      layer 7 area = 800000
[11/26 11:29:57     74s] (I)      layer 8 area = 800000
[11/26 11:29:57     74s] (I)      GCell unit size   : 5220
[11/26 11:29:57     74s] (I)      GCell multiplier  : 1
[11/26 11:29:57     74s] (I)      GCell row height  : 5220
[11/26 11:29:57     74s] (I)      Actual row height : 5220
[11/26 11:29:57     74s] (I)      GCell align ref   : 12180 12180
[11/26 11:29:57     74s] [NR-eGR] Track table information for default rule: 
[11/26 11:29:57     74s] [NR-eGR] Metal1 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal2 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal3 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal4 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal5 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal6 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal7 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal8 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal9 has single uniform track structure
[11/26 11:29:57     74s] (I)      =============== Default via ================
[11/26 11:29:57     74s] (I)      +---+------------------+-------------------+
[11/26 11:29:57     74s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/26 11:29:57     74s] (I)      +---+------------------+-------------------+
[11/26 11:29:57     74s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/26 11:29:57     74s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/26 11:29:57     74s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/26 11:29:57     74s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/26 11:29:57     74s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/26 11:29:57     74s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/26 11:29:57     74s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/26 11:29:57     74s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/26 11:29:57     74s] (I)      +---+------------------+-------------------+
[11/26 11:29:57     74s] [NR-eGR] Read 510 PG shapes
[11/26 11:29:57     74s] [NR-eGR] Read 0 clock shapes
[11/26 11:29:57     74s] [NR-eGR] Read 0 other shapes
[11/26 11:29:57     74s] [NR-eGR] #Routing Blockages  : 0
[11/26 11:29:57     74s] [NR-eGR] #Instance Blockages : 0
[11/26 11:29:57     74s] [NR-eGR] #PG Blockages       : 510
[11/26 11:29:57     74s] [NR-eGR] #Halo Blockages     : 0
[11/26 11:29:57     74s] [NR-eGR] #Boundary Blockages : 0
[11/26 11:29:57     74s] [NR-eGR] #Clock Blockages    : 0
[11/26 11:29:57     74s] [NR-eGR] #Other Blockages    : 0
[11/26 11:29:57     74s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 11:29:57     74s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 11:29:57     74s] [NR-eGR] Read 31 nets ( ignored 0 )
[11/26 11:29:57     74s] (I)      early_global_route_priority property id does not exist.
[11/26 11:29:57     74s] (I)      Read Num Blocks=510  Num Prerouted Wires=0  Num CS=0
[11/26 11:29:57     74s] (I)      Layer 1 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 2 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 3 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 4 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 5 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 6 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 7 (V) : #blockages 90 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 8 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Number of ignored nets                =      0
[11/26 11:29:57     74s] (I)      Number of connected nets              =      0
[11/26 11:29:57     74s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 11:29:57     74s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 11:29:57     74s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 11:29:57     74s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 11:29:57     74s] (I)      Ndr track 0 does not exist
[11/26 11:29:57     74s] (I)      ---------------------Grid Graph Info--------------------
[11/26 11:29:57     74s] (I)      Routing area        : (0, 0) - (105560, 97440)
[11/26 11:29:57     74s] (I)      Core area           : (12180, 12180) - (93380, 85260)
[11/26 11:29:57     74s] (I)      Site width          :   580  (dbu)
[11/26 11:29:57     74s] (I)      Row height          :  5220  (dbu)
[11/26 11:29:57     74s] (I)      GCell row height    :  5220  (dbu)
[11/26 11:29:57     74s] (I)      GCell width         :  5220  (dbu)
[11/26 11:29:57     74s] (I)      GCell height        :  5220  (dbu)
[11/26 11:29:57     74s] (I)      Grid                :    20    19     9
[11/26 11:29:57     74s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/26 11:29:57     74s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/26 11:29:57     74s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/26 11:29:57     74s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/26 11:29:57     74s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/26 11:29:57     74s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/26 11:29:57     74s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/26 11:29:57     74s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/26 11:29:57     74s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/26 11:29:57     74s] (I)      Total num of tracks :   168   182   168   182   168   182   168    60    55
[11/26 11:29:57     74s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/26 11:29:57     74s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/26 11:29:57     74s] (I)      --------------------------------------------------------
[11/26 11:29:57     74s] 
[11/26 11:29:57     74s] [NR-eGR] ============ Routing rule table ============
[11/26 11:29:57     74s] [NR-eGR] Rule id: 0  Nets: 31
[11/26 11:29:57     74s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 11:29:57     74s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/26 11:29:57     74s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/26 11:29:57     74s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/26 11:29:57     74s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/26 11:29:57     74s] [NR-eGR] ========================================
[11/26 11:29:57     74s] [NR-eGR] 
[11/26 11:29:57     74s] (I)      =============== Blocked Tracks ===============
[11/26 11:29:57     74s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:57     74s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 11:29:57     74s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:57     74s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 11:29:57     74s] (I)      |     2 |    3458 |      452 |        13.07% |
[11/26 11:29:57     74s] (I)      |     3 |    3360 |      212 |         6.31% |
[11/26 11:29:57     74s] (I)      |     4 |    3458 |      452 |        13.07% |
[11/26 11:29:57     74s] (I)      |     5 |    3360 |      212 |         6.31% |
[11/26 11:29:57     74s] (I)      |     6 |    3458 |      452 |        13.07% |
[11/26 11:29:57     74s] (I)      |     7 |    3360 |      212 |         6.31% |
[11/26 11:29:57     74s] (I)      |     8 |    1140 |      595 |        52.19% |
[11/26 11:29:57     74s] (I)      |     9 |    1100 |      608 |        55.27% |
[11/26 11:29:57     74s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:57     74s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2163.25 MB )
[11/26 11:29:57     74s] (I)      Reset routing kernel
[11/26 11:29:57     74s] (I)      Started Global Routing ( Curr Mem: 2163.25 MB )
[11/26 11:29:57     74s] (I)      totalPins=82  totalGlobalPin=76 (92.68%)
[11/26 11:29:57     74s] (I)      total 2D Cap : 20570 = (10111 H, 10459 V)
[11/26 11:29:57     74s] [NR-eGR] Layer group 1: route 31 net(s) in layer range [2, 9]
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1a Route ============
[11/26 11:29:57     74s] (I)      Usage: 129 = (78 H, 51 V) = (0.77% H, 0.49% V) = (2.036e+02um H, 1.331e+02um V)
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1b Route ============
[11/26 11:29:57     74s] (I)      Usage: 129 = (78 H, 51 V) = (0.77% H, 0.49% V) = (2.036e+02um H, 1.331e+02um V)
[11/26 11:29:57     74s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.366900e+02um
[11/26 11:29:57     74s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 11:29:57     74s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1c Route ============
[11/26 11:29:57     74s] (I)      Usage: 129 = (78 H, 51 V) = (0.77% H, 0.49% V) = (2.036e+02um H, 1.331e+02um V)
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1d Route ============
[11/26 11:29:57     74s] (I)      Usage: 129 = (78 H, 51 V) = (0.77% H, 0.49% V) = (2.036e+02um H, 1.331e+02um V)
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1e Route ============
[11/26 11:29:57     74s] (I)      Usage: 129 = (78 H, 51 V) = (0.77% H, 0.49% V) = (2.036e+02um H, 1.331e+02um V)
[11/26 11:29:57     74s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.366900e+02um
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1l Route ============
[11/26 11:29:57     74s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 11:29:57     74s] (I)      Layer  2:       3122        80         0           0        3240    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  3:       3065        66         0           0        3249    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  4:       3122         2         0           0        3240    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  5:       3065         5         0           0        3249    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  6:       3122         0         0           0        3240    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  7:       3065         0         0           0        3249    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  8:        518         0         0         510         570    (47.22%) 
[11/26 11:29:57     74s] (I)      Layer  9:        463         0         0         558         525    (51.52%) 
[11/26 11:29:57     74s] (I)      Total:         19542       153         0        1068       20562    ( 4.94%) 
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 11:29:57     74s] [NR-eGR]                        OverCon            
[11/26 11:29:57     74s] [NR-eGR]                         #Gcell     %Gcell
[11/26 11:29:57     74s] [NR-eGR]        Layer             (1-0)    OverCon
[11/26 11:29:57     74s] [NR-eGR] ----------------------------------------------
[11/26 11:29:57     74s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR] ----------------------------------------------
[11/26 11:29:57     74s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR] 
[11/26 11:29:57     74s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2163.25 MB )
[11/26 11:29:57     74s] (I)      total 2D Cap : 20610 = (10113 H, 10497 V)
[11/26 11:29:57     74s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 11:29:57     74s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2163.2M
[11/26 11:29:57     74s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.009, REAL:0.009, MEM:2163.2M, EPOCH TIME: 1732600797.868247
[11/26 11:29:57     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:2163.2M, EPOCH TIME: 1732600797.868262
[11/26 11:29:57     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:57     74s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 11:29:57     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:57     74s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 11:29:57     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:57     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 11:29:57     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 11:29:57     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2163.2M, EPOCH TIME: 1732600797.868372
[11/26 11:29:57     74s] 
[11/26 11:29:57     74s] === incrementalPlace Internal Loop 1 ===
[11/26 11:29:57     74s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[11/26 11:29:57     74s] OPERPROF: Starting IPInitSPData at level 1, MEM:2163.2M, EPOCH TIME: 1732600797.868645
[11/26 11:29:57     74s] Processing tracks to init pin-track alignment.
[11/26 11:29:57     74s] z: 2, totalTracks: 1
[11/26 11:29:57     74s] z: 4, totalTracks: 1
[11/26 11:29:57     74s] z: 6, totalTracks: 1
[11/26 11:29:57     74s] z: 8, totalTracks: 1
[11/26 11:29:57     74s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:57     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2163.2M, EPOCH TIME: 1732600797.870232
[11/26 11:29:57     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] 
[11/26 11:29:57     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:57     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2163.2M, EPOCH TIME: 1732600797.875934
[11/26 11:29:57     74s] OPERPROF:   Starting post-place ADS at level 2, MEM:2163.2M, EPOCH TIME: 1732600797.875960
[11/26 11:29:57     74s] ADSU 0.140 -> 0.140. site 1792.000 -> 1792.000. GS 20.880
[11/26 11:29:57     74s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:2163.2M, EPOCH TIME: 1732600797.876074
[11/26 11:29:57     74s] OPERPROF:   Starting spMPad at level 2, MEM:2163.2M, EPOCH TIME: 1732600797.876128
[11/26 11:29:57     74s] OPERPROF:     Starting spContextMPad at level 3, MEM:2163.2M, EPOCH TIME: 1732600797.876143
[11/26 11:29:57     74s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2163.2M, EPOCH TIME: 1732600797.876154
[11/26 11:29:57     74s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2163.2M, EPOCH TIME: 1732600797.876188
[11/26 11:29:57     74s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2163.2M, EPOCH TIME: 1732600797.876222
[11/26 11:29:57     74s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2163.2M, EPOCH TIME: 1732600797.876239
[11/26 11:29:57     74s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2163.2M, EPOCH TIME: 1732600797.876253
[11/26 11:29:57     74s] no activity file in design. spp won't run.
[11/26 11:29:57     74s] [spp] 0
[11/26 11:29:57     74s] [adp] 0:1:1:3
[11/26 11:29:57     74s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2163.2M, EPOCH TIME: 1732600797.876282
[11/26 11:29:57     74s] SP #FI/SF FL/PI 0/0 26/0
[11/26 11:29:57     74s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.008, REAL:0.008, MEM:2163.2M, EPOCH TIME: 1732600797.876299
[11/26 11:29:57     74s] PP off. flexM 0
[11/26 11:29:57     74s] OPERPROF: Starting CDPad at level 1, MEM:2163.2M, EPOCH TIME: 1732600797.876353
[11/26 11:29:57     74s] 3DP is on.
[11/26 11:29:57     74s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[11/26 11:29:57     74s] design sh 0.298. rd 0.200
[11/26 11:29:57     74s] design sh 0.298. rd 0.200
[11/26 11:29:57     74s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[11/26 11:29:57     74s] design sh 0.298. rd 0.200
[11/26 11:29:57     74s] CDPadU 0.447 -> 0.149. R=0.135, N=26, GS=2.610
[11/26 11:29:57     74s] OPERPROF: Finished CDPad at level 1, CPU:0.001, REAL:0.001, MEM:2163.2M, EPOCH TIME: 1732600797.876932
[11/26 11:29:57     74s] OPERPROF: Starting InitSKP at level 1, MEM:2163.2M, EPOCH TIME: 1732600797.876947
[11/26 11:29:57     74s] no activity file in design. spp won't run.
[11/26 11:29:57     74s] no activity file in design. spp won't run.
[11/26 11:29:57     74s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[11/26 11:29:57     74s] OPERPROF: Finished InitSKP at level 1, CPU:0.008, REAL:0.008, MEM:2163.2M, EPOCH TIME: 1732600797.885256
[11/26 11:29:57     74s] NP #FI/FS/SF FL/PI: 56/0/0 26/0
[11/26 11:29:57     74s] no activity file in design. spp won't run.
[11/26 11:29:57     74s] OPERPROF: Starting npPlace at level 1, MEM:2163.2M, EPOCH TIME: 1732600797.885720
[11/26 11:29:57     74s] Iteration  4: Total net bbox = 2.003e+02 (1.40e+02 5.99e+01)
[11/26 11:29:57     74s]               Est.  stn bbox = 2.037e+02 (1.43e+02 6.08e+01)
[11/26 11:29:57     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2138.7M
[11/26 11:29:57     74s] OPERPROF: Finished npPlace at level 1, CPU:0.026, REAL:0.025, MEM:2138.7M, EPOCH TIME: 1732600797.911006
[11/26 11:29:57     74s] Legalizing MH Cells... 0 / 0 (level 2)
[11/26 11:29:57     74s] No instances found in the vector
[11/26 11:29:57     74s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2138.7M, DRC: 0)
[11/26 11:29:57     74s] 0 (out of 0) MH cells were successfully legalized.
[11/26 11:29:57     74s] no activity file in design. spp won't run.
[11/26 11:29:57     74s] NP #FI/FS/SF FL/PI: 56/0/0 26/0
[11/26 11:29:57     74s] no activity file in design. spp won't run.
[11/26 11:29:57     74s] OPERPROF: Starting npPlace at level 1, MEM:2138.7M, EPOCH TIME: 1732600797.911693
[11/26 11:29:57     74s] Iteration  5: Total net bbox = 1.945e+02 (1.36e+02 5.81e+01)
[11/26 11:29:57     74s]               Est.  stn bbox = 1.984e+02 (1.40e+02 5.84e+01)
[11/26 11:29:57     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2138.7M
[11/26 11:29:57     74s] OPERPROF: Finished npPlace at level 1, CPU:0.005, REAL:0.005, MEM:2138.7M, EPOCH TIME: 1732600797.916211
[11/26 11:29:57     74s] Legalizing MH Cells... 0 / 0 (level 3)
[11/26 11:29:57     74s] No instances found in the vector
[11/26 11:29:57     74s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2138.7M, DRC: 0)
[11/26 11:29:57     74s] 0 (out of 0) MH cells were successfully legalized.
[11/26 11:29:57     74s] no activity file in design. spp won't run.
[11/26 11:29:57     74s] NP #FI/FS/SF FL/PI: 56/0/0 26/0
[11/26 11:29:57     74s] no activity file in design. spp won't run.
[11/26 11:29:57     74s] OPERPROF: Starting npPlace at level 1, MEM:2138.7M, EPOCH TIME: 1732600797.916827
[11/26 11:29:57     74s] Iteration  6: Total net bbox = 2.448e+02 (1.62e+02 8.30e+01)
[11/26 11:29:57     74s]               Est.  stn bbox = 2.506e+02 (1.67e+02 8.39e+01)
[11/26 11:29:57     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2138.7M
[11/26 11:29:57     74s] OPERPROF: Finished npPlace at level 1, CPU:0.013, REAL:0.012, MEM:2138.7M, EPOCH TIME: 1732600797.928901
[11/26 11:29:57     74s] Legalizing MH Cells... 0 / 0 (level 4)
[11/26 11:29:57     74s] No instances found in the vector
[11/26 11:29:57     74s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2138.7M, DRC: 0)
[11/26 11:29:57     74s] 0 (out of 0) MH cells were successfully legalized.
[11/26 11:29:57     74s] no activity file in design. spp won't run.
[11/26 11:29:57     74s] NP #FI/FS/SF FL/PI: 56/0/0 26/0
[11/26 11:29:57     74s] no activity file in design. spp won't run.
[11/26 11:29:57     74s] OPERPROF: Starting npPlace at level 1, MEM:2138.7M, EPOCH TIME: 1732600797.929726
[11/26 11:29:57     74s] GP RA stats: MHOnly 0 nrInst 26 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[11/26 11:29:57     74s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2138.7M, EPOCH TIME: 1732600797.938133
[11/26 11:29:57     74s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.938163
[11/26 11:29:57     74s] Iteration  7: Total net bbox = 2.294e+02 (1.60e+02 6.94e+01)
[11/26 11:29:57     74s]               Est.  stn bbox = 2.350e+02 (1.65e+02 7.04e+01)
[11/26 11:29:57     74s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2138.7M
[11/26 11:29:57     74s] OPERPROF: Finished npPlace at level 1, CPU:0.009, REAL:0.009, MEM:2138.7M, EPOCH TIME: 1732600797.938276
[11/26 11:29:57     74s] Legalizing MH Cells... 0 / 0 (level 5)
[11/26 11:29:57     74s] No instances found in the vector
[11/26 11:29:57     74s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2138.7M, DRC: 0)
[11/26 11:29:57     74s] 0 (out of 0) MH cells were successfully legalized.
[11/26 11:29:57     74s] Move report: Timing Driven Placement moves 26 insts, mean move: 13.05 um, max move: 31.10 um 
[11/26 11:29:57     74s] 	Max move on inst (g156__4733): (32.48, 8.70) --> (17.04, 24.36)
[11/26 11:29:57     74s] no activity file in design. spp won't run.
[11/26 11:29:57     74s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2138.7M, EPOCH TIME: 1732600797.938682
[11/26 11:29:57     74s] Saved padding area to DB
[11/26 11:29:57     74s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2138.7M, EPOCH TIME: 1732600797.938709
[11/26 11:29:57     74s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.938732
[11/26 11:29:57     74s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2138.7M, EPOCH TIME: 1732600797.938754
[11/26 11:29:57     74s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/26 11:29:57     74s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.938786
[11/26 11:29:57     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:57     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2138.7M, EPOCH TIME: 1732600797.939236
[11/26 11:29:57     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.939388
[11/26 11:29:57     74s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.001, REAL:0.001, MEM:2138.7M, EPOCH TIME: 1732600797.939938
[11/26 11:29:57     74s] 
[11/26 11:29:57     74s] Finished Incremental Placement (cpu=0:00:00.1, real=0:00:00.0, mem=2138.7M)
[11/26 11:29:57     74s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/26 11:29:57     74s] Type 'man IMPSP-9025' for more detail.
[11/26 11:29:57     74s] CongRepair sets shifter mode to gplace
[11/26 11:29:57     74s] TDRefine: refinePlace mode is spiral
[11/26 11:29:57     74s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2138.7M, EPOCH TIME: 1732600797.940526
[11/26 11:29:57     74s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2138.7M, EPOCH TIME: 1732600797.940551
[11/26 11:29:57     74s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2138.7M, EPOCH TIME: 1732600797.940569
[11/26 11:29:57     74s] Processing tracks to init pin-track alignment.
[11/26 11:29:57     74s] z: 2, totalTracks: 1
[11/26 11:29:57     74s] z: 4, totalTracks: 1
[11/26 11:29:57     74s] z: 6, totalTracks: 1
[11/26 11:29:57     74s] z: 8, totalTracks: 1
[11/26 11:29:57     74s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:57     74s] All LLGs are deleted
[11/26 11:29:57     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2138.7M, EPOCH TIME: 1732600797.942038
[11/26 11:29:57     74s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.942175
[11/26 11:29:57     74s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2138.7M, EPOCH TIME: 1732600797.942205
[11/26 11:29:57     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2138.7M, EPOCH TIME: 1732600797.942292
[11/26 11:29:57     74s] Max number of tech site patterns supported in site array is 256.
[11/26 11:29:57     74s] Core basic site is gsclib090site
[11/26 11:29:57     74s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2138.7M, EPOCH TIME: 1732600797.947334
[11/26 11:29:57     74s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 11:29:57     74s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 11:29:57     74s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.947399
[11/26 11:29:57     74s] Fast DP-INIT is on for default
[11/26 11:29:57     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 11:29:57     74s] Atter site array init, number of instance map data is 0.
[11/26 11:29:57     74s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.006, REAL:0.006, MEM:2138.7M, EPOCH TIME: 1732600797.948003
[11/26 11:29:57     74s] 
[11/26 11:29:57     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:57     74s] OPERPROF:         Starting CMU at level 5, MEM:2138.7M, EPOCH TIME: 1732600797.948128
[11/26 11:29:57     74s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.948255
[11/26 11:29:57     74s] 
[11/26 11:29:57     74s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:57     74s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:2138.7M, EPOCH TIME: 1732600797.948294
[11/26 11:29:57     74s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2138.7M, EPOCH TIME: 1732600797.948305
[11/26 11:29:57     74s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.948319
[11/26 11:29:57     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2138.7MB).
[11/26 11:29:57     74s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.008, REAL:0.008, MEM:2138.7M, EPOCH TIME: 1732600797.948344
[11/26 11:29:57     74s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.008, REAL:0.008, MEM:2138.7M, EPOCH TIME: 1732600797.948356
[11/26 11:29:57     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11961.2
[11/26 11:29:57     74s] OPERPROF:   Starting RefinePlace at level 2, MEM:2138.7M, EPOCH TIME: 1732600797.948371
[11/26 11:29:57     74s] *** Starting refinePlace (0:01:14 mem=2138.7M) ***
[11/26 11:29:57     74s] Total net bbox length = 2.569e+02 (1.861e+02 7.082e+01) (ext = 1.119e+02)
[11/26 11:29:57     74s] 
[11/26 11:29:57     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:57     74s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 11:29:57     74s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/26 11:29:57     74s] Type 'man IMPSP-5140' for more detail.
[11/26 11:29:57     74s] **WARN: (IMPSP-315):	Found 82 instances insts with no PG Term connections.
[11/26 11:29:57     74s] Type 'man IMPSP-315' for more detail.
[11/26 11:29:57     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:57     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:57     74s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2138.7M, EPOCH TIME: 1732600797.949653
[11/26 11:29:57     74s] Starting refinePlace ...
[11/26 11:29:57     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:57     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:57     74s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2138.7M, EPOCH TIME: 1732600797.950632
[11/26 11:29:57     74s] DDP initSite1 nrRow 14 nrJob 14
[11/26 11:29:57     74s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2138.7M, EPOCH TIME: 1732600797.950659
[11/26 11:29:57     74s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.950671
[11/26 11:29:57     74s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2138.7M, EPOCH TIME: 1732600797.950682
[11/26 11:29:57     74s] DDP markSite nrRow 14 nrJob 14
[11/26 11:29:57     74s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.950698
[11/26 11:29:57     74s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.950709
[11/26 11:29:57     74s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 11:29:57     74s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2138.7M, EPOCH TIME: 1732600797.951092
[11/26 11:29:57     74s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2138.7M, EPOCH TIME: 1732600797.951103
[11/26 11:29:57     74s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.951130
[11/26 11:29:57     74s] ** Cut row section cpu time 0:00:00.0.
[11/26 11:29:57     74s]  ** Cut row section real time 0:00:00.0.
[11/26 11:29:57     74s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.951146
[11/26 11:29:57     74s]   Spread Effort: high, pre-route mode, useDDP on.
[11/26 11:29:57     74s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2138.7MB) @(0:01:14 - 0:01:14).
[11/26 11:29:57     74s] Move report: preRPlace moves 26 insts, mean move: 0.59 um, max move: 3.79 um 
[11/26 11:29:57     74s] 	Max move on inst (g3700__1705): (42.07, 16.53) --> (40.89, 19.14)
[11/26 11:29:57     74s] 	Length: 10 sites, height: 1 rows, site name: gsclib090site, cell type: AOI221XL
[11/26 11:29:57     74s] wireLenOptFixPriorityInst 0 inst fixed
[11/26 11:29:57     74s] Placement tweakage begins.
[11/26 11:29:57     74s] wire length = 2.956e+02
[11/26 11:29:57     74s] wire length = 2.691e+02
[11/26 11:29:57     74s] Placement tweakage ends.
[11/26 11:29:57     74s] Move report: tweak moves 4 insts, mean move: 1.96 um, max move: 2.90 um 
[11/26 11:29:57     74s] 	Max move on inst (FE_RC_3_0): (38.57, 19.14) --> (41.47, 19.14)
[11/26 11:29:57     74s] 
[11/26 11:29:57     74s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/26 11:29:57     74s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 11:29:57     74s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 11:29:57     74s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 11:29:57     74s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2138.7MB) @(0:01:14 - 0:01:14).
[11/26 11:29:57     74s] Move report: Detail placement moves 26 insts, mean move: 0.58 um, max move: 6.11 um 
[11/26 11:29:57     74s] 	Max move on inst (g3700__1705): (42.07, 16.53) --> (38.57, 19.14)
[11/26 11:29:57     74s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2138.7MB
[11/26 11:29:57     74s] Statistics of distance of Instance movement in refine placement:
[11/26 11:29:57     74s]   maximum (X+Y) =         6.11 um
[11/26 11:29:57     74s]   inst (g3700__1705) with max move: (42.071, 16.532) -> (38.57, 19.14)
[11/26 11:29:57     74s]   mean    (X+Y) =         0.58 um
[11/26 11:29:57     74s] Summary Report:
[11/26 11:29:57     74s] Instances move: 26 (out of 26 movable)
[11/26 11:29:57     74s] Instances flipped: 0
[11/26 11:29:57     74s] Mean displacement: 0.58 um
[11/26 11:29:57     74s] Max displacement: 6.11 um (Instance: g3700__1705) (42.071, 16.532) -> (38.57, 19.14)
[11/26 11:29:57     74s] 	Length: 10 sites, height: 1 rows, site name: gsclib090site, cell type: AOI221XL
[11/26 11:29:57     74s] Total instances moved : 26
[11/26 11:29:57     74s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.004, REAL:0.004, MEM:2138.7M, EPOCH TIME: 1732600797.953730
[11/26 11:29:57     74s] Total net bbox length = 2.549e+02 (1.761e+02 7.875e+01) (ext = 1.076e+02)
[11/26 11:29:57     74s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2138.7MB
[11/26 11:29:57     74s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2138.7MB) @(0:01:14 - 0:01:14).
[11/26 11:29:57     74s] *** Finished refinePlace (0:01:14 mem=2138.7M) ***
[11/26 11:29:57     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11961.2
[11/26 11:29:57     74s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.005, REAL:0.005, MEM:2138.7M, EPOCH TIME: 1732600797.953819
[11/26 11:29:57     74s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2138.7M, EPOCH TIME: 1732600797.953832
[11/26 11:29:57     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:82).
[11/26 11:29:57     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2138.7M, EPOCH TIME: 1732600797.954788
[11/26 11:29:57     74s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.014, REAL:0.014, MEM:2138.7M, EPOCH TIME: 1732600797.954813
[11/26 11:29:57     74s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2138.7M, EPOCH TIME: 1732600797.955087
[11/26 11:29:57     74s] Starting Early Global Route congestion estimation: mem = 2138.7M
[11/26 11:29:57     74s] (I)      ==================== Layers =====================
[11/26 11:29:57     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:57     74s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 11:29:57     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:57     74s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/26 11:29:57     74s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/26 11:29:57     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:57     74s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/26 11:29:57     74s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/26 11:29:57     74s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/26 11:29:57     74s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/26 11:29:57     74s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/26 11:29:57     74s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/26 11:29:57     74s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/26 11:29:57     74s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/26 11:29:57     74s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/26 11:29:57     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:57     74s] (I)      Started Import and model ( Curr Mem: 2138.73 MB )
[11/26 11:29:57     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:57     74s] (I)      == Non-default Options ==
[11/26 11:29:57     74s] (I)      Maximum routing layer                              : 9
[11/26 11:29:57     74s] (I)      Number of threads                                  : 1
[11/26 11:29:57     74s] (I)      Use non-blocking free Dbs wires                    : false
[11/26 11:29:57     74s] (I)      Method to set GCell size                           : row
[11/26 11:29:57     74s] (I)      Counted 325 PG shapes. We will not process PG shapes layer by layer.
[11/26 11:29:57     74s] (I)      Use row-based GCell size
[11/26 11:29:57     74s] (I)      Use row-based GCell align
[11/26 11:29:57     74s] (I)      layer 0 area = 280000
[11/26 11:29:57     74s] (I)      layer 1 area = 320000
[11/26 11:29:57     74s] (I)      layer 2 area = 320000
[11/26 11:29:57     74s] (I)      layer 3 area = 320000
[11/26 11:29:57     74s] (I)      layer 4 area = 320000
[11/26 11:29:57     74s] (I)      layer 5 area = 320000
[11/26 11:29:57     74s] (I)      layer 6 area = 320000
[11/26 11:29:57     74s] (I)      layer 7 area = 800000
[11/26 11:29:57     74s] (I)      layer 8 area = 800000
[11/26 11:29:57     74s] (I)      GCell unit size   : 5220
[11/26 11:29:57     74s] (I)      GCell multiplier  : 1
[11/26 11:29:57     74s] (I)      GCell row height  : 5220
[11/26 11:29:57     74s] (I)      Actual row height : 5220
[11/26 11:29:57     74s] (I)      GCell align ref   : 12180 12180
[11/26 11:29:57     74s] [NR-eGR] Track table information for default rule: 
[11/26 11:29:57     74s] [NR-eGR] Metal1 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal2 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal3 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal4 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal5 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal6 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal7 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal8 has single uniform track structure
[11/26 11:29:57     74s] [NR-eGR] Metal9 has single uniform track structure
[11/26 11:29:57     74s] (I)      =============== Default via ================
[11/26 11:29:57     74s] (I)      +---+------------------+-------------------+
[11/26 11:29:57     74s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/26 11:29:57     74s] (I)      +---+------------------+-------------------+
[11/26 11:29:57     74s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/26 11:29:57     74s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/26 11:29:57     74s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/26 11:29:57     74s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/26 11:29:57     74s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/26 11:29:57     74s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/26 11:29:57     74s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/26 11:29:57     74s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/26 11:29:57     74s] (I)      +---+------------------+-------------------+
[11/26 11:29:57     74s] [NR-eGR] Read 510 PG shapes
[11/26 11:29:57     74s] [NR-eGR] Read 0 clock shapes
[11/26 11:29:57     74s] [NR-eGR] Read 0 other shapes
[11/26 11:29:57     74s] [NR-eGR] #Routing Blockages  : 0
[11/26 11:29:57     74s] [NR-eGR] #Instance Blockages : 0
[11/26 11:29:57     74s] [NR-eGR] #PG Blockages       : 510
[11/26 11:29:57     74s] [NR-eGR] #Halo Blockages     : 0
[11/26 11:29:57     74s] [NR-eGR] #Boundary Blockages : 0
[11/26 11:29:57     74s] [NR-eGR] #Clock Blockages    : 0
[11/26 11:29:57     74s] [NR-eGR] #Other Blockages    : 0
[11/26 11:29:57     74s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 11:29:57     74s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 11:29:57     74s] [NR-eGR] Read 31 nets ( ignored 0 )
[11/26 11:29:57     74s] (I)      early_global_route_priority property id does not exist.
[11/26 11:29:57     74s] (I)      Read Num Blocks=510  Num Prerouted Wires=0  Num CS=0
[11/26 11:29:57     74s] (I)      Layer 1 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 2 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 3 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 4 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 5 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 6 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 7 (V) : #blockages 90 : #preroutes 0
[11/26 11:29:57     74s] (I)      Layer 8 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:57     74s] (I)      Number of ignored nets                =      0
[11/26 11:29:57     74s] (I)      Number of connected nets              =      0
[11/26 11:29:57     74s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 11:29:57     74s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 11:29:57     74s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 11:29:57     74s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 11:29:57     74s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 11:29:57     74s] (I)      Ndr track 0 does not exist
[11/26 11:29:57     74s] (I)      ---------------------Grid Graph Info--------------------
[11/26 11:29:57     74s] (I)      Routing area        : (0, 0) - (105560, 97440)
[11/26 11:29:57     74s] (I)      Core area           : (12180, 12180) - (93380, 85260)
[11/26 11:29:57     74s] (I)      Site width          :   580  (dbu)
[11/26 11:29:57     74s] (I)      Row height          :  5220  (dbu)
[11/26 11:29:57     74s] (I)      GCell row height    :  5220  (dbu)
[11/26 11:29:57     74s] (I)      GCell width         :  5220  (dbu)
[11/26 11:29:57     74s] (I)      GCell height        :  5220  (dbu)
[11/26 11:29:57     74s] (I)      Grid                :    20    19     9
[11/26 11:29:57     74s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/26 11:29:57     74s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/26 11:29:57     74s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/26 11:29:57     74s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/26 11:29:57     74s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/26 11:29:57     74s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/26 11:29:57     74s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/26 11:29:57     74s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/26 11:29:57     74s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/26 11:29:57     74s] (I)      Total num of tracks :   168   182   168   182   168   182   168    60    55
[11/26 11:29:57     74s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/26 11:29:57     74s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/26 11:29:57     74s] (I)      --------------------------------------------------------
[11/26 11:29:57     74s] 
[11/26 11:29:57     74s] [NR-eGR] ============ Routing rule table ============
[11/26 11:29:57     74s] [NR-eGR] Rule id: 0  Nets: 31
[11/26 11:29:57     74s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 11:29:57     74s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/26 11:29:57     74s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/26 11:29:57     74s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/26 11:29:57     74s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/26 11:29:57     74s] [NR-eGR] ========================================
[11/26 11:29:57     74s] [NR-eGR] 
[11/26 11:29:57     74s] (I)      =============== Blocked Tracks ===============
[11/26 11:29:57     74s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:57     74s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 11:29:57     74s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:57     74s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 11:29:57     74s] (I)      |     2 |    3458 |      452 |        13.07% |
[11/26 11:29:57     74s] (I)      |     3 |    3360 |      212 |         6.31% |
[11/26 11:29:57     74s] (I)      |     4 |    3458 |      452 |        13.07% |
[11/26 11:29:57     74s] (I)      |     5 |    3360 |      212 |         6.31% |
[11/26 11:29:57     74s] (I)      |     6 |    3458 |      452 |        13.07% |
[11/26 11:29:57     74s] (I)      |     7 |    3360 |      212 |         6.31% |
[11/26 11:29:57     74s] (I)      |     8 |    1140 |      595 |        52.19% |
[11/26 11:29:57     74s] (I)      |     9 |    1100 |      608 |        55.27% |
[11/26 11:29:57     74s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:57     74s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2138.73 MB )
[11/26 11:29:57     74s] (I)      Reset routing kernel
[11/26 11:29:57     74s] (I)      Started Global Routing ( Curr Mem: 2138.73 MB )
[11/26 11:29:57     74s] (I)      totalPins=82  totalGlobalPin=71 (86.59%)
[11/26 11:29:57     74s] (I)      total 2D Cap : 20570 = (10111 H, 10459 V)
[11/26 11:29:57     74s] [NR-eGR] Layer group 1: route 31 net(s) in layer range [2, 9]
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1a Route ============
[11/26 11:29:57     74s] (I)      Usage: 93 = (62 H, 31 V) = (0.61% H, 0.30% V) = (1.618e+02um H, 8.091e+01um V)
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1b Route ============
[11/26 11:29:57     74s] (I)      Usage: 93 = (62 H, 31 V) = (0.61% H, 0.30% V) = (1.618e+02um H, 8.091e+01um V)
[11/26 11:29:57     74s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.427300e+02um
[11/26 11:29:57     74s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 11:29:57     74s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1c Route ============
[11/26 11:29:57     74s] (I)      Usage: 93 = (62 H, 31 V) = (0.61% H, 0.30% V) = (1.618e+02um H, 8.091e+01um V)
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1d Route ============
[11/26 11:29:57     74s] (I)      Usage: 93 = (62 H, 31 V) = (0.61% H, 0.30% V) = (1.618e+02um H, 8.091e+01um V)
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1e Route ============
[11/26 11:29:57     74s] (I)      Usage: 93 = (62 H, 31 V) = (0.61% H, 0.30% V) = (1.618e+02um H, 8.091e+01um V)
[11/26 11:29:57     74s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.427300e+02um
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] (I)      ============  Phase 1l Route ============
[11/26 11:29:57     74s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 11:29:57     74s] (I)      Layer  2:       3122        61         0           0        3240    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  3:       3065        51         0           0        3249    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  4:       3122         3         0           0        3240    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  5:       3065         5         0           0        3249    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  6:       3122         0         0           0        3240    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  7:       3065         0         0           0        3249    ( 0.00%) 
[11/26 11:29:57     74s] (I)      Layer  8:        518         0         0         510         570    (47.22%) 
[11/26 11:29:57     74s] (I)      Layer  9:        463         0         0         558         525    (51.52%) 
[11/26 11:29:57     74s] (I)      Total:         19542       120         0        1068       20562    ( 4.94%) 
[11/26 11:29:57     74s] (I)      
[11/26 11:29:57     74s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 11:29:57     74s] [NR-eGR]                        OverCon            
[11/26 11:29:57     74s] [NR-eGR]                         #Gcell     %Gcell
[11/26 11:29:57     74s] [NR-eGR]        Layer             (1-0)    OverCon
[11/26 11:29:57     74s] [NR-eGR] ----------------------------------------------
[11/26 11:29:57     74s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR] ----------------------------------------------
[11/26 11:29:57     74s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/26 11:29:57     74s] [NR-eGR] 
[11/26 11:29:57     74s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2138.73 MB )
[11/26 11:29:57     74s] (I)      total 2D Cap : 20610 = (10113 H, 10497 V)
[11/26 11:29:57     74s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 11:29:57     74s] Early Global Route congestion estimation runtime: 0.01 seconds, mem = 2138.7M
[11/26 11:29:57     74s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.008, REAL:0.008, MEM:2138.7M, EPOCH TIME: 1732600797.963494
[11/26 11:29:57     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:2138.7M, EPOCH TIME: 1732600797.963515
[11/26 11:29:57     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:57     74s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 11:29:57     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:57     74s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 11:29:57     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:57     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 11:29:57     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 11:29:57     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.963635
[11/26 11:29:57     74s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2138.7M, EPOCH TIME: 1732600797.963652
[11/26 11:29:57     74s] Starting Early Global Route wiring: mem = 2138.7M
[11/26 11:29:57     74s] (I)      ============= Track Assignment ============
[11/26 11:29:57     74s] (I)      Started Track Assignment (1T) ( Curr Mem: 2138.73 MB )
[11/26 11:29:57     74s] (I)      Initialize Track Assignment ( max pin layer : 9 )
[11/26 11:29:57     74s] (I)      Run Multi-thread track assignment
[11/26 11:29:57     74s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2138.73 MB )
[11/26 11:29:57     74s] (I)      Started Export ( Curr Mem: 2138.73 MB )
[11/26 11:29:57     74s] [NR-eGR]                 Length (um)  Vias 
[11/26 11:29:57     74s] [NR-eGR] ----------------------------------
[11/26 11:29:57     74s] [NR-eGR]  Metal1  (1H)             0    74 
[11/26 11:29:57     74s] [NR-eGR]  Metal2  (2V)            87    91 
[11/26 11:29:57     74s] [NR-eGR]  Metal3  (3H)           164     8 
[11/26 11:29:57     74s] [NR-eGR]  Metal4  (4V)             5     2 
[11/26 11:29:57     74s] [NR-eGR]  Metal5  (5H)            19     0 
[11/26 11:29:57     74s] [NR-eGR]  Metal6  (6V)             0     0 
[11/26 11:29:57     74s] [NR-eGR]  Metal7  (7H)             0     0 
[11/26 11:29:57     74s] [NR-eGR]  Metal8  (8V)             0     0 
[11/26 11:29:57     74s] [NR-eGR]  Metal9  (9H)             0     0 
[11/26 11:29:57     74s] [NR-eGR] ----------------------------------
[11/26 11:29:57     74s] [NR-eGR]          Total          274   175 
[11/26 11:29:57     74s] [NR-eGR] --------------------------------------------------------------------------
[11/26 11:29:57     74s] [NR-eGR] Total half perimeter of net bounding box: 255um
[11/26 11:29:57     74s] [NR-eGR] Total length: 274um, number of vias: 175
[11/26 11:29:57     74s] [NR-eGR] --------------------------------------------------------------------------
[11/26 11:29:57     74s] [NR-eGR] Total eGR-routed clock nets wire length: 25um, number of vias: 10
[11/26 11:29:57     74s] [NR-eGR] --------------------------------------------------------------------------
[11/26 11:29:57     74s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2138.73 MB )
[11/26 11:29:57     74s] Early Global Route wiring runtime: 0.00 seconds, mem = 2138.7M
[11/26 11:29:57     74s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.002, REAL:0.002, MEM:2138.7M, EPOCH TIME: 1732600797.965422
[11/26 11:29:57     74s] 0 delay mode for cte disabled.
[11/26 11:29:57     74s] SKP cleared!
[11/26 11:29:57     74s] 
[11/26 11:29:57     74s] *** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
[11/26 11:29:57     74s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2138.7M, EPOCH TIME: 1732600797.972236
[11/26 11:29:57     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] All LLGs are deleted
[11/26 11:29:57     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:57     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2138.7M, EPOCH TIME: 1732600797.972287
[11/26 11:29:57     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.972306
[11/26 11:29:57     74s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2138.7M, EPOCH TIME: 1732600797.972414
[11/26 11:29:57     74s] Start to check current routing status for nets...
[11/26 11:29:57     74s] All nets are already routed correctly.
[11/26 11:29:57     74s] End to check current routing status for nets (mem=2138.7M)
[11/26 11:29:57     74s] Extraction called for design 'controller1' of instances=82 and nets=155 using extraction engine 'preRoute' .
[11/26 11:29:57     74s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 11:29:57     74s] Type 'man IMPEXT-3530' for more detail.
[11/26 11:29:57     74s] PreRoute RC Extraction called for design controller1.
[11/26 11:29:57     74s] RC Extraction called in multi-corner(1) mode.
[11/26 11:29:57     74s] RCMode: PreRoute
[11/26 11:29:57     74s]       RC Corner Indexes            0   
[11/26 11:29:57     74s] Capacitance Scaling Factor   : 1.00000 
[11/26 11:29:57     74s] Resistance Scaling Factor    : 1.00000 
[11/26 11:29:57     74s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 11:29:57     74s] Clock Res. Scaling Factor    : 1.00000 
[11/26 11:29:57     74s] Shrink Factor                : 1.00000
[11/26 11:29:57     74s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 11:29:57     74s] Using capacitance table file ...
[11/26 11:29:57     74s] 
[11/26 11:29:57     74s] Trim Metal Layers:
[11/26 11:29:57     74s] LayerId::1 widthSet size::4
[11/26 11:29:57     74s] LayerId::2 widthSet size::4
[11/26 11:29:57     74s] LayerId::3 widthSet size::4
[11/26 11:29:57     74s] LayerId::4 widthSet size::4
[11/26 11:29:57     74s] LayerId::5 widthSet size::4
[11/26 11:29:57     74s] LayerId::6 widthSet size::4
[11/26 11:29:57     74s] LayerId::7 widthSet size::4
[11/26 11:29:57     74s] LayerId::8 widthSet size::4
[11/26 11:29:57     74s] LayerId::9 widthSet size::3
[11/26 11:29:57     74s] Updating RC grid for preRoute extraction ...
[11/26 11:29:57     74s] eee: pegSigSF::1.070000
[11/26 11:29:57     74s] Initializing multi-corner capacitance tables ... 
[11/26 11:29:57     74s] Initializing multi-corner resistance tables ...
[11/26 11:29:57     74s] eee: l::1 avDens::0.079959 usedTrk::28.785268 availTrk::360.000000 sigTrk::28.785268
[11/26 11:29:57     74s] eee: l::2 avDens::0.009573 usedTrk::3.446130 availTrk::360.000000 sigTrk::3.446130
[11/26 11:29:57     74s] eee: l::3 avDens::0.011745 usedTrk::6.342299 availTrk::540.000000 sigTrk::6.342299
[11/26 11:29:57     74s] eee: l::4 avDens::0.000700 usedTrk::0.188889 availTrk::270.000000 sigTrk::0.188889
[11/26 11:29:57     74s] eee: l::5 avDens::0.003951 usedTrk::0.711111 availTrk::180.000000 sigTrk::0.711111
[11/26 11:29:57     74s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:29:57     74s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:29:57     74s] eee: l::8 avDens::0.161344 usedTrk::19.361303 availTrk::120.000000 sigTrk::19.361303
[11/26 11:29:57     74s] eee: l::9 avDens::0.177120 usedTrk::21.254406 availTrk::120.000000 sigTrk::21.254406
[11/26 11:29:57     74s] {RT RC 0 9 9 {8 0} 1}
[11/26 11:29:57     74s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.085607 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/26 11:29:57     74s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2138.734M)
[11/26 11:29:57     74s] Compute RC Scale Done ...
[11/26 11:29:57     74s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1861.3M, totSessionCpu=0:01:14 **
[11/26 11:29:58     74s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 11:29:58     74s] #################################################################################
[11/26 11:29:58     74s] # Design Stage: PreRoute
[11/26 11:29:58     74s] # Design Name: controller1
[11/26 11:29:58     74s] # Design Mode: 90nm
[11/26 11:29:58     74s] # Analysis Mode: MMMC Non-OCV 
[11/26 11:29:58     74s] # Parasitics Mode: No SPEF/RCDB 
[11/26 11:29:58     74s] # Signoff Settings: SI Off 
[11/26 11:29:58     74s] #################################################################################
[11/26 11:29:58     74s] Calculate delays in BcWc mode...
[11/26 11:29:58     74s] Topological Sorting (REAL = 0:00:00.0, MEM = 2135.8M, InitMEM = 2135.8M)
[11/26 11:29:58     74s] Start delay calculation (fullDC) (1 T). (MEM=2135.84)
[11/26 11:29:58     74s] End AAE Lib Interpolated Model. (MEM=2147.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 11:29:58     74s] Total number of fetched objects 25
[11/26 11:29:58     74s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 11:29:58     74s] End delay calculation. (MEM=2156.8 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 11:29:58     74s] End delay calculation (fullDC). (MEM=2156.8 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 11:29:58     74s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2156.8M) ***
[11/26 11:29:58     74s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.3 (0.9), totSession cpu/real = 0:01:14.2/0:09:47.4 (0.1), mem = 2156.8M
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] =============================================================================================
[11/26 11:29:58     74s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.15-s110_1
[11/26 11:29:58     74s] =============================================================================================
[11/26 11:29:58     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 11:29:58     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:58     74s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ ExtractRC              ]      1   0:00:00.0  (   6.5 % )     0:00:00.0 /  0:00:00.0    1.7
[11/26 11:29:58     74s] [ TimingUpdate           ]      4   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ FullDelayCalc          ]      1   0:00:00.0  (  17.1 % )     0:00:00.0 /  0:00:00.0    0.7
[11/26 11:29:58     74s] [ MISC                   ]          0:00:00.2  (  75.3 % )     0:00:00.2 /  0:00:00.2    0.8
[11/26 11:29:58     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:58     74s]  IncrReplace #1 TOTAL               0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.2    0.9
[11/26 11:29:58     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] *** Timing Is met
[11/26 11:29:58     74s] *** Check timing (0:00:00.0)
[11/26 11:29:58     74s] *** Timing Is met
[11/26 11:29:58     74s] *** Check timing (0:00:00.0)
[11/26 11:29:58     74s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[11/26 11:29:58     74s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[11/26 11:29:58     74s] Info: 1 clock net  excluded from IPO operation.
[11/26 11:29:58     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=2172.8M
[11/26 11:29:58     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=2172.8M
[11/26 11:29:58     74s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 11:29:58     74s] ### Creating PhyDesignMc. totSessionCpu=0:01:14 mem=2191.9M
[11/26 11:29:58     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:2191.9M, EPOCH TIME: 1732600798.108026
[11/26 11:29:58     74s] Processing tracks to init pin-track alignment.
[11/26 11:29:58     74s] z: 2, totalTracks: 1
[11/26 11:29:58     74s] z: 4, totalTracks: 1
[11/26 11:29:58     74s] z: 6, totalTracks: 1
[11/26 11:29:58     74s] z: 8, totalTracks: 1
[11/26 11:29:58     74s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:58     74s] All LLGs are deleted
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2191.9M, EPOCH TIME: 1732600798.109590
[11/26 11:29:58     74s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2191.9M, EPOCH TIME: 1732600798.109741
[11/26 11:29:58     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2191.9M, EPOCH TIME: 1732600798.109773
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2191.9M, EPOCH TIME: 1732600798.109876
[11/26 11:29:58     74s] Max number of tech site patterns supported in site array is 256.
[11/26 11:29:58     74s] Core basic site is gsclib090site
[11/26 11:29:58     74s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2191.9M, EPOCH TIME: 1732600798.115465
[11/26 11:29:58     74s] After signature check, allow fast init is true, keep pre-filter is true.
[11/26 11:29:58     74s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/26 11:29:58     74s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2191.9M, EPOCH TIME: 1732600798.115555
[11/26 11:29:58     74s] Fast DP-INIT is on for default
[11/26 11:29:58     74s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/26 11:29:58     74s] Atter site array init, number of instance map data is 0.
[11/26 11:29:58     74s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2191.9M, EPOCH TIME: 1732600798.116166
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:58     74s] OPERPROF:     Starting CMU at level 3, MEM:2191.9M, EPOCH TIME: 1732600798.116337
[11/26 11:29:58     74s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2191.9M, EPOCH TIME: 1732600798.116467
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:58     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.007, REAL:0.007, MEM:2191.9M, EPOCH TIME: 1732600798.116508
[11/26 11:29:58     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2191.9M, EPOCH TIME: 1732600798.116520
[11/26 11:29:58     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2191.9M, EPOCH TIME: 1732600798.116544
[11/26 11:29:58     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2191.9MB).
[11/26 11:29:58     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.009, REAL:0.009, MEM:2191.9M, EPOCH TIME: 1732600798.116572
[11/26 11:29:58     74s] TotalInstCnt at PhyDesignMc Initialization: 26
[11/26 11:29:58     74s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:14 mem=2191.9M
[11/26 11:29:58     74s] Begin: Area Reclaim Optimization
[11/26 11:29:58     74s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:14.2/0:09:47.4 (0.1), mem = 2191.9M
[11/26 11:29:58     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11961.5
[11/26 11:29:58     74s] ### Creating RouteCongInterface, started
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.8500} {7, 0.100, 0.5052} {8, 0.100, 0.5052} {9, 0.050, 0.4513} 
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] #optDebug: {0, 1.000}
[11/26 11:29:58     74s] ### Creating RouteCongInterface, finished
[11/26 11:29:58     74s] {MG  {8 0 25.1 0.698339} }
[11/26 11:29:58     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=2191.9M
[11/26 11:29:58     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=2191.9M
[11/26 11:29:58     74s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2191.9M, EPOCH TIME: 1732600798.195399
[11/26 11:29:58     74s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2191.9M, EPOCH TIME: 1732600798.195447
[11/26 11:29:58     74s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 13.95
[11/26 11:29:58     74s] +---------+---------+--------+--------+------------+--------+
[11/26 11:29:58     74s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/26 11:29:58     74s] +---------+---------+--------+--------+------------+--------+
[11/26 11:29:58     74s] |   13.95%|        -|   0.000|   0.000|   0:00:00.0| 2207.9M|
[11/26 11:29:58     74s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[11/26 11:29:58     74s] |   13.95%|        0|   0.000|   0.000|   0:00:00.0| 2207.9M|
[11/26 11:29:58     74s] |   13.78%|        1|   0.000|   0.000|   0:00:00.0| 2227.0M|
[11/26 11:29:58     74s] |   13.78%|        0|   0.000|   0.000|   0:00:00.0| 2227.0M|
[11/26 11:29:58     74s] #optDebug: <stH: 2.6100 MiSeL: 68.4580>
[11/26 11:29:58     74s] #optDebug: RTR_SNLTF <10.0000 2.6100> <26.1000> 
[11/26 11:29:58     74s] |   13.78%|        0|   0.000|   0.000|   0:00:00.0| 2227.0M|
[11/26 11:29:58     74s] +---------+---------+--------+--------+------------+--------+
[11/26 11:29:58     74s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 13.78
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 1 Resize = 0 **
[11/26 11:29:58     74s] --------------------------------------------------------------
[11/26 11:29:58     74s] |                                   | Total     | Sequential |
[11/26 11:29:58     74s] --------------------------------------------------------------
[11/26 11:29:58     74s] | Num insts resized                 |       0  |       0    |
[11/26 11:29:58     74s] | Num insts undone                  |       0  |       0    |
[11/26 11:29:58     74s] | Num insts Downsized               |       0  |       0    |
[11/26 11:29:58     74s] | Num insts Samesized               |       0  |       0    |
[11/26 11:29:58     74s] | Num insts Upsized                 |       0  |       0    |
[11/26 11:29:58     74s] | Num multiple commits+uncommits    |       0  |       -    |
[11/26 11:29:58     74s] --------------------------------------------------------------
[11/26 11:29:58     74s] Bottom Preferred Layer:
[11/26 11:29:58     74s]     None
[11/26 11:29:58     74s] Via Pillar Rule:
[11/26 11:29:58     74s]     None
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[11/26 11:29:58     74s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[11/26 11:29:58     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2227.0M, EPOCH TIME: 1732600798.207145
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:81).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2227.0M, EPOCH TIME: 1732600798.208344
[11/26 11:29:58     74s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2227.0M, EPOCH TIME: 1732600798.208772
[11/26 11:29:58     74s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2227.0M, EPOCH TIME: 1732600798.208808
[11/26 11:29:58     74s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2227.0M, EPOCH TIME: 1732600798.210117
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:58     74s] OPERPROF:       Starting CMU at level 4, MEM:2227.0M, EPOCH TIME: 1732600798.215984
[11/26 11:29:58     74s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2227.0M, EPOCH TIME: 1732600798.216135
[11/26 11:29:58     74s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.006, REAL:0.006, MEM:2227.0M, EPOCH TIME: 1732600798.216177
[11/26 11:29:58     74s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2227.0M, EPOCH TIME: 1732600798.216190
[11/26 11:29:58     74s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2227.0M, EPOCH TIME: 1732600798.216203
[11/26 11:29:58     74s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2227.0M, EPOCH TIME: 1732600798.216219
[11/26 11:29:58     74s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2227.0M, EPOCH TIME: 1732600798.216244
[11/26 11:29:58     74s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.007, REAL:0.007, MEM:2227.0M, EPOCH TIME: 1732600798.216264
[11/26 11:29:58     74s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.007, REAL:0.008, MEM:2227.0M, EPOCH TIME: 1732600798.216274
[11/26 11:29:58     74s] TDRefine: refinePlace mode is spiral
[11/26 11:29:58     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11961.3
[11/26 11:29:58     74s] OPERPROF: Starting RefinePlace at level 1, MEM:2227.0M, EPOCH TIME: 1732600798.216293
[11/26 11:29:58     74s] *** Starting refinePlace (0:01:14 mem=2227.0M) ***
[11/26 11:29:58     74s] Total net bbox length = 2.534e+02 (1.744e+02 7.904e+01) (ext = 1.076e+02)
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:58     74s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 11:29:58     74s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/26 11:29:58     74s] Type 'man IMPSP-5140' for more detail.
[11/26 11:29:58     74s] **WARN: (IMPSP-315):	Found 81 instances insts with no PG Term connections.
[11/26 11:29:58     74s] Type 'man IMPSP-315' for more detail.
[11/26 11:29:58     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:58     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:58     74s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2227.0M, EPOCH TIME: 1732600798.217618
[11/26 11:29:58     74s] Starting refinePlace ...
[11/26 11:29:58     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:58     74s] One DDP V2 for no tweak run.
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/26 11:29:58     74s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 11:29:58     74s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 11:29:58     74s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 11:29:58     74s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2227.0MB) @(0:01:14 - 0:01:14).
[11/26 11:29:58     74s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 11:29:58     74s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2227.0MB
[11/26 11:29:58     74s] Statistics of distance of Instance movement in refine placement:
[11/26 11:29:58     74s]   maximum (X+Y) =         0.00 um
[11/26 11:29:58     74s]   mean    (X+Y) =         0.00 um
[11/26 11:29:58     74s] Summary Report:
[11/26 11:29:58     74s] Instances move: 0 (out of 25 movable)
[11/26 11:29:58     74s] Instances flipped: 0
[11/26 11:29:58     74s] Mean displacement: 0.00 um
[11/26 11:29:58     74s] Max displacement: 0.00 um 
[11/26 11:29:58     74s] Total instances moved : 0
[11/26 11:29:58     74s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.001, REAL:0.001, MEM:2227.0M, EPOCH TIME: 1732600798.218805
[11/26 11:29:58     74s] Total net bbox length = 2.534e+02 (1.744e+02 7.904e+01) (ext = 1.076e+02)
[11/26 11:29:58     74s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2227.0MB
[11/26 11:29:58     74s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2227.0MB) @(0:01:14 - 0:01:14).
[11/26 11:29:58     74s] *** Finished refinePlace (0:01:14 mem=2227.0M) ***
[11/26 11:29:58     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11961.3
[11/26 11:29:58     74s] OPERPROF: Finished RefinePlace at level 1, CPU:0.003, REAL:0.003, MEM:2227.0M, EPOCH TIME: 1732600798.218892
[11/26 11:29:58     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2227.0M, EPOCH TIME: 1732600798.219030
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:81).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2227.0M, EPOCH TIME: 1732600798.219902
[11/26 11:29:58     74s] *** maximum move = 0.00 um ***
[11/26 11:29:58     74s] *** Finished re-routing un-routed nets (2227.0M) ***
[11/26 11:29:58     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:2227.0M, EPOCH TIME: 1732600798.221158
[11/26 11:29:58     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2227.0M, EPOCH TIME: 1732600798.222360
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:58     74s] OPERPROF:     Starting CMU at level 3, MEM:2227.0M, EPOCH TIME: 1732600798.228003
[11/26 11:29:58     74s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2227.0M, EPOCH TIME: 1732600798.228150
[11/26 11:29:58     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2227.0M, EPOCH TIME: 1732600798.228195
[11/26 11:29:58     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2227.0M, EPOCH TIME: 1732600798.228208
[11/26 11:29:58     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2227.0M, EPOCH TIME: 1732600798.228223
[11/26 11:29:58     74s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2227.0M, EPOCH TIME: 1732600798.228239
[11/26 11:29:58     74s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2227.0M, EPOCH TIME: 1732600798.228269
[11/26 11:29:58     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2227.0M, EPOCH TIME: 1732600798.228290
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] *** Finish Physical Update (cpu=0:00:00.0 real=0:00:00.0 mem=2227.0M) ***
[11/26 11:29:58     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11961.5
[11/26 11:29:58     74s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:14.3/0:09:47.5 (0.1), mem = 2227.0M
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] =============================================================================================
[11/26 11:29:58     74s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.15-s110_1
[11/26 11:29:58     74s] =============================================================================================
[11/26 11:29:58     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 11:29:58     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:58     74s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ OptimizationStep       ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[11/26 11:29:58     74s] [ OptSingleIteration     ]      4   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ OptGetWeight           ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ OptEval                ]     20   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ OptCommit              ]     20   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ PostCommitDelayUpdate  ]     20   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ IncrDelayCalc          ]      3   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ RefinePlace            ]      1   0:00:00.0  (  19.5 % )     0:00:00.0 /  0:00:00.0    0.9
[11/26 11:29:58     74s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ MISC                   ]          0:00:00.1  (  70.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 11:29:58     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:58     74s]  AreaOpt #2 TOTAL                   0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 11:29:58     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2207.9M, EPOCH TIME: 1732600798.230243
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2150.9M, EPOCH TIME: 1732600798.231319
[11/26 11:29:58     74s] TotalInstCnt at PhyDesignMc Destruction: 25
[11/26 11:29:58     74s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2150.88M, totSessionCpu=0:01:14).
[11/26 11:29:58     74s] **INFO: Flow update: Design timing is met.
[11/26 11:29:58     74s] Begin: GigaOpt postEco DRV Optimization
[11/26 11:29:58     74s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[11/26 11:29:58     74s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:14.4/0:09:47.5 (0.1), mem = 2150.9M
[11/26 11:29:58     74s] Info: 0 don't touch net , 8 undriven nets excluded from IPO operation.
[11/26 11:29:58     74s] Info: 1 clock net  excluded from IPO operation.
[11/26 11:29:58     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.11961.6
[11/26 11:29:58     74s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[11/26 11:29:58     74s] ### Creating PhyDesignMc. totSessionCpu=0:01:14 mem=2150.9M
[11/26 11:29:58     74s] OPERPROF: Starting DPlace-Init at level 1, MEM:2150.9M, EPOCH TIME: 1732600798.240794
[11/26 11:29:58     74s] Processing tracks to init pin-track alignment.
[11/26 11:29:58     74s] z: 2, totalTracks: 1
[11/26 11:29:58     74s] z: 4, totalTracks: 1
[11/26 11:29:58     74s] z: 6, totalTracks: 1
[11/26 11:29:58     74s] z: 8, totalTracks: 1
[11/26 11:29:58     74s] #spOpts: minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:58     74s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2150.9M, EPOCH TIME: 1732600798.242076
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:58     74s] OPERPROF:     Starting CMU at level 3, MEM:2150.9M, EPOCH TIME: 1732600798.247643
[11/26 11:29:58     74s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2150.9M, EPOCH TIME: 1732600798.247780
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:58     74s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.006, REAL:0.006, MEM:2150.9M, EPOCH TIME: 1732600798.247818
[11/26 11:29:58     74s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2150.9M, EPOCH TIME: 1732600798.247830
[11/26 11:29:58     74s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2150.9M, EPOCH TIME: 1732600798.247842
[11/26 11:29:58     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2150.9MB).
[11/26 11:29:58     74s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.007, REAL:0.007, MEM:2150.9M, EPOCH TIME: 1732600798.247870
[11/26 11:29:58     74s] TotalInstCnt at PhyDesignMc Initialization: 25
[11/26 11:29:58     74s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:14 mem=2150.9M
[11/26 11:29:58     74s] ### Creating RouteCongInterface, started
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] #optDebug:  {2, 1.000, 0.8500} {3, 0.850, 0.8500} {4, 0.700, 0.8500} {5, 0.550, 0.8500} {6, 0.400, 0.7135} {7, 0.100, 0.4041} {8, 0.100, 0.4041} {9, 0.050, 0.3610} 
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] #optDebug: {0, 1.000}
[11/26 11:29:58     74s] ### Creating RouteCongInterface, finished
[11/26 11:29:58     74s] {MG  {8 0 25.1 0.698339} }
[11/26 11:29:58     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=2150.9M
[11/26 11:29:58     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=2150.9M
[11/26 11:29:58     74s] [GPS-DRV] Optimizer parameters ============================= 
[11/26 11:29:58     74s] [GPS-DRV] maxDensity (design): 0.95
[11/26 11:29:58     74s] [GPS-DRV] maxLocalDensity: 0.98
[11/26 11:29:58     74s] [GPS-DRV] All active and enabled setup views
[11/26 11:29:58     74s] [GPS-DRV]     WC
[11/26 11:29:58     74s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 11:29:58     74s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[11/26 11:29:58     74s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[11/26 11:29:58     74s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[11/26 11:29:58     74s] [GPS-DRV] timing-driven DRV settings
[11/26 11:29:58     74s] [GPS-DRV] TDSs { 0 0 0 0 0 0}
[11/26 11:29:58     74s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2208.1M, EPOCH TIME: 1732600798.327914
[11/26 11:29:58     74s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2208.1M, EPOCH TIME: 1732600798.327949
[11/26 11:29:58     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 11:29:58     74s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/26 11:29:58     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 11:29:58     74s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/26 11:29:58     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 11:29:58     74s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 11:29:58     74s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.57|     0.00|       0|       0|       0| 13.78%|          |         |
[11/26 11:29:58     74s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/26 11:29:58     74s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     7.57|     0.00|       0|       0|       0| 13.78%| 0:00:00.0|  2208.1M|
[11/26 11:29:58     74s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/26 11:29:58     74s] Bottom Preferred Layer:
[11/26 11:29:58     74s]     None
[11/26 11:29:58     74s] Via Pillar Rule:
[11/26 11:29:58     74s]     None
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2208.1M) ***
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] Total-nets :: 30, Stn-nets :: 2, ratio :: 6.66667 %, Total-len 268.923, Stn-len 24.2775
[11/26 11:29:58     74s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2189.0M, EPOCH TIME: 1732600798.329303
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:81).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2151.0M, EPOCH TIME: 1732600798.330344
[11/26 11:29:58     74s] TotalInstCnt at PhyDesignMc Destruction: 25
[11/26 11:29:58     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.11961.6
[11/26 11:29:58     74s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:14.5/0:09:47.6 (0.1), mem = 2151.0M
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] =============================================================================================
[11/26 11:29:58     74s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.15-s110_1
[11/26 11:29:58     74s] =============================================================================================
[11/26 11:29:58     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 11:29:58     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:58     74s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   8.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:58     74s] [ MISC                   ]          0:00:00.1  (  90.4 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 11:29:58     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:58     74s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 11:29:58     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] End: GigaOpt postEco DRV Optimization
[11/26 11:29:58     74s] **INFO: Flow update: Design timing is met.
[11/26 11:29:58     74s] Running refinePlace -preserveRouting true -hardFence false
[11/26 11:29:58     74s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2151.0M, EPOCH TIME: 1732600798.332234
[11/26 11:29:58     74s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2151.0M, EPOCH TIME: 1732600798.332264
[11/26 11:29:58     74s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2151.0M, EPOCH TIME: 1732600798.332284
[11/26 11:29:58     74s] Processing tracks to init pin-track alignment.
[11/26 11:29:58     74s] z: 2, totalTracks: 1
[11/26 11:29:58     74s] z: 4, totalTracks: 1
[11/26 11:29:58     74s] z: 6, totalTracks: 1
[11/26 11:29:58     74s] z: 8, totalTracks: 1
[11/26 11:29:58     74s] #spOpts: minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[11/26 11:29:58     74s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2151.0M, EPOCH TIME: 1732600798.333607
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:58     74s] OPERPROF:         Starting CMU at level 5, MEM:2151.0M, EPOCH TIME: 1732600798.339186
[11/26 11:29:58     74s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2151.0M, EPOCH TIME: 1732600798.339327
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] Bad Lib Cell Checking (CMU) is done! (0)
[11/26 11:29:58     74s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.006, REAL:0.006, MEM:2151.0M, EPOCH TIME: 1732600798.339363
[11/26 11:29:58     74s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2151.0M, EPOCH TIME: 1732600798.339375
[11/26 11:29:58     74s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2151.0M, EPOCH TIME: 1732600798.339387
[11/26 11:29:58     74s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2151.0MB).
[11/26 11:29:58     74s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.007, REAL:0.007, MEM:2151.0M, EPOCH TIME: 1732600798.339413
[11/26 11:29:58     74s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.007, REAL:0.007, MEM:2151.0M, EPOCH TIME: 1732600798.339423
[11/26 11:29:58     74s] TDRefine: refinePlace mode is spiral
[11/26 11:29:58     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.11961.4
[11/26 11:29:58     74s] OPERPROF:   Starting RefinePlace at level 2, MEM:2151.0M, EPOCH TIME: 1732600798.339440
[11/26 11:29:58     74s] *** Starting refinePlace (0:01:14 mem=2151.0M) ***
[11/26 11:29:58     74s] Total net bbox length = 2.534e+02 (1.744e+02 7.904e+01) (ext = 1.076e+02)
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:58     74s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/26 11:29:58     74s] Type 'man IMPSP-5140' for more detail.
[11/26 11:29:58     74s] **WARN: (IMPSP-315):	Found 81 instances insts with no PG Term connections.
[11/26 11:29:58     74s] Type 'man IMPSP-315' for more detail.
[11/26 11:29:58     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:58     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] Starting Small incrNP...
[11/26 11:29:58     74s] User Input Parameters:
[11/26 11:29:58     74s] - Congestion Driven    : Off
[11/26 11:29:58     74s] - Timing Driven        : Off
[11/26 11:29:58     74s] - Area-Violation Based : Off
[11/26 11:29:58     74s] - Start Rollback Level : -5
[11/26 11:29:58     74s] - Legalized            : On
[11/26 11:29:58     74s] - Window Based         : Off
[11/26 11:29:58     74s] - eDen incr mode       : Off
[11/26 11:29:58     74s] - Small incr mode      : On
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2151.0M, EPOCH TIME: 1732600798.340803
[11/26 11:29:58     74s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2151.0M, EPOCH TIME: 1732600798.340839
[11/26 11:29:58     74s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2151.0M, EPOCH TIME: 1732600798.340859
[11/26 11:29:58     74s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[11/26 11:29:58     74s] Density distribution unevenness ratio = 11.829%
[11/26 11:29:58     74s] Density distribution unevenness ratio (U70) = 0.000%
[11/26 11:29:58     74s] Density distribution unevenness ratio (U80) = 0.000%
[11/26 11:29:58     74s] Density distribution unevenness ratio (U90) = 0.000%
[11/26 11:29:58     74s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.000, MEM:2151.0M, EPOCH TIME: 1732600798.340884
[11/26 11:29:58     74s] cost 0.190909, thresh 1.000000
[11/26 11:29:58     74s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2151.0M)
[11/26 11:29:58     74s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[11/26 11:29:58     74s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2151.0M, EPOCH TIME: 1732600798.340926
[11/26 11:29:58     74s] Starting refinePlace ...
[11/26 11:29:58     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:58     74s] One DDP V2 for no tweak run.
[11/26 11:29:58     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:58     74s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2151.0M, EPOCH TIME: 1732600798.341964
[11/26 11:29:58     74s] DDP initSite1 nrRow 14 nrJob 14
[11/26 11:29:58     74s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2151.0M, EPOCH TIME: 1732600798.341986
[11/26 11:29:58     74s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2151.0M, EPOCH TIME: 1732600798.341997
[11/26 11:29:58     74s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2151.0M, EPOCH TIME: 1732600798.342008
[11/26 11:29:58     74s] DDP markSite nrRow 14 nrJob 14
[11/26 11:29:58     74s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2151.0M, EPOCH TIME: 1732600798.342023
[11/26 11:29:58     74s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2151.0M, EPOCH TIME: 1732600798.342032
[11/26 11:29:58     74s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[11/26 11:29:58     74s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2151.0M, EPOCH TIME: 1732600798.342371
[11/26 11:29:58     74s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2151.0M, EPOCH TIME: 1732600798.342382
[11/26 11:29:58     74s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.000, MEM:2151.0M, EPOCH TIME: 1732600798.342407
[11/26 11:29:58     74s] ** Cut row section cpu time 0:00:00.0.
[11/26 11:29:58     74s]  ** Cut row section real time 0:00:00.0.
[11/26 11:29:58     74s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.000, MEM:2151.0M, EPOCH TIME: 1732600798.342423
[11/26 11:29:58     74s]   Spread Effort: high, pre-route mode, useDDP on.
[11/26 11:29:58     74s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2151.0MB) @(0:01:14 - 0:01:14).
[11/26 11:29:58     74s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 11:29:58     74s] wireLenOptFixPriorityInst 0 inst fixed
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[11/26 11:29:58     74s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[11/26 11:29:58     74s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[11/26 11:29:58     74s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[11/26 11:29:58     74s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2151.0MB) @(0:01:14 - 0:01:14).
[11/26 11:29:58     74s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[11/26 11:29:58     74s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2151.0MB
[11/26 11:29:58     74s] Statistics of distance of Instance movement in refine placement:
[11/26 11:29:58     74s]   maximum (X+Y) =         0.00 um
[11/26 11:29:58     74s]   mean    (X+Y) =         0.00 um
[11/26 11:29:58     74s] Summary Report:
[11/26 11:29:58     74s] Instances move: 0 (out of 25 movable)
[11/26 11:29:58     74s] Instances flipped: 0
[11/26 11:29:58     74s] Mean displacement: 0.00 um
[11/26 11:29:58     74s] Max displacement: 0.00 um 
[11/26 11:29:58     74s] Total instances moved : 0
[11/26 11:29:58     74s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.003, REAL:0.003, MEM:2151.0M, EPOCH TIME: 1732600798.343574
[11/26 11:29:58     74s] Total net bbox length = 2.534e+02 (1.744e+02 7.904e+01) (ext = 1.076e+02)
[11/26 11:29:58     74s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2151.0MB
[11/26 11:29:58     74s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2151.0MB) @(0:01:14 - 0:01:14).
[11/26 11:29:58     74s] *** Finished refinePlace (0:01:14 mem=2151.0M) ***
[11/26 11:29:58     74s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.11961.4
[11/26 11:29:58     74s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.004, REAL:0.004, MEM:2151.0M, EPOCH TIME: 1732600798.343672
[11/26 11:29:58     74s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2151.0M, EPOCH TIME: 1732600798.343684
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:81).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.001, REAL:0.001, MEM:2151.0M, EPOCH TIME: 1732600798.344608
[11/26 11:29:58     74s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.012, REAL:0.012, MEM:2151.0M, EPOCH TIME: 1732600798.344633
[11/26 11:29:58     74s] **INFO: Flow update: Design timing is met.
[11/26 11:29:58     74s] **INFO: Flow update: Design timing is met.
[11/26 11:29:58     74s] **INFO: Flow update: Design timing is met.
[11/26 11:29:58     74s] Register exp ratio and priority group on 0 nets on 32 nets : 
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] Active setup views:
[11/26 11:29:58     74s]  WC
[11/26 11:29:58     74s]   Dominating endpoints: 0
[11/26 11:29:58     74s]   Dominating TNS: -0.000
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] Extraction called for design 'controller1' of instances=81 and nets=154 using extraction engine 'preRoute' .
[11/26 11:29:58     74s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/26 11:29:58     74s] Type 'man IMPEXT-3530' for more detail.
[11/26 11:29:58     74s] PreRoute RC Extraction called for design controller1.
[11/26 11:29:58     74s] RC Extraction called in multi-corner(1) mode.
[11/26 11:29:58     74s] RCMode: PreRoute
[11/26 11:29:58     74s]       RC Corner Indexes            0   
[11/26 11:29:58     74s] Capacitance Scaling Factor   : 1.00000 
[11/26 11:29:58     74s] Resistance Scaling Factor    : 1.00000 
[11/26 11:29:58     74s] Clock Cap. Scaling Factor    : 1.00000 
[11/26 11:29:58     74s] Clock Res. Scaling Factor    : 1.00000 
[11/26 11:29:58     74s] Shrink Factor                : 1.00000
[11/26 11:29:58     74s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/26 11:29:58     74s] Using capacitance table file ...
[11/26 11:29:58     74s] RC Grid backup saved.
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] Trim Metal Layers:
[11/26 11:29:58     74s] LayerId::1 widthSet size::4
[11/26 11:29:58     74s] LayerId::2 widthSet size::4
[11/26 11:29:58     74s] LayerId::3 widthSet size::4
[11/26 11:29:58     74s] LayerId::4 widthSet size::4
[11/26 11:29:58     74s] LayerId::5 widthSet size::4
[11/26 11:29:58     74s] LayerId::6 widthSet size::4
[11/26 11:29:58     74s] LayerId::7 widthSet size::4
[11/26 11:29:58     74s] LayerId::8 widthSet size::4
[11/26 11:29:58     74s] LayerId::9 widthSet size::3
[11/26 11:29:58     74s] Skipped RC grid update for preRoute extraction.
[11/26 11:29:58     74s] eee: pegSigSF::1.070000
[11/26 11:29:58     74s] Initializing multi-corner capacitance tables ... 
[11/26 11:29:58     74s] Initializing multi-corner resistance tables ...
[11/26 11:29:58     74s] eee: l::1 avDens::0.079959 usedTrk::28.785268 availTrk::360.000000 sigTrk::28.785268
[11/26 11:29:58     74s] eee: l::2 avDens::0.009573 usedTrk::3.446130 availTrk::360.000000 sigTrk::3.446130
[11/26 11:29:58     74s] eee: l::3 avDens::0.011745 usedTrk::6.342299 availTrk::540.000000 sigTrk::6.342299
[11/26 11:29:58     74s] eee: l::4 avDens::0.000700 usedTrk::0.188889 availTrk::270.000000 sigTrk::0.188889
[11/26 11:29:58     74s] eee: l::5 avDens::0.003951 usedTrk::0.711111 availTrk::180.000000 sigTrk::0.711111
[11/26 11:29:58     74s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:29:58     74s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[11/26 11:29:58     74s] eee: l::8 avDens::0.161344 usedTrk::19.361303 availTrk::120.000000 sigTrk::19.361303
[11/26 11:29:58     74s] eee: l::9 avDens::0.177120 usedTrk::21.254406 availTrk::120.000000 sigTrk::21.254406
[11/26 11:29:58     74s] {RT RC 0 9 9 {8 0} 1}
[11/26 11:29:58     74s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.809400 pMod=83 wcR=0.700000 newSi=0.001600 wHLS=1.750000 siPrev=0 viaL=0.000000
[11/26 11:29:58     74s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2126.676M)
[11/26 11:29:58     74s] Skewing Data Summary (End_of_FINAL)
[11/26 11:29:58     74s] --------------------------------------------------
[11/26 11:29:58     74s]  Total skewed count:0
[11/26 11:29:58     74s] --------------------------------------------------
[11/26 11:29:58     74s] Starting delay calculation for Setup views
[11/26 11:29:58     74s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/26 11:29:58     74s] #################################################################################
[11/26 11:29:58     74s] # Design Stage: PreRoute
[11/26 11:29:58     74s] # Design Name: controller1
[11/26 11:29:58     74s] # Design Mode: 90nm
[11/26 11:29:58     74s] # Analysis Mode: MMMC Non-OCV 
[11/26 11:29:58     74s] # Parasitics Mode: No SPEF/RCDB 
[11/26 11:29:58     74s] # Signoff Settings: SI Off 
[11/26 11:29:58     74s] #################################################################################
[11/26 11:29:58     74s] Calculate delays in BcWc mode...
[11/26 11:29:58     74s] Topological Sorting (REAL = 0:00:00.0, MEM = 2137.0M, InitMEM = 2137.0M)
[11/26 11:29:58     74s] Start delay calculation (fullDC) (1 T). (MEM=2136.98)
[11/26 11:29:58     74s] End AAE Lib Interpolated Model. (MEM=2148.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 11:29:58     74s] Total number of fetched objects 24
[11/26 11:29:58     74s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/26 11:29:58     74s] End delay calculation. (MEM=2164.19 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 11:29:58     74s] End delay calculation (fullDC). (MEM=2164.19 CPU=0:00:00.0 REAL=0:00:00.0)
[11/26 11:29:58     74s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2164.2M) ***
[11/26 11:29:58     74s] *** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:01:15 mem=2164.2M)
[11/26 11:29:58     74s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2164.19 MB )
[11/26 11:29:58     74s] (I)      ==================== Layers =====================
[11/26 11:29:58     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:58     74s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[11/26 11:29:58     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:58     74s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[11/26 11:29:58     74s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[11/26 11:29:58     74s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[11/26 11:29:58     74s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[11/26 11:29:58     74s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[11/26 11:29:58     74s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[11/26 11:29:58     74s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[11/26 11:29:58     74s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[11/26 11:29:58     74s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[11/26 11:29:58     74s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[11/26 11:29:58     74s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[11/26 11:29:58     74s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[11/26 11:29:58     74s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[11/26 11:29:58     74s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[11/26 11:29:58     74s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[11/26 11:29:58     74s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[11/26 11:29:58     74s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[11/26 11:29:58     74s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[11/26 11:29:58     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:58     74s] (I)      |  64 | 64 |   Oxide |   other |        |    MS |
[11/26 11:29:58     74s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[11/26 11:29:58     74s] (I)      |  65 | 65 |    Nhvt | implant |        |       |
[11/26 11:29:58     74s] (I)      |  66 | 66 |    Nimp | implant |        |       |
[11/26 11:29:58     74s] (I)      |  67 | 67 |    Phvt | implant |        |       |
[11/26 11:29:58     74s] (I)      |  68 | 68 |    Pimp | implant |        |       |
[11/26 11:29:58     74s] (I)      |  69 | 69 |    Nzvt | implant |        |       |
[11/26 11:29:58     74s] (I)      |  70 | 70 |  SiProt | implant |        |       |
[11/26 11:29:58     74s] (I)      |  71 | 71 | OVERLAP | overlap |        |       |
[11/26 11:29:58     74s] (I)      +-----+----+---------+---------+--------+-------+
[11/26 11:29:58     74s] (I)      Started Import and model ( Curr Mem: 2164.19 MB )
[11/26 11:29:58     74s] (I)      Default pattern map key = controller1_default.
[11/26 11:29:58     74s] (I)      == Non-default Options ==
[11/26 11:29:58     74s] (I)      Build term to term wires                           : false
[11/26 11:29:58     74s] (I)      Maximum routing layer                              : 9
[11/26 11:29:58     74s] (I)      Number of threads                                  : 1
[11/26 11:29:58     74s] (I)      Method to set GCell size                           : row
[11/26 11:29:58     74s] (I)      Counted 325 PG shapes. We will not process PG shapes layer by layer.
[11/26 11:29:58     74s] (I)      Use row-based GCell size
[11/26 11:29:58     74s] (I)      Use row-based GCell align
[11/26 11:29:58     74s] (I)      layer 0 area = 280000
[11/26 11:29:58     74s] (I)      layer 1 area = 320000
[11/26 11:29:58     74s] (I)      layer 2 area = 320000
[11/26 11:29:58     74s] (I)      layer 3 area = 320000
[11/26 11:29:58     74s] (I)      layer 4 area = 320000
[11/26 11:29:58     74s] (I)      layer 5 area = 320000
[11/26 11:29:58     74s] (I)      layer 6 area = 320000
[11/26 11:29:58     74s] (I)      layer 7 area = 800000
[11/26 11:29:58     74s] (I)      layer 8 area = 800000
[11/26 11:29:58     74s] (I)      GCell unit size   : 5220
[11/26 11:29:58     74s] (I)      GCell multiplier  : 1
[11/26 11:29:58     74s] (I)      GCell row height  : 5220
[11/26 11:29:58     74s] (I)      Actual row height : 5220
[11/26 11:29:58     74s] (I)      GCell align ref   : 12180 12180
[11/26 11:29:58     74s] [NR-eGR] Track table information for default rule: 
[11/26 11:29:58     74s] [NR-eGR] Metal1 has single uniform track structure
[11/26 11:29:58     74s] [NR-eGR] Metal2 has single uniform track structure
[11/26 11:29:58     74s] [NR-eGR] Metal3 has single uniform track structure
[11/26 11:29:58     74s] [NR-eGR] Metal4 has single uniform track structure
[11/26 11:29:58     74s] [NR-eGR] Metal5 has single uniform track structure
[11/26 11:29:58     74s] [NR-eGR] Metal6 has single uniform track structure
[11/26 11:29:58     74s] [NR-eGR] Metal7 has single uniform track structure
[11/26 11:29:58     74s] [NR-eGR] Metal8 has single uniform track structure
[11/26 11:29:58     74s] [NR-eGR] Metal9 has single uniform track structure
[11/26 11:29:58     74s] (I)      =============== Default via ================
[11/26 11:29:58     74s] (I)      +---+------------------+-------------------+
[11/26 11:29:58     74s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut   |
[11/26 11:29:58     74s] (I)      +---+------------------+-------------------+
[11/26 11:29:58     74s] (I)      | 1 |    2  VIA1V      |   89  VIA1_2CUT_V |
[11/26 11:29:58     74s] (I)      | 2 |   10  VIA2X      |   91  VIA2_2CUT_V |
[11/26 11:29:58     74s] (I)      | 3 |   22  VIA3X      |   92  VIA3_2CUT_H |
[11/26 11:29:58     74s] (I)      | 4 |   34  VIA4X      |   94  VIA4_2CUT_H |
[11/26 11:29:58     74s] (I)      | 5 |   46  VIA5X      |   97  VIA5_2CUT_V |
[11/26 11:29:58     74s] (I)      | 6 |   58  VIA6X      |   98  VIA6_2CUT_H |
[11/26 11:29:58     74s] (I)      | 7 |   71  VIA7V      |  101  VIA7_2CUT_V |
[11/26 11:29:58     74s] (I)      | 8 |   79  VIA8X      |  102  VIA8_2CUT_H |
[11/26 11:29:58     74s] (I)      +---+------------------+-------------------+
[11/26 11:29:58     74s] [NR-eGR] Read 510 PG shapes
[11/26 11:29:58     74s] [NR-eGR] Read 0 clock shapes
[11/26 11:29:58     74s] [NR-eGR] Read 0 other shapes
[11/26 11:29:58     74s] [NR-eGR] #Routing Blockages  : 0
[11/26 11:29:58     74s] [NR-eGR] #Instance Blockages : 0
[11/26 11:29:58     74s] [NR-eGR] #PG Blockages       : 510
[11/26 11:29:58     74s] [NR-eGR] #Halo Blockages     : 0
[11/26 11:29:58     74s] [NR-eGR] #Boundary Blockages : 0
[11/26 11:29:58     74s] [NR-eGR] #Clock Blockages    : 0
[11/26 11:29:58     74s] [NR-eGR] #Other Blockages    : 0
[11/26 11:29:58     74s] (I)      Design has 0 blackboxes considered as all layer blockages.
[11/26 11:29:58     74s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[11/26 11:29:58     74s] [NR-eGR] Read 30 nets ( ignored 0 )
[11/26 11:29:58     74s] (I)      early_global_route_priority property id does not exist.
[11/26 11:29:58     74s] (I)      Read Num Blocks=510  Num Prerouted Wires=0  Num CS=0
[11/26 11:29:58     74s] (I)      Layer 1 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:58     74s] (I)      Layer 2 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:58     74s] (I)      Layer 3 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:58     74s] (I)      Layer 4 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:58     74s] (I)      Layer 5 (V) : #blockages 60 : #preroutes 0
[11/26 11:29:58     74s] (I)      Layer 6 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:58     74s] (I)      Layer 7 (V) : #blockages 90 : #preroutes 0
[11/26 11:29:58     74s] (I)      Layer 8 (H) : #blockages 60 : #preroutes 0
[11/26 11:29:58     74s] (I)      Number of ignored nets                =      0
[11/26 11:29:58     74s] (I)      Number of connected nets              =      0
[11/26 11:29:58     74s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[11/26 11:29:58     74s] (I)      Number of clock nets                  =      1.  Ignored: No
[11/26 11:29:58     74s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[11/26 11:29:58     74s] (I)      Number of special nets                =      0.  Ignored: Yes
[11/26 11:29:58     74s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[11/26 11:29:58     74s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[11/26 11:29:58     74s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[11/26 11:29:58     74s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[11/26 11:29:58     74s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/26 11:29:58     74s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/26 11:29:58     74s] (I)      Ndr track 0 does not exist
[11/26 11:29:58     74s] (I)      ---------------------Grid Graph Info--------------------
[11/26 11:29:58     74s] (I)      Routing area        : (0, 0) - (105560, 97440)
[11/26 11:29:58     74s] (I)      Core area           : (12180, 12180) - (93380, 85260)
[11/26 11:29:58     74s] (I)      Site width          :   580  (dbu)
[11/26 11:29:58     74s] (I)      Row height          :  5220  (dbu)
[11/26 11:29:58     74s] (I)      GCell row height    :  5220  (dbu)
[11/26 11:29:58     74s] (I)      GCell width         :  5220  (dbu)
[11/26 11:29:58     74s] (I)      GCell height        :  5220  (dbu)
[11/26 11:29:58     74s] (I)      Grid                :    20    19     9
[11/26 11:29:58     74s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9
[11/26 11:29:58     74s] (I)      Vertical capacity   :     0  5220     0  5220     0  5220     0  5220     0
[11/26 11:29:58     74s] (I)      Horizontal capacity :     0     0  5220     0  5220     0  5220     0  5220
[11/26 11:29:58     74s] (I)      Default wire width  :   240   280   280   280   280   280   280   880   880
[11/26 11:29:58     74s] (I)      Default wire space  :   240   280   280   280   280   280   280   800   800
[11/26 11:29:58     74s] (I)      Default wire pitch  :   480   560   560   560   560   560   560  1680  1680
[11/26 11:29:58     74s] (I)      Default pitch size  :   480   580   580   580   580   580   580  1740  1740
[11/26 11:29:58     74s] (I)      First track coord   :   290   290   290   290   290   290   290  2030  2030
[11/26 11:29:58     74s] (I)      Num tracks per GCell: 10.88  9.00  9.00  9.00  9.00  9.00  9.00  3.00  3.00
[11/26 11:29:58     74s] (I)      Total num of tracks :   168   182   168   182   168   182   168    60    55
[11/26 11:29:58     74s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1
[11/26 11:29:58     74s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0
[11/26 11:29:58     74s] (I)      --------------------------------------------------------
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s] [NR-eGR] ============ Routing rule table ============
[11/26 11:29:58     74s] [NR-eGR] Rule id: 0  Nets: 30
[11/26 11:29:58     74s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[11/26 11:29:58     74s] (I)                    Layer    2    3    4    5    6    7     8     9 
[11/26 11:29:58     74s] (I)                    Pitch  580  580  580  580  580  580  1740  1740 
[11/26 11:29:58     74s] (I)             #Used tracks    1    1    1    1    1    1     1     1 
[11/26 11:29:58     74s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1 
[11/26 11:29:58     74s] [NR-eGR] ========================================
[11/26 11:29:58     74s] [NR-eGR] 
[11/26 11:29:58     74s] (I)      =============== Blocked Tracks ===============
[11/26 11:29:58     74s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:58     74s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[11/26 11:29:58     74s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:58     74s] (I)      |     1 |       0 |        0 |         0.00% |
[11/26 11:29:58     74s] (I)      |     2 |    3458 |      452 |        13.07% |
[11/26 11:29:58     74s] (I)      |     3 |    3360 |      212 |         6.31% |
[11/26 11:29:58     74s] (I)      |     4 |    3458 |      452 |        13.07% |
[11/26 11:29:58     74s] (I)      |     5 |    3360 |      212 |         6.31% |
[11/26 11:29:58     74s] (I)      |     6 |    3458 |      452 |        13.07% |
[11/26 11:29:58     74s] (I)      |     7 |    3360 |      212 |         6.31% |
[11/26 11:29:58     74s] (I)      |     8 |    1140 |      595 |        52.19% |
[11/26 11:29:58     74s] (I)      |     9 |    1100 |      608 |        55.27% |
[11/26 11:29:58     74s] (I)      +-------+---------+----------+---------------+
[11/26 11:29:58     74s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2164.19 MB )
[11/26 11:29:58     74s] (I)      Reset routing kernel
[11/26 11:29:58     74s] (I)      Started Global Routing ( Curr Mem: 2164.19 MB )
[11/26 11:29:58     74s] (I)      totalPins=80  totalGlobalPin=70 (87.50%)
[11/26 11:29:58     74s] (I)      total 2D Cap : 20570 = (10111 H, 10459 V)
[11/26 11:29:58     74s] [NR-eGR] Layer group 1: route 30 net(s) in layer range [2, 9]
[11/26 11:29:58     74s] (I)      
[11/26 11:29:58     74s] (I)      ============  Phase 1a Route ============
[11/26 11:29:58     74s] (I)      Usage: 93 = (62 H, 31 V) = (0.61% H, 0.30% V) = (1.618e+02um H, 8.091e+01um V)
[11/26 11:29:58     74s] (I)      
[11/26 11:29:58     74s] (I)      ============  Phase 1b Route ============
[11/26 11:29:58     74s] (I)      Usage: 93 = (62 H, 31 V) = (0.61% H, 0.30% V) = (1.618e+02um H, 8.091e+01um V)
[11/26 11:29:58     74s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.427300e+02um
[11/26 11:29:58     74s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[11/26 11:29:58     74s] (I)      Congestion threshold : each 60.00, sum 90.00
[11/26 11:29:58     74s] (I)      
[11/26 11:29:58     74s] (I)      ============  Phase 1c Route ============
[11/26 11:29:58     74s] (I)      Usage: 93 = (62 H, 31 V) = (0.61% H, 0.30% V) = (1.618e+02um H, 8.091e+01um V)
[11/26 11:29:58     74s] (I)      
[11/26 11:29:58     74s] (I)      ============  Phase 1d Route ============
[11/26 11:29:58     74s] (I)      Usage: 93 = (62 H, 31 V) = (0.61% H, 0.30% V) = (1.618e+02um H, 8.091e+01um V)
[11/26 11:29:58     74s] (I)      
[11/26 11:29:58     74s] (I)      ============  Phase 1e Route ============
[11/26 11:29:58     74s] (I)      Usage: 93 = (62 H, 31 V) = (0.61% H, 0.30% V) = (1.618e+02um H, 8.091e+01um V)
[11/26 11:29:58     74s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.427300e+02um
[11/26 11:29:58     74s] (I)      
[11/26 11:29:58     74s] (I)      ============  Phase 1l Route ============
[11/26 11:29:58     74s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[11/26 11:29:58     74s] (I)      Layer  2:       3122        61         0           0        3240    ( 0.00%) 
[11/26 11:29:58     74s] (I)      Layer  3:       3065        51         0           0        3249    ( 0.00%) 
[11/26 11:29:58     74s] (I)      Layer  4:       3122         3         0           0        3240    ( 0.00%) 
[11/26 11:29:58     74s] (I)      Layer  5:       3065         5         0           0        3249    ( 0.00%) 
[11/26 11:29:58     74s] (I)      Layer  6:       3122         0         0           0        3240    ( 0.00%) 
[11/26 11:29:58     74s] (I)      Layer  7:       3065         0         0           0        3249    ( 0.00%) 
[11/26 11:29:58     74s] (I)      Layer  8:        518         0         0         510         570    (47.22%) 
[11/26 11:29:58     74s] (I)      Layer  9:        463         0         0         558         525    (51.52%) 
[11/26 11:29:58     74s] (I)      Total:         19542       120         0        1068       20562    ( 4.94%) 
[11/26 11:29:58     74s] (I)      
[11/26 11:29:58     74s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[11/26 11:29:58     74s] [NR-eGR]                        OverCon            
[11/26 11:29:58     74s] [NR-eGR]                         #Gcell     %Gcell
[11/26 11:29:58     74s] [NR-eGR]        Layer             (1-0)    OverCon
[11/26 11:29:58     74s] [NR-eGR] ----------------------------------------------
[11/26 11:29:58     74s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:58     74s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:58     74s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:58     74s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:58     74s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:58     74s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:58     74s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:58     74s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:58     74s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[11/26 11:29:58     74s] [NR-eGR] ----------------------------------------------
[11/26 11:29:58     74s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[11/26 11:29:58     74s] [NR-eGR] 
[11/26 11:29:58     74s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2172.19 MB )
[11/26 11:29:58     74s] (I)      total 2D Cap : 20610 = (10113 H, 10497 V)
[11/26 11:29:58     74s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[11/26 11:29:58     74s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2172.19 MB )
[11/26 11:29:58     74s] (I)      ==================================== Runtime Summary ====================================
[11/26 11:29:58     74s] (I)       Step                                        %      Start     Finish      Real       CPU 
[11/26 11:29:58     74s] (I)      -----------------------------------------------------------------------------------------
[11/26 11:29:58     74s] (I)       Early Global Route kernel             100.00%  26.98 sec  26.99 sec  0.01 sec  0.01 sec 
[11/26 11:29:58     74s] (I)       +-Import and model                     30.66%  26.98 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | +-Create place DB                     1.62%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | +-Import place data                 1.37%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Read instances and placement    0.62%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Read nets                       0.31%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | +-Create route DB                    16.30%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | +-Import route data (1T)           14.86%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Read blockages ( Layer 2-9 )    3.06%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | | +-Read routing blockages        0.01%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | | +-Read instance blockages       0.18%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | | +-Read PG blockages             0.47%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | | +-Read clock blockages          0.10%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | | +-Read other blockages          0.09%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | | +-Read halo blockages           0.02%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | | +-Read boundary cut boxes       0.01%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Read blackboxes                 0.06%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Read prerouted                  0.21%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Read unlegalized nets           0.02%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Read nets                       0.22%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Set up via pillars              0.02%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Initialize 3D grid graph        0.07%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Model blockage capacity         1.90%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | | +-Initialize 3D capacity        1.53%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | +-Read aux data                       0.01%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | +-Others data preparation             0.14%  26.98 sec  26.98 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | +-Create route kernel                11.05%  26.98 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       +-Global Routing                       47.75%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | +-Initialization                      0.15%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | +-Net group 1                        42.21%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | +-Generate topology                 0.20%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | +-Phase 1a                          2.64%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Pattern routing (1T)            1.98%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Add via demand to 2D            0.10%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | +-Phase 1b                          0.26%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | +-Phase 1c                          0.07%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | +-Phase 1d                          0.07%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | +-Phase 1e                          0.43%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Route legalization              0.01%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | +-Phase 1l                         35.88%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | | | +-Layer assignment (1T)          35.45%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | +-Clean cong LA                       0.01%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       +-Export 3D cong map                    0.92%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)       | +-Export 2D cong map                  0.27%  26.99 sec  26.99 sec  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)      ==================== Summary by functions =====================
[11/26 11:29:58     74s] (I)       Lv  Step                                %      Real       CPU 
[11/26 11:29:58     74s] (I)      ---------------------------------------------------------------
[11/26 11:29:58     74s] (I)        0  Early Global Route kernel     100.00%  0.01 sec  0.01 sec 
[11/26 11:29:58     74s] (I)        1  Global Routing                 47.75%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        1  Import and model               30.66%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        1  Export 3D cong map              0.92%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        2  Net group 1                    42.21%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        2  Create route DB                16.30%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        2  Create route kernel            11.05%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        2  Create place DB                 1.62%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        2  Export 2D cong map              0.27%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        2  Initialization                  0.15%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        2  Others data preparation         0.14%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        2  Clean cong LA                   0.01%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        3  Phase 1l                       35.88%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        3  Import route data (1T)         14.86%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        3  Phase 1a                        2.64%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        3  Import place data               1.37%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        3  Phase 1e                        0.43%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        3  Phase 1b                        0.26%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        3  Generate topology               0.20%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        3  Phase 1c                        0.07%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        3  Phase 1d                        0.07%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Layer assignment (1T)          35.45%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Read blockages ( Layer 2-9 )    3.06%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Pattern routing (1T)            1.98%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Model blockage capacity         1.90%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Read instances and placement    0.62%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Read nets                       0.52%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Read prerouted                  0.21%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Add via demand to 2D            0.10%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Initialize 3D grid graph        0.07%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Read blackboxes                 0.06%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Set up via pillars              0.02%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Read unlegalized nets           0.02%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        4  Route legalization              0.01%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        5  Initialize 3D capacity          1.53%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        5  Read PG blockages               0.47%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        5  Read instance blockages         0.18%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        5  Read clock blockages            0.10%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        5  Read other blockages            0.09%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[11/26 11:29:58     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:2172.2M, EPOCH TIME: 1732600798.495797
[11/26 11:29:58     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:58     74s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 11:29:58     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:58     74s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 11:29:58     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:58     74s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 11:29:58     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 11:29:58     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2172.2M, EPOCH TIME: 1732600798.495987
[11/26 11:29:58     74s] [hotspot] Hotspot report including placement blocked areas
[11/26 11:29:58     74s] OPERPROF: Starting HotSpotCal at level 1, MEM:2172.2M, EPOCH TIME: 1732600798.496057
[11/26 11:29:58     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:58     74s] [hotspot] |            |   max hotspot | total hotspot |
[11/26 11:29:58     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:58     74s] [hotspot] | normalized |          0.00 |          0.00 |
[11/26 11:29:58     74s] [hotspot] +------------+---------------+---------------+
[11/26 11:29:58     74s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/26 11:29:58     74s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/26 11:29:58     74s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2172.2M, EPOCH TIME: 1732600798.496180
[11/26 11:29:58     74s] Reported timing to dir ./timingReports
[11/26 11:29:58     74s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1901.4M, totSessionCpu=0:01:15 **
[11/26 11:29:58     74s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2125.2M, EPOCH TIME: 1732600798.499064
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:58     74s] 
[11/26 11:29:58     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:58     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2125.2M, EPOCH TIME: 1732600798.505169
[11/26 11:29:58     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:58     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:59     74s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 WC 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  7.572  |  9.245  |  7.572  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|    5    |    4    |    3    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2141.6M, EPOCH TIME: 1732600799.158472
[11/26 11:29:59     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:59     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:59     74s] 
[11/26 11:29:59     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:59     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2141.6M, EPOCH TIME: 1732600799.164755
[11/26 11:29:59     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:59     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:59     74s] Density: 13.783%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
OPERPROF: Starting spInitSiteArr at level 1, MEM:2141.6M, EPOCH TIME: 1732600799.167036
[11/26 11:29:59     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:59     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:59     74s] 
[11/26 11:29:59     74s]  Pre_CCE_Colorizing is not ON! (0:0:487:0)
[11/26 11:29:59     74s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.006, REAL:0.006, MEM:2141.6M, EPOCH TIME: 1732600799.172660
[11/26 11:29:59     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:56).
[11/26 11:29:59     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:59     74s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1905.9M, totSessionCpu=0:01:15 **
[11/26 11:29:59     74s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[11/26 11:29:59     74s] Type 'man IMPOPT-3195' for more detail.
[11/26 11:29:59     74s] *** Finished optDesign ***
[11/26 11:29:59     74s] 
[11/26 11:29:59     74s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:04.3 real=0:00:05.0)
[11/26 11:29:59     74s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.7 real=0:00:00.7)
[11/26 11:29:59     74s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.5 real=0:00:00.6)
[11/26 11:29:59     74s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.6 real=0:00:00.6)
[11/26 11:29:59     74s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:00.2 real=0:00:00.2)
[11/26 11:29:59     74s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[11/26 11:29:59     74s] Deleting Lib Analyzer.
[11/26 11:29:59     74s] clean pInstBBox. size 0
[11/26 11:29:59     74s] All LLGs are deleted
[11/26 11:29:59     74s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:59     74s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/26 11:29:59     74s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2141.6M, EPOCH TIME: 1732600799.199308
[11/26 11:29:59     74s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2141.6M, EPOCH TIME: 1732600799.199361
[11/26 11:29:59     74s] Info: pop threads available for lower-level modules during optimization.
[11/26 11:29:59     74s] 
[11/26 11:29:59     74s] TimeStamp Deleting Cell Server Begin ...
[11/26 11:29:59     74s] 
[11/26 11:29:59     74s] TimeStamp Deleting Cell Server End ...
[11/26 11:29:59     74s] Disable CTE adjustment.
[11/26 11:29:59     74s] #optDebug: fT-D <X 1 0 0 0>
[11/26 11:29:59     74s] VSMManager cleared!
[11/26 11:29:59     74s] **place_opt_design ... cpu = 0:00:04, real = 0:00:05, mem = 2059.6M **
[11/26 11:29:59     74s] *** Finished GigaPlace ***
[11/26 11:29:59     74s] 
[11/26 11:29:59     74s] *** Summary of all messages that are not suppressed in this session:
[11/26 11:29:59     74s] Severity  ID               Count  Summary                                  
[11/26 11:29:59     74s] WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
[11/26 11:29:59     74s] WARNING   IMPSP-5140           3  Global net connect rules have not been c...
[11/26 11:29:59     74s] WARNING   IMPSP-315            3  Found %d instances insts with no PG Term...
[11/26 11:29:59     74s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[11/26 11:29:59     74s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[11/26 11:29:59     74s] WARNING   IMPOPT-7098          8  WARNING: %s is an undriven net with %d f...
[11/26 11:29:59     74s] *** Message Summary: 20 warning(s), 0 error(s)
[11/26 11:29:59     74s] 
[11/26 11:29:59     74s] *** place_opt_design #1 [finish] : cpu/real = 0:00:03.7/0:00:04.4 (0.8), totSession cpu/real = 0:01:14.7/0:09:48.5 (0.1), mem = 2059.6M
[11/26 11:29:59     74s] 
[11/26 11:29:59     74s] =============================================================================================
[11/26 11:29:59     74s]  Final TAT Report : place_opt_design #1                                         21.15-s110_1
[11/26 11:29:59     74s] =============================================================================================
[11/26 11:29:59     74s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/26 11:29:59     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:59     74s] [ InitOpt                ]      1   0:00:00.9  (  20.4 % )     0:00:01.1 /  0:00:01.0    1.0
[11/26 11:29:59     74s] [ GlobalOpt              ]      1   0:00:00.5  (  12.5 % )     0:00:00.5 /  0:00:00.5    1.0
[11/26 11:29:59     74s] [ DrvOpt                 ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[11/26 11:29:59     74s] [ SimplifyNetlist        ]      1   0:00:00.7  (  16.2 % )     0:00:00.7 /  0:00:00.7    1.0
[11/26 11:29:59     74s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 11:29:59     74s] [ AreaOpt                ]      2   0:00:00.6  (  12.6 % )     0:00:00.6 /  0:00:00.6    1.0
[11/26 11:29:59     74s] [ ViewPruning            ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:59     74s] [ OptSummaryReport       ]      2   0:00:00.0  (   1.1 % )     0:00:00.8 /  0:00:00.2    0.2
[11/26 11:29:59     74s] [ DrvReport              ]      2   0:00:00.6  (  14.5 % )     0:00:00.6 /  0:00:00.0    0.0
[11/26 11:29:59     74s] [ CongRefineRouteType    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[11/26 11:29:59     74s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:59     74s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:59     74s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[11/26 11:29:59     74s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:59     74s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:59     74s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:59     74s] [ IncrReplace            ]      1   0:00:00.2  (   4.6 % )     0:00:00.3 /  0:00:00.2    0.9
[11/26 11:29:59     74s] [ RefinePlace            ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 11:29:59     74s] [ EarlyGlobalRoute       ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[11/26 11:29:59     74s] [ ExtractRC              ]      3   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.3
[11/26 11:29:59     74s] [ TimingUpdate           ]     27   0:00:00.1  (   2.2 % )     0:00:00.2 /  0:00:00.2    0.9
[11/26 11:29:59     74s] [ FullDelayCalc          ]      3   0:00:00.1  (   3.0 % )     0:00:00.1 /  0:00:00.1    0.8
[11/26 11:29:59     74s] [ TimingReport           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:59     74s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/26 11:29:59     74s] [ MISC                   ]          0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.2    0.7
[11/26 11:29:59     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:59     74s]  place_opt_design #1 TOTAL          0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:03.7    0.8
[11/26 11:29:59     74s] ---------------------------------------------------------------------------------------------
[11/26 11:29:59     74s] 
