

================================================================
== Vitis HLS Report for 'interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3'
================================================================
* Date:           Fri Jun  7 02:24:46 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m2
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.618 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   408964|   408964|  4.090 ms|  4.090 ms|  408964|  408964|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3  |   408962|   408962|         4|          1|          1|  408960|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      397|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       99|    -|
|Register             |        -|     -|      205|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      205|      528|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_10ns_8ns_8ns_18_4_1_U10  |mac_muladd_10ns_8ns_8ns_18_4_1  |  i0 * i1 + i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_1_fu_306_p2     |         +|   0|  0|  26|          19|          18|
    |add_ln44_2_fu_178_p2     |         +|   0|  0|  26|          19|           1|
    |add_ln44_fu_385_p2       |         +|   0|  0|   9|           2|           1|
    |add_ln45_1_fu_333_p2     |         +|   0|  0|  26|          19|           8|
    |add_ln45_2_fu_263_p2     |         +|   0|  0|  25|          18|           1|
    |add_ln45_fu_225_p2       |         +|   0|  0|  17|          10|           1|
    |add_ln46_fu_257_p2       |         +|   0|  0|  15|           8|           1|
    |add_ln47_1_fu_422_p2     |         +|   0|  0|  19|          19|          19|
    |add_ln48_fu_361_p2       |         +|   0|  0|  26|          19|           1|
    |sub_ln47_fu_416_p2       |         -|   0|  0|  19|          19|          19|
    |and_ln44_fu_219_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_172_p2      |      icmp|   0|  0|  14|          19|          18|
    |icmp_ln45_fu_193_p2      |      icmp|   0|  0|  13|          18|          18|
    |icmp_ln46_fu_213_p2      |      icmp|   0|  0|  11|           8|           7|
    |or_ln45_fu_231_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln44_1_fu_199_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln44_2_fu_319_p3  |    select|   0|  0|  19|           1|          19|
    |select_ln44_3_fu_391_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln44_4_fu_326_p3  |    select|   0|  0|  19|           1|          19|
    |select_ln44_fu_312_p3    |    select|   0|  0|  19|           1|          19|
    |select_ln45_1_fu_237_p3  |    select|   0|  0|   8|           1|           1|
    |select_ln45_2_fu_245_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln45_3_fu_346_p3  |    select|   0|  0|  19|           1|          19|
    |select_ln45_4_fu_269_p3  |    select|   0|  0|  18|           1|           1|
    |select_ln45_fu_339_p3    |    select|   0|  0|  19|           1|          19|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln44_fu_207_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 397|         211|         229|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_78                  |   9|          2|   10|         20|
    |idx_2_fu_82              |   9|          2|   19|         38|
    |idx_fu_74                |   9|          2|   19|         38|
    |indvar_flatten23_fu_86   |   9|          2|   18|         36|
    |indvar_flatten39_fu_98   |   9|          2|   19|         38|
    |indvars_iv192_fu_94      |   9|          2|   19|         38|
    |j_fu_70                  |   9|          2|    8|         16|
    |k_fu_90                  |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  99|         22|  117|        234|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |and_ln44_reg_516                     |   1|   0|    1|          0|
    |and_ln44_reg_516_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg     |   1|   0|    1|          0|
    |i_fu_78                              |  10|   0|   10|          0|
    |icmp_ln45_reg_508                    |   1|   0|    1|          0|
    |idx_2_fu_82                          |  19|   0|   19|          0|
    |idx_fu_74                            |  19|   0|   19|          0|
    |indvar_flatten23_fu_86               |  18|   0|   18|          0|
    |indvar_flatten39_fu_98               |  19|   0|   19|          0|
    |indvars_iv192_fu_94                  |  19|   0|   19|          0|
    |j_fu_70                              |   8|   0|    8|          0|
    |k_fu_90                              |   2|   0|    2|          0|
    |select_ln45_1_reg_522                |   8|   0|    8|          0|
    |select_ln45_1_reg_522_pp0_iter2_reg  |   8|   0|    8|          0|
    |icmp_ln45_reg_508                    |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 205|  32|  142|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                                  Source Object                                 |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3|  return value|
|y_Addr_A         |  out|   32|        bram|                                                                               y|         array|
|y_EN_A           |  out|    1|        bram|                                                                               y|         array|
|y_WEN_A          |  out|    1|        bram|                                                                               y|         array|
|y_Din_A          |  out|    8|        bram|                                                                               y|         array|
|y_Dout_A         |   in|    8|        bram|                                                                               y|         array|
|temp_V_address0  |  out|   19|   ap_memory|                                                                          temp_V|         array|
|temp_V_ce0       |  out|    1|   ap_memory|                                                                          temp_V|         array|
|temp_V_q0        |   in|    8|   ap_memory|                                                                          temp_V|         array|
+-----------------+-----+-----+------------+--------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 7 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 8 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx_2 = alloca i32 1"   --->   Operation 10 'alloca' 'idx_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten23 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 12 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvars_iv192 = alloca i32 1"   --->   Operation 13 'alloca' 'indvars_iv192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten39 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten39"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %indvars_iv192"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i2 0, i2 %k"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i18 0, i18 %indvar_flatten23"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %idx_2"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %idx"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.70>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten39_load = load i19 %indvar_flatten39" [../src/tomatrix.cpp:44]   --->   Operation 25 'load' 'indvar_flatten39_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 26 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.92ns)   --->   "%icmp_ln44 = icmp_eq  i19 %indvar_flatten39_load, i19 408960" [../src/tomatrix.cpp:44]   --->   Operation 27 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.12ns)   --->   "%add_ln44_2 = add i19 %indvar_flatten39_load, i19 1" [../src/tomatrix.cpp:44]   --->   Operation 28 'add' 'add_ln44_2' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split5, void %_Z9tomatrixIP6ap_intILi8EEPA213_A3_S0_.exit.exitStub" [../src/tomatrix.cpp:44]   --->   Operation 29 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [../src/tomatrix.cpp:46]   --->   Operation 30 'load' 'j_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%i_load = load i10 %i" [../src/tomatrix.cpp:44]   --->   Operation 31 'load' 'i_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten23_load = load i18 %indvar_flatten23" [../src/tomatrix.cpp:45]   --->   Operation 32 'load' 'indvar_flatten23_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.93ns)   --->   "%icmp_ln45 = icmp_eq  i18 %indvar_flatten23_load, i18 136320" [../src/tomatrix.cpp:45]   --->   Operation 33 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.37ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i10 0, i10 %i_load" [../src/tomatrix.cpp:44]   --->   Operation 34 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln45, i1 1" [../src/tomatrix.cpp:44]   --->   Operation 35 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln46 = icmp_eq  i8 %j_load, i8 213" [../src/tomatrix.cpp:46]   --->   Operation 36 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln46, i1 %xor_ln44" [../src/tomatrix.cpp:44]   --->   Operation 37 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.93ns)   --->   "%add_ln45 = add i10 %select_ln44_1, i10 1" [../src/tomatrix.cpp:45]   --->   Operation 38 'add' 'add_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_1)   --->   "%or_ln45 = or i1 %and_ln44, i1 %icmp_ln45" [../src/tomatrix.cpp:45]   --->   Operation 39 'or' 'or_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.40ns) (out node of the LUT)   --->   "%select_ln45_1 = select i1 %or_ln45, i8 0, i8 %j_load" [../src/tomatrix.cpp:45]   --->   Operation 40 'select' 'select_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.37ns)   --->   "%select_ln45_2 = select i1 %and_ln44, i10 %add_ln45, i10 %select_ln44_1" [../src/tomatrix.cpp:45]   --->   Operation 41 'select' 'select_ln45_2' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i10 %select_ln45_2" [../src/tomatrix.cpp:47]   --->   Operation 42 'zext' 'zext_ln47' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 43 [3/3] (1.08ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i18 %zext_ln47, i18 213" [../src/tomatrix.cpp:47]   --->   Operation 43 'mul' 'mul_ln47' <Predicate = (!icmp_ln44)> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.87ns)   --->   "%add_ln46 = add i8 %select_ln45_1, i8 1" [../src/tomatrix.cpp:46]   --->   Operation 44 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (1.12ns)   --->   "%add_ln45_2 = add i18 %indvar_flatten23_load, i18 1" [../src/tomatrix.cpp:45]   --->   Operation 45 'add' 'add_ln45_2' <Predicate = (!icmp_ln44)> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.35ns)   --->   "%select_ln45_4 = select i1 %icmp_ln45, i18 1, i18 %add_ln45_2" [../src/tomatrix.cpp:45]   --->   Operation 46 'select' 'select_ln45_4' <Predicate = (!icmp_ln44)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln44 = store i19 %add_ln44_2, i19 %indvar_flatten39" [../src/tomatrix.cpp:44]   --->   Operation 47 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln45 = store i18 %select_ln45_4, i18 %indvar_flatten23" [../src/tomatrix.cpp:45]   --->   Operation 48 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln45 = store i10 %select_ln45_2, i10 %i" [../src/tomatrix.cpp:45]   --->   Operation 49 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln46 = store i8 %add_ln46, i8 %j" [../src/tomatrix.cpp:46]   --->   Operation 50 'store' 'store_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 1.08>
ST_3 : Operation 51 [2/3] (1.08ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i18 %zext_ln47, i18 213" [../src/tomatrix.cpp:47]   --->   Operation 51 'mul' 'mul_ln47' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.61>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%idx_load = load i19 %idx" [../src/tomatrix.cpp:44]   --->   Operation 52 'load' 'idx_load' <Predicate = (!icmp_ln45 & !and_ln44)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%idx_2_load = load i19 %idx_2" [../src/tomatrix.cpp:44]   --->   Operation 53 'load' 'idx_2_load' <Predicate = (!icmp_ln45)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%indvars_iv192_load = load i19 %indvars_iv192" [../src/tomatrix.cpp:44]   --->   Operation 54 'load' 'indvars_iv192_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.12ns)   --->   "%add_ln44_1 = add i19 %indvars_iv192_load, i19 136320" [../src/tomatrix.cpp:44]   --->   Operation 55 'add' 'add_ln44_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.39ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i19 %add_ln44_1, i19 %idx_2_load" [../src/tomatrix.cpp:44]   --->   Operation 56 'select' 'select_ln44' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i19 %add_ln44_1, i19 %idx_load" [../src/tomatrix.cpp:44]   --->   Operation 57 'select' 'select_ln44_2' <Predicate = (!and_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.39ns)   --->   "%select_ln44_4 = select i1 %icmp_ln45, i19 %add_ln44_1, i19 %indvars_iv192_load" [../src/tomatrix.cpp:44]   --->   Operation 58 'select' 'select_ln44_4' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (1.12ns)   --->   "%add_ln45_1 = add i19 %select_ln44, i19 213" [../src/tomatrix.cpp:45]   --->   Operation 59 'add' 'add_ln45_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %and_ln44, i19 %add_ln45_1, i19 %select_ln44_2" [../src/tomatrix.cpp:45]   --->   Operation 60 'select' 'select_ln45' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/3] (0.00ns) (grouped into DSP with root node add_ln47)   --->   "%mul_ln47 = mul i18 %zext_ln47, i18 213" [../src/tomatrix.cpp:47]   --->   Operation 61 'mul' 'mul_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 62 [1/1] (0.39ns)   --->   "%select_ln45_3 = select i1 %and_ln44, i19 %add_ln45_1, i19 %select_ln44" [../src/tomatrix.cpp:45]   --->   Operation 62 'select' 'select_ln45_3' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i8 %select_ln45_1" [../src/tomatrix.cpp:47]   --->   Operation 63 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln47 = add i18 %mul_ln47, i18 %zext_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 64 'add' 'add_ln47' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%idx_4_cast = zext i19 %select_ln45" [../src/tomatrix.cpp:45]   --->   Operation 65 'zext' 'idx_4_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%temp_V_addr = getelementptr i8 %temp_V, i64 0, i64 %idx_4_cast" [../src/tomatrix.cpp:47]   --->   Operation 66 'getelementptr' 'temp_V_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (1.29ns)   --->   "%temp_V_load = load i19 %temp_V_addr" [../src/tomatrix.cpp:47]   --->   Operation 67 'load' 'temp_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_4 : Operation 68 [1/1] (1.12ns)   --->   "%add_ln48 = add i19 %select_ln45, i19 1" [../src/tomatrix.cpp:48]   --->   Operation 68 'add' 'add_ln48' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln44 = store i19 %select_ln44_4, i19 %indvars_iv192" [../src/tomatrix.cpp:44]   --->   Operation 69 'store' 'store_ln44' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln45 = store i19 %select_ln45_3, i19 %idx_2" [../src/tomatrix.cpp:45]   --->   Operation 70 'store' 'store_ln45' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln48 = store i19 %add_ln48, i19 %idx" [../src/tomatrix.cpp:48]   --->   Operation 71 'store' 'store_ln48' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 94 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.10>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%k_load = load i2 %k" [../src/tomatrix.cpp:44]   --->   Operation 72 'load' 'k_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.62ns)   --->   "%add_ln44 = add i2 %k_load, i2 1" [../src/tomatrix.cpp:44]   --->   Operation 73 'add' 'add_ln44' <Predicate = (icmp_ln45)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"   --->   Operation 74 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 408960, i64 408960, i64 408960"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.34ns)   --->   "%select_ln44_3 = select i1 %icmp_ln45, i2 %add_ln44, i2 %k_load" [../src/tomatrix.cpp:44]   --->   Operation 76 'select' 'select_ln44_3' <Predicate = true> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i2 %select_ln44_3" [../src/tomatrix.cpp:45]   --->   Operation 77 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 78 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"   --->   Operation 79 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 80 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln47 = add i18 %mul_ln47, i18 %zext_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 81 'add' 'add_ln47' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln47_2 = zext i18 %add_ln47" [../src/tomatrix.cpp:47]   --->   Operation 82 'zext' 'zext_ln47_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i18 %add_ln47" [../src/tomatrix.cpp:47]   --->   Operation 83 'trunc' 'trunc_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%p_shl8_cast = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i17.i2, i17 %trunc_ln47, i2 0" [../src/tomatrix.cpp:47]   --->   Operation 84 'bitconcatenate' 'p_shl8_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln47 = sub i19 %p_shl8_cast, i19 %zext_ln47_2" [../src/tomatrix.cpp:47]   --->   Operation 85 'sub' 'sub_ln47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 86 [1/1] (0.84ns) (root node of TernaryAdder)   --->   "%add_ln47_1 = add i19 %sub_ln47, i19 %zext_ln45" [../src/tomatrix.cpp:47]   --->   Operation 86 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.42> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln47_3 = zext i19 %add_ln47_1" [../src/tomatrix.cpp:47]   --->   Operation 87 'zext' 'zext_ln47_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i8 %y, i64 0, i64 %zext_ln47_3" [../src/tomatrix.cpp:47]   --->   Operation 88 'getelementptr' 'y_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../src/tomatrix.cpp:43]   --->   Operation 89 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/2] (1.29ns)   --->   "%temp_V_load = load i19 %temp_V_addr" [../src/tomatrix.cpp:47]   --->   Operation 90 'load' 'temp_V_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_5 : Operation 91 [1/1] (1.29ns)   --->   "%store_ln47 = store i8 %temp_V_load, i19 %y_addr" [../src/tomatrix.cpp:47]   --->   Operation 91 'store' 'store_ln47' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 408960> <RAM>
ST_5 : Operation 92 [1/1] (0.46ns)   --->   "%store_ln44 = store i2 %select_ln44_3, i2 %k" [../src/tomatrix.cpp:44]   --->   Operation 92 'store' 'store_ln44' <Predicate = true> <Delay = 0.46>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 93 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ temp_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 011000]
idx                   (alloca           ) [ 011110]
i                     (alloca           ) [ 011000]
idx_2                 (alloca           ) [ 011110]
indvar_flatten23      (alloca           ) [ 011000]
k                     (alloca           ) [ 011111]
indvars_iv192         (alloca           ) [ 011110]
indvar_flatten39      (alloca           ) [ 011000]
specinterface_ln0     (specinterface    ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten39_load (load             ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
icmp_ln44             (icmp             ) [ 011110]
add_ln44_2            (add              ) [ 000000]
br_ln44               (br               ) [ 000000]
j_load                (load             ) [ 000000]
i_load                (load             ) [ 000000]
indvar_flatten23_load (load             ) [ 000000]
icmp_ln45             (icmp             ) [ 010111]
select_ln44_1         (select           ) [ 000000]
xor_ln44              (xor              ) [ 000000]
icmp_ln46             (icmp             ) [ 000000]
and_ln44              (and              ) [ 010110]
add_ln45              (add              ) [ 000000]
or_ln45               (or               ) [ 000000]
select_ln45_1         (select           ) [ 010110]
select_ln45_2         (select           ) [ 000000]
zext_ln47             (zext             ) [ 010110]
add_ln46              (add              ) [ 000000]
add_ln45_2            (add              ) [ 000000]
select_ln45_4         (select           ) [ 000000]
store_ln44            (store            ) [ 000000]
store_ln45            (store            ) [ 000000]
store_ln45            (store            ) [ 000000]
store_ln46            (store            ) [ 000000]
idx_load              (load             ) [ 000000]
idx_2_load            (load             ) [ 000000]
indvars_iv192_load    (load             ) [ 000000]
add_ln44_1            (add              ) [ 000000]
select_ln44           (select           ) [ 000000]
select_ln44_2         (select           ) [ 000000]
select_ln44_4         (select           ) [ 000000]
add_ln45_1            (add              ) [ 000000]
select_ln45           (select           ) [ 000000]
mul_ln47              (mul              ) [ 010001]
select_ln45_3         (select           ) [ 000000]
zext_ln47_1           (zext             ) [ 010001]
idx_4_cast            (zext             ) [ 000000]
temp_V_addr           (getelementptr    ) [ 010001]
add_ln48              (add              ) [ 000000]
store_ln44            (store            ) [ 000000]
store_ln45            (store            ) [ 000000]
store_ln48            (store            ) [ 000000]
k_load                (load             ) [ 000000]
add_ln44              (add              ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
empty                 (speclooptripcount) [ 000000]
select_ln44_3         (select           ) [ 000000]
zext_ln45             (zext             ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
specloopname_ln0      (specloopname     ) [ 000000]
specpipeline_ln0      (specpipeline     ) [ 000000]
add_ln47              (add              ) [ 000000]
zext_ln47_2           (zext             ) [ 000000]
trunc_ln47            (trunc            ) [ 000000]
p_shl8_cast           (bitconcatenate   ) [ 000000]
sub_ln47              (sub              ) [ 000000]
add_ln47_1            (add              ) [ 000000]
zext_ln47_3           (zext             ) [ 000000]
y_addr                (getelementptr    ) [ 000000]
specloopname_ln43     (specloopname     ) [ 000000]
temp_V_load           (load             ) [ 000000]
store_ln47            (store            ) [ 000000]
store_ln44            (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="temp_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_45_2_VITIS_LOOP_46_3_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i17.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="j_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="idx_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="i_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="idx_2_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx_2/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten23_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten23/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="k_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="indvars_iv192_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvars_iv192/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten39_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten39/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="temp_V_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="19" slack="0"/>
<pin id="106" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_V_addr/4 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="19" slack="0"/>
<pin id="111" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_V_load/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="y_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="19" slack="0"/>
<pin id="119" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/5 "/>
</bind>
</comp>

<comp id="122" class="1004" name="store_ln47_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="19" slack="0"/>
<pin id="124" dir="0" index="1" bw="8" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="store_ln0_store_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="1" slack="0"/>
<pin id="131" dir="0" index="1" bw="19" slack="0"/>
<pin id="132" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln0_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="19" slack="0"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="store_ln0_store_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="2" slack="0"/>
<pin id="142" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="18" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="19" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="10" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln0_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="19" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="store_ln0_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="8" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten39_load_load_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="19" slack="1"/>
<pin id="171" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten39_load/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="icmp_ln44_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="19" slack="0"/>
<pin id="174" dir="0" index="1" bw="19" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="add_ln44_2_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="19" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_2/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="j_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="1"/>
<pin id="186" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="i_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="10" slack="1"/>
<pin id="189" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="indvar_flatten23_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="18" slack="1"/>
<pin id="192" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten23_load/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln45_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="18" slack="0"/>
<pin id="195" dir="0" index="1" bw="18" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln44_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="10" slack="0"/>
<pin id="202" dir="0" index="2" bw="10" slack="0"/>
<pin id="203" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="xor_ln44_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="icmp_ln46_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="0"/>
<pin id="215" dir="0" index="1" bw="8" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="and_ln44_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln45_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="or_ln45_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="select_ln45_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="select_ln45_2_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="0" index="2" bw="10" slack="0"/>
<pin id="249" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_2/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="zext_ln47_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln46_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln45_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="18" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_2/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln45_4_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="18" slack="0"/>
<pin id="272" dir="0" index="2" bw="18" slack="0"/>
<pin id="273" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_4/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln44_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="19" slack="0"/>
<pin id="279" dir="0" index="1" bw="19" slack="1"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="store_ln45_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="18" slack="0"/>
<pin id="284" dir="0" index="1" bw="18" slack="1"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln45_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="10" slack="1"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="store_ln46_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="0" index="1" bw="8" slack="1"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="idx_load_load_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="19" slack="3"/>
<pin id="299" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="idx_2_load_load_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="19" slack="3"/>
<pin id="302" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_2_load/4 "/>
</bind>
</comp>

<comp id="303" class="1004" name="indvars_iv192_load_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="19" slack="3"/>
<pin id="305" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvars_iv192_load/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln44_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="19" slack="0"/>
<pin id="308" dir="0" index="1" bw="19" slack="0"/>
<pin id="309" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="select_ln44_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2"/>
<pin id="314" dir="0" index="1" bw="19" slack="0"/>
<pin id="315" dir="0" index="2" bw="19" slack="0"/>
<pin id="316" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln44_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="2"/>
<pin id="321" dir="0" index="1" bw="19" slack="0"/>
<pin id="322" dir="0" index="2" bw="19" slack="0"/>
<pin id="323" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/4 "/>
</bind>
</comp>

<comp id="326" class="1004" name="select_ln44_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="2"/>
<pin id="328" dir="0" index="1" bw="19" slack="0"/>
<pin id="329" dir="0" index="2" bw="19" slack="0"/>
<pin id="330" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_4/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln45_1_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="19" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln45_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="2"/>
<pin id="341" dir="0" index="1" bw="19" slack="0"/>
<pin id="342" dir="0" index="2" bw="19" slack="0"/>
<pin id="343" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="select_ln45_3_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="2"/>
<pin id="348" dir="0" index="1" bw="19" slack="0"/>
<pin id="349" dir="0" index="2" bw="19" slack="0"/>
<pin id="350" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_3/4 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln47_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="2"/>
<pin id="355" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="idx_4_cast_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="19" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="idx_4_cast/4 "/>
</bind>
</comp>

<comp id="361" class="1004" name="add_ln48_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="19" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln44_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="19" slack="0"/>
<pin id="369" dir="0" index="1" bw="19" slack="3"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="store_ln45_store_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="19" slack="0"/>
<pin id="374" dir="0" index="1" bw="19" slack="3"/>
<pin id="375" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="store_ln48_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="19" slack="0"/>
<pin id="379" dir="0" index="1" bw="19" slack="3"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln48/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="k_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="2" slack="4"/>
<pin id="384" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/5 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln44_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="2" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln44_3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="3"/>
<pin id="393" dir="0" index="1" bw="2" slack="0"/>
<pin id="394" dir="0" index="2" bw="2" slack="0"/>
<pin id="395" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_3/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln45_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="2" slack="0"/>
<pin id="400" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln45/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln47_2_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="18" slack="0"/>
<pin id="404" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_2/5 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln47_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="18" slack="0"/>
<pin id="407" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="p_shl8_cast_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="19" slack="0"/>
<pin id="410" dir="0" index="1" bw="17" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/5 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sub_ln47_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="19" slack="0"/>
<pin id="418" dir="0" index="1" bw="18" slack="0"/>
<pin id="419" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln47/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="add_ln47_1_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="19" slack="0"/>
<pin id="424" dir="0" index="1" bw="2" slack="0"/>
<pin id="425" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="zext_ln47_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="19" slack="0"/>
<pin id="430" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_3/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="store_ln44_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="0" index="1" bw="2" slack="4"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/5 "/>
</bind>
</comp>

<comp id="438" class="1007" name="grp_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="8" slack="0"/>
<pin id="441" dir="0" index="2" bw="8" slack="0"/>
<pin id="442" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln47/2 add_ln47/4 "/>
</bind>
</comp>

<comp id="448" class="1005" name="j_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="8" slack="0"/>
<pin id="450" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="455" class="1005" name="idx_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="19" slack="0"/>
<pin id="457" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="462" class="1005" name="i_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="469" class="1005" name="idx_2_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="19" slack="0"/>
<pin id="471" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="idx_2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="indvar_flatten23_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="18" slack="0"/>
<pin id="478" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten23 "/>
</bind>
</comp>

<comp id="483" class="1005" name="k_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="2" slack="0"/>
<pin id="485" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="490" class="1005" name="indvars_iv192_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="19" slack="0"/>
<pin id="492" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvars_iv192 "/>
</bind>
</comp>

<comp id="497" class="1005" name="indvar_flatten39_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="19" slack="0"/>
<pin id="499" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten39 "/>
</bind>
</comp>

<comp id="504" class="1005" name="icmp_ln44_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="2"/>
<pin id="506" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="508" class="1005" name="icmp_ln45_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="2"/>
<pin id="510" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="516" class="1005" name="and_ln44_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="2"/>
<pin id="518" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln44 "/>
</bind>
</comp>

<comp id="522" class="1005" name="select_ln45_1_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="2"/>
<pin id="524" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="select_ln45_1 "/>
</bind>
</comp>

<comp id="527" class="1005" name="zext_ln47_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="18" slack="1"/>
<pin id="529" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln47 "/>
</bind>
</comp>

<comp id="532" class="1005" name="zext_ln47_1_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="18" slack="1"/>
<pin id="534" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln47_1 "/>
</bind>
</comp>

<comp id="537" class="1005" name="temp_V_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="19" slack="1"/>
<pin id="539" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="temp_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="52" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="109" pin="3"/><net_sink comp="122" pin=1"/></net>

<net id="128"><net_src comp="115" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="16" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="143"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="16" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="24" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="176"><net_src comp="169" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="30" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="169" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="32" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="22" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="187" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="211"><net_src comp="193" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="184" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="38" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="207" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="199" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="235"><net_src comp="219" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="193" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="231" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="24" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="184" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="219" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="225" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="199" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="237" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="44" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="190" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="274"><net_src comp="193" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="46" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="178" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="269" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="245" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="257" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="310"><net_src comp="303" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="48" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="317"><net_src comp="306" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="300" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="324"><net_src comp="306" pin="2"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="297" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="306" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="303" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="312" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="333" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="319" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="351"><net_src comp="333" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="352"><net_src comp="312" pin="3"/><net_sink comp="346" pin=2"/></net>

<net id="359"><net_src comp="339" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="365"><net_src comp="339" pin="3"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="32" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="326" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="376"><net_src comp="346" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="361" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="389"><net_src comp="382" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="54" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="397"><net_src comp="382" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="401"><net_src comp="391" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="413"><net_src comp="66" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="405" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="18" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="420"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="402" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="426"><net_src comp="416" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="427"><net_src comp="398" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="431"><net_src comp="422" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="437"><net_src comp="391" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="443"><net_src comp="253" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="42" pin="0"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="353" pin="1"/><net_sink comp="438" pin=2"/></net>

<net id="446"><net_src comp="438" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="447"><net_src comp="438" pin="3"/><net_sink comp="405" pin=0"/></net>

<net id="451"><net_src comp="70" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="453"><net_src comp="448" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="454"><net_src comp="448" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="458"><net_src comp="74" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="460"><net_src comp="455" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="461"><net_src comp="455" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="465"><net_src comp="78" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="468"><net_src comp="462" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="472"><net_src comp="82" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="479"><net_src comp="86" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="486"><net_src comp="90" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="488"><net_src comp="483" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="489"><net_src comp="483" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="493"><net_src comp="94" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="495"><net_src comp="490" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="496"><net_src comp="490" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="500"><net_src comp="98" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="503"><net_src comp="497" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="507"><net_src comp="172" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="193" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="514"><net_src comp="508" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="515"><net_src comp="508" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="519"><net_src comp="219" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="525"><net_src comp="237" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="530"><net_src comp="253" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="535"><net_src comp="353" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="540"><net_src comp="102" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {5 }
 - Input state : 
	Port: interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 : y | {}
	Port: interleave_manual_rnd_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_VITIS_LOOP_46_3 : temp_V | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln44 : 1
		add_ln44_2 : 1
		br_ln44 : 2
		icmp_ln45 : 1
		select_ln44_1 : 2
		xor_ln44 : 2
		icmp_ln46 : 1
		and_ln44 : 2
		add_ln45 : 3
		or_ln45 : 2
		select_ln45_1 : 2
		select_ln45_2 : 2
		zext_ln47 : 3
		mul_ln47 : 4
		add_ln46 : 3
		add_ln45_2 : 1
		select_ln45_4 : 2
		store_ln44 : 2
		store_ln45 : 3
		store_ln45 : 3
		store_ln46 : 4
	State 3
	State 4
		add_ln44_1 : 1
		select_ln44 : 2
		select_ln44_2 : 2
		select_ln44_4 : 2
		add_ln45_1 : 3
		select_ln45 : 4
		select_ln45_3 : 4
		add_ln47 : 1
		idx_4_cast : 5
		temp_V_addr : 6
		temp_V_load : 7
		add_ln48 : 5
		store_ln44 : 3
		store_ln45 : 5
		store_ln48 : 6
	State 5
		add_ln44 : 1
		select_ln44_3 : 2
		zext_ln45 : 3
		zext_ln47_2 : 1
		trunc_ln47 : 1
		p_shl8_cast : 2
		sub_ln47 : 3
		add_ln47_1 : 4
		zext_ln47_3 : 5
		y_addr : 6
		store_ln47 : 7
		store_ln44 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   add_ln44_2_fu_178  |    0    |    0    |    26   |
|          |    add_ln45_fu_225   |    0    |    0    |    17   |
|          |    add_ln46_fu_257   |    0    |    0    |    15   |
|          |   add_ln45_2_fu_263  |    0    |    0    |    25   |
|    add   |   add_ln44_1_fu_306  |    0    |    0    |    26   |
|          |   add_ln45_1_fu_333  |    0    |    0    |    26   |
|          |    add_ln48_fu_361   |    0    |    0    |    26   |
|          |    add_ln44_fu_385   |    0    |    0    |    9    |
|          |   add_ln47_1_fu_422  |    0    |    0    |    19   |
|----------|----------------------|---------|---------|---------|
|          | select_ln44_1_fu_199 |    0    |    0    |    10   |
|          | select_ln45_1_fu_237 |    0    |    0    |    8    |
|          | select_ln45_2_fu_245 |    0    |    0    |    10   |
|          | select_ln45_4_fu_269 |    0    |    0    |    18   |
|  select  |  select_ln44_fu_312  |    0    |    0    |    19   |
|          | select_ln44_2_fu_319 |    0    |    0    |    19   |
|          | select_ln44_4_fu_326 |    0    |    0    |    19   |
|          |  select_ln45_fu_339  |    0    |    0    |    19   |
|          | select_ln45_3_fu_346 |    0    |    0    |    19   |
|          | select_ln44_3_fu_391 |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   icmp_ln44_fu_172   |    0    |    0    |    14   |
|   icmp   |   icmp_ln45_fu_193   |    0    |    0    |    13   |
|          |   icmp_ln46_fu_213   |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|    sub   |    sub_ln47_fu_416   |    0    |    0    |    19   |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln44_fu_207   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    and   |    and_ln44_fu_219   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |    or_ln45_fu_231    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_438      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln47_fu_253   |    0    |    0    |    0    |
|          |  zext_ln47_1_fu_353  |    0    |    0    |    0    |
|   zext   |   idx_4_cast_fu_356  |    0    |    0    |    0    |
|          |   zext_ln45_fu_398   |    0    |    0    |    0    |
|          |  zext_ln47_2_fu_402  |    0    |    0    |    0    |
|          |  zext_ln47_3_fu_428  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln47_fu_405  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate|  p_shl8_cast_fu_408  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   395   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    and_ln44_reg_516    |    1   |
|        i_reg_462       |   10   |
|    icmp_ln44_reg_504   |    1   |
|    icmp_ln45_reg_508   |    1   |
|      idx_2_reg_469     |   19   |
|       idx_reg_455      |   19   |
|indvar_flatten23_reg_476|   18   |
|indvar_flatten39_reg_497|   19   |
|  indvars_iv192_reg_490 |   19   |
|        j_reg_448       |    8   |
|        k_reg_483       |    2   |
|  select_ln45_1_reg_522 |    8   |
|   temp_V_addr_reg_537  |   19   |
|   zext_ln47_1_reg_532  |   18   |
|    zext_ln47_reg_527   |   18   |
+------------------------+--------+
|          Total         |   180  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |   2  |  19  |   38   ||    9    |
|     grp_fu_438    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_438    |  p1  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   74   ||   1.38  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   395  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   180  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   180  |   422  |
+-----------+--------+--------+--------+--------+
