
F4_QueueUart.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005fe0  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08006180  08006180  00016180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080061fc  080061fc  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080061fc  080061fc  000161fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006204  08006204  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006204  08006204  00016204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006208  08006208  00016208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800620c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012f54  20000078  08006284  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20012fcc  08006284  00022fcc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011267  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d20  00000000  00000000  0003130f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001110  00000000  00000000  00034030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fc8  00000000  00000000  00035140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000182d9  00000000  00000000  00036108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001225b  00000000  00000000  0004e3e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094faa  00000000  00000000  0006063c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000f55e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ac4  00000000  00000000  000f5638  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000078 	.word	0x20000078
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006168 	.word	0x08006168

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000007c 	.word	0x2000007c
 80001dc:	08006168 	.word	0x08006168

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b974 	b.w	8000580 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468e      	mov	lr, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	d14d      	bne.n	800035a <__udivmoddi4+0xaa>
 80002be:	428a      	cmp	r2, r1
 80002c0:	4694      	mov	ip, r2
 80002c2:	d969      	bls.n	8000398 <__udivmoddi4+0xe8>
 80002c4:	fab2 f282 	clz	r2, r2
 80002c8:	b152      	cbz	r2, 80002e0 <__udivmoddi4+0x30>
 80002ca:	fa01 f302 	lsl.w	r3, r1, r2
 80002ce:	f1c2 0120 	rsb	r1, r2, #32
 80002d2:	fa20 f101 	lsr.w	r1, r0, r1
 80002d6:	fa0c fc02 	lsl.w	ip, ip, r2
 80002da:	ea41 0e03 	orr.w	lr, r1, r3
 80002de:	4094      	lsls	r4, r2
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	0c21      	lsrs	r1, r4, #16
 80002e6:	fbbe f6f8 	udiv	r6, lr, r8
 80002ea:	fa1f f78c 	uxth.w	r7, ip
 80002ee:	fb08 e316 	mls	r3, r8, r6, lr
 80002f2:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80002f6:	fb06 f107 	mul.w	r1, r6, r7
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f106 30ff 	add.w	r0, r6, #4294967295
 8000306:	f080 811f 	bcs.w	8000548 <__udivmoddi4+0x298>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 811c 	bls.w	8000548 <__udivmoddi4+0x298>
 8000310:	3e02      	subs	r6, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a5b      	subs	r3, r3, r1
 8000316:	b2a4      	uxth	r4, r4
 8000318:	fbb3 f0f8 	udiv	r0, r3, r8
 800031c:	fb08 3310 	mls	r3, r8, r0, r3
 8000320:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000324:	fb00 f707 	mul.w	r7, r0, r7
 8000328:	42a7      	cmp	r7, r4
 800032a:	d90a      	bls.n	8000342 <__udivmoddi4+0x92>
 800032c:	eb1c 0404 	adds.w	r4, ip, r4
 8000330:	f100 33ff 	add.w	r3, r0, #4294967295
 8000334:	f080 810a 	bcs.w	800054c <__udivmoddi4+0x29c>
 8000338:	42a7      	cmp	r7, r4
 800033a:	f240 8107 	bls.w	800054c <__udivmoddi4+0x29c>
 800033e:	4464      	add	r4, ip
 8000340:	3802      	subs	r0, #2
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	1be4      	subs	r4, r4, r7
 8000348:	2600      	movs	r6, #0
 800034a:	b11d      	cbz	r5, 8000354 <__udivmoddi4+0xa4>
 800034c:	40d4      	lsrs	r4, r2
 800034e:	2300      	movs	r3, #0
 8000350:	e9c5 4300 	strd	r4, r3, [r5]
 8000354:	4631      	mov	r1, r6
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d909      	bls.n	8000372 <__udivmoddi4+0xc2>
 800035e:	2d00      	cmp	r5, #0
 8000360:	f000 80ef 	beq.w	8000542 <__udivmoddi4+0x292>
 8000364:	2600      	movs	r6, #0
 8000366:	e9c5 0100 	strd	r0, r1, [r5]
 800036a:	4630      	mov	r0, r6
 800036c:	4631      	mov	r1, r6
 800036e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000372:	fab3 f683 	clz	r6, r3
 8000376:	2e00      	cmp	r6, #0
 8000378:	d14a      	bne.n	8000410 <__udivmoddi4+0x160>
 800037a:	428b      	cmp	r3, r1
 800037c:	d302      	bcc.n	8000384 <__udivmoddi4+0xd4>
 800037e:	4282      	cmp	r2, r0
 8000380:	f200 80f9 	bhi.w	8000576 <__udivmoddi4+0x2c6>
 8000384:	1a84      	subs	r4, r0, r2
 8000386:	eb61 0303 	sbc.w	r3, r1, r3
 800038a:	2001      	movs	r0, #1
 800038c:	469e      	mov	lr, r3
 800038e:	2d00      	cmp	r5, #0
 8000390:	d0e0      	beq.n	8000354 <__udivmoddi4+0xa4>
 8000392:	e9c5 4e00 	strd	r4, lr, [r5]
 8000396:	e7dd      	b.n	8000354 <__udivmoddi4+0xa4>
 8000398:	b902      	cbnz	r2, 800039c <__udivmoddi4+0xec>
 800039a:	deff      	udf	#255	; 0xff
 800039c:	fab2 f282 	clz	r2, r2
 80003a0:	2a00      	cmp	r2, #0
 80003a2:	f040 8092 	bne.w	80004ca <__udivmoddi4+0x21a>
 80003a6:	eba1 010c 	sub.w	r1, r1, ip
 80003aa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003ae:	fa1f fe8c 	uxth.w	lr, ip
 80003b2:	2601      	movs	r6, #1
 80003b4:	0c20      	lsrs	r0, r4, #16
 80003b6:	fbb1 f3f7 	udiv	r3, r1, r7
 80003ba:	fb07 1113 	mls	r1, r7, r3, r1
 80003be:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003c2:	fb0e f003 	mul.w	r0, lr, r3
 80003c6:	4288      	cmp	r0, r1
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x12c>
 80003ca:	eb1c 0101 	adds.w	r1, ip, r1
 80003ce:	f103 38ff 	add.w	r8, r3, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x12a>
 80003d4:	4288      	cmp	r0, r1
 80003d6:	f200 80cb 	bhi.w	8000570 <__udivmoddi4+0x2c0>
 80003da:	4643      	mov	r3, r8
 80003dc:	1a09      	subs	r1, r1, r0
 80003de:	b2a4      	uxth	r4, r4
 80003e0:	fbb1 f0f7 	udiv	r0, r1, r7
 80003e4:	fb07 1110 	mls	r1, r7, r0, r1
 80003e8:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 80003ec:	fb0e fe00 	mul.w	lr, lr, r0
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x156>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f100 31ff 	add.w	r1, r0, #4294967295
 80003fc:	d202      	bcs.n	8000404 <__udivmoddi4+0x154>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f200 80bb 	bhi.w	800057a <__udivmoddi4+0x2ca>
 8000404:	4608      	mov	r0, r1
 8000406:	eba4 040e 	sub.w	r4, r4, lr
 800040a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800040e:	e79c      	b.n	800034a <__udivmoddi4+0x9a>
 8000410:	f1c6 0720 	rsb	r7, r6, #32
 8000414:	40b3      	lsls	r3, r6
 8000416:	fa22 fc07 	lsr.w	ip, r2, r7
 800041a:	ea4c 0c03 	orr.w	ip, ip, r3
 800041e:	fa20 f407 	lsr.w	r4, r0, r7
 8000422:	fa01 f306 	lsl.w	r3, r1, r6
 8000426:	431c      	orrs	r4, r3
 8000428:	40f9      	lsrs	r1, r7
 800042a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800042e:	fa00 f306 	lsl.w	r3, r0, r6
 8000432:	fbb1 f8f9 	udiv	r8, r1, r9
 8000436:	0c20      	lsrs	r0, r4, #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fb09 1118 	mls	r1, r9, r8, r1
 8000440:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000444:	fb08 f00e 	mul.w	r0, r8, lr
 8000448:	4288      	cmp	r0, r1
 800044a:	fa02 f206 	lsl.w	r2, r2, r6
 800044e:	d90b      	bls.n	8000468 <__udivmoddi4+0x1b8>
 8000450:	eb1c 0101 	adds.w	r1, ip, r1
 8000454:	f108 3aff 	add.w	sl, r8, #4294967295
 8000458:	f080 8088 	bcs.w	800056c <__udivmoddi4+0x2bc>
 800045c:	4288      	cmp	r0, r1
 800045e:	f240 8085 	bls.w	800056c <__udivmoddi4+0x2bc>
 8000462:	f1a8 0802 	sub.w	r8, r8, #2
 8000466:	4461      	add	r1, ip
 8000468:	1a09      	subs	r1, r1, r0
 800046a:	b2a4      	uxth	r4, r4
 800046c:	fbb1 f0f9 	udiv	r0, r1, r9
 8000470:	fb09 1110 	mls	r1, r9, r0, r1
 8000474:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000478:	fb00 fe0e 	mul.w	lr, r0, lr
 800047c:	458e      	cmp	lr, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x1e2>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f100 34ff 	add.w	r4, r0, #4294967295
 8000488:	d26c      	bcs.n	8000564 <__udivmoddi4+0x2b4>
 800048a:	458e      	cmp	lr, r1
 800048c:	d96a      	bls.n	8000564 <__udivmoddi4+0x2b4>
 800048e:	3802      	subs	r0, #2
 8000490:	4461      	add	r1, ip
 8000492:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000496:	fba0 9402 	umull	r9, r4, r0, r2
 800049a:	eba1 010e 	sub.w	r1, r1, lr
 800049e:	42a1      	cmp	r1, r4
 80004a0:	46c8      	mov	r8, r9
 80004a2:	46a6      	mov	lr, r4
 80004a4:	d356      	bcc.n	8000554 <__udivmoddi4+0x2a4>
 80004a6:	d053      	beq.n	8000550 <__udivmoddi4+0x2a0>
 80004a8:	b15d      	cbz	r5, 80004c2 <__udivmoddi4+0x212>
 80004aa:	ebb3 0208 	subs.w	r2, r3, r8
 80004ae:	eb61 010e 	sbc.w	r1, r1, lr
 80004b2:	fa01 f707 	lsl.w	r7, r1, r7
 80004b6:	fa22 f306 	lsr.w	r3, r2, r6
 80004ba:	40f1      	lsrs	r1, r6
 80004bc:	431f      	orrs	r7, r3
 80004be:	e9c5 7100 	strd	r7, r1, [r5]
 80004c2:	2600      	movs	r6, #0
 80004c4:	4631      	mov	r1, r6
 80004c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ca:	f1c2 0320 	rsb	r3, r2, #32
 80004ce:	40d8      	lsrs	r0, r3
 80004d0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d4:	fa21 f303 	lsr.w	r3, r1, r3
 80004d8:	4091      	lsls	r1, r2
 80004da:	4301      	orrs	r1, r0
 80004dc:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004e0:	fa1f fe8c 	uxth.w	lr, ip
 80004e4:	fbb3 f0f7 	udiv	r0, r3, r7
 80004e8:	fb07 3610 	mls	r6, r7, r0, r3
 80004ec:	0c0b      	lsrs	r3, r1, #16
 80004ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 80004f2:	fb00 f60e 	mul.w	r6, r0, lr
 80004f6:	429e      	cmp	r6, r3
 80004f8:	fa04 f402 	lsl.w	r4, r4, r2
 80004fc:	d908      	bls.n	8000510 <__udivmoddi4+0x260>
 80004fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000502:	f100 38ff 	add.w	r8, r0, #4294967295
 8000506:	d22f      	bcs.n	8000568 <__udivmoddi4+0x2b8>
 8000508:	429e      	cmp	r6, r3
 800050a:	d92d      	bls.n	8000568 <__udivmoddi4+0x2b8>
 800050c:	3802      	subs	r0, #2
 800050e:	4463      	add	r3, ip
 8000510:	1b9b      	subs	r3, r3, r6
 8000512:	b289      	uxth	r1, r1
 8000514:	fbb3 f6f7 	udiv	r6, r3, r7
 8000518:	fb07 3316 	mls	r3, r7, r6, r3
 800051c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000520:	fb06 f30e 	mul.w	r3, r6, lr
 8000524:	428b      	cmp	r3, r1
 8000526:	d908      	bls.n	800053a <__udivmoddi4+0x28a>
 8000528:	eb1c 0101 	adds.w	r1, ip, r1
 800052c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000530:	d216      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000532:	428b      	cmp	r3, r1
 8000534:	d914      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000536:	3e02      	subs	r6, #2
 8000538:	4461      	add	r1, ip
 800053a:	1ac9      	subs	r1, r1, r3
 800053c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000540:	e738      	b.n	80003b4 <__udivmoddi4+0x104>
 8000542:	462e      	mov	r6, r5
 8000544:	4628      	mov	r0, r5
 8000546:	e705      	b.n	8000354 <__udivmoddi4+0xa4>
 8000548:	4606      	mov	r6, r0
 800054a:	e6e3      	b.n	8000314 <__udivmoddi4+0x64>
 800054c:	4618      	mov	r0, r3
 800054e:	e6f8      	b.n	8000342 <__udivmoddi4+0x92>
 8000550:	454b      	cmp	r3, r9
 8000552:	d2a9      	bcs.n	80004a8 <__udivmoddi4+0x1f8>
 8000554:	ebb9 0802 	subs.w	r8, r9, r2
 8000558:	eb64 0e0c 	sbc.w	lr, r4, ip
 800055c:	3801      	subs	r0, #1
 800055e:	e7a3      	b.n	80004a8 <__udivmoddi4+0x1f8>
 8000560:	4646      	mov	r6, r8
 8000562:	e7ea      	b.n	800053a <__udivmoddi4+0x28a>
 8000564:	4620      	mov	r0, r4
 8000566:	e794      	b.n	8000492 <__udivmoddi4+0x1e2>
 8000568:	4640      	mov	r0, r8
 800056a:	e7d1      	b.n	8000510 <__udivmoddi4+0x260>
 800056c:	46d0      	mov	r8, sl
 800056e:	e77b      	b.n	8000468 <__udivmoddi4+0x1b8>
 8000570:	3b02      	subs	r3, #2
 8000572:	4461      	add	r1, ip
 8000574:	e732      	b.n	80003dc <__udivmoddi4+0x12c>
 8000576:	4630      	mov	r0, r6
 8000578:	e709      	b.n	800038e <__udivmoddi4+0xde>
 800057a:	4464      	add	r4, ip
 800057c:	3802      	subs	r0, #2
 800057e:	e742      	b.n	8000406 <__udivmoddi4+0x156>

08000580 <__aeabi_idiv0>:
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop

08000584 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000588:	4b0e      	ldr	r3, [pc, #56]	; (80005c4 <HAL_Init+0x40>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a0d      	ldr	r2, [pc, #52]	; (80005c4 <HAL_Init+0x40>)
 800058e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000592:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000594:	4b0b      	ldr	r3, [pc, #44]	; (80005c4 <HAL_Init+0x40>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	4a0a      	ldr	r2, [pc, #40]	; (80005c4 <HAL_Init+0x40>)
 800059a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800059e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005a0:	4b08      	ldr	r3, [pc, #32]	; (80005c4 <HAL_Init+0x40>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a07      	ldr	r2, [pc, #28]	; (80005c4 <HAL_Init+0x40>)
 80005a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005aa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005ac:	2003      	movs	r0, #3
 80005ae:	f000 f8d8 	bl	8000762 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005b2:	2000      	movs	r0, #0
 80005b4:	f002 fcf4 	bl	8002fa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005b8:	f002 fc08 	bl	8002dcc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005bc:	2300      	movs	r3, #0
}
 80005be:	4618      	mov	r0, r3
 80005c0:	bd80      	pop	{r7, pc}
 80005c2:	bf00      	nop
 80005c4:	40023c00 	.word	0x40023c00

080005c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80005cc:	4b06      	ldr	r3, [pc, #24]	; (80005e8 <HAL_IncTick+0x20>)
 80005ce:	781b      	ldrb	r3, [r3, #0]
 80005d0:	461a      	mov	r2, r3
 80005d2:	4b06      	ldr	r3, [pc, #24]	; (80005ec <HAL_IncTick+0x24>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	4413      	add	r3, r2
 80005d8:	4a04      	ldr	r2, [pc, #16]	; (80005ec <HAL_IncTick+0x24>)
 80005da:	6013      	str	r3, [r2, #0]
}
 80005dc:	bf00      	nop
 80005de:	46bd      	mov	sp, r7
 80005e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e4:	4770      	bx	lr
 80005e6:	bf00      	nop
 80005e8:	20000004 	.word	0x20000004
 80005ec:	20000094 	.word	0x20000094

080005f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005f0:	b480      	push	{r7}
 80005f2:	af00      	add	r7, sp, #0
  return uwTick;
 80005f4:	4b03      	ldr	r3, [pc, #12]	; (8000604 <HAL_GetTick+0x14>)
 80005f6:	681b      	ldr	r3, [r3, #0]
}
 80005f8:	4618      	mov	r0, r3
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	20000094 	.word	0x20000094

08000608 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000608:	b480      	push	{r7}
 800060a:	b085      	sub	sp, #20
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	f003 0307 	and.w	r3, r3, #7
 8000616:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000618:	4b0c      	ldr	r3, [pc, #48]	; (800064c <__NVIC_SetPriorityGrouping+0x44>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800061e:	68ba      	ldr	r2, [r7, #8]
 8000620:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000624:	4013      	ands	r3, r2
 8000626:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000630:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000634:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000638:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800063a:	4a04      	ldr	r2, [pc, #16]	; (800064c <__NVIC_SetPriorityGrouping+0x44>)
 800063c:	68bb      	ldr	r3, [r7, #8]
 800063e:	60d3      	str	r3, [r2, #12]
}
 8000640:	bf00      	nop
 8000642:	3714      	adds	r7, #20
 8000644:	46bd      	mov	sp, r7
 8000646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064a:	4770      	bx	lr
 800064c:	e000ed00 	.word	0xe000ed00

08000650 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000650:	b480      	push	{r7}
 8000652:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000654:	4b04      	ldr	r3, [pc, #16]	; (8000668 <__NVIC_GetPriorityGrouping+0x18>)
 8000656:	68db      	ldr	r3, [r3, #12]
 8000658:	0a1b      	lsrs	r3, r3, #8
 800065a:	f003 0307 	and.w	r3, r3, #7
}
 800065e:	4618      	mov	r0, r3
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	e000ed00 	.word	0xe000ed00

0800066c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067a:	2b00      	cmp	r3, #0
 800067c:	db0b      	blt.n	8000696 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800067e:	79fb      	ldrb	r3, [r7, #7]
 8000680:	f003 021f 	and.w	r2, r3, #31
 8000684:	4907      	ldr	r1, [pc, #28]	; (80006a4 <__NVIC_EnableIRQ+0x38>)
 8000686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068a:	095b      	lsrs	r3, r3, #5
 800068c:	2001      	movs	r0, #1
 800068e:	fa00 f202 	lsl.w	r2, r0, r2
 8000692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000696:	bf00      	nop
 8000698:	370c      	adds	r7, #12
 800069a:	46bd      	mov	sp, r7
 800069c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	e000e100 	.word	0xe000e100

080006a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	6039      	str	r1, [r7, #0]
 80006b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80006b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	db0a      	blt.n	80006d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006bc:	683b      	ldr	r3, [r7, #0]
 80006be:	b2da      	uxtb	r2, r3
 80006c0:	490c      	ldr	r1, [pc, #48]	; (80006f4 <__NVIC_SetPriority+0x4c>)
 80006c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006c6:	0112      	lsls	r2, r2, #4
 80006c8:	b2d2      	uxtb	r2, r2
 80006ca:	440b      	add	r3, r1
 80006cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80006d0:	e00a      	b.n	80006e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d2:	683b      	ldr	r3, [r7, #0]
 80006d4:	b2da      	uxtb	r2, r3
 80006d6:	4908      	ldr	r1, [pc, #32]	; (80006f8 <__NVIC_SetPriority+0x50>)
 80006d8:	79fb      	ldrb	r3, [r7, #7]
 80006da:	f003 030f 	and.w	r3, r3, #15
 80006de:	3b04      	subs	r3, #4
 80006e0:	0112      	lsls	r2, r2, #4
 80006e2:	b2d2      	uxtb	r2, r2
 80006e4:	440b      	add	r3, r1
 80006e6:	761a      	strb	r2, [r3, #24]
}
 80006e8:	bf00      	nop
 80006ea:	370c      	adds	r7, #12
 80006ec:	46bd      	mov	sp, r7
 80006ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f2:	4770      	bx	lr
 80006f4:	e000e100 	.word	0xe000e100
 80006f8:	e000ed00 	.word	0xe000ed00

080006fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006fc:	b480      	push	{r7}
 80006fe:	b089      	sub	sp, #36	; 0x24
 8000700:	af00      	add	r7, sp, #0
 8000702:	60f8      	str	r0, [r7, #12]
 8000704:	60b9      	str	r1, [r7, #8]
 8000706:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	f003 0307 	and.w	r3, r3, #7
 800070e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000710:	69fb      	ldr	r3, [r7, #28]
 8000712:	f1c3 0307 	rsb	r3, r3, #7
 8000716:	2b04      	cmp	r3, #4
 8000718:	bf28      	it	cs
 800071a:	2304      	movcs	r3, #4
 800071c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800071e:	69fb      	ldr	r3, [r7, #28]
 8000720:	3304      	adds	r3, #4
 8000722:	2b06      	cmp	r3, #6
 8000724:	d902      	bls.n	800072c <NVIC_EncodePriority+0x30>
 8000726:	69fb      	ldr	r3, [r7, #28]
 8000728:	3b03      	subs	r3, #3
 800072a:	e000      	b.n	800072e <NVIC_EncodePriority+0x32>
 800072c:	2300      	movs	r3, #0
 800072e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000730:	f04f 32ff 	mov.w	r2, #4294967295
 8000734:	69bb      	ldr	r3, [r7, #24]
 8000736:	fa02 f303 	lsl.w	r3, r2, r3
 800073a:	43da      	mvns	r2, r3
 800073c:	68bb      	ldr	r3, [r7, #8]
 800073e:	401a      	ands	r2, r3
 8000740:	697b      	ldr	r3, [r7, #20]
 8000742:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000744:	f04f 31ff 	mov.w	r1, #4294967295
 8000748:	697b      	ldr	r3, [r7, #20]
 800074a:	fa01 f303 	lsl.w	r3, r1, r3
 800074e:	43d9      	mvns	r1, r3
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000754:	4313      	orrs	r3, r2
         );
}
 8000756:	4618      	mov	r0, r3
 8000758:	3724      	adds	r7, #36	; 0x24
 800075a:	46bd      	mov	sp, r7
 800075c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000760:	4770      	bx	lr

08000762 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000762:	b580      	push	{r7, lr}
 8000764:	b082      	sub	sp, #8
 8000766:	af00      	add	r7, sp, #0
 8000768:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800076a:	6878      	ldr	r0, [r7, #4]
 800076c:	f7ff ff4c 	bl	8000608 <__NVIC_SetPriorityGrouping>
}
 8000770:	bf00      	nop
 8000772:	3708      	adds	r7, #8
 8000774:	46bd      	mov	sp, r7
 8000776:	bd80      	pop	{r7, pc}

08000778 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000778:	b580      	push	{r7, lr}
 800077a:	b086      	sub	sp, #24
 800077c:	af00      	add	r7, sp, #0
 800077e:	4603      	mov	r3, r0
 8000780:	60b9      	str	r1, [r7, #8]
 8000782:	607a      	str	r2, [r7, #4]
 8000784:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000786:	2300      	movs	r3, #0
 8000788:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800078a:	f7ff ff61 	bl	8000650 <__NVIC_GetPriorityGrouping>
 800078e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000790:	687a      	ldr	r2, [r7, #4]
 8000792:	68b9      	ldr	r1, [r7, #8]
 8000794:	6978      	ldr	r0, [r7, #20]
 8000796:	f7ff ffb1 	bl	80006fc <NVIC_EncodePriority>
 800079a:	4602      	mov	r2, r0
 800079c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007a0:	4611      	mov	r1, r2
 80007a2:	4618      	mov	r0, r3
 80007a4:	f7ff ff80 	bl	80006a8 <__NVIC_SetPriority>
}
 80007a8:	bf00      	nop
 80007aa:	3718      	adds	r7, #24
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}

080007b0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007b0:	b580      	push	{r7, lr}
 80007b2:	b082      	sub	sp, #8
 80007b4:	af00      	add	r7, sp, #0
 80007b6:	4603      	mov	r3, r0
 80007b8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007be:	4618      	mov	r0, r3
 80007c0:	f7ff ff54 	bl	800066c <__NVIC_EnableIRQ>
}
 80007c4:	bf00      	nop
 80007c6:	3708      	adds	r7, #8
 80007c8:	46bd      	mov	sp, r7
 80007ca:	bd80      	pop	{r7, pc}

080007cc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80007da:	b2db      	uxtb	r3, r3
 80007dc:	2b02      	cmp	r3, #2
 80007de:	d004      	beq.n	80007ea <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2280      	movs	r2, #128	; 0x80
 80007e4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80007e6:	2301      	movs	r3, #1
 80007e8:	e00c      	b.n	8000804 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	2205      	movs	r2, #5
 80007ee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	681a      	ldr	r2, [r3, #0]
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	f022 0201 	bic.w	r2, r2, #1
 8000800:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000802:	2300      	movs	r3, #0
}
 8000804:	4618      	mov	r0, r3
 8000806:	370c      	adds	r7, #12
 8000808:	46bd      	mov	sp, r7
 800080a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080e:	4770      	bx	lr

08000810 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000810:	b480      	push	{r7}
 8000812:	b089      	sub	sp, #36	; 0x24
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800081a:	2300      	movs	r3, #0
 800081c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800081e:	2300      	movs	r3, #0
 8000820:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000822:	2300      	movs	r3, #0
 8000824:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000826:	2300      	movs	r3, #0
 8000828:	61fb      	str	r3, [r7, #28]
 800082a:	e159      	b.n	8000ae0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800082c:	2201      	movs	r2, #1
 800082e:	69fb      	ldr	r3, [r7, #28]
 8000830:	fa02 f303 	lsl.w	r3, r2, r3
 8000834:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000836:	683b      	ldr	r3, [r7, #0]
 8000838:	681b      	ldr	r3, [r3, #0]
 800083a:	697a      	ldr	r2, [r7, #20]
 800083c:	4013      	ands	r3, r2
 800083e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000840:	693a      	ldr	r2, [r7, #16]
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	429a      	cmp	r2, r3
 8000846:	f040 8148 	bne.w	8000ada <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	685b      	ldr	r3, [r3, #4]
 800084e:	2b01      	cmp	r3, #1
 8000850:	d00b      	beq.n	800086a <HAL_GPIO_Init+0x5a>
 8000852:	683b      	ldr	r3, [r7, #0]
 8000854:	685b      	ldr	r3, [r3, #4]
 8000856:	2b02      	cmp	r3, #2
 8000858:	d007      	beq.n	800086a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800085a:	683b      	ldr	r3, [r7, #0]
 800085c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800085e:	2b11      	cmp	r3, #17
 8000860:	d003      	beq.n	800086a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	2b12      	cmp	r3, #18
 8000868:	d130      	bne.n	80008cc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	689b      	ldr	r3, [r3, #8]
 800086e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000870:	69fb      	ldr	r3, [r7, #28]
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	2203      	movs	r2, #3
 8000876:	fa02 f303 	lsl.w	r3, r2, r3
 800087a:	43db      	mvns	r3, r3
 800087c:	69ba      	ldr	r2, [r7, #24]
 800087e:	4013      	ands	r3, r2
 8000880:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	68da      	ldr	r2, [r3, #12]
 8000886:	69fb      	ldr	r3, [r7, #28]
 8000888:	005b      	lsls	r3, r3, #1
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	69ba      	ldr	r2, [r7, #24]
 8000890:	4313      	orrs	r3, r2
 8000892:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	69ba      	ldr	r2, [r7, #24]
 8000898:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	685b      	ldr	r3, [r3, #4]
 800089e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80008a0:	2201      	movs	r2, #1
 80008a2:	69fb      	ldr	r3, [r7, #28]
 80008a4:	fa02 f303 	lsl.w	r3, r2, r3
 80008a8:	43db      	mvns	r3, r3
 80008aa:	69ba      	ldr	r2, [r7, #24]
 80008ac:	4013      	ands	r3, r2
 80008ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	685b      	ldr	r3, [r3, #4]
 80008b4:	091b      	lsrs	r3, r3, #4
 80008b6:	f003 0201 	and.w	r2, r3, #1
 80008ba:	69fb      	ldr	r3, [r7, #28]
 80008bc:	fa02 f303 	lsl.w	r3, r2, r3
 80008c0:	69ba      	ldr	r2, [r7, #24]
 80008c2:	4313      	orrs	r3, r2
 80008c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80008c6:	687b      	ldr	r3, [r7, #4]
 80008c8:	69ba      	ldr	r2, [r7, #24]
 80008ca:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	68db      	ldr	r3, [r3, #12]
 80008d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80008d2:	69fb      	ldr	r3, [r7, #28]
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	2203      	movs	r2, #3
 80008d8:	fa02 f303 	lsl.w	r3, r2, r3
 80008dc:	43db      	mvns	r3, r3
 80008de:	69ba      	ldr	r2, [r7, #24]
 80008e0:	4013      	ands	r3, r2
 80008e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	689a      	ldr	r2, [r3, #8]
 80008e8:	69fb      	ldr	r3, [r7, #28]
 80008ea:	005b      	lsls	r3, r3, #1
 80008ec:	fa02 f303 	lsl.w	r3, r2, r3
 80008f0:	69ba      	ldr	r2, [r7, #24]
 80008f2:	4313      	orrs	r3, r2
 80008f4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	69ba      	ldr	r2, [r7, #24]
 80008fa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008fc:	683b      	ldr	r3, [r7, #0]
 80008fe:	685b      	ldr	r3, [r3, #4]
 8000900:	2b02      	cmp	r3, #2
 8000902:	d003      	beq.n	800090c <HAL_GPIO_Init+0xfc>
 8000904:	683b      	ldr	r3, [r7, #0]
 8000906:	685b      	ldr	r3, [r3, #4]
 8000908:	2b12      	cmp	r3, #18
 800090a:	d123      	bne.n	8000954 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800090c:	69fb      	ldr	r3, [r7, #28]
 800090e:	08da      	lsrs	r2, r3, #3
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	3208      	adds	r2, #8
 8000914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000918:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800091a:	69fb      	ldr	r3, [r7, #28]
 800091c:	f003 0307 	and.w	r3, r3, #7
 8000920:	009b      	lsls	r3, r3, #2
 8000922:	220f      	movs	r2, #15
 8000924:	fa02 f303 	lsl.w	r3, r2, r3
 8000928:	43db      	mvns	r3, r3
 800092a:	69ba      	ldr	r2, [r7, #24]
 800092c:	4013      	ands	r3, r2
 800092e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000930:	683b      	ldr	r3, [r7, #0]
 8000932:	691a      	ldr	r2, [r3, #16]
 8000934:	69fb      	ldr	r3, [r7, #28]
 8000936:	f003 0307 	and.w	r3, r3, #7
 800093a:	009b      	lsls	r3, r3, #2
 800093c:	fa02 f303 	lsl.w	r3, r2, r3
 8000940:	69ba      	ldr	r2, [r7, #24]
 8000942:	4313      	orrs	r3, r2
 8000944:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	08da      	lsrs	r2, r3, #3
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	3208      	adds	r2, #8
 800094e:	69b9      	ldr	r1, [r7, #24]
 8000950:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800095a:	69fb      	ldr	r3, [r7, #28]
 800095c:	005b      	lsls	r3, r3, #1
 800095e:	2203      	movs	r2, #3
 8000960:	fa02 f303 	lsl.w	r3, r2, r3
 8000964:	43db      	mvns	r3, r3
 8000966:	69ba      	ldr	r2, [r7, #24]
 8000968:	4013      	ands	r3, r2
 800096a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800096c:	683b      	ldr	r3, [r7, #0]
 800096e:	685b      	ldr	r3, [r3, #4]
 8000970:	f003 0203 	and.w	r2, r3, #3
 8000974:	69fb      	ldr	r3, [r7, #28]
 8000976:	005b      	lsls	r3, r3, #1
 8000978:	fa02 f303 	lsl.w	r3, r2, r3
 800097c:	69ba      	ldr	r2, [r7, #24]
 800097e:	4313      	orrs	r3, r2
 8000980:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	69ba      	ldr	r2, [r7, #24]
 8000986:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	685b      	ldr	r3, [r3, #4]
 800098c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000990:	2b00      	cmp	r3, #0
 8000992:	f000 80a2 	beq.w	8000ada <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000996:	2300      	movs	r3, #0
 8000998:	60fb      	str	r3, [r7, #12]
 800099a:	4b57      	ldr	r3, [pc, #348]	; (8000af8 <HAL_GPIO_Init+0x2e8>)
 800099c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800099e:	4a56      	ldr	r2, [pc, #344]	; (8000af8 <HAL_GPIO_Init+0x2e8>)
 80009a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80009a4:	6453      	str	r3, [r2, #68]	; 0x44
 80009a6:	4b54      	ldr	r3, [pc, #336]	; (8000af8 <HAL_GPIO_Init+0x2e8>)
 80009a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80009ae:	60fb      	str	r3, [r7, #12]
 80009b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80009b2:	4a52      	ldr	r2, [pc, #328]	; (8000afc <HAL_GPIO_Init+0x2ec>)
 80009b4:	69fb      	ldr	r3, [r7, #28]
 80009b6:	089b      	lsrs	r3, r3, #2
 80009b8:	3302      	adds	r3, #2
 80009ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80009be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80009c0:	69fb      	ldr	r3, [r7, #28]
 80009c2:	f003 0303 	and.w	r3, r3, #3
 80009c6:	009b      	lsls	r3, r3, #2
 80009c8:	220f      	movs	r2, #15
 80009ca:	fa02 f303 	lsl.w	r3, r2, r3
 80009ce:	43db      	mvns	r3, r3
 80009d0:	69ba      	ldr	r2, [r7, #24]
 80009d2:	4013      	ands	r3, r2
 80009d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80009d6:	687b      	ldr	r3, [r7, #4]
 80009d8:	4a49      	ldr	r2, [pc, #292]	; (8000b00 <HAL_GPIO_Init+0x2f0>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d019      	beq.n	8000a12 <HAL_GPIO_Init+0x202>
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	4a48      	ldr	r2, [pc, #288]	; (8000b04 <HAL_GPIO_Init+0x2f4>)
 80009e2:	4293      	cmp	r3, r2
 80009e4:	d013      	beq.n	8000a0e <HAL_GPIO_Init+0x1fe>
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	4a47      	ldr	r2, [pc, #284]	; (8000b08 <HAL_GPIO_Init+0x2f8>)
 80009ea:	4293      	cmp	r3, r2
 80009ec:	d00d      	beq.n	8000a0a <HAL_GPIO_Init+0x1fa>
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	4a46      	ldr	r2, [pc, #280]	; (8000b0c <HAL_GPIO_Init+0x2fc>)
 80009f2:	4293      	cmp	r3, r2
 80009f4:	d007      	beq.n	8000a06 <HAL_GPIO_Init+0x1f6>
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	4a45      	ldr	r2, [pc, #276]	; (8000b10 <HAL_GPIO_Init+0x300>)
 80009fa:	4293      	cmp	r3, r2
 80009fc:	d101      	bne.n	8000a02 <HAL_GPIO_Init+0x1f2>
 80009fe:	2304      	movs	r3, #4
 8000a00:	e008      	b.n	8000a14 <HAL_GPIO_Init+0x204>
 8000a02:	2307      	movs	r3, #7
 8000a04:	e006      	b.n	8000a14 <HAL_GPIO_Init+0x204>
 8000a06:	2303      	movs	r3, #3
 8000a08:	e004      	b.n	8000a14 <HAL_GPIO_Init+0x204>
 8000a0a:	2302      	movs	r3, #2
 8000a0c:	e002      	b.n	8000a14 <HAL_GPIO_Init+0x204>
 8000a0e:	2301      	movs	r3, #1
 8000a10:	e000      	b.n	8000a14 <HAL_GPIO_Init+0x204>
 8000a12:	2300      	movs	r3, #0
 8000a14:	69fa      	ldr	r2, [r7, #28]
 8000a16:	f002 0203 	and.w	r2, r2, #3
 8000a1a:	0092      	lsls	r2, r2, #2
 8000a1c:	4093      	lsls	r3, r2
 8000a1e:	69ba      	ldr	r2, [r7, #24]
 8000a20:	4313      	orrs	r3, r2
 8000a22:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000a24:	4935      	ldr	r1, [pc, #212]	; (8000afc <HAL_GPIO_Init+0x2ec>)
 8000a26:	69fb      	ldr	r3, [r7, #28]
 8000a28:	089b      	lsrs	r3, r3, #2
 8000a2a:	3302      	adds	r3, #2
 8000a2c:	69ba      	ldr	r2, [r7, #24]
 8000a2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a32:	4b38      	ldr	r3, [pc, #224]	; (8000b14 <HAL_GPIO_Init+0x304>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	43db      	mvns	r3, r3
 8000a3c:	69ba      	ldr	r2, [r7, #24]
 8000a3e:	4013      	ands	r3, r2
 8000a40:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a42:	683b      	ldr	r3, [r7, #0]
 8000a44:	685b      	ldr	r3, [r3, #4]
 8000a46:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a4a:	2b00      	cmp	r3, #0
 8000a4c:	d003      	beq.n	8000a56 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8000a4e:	69ba      	ldr	r2, [r7, #24]
 8000a50:	693b      	ldr	r3, [r7, #16]
 8000a52:	4313      	orrs	r3, r2
 8000a54:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000a56:	4a2f      	ldr	r2, [pc, #188]	; (8000b14 <HAL_GPIO_Init+0x304>)
 8000a58:	69bb      	ldr	r3, [r7, #24]
 8000a5a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a5c:	4b2d      	ldr	r3, [pc, #180]	; (8000b14 <HAL_GPIO_Init+0x304>)
 8000a5e:	685b      	ldr	r3, [r3, #4]
 8000a60:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a62:	693b      	ldr	r3, [r7, #16]
 8000a64:	43db      	mvns	r3, r3
 8000a66:	69ba      	ldr	r2, [r7, #24]
 8000a68:	4013      	ands	r3, r2
 8000a6a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a6c:	683b      	ldr	r3, [r7, #0]
 8000a6e:	685b      	ldr	r3, [r3, #4]
 8000a70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d003      	beq.n	8000a80 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8000a78:	69ba      	ldr	r2, [r7, #24]
 8000a7a:	693b      	ldr	r3, [r7, #16]
 8000a7c:	4313      	orrs	r3, r2
 8000a7e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000a80:	4a24      	ldr	r2, [pc, #144]	; (8000b14 <HAL_GPIO_Init+0x304>)
 8000a82:	69bb      	ldr	r3, [r7, #24]
 8000a84:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a86:	4b23      	ldr	r3, [pc, #140]	; (8000b14 <HAL_GPIO_Init+0x304>)
 8000a88:	689b      	ldr	r3, [r3, #8]
 8000a8a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000a8c:	693b      	ldr	r3, [r7, #16]
 8000a8e:	43db      	mvns	r3, r3
 8000a90:	69ba      	ldr	r2, [r7, #24]
 8000a92:	4013      	ands	r3, r2
 8000a94:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d003      	beq.n	8000aaa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8000aa2:	69ba      	ldr	r2, [r7, #24]
 8000aa4:	693b      	ldr	r3, [r7, #16]
 8000aa6:	4313      	orrs	r3, r2
 8000aa8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000aaa:	4a1a      	ldr	r2, [pc, #104]	; (8000b14 <HAL_GPIO_Init+0x304>)
 8000aac:	69bb      	ldr	r3, [r7, #24]
 8000aae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000ab0:	4b18      	ldr	r3, [pc, #96]	; (8000b14 <HAL_GPIO_Init+0x304>)
 8000ab2:	68db      	ldr	r3, [r3, #12]
 8000ab4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000ab6:	693b      	ldr	r3, [r7, #16]
 8000ab8:	43db      	mvns	r3, r3
 8000aba:	69ba      	ldr	r2, [r7, #24]
 8000abc:	4013      	ands	r3, r2
 8000abe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000ac0:	683b      	ldr	r3, [r7, #0]
 8000ac2:	685b      	ldr	r3, [r3, #4]
 8000ac4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d003      	beq.n	8000ad4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8000acc:	69ba      	ldr	r2, [r7, #24]
 8000ace:	693b      	ldr	r3, [r7, #16]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ad4:	4a0f      	ldr	r2, [pc, #60]	; (8000b14 <HAL_GPIO_Init+0x304>)
 8000ad6:	69bb      	ldr	r3, [r7, #24]
 8000ad8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000ada:	69fb      	ldr	r3, [r7, #28]
 8000adc:	3301      	adds	r3, #1
 8000ade:	61fb      	str	r3, [r7, #28]
 8000ae0:	69fb      	ldr	r3, [r7, #28]
 8000ae2:	2b0f      	cmp	r3, #15
 8000ae4:	f67f aea2 	bls.w	800082c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000ae8:	bf00      	nop
 8000aea:	bf00      	nop
 8000aec:	3724      	adds	r7, #36	; 0x24
 8000aee:	46bd      	mov	sp, r7
 8000af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop
 8000af8:	40023800 	.word	0x40023800
 8000afc:	40013800 	.word	0x40013800
 8000b00:	40020000 	.word	0x40020000
 8000b04:	40020400 	.word	0x40020400
 8000b08:	40020800 	.word	0x40020800
 8000b0c:	40020c00 	.word	0x40020c00
 8000b10:	40021000 	.word	0x40021000
 8000b14:	40013c00 	.word	0x40013c00

08000b18 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b086      	sub	sp, #24
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d101      	bne.n	8000b2a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000b26:	2301      	movs	r3, #1
 8000b28:	e25e      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f003 0301 	and.w	r3, r3, #1
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d075      	beq.n	8000c22 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b36:	4b88      	ldr	r3, [pc, #544]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000b38:	689b      	ldr	r3, [r3, #8]
 8000b3a:	f003 030c 	and.w	r3, r3, #12
 8000b3e:	2b04      	cmp	r3, #4
 8000b40:	d00c      	beq.n	8000b5c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b42:	4b85      	ldr	r3, [pc, #532]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000b4a:	2b08      	cmp	r3, #8
 8000b4c:	d112      	bne.n	8000b74 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000b4e:	4b82      	ldr	r3, [pc, #520]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000b50:	685b      	ldr	r3, [r3, #4]
 8000b52:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000b56:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8000b5a:	d10b      	bne.n	8000b74 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000b5c:	4b7e      	ldr	r3, [pc, #504]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d05b      	beq.n	8000c20 <HAL_RCC_OscConfig+0x108>
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	d157      	bne.n	8000c20 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8000b70:	2301      	movs	r3, #1
 8000b72:	e239      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b7c:	d106      	bne.n	8000b8c <HAL_RCC_OscConfig+0x74>
 8000b7e:	4b76      	ldr	r3, [pc, #472]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4a75      	ldr	r2, [pc, #468]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000b84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000b88:	6013      	str	r3, [r2, #0]
 8000b8a:	e01d      	b.n	8000bc8 <HAL_RCC_OscConfig+0xb0>
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	685b      	ldr	r3, [r3, #4]
 8000b90:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000b94:	d10c      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x98>
 8000b96:	4b70      	ldr	r3, [pc, #448]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	4a6f      	ldr	r2, [pc, #444]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000b9c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ba0:	6013      	str	r3, [r2, #0]
 8000ba2:	4b6d      	ldr	r3, [pc, #436]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	4a6c      	ldr	r2, [pc, #432]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000ba8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000bac:	6013      	str	r3, [r2, #0]
 8000bae:	e00b      	b.n	8000bc8 <HAL_RCC_OscConfig+0xb0>
 8000bb0:	4b69      	ldr	r3, [pc, #420]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	4a68      	ldr	r2, [pc, #416]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000bb6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000bba:	6013      	str	r3, [r2, #0]
 8000bbc:	4b66      	ldr	r3, [pc, #408]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000bbe:	681b      	ldr	r3, [r3, #0]
 8000bc0:	4a65      	ldr	r2, [pc, #404]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000bc2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000bc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	685b      	ldr	r3, [r3, #4]
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d013      	beq.n	8000bf8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bd0:	f7ff fd0e 	bl	80005f0 <HAL_GetTick>
 8000bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bd6:	e008      	b.n	8000bea <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000bd8:	f7ff fd0a 	bl	80005f0 <HAL_GetTick>
 8000bdc:	4602      	mov	r2, r0
 8000bde:	693b      	ldr	r3, [r7, #16]
 8000be0:	1ad3      	subs	r3, r2, r3
 8000be2:	2b64      	cmp	r3, #100	; 0x64
 8000be4:	d901      	bls.n	8000bea <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8000be6:	2303      	movs	r3, #3
 8000be8:	e1fe      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000bea:	4b5b      	ldr	r3, [pc, #364]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d0f0      	beq.n	8000bd8 <HAL_RCC_OscConfig+0xc0>
 8000bf6:	e014      	b.n	8000c22 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bf8:	f7ff fcfa 	bl	80005f0 <HAL_GetTick>
 8000bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bfe:	e008      	b.n	8000c12 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000c00:	f7ff fcf6 	bl	80005f0 <HAL_GetTick>
 8000c04:	4602      	mov	r2, r0
 8000c06:	693b      	ldr	r3, [r7, #16]
 8000c08:	1ad3      	subs	r3, r2, r3
 8000c0a:	2b64      	cmp	r3, #100	; 0x64
 8000c0c:	d901      	bls.n	8000c12 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8000c0e:	2303      	movs	r3, #3
 8000c10:	e1ea      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000c12:	4b51      	ldr	r3, [pc, #324]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d1f0      	bne.n	8000c00 <HAL_RCC_OscConfig+0xe8>
 8000c1e:	e000      	b.n	8000c22 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f003 0302 	and.w	r3, r3, #2
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d063      	beq.n	8000cf6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c2e:	4b4a      	ldr	r3, [pc, #296]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000c30:	689b      	ldr	r3, [r3, #8]
 8000c32:	f003 030c 	and.w	r3, r3, #12
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d00b      	beq.n	8000c52 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c3a:	4b47      	ldr	r3, [pc, #284]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000c3c:	689b      	ldr	r3, [r3, #8]
 8000c3e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000c42:	2b08      	cmp	r3, #8
 8000c44:	d11c      	bne.n	8000c80 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8000c46:	4b44      	ldr	r3, [pc, #272]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d116      	bne.n	8000c80 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c52:	4b41      	ldr	r3, [pc, #260]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	f003 0302 	and.w	r3, r3, #2
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d005      	beq.n	8000c6a <HAL_RCC_OscConfig+0x152>
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	68db      	ldr	r3, [r3, #12]
 8000c62:	2b01      	cmp	r3, #1
 8000c64:	d001      	beq.n	8000c6a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	e1be      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c6a:	4b3b      	ldr	r3, [pc, #236]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000c72:	687b      	ldr	r3, [r7, #4]
 8000c74:	691b      	ldr	r3, [r3, #16]
 8000c76:	00db      	lsls	r3, r3, #3
 8000c78:	4937      	ldr	r1, [pc, #220]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000c7a:	4313      	orrs	r3, r2
 8000c7c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c7e:	e03a      	b.n	8000cf6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d020      	beq.n	8000cca <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c88:	4b34      	ldr	r3, [pc, #208]	; (8000d5c <HAL_RCC_OscConfig+0x244>)
 8000c8a:	2201      	movs	r2, #1
 8000c8c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000c8e:	f7ff fcaf 	bl	80005f0 <HAL_GetTick>
 8000c92:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c94:	e008      	b.n	8000ca8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000c96:	f7ff fcab 	bl	80005f0 <HAL_GetTick>
 8000c9a:	4602      	mov	r2, r0
 8000c9c:	693b      	ldr	r3, [r7, #16]
 8000c9e:	1ad3      	subs	r3, r2, r3
 8000ca0:	2b02      	cmp	r3, #2
 8000ca2:	d901      	bls.n	8000ca8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8000ca4:	2303      	movs	r3, #3
 8000ca6:	e19f      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000ca8:	4b2b      	ldr	r3, [pc, #172]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f003 0302 	and.w	r3, r3, #2
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d0f0      	beq.n	8000c96 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000cb4:	4b28      	ldr	r3, [pc, #160]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	691b      	ldr	r3, [r3, #16]
 8000cc0:	00db      	lsls	r3, r3, #3
 8000cc2:	4925      	ldr	r1, [pc, #148]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000cc4:	4313      	orrs	r3, r2
 8000cc6:	600b      	str	r3, [r1, #0]
 8000cc8:	e015      	b.n	8000cf6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000cca:	4b24      	ldr	r3, [pc, #144]	; (8000d5c <HAL_RCC_OscConfig+0x244>)
 8000ccc:	2200      	movs	r2, #0
 8000cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cd0:	f7ff fc8e 	bl	80005f0 <HAL_GetTick>
 8000cd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cd6:	e008      	b.n	8000cea <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000cd8:	f7ff fc8a 	bl	80005f0 <HAL_GetTick>
 8000cdc:	4602      	mov	r2, r0
 8000cde:	693b      	ldr	r3, [r7, #16]
 8000ce0:	1ad3      	subs	r3, r2, r3
 8000ce2:	2b02      	cmp	r3, #2
 8000ce4:	d901      	bls.n	8000cea <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8000ce6:	2303      	movs	r3, #3
 8000ce8:	e17e      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000cea:	4b1b      	ldr	r3, [pc, #108]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	f003 0302 	and.w	r3, r3, #2
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d1f0      	bne.n	8000cd8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f003 0308 	and.w	r3, r3, #8
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d036      	beq.n	8000d70 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d016      	beq.n	8000d38 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000d0a:	4b15      	ldr	r3, [pc, #84]	; (8000d60 <HAL_RCC_OscConfig+0x248>)
 8000d0c:	2201      	movs	r2, #1
 8000d0e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000d10:	f7ff fc6e 	bl	80005f0 <HAL_GetTick>
 8000d14:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d16:	e008      	b.n	8000d2a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d18:	f7ff fc6a 	bl	80005f0 <HAL_GetTick>
 8000d1c:	4602      	mov	r2, r0
 8000d1e:	693b      	ldr	r3, [r7, #16]
 8000d20:	1ad3      	subs	r3, r2, r3
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d901      	bls.n	8000d2a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8000d26:	2303      	movs	r3, #3
 8000d28:	e15e      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000d2a:	4b0b      	ldr	r3, [pc, #44]	; (8000d58 <HAL_RCC_OscConfig+0x240>)
 8000d2c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d2e:	f003 0302 	and.w	r3, r3, #2
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d0f0      	beq.n	8000d18 <HAL_RCC_OscConfig+0x200>
 8000d36:	e01b      	b.n	8000d70 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000d38:	4b09      	ldr	r3, [pc, #36]	; (8000d60 <HAL_RCC_OscConfig+0x248>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000d3e:	f7ff fc57 	bl	80005f0 <HAL_GetTick>
 8000d42:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d44:	e00e      	b.n	8000d64 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000d46:	f7ff fc53 	bl	80005f0 <HAL_GetTick>
 8000d4a:	4602      	mov	r2, r0
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	1ad3      	subs	r3, r2, r3
 8000d50:	2b02      	cmp	r3, #2
 8000d52:	d907      	bls.n	8000d64 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8000d54:	2303      	movs	r3, #3
 8000d56:	e147      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
 8000d58:	40023800 	.word	0x40023800
 8000d5c:	42470000 	.word	0x42470000
 8000d60:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d64:	4b88      	ldr	r3, [pc, #544]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000d66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8000d68:	f003 0302 	and.w	r3, r3, #2
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d1ea      	bne.n	8000d46 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f003 0304 	and.w	r3, r3, #4
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	f000 8097 	beq.w	8000eac <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d7e:	2300      	movs	r3, #0
 8000d80:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d82:	4b81      	ldr	r3, [pc, #516]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d10f      	bne.n	8000dae <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60bb      	str	r3, [r7, #8]
 8000d92:	4b7d      	ldr	r3, [pc, #500]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d96:	4a7c      	ldr	r2, [pc, #496]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000d98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d9e:	4b7a      	ldr	r3, [pc, #488]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000da0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000da2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000da6:	60bb      	str	r3, [r7, #8]
 8000da8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000daa:	2301      	movs	r3, #1
 8000dac:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dae:	4b77      	ldr	r3, [pc, #476]	; (8000f8c <HAL_RCC_OscConfig+0x474>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	d118      	bne.n	8000dec <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000dba:	4b74      	ldr	r3, [pc, #464]	; (8000f8c <HAL_RCC_OscConfig+0x474>)
 8000dbc:	681b      	ldr	r3, [r3, #0]
 8000dbe:	4a73      	ldr	r2, [pc, #460]	; (8000f8c <HAL_RCC_OscConfig+0x474>)
 8000dc0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dc4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000dc6:	f7ff fc13 	bl	80005f0 <HAL_GetTick>
 8000dca:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000dcc:	e008      	b.n	8000de0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000dce:	f7ff fc0f 	bl	80005f0 <HAL_GetTick>
 8000dd2:	4602      	mov	r2, r0
 8000dd4:	693b      	ldr	r3, [r7, #16]
 8000dd6:	1ad3      	subs	r3, r2, r3
 8000dd8:	2b02      	cmp	r3, #2
 8000dda:	d901      	bls.n	8000de0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	e103      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000de0:	4b6a      	ldr	r3, [pc, #424]	; (8000f8c <HAL_RCC_OscConfig+0x474>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000de8:	2b00      	cmp	r3, #0
 8000dea:	d0f0      	beq.n	8000dce <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	689b      	ldr	r3, [r3, #8]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d106      	bne.n	8000e02 <HAL_RCC_OscConfig+0x2ea>
 8000df4:	4b64      	ldr	r3, [pc, #400]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000df6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000df8:	4a63      	ldr	r2, [pc, #396]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000dfa:	f043 0301 	orr.w	r3, r3, #1
 8000dfe:	6713      	str	r3, [r2, #112]	; 0x70
 8000e00:	e01c      	b.n	8000e3c <HAL_RCC_OscConfig+0x324>
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	689b      	ldr	r3, [r3, #8]
 8000e06:	2b05      	cmp	r3, #5
 8000e08:	d10c      	bne.n	8000e24 <HAL_RCC_OscConfig+0x30c>
 8000e0a:	4b5f      	ldr	r3, [pc, #380]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000e0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e0e:	4a5e      	ldr	r2, [pc, #376]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000e10:	f043 0304 	orr.w	r3, r3, #4
 8000e14:	6713      	str	r3, [r2, #112]	; 0x70
 8000e16:	4b5c      	ldr	r3, [pc, #368]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000e18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e1a:	4a5b      	ldr	r2, [pc, #364]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000e1c:	f043 0301 	orr.w	r3, r3, #1
 8000e20:	6713      	str	r3, [r2, #112]	; 0x70
 8000e22:	e00b      	b.n	8000e3c <HAL_RCC_OscConfig+0x324>
 8000e24:	4b58      	ldr	r3, [pc, #352]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000e26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e28:	4a57      	ldr	r2, [pc, #348]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000e2a:	f023 0301 	bic.w	r3, r3, #1
 8000e2e:	6713      	str	r3, [r2, #112]	; 0x70
 8000e30:	4b55      	ldr	r3, [pc, #340]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000e32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e34:	4a54      	ldr	r2, [pc, #336]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000e36:	f023 0304 	bic.w	r3, r3, #4
 8000e3a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d015      	beq.n	8000e70 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e44:	f7ff fbd4 	bl	80005f0 <HAL_GetTick>
 8000e48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e4a:	e00a      	b.n	8000e62 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e4c:	f7ff fbd0 	bl	80005f0 <HAL_GetTick>
 8000e50:	4602      	mov	r2, r0
 8000e52:	693b      	ldr	r3, [r7, #16]
 8000e54:	1ad3      	subs	r3, r2, r3
 8000e56:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e5a:	4293      	cmp	r3, r2
 8000e5c:	d901      	bls.n	8000e62 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8000e5e:	2303      	movs	r3, #3
 8000e60:	e0c2      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e62:	4b49      	ldr	r3, [pc, #292]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000e64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e66:	f003 0302 	and.w	r3, r3, #2
 8000e6a:	2b00      	cmp	r3, #0
 8000e6c:	d0ee      	beq.n	8000e4c <HAL_RCC_OscConfig+0x334>
 8000e6e:	e014      	b.n	8000e9a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e70:	f7ff fbbe 	bl	80005f0 <HAL_GetTick>
 8000e74:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e76:	e00a      	b.n	8000e8e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000e78:	f7ff fbba 	bl	80005f0 <HAL_GetTick>
 8000e7c:	4602      	mov	r2, r0
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	1ad3      	subs	r3, r2, r3
 8000e82:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d901      	bls.n	8000e8e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	e0ac      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e8e:	4b3e      	ldr	r3, [pc, #248]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000e90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8000e92:	f003 0302 	and.w	r3, r3, #2
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d1ee      	bne.n	8000e78 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000e9a:	7dfb      	ldrb	r3, [r7, #23]
 8000e9c:	2b01      	cmp	r3, #1
 8000e9e:	d105      	bne.n	8000eac <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ea0:	4b39      	ldr	r3, [pc, #228]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ea4:	4a38      	ldr	r2, [pc, #224]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000ea6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000eaa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	699b      	ldr	r3, [r3, #24]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	f000 8098 	beq.w	8000fe6 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000eb6:	4b34      	ldr	r3, [pc, #208]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	f003 030c 	and.w	r3, r3, #12
 8000ebe:	2b08      	cmp	r3, #8
 8000ec0:	d05c      	beq.n	8000f7c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	699b      	ldr	r3, [r3, #24]
 8000ec6:	2b02      	cmp	r3, #2
 8000ec8:	d141      	bne.n	8000f4e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000eca:	4b31      	ldr	r3, [pc, #196]	; (8000f90 <HAL_RCC_OscConfig+0x478>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ed0:	f7ff fb8e 	bl	80005f0 <HAL_GetTick>
 8000ed4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000ed6:	e008      	b.n	8000eea <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ed8:	f7ff fb8a 	bl	80005f0 <HAL_GetTick>
 8000edc:	4602      	mov	r2, r0
 8000ede:	693b      	ldr	r3, [r7, #16]
 8000ee0:	1ad3      	subs	r3, r2, r3
 8000ee2:	2b02      	cmp	r3, #2
 8000ee4:	d901      	bls.n	8000eea <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8000ee6:	2303      	movs	r3, #3
 8000ee8:	e07e      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000eea:	4b27      	ldr	r3, [pc, #156]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d1f0      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	69da      	ldr	r2, [r3, #28]
 8000efa:	687b      	ldr	r3, [r7, #4]
 8000efc:	6a1b      	ldr	r3, [r3, #32]
 8000efe:	431a      	orrs	r2, r3
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f04:	019b      	lsls	r3, r3, #6
 8000f06:	431a      	orrs	r2, r3
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f0c:	085b      	lsrs	r3, r3, #1
 8000f0e:	3b01      	subs	r3, #1
 8000f10:	041b      	lsls	r3, r3, #16
 8000f12:	431a      	orrs	r2, r3
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f18:	061b      	lsls	r3, r3, #24
 8000f1a:	491b      	ldr	r1, [pc, #108]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000f1c:	4313      	orrs	r3, r2
 8000f1e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f20:	4b1b      	ldr	r3, [pc, #108]	; (8000f90 <HAL_RCC_OscConfig+0x478>)
 8000f22:	2201      	movs	r2, #1
 8000f24:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f26:	f7ff fb63 	bl	80005f0 <HAL_GetTick>
 8000f2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f2c:	e008      	b.n	8000f40 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f2e:	f7ff fb5f 	bl	80005f0 <HAL_GetTick>
 8000f32:	4602      	mov	r2, r0
 8000f34:	693b      	ldr	r3, [r7, #16]
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	2b02      	cmp	r3, #2
 8000f3a:	d901      	bls.n	8000f40 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8000f3c:	2303      	movs	r3, #3
 8000f3e:	e053      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000f40:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d0f0      	beq.n	8000f2e <HAL_RCC_OscConfig+0x416>
 8000f4c:	e04b      	b.n	8000fe6 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f4e:	4b10      	ldr	r3, [pc, #64]	; (8000f90 <HAL_RCC_OscConfig+0x478>)
 8000f50:	2200      	movs	r2, #0
 8000f52:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f54:	f7ff fb4c 	bl	80005f0 <HAL_GetTick>
 8000f58:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f5a:	e008      	b.n	8000f6e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000f5c:	f7ff fb48 	bl	80005f0 <HAL_GetTick>
 8000f60:	4602      	mov	r2, r0
 8000f62:	693b      	ldr	r3, [r7, #16]
 8000f64:	1ad3      	subs	r3, r2, r3
 8000f66:	2b02      	cmp	r3, #2
 8000f68:	d901      	bls.n	8000f6e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8000f6a:	2303      	movs	r3, #3
 8000f6c:	e03c      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000f6e:	4b06      	ldr	r3, [pc, #24]	; (8000f88 <HAL_RCC_OscConfig+0x470>)
 8000f70:	681b      	ldr	r3, [r3, #0]
 8000f72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d1f0      	bne.n	8000f5c <HAL_RCC_OscConfig+0x444>
 8000f7a:	e034      	b.n	8000fe6 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	699b      	ldr	r3, [r3, #24]
 8000f80:	2b01      	cmp	r3, #1
 8000f82:	d107      	bne.n	8000f94 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e02f      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40007000 	.word	0x40007000
 8000f90:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f94:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <HAL_RCC_OscConfig+0x4d8>)
 8000f96:	689b      	ldr	r3, [r3, #8]
 8000f98:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f9a:	68fb      	ldr	r3, [r7, #12]
 8000f9c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	69db      	ldr	r3, [r3, #28]
 8000fa4:	429a      	cmp	r2, r3
 8000fa6:	d11c      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000fb2:	429a      	cmp	r2, r3
 8000fb4:	d115      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000fb6:	68fa      	ldr	r2, [r7, #12]
 8000fb8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	687a      	ldr	r2, [r7, #4]
 8000fc0:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d10d      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8000fd0:	429a      	cmp	r2, r3
 8000fd2:	d106      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8000fd4:	68fb      	ldr	r3, [r7, #12]
 8000fd6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8000fde:	429a      	cmp	r2, r3
 8000fe0:	d001      	beq.n	8000fe6 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e000      	b.n	8000fe8 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8000fe6:	2300      	movs	r3, #0
}
 8000fe8:	4618      	mov	r0, r3
 8000fea:	3718      	adds	r7, #24
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	40023800 	.word	0x40023800

08000ff4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]
 8000ffc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d101      	bne.n	8001008 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001004:	2301      	movs	r3, #1
 8001006:	e0cc      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001008:	4b68      	ldr	r3, [pc, #416]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	f003 030f 	and.w	r3, r3, #15
 8001010:	683a      	ldr	r2, [r7, #0]
 8001012:	429a      	cmp	r2, r3
 8001014:	d90c      	bls.n	8001030 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001016:	4b65      	ldr	r3, [pc, #404]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 8001018:	683a      	ldr	r2, [r7, #0]
 800101a:	b2d2      	uxtb	r2, r2
 800101c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800101e:	4b63      	ldr	r3, [pc, #396]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 8001020:	681b      	ldr	r3, [r3, #0]
 8001022:	f003 030f 	and.w	r3, r3, #15
 8001026:	683a      	ldr	r2, [r7, #0]
 8001028:	429a      	cmp	r2, r3
 800102a:	d001      	beq.n	8001030 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800102c:	2301      	movs	r3, #1
 800102e:	e0b8      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f003 0302 	and.w	r3, r3, #2
 8001038:	2b00      	cmp	r3, #0
 800103a:	d020      	beq.n	800107e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	f003 0304 	and.w	r3, r3, #4
 8001044:	2b00      	cmp	r3, #0
 8001046:	d005      	beq.n	8001054 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001048:	4b59      	ldr	r3, [pc, #356]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 800104a:	689b      	ldr	r3, [r3, #8]
 800104c:	4a58      	ldr	r2, [pc, #352]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 800104e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001052:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f003 0308 	and.w	r3, r3, #8
 800105c:	2b00      	cmp	r3, #0
 800105e:	d005      	beq.n	800106c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001060:	4b53      	ldr	r3, [pc, #332]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001062:	689b      	ldr	r3, [r3, #8]
 8001064:	4a52      	ldr	r2, [pc, #328]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001066:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800106a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800106c:	4b50      	ldr	r3, [pc, #320]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 800106e:	689b      	ldr	r3, [r3, #8]
 8001070:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	689b      	ldr	r3, [r3, #8]
 8001078:	494d      	ldr	r1, [pc, #308]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 800107a:	4313      	orrs	r3, r2
 800107c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	f003 0301 	and.w	r3, r3, #1
 8001086:	2b00      	cmp	r3, #0
 8001088:	d044      	beq.n	8001114 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	685b      	ldr	r3, [r3, #4]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d107      	bne.n	80010a2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001092:	4b47      	ldr	r3, [pc, #284]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800109a:	2b00      	cmp	r3, #0
 800109c:	d119      	bne.n	80010d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800109e:	2301      	movs	r3, #1
 80010a0:	e07f      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	2b02      	cmp	r3, #2
 80010a8:	d003      	beq.n	80010b2 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80010ae:	2b03      	cmp	r3, #3
 80010b0:	d107      	bne.n	80010c2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80010b2:	4b3f      	ldr	r3, [pc, #252]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d109      	bne.n	80010d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010be:	2301      	movs	r3, #1
 80010c0:	e06f      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010c2:	4b3b      	ldr	r3, [pc, #236]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f003 0302 	and.w	r3, r3, #2
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d101      	bne.n	80010d2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e067      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80010d2:	4b37      	ldr	r3, [pc, #220]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 80010d4:	689b      	ldr	r3, [r3, #8]
 80010d6:	f023 0203 	bic.w	r2, r3, #3
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	685b      	ldr	r3, [r3, #4]
 80010de:	4934      	ldr	r1, [pc, #208]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 80010e0:	4313      	orrs	r3, r2
 80010e2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80010e4:	f7ff fa84 	bl	80005f0 <HAL_GetTick>
 80010e8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010ea:	e00a      	b.n	8001102 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010ec:	f7ff fa80 	bl	80005f0 <HAL_GetTick>
 80010f0:	4602      	mov	r2, r0
 80010f2:	68fb      	ldr	r3, [r7, #12]
 80010f4:	1ad3      	subs	r3, r2, r3
 80010f6:	f241 3288 	movw	r2, #5000	; 0x1388
 80010fa:	4293      	cmp	r3, r2
 80010fc:	d901      	bls.n	8001102 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010fe:	2303      	movs	r3, #3
 8001100:	e04f      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001102:	4b2b      	ldr	r3, [pc, #172]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001104:	689b      	ldr	r3, [r3, #8]
 8001106:	f003 020c 	and.w	r2, r3, #12
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	009b      	lsls	r3, r3, #2
 8001110:	429a      	cmp	r2, r3
 8001112:	d1eb      	bne.n	80010ec <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001114:	4b25      	ldr	r3, [pc, #148]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f003 030f 	and.w	r3, r3, #15
 800111c:	683a      	ldr	r2, [r7, #0]
 800111e:	429a      	cmp	r2, r3
 8001120:	d20c      	bcs.n	800113c <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001122:	4b22      	ldr	r3, [pc, #136]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 8001124:	683a      	ldr	r2, [r7, #0]
 8001126:	b2d2      	uxtb	r2, r2
 8001128:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800112a:	4b20      	ldr	r3, [pc, #128]	; (80011ac <HAL_RCC_ClockConfig+0x1b8>)
 800112c:	681b      	ldr	r3, [r3, #0]
 800112e:	f003 030f 	and.w	r3, r3, #15
 8001132:	683a      	ldr	r2, [r7, #0]
 8001134:	429a      	cmp	r2, r3
 8001136:	d001      	beq.n	800113c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001138:	2301      	movs	r3, #1
 800113a:	e032      	b.n	80011a2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	f003 0304 	and.w	r3, r3, #4
 8001144:	2b00      	cmp	r3, #0
 8001146:	d008      	beq.n	800115a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001148:	4b19      	ldr	r3, [pc, #100]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 800114a:	689b      	ldr	r3, [r3, #8]
 800114c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	68db      	ldr	r3, [r3, #12]
 8001154:	4916      	ldr	r1, [pc, #88]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001156:	4313      	orrs	r3, r2
 8001158:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	f003 0308 	and.w	r3, r3, #8
 8001162:	2b00      	cmp	r3, #0
 8001164:	d009      	beq.n	800117a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001166:	4b12      	ldr	r3, [pc, #72]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	691b      	ldr	r3, [r3, #16]
 8001172:	00db      	lsls	r3, r3, #3
 8001174:	490e      	ldr	r1, [pc, #56]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001176:	4313      	orrs	r3, r2
 8001178:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800117a:	f000 f821 	bl	80011c0 <HAL_RCC_GetSysClockFreq>
 800117e:	4602      	mov	r2, r0
 8001180:	4b0b      	ldr	r3, [pc, #44]	; (80011b0 <HAL_RCC_ClockConfig+0x1bc>)
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	091b      	lsrs	r3, r3, #4
 8001186:	f003 030f 	and.w	r3, r3, #15
 800118a:	490a      	ldr	r1, [pc, #40]	; (80011b4 <HAL_RCC_ClockConfig+0x1c0>)
 800118c:	5ccb      	ldrb	r3, [r1, r3]
 800118e:	fa22 f303 	lsr.w	r3, r2, r3
 8001192:	4a09      	ldr	r2, [pc, #36]	; (80011b8 <HAL_RCC_ClockConfig+0x1c4>)
 8001194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001196:	4b09      	ldr	r3, [pc, #36]	; (80011bc <HAL_RCC_ClockConfig+0x1c8>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4618      	mov	r0, r3
 800119c:	f001 ff00 	bl	8002fa0 <HAL_InitTick>

  return HAL_OK;
 80011a0:	2300      	movs	r3, #0
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40023c00 	.word	0x40023c00
 80011b0:	40023800 	.word	0x40023800
 80011b4:	080061b0 	.word	0x080061b0
 80011b8:	20000008 	.word	0x20000008
 80011bc:	20000000 	.word	0x20000000

080011c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80011c0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80011c4:	b090      	sub	sp, #64	; 0x40
 80011c6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80011c8:	2300      	movs	r3, #0
 80011ca:	637b      	str	r3, [r7, #52]	; 0x34
 80011cc:	2300      	movs	r3, #0
 80011ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80011d0:	2300      	movs	r3, #0
 80011d2:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80011d4:	2300      	movs	r3, #0
 80011d6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80011d8:	4b59      	ldr	r3, [pc, #356]	; (8001340 <HAL_RCC_GetSysClockFreq+0x180>)
 80011da:	689b      	ldr	r3, [r3, #8]
 80011dc:	f003 030c 	and.w	r3, r3, #12
 80011e0:	2b08      	cmp	r3, #8
 80011e2:	d00d      	beq.n	8001200 <HAL_RCC_GetSysClockFreq+0x40>
 80011e4:	2b08      	cmp	r3, #8
 80011e6:	f200 80a1 	bhi.w	800132c <HAL_RCC_GetSysClockFreq+0x16c>
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d002      	beq.n	80011f4 <HAL_RCC_GetSysClockFreq+0x34>
 80011ee:	2b04      	cmp	r3, #4
 80011f0:	d003      	beq.n	80011fa <HAL_RCC_GetSysClockFreq+0x3a>
 80011f2:	e09b      	b.n	800132c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80011f4:	4b53      	ldr	r3, [pc, #332]	; (8001344 <HAL_RCC_GetSysClockFreq+0x184>)
 80011f6:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80011f8:	e09b      	b.n	8001332 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80011fa:	4b53      	ldr	r3, [pc, #332]	; (8001348 <HAL_RCC_GetSysClockFreq+0x188>)
 80011fc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80011fe:	e098      	b.n	8001332 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001200:	4b4f      	ldr	r3, [pc, #316]	; (8001340 <HAL_RCC_GetSysClockFreq+0x180>)
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001208:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800120a:	4b4d      	ldr	r3, [pc, #308]	; (8001340 <HAL_RCC_GetSysClockFreq+0x180>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001212:	2b00      	cmp	r3, #0
 8001214:	d028      	beq.n	8001268 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001216:	4b4a      	ldr	r3, [pc, #296]	; (8001340 <HAL_RCC_GetSysClockFreq+0x180>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	099b      	lsrs	r3, r3, #6
 800121c:	2200      	movs	r2, #0
 800121e:	623b      	str	r3, [r7, #32]
 8001220:	627a      	str	r2, [r7, #36]	; 0x24
 8001222:	6a3b      	ldr	r3, [r7, #32]
 8001224:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001228:	2100      	movs	r1, #0
 800122a:	4b47      	ldr	r3, [pc, #284]	; (8001348 <HAL_RCC_GetSysClockFreq+0x188>)
 800122c:	fb03 f201 	mul.w	r2, r3, r1
 8001230:	2300      	movs	r3, #0
 8001232:	fb00 f303 	mul.w	r3, r0, r3
 8001236:	4413      	add	r3, r2
 8001238:	4a43      	ldr	r2, [pc, #268]	; (8001348 <HAL_RCC_GetSysClockFreq+0x188>)
 800123a:	fba0 1202 	umull	r1, r2, r0, r2
 800123e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001240:	460a      	mov	r2, r1
 8001242:	62ba      	str	r2, [r7, #40]	; 0x28
 8001244:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001246:	4413      	add	r3, r2
 8001248:	62fb      	str	r3, [r7, #44]	; 0x2c
 800124a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800124c:	2200      	movs	r2, #0
 800124e:	61bb      	str	r3, [r7, #24]
 8001250:	61fa      	str	r2, [r7, #28]
 8001252:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001256:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800125a:	f7ff f811 	bl	8000280 <__aeabi_uldivmod>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	4613      	mov	r3, r2
 8001264:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001266:	e053      	b.n	8001310 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001268:	4b35      	ldr	r3, [pc, #212]	; (8001340 <HAL_RCC_GetSysClockFreq+0x180>)
 800126a:	685b      	ldr	r3, [r3, #4]
 800126c:	099b      	lsrs	r3, r3, #6
 800126e:	2200      	movs	r2, #0
 8001270:	613b      	str	r3, [r7, #16]
 8001272:	617a      	str	r2, [r7, #20]
 8001274:	693b      	ldr	r3, [r7, #16]
 8001276:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800127a:	f04f 0b00 	mov.w	fp, #0
 800127e:	4652      	mov	r2, sl
 8001280:	465b      	mov	r3, fp
 8001282:	f04f 0000 	mov.w	r0, #0
 8001286:	f04f 0100 	mov.w	r1, #0
 800128a:	0159      	lsls	r1, r3, #5
 800128c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001290:	0150      	lsls	r0, r2, #5
 8001292:	4602      	mov	r2, r0
 8001294:	460b      	mov	r3, r1
 8001296:	ebb2 080a 	subs.w	r8, r2, sl
 800129a:	eb63 090b 	sbc.w	r9, r3, fp
 800129e:	f04f 0200 	mov.w	r2, #0
 80012a2:	f04f 0300 	mov.w	r3, #0
 80012a6:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80012aa:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80012ae:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80012b2:	ebb2 0408 	subs.w	r4, r2, r8
 80012b6:	eb63 0509 	sbc.w	r5, r3, r9
 80012ba:	f04f 0200 	mov.w	r2, #0
 80012be:	f04f 0300 	mov.w	r3, #0
 80012c2:	00eb      	lsls	r3, r5, #3
 80012c4:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80012c8:	00e2      	lsls	r2, r4, #3
 80012ca:	4614      	mov	r4, r2
 80012cc:	461d      	mov	r5, r3
 80012ce:	eb14 030a 	adds.w	r3, r4, sl
 80012d2:	603b      	str	r3, [r7, #0]
 80012d4:	eb45 030b 	adc.w	r3, r5, fp
 80012d8:	607b      	str	r3, [r7, #4]
 80012da:	f04f 0200 	mov.w	r2, #0
 80012de:	f04f 0300 	mov.w	r3, #0
 80012e2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80012e6:	4629      	mov	r1, r5
 80012e8:	028b      	lsls	r3, r1, #10
 80012ea:	4621      	mov	r1, r4
 80012ec:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80012f0:	4621      	mov	r1, r4
 80012f2:	028a      	lsls	r2, r1, #10
 80012f4:	4610      	mov	r0, r2
 80012f6:	4619      	mov	r1, r3
 80012f8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012fa:	2200      	movs	r2, #0
 80012fc:	60bb      	str	r3, [r7, #8]
 80012fe:	60fa      	str	r2, [r7, #12]
 8001300:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001304:	f7fe ffbc 	bl	8000280 <__aeabi_uldivmod>
 8001308:	4602      	mov	r2, r0
 800130a:	460b      	mov	r3, r1
 800130c:	4613      	mov	r3, r2
 800130e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001310:	4b0b      	ldr	r3, [pc, #44]	; (8001340 <HAL_RCC_GetSysClockFreq+0x180>)
 8001312:	685b      	ldr	r3, [r3, #4]
 8001314:	0c1b      	lsrs	r3, r3, #16
 8001316:	f003 0303 	and.w	r3, r3, #3
 800131a:	3301      	adds	r3, #1
 800131c:	005b      	lsls	r3, r3, #1
 800131e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8001320:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001322:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001324:	fbb2 f3f3 	udiv	r3, r2, r3
 8001328:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 800132a:	e002      	b.n	8001332 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800132c:	4b05      	ldr	r3, [pc, #20]	; (8001344 <HAL_RCC_GetSysClockFreq+0x184>)
 800132e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8001330:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001332:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8001334:	4618      	mov	r0, r3
 8001336:	3740      	adds	r7, #64	; 0x40
 8001338:	46bd      	mov	sp, r7
 800133a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800133e:	bf00      	nop
 8001340:	40023800 	.word	0x40023800
 8001344:	00f42400 	.word	0x00f42400
 8001348:	017d7840 	.word	0x017d7840

0800134c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001350:	4b03      	ldr	r3, [pc, #12]	; (8001360 <HAL_RCC_GetHCLKFreq+0x14>)
 8001352:	681b      	ldr	r3, [r3, #0]
}
 8001354:	4618      	mov	r0, r3
 8001356:	46bd      	mov	sp, r7
 8001358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	20000008 	.word	0x20000008

08001364 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001368:	f7ff fff0 	bl	800134c <HAL_RCC_GetHCLKFreq>
 800136c:	4602      	mov	r2, r0
 800136e:	4b05      	ldr	r3, [pc, #20]	; (8001384 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001370:	689b      	ldr	r3, [r3, #8]
 8001372:	0a9b      	lsrs	r3, r3, #10
 8001374:	f003 0307 	and.w	r3, r3, #7
 8001378:	4903      	ldr	r1, [pc, #12]	; (8001388 <HAL_RCC_GetPCLK1Freq+0x24>)
 800137a:	5ccb      	ldrb	r3, [r1, r3]
 800137c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001380:	4618      	mov	r0, r3
 8001382:	bd80      	pop	{r7, pc}
 8001384:	40023800 	.word	0x40023800
 8001388:	080061c0 	.word	0x080061c0

0800138c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001390:	f7ff ffdc 	bl	800134c <HAL_RCC_GetHCLKFreq>
 8001394:	4602      	mov	r2, r0
 8001396:	4b05      	ldr	r3, [pc, #20]	; (80013ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8001398:	689b      	ldr	r3, [r3, #8]
 800139a:	0b5b      	lsrs	r3, r3, #13
 800139c:	f003 0307 	and.w	r3, r3, #7
 80013a0:	4903      	ldr	r1, [pc, #12]	; (80013b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80013a2:	5ccb      	ldrb	r3, [r1, r3]
 80013a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	40023800 	.word	0x40023800
 80013b0:	080061c0 	.word	0x080061c0

080013b4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
 80013bc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	220f      	movs	r2, #15
 80013c2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013c4:	4b12      	ldr	r3, [pc, #72]	; (8001410 <HAL_RCC_GetClockConfig+0x5c>)
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	f003 0203 	and.w	r2, r3, #3
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80013d0:	4b0f      	ldr	r3, [pc, #60]	; (8001410 <HAL_RCC_GetClockConfig+0x5c>)
 80013d2:	689b      	ldr	r3, [r3, #8]
 80013d4:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80013dc:	4b0c      	ldr	r3, [pc, #48]	; (8001410 <HAL_RCC_GetClockConfig+0x5c>)
 80013de:	689b      	ldr	r3, [r3, #8]
 80013e0:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80013e8:	4b09      	ldr	r3, [pc, #36]	; (8001410 <HAL_RCC_GetClockConfig+0x5c>)
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	08db      	lsrs	r3, r3, #3
 80013ee:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80013f6:	4b07      	ldr	r3, [pc, #28]	; (8001414 <HAL_RCC_GetClockConfig+0x60>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 020f 	and.w	r2, r3, #15
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	601a      	str	r2, [r3, #0]
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop
 8001410:	40023800 	.word	0x40023800
 8001414:	40023c00 	.word	0x40023c00

08001418 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b082      	sub	sp, #8
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d101      	bne.n	800142a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e01d      	b.n	8001466 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001430:	b2db      	uxtb	r3, r3
 8001432:	2b00      	cmp	r3, #0
 8001434:	d106      	bne.n	8001444 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2200      	movs	r2, #0
 800143a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800143e:	6878      	ldr	r0, [r7, #4]
 8001440:	f000 f815 	bl	800146e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2202      	movs	r2, #2
 8001448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681a      	ldr	r2, [r3, #0]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	3304      	adds	r3, #4
 8001454:	4619      	mov	r1, r3
 8001456:	4610      	mov	r0, r2
 8001458:	f000 f968 	bl	800172c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	2201      	movs	r2, #1
 8001460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	3708      	adds	r7, #8
 800146a:	46bd      	mov	sp, r7
 800146c:	bd80      	pop	{r7, pc}

0800146e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800146e:	b480      	push	{r7}
 8001470:	b083      	sub	sp, #12
 8001472:	af00      	add	r7, sp, #0
 8001474:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001476:	bf00      	nop
 8001478:	370c      	adds	r7, #12
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001482:	b480      	push	{r7}
 8001484:	b085      	sub	sp, #20
 8001486:	af00      	add	r7, sp, #0
 8001488:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	68da      	ldr	r2, [r3, #12]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f042 0201 	orr.w	r2, r2, #1
 8001498:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	f003 0307 	and.w	r3, r3, #7
 80014a4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	2b06      	cmp	r3, #6
 80014aa:	d007      	beq.n	80014bc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	681a      	ldr	r2, [r3, #0]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	f042 0201 	orr.w	r2, r2, #1
 80014ba:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80014bc:	2300      	movs	r3, #0
}
 80014be:	4618      	mov	r0, r3
 80014c0:	3714      	adds	r7, #20
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80014ca:	b580      	push	{r7, lr}
 80014cc:	b082      	sub	sp, #8
 80014ce:	af00      	add	r7, sp, #0
 80014d0:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	691b      	ldr	r3, [r3, #16]
 80014d8:	f003 0302 	and.w	r3, r3, #2
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d122      	bne.n	8001526 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	68db      	ldr	r3, [r3, #12]
 80014e6:	f003 0302 	and.w	r3, r3, #2
 80014ea:	2b02      	cmp	r3, #2
 80014ec:	d11b      	bne.n	8001526 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f06f 0202 	mvn.w	r2, #2
 80014f6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	2201      	movs	r2, #1
 80014fc:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	699b      	ldr	r3, [r3, #24]
 8001504:	f003 0303 	and.w	r3, r3, #3
 8001508:	2b00      	cmp	r3, #0
 800150a:	d003      	beq.n	8001514 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800150c:	6878      	ldr	r0, [r7, #4]
 800150e:	f000 f8ee 	bl	80016ee <HAL_TIM_IC_CaptureCallback>
 8001512:	e005      	b.n	8001520 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f000 f8e0 	bl	80016da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f000 f8f1 	bl	8001702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	2200      	movs	r2, #0
 8001524:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	691b      	ldr	r3, [r3, #16]
 800152c:	f003 0304 	and.w	r3, r3, #4
 8001530:	2b04      	cmp	r3, #4
 8001532:	d122      	bne.n	800157a <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	68db      	ldr	r3, [r3, #12]
 800153a:	f003 0304 	and.w	r3, r3, #4
 800153e:	2b04      	cmp	r3, #4
 8001540:	d11b      	bne.n	800157a <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f06f 0204 	mvn.w	r2, #4
 800154a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2202      	movs	r2, #2
 8001550:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	699b      	ldr	r3, [r3, #24]
 8001558:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800155c:	2b00      	cmp	r3, #0
 800155e:	d003      	beq.n	8001568 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f000 f8c4 	bl	80016ee <HAL_TIM_IC_CaptureCallback>
 8001566:	e005      	b.n	8001574 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f000 f8b6 	bl	80016da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800156e:	6878      	ldr	r0, [r7, #4]
 8001570:	f000 f8c7 	bl	8001702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	2200      	movs	r2, #0
 8001578:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	691b      	ldr	r3, [r3, #16]
 8001580:	f003 0308 	and.w	r3, r3, #8
 8001584:	2b08      	cmp	r3, #8
 8001586:	d122      	bne.n	80015ce <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	68db      	ldr	r3, [r3, #12]
 800158e:	f003 0308 	and.w	r3, r3, #8
 8001592:	2b08      	cmp	r3, #8
 8001594:	d11b      	bne.n	80015ce <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	f06f 0208 	mvn.w	r2, #8
 800159e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2204      	movs	r2, #4
 80015a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	69db      	ldr	r3, [r3, #28]
 80015ac:	f003 0303 	and.w	r3, r3, #3
 80015b0:	2b00      	cmp	r3, #0
 80015b2:	d003      	beq.n	80015bc <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80015b4:	6878      	ldr	r0, [r7, #4]
 80015b6:	f000 f89a 	bl	80016ee <HAL_TIM_IC_CaptureCallback>
 80015ba:	e005      	b.n	80015c8 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015bc:	6878      	ldr	r0, [r7, #4]
 80015be:	f000 f88c 	bl	80016da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f000 f89d 	bl	8001702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	2200      	movs	r2, #0
 80015cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	691b      	ldr	r3, [r3, #16]
 80015d4:	f003 0310 	and.w	r3, r3, #16
 80015d8:	2b10      	cmp	r3, #16
 80015da:	d122      	bne.n	8001622 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	68db      	ldr	r3, [r3, #12]
 80015e2:	f003 0310 	and.w	r3, r3, #16
 80015e6:	2b10      	cmp	r3, #16
 80015e8:	d11b      	bne.n	8001622 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f06f 0210 	mvn.w	r2, #16
 80015f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2208      	movs	r2, #8
 80015f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	69db      	ldr	r3, [r3, #28]
 8001600:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001604:	2b00      	cmp	r3, #0
 8001606:	d003      	beq.n	8001610 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001608:	6878      	ldr	r0, [r7, #4]
 800160a:	f000 f870 	bl	80016ee <HAL_TIM_IC_CaptureCallback>
 800160e:	e005      	b.n	800161c <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f000 f862 	bl	80016da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f000 f873 	bl	8001702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2200      	movs	r2, #0
 8001620:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	691b      	ldr	r3, [r3, #16]
 8001628:	f003 0301 	and.w	r3, r3, #1
 800162c:	2b01      	cmp	r3, #1
 800162e:	d10e      	bne.n	800164e <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	68db      	ldr	r3, [r3, #12]
 8001636:	f003 0301 	and.w	r3, r3, #1
 800163a:	2b01      	cmp	r3, #1
 800163c:	d107      	bne.n	800164e <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f06f 0201 	mvn.w	r2, #1
 8001646:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001648:	6878      	ldr	r0, [r7, #4]
 800164a:	f001 fba5 	bl	8002d98 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001658:	2b80      	cmp	r3, #128	; 0x80
 800165a:	d10e      	bne.n	800167a <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001666:	2b80      	cmp	r3, #128	; 0x80
 8001668:	d107      	bne.n	800167a <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001672:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f000 f8e3 	bl	8001840 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001684:	2b40      	cmp	r3, #64	; 0x40
 8001686:	d10e      	bne.n	80016a6 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001692:	2b40      	cmp	r3, #64	; 0x40
 8001694:	d107      	bne.n	80016a6 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800169e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f000 f838 	bl	8001716 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	691b      	ldr	r3, [r3, #16]
 80016ac:	f003 0320 	and.w	r3, r3, #32
 80016b0:	2b20      	cmp	r3, #32
 80016b2:	d10e      	bne.n	80016d2 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	f003 0320 	and.w	r3, r3, #32
 80016be:	2b20      	cmp	r3, #32
 80016c0:	d107      	bne.n	80016d2 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f06f 0220 	mvn.w	r2, #32
 80016ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f000 f8ad 	bl	800182c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80016d2:	bf00      	nop
 80016d4:	3708      	adds	r7, #8
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80016da:	b480      	push	{r7}
 80016dc:	b083      	sub	sp, #12
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80016e2:	bf00      	nop
 80016e4:	370c      	adds	r7, #12
 80016e6:	46bd      	mov	sp, r7
 80016e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ec:	4770      	bx	lr

080016ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80016ee:	b480      	push	{r7}
 80016f0:	b083      	sub	sp, #12
 80016f2:	af00      	add	r7, sp, #0
 80016f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80016f6:	bf00      	nop
 80016f8:	370c      	adds	r7, #12
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr

08001702 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001702:	b480      	push	{r7}
 8001704:	b083      	sub	sp, #12
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800170a:	bf00      	nop
 800170c:	370c      	adds	r7, #12
 800170e:	46bd      	mov	sp, r7
 8001710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001714:	4770      	bx	lr

08001716 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001716:	b480      	push	{r7}
 8001718:	b083      	sub	sp, #12
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800171e:	bf00      	nop
 8001720:	370c      	adds	r7, #12
 8001722:	46bd      	mov	sp, r7
 8001724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001728:	4770      	bx	lr
	...

0800172c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	4a34      	ldr	r2, [pc, #208]	; (8001810 <TIM_Base_SetConfig+0xe4>)
 8001740:	4293      	cmp	r3, r2
 8001742:	d00f      	beq.n	8001764 <TIM_Base_SetConfig+0x38>
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800174a:	d00b      	beq.n	8001764 <TIM_Base_SetConfig+0x38>
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a31      	ldr	r2, [pc, #196]	; (8001814 <TIM_Base_SetConfig+0xe8>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d007      	beq.n	8001764 <TIM_Base_SetConfig+0x38>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	4a30      	ldr	r2, [pc, #192]	; (8001818 <TIM_Base_SetConfig+0xec>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d003      	beq.n	8001764 <TIM_Base_SetConfig+0x38>
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	4a2f      	ldr	r2, [pc, #188]	; (800181c <TIM_Base_SetConfig+0xf0>)
 8001760:	4293      	cmp	r3, r2
 8001762:	d108      	bne.n	8001776 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001764:	68fb      	ldr	r3, [r7, #12]
 8001766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800176a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	68fa      	ldr	r2, [r7, #12]
 8001772:	4313      	orrs	r3, r2
 8001774:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4a25      	ldr	r2, [pc, #148]	; (8001810 <TIM_Base_SetConfig+0xe4>)
 800177a:	4293      	cmp	r3, r2
 800177c:	d01b      	beq.n	80017b6 <TIM_Base_SetConfig+0x8a>
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001784:	d017      	beq.n	80017b6 <TIM_Base_SetConfig+0x8a>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	4a22      	ldr	r2, [pc, #136]	; (8001814 <TIM_Base_SetConfig+0xe8>)
 800178a:	4293      	cmp	r3, r2
 800178c:	d013      	beq.n	80017b6 <TIM_Base_SetConfig+0x8a>
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a21      	ldr	r2, [pc, #132]	; (8001818 <TIM_Base_SetConfig+0xec>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d00f      	beq.n	80017b6 <TIM_Base_SetConfig+0x8a>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a20      	ldr	r2, [pc, #128]	; (800181c <TIM_Base_SetConfig+0xf0>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d00b      	beq.n	80017b6 <TIM_Base_SetConfig+0x8a>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a1f      	ldr	r2, [pc, #124]	; (8001820 <TIM_Base_SetConfig+0xf4>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d007      	beq.n	80017b6 <TIM_Base_SetConfig+0x8a>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a1e      	ldr	r2, [pc, #120]	; (8001824 <TIM_Base_SetConfig+0xf8>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d003      	beq.n	80017b6 <TIM_Base_SetConfig+0x8a>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a1d      	ldr	r2, [pc, #116]	; (8001828 <TIM_Base_SetConfig+0xfc>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d108      	bne.n	80017c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017be:	683b      	ldr	r3, [r7, #0]
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	68fa      	ldr	r2, [r7, #12]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	695b      	ldr	r3, [r3, #20]
 80017d2:	4313      	orrs	r3, r2
 80017d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	68fa      	ldr	r2, [r7, #12]
 80017da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	689a      	ldr	r2, [r3, #8]
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	681a      	ldr	r2, [r3, #0]
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	4a08      	ldr	r2, [pc, #32]	; (8001810 <TIM_Base_SetConfig+0xe4>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d103      	bne.n	80017fc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80017f4:	683b      	ldr	r3, [r7, #0]
 80017f6:	691a      	ldr	r2, [r3, #16]
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	2201      	movs	r2, #1
 8001800:	615a      	str	r2, [r3, #20]
}
 8001802:	bf00      	nop
 8001804:	3714      	adds	r7, #20
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	40010000 	.word	0x40010000
 8001814:	40000400 	.word	0x40000400
 8001818:	40000800 	.word	0x40000800
 800181c:	40000c00 	.word	0x40000c00
 8001820:	40014000 	.word	0x40014000
 8001824:	40014400 	.word	0x40014400
 8001828:	40014800 	.word	0x40014800

0800182c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001834:	bf00      	nop
 8001836:	370c      	adds	r7, #12
 8001838:	46bd      	mov	sp, r7
 800183a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183e:	4770      	bx	lr

08001840 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001840:	b480      	push	{r7}
 8001842:	b083      	sub	sp, #12
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001848:	bf00      	nop
 800184a:	370c      	adds	r7, #12
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr

08001854 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b082      	sub	sp, #8
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d101      	bne.n	8001866 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e03f      	b.n	80018e6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800186c:	b2db      	uxtb	r3, r3
 800186e:	2b00      	cmp	r3, #0
 8001870:	d106      	bne.n	8001880 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	2200      	movs	r2, #0
 8001876:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800187a:	6878      	ldr	r0, [r7, #4]
 800187c:	f001 face 	bl	8002e1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	2224      	movs	r2, #36	; 0x24
 8001884:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	68da      	ldr	r2, [r3, #12]
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001896:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001898:	6878      	ldr	r0, [r7, #4]
 800189a:	f000 fb97 	bl	8001fcc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	691a      	ldr	r2, [r3, #16]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80018ac:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	695a      	ldr	r2, [r3, #20]
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80018bc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	68da      	ldr	r2, [r3, #12]
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80018cc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	2200      	movs	r2, #0
 80018d2:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	2220      	movs	r2, #32
 80018d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	2220      	movs	r2, #32
 80018e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bd80      	pop	{r7, pc}

080018ee <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80018ee:	b580      	push	{r7, lr}
 80018f0:	b088      	sub	sp, #32
 80018f2:	af02      	add	r7, sp, #8
 80018f4:	60f8      	str	r0, [r7, #12]
 80018f6:	60b9      	str	r1, [r7, #8]
 80018f8:	603b      	str	r3, [r7, #0]
 80018fa:	4613      	mov	r3, r2
 80018fc:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80018fe:	2300      	movs	r3, #0
 8001900:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001908:	b2db      	uxtb	r3, r3
 800190a:	2b20      	cmp	r3, #32
 800190c:	f040 8083 	bne.w	8001a16 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d002      	beq.n	800191c <HAL_UART_Transmit+0x2e>
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d101      	bne.n	8001920 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e07b      	b.n	8001a18 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001926:	2b01      	cmp	r3, #1
 8001928:	d101      	bne.n	800192e <HAL_UART_Transmit+0x40>
 800192a:	2302      	movs	r3, #2
 800192c:	e074      	b.n	8001a18 <HAL_UART_Transmit+0x12a>
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2201      	movs	r2, #1
 8001932:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	2200      	movs	r2, #0
 800193a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	2221      	movs	r2, #33	; 0x21
 8001940:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001944:	f7fe fe54 	bl	80005f0 <HAL_GetTick>
 8001948:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	88fa      	ldrh	r2, [r7, #6]
 800194e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	88fa      	ldrh	r2, [r7, #6]
 8001954:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800195e:	e042      	b.n	80019e6 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001964:	b29b      	uxth	r3, r3
 8001966:	3b01      	subs	r3, #1
 8001968:	b29a      	uxth	r2, r3
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800196e:	68fb      	ldr	r3, [r7, #12]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001976:	d122      	bne.n	80019be <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	9300      	str	r3, [sp, #0]
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	2200      	movs	r2, #0
 8001980:	2180      	movs	r1, #128	; 0x80
 8001982:	68f8      	ldr	r0, [r7, #12]
 8001984:	f000 f9b6 	bl	8001cf4 <UART_WaitOnFlagUntilTimeout>
 8001988:	4603      	mov	r3, r0
 800198a:	2b00      	cmp	r3, #0
 800198c:	d001      	beq.n	8001992 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e042      	b.n	8001a18 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	881b      	ldrh	r3, [r3, #0]
 800199a:	461a      	mov	r2, r3
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80019a4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	691b      	ldr	r3, [r3, #16]
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d103      	bne.n	80019b6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	3302      	adds	r3, #2
 80019b2:	60bb      	str	r3, [r7, #8]
 80019b4:	e017      	b.n	80019e6 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	3301      	adds	r3, #1
 80019ba:	60bb      	str	r3, [r7, #8]
 80019bc:	e013      	b.n	80019e6 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80019be:	683b      	ldr	r3, [r7, #0]
 80019c0:	9300      	str	r3, [sp, #0]
 80019c2:	697b      	ldr	r3, [r7, #20]
 80019c4:	2200      	movs	r2, #0
 80019c6:	2180      	movs	r1, #128	; 0x80
 80019c8:	68f8      	ldr	r0, [r7, #12]
 80019ca:	f000 f993 	bl	8001cf4 <UART_WaitOnFlagUntilTimeout>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d001      	beq.n	80019d8 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80019d4:	2303      	movs	r3, #3
 80019d6:	e01f      	b.n	8001a18 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	1c5a      	adds	r2, r3, #1
 80019dc:	60ba      	str	r2, [r7, #8]
 80019de:	781a      	ldrb	r2, [r3, #0]
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80019ea:	b29b      	uxth	r3, r3
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1b7      	bne.n	8001960 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80019f0:	683b      	ldr	r3, [r7, #0]
 80019f2:	9300      	str	r3, [sp, #0]
 80019f4:	697b      	ldr	r3, [r7, #20]
 80019f6:	2200      	movs	r2, #0
 80019f8:	2140      	movs	r1, #64	; 0x40
 80019fa:	68f8      	ldr	r0, [r7, #12]
 80019fc:	f000 f97a 	bl	8001cf4 <UART_WaitOnFlagUntilTimeout>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001a06:	2303      	movs	r3, #3
 8001a08:	e006      	b.n	8001a18 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	2220      	movs	r2, #32
 8001a0e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001a12:	2300      	movs	r3, #0
 8001a14:	e000      	b.n	8001a18 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001a16:	2302      	movs	r3, #2
  }
}
 8001a18:	4618      	mov	r0, r3
 8001a1a:	3718      	adds	r7, #24
 8001a1c:	46bd      	mov	sp, r7
 8001a1e:	bd80      	pop	{r7, pc}

08001a20 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b085      	sub	sp, #20
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001a34:	b2db      	uxtb	r3, r3
 8001a36:	2b20      	cmp	r3, #32
 8001a38:	d140      	bne.n	8001abc <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a3a:	68bb      	ldr	r3, [r7, #8]
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d002      	beq.n	8001a46 <HAL_UART_Receive_IT+0x26>
 8001a40:	88fb      	ldrh	r3, [r7, #6]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d101      	bne.n	8001a4a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8001a46:	2301      	movs	r3, #1
 8001a48:	e039      	b.n	8001abe <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001a50:	2b01      	cmp	r3, #1
 8001a52:	d101      	bne.n	8001a58 <HAL_UART_Receive_IT+0x38>
 8001a54:	2302      	movs	r3, #2
 8001a56:	e032      	b.n	8001abe <HAL_UART_Receive_IT+0x9e>
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8001a60:	68fb      	ldr	r3, [r7, #12]
 8001a62:	68ba      	ldr	r2, [r7, #8]
 8001a64:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	88fa      	ldrh	r2, [r7, #6]
 8001a6a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	88fa      	ldrh	r2, [r7, #6]
 8001a70:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	2200      	movs	r2, #0
 8001a76:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	2222      	movs	r2, #34	; 0x22
 8001a7c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	2200      	movs	r2, #0
 8001a84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68da      	ldr	r2, [r3, #12]
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001a96:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	695a      	ldr	r2, [r3, #20]
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f042 0201 	orr.w	r2, r2, #1
 8001aa6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	68da      	ldr	r2, [r3, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f042 0220 	orr.w	r2, r2, #32
 8001ab6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	e000      	b.n	8001abe <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8001abc:	2302      	movs	r3, #2
  }
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3714      	adds	r7, #20
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
	...

08001acc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b088      	sub	sp, #32
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	68db      	ldr	r3, [r3, #12]
 8001ae2:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	695b      	ldr	r3, [r3, #20]
 8001aea:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8001aec:	2300      	movs	r3, #0
 8001aee:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8001af0:	2300      	movs	r3, #0
 8001af2:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	f003 030f 	and.w	r3, r3, #15
 8001afa:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d10d      	bne.n	8001b1e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	f003 0320 	and.w	r3, r3, #32
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d008      	beq.n	8001b1e <HAL_UART_IRQHandler+0x52>
 8001b0c:	69bb      	ldr	r3, [r7, #24]
 8001b0e:	f003 0320 	and.w	r3, r3, #32
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d003      	beq.n	8001b1e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8001b16:	6878      	ldr	r0, [r7, #4]
 8001b18:	f000 f9d6 	bl	8001ec8 <UART_Receive_IT>
      return;
 8001b1c:	e0d0      	b.n	8001cc0 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	f000 80b0 	beq.w	8001c86 <HAL_UART_IRQHandler+0x1ba>
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	f003 0301 	and.w	r3, r3, #1
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d105      	bne.n	8001b3c <HAL_UART_IRQHandler+0x70>
 8001b30:	69bb      	ldr	r3, [r7, #24]
 8001b32:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	f000 80a5 	beq.w	8001c86 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001b3c:	69fb      	ldr	r3, [r7, #28]
 8001b3e:	f003 0301 	and.w	r3, r3, #1
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d00a      	beq.n	8001b5c <HAL_UART_IRQHandler+0x90>
 8001b46:	69bb      	ldr	r3, [r7, #24]
 8001b48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d005      	beq.n	8001b5c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b54:	f043 0201 	orr.w	r2, r3, #1
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001b5c:	69fb      	ldr	r3, [r7, #28]
 8001b5e:	f003 0304 	and.w	r3, r3, #4
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d00a      	beq.n	8001b7c <HAL_UART_IRQHandler+0xb0>
 8001b66:	697b      	ldr	r3, [r7, #20]
 8001b68:	f003 0301 	and.w	r3, r3, #1
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d005      	beq.n	8001b7c <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b74:	f043 0202 	orr.w	r2, r3, #2
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d00a      	beq.n	8001b9c <HAL_UART_IRQHandler+0xd0>
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	f003 0301 	and.w	r3, r3, #1
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d005      	beq.n	8001b9c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001b94:	f043 0204 	orr.w	r2, r3, #4
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8001b9c:	69fb      	ldr	r3, [r7, #28]
 8001b9e:	f003 0308 	and.w	r3, r3, #8
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	d00f      	beq.n	8001bc6 <HAL_UART_IRQHandler+0xfa>
 8001ba6:	69bb      	ldr	r3, [r7, #24]
 8001ba8:	f003 0320 	and.w	r3, r3, #32
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d104      	bne.n	8001bba <HAL_UART_IRQHandler+0xee>
 8001bb0:	697b      	ldr	r3, [r7, #20]
 8001bb2:	f003 0301 	and.w	r3, r3, #1
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d005      	beq.n	8001bc6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bbe:	f043 0208 	orr.w	r2, r3, #8
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d077      	beq.n	8001cbe <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001bce:	69fb      	ldr	r3, [r7, #28]
 8001bd0:	f003 0320 	and.w	r3, r3, #32
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d007      	beq.n	8001be8 <HAL_UART_IRQHandler+0x11c>
 8001bd8:	69bb      	ldr	r3, [r7, #24]
 8001bda:	f003 0320 	and.w	r3, r3, #32
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d002      	beq.n	8001be8 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8001be2:	6878      	ldr	r0, [r7, #4]
 8001be4:	f000 f970 	bl	8001ec8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	695b      	ldr	r3, [r3, #20]
 8001bee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001bf2:	2b40      	cmp	r3, #64	; 0x40
 8001bf4:	bf0c      	ite	eq
 8001bf6:	2301      	moveq	r3, #1
 8001bf8:	2300      	movne	r3, #0
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c02:	f003 0308 	and.w	r3, r3, #8
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d102      	bne.n	8001c10 <HAL_UART_IRQHandler+0x144>
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d031      	beq.n	8001c74 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001c10:	6878      	ldr	r0, [r7, #4]
 8001c12:	f000 f8b9 	bl	8001d88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	695b      	ldr	r3, [r3, #20]
 8001c1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c20:	2b40      	cmp	r3, #64	; 0x40
 8001c22:	d123      	bne.n	8001c6c <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	695a      	ldr	r2, [r3, #20]
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c32:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d013      	beq.n	8001c64 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c40:	4a21      	ldr	r2, [pc, #132]	; (8001cc8 <HAL_UART_IRQHandler+0x1fc>)
 8001c42:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7fe fdbf 	bl	80007cc <HAL_DMA_Abort_IT>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d016      	beq.n	8001c82 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c58:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001c5e:	4610      	mov	r0, r2
 8001c60:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c62:	e00e      	b.n	8001c82 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f000 f83b 	bl	8001ce0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c6a:	e00a      	b.n	8001c82 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001c6c:	6878      	ldr	r0, [r7, #4]
 8001c6e:	f000 f837 	bl	8001ce0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c72:	e006      	b.n	8001c82 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001c74:	6878      	ldr	r0, [r7, #4]
 8001c76:	f000 f833 	bl	8001ce0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8001c80:	e01d      	b.n	8001cbe <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001c82:	bf00      	nop
    return;
 8001c84:	e01b      	b.n	8001cbe <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d008      	beq.n	8001ca2 <HAL_UART_IRQHandler+0x1d6>
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d003      	beq.n	8001ca2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8001c9a:	6878      	ldr	r0, [r7, #4]
 8001c9c:	f000 f8a6 	bl	8001dec <UART_Transmit_IT>
    return;
 8001ca0:	e00e      	b.n	8001cc0 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d009      	beq.n	8001cc0 <HAL_UART_IRQHandler+0x1f4>
 8001cac:	69bb      	ldr	r3, [r7, #24]
 8001cae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d004      	beq.n	8001cc0 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 8001cb6:	6878      	ldr	r0, [r7, #4]
 8001cb8:	f000 f8ee 	bl	8001e98 <UART_EndTransmit_IT>
    return;
 8001cbc:	e000      	b.n	8001cc0 <HAL_UART_IRQHandler+0x1f4>
    return;
 8001cbe:	bf00      	nop
  }
}
 8001cc0:	3720      	adds	r7, #32
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	08001dc5 	.word	0x08001dc5

08001ccc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	b083      	sub	sp, #12
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8001cd4:	bf00      	nop
 8001cd6:	370c      	adds	r7, #12
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b084      	sub	sp, #16
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	60f8      	str	r0, [r7, #12]
 8001cfc:	60b9      	str	r1, [r7, #8]
 8001cfe:	603b      	str	r3, [r7, #0]
 8001d00:	4613      	mov	r3, r2
 8001d02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d04:	e02c      	b.n	8001d60 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001d06:	69bb      	ldr	r3, [r7, #24]
 8001d08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d0c:	d028      	beq.n	8001d60 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001d0e:	69bb      	ldr	r3, [r7, #24]
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d007      	beq.n	8001d24 <UART_WaitOnFlagUntilTimeout+0x30>
 8001d14:	f7fe fc6c 	bl	80005f0 <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	683b      	ldr	r3, [r7, #0]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	69ba      	ldr	r2, [r7, #24]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	d21d      	bcs.n	8001d60 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	68da      	ldr	r2, [r3, #12]
 8001d2a:	68fb      	ldr	r3, [r7, #12]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001d32:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	695a      	ldr	r2, [r3, #20]
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f022 0201 	bic.w	r2, r2, #1
 8001d42:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	2220      	movs	r2, #32
 8001d48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	2220      	movs	r2, #32
 8001d50:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	2200      	movs	r2, #0
 8001d58:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001d5c:	2303      	movs	r3, #3
 8001d5e:	e00f      	b.n	8001d80 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	681a      	ldr	r2, [r3, #0]
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	4013      	ands	r3, r2
 8001d6a:	68ba      	ldr	r2, [r7, #8]
 8001d6c:	429a      	cmp	r2, r3
 8001d6e:	bf0c      	ite	eq
 8001d70:	2301      	moveq	r3, #1
 8001d72:	2300      	movne	r3, #0
 8001d74:	b2db      	uxtb	r3, r3
 8001d76:	461a      	mov	r2, r3
 8001d78:	79fb      	ldrb	r3, [r7, #7]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d0c3      	beq.n	8001d06 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001d7e:	2300      	movs	r3, #0
}
 8001d80:	4618      	mov	r0, r3
 8001d82:	3710      	adds	r7, #16
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}

08001d88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	b083      	sub	sp, #12
 8001d8c:	af00      	add	r7, sp, #0
 8001d8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	68da      	ldr	r2, [r3, #12]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8001d9e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	695a      	ldr	r2, [r3, #20]
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f022 0201 	bic.w	r2, r2, #1
 8001dae:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	2220      	movs	r2, #32
 8001db4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8001db8:	bf00      	nop
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dd0:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	2200      	movs	r2, #0
 8001ddc:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8001dde:	68f8      	ldr	r0, [r7, #12]
 8001de0:	f7ff ff7e 	bl	8001ce0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8001de4:	bf00      	nop
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}

08001dec <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001dfa:	b2db      	uxtb	r3, r3
 8001dfc:	2b21      	cmp	r3, #33	; 0x21
 8001dfe:	d144      	bne.n	8001e8a <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	689b      	ldr	r3, [r3, #8]
 8001e04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001e08:	d11a      	bne.n	8001e40 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	6a1b      	ldr	r3, [r3, #32]
 8001e0e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	461a      	mov	r2, r3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001e1e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d105      	bne.n	8001e34 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a1b      	ldr	r3, [r3, #32]
 8001e2c:	1c9a      	adds	r2, r3, #2
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	621a      	str	r2, [r3, #32]
 8001e32:	e00e      	b.n	8001e52 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6a1b      	ldr	r3, [r3, #32]
 8001e38:	1c5a      	adds	r2, r3, #1
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	621a      	str	r2, [r3, #32]
 8001e3e:	e008      	b.n	8001e52 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a1b      	ldr	r3, [r3, #32]
 8001e44:	1c59      	adds	r1, r3, #1
 8001e46:	687a      	ldr	r2, [r7, #4]
 8001e48:	6211      	str	r1, [r2, #32]
 8001e4a:	781a      	ldrb	r2, [r3, #0]
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	3b01      	subs	r3, #1
 8001e5a:	b29b      	uxth	r3, r3
 8001e5c:	687a      	ldr	r2, [r7, #4]
 8001e5e:	4619      	mov	r1, r3
 8001e60:	84d1      	strh	r1, [r2, #38]	; 0x26
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d10f      	bne.n	8001e86 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	68da      	ldr	r2, [r3, #12]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e74:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68da      	ldr	r2, [r3, #12]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001e84:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8001e86:	2300      	movs	r3, #0
 8001e88:	e000      	b.n	8001e8c <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8001e8a:	2302      	movs	r3, #2
  }
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	3714      	adds	r7, #20
 8001e90:	46bd      	mov	sp, r7
 8001e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e96:	4770      	bx	lr

08001e98 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b082      	sub	sp, #8
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	68da      	ldr	r2, [r3, #12]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001eae:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2220      	movs	r2, #32
 8001eb4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8001eb8:	6878      	ldr	r0, [r7, #4]
 8001eba:	f7ff ff07 	bl	8001ccc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b084      	sub	sp, #16
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b22      	cmp	r3, #34	; 0x22
 8001eda:	d171      	bne.n	8001fc0 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	689b      	ldr	r3, [r3, #8]
 8001ee0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ee4:	d123      	bne.n	8001f2e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001eea:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	691b      	ldr	r3, [r3, #16]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d10e      	bne.n	8001f12 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001f00:	b29a      	uxth	r2, r3
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f0a:	1c9a      	adds	r2, r3, #2
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	629a      	str	r2, [r3, #40]	; 0x28
 8001f10:	e029      	b.n	8001f66 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	685b      	ldr	r3, [r3, #4]
 8001f18:	b29b      	uxth	r3, r3
 8001f1a:	b2db      	uxtb	r3, r3
 8001f1c:	b29a      	uxth	r2, r3
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f26:	1c5a      	adds	r2, r3, #1
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	629a      	str	r2, [r3, #40]	; 0x28
 8001f2c:	e01b      	b.n	8001f66 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	691b      	ldr	r3, [r3, #16]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d10a      	bne.n	8001f4c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	6858      	ldr	r0, [r3, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f40:	1c59      	adds	r1, r3, #1
 8001f42:	687a      	ldr	r2, [r7, #4]
 8001f44:	6291      	str	r1, [r2, #40]	; 0x28
 8001f46:	b2c2      	uxtb	r2, r0
 8001f48:	701a      	strb	r2, [r3, #0]
 8001f4a:	e00c      	b.n	8001f66 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	b2da      	uxtb	r2, r3
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f58:	1c58      	adds	r0, r3, #1
 8001f5a:	6879      	ldr	r1, [r7, #4]
 8001f5c:	6288      	str	r0, [r1, #40]	; 0x28
 8001f5e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001f62:	b2d2      	uxtb	r2, r2
 8001f64:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	3b01      	subs	r3, #1
 8001f6e:	b29b      	uxth	r3, r3
 8001f70:	687a      	ldr	r2, [r7, #4]
 8001f72:	4619      	mov	r1, r3
 8001f74:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d120      	bne.n	8001fbc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	68da      	ldr	r2, [r3, #12]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f022 0220 	bic.w	r2, r2, #32
 8001f88:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f98:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	695a      	ldr	r2, [r3, #20]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f022 0201 	bic.w	r2, r2, #1
 8001fa8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2220      	movs	r2, #32
 8001fae:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8001fb2:	6878      	ldr	r0, [r7, #4]
 8001fb4:	f000 fe6e 	bl	8002c94 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	e002      	b.n	8001fc2 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	e000      	b.n	8001fc2 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8001fc0:	2302      	movs	r3, #2
  }
}
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	3710      	adds	r7, #16
 8001fc6:	46bd      	mov	sp, r7
 8001fc8:	bd80      	pop	{r7, pc}
	...

08001fcc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001fd0:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001fda:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001fe6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001fea:	68d9      	ldr	r1, [r3, #12]
 8001fec:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	ea40 0301 	orr.w	r3, r0, r1
 8001ff6:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001ff8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001ffc:	689a      	ldr	r2, [r3, #8]
 8001ffe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	431a      	orrs	r2, r3
 8002006:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800200a:	695b      	ldr	r3, [r3, #20]
 800200c:	431a      	orrs	r2, r3
 800200e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002012:	69db      	ldr	r3, [r3, #28]
 8002014:	4313      	orrs	r3, r2
 8002016:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 800201a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	68db      	ldr	r3, [r3, #12]
 8002022:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002026:	f021 010c 	bic.w	r1, r1, #12
 800202a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8002034:	430b      	orrs	r3, r1
 8002036:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002038:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	695b      	ldr	r3, [r3, #20]
 8002040:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002044:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002048:	6999      	ldr	r1, [r3, #24]
 800204a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	ea40 0301 	orr.w	r3, r0, r1
 8002054:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002056:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002060:	f040 824a 	bne.w	80024f8 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002064:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002068:	681a      	ldr	r2, [r3, #0]
 800206a:	4b96      	ldr	r3, [pc, #600]	; (80022c4 <UART_SetConfig+0x2f8>)
 800206c:	429a      	cmp	r2, r3
 800206e:	d006      	beq.n	800207e <UART_SetConfig+0xb2>
 8002070:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002074:	681a      	ldr	r2, [r3, #0]
 8002076:	4b94      	ldr	r3, [pc, #592]	; (80022c8 <UART_SetConfig+0x2fc>)
 8002078:	429a      	cmp	r2, r3
 800207a:	f040 8129 	bne.w	80022d0 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800207e:	f7ff f985 	bl	800138c <HAL_RCC_GetPCLK2Freq>
 8002082:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002086:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800208a:	2200      	movs	r2, #0
 800208c:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8002090:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 8002094:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 8002098:	4622      	mov	r2, r4
 800209a:	462b      	mov	r3, r5
 800209c:	1891      	adds	r1, r2, r2
 800209e:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 80020a2:	415b      	adcs	r3, r3
 80020a4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 80020a8:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 80020ac:	4621      	mov	r1, r4
 80020ae:	1851      	adds	r1, r2, r1
 80020b0:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 80020b4:	4629      	mov	r1, r5
 80020b6:	414b      	adcs	r3, r1
 80020b8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80020bc:	f04f 0200 	mov.w	r2, #0
 80020c0:	f04f 0300 	mov.w	r3, #0
 80020c4:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 80020c8:	4649      	mov	r1, r9
 80020ca:	00cb      	lsls	r3, r1, #3
 80020cc:	4641      	mov	r1, r8
 80020ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80020d2:	4641      	mov	r1, r8
 80020d4:	00ca      	lsls	r2, r1, #3
 80020d6:	4610      	mov	r0, r2
 80020d8:	4619      	mov	r1, r3
 80020da:	4603      	mov	r3, r0
 80020dc:	4622      	mov	r2, r4
 80020de:	189b      	adds	r3, r3, r2
 80020e0:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80020e4:	462b      	mov	r3, r5
 80020e6:	460a      	mov	r2, r1
 80020e8:	eb42 0303 	adc.w	r3, r2, r3
 80020ec:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 80020f0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80020f4:	685b      	ldr	r3, [r3, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80020fc:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8002100:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 8002104:	460b      	mov	r3, r1
 8002106:	18db      	adds	r3, r3, r3
 8002108:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800210c:	4613      	mov	r3, r2
 800210e:	eb42 0303 	adc.w	r3, r2, r3
 8002112:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002116:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 800211a:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 800211e:	f7fe f8af 	bl	8000280 <__aeabi_uldivmod>
 8002122:	4602      	mov	r2, r0
 8002124:	460b      	mov	r3, r1
 8002126:	4b69      	ldr	r3, [pc, #420]	; (80022cc <UART_SetConfig+0x300>)
 8002128:	fba3 2302 	umull	r2, r3, r3, r2
 800212c:	095b      	lsrs	r3, r3, #5
 800212e:	011c      	lsls	r4, r3, #4
 8002130:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002134:	2200      	movs	r2, #0
 8002136:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 800213a:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800213e:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8002142:	4642      	mov	r2, r8
 8002144:	464b      	mov	r3, r9
 8002146:	1891      	adds	r1, r2, r2
 8002148:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800214c:	415b      	adcs	r3, r3
 800214e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002152:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8002156:	4641      	mov	r1, r8
 8002158:	1851      	adds	r1, r2, r1
 800215a:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 800215e:	4649      	mov	r1, r9
 8002160:	414b      	adcs	r3, r1
 8002162:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002166:	f04f 0200 	mov.w	r2, #0
 800216a:	f04f 0300 	mov.w	r3, #0
 800216e:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 8002172:	4659      	mov	r1, fp
 8002174:	00cb      	lsls	r3, r1, #3
 8002176:	4651      	mov	r1, sl
 8002178:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800217c:	4651      	mov	r1, sl
 800217e:	00ca      	lsls	r2, r1, #3
 8002180:	4610      	mov	r0, r2
 8002182:	4619      	mov	r1, r3
 8002184:	4603      	mov	r3, r0
 8002186:	4642      	mov	r2, r8
 8002188:	189b      	adds	r3, r3, r2
 800218a:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 800218e:	464b      	mov	r3, r9
 8002190:	460a      	mov	r2, r1
 8002192:	eb42 0303 	adc.w	r3, r2, r3
 8002196:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800219a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 80021a6:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 80021aa:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 80021ae:	460b      	mov	r3, r1
 80021b0:	18db      	adds	r3, r3, r3
 80021b2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80021b6:	4613      	mov	r3, r2
 80021b8:	eb42 0303 	adc.w	r3, r2, r3
 80021bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80021c0:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 80021c4:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 80021c8:	f7fe f85a 	bl	8000280 <__aeabi_uldivmod>
 80021cc:	4602      	mov	r2, r0
 80021ce:	460b      	mov	r3, r1
 80021d0:	4611      	mov	r1, r2
 80021d2:	4b3e      	ldr	r3, [pc, #248]	; (80022cc <UART_SetConfig+0x300>)
 80021d4:	fba3 2301 	umull	r2, r3, r3, r1
 80021d8:	095b      	lsrs	r3, r3, #5
 80021da:	2264      	movs	r2, #100	; 0x64
 80021dc:	fb02 f303 	mul.w	r3, r2, r3
 80021e0:	1acb      	subs	r3, r1, r3
 80021e2:	00db      	lsls	r3, r3, #3
 80021e4:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80021e8:	4b38      	ldr	r3, [pc, #224]	; (80022cc <UART_SetConfig+0x300>)
 80021ea:	fba3 2302 	umull	r2, r3, r3, r2
 80021ee:	095b      	lsrs	r3, r3, #5
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80021f6:	441c      	add	r4, r3
 80021f8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80021fc:	2200      	movs	r2, #0
 80021fe:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8002202:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8002206:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 800220a:	4642      	mov	r2, r8
 800220c:	464b      	mov	r3, r9
 800220e:	1891      	adds	r1, r2, r2
 8002210:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8002214:	415b      	adcs	r3, r3
 8002216:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800221a:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 800221e:	4641      	mov	r1, r8
 8002220:	1851      	adds	r1, r2, r1
 8002222:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 8002226:	4649      	mov	r1, r9
 8002228:	414b      	adcs	r3, r1
 800222a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800222e:	f04f 0200 	mov.w	r2, #0
 8002232:	f04f 0300 	mov.w	r3, #0
 8002236:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 800223a:	4659      	mov	r1, fp
 800223c:	00cb      	lsls	r3, r1, #3
 800223e:	4651      	mov	r1, sl
 8002240:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002244:	4651      	mov	r1, sl
 8002246:	00ca      	lsls	r2, r1, #3
 8002248:	4610      	mov	r0, r2
 800224a:	4619      	mov	r1, r3
 800224c:	4603      	mov	r3, r0
 800224e:	4642      	mov	r2, r8
 8002250:	189b      	adds	r3, r3, r2
 8002252:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8002256:	464b      	mov	r3, r9
 8002258:	460a      	mov	r2, r1
 800225a:	eb42 0303 	adc.w	r3, r2, r3
 800225e:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8002262:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002266:	685b      	ldr	r3, [r3, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 800226e:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8002272:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 8002276:	460b      	mov	r3, r1
 8002278:	18db      	adds	r3, r3, r3
 800227a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800227e:	4613      	mov	r3, r2
 8002280:	eb42 0303 	adc.w	r3, r2, r3
 8002284:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8002288:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 800228c:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8002290:	f7fd fff6 	bl	8000280 <__aeabi_uldivmod>
 8002294:	4602      	mov	r2, r0
 8002296:	460b      	mov	r3, r1
 8002298:	4b0c      	ldr	r3, [pc, #48]	; (80022cc <UART_SetConfig+0x300>)
 800229a:	fba3 1302 	umull	r1, r3, r3, r2
 800229e:	095b      	lsrs	r3, r3, #5
 80022a0:	2164      	movs	r1, #100	; 0x64
 80022a2:	fb01 f303 	mul.w	r3, r1, r3
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	3332      	adds	r3, #50	; 0x32
 80022ac:	4a07      	ldr	r2, [pc, #28]	; (80022cc <UART_SetConfig+0x300>)
 80022ae:	fba2 2303 	umull	r2, r3, r2, r3
 80022b2:	095b      	lsrs	r3, r3, #5
 80022b4:	f003 0207 	and.w	r2, r3, #7
 80022b8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4422      	add	r2, r4
 80022c0:	609a      	str	r2, [r3, #8]
 80022c2:	e349      	b.n	8002958 <UART_SetConfig+0x98c>
 80022c4:	40011000 	.word	0x40011000
 80022c8:	40011400 	.word	0x40011400
 80022cc:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80022d0:	f7ff f848 	bl	8001364 <HAL_RCC_GetPCLK1Freq>
 80022d4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80022d8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80022dc:	2200      	movs	r2, #0
 80022de:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80022e2:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 80022e6:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 80022ea:	4622      	mov	r2, r4
 80022ec:	462b      	mov	r3, r5
 80022ee:	1891      	adds	r1, r2, r2
 80022f0:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80022f4:	415b      	adcs	r3, r3
 80022f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80022fa:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80022fe:	4621      	mov	r1, r4
 8002300:	eb12 0a01 	adds.w	sl, r2, r1
 8002304:	4629      	mov	r1, r5
 8002306:	eb43 0b01 	adc.w	fp, r3, r1
 800230a:	f04f 0200 	mov.w	r2, #0
 800230e:	f04f 0300 	mov.w	r3, #0
 8002312:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002316:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800231a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800231e:	4692      	mov	sl, r2
 8002320:	469b      	mov	fp, r3
 8002322:	4623      	mov	r3, r4
 8002324:	eb1a 0303 	adds.w	r3, sl, r3
 8002328:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 800232c:	462b      	mov	r3, r5
 800232e:	eb4b 0303 	adc.w	r3, fp, r3
 8002332:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002336:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800233a:	685b      	ldr	r3, [r3, #4]
 800233c:	2200      	movs	r2, #0
 800233e:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8002342:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8002346:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 800234a:	460b      	mov	r3, r1
 800234c:	18db      	adds	r3, r3, r3
 800234e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8002352:	4613      	mov	r3, r2
 8002354:	eb42 0303 	adc.w	r3, r2, r3
 8002358:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800235c:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8002360:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8002364:	f7fd ff8c 	bl	8000280 <__aeabi_uldivmod>
 8002368:	4602      	mov	r2, r0
 800236a:	460b      	mov	r3, r1
 800236c:	4b61      	ldr	r3, [pc, #388]	; (80024f4 <UART_SetConfig+0x528>)
 800236e:	fba3 2302 	umull	r2, r3, r3, r2
 8002372:	095b      	lsrs	r3, r3, #5
 8002374:	011c      	lsls	r4, r3, #4
 8002376:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800237a:	2200      	movs	r2, #0
 800237c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 8002380:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8002384:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 8002388:	4642      	mov	r2, r8
 800238a:	464b      	mov	r3, r9
 800238c:	1891      	adds	r1, r2, r2
 800238e:	67b9      	str	r1, [r7, #120]	; 0x78
 8002390:	415b      	adcs	r3, r3
 8002392:	67fb      	str	r3, [r7, #124]	; 0x7c
 8002394:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8002398:	4641      	mov	r1, r8
 800239a:	1851      	adds	r1, r2, r1
 800239c:	6739      	str	r1, [r7, #112]	; 0x70
 800239e:	4649      	mov	r1, r9
 80023a0:	414b      	adcs	r3, r1
 80023a2:	677b      	str	r3, [r7, #116]	; 0x74
 80023a4:	f04f 0200 	mov.w	r2, #0
 80023a8:	f04f 0300 	mov.w	r3, #0
 80023ac:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 80023b0:	4659      	mov	r1, fp
 80023b2:	00cb      	lsls	r3, r1, #3
 80023b4:	4651      	mov	r1, sl
 80023b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80023ba:	4651      	mov	r1, sl
 80023bc:	00ca      	lsls	r2, r1, #3
 80023be:	4610      	mov	r0, r2
 80023c0:	4619      	mov	r1, r3
 80023c2:	4603      	mov	r3, r0
 80023c4:	4642      	mov	r2, r8
 80023c6:	189b      	adds	r3, r3, r2
 80023c8:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80023cc:	464b      	mov	r3, r9
 80023ce:	460a      	mov	r2, r1
 80023d0:	eb42 0303 	adc.w	r3, r2, r3
 80023d4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 80023d8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80023dc:	685b      	ldr	r3, [r3, #4]
 80023de:	2200      	movs	r2, #0
 80023e0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80023e4:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 80023e8:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 80023ec:	460b      	mov	r3, r1
 80023ee:	18db      	adds	r3, r3, r3
 80023f0:	66bb      	str	r3, [r7, #104]	; 0x68
 80023f2:	4613      	mov	r3, r2
 80023f4:	eb42 0303 	adc.w	r3, r2, r3
 80023f8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80023fa:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80023fe:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 8002402:	f7fd ff3d 	bl	8000280 <__aeabi_uldivmod>
 8002406:	4602      	mov	r2, r0
 8002408:	460b      	mov	r3, r1
 800240a:	4611      	mov	r1, r2
 800240c:	4b39      	ldr	r3, [pc, #228]	; (80024f4 <UART_SetConfig+0x528>)
 800240e:	fba3 2301 	umull	r2, r3, r3, r1
 8002412:	095b      	lsrs	r3, r3, #5
 8002414:	2264      	movs	r2, #100	; 0x64
 8002416:	fb02 f303 	mul.w	r3, r2, r3
 800241a:	1acb      	subs	r3, r1, r3
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002422:	4b34      	ldr	r3, [pc, #208]	; (80024f4 <UART_SetConfig+0x528>)
 8002424:	fba3 2302 	umull	r2, r3, r3, r2
 8002428:	095b      	lsrs	r3, r3, #5
 800242a:	005b      	lsls	r3, r3, #1
 800242c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002430:	441c      	add	r4, r3
 8002432:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002436:	2200      	movs	r2, #0
 8002438:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 800243c:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8002440:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 8002444:	4642      	mov	r2, r8
 8002446:	464b      	mov	r3, r9
 8002448:	1891      	adds	r1, r2, r2
 800244a:	6639      	str	r1, [r7, #96]	; 0x60
 800244c:	415b      	adcs	r3, r3
 800244e:	667b      	str	r3, [r7, #100]	; 0x64
 8002450:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8002454:	4641      	mov	r1, r8
 8002456:	1851      	adds	r1, r2, r1
 8002458:	65b9      	str	r1, [r7, #88]	; 0x58
 800245a:	4649      	mov	r1, r9
 800245c:	414b      	adcs	r3, r1
 800245e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002460:	f04f 0200 	mov.w	r2, #0
 8002464:	f04f 0300 	mov.w	r3, #0
 8002468:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 800246c:	4659      	mov	r1, fp
 800246e:	00cb      	lsls	r3, r1, #3
 8002470:	4651      	mov	r1, sl
 8002472:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002476:	4651      	mov	r1, sl
 8002478:	00ca      	lsls	r2, r1, #3
 800247a:	4610      	mov	r0, r2
 800247c:	4619      	mov	r1, r3
 800247e:	4603      	mov	r3, r0
 8002480:	4642      	mov	r2, r8
 8002482:	189b      	adds	r3, r3, r2
 8002484:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 8002488:	464b      	mov	r3, r9
 800248a:	460a      	mov	r2, r1
 800248c:	eb42 0303 	adc.w	r3, r2, r3
 8002490:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8002494:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	2200      	movs	r2, #0
 800249c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 80024a0:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 80024a4:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 80024a8:	460b      	mov	r3, r1
 80024aa:	18db      	adds	r3, r3, r3
 80024ac:	653b      	str	r3, [r7, #80]	; 0x50
 80024ae:	4613      	mov	r3, r2
 80024b0:	eb42 0303 	adc.w	r3, r2, r3
 80024b4:	657b      	str	r3, [r7, #84]	; 0x54
 80024b6:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80024ba:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 80024be:	f7fd fedf 	bl	8000280 <__aeabi_uldivmod>
 80024c2:	4602      	mov	r2, r0
 80024c4:	460b      	mov	r3, r1
 80024c6:	4b0b      	ldr	r3, [pc, #44]	; (80024f4 <UART_SetConfig+0x528>)
 80024c8:	fba3 1302 	umull	r1, r3, r3, r2
 80024cc:	095b      	lsrs	r3, r3, #5
 80024ce:	2164      	movs	r1, #100	; 0x64
 80024d0:	fb01 f303 	mul.w	r3, r1, r3
 80024d4:	1ad3      	subs	r3, r2, r3
 80024d6:	00db      	lsls	r3, r3, #3
 80024d8:	3332      	adds	r3, #50	; 0x32
 80024da:	4a06      	ldr	r2, [pc, #24]	; (80024f4 <UART_SetConfig+0x528>)
 80024dc:	fba2 2303 	umull	r2, r3, r2, r3
 80024e0:	095b      	lsrs	r3, r3, #5
 80024e2:	f003 0207 	and.w	r2, r3, #7
 80024e6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4422      	add	r2, r4
 80024ee:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80024f0:	e232      	b.n	8002958 <UART_SetConfig+0x98c>
 80024f2:	bf00      	nop
 80024f4:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80024f8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	4b8d      	ldr	r3, [pc, #564]	; (8002734 <UART_SetConfig+0x768>)
 8002500:	429a      	cmp	r2, r3
 8002502:	d006      	beq.n	8002512 <UART_SetConfig+0x546>
 8002504:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	4b8b      	ldr	r3, [pc, #556]	; (8002738 <UART_SetConfig+0x76c>)
 800250c:	429a      	cmp	r2, r3
 800250e:	f040 8117 	bne.w	8002740 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002512:	f7fe ff3b 	bl	800138c <HAL_RCC_GetPCLK2Freq>
 8002516:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800251a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800251e:	2200      	movs	r2, #0
 8002520:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8002524:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8002528:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 800252c:	4622      	mov	r2, r4
 800252e:	462b      	mov	r3, r5
 8002530:	1891      	adds	r1, r2, r2
 8002532:	64b9      	str	r1, [r7, #72]	; 0x48
 8002534:	415b      	adcs	r3, r3
 8002536:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002538:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800253c:	4621      	mov	r1, r4
 800253e:	eb12 0801 	adds.w	r8, r2, r1
 8002542:	4629      	mov	r1, r5
 8002544:	eb43 0901 	adc.w	r9, r3, r1
 8002548:	f04f 0200 	mov.w	r2, #0
 800254c:	f04f 0300 	mov.w	r3, #0
 8002550:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002554:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002558:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800255c:	4690      	mov	r8, r2
 800255e:	4699      	mov	r9, r3
 8002560:	4623      	mov	r3, r4
 8002562:	eb18 0303 	adds.w	r3, r8, r3
 8002566:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 800256a:	462b      	mov	r3, r5
 800256c:	eb49 0303 	adc.w	r3, r9, r3
 8002570:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8002574:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	2200      	movs	r2, #0
 800257c:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8002580:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8002584:	f04f 0200 	mov.w	r2, #0
 8002588:	f04f 0300 	mov.w	r3, #0
 800258c:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8002590:	4629      	mov	r1, r5
 8002592:	008b      	lsls	r3, r1, #2
 8002594:	4621      	mov	r1, r4
 8002596:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800259a:	4621      	mov	r1, r4
 800259c:	008a      	lsls	r2, r1, #2
 800259e:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 80025a2:	f7fd fe6d 	bl	8000280 <__aeabi_uldivmod>
 80025a6:	4602      	mov	r2, r0
 80025a8:	460b      	mov	r3, r1
 80025aa:	4b64      	ldr	r3, [pc, #400]	; (800273c <UART_SetConfig+0x770>)
 80025ac:	fba3 2302 	umull	r2, r3, r3, r2
 80025b0:	095b      	lsrs	r3, r3, #5
 80025b2:	011c      	lsls	r4, r3, #4
 80025b4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80025b8:	2200      	movs	r2, #0
 80025ba:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 80025be:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80025c2:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 80025c6:	4642      	mov	r2, r8
 80025c8:	464b      	mov	r3, r9
 80025ca:	1891      	adds	r1, r2, r2
 80025cc:	6439      	str	r1, [r7, #64]	; 0x40
 80025ce:	415b      	adcs	r3, r3
 80025d0:	647b      	str	r3, [r7, #68]	; 0x44
 80025d2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80025d6:	4641      	mov	r1, r8
 80025d8:	1851      	adds	r1, r2, r1
 80025da:	63b9      	str	r1, [r7, #56]	; 0x38
 80025dc:	4649      	mov	r1, r9
 80025de:	414b      	adcs	r3, r1
 80025e0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80025e2:	f04f 0200 	mov.w	r2, #0
 80025e6:	f04f 0300 	mov.w	r3, #0
 80025ea:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 80025ee:	4659      	mov	r1, fp
 80025f0:	00cb      	lsls	r3, r1, #3
 80025f2:	4651      	mov	r1, sl
 80025f4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025f8:	4651      	mov	r1, sl
 80025fa:	00ca      	lsls	r2, r1, #3
 80025fc:	4610      	mov	r0, r2
 80025fe:	4619      	mov	r1, r3
 8002600:	4603      	mov	r3, r0
 8002602:	4642      	mov	r2, r8
 8002604:	189b      	adds	r3, r3, r2
 8002606:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800260a:	464b      	mov	r3, r9
 800260c:	460a      	mov	r2, r1
 800260e:	eb42 0303 	adc.w	r3, r2, r3
 8002612:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8002616:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	2200      	movs	r2, #0
 800261e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 8002622:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8002626:	f04f 0200 	mov.w	r2, #0
 800262a:	f04f 0300 	mov.w	r3, #0
 800262e:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 8002632:	4649      	mov	r1, r9
 8002634:	008b      	lsls	r3, r1, #2
 8002636:	4641      	mov	r1, r8
 8002638:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800263c:	4641      	mov	r1, r8
 800263e:	008a      	lsls	r2, r1, #2
 8002640:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8002644:	f7fd fe1c 	bl	8000280 <__aeabi_uldivmod>
 8002648:	4602      	mov	r2, r0
 800264a:	460b      	mov	r3, r1
 800264c:	4b3b      	ldr	r3, [pc, #236]	; (800273c <UART_SetConfig+0x770>)
 800264e:	fba3 1302 	umull	r1, r3, r3, r2
 8002652:	095b      	lsrs	r3, r3, #5
 8002654:	2164      	movs	r1, #100	; 0x64
 8002656:	fb01 f303 	mul.w	r3, r1, r3
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	011b      	lsls	r3, r3, #4
 800265e:	3332      	adds	r3, #50	; 0x32
 8002660:	4a36      	ldr	r2, [pc, #216]	; (800273c <UART_SetConfig+0x770>)
 8002662:	fba2 2303 	umull	r2, r3, r2, r3
 8002666:	095b      	lsrs	r3, r3, #5
 8002668:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800266c:	441c      	add	r4, r3
 800266e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002672:	2200      	movs	r2, #0
 8002674:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 8002678:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 800267c:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 8002680:	4642      	mov	r2, r8
 8002682:	464b      	mov	r3, r9
 8002684:	1891      	adds	r1, r2, r2
 8002686:	6339      	str	r1, [r7, #48]	; 0x30
 8002688:	415b      	adcs	r3, r3
 800268a:	637b      	str	r3, [r7, #52]	; 0x34
 800268c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002690:	4641      	mov	r1, r8
 8002692:	1851      	adds	r1, r2, r1
 8002694:	62b9      	str	r1, [r7, #40]	; 0x28
 8002696:	4649      	mov	r1, r9
 8002698:	414b      	adcs	r3, r1
 800269a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	f04f 0300 	mov.w	r3, #0
 80026a4:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 80026a8:	4659      	mov	r1, fp
 80026aa:	00cb      	lsls	r3, r1, #3
 80026ac:	4651      	mov	r1, sl
 80026ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80026b2:	4651      	mov	r1, sl
 80026b4:	00ca      	lsls	r2, r1, #3
 80026b6:	4610      	mov	r0, r2
 80026b8:	4619      	mov	r1, r3
 80026ba:	4603      	mov	r3, r0
 80026bc:	4642      	mov	r2, r8
 80026be:	189b      	adds	r3, r3, r2
 80026c0:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80026c4:	464b      	mov	r3, r9
 80026c6:	460a      	mov	r2, r1
 80026c8:	eb42 0303 	adc.w	r3, r2, r3
 80026cc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80026d0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	2200      	movs	r2, #0
 80026d8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80026dc:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 80026e0:	f04f 0200 	mov.w	r2, #0
 80026e4:	f04f 0300 	mov.w	r3, #0
 80026e8:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 80026ec:	4649      	mov	r1, r9
 80026ee:	008b      	lsls	r3, r1, #2
 80026f0:	4641      	mov	r1, r8
 80026f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80026f6:	4641      	mov	r1, r8
 80026f8:	008a      	lsls	r2, r1, #2
 80026fa:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 80026fe:	f7fd fdbf 	bl	8000280 <__aeabi_uldivmod>
 8002702:	4602      	mov	r2, r0
 8002704:	460b      	mov	r3, r1
 8002706:	4b0d      	ldr	r3, [pc, #52]	; (800273c <UART_SetConfig+0x770>)
 8002708:	fba3 1302 	umull	r1, r3, r3, r2
 800270c:	095b      	lsrs	r3, r3, #5
 800270e:	2164      	movs	r1, #100	; 0x64
 8002710:	fb01 f303 	mul.w	r3, r1, r3
 8002714:	1ad3      	subs	r3, r2, r3
 8002716:	011b      	lsls	r3, r3, #4
 8002718:	3332      	adds	r3, #50	; 0x32
 800271a:	4a08      	ldr	r2, [pc, #32]	; (800273c <UART_SetConfig+0x770>)
 800271c:	fba2 2303 	umull	r2, r3, r2, r3
 8002720:	095b      	lsrs	r3, r3, #5
 8002722:	f003 020f 	and.w	r2, r3, #15
 8002726:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4422      	add	r2, r4
 800272e:	609a      	str	r2, [r3, #8]
 8002730:	e112      	b.n	8002958 <UART_SetConfig+0x98c>
 8002732:	bf00      	nop
 8002734:	40011000 	.word	0x40011000
 8002738:	40011400 	.word	0x40011400
 800273c:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8002740:	f7fe fe10 	bl	8001364 <HAL_RCC_GetPCLK1Freq>
 8002744:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002748:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800274c:	2200      	movs	r2, #0
 800274e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8002752:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 8002756:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 800275a:	4642      	mov	r2, r8
 800275c:	464b      	mov	r3, r9
 800275e:	1891      	adds	r1, r2, r2
 8002760:	6239      	str	r1, [r7, #32]
 8002762:	415b      	adcs	r3, r3
 8002764:	627b      	str	r3, [r7, #36]	; 0x24
 8002766:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800276a:	4641      	mov	r1, r8
 800276c:	1854      	adds	r4, r2, r1
 800276e:	4649      	mov	r1, r9
 8002770:	eb43 0501 	adc.w	r5, r3, r1
 8002774:	f04f 0200 	mov.w	r2, #0
 8002778:	f04f 0300 	mov.w	r3, #0
 800277c:	00eb      	lsls	r3, r5, #3
 800277e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002782:	00e2      	lsls	r2, r4, #3
 8002784:	4614      	mov	r4, r2
 8002786:	461d      	mov	r5, r3
 8002788:	4643      	mov	r3, r8
 800278a:	18e3      	adds	r3, r4, r3
 800278c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8002790:	464b      	mov	r3, r9
 8002792:	eb45 0303 	adc.w	r3, r5, r3
 8002796:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 800279a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	2200      	movs	r2, #0
 80027a2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80027a6:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 80027aa:	f04f 0200 	mov.w	r2, #0
 80027ae:	f04f 0300 	mov.w	r3, #0
 80027b2:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 80027b6:	4629      	mov	r1, r5
 80027b8:	008b      	lsls	r3, r1, #2
 80027ba:	4621      	mov	r1, r4
 80027bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80027c0:	4621      	mov	r1, r4
 80027c2:	008a      	lsls	r2, r1, #2
 80027c4:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 80027c8:	f7fd fd5a 	bl	8000280 <__aeabi_uldivmod>
 80027cc:	4602      	mov	r2, r0
 80027ce:	460b      	mov	r3, r1
 80027d0:	4b64      	ldr	r3, [pc, #400]	; (8002964 <UART_SetConfig+0x998>)
 80027d2:	fba3 2302 	umull	r2, r3, r3, r2
 80027d6:	095b      	lsrs	r3, r3, #5
 80027d8:	011c      	lsls	r4, r3, #4
 80027da:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80027de:	2200      	movs	r2, #0
 80027e0:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80027e4:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 80027e8:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 80027ec:	4642      	mov	r2, r8
 80027ee:	464b      	mov	r3, r9
 80027f0:	1891      	adds	r1, r2, r2
 80027f2:	61b9      	str	r1, [r7, #24]
 80027f4:	415b      	adcs	r3, r3
 80027f6:	61fb      	str	r3, [r7, #28]
 80027f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027fc:	4641      	mov	r1, r8
 80027fe:	1851      	adds	r1, r2, r1
 8002800:	6139      	str	r1, [r7, #16]
 8002802:	4649      	mov	r1, r9
 8002804:	414b      	adcs	r3, r1
 8002806:	617b      	str	r3, [r7, #20]
 8002808:	f04f 0200 	mov.w	r2, #0
 800280c:	f04f 0300 	mov.w	r3, #0
 8002810:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002814:	4659      	mov	r1, fp
 8002816:	00cb      	lsls	r3, r1, #3
 8002818:	4651      	mov	r1, sl
 800281a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800281e:	4651      	mov	r1, sl
 8002820:	00ca      	lsls	r2, r1, #3
 8002822:	4610      	mov	r0, r2
 8002824:	4619      	mov	r1, r3
 8002826:	4603      	mov	r3, r0
 8002828:	4642      	mov	r2, r8
 800282a:	189b      	adds	r3, r3, r2
 800282c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8002830:	464b      	mov	r3, r9
 8002832:	460a      	mov	r2, r1
 8002834:	eb42 0303 	adc.w	r3, r2, r3
 8002838:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 800283c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	2200      	movs	r2, #0
 8002844:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8002848:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800284c:	f04f 0200 	mov.w	r2, #0
 8002850:	f04f 0300 	mov.w	r3, #0
 8002854:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 8002858:	4649      	mov	r1, r9
 800285a:	008b      	lsls	r3, r1, #2
 800285c:	4641      	mov	r1, r8
 800285e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002862:	4641      	mov	r1, r8
 8002864:	008a      	lsls	r2, r1, #2
 8002866:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 800286a:	f7fd fd09 	bl	8000280 <__aeabi_uldivmod>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	4b3c      	ldr	r3, [pc, #240]	; (8002964 <UART_SetConfig+0x998>)
 8002874:	fba3 1302 	umull	r1, r3, r3, r2
 8002878:	095b      	lsrs	r3, r3, #5
 800287a:	2164      	movs	r1, #100	; 0x64
 800287c:	fb01 f303 	mul.w	r3, r1, r3
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	011b      	lsls	r3, r3, #4
 8002884:	3332      	adds	r3, #50	; 0x32
 8002886:	4a37      	ldr	r2, [pc, #220]	; (8002964 <UART_SetConfig+0x998>)
 8002888:	fba2 2303 	umull	r2, r3, r2, r3
 800288c:	095b      	lsrs	r3, r3, #5
 800288e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002892:	441c      	add	r4, r3
 8002894:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8002898:	2200      	movs	r2, #0
 800289a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800289e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80028a2:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 80028a6:	4642      	mov	r2, r8
 80028a8:	464b      	mov	r3, r9
 80028aa:	1891      	adds	r1, r2, r2
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	415b      	adcs	r3, r3
 80028b0:	60fb      	str	r3, [r7, #12]
 80028b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80028b6:	4641      	mov	r1, r8
 80028b8:	1851      	adds	r1, r2, r1
 80028ba:	6039      	str	r1, [r7, #0]
 80028bc:	4649      	mov	r1, r9
 80028be:	414b      	adcs	r3, r1
 80028c0:	607b      	str	r3, [r7, #4]
 80028c2:	f04f 0200 	mov.w	r2, #0
 80028c6:	f04f 0300 	mov.w	r3, #0
 80028ca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80028ce:	4659      	mov	r1, fp
 80028d0:	00cb      	lsls	r3, r1, #3
 80028d2:	4651      	mov	r1, sl
 80028d4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80028d8:	4651      	mov	r1, sl
 80028da:	00ca      	lsls	r2, r1, #3
 80028dc:	4610      	mov	r0, r2
 80028de:	4619      	mov	r1, r3
 80028e0:	4603      	mov	r3, r0
 80028e2:	4642      	mov	r2, r8
 80028e4:	189b      	adds	r3, r3, r2
 80028e6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80028ea:	464b      	mov	r3, r9
 80028ec:	460a      	mov	r2, r1
 80028ee:	eb42 0303 	adc.w	r3, r2, r3
 80028f2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80028f6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002902:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002906:	f04f 0200 	mov.w	r2, #0
 800290a:	f04f 0300 	mov.w	r3, #0
 800290e:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 8002912:	4649      	mov	r1, r9
 8002914:	008b      	lsls	r3, r1, #2
 8002916:	4641      	mov	r1, r8
 8002918:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800291c:	4641      	mov	r1, r8
 800291e:	008a      	lsls	r2, r1, #2
 8002920:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002924:	f7fd fcac 	bl	8000280 <__aeabi_uldivmod>
 8002928:	4602      	mov	r2, r0
 800292a:	460b      	mov	r3, r1
 800292c:	4b0d      	ldr	r3, [pc, #52]	; (8002964 <UART_SetConfig+0x998>)
 800292e:	fba3 1302 	umull	r1, r3, r3, r2
 8002932:	095b      	lsrs	r3, r3, #5
 8002934:	2164      	movs	r1, #100	; 0x64
 8002936:	fb01 f303 	mul.w	r3, r1, r3
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	3332      	adds	r3, #50	; 0x32
 8002940:	4a08      	ldr	r2, [pc, #32]	; (8002964 <UART_SetConfig+0x998>)
 8002942:	fba2 2303 	umull	r2, r3, r2, r3
 8002946:	095b      	lsrs	r3, r3, #5
 8002948:	f003 020f 	and.w	r2, r3, #15
 800294c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	4422      	add	r2, r4
 8002954:	609a      	str	r2, [r3, #8]
}
 8002956:	e7ff      	b.n	8002958 <UART_SetConfig+0x98c>
 8002958:	bf00      	nop
 800295a:	f507 7702 	add.w	r7, r7, #520	; 0x208
 800295e:	46bd      	mov	sp, r7
 8002960:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002964:	51eb851f 	.word	0x51eb851f

08002968 <print_task>:
 *      Author: DELL
 */

#include "main.h"
void print_task(void *param)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b094      	sub	sp, #80	; 0x50
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
	uint8_t arr[10];
	uint8_t msg[50];
	while (1)
	{

		if (xQueueReceive(queue_print, &msg, portMAX_DELAY) == pdPASS)
 8002970:	4b14      	ldr	r3, [pc, #80]	; (80029c4 <print_task+0x5c>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	f107 010c 	add.w	r1, r7, #12
 8002978:	f04f 32ff 	mov.w	r2, #4294967295
 800297c:	4618      	mov	r0, r3
 800297e:	f000 ff25 	bl	80037cc <xQueueReceive>
 8002982:	4603      	mov	r3, r0
 8002984:	2b01      	cmp	r3, #1
 8002986:	d1f3      	bne.n	8002970 <print_task+0x8>
		{
			free_spaces = uxQueueSpacesAvailable(queue_print);
 8002988:	4b0e      	ldr	r3, [pc, #56]	; (80029c4 <print_task+0x5c>)
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4618      	mov	r0, r3
 800298e:	f000 fffd 	bl	800398c <uxQueueSpacesAvailable>
 8002992:	64f8      	str	r0, [r7, #76]	; 0x4c
			sprintf((char *)arr, "Left: %u\n", (unsigned int)free_spaces);
 8002994:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8002998:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800299a:	490b      	ldr	r1, [pc, #44]	; (80029c8 <print_task+0x60>)
 800299c:	4618      	mov	r0, r3
 800299e:	f002 ff75 	bl	800588c <siprintf>
			HAL_UART_Transmit(&huart2, arr, 10, 1000);
 80029a2:	f107 0140 	add.w	r1, r7, #64	; 0x40
 80029a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029aa:	220a      	movs	r2, #10
 80029ac:	4807      	ldr	r0, [pc, #28]	; (80029cc <print_task+0x64>)
 80029ae:	f7fe ff9e 	bl	80018ee <HAL_UART_Transmit>

			HAL_UART_Transmit(&huart2, msg, 50, HAL_MAX_DELAY);
 80029b2:	f107 010c 	add.w	r1, r7, #12
 80029b6:	f04f 33ff 	mov.w	r3, #4294967295
 80029ba:	2232      	movs	r2, #50	; 0x32
 80029bc:	4803      	ldr	r0, [pc, #12]	; (80029cc <print_task+0x64>)
 80029be:	f7fe ff96 	bl	80018ee <HAL_UART_Transmit>
		if (xQueueReceive(queue_print, &msg, portMAX_DELAY) == pdPASS)
 80029c2:	e7d5      	b.n	8002970 <print_task+0x8>
 80029c4:	2000015c 	.word	0x2000015c
 80029c8:	08006180 	.word	0x08006180
 80029cc:	200000d8 	.word	0x200000d8

080029d0 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029d6:	f7fd fdd5 	bl	8000584 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80029da:	f000 f857 	bl	8002a8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80029de:	f000 f931 	bl	8002c44 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80029e2:	f000 f8b1 	bl	8002b48 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80029e6:	f000 f8d9 	bl	8002b9c <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 80029ea:	f000 f901 	bl	8002bf0 <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */

  status = xTaskCreate(print_task, "print_task", 400, NULL, 2, &handle_print_task);
 80029ee:	4b1f      	ldr	r3, [pc, #124]	; (8002a6c <main+0x9c>)
 80029f0:	9301      	str	r3, [sp, #4]
 80029f2:	2302      	movs	r3, #2
 80029f4:	9300      	str	r3, [sp, #0]
 80029f6:	2300      	movs	r3, #0
 80029f8:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80029fc:	491c      	ldr	r1, [pc, #112]	; (8002a70 <main+0xa0>)
 80029fe:	481d      	ldr	r0, [pc, #116]	; (8002a74 <main+0xa4>)
 8002a00:	f001 f956 	bl	8003cb0 <xTaskCreate>
 8002a04:	60f8      	str	r0, [r7, #12]

  configASSERT(status == pdPASS);
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2b01      	cmp	r3, #1
 8002a0a:	d00a      	beq.n	8002a22 <main+0x52>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8002a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a10:	f383 8811 	msr	BASEPRI, r3
 8002a14:	f3bf 8f6f 	isb	sy
 8002a18:	f3bf 8f4f 	dsb	sy
 8002a1c:	60bb      	str	r3, [r7, #8]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8002a1e:	bf00      	nop
 8002a20:	e7fe      	b.n	8002a20 <main+0x50>

  queue_print = xQueueCreate(20, sizeof(data1));
 8002a22:	2200      	movs	r2, #0
 8002a24:	2132      	movs	r1, #50	; 0x32
 8002a26:	2014      	movs	r0, #20
 8002a28:	f000 fca6 	bl	8003378 <xQueueGenericCreate>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	4a12      	ldr	r2, [pc, #72]	; (8002a78 <main+0xa8>)
 8002a30:	6013      	str	r3, [r2, #0]

  configASSERT(queue_print != NULL);
 8002a32:	4b11      	ldr	r3, [pc, #68]	; (8002a78 <main+0xa8>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d10a      	bne.n	8002a50 <main+0x80>
        __asm volatile
 8002a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a3e:	f383 8811 	msr	BASEPRI, r3
 8002a42:	f3bf 8f6f 	isb	sy
 8002a46:	f3bf 8f4f 	dsb	sy
 8002a4a:	607b      	str	r3, [r7, #4]
    }
 8002a4c:	bf00      	nop
 8002a4e:	e7fe      	b.n	8002a4e <main+0x7e>

  // run scheduler

  // memset(data6,0,sizeof(data6));
  HAL_UART_Receive_IT(&huart1, &data_byte1, 1);
 8002a50:	2201      	movs	r2, #1
 8002a52:	490a      	ldr	r1, [pc, #40]	; (8002a7c <main+0xac>)
 8002a54:	480a      	ldr	r0, [pc, #40]	; (8002a80 <main+0xb0>)
 8002a56:	f7fe ffe3 	bl	8001a20 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart6, &data_byte6, 1);
 8002a5a:	2201      	movs	r2, #1
 8002a5c:	4909      	ldr	r1, [pc, #36]	; (8002a84 <main+0xb4>)
 8002a5e:	480a      	ldr	r0, [pc, #40]	; (8002a88 <main+0xb8>)
 8002a60:	f7fe ffde 	bl	8001a20 <HAL_UART_Receive_IT>

  vTaskStartScheduler();
 8002a64:	f001 fa6a 	bl	8003f3c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002a68:	e7fe      	b.n	8002a68 <main+0x98>
 8002a6a:	bf00      	nop
 8002a6c:	20000158 	.word	0x20000158
 8002a70:	0800618c 	.word	0x0800618c
 8002a74:	08002969 	.word	0x08002969
 8002a78:	2000015c 	.word	0x2000015c
 8002a7c:	200001c6 	.word	0x200001c6
 8002a80:	20000098 	.word	0x20000098
 8002a84:	200001c7 	.word	0x200001c7
 8002a88:	20000118 	.word	0x20000118

08002a8c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b094      	sub	sp, #80	; 0x50
 8002a90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a92:	f107 0320 	add.w	r3, r7, #32
 8002a96:	2230      	movs	r2, #48	; 0x30
 8002a98:	2100      	movs	r1, #0
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f002 feee 	bl	800587c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002aa0:	f107 030c 	add.w	r3, r7, #12
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]
 8002aa8:	605a      	str	r2, [r3, #4]
 8002aaa:	609a      	str	r2, [r3, #8]
 8002aac:	60da      	str	r2, [r3, #12]
 8002aae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
   */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	60bb      	str	r3, [r7, #8]
 8002ab4:	4b22      	ldr	r3, [pc, #136]	; (8002b40 <SystemClock_Config+0xb4>)
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	4a21      	ldr	r2, [pc, #132]	; (8002b40 <SystemClock_Config+0xb4>)
 8002aba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002abe:	6413      	str	r3, [r2, #64]	; 0x40
 8002ac0:	4b1f      	ldr	r3, [pc, #124]	; (8002b40 <SystemClock_Config+0xb4>)
 8002ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ac4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ac8:	60bb      	str	r3, [r7, #8]
 8002aca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002acc:	2300      	movs	r3, #0
 8002ace:	607b      	str	r3, [r7, #4]
 8002ad0:	4b1c      	ldr	r3, [pc, #112]	; (8002b44 <SystemClock_Config+0xb8>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4a1b      	ldr	r2, [pc, #108]	; (8002b44 <SystemClock_Config+0xb8>)
 8002ad6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002ada:	6013      	str	r3, [r2, #0]
 8002adc:	4b19      	ldr	r3, [pc, #100]	; (8002b44 <SystemClock_Config+0xb8>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ae4:	607b      	str	r3, [r7, #4]
 8002ae6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
   */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002ae8:	2302      	movs	r3, #2
 8002aea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002aec:	2301      	movs	r3, #1
 8002aee:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002af0:	2310      	movs	r3, #16
 8002af2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002af4:	2300      	movs	r3, #0
 8002af6:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002af8:	f107 0320 	add.w	r3, r7, #32
 8002afc:	4618      	mov	r0, r3
 8002afe:	f7fe f80b 	bl	8000b18 <HAL_RCC_OscConfig>
 8002b02:	4603      	mov	r3, r0
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d001      	beq.n	8002b0c <SystemClock_Config+0x80>
  {
    Error_Handler();
 8002b08:	f000 f958 	bl	8002dbc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
   */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002b0c:	230f      	movs	r3, #15
 8002b0e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8002b10:	2300      	movs	r3, #0
 8002b12:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b14:	2300      	movs	r3, #0
 8002b16:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002b18:	2300      	movs	r3, #0
 8002b1a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8002b20:	f107 030c 	add.w	r3, r7, #12
 8002b24:	2100      	movs	r1, #0
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7fe fa64 	bl	8000ff4 <HAL_RCC_ClockConfig>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d001      	beq.n	8002b36 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8002b32:	f000 f943 	bl	8002dbc <Error_Handler>
  }
}
 8002b36:	bf00      	nop
 8002b38:	3750      	adds	r7, #80	; 0x50
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	40023800 	.word	0x40023800
 8002b44:	40007000 	.word	0x40007000

08002b48 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002b4c:	4b11      	ldr	r3, [pc, #68]	; (8002b94 <MX_USART1_UART_Init+0x4c>)
 8002b4e:	4a12      	ldr	r2, [pc, #72]	; (8002b98 <MX_USART1_UART_Init+0x50>)
 8002b50:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002b52:	4b10      	ldr	r3, [pc, #64]	; (8002b94 <MX_USART1_UART_Init+0x4c>)
 8002b54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002b58:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002b5a:	4b0e      	ldr	r3, [pc, #56]	; (8002b94 <MX_USART1_UART_Init+0x4c>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002b60:	4b0c      	ldr	r3, [pc, #48]	; (8002b94 <MX_USART1_UART_Init+0x4c>)
 8002b62:	2200      	movs	r2, #0
 8002b64:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002b66:	4b0b      	ldr	r3, [pc, #44]	; (8002b94 <MX_USART1_UART_Init+0x4c>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002b6c:	4b09      	ldr	r3, [pc, #36]	; (8002b94 <MX_USART1_UART_Init+0x4c>)
 8002b6e:	220c      	movs	r2, #12
 8002b70:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b72:	4b08      	ldr	r3, [pc, #32]	; (8002b94 <MX_USART1_UART_Init+0x4c>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b78:	4b06      	ldr	r3, [pc, #24]	; (8002b94 <MX_USART1_UART_Init+0x4c>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002b7e:	4805      	ldr	r0, [pc, #20]	; (8002b94 <MX_USART1_UART_Init+0x4c>)
 8002b80:	f7fe fe68 	bl	8001854 <HAL_UART_Init>
 8002b84:	4603      	mov	r3, r0
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d001      	beq.n	8002b8e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002b8a:	f000 f917 	bl	8002dbc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */
}
 8002b8e:	bf00      	nop
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	20000098 	.word	0x20000098
 8002b98:	40011000 	.word	0x40011000

08002b9c <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002ba0:	4b11      	ldr	r3, [pc, #68]	; (8002be8 <MX_USART2_UART_Init+0x4c>)
 8002ba2:	4a12      	ldr	r2, [pc, #72]	; (8002bec <MX_USART2_UART_Init+0x50>)
 8002ba4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 1200;
 8002ba6:	4b10      	ldr	r3, [pc, #64]	; (8002be8 <MX_USART2_UART_Init+0x4c>)
 8002ba8:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 8002bac:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002bae:	4b0e      	ldr	r3, [pc, #56]	; (8002be8 <MX_USART2_UART_Init+0x4c>)
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002bb4:	4b0c      	ldr	r3, [pc, #48]	; (8002be8 <MX_USART2_UART_Init+0x4c>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002bba:	4b0b      	ldr	r3, [pc, #44]	; (8002be8 <MX_USART2_UART_Init+0x4c>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002bc0:	4b09      	ldr	r3, [pc, #36]	; (8002be8 <MX_USART2_UART_Init+0x4c>)
 8002bc2:	220c      	movs	r2, #12
 8002bc4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bc6:	4b08      	ldr	r3, [pc, #32]	; (8002be8 <MX_USART2_UART_Init+0x4c>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bcc:	4b06      	ldr	r3, [pc, #24]	; (8002be8 <MX_USART2_UART_Init+0x4c>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002bd2:	4805      	ldr	r0, [pc, #20]	; (8002be8 <MX_USART2_UART_Init+0x4c>)
 8002bd4:	f7fe fe3e 	bl	8001854 <HAL_UART_Init>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d001      	beq.n	8002be2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002bde:	f000 f8ed 	bl	8002dbc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */
}
 8002be2:	bf00      	nop
 8002be4:	bd80      	pop	{r7, pc}
 8002be6:	bf00      	nop
 8002be8:	200000d8 	.word	0x200000d8
 8002bec:	40004400 	.word	0x40004400

08002bf0 <MX_USART6_UART_Init>:
 * @brief USART6 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART6_UART_Init(void)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002bf4:	4b11      	ldr	r3, [pc, #68]	; (8002c3c <MX_USART6_UART_Init+0x4c>)
 8002bf6:	4a12      	ldr	r2, [pc, #72]	; (8002c40 <MX_USART6_UART_Init+0x50>)
 8002bf8:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8002bfa:	4b10      	ldr	r3, [pc, #64]	; (8002c3c <MX_USART6_UART_Init+0x4c>)
 8002bfc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002c00:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002c02:	4b0e      	ldr	r3, [pc, #56]	; (8002c3c <MX_USART6_UART_Init+0x4c>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002c08:	4b0c      	ldr	r3, [pc, #48]	; (8002c3c <MX_USART6_UART_Init+0x4c>)
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8002c0e:	4b0b      	ldr	r3, [pc, #44]	; (8002c3c <MX_USART6_UART_Init+0x4c>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002c14:	4b09      	ldr	r3, [pc, #36]	; (8002c3c <MX_USART6_UART_Init+0x4c>)
 8002c16:	220c      	movs	r2, #12
 8002c18:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c1a:	4b08      	ldr	r3, [pc, #32]	; (8002c3c <MX_USART6_UART_Init+0x4c>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c20:	4b06      	ldr	r3, [pc, #24]	; (8002c3c <MX_USART6_UART_Init+0x4c>)
 8002c22:	2200      	movs	r2, #0
 8002c24:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002c26:	4805      	ldr	r0, [pc, #20]	; (8002c3c <MX_USART6_UART_Init+0x4c>)
 8002c28:	f7fe fe14 	bl	8001854 <HAL_UART_Init>
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d001      	beq.n	8002c36 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002c32:	f000 f8c3 	bl	8002dbc <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */
}
 8002c36:	bf00      	nop
 8002c38:	bd80      	pop	{r7, pc}
 8002c3a:	bf00      	nop
 8002c3c:	20000118 	.word	0x20000118
 8002c40:	40011400 	.word	0x40011400

08002c44 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 8002c44:	b480      	push	{r7}
 8002c46:	b083      	sub	sp, #12
 8002c48:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	607b      	str	r3, [r7, #4]
 8002c4e:	4b10      	ldr	r3, [pc, #64]	; (8002c90 <MX_GPIO_Init+0x4c>)
 8002c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c52:	4a0f      	ldr	r2, [pc, #60]	; (8002c90 <MX_GPIO_Init+0x4c>)
 8002c54:	f043 0301 	orr.w	r3, r3, #1
 8002c58:	6313      	str	r3, [r2, #48]	; 0x30
 8002c5a:	4b0d      	ldr	r3, [pc, #52]	; (8002c90 <MX_GPIO_Init+0x4c>)
 8002c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c5e:	f003 0301 	and.w	r3, r3, #1
 8002c62:	607b      	str	r3, [r7, #4]
 8002c64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002c66:	2300      	movs	r3, #0
 8002c68:	603b      	str	r3, [r7, #0]
 8002c6a:	4b09      	ldr	r3, [pc, #36]	; (8002c90 <MX_GPIO_Init+0x4c>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6e:	4a08      	ldr	r2, [pc, #32]	; (8002c90 <MX_GPIO_Init+0x4c>)
 8002c70:	f043 0304 	orr.w	r3, r3, #4
 8002c74:	6313      	str	r3, [r2, #48]	; 0x30
 8002c76:	4b06      	ldr	r3, [pc, #24]	; (8002c90 <MX_GPIO_Init+0x4c>)
 8002c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7a:	f003 0304 	and.w	r3, r3, #4
 8002c7e:	603b      	str	r3, [r7, #0]
 8002c80:	683b      	ldr	r3, [r7, #0]
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	40023800 	.word	0x40023800

08002c94 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]

  if (huart->Instance == USART1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a32      	ldr	r2, [pc, #200]	; (8002d6c <HAL_UART_RxCpltCallback+0xd8>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d12c      	bne.n	8002d00 <HAL_UART_RxCpltCallback+0x6c>
  {
    if (count_size1 < 100)
 8002ca6:	4b32      	ldr	r3, [pc, #200]	; (8002d70 <HAL_UART_RxCpltCallback+0xdc>)
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2b63      	cmp	r3, #99	; 0x63
 8002cac:	d822      	bhi.n	8002cf4 <HAL_UART_RxCpltCallback+0x60>
    {
      data1[count_size1] = data_byte1;
 8002cae:	4b30      	ldr	r3, [pc, #192]	; (8002d70 <HAL_UART_RxCpltCallback+0xdc>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	4a30      	ldr	r2, [pc, #192]	; (8002d74 <HAL_UART_RxCpltCallback+0xe0>)
 8002cb4:	7811      	ldrb	r1, [r2, #0]
 8002cb6:	4a30      	ldr	r2, [pc, #192]	; (8002d78 <HAL_UART_RxCpltCallback+0xe4>)
 8002cb8:	54d1      	strb	r1, [r2, r3]
      count_size1++;
 8002cba:	4b2d      	ldr	r3, [pc, #180]	; (8002d70 <HAL_UART_RxCpltCallback+0xdc>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	4a2b      	ldr	r2, [pc, #172]	; (8002d70 <HAL_UART_RxCpltCallback+0xdc>)
 8002cc2:	6013      	str	r3, [r2, #0]

      if (data_byte1 == '\n')
 8002cc4:	4b2b      	ldr	r3, [pc, #172]	; (8002d74 <HAL_UART_RxCpltCallback+0xe0>)
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	2b0a      	cmp	r3, #10
 8002cca:	d113      	bne.n	8002cf4 <HAL_UART_RxCpltCallback+0x60>
      {
        data1[count_size1] = '\0';
 8002ccc:	4b28      	ldr	r3, [pc, #160]	; (8002d70 <HAL_UART_RxCpltCallback+0xdc>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	4a29      	ldr	r2, [pc, #164]	; (8002d78 <HAL_UART_RxCpltCallback+0xe4>)
 8002cd2:	2100      	movs	r1, #0
 8002cd4:	54d1      	strb	r1, [r2, r3]
        xQueueSendFromISR(queue_print, data1, NULL);
 8002cd6:	4b29      	ldr	r3, [pc, #164]	; (8002d7c <HAL_UART_RxCpltCallback+0xe8>)
 8002cd8:	6818      	ldr	r0, [r3, #0]
 8002cda:	2300      	movs	r3, #0
 8002cdc:	2200      	movs	r2, #0
 8002cde:	4926      	ldr	r1, [pc, #152]	; (8002d78 <HAL_UART_RxCpltCallback+0xe4>)
 8002ce0:	f000 fcca 	bl	8003678 <xQueueGenericSendFromISR>
        count_size1 = 0;
 8002ce4:	4b22      	ldr	r3, [pc, #136]	; (8002d70 <HAL_UART_RxCpltCallback+0xdc>)
 8002ce6:	2200      	movs	r2, #0
 8002ce8:	601a      	str	r2, [r3, #0]
        memset(data1, 0, sizeof(data1));
 8002cea:	2232      	movs	r2, #50	; 0x32
 8002cec:	2100      	movs	r1, #0
 8002cee:	4822      	ldr	r0, [pc, #136]	; (8002d78 <HAL_UART_RxCpltCallback+0xe4>)
 8002cf0:	f002 fdc4 	bl	800587c <memset>
      }
    }

    HAL_UART_Receive_IT(&huart1, &data_byte1, 1);
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	491f      	ldr	r1, [pc, #124]	; (8002d74 <HAL_UART_RxCpltCallback+0xe0>)
 8002cf8:	4821      	ldr	r0, [pc, #132]	; (8002d80 <HAL_UART_RxCpltCallback+0xec>)
 8002cfa:	f7fe fe91 	bl	8001a20 <HAL_UART_Receive_IT>
      }
    }

    HAL_UART_Receive_IT(&huart6, &data_byte6, 1);
  }
}
 8002cfe:	e030      	b.n	8002d62 <HAL_UART_RxCpltCallback+0xce>
  else if (huart->Instance == USART6)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	4a1f      	ldr	r2, [pc, #124]	; (8002d84 <HAL_UART_RxCpltCallback+0xf0>)
 8002d06:	4293      	cmp	r3, r2
 8002d08:	d12b      	bne.n	8002d62 <HAL_UART_RxCpltCallback+0xce>
    if (count_size6 < 100)
 8002d0a:	4b1f      	ldr	r3, [pc, #124]	; (8002d88 <HAL_UART_RxCpltCallback+0xf4>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	2b63      	cmp	r3, #99	; 0x63
 8002d10:	d822      	bhi.n	8002d58 <HAL_UART_RxCpltCallback+0xc4>
      data6[count_size6] = data_byte6;
 8002d12:	4b1d      	ldr	r3, [pc, #116]	; (8002d88 <HAL_UART_RxCpltCallback+0xf4>)
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	4a1d      	ldr	r2, [pc, #116]	; (8002d8c <HAL_UART_RxCpltCallback+0xf8>)
 8002d18:	7811      	ldrb	r1, [r2, #0]
 8002d1a:	4a1d      	ldr	r2, [pc, #116]	; (8002d90 <HAL_UART_RxCpltCallback+0xfc>)
 8002d1c:	54d1      	strb	r1, [r2, r3]
      count_size6++;
 8002d1e:	4b1a      	ldr	r3, [pc, #104]	; (8002d88 <HAL_UART_RxCpltCallback+0xf4>)
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	3301      	adds	r3, #1
 8002d24:	4a18      	ldr	r2, [pc, #96]	; (8002d88 <HAL_UART_RxCpltCallback+0xf4>)
 8002d26:	6013      	str	r3, [r2, #0]
      if (data_byte6 == '\n')
 8002d28:	4b18      	ldr	r3, [pc, #96]	; (8002d8c <HAL_UART_RxCpltCallback+0xf8>)
 8002d2a:	781b      	ldrb	r3, [r3, #0]
 8002d2c:	2b0a      	cmp	r3, #10
 8002d2e:	d113      	bne.n	8002d58 <HAL_UART_RxCpltCallback+0xc4>
        data6[count_size6] = '\0';
 8002d30:	4b15      	ldr	r3, [pc, #84]	; (8002d88 <HAL_UART_RxCpltCallback+0xf4>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a16      	ldr	r2, [pc, #88]	; (8002d90 <HAL_UART_RxCpltCallback+0xfc>)
 8002d36:	2100      	movs	r1, #0
 8002d38:	54d1      	strb	r1, [r2, r3]
        xQueueSendFromISR(queue_print, data6, NULL);
 8002d3a:	4b10      	ldr	r3, [pc, #64]	; (8002d7c <HAL_UART_RxCpltCallback+0xe8>)
 8002d3c:	6818      	ldr	r0, [r3, #0]
 8002d3e:	2300      	movs	r3, #0
 8002d40:	2200      	movs	r2, #0
 8002d42:	4913      	ldr	r1, [pc, #76]	; (8002d90 <HAL_UART_RxCpltCallback+0xfc>)
 8002d44:	f000 fc98 	bl	8003678 <xQueueGenericSendFromISR>
        count_size6 = 0;
 8002d48:	4b0f      	ldr	r3, [pc, #60]	; (8002d88 <HAL_UART_RxCpltCallback+0xf4>)
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	601a      	str	r2, [r3, #0]
        memset(data6, 0, sizeof(data6));
 8002d4e:	2232      	movs	r2, #50	; 0x32
 8002d50:	2100      	movs	r1, #0
 8002d52:	480f      	ldr	r0, [pc, #60]	; (8002d90 <HAL_UART_RxCpltCallback+0xfc>)
 8002d54:	f002 fd92 	bl	800587c <memset>
    HAL_UART_Receive_IT(&huart6, &data_byte6, 1);
 8002d58:	2201      	movs	r2, #1
 8002d5a:	490c      	ldr	r1, [pc, #48]	; (8002d8c <HAL_UART_RxCpltCallback+0xf8>)
 8002d5c:	480d      	ldr	r0, [pc, #52]	; (8002d94 <HAL_UART_RxCpltCallback+0x100>)
 8002d5e:	f7fe fe5f 	bl	8001a20 <HAL_UART_Receive_IT>
}
 8002d62:	bf00      	nop
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
 8002d6a:	bf00      	nop
 8002d6c:	40011000 	.word	0x40011000
 8002d70:	200001cc 	.word	0x200001cc
 8002d74:	200001c6 	.word	0x200001c6
 8002d78:	20000160 	.word	0x20000160
 8002d7c:	2000015c 	.word	0x2000015c
 8002d80:	20000098 	.word	0x20000098
 8002d84:	40011400 	.word	0x40011400
 8002d88:	200001c8 	.word	0x200001c8
 8002d8c:	200001c7 	.word	0x200001c7
 8002d90:	20000194 	.word	0x20000194
 8002d94:	20000118 	.word	0x20000118

08002d98 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	b082      	sub	sp, #8
 8002d9c:	af00      	add	r7, sp, #0
 8002d9e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a04      	ldr	r2, [pc, #16]	; (8002db8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d101      	bne.n	8002dae <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002daa:	f7fd fc0d 	bl	80005c8 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002dae:	bf00      	nop
 8002db0:	3708      	adds	r7, #8
 8002db2:	46bd      	mov	sp, r7
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	40000c00 	.word	0x40000c00

08002dbc <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002dbc:	b480      	push	{r7}
 8002dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002dc0:	bf00      	nop
 8002dc2:	46bd      	mov	sp, r7
 8002dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc8:	4770      	bx	lr
	...

08002dcc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	607b      	str	r3, [r7, #4]
 8002dd6:	4b10      	ldr	r3, [pc, #64]	; (8002e18 <HAL_MspInit+0x4c>)
 8002dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dda:	4a0f      	ldr	r2, [pc, #60]	; (8002e18 <HAL_MspInit+0x4c>)
 8002ddc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002de0:	6453      	str	r3, [r2, #68]	; 0x44
 8002de2:	4b0d      	ldr	r3, [pc, #52]	; (8002e18 <HAL_MspInit+0x4c>)
 8002de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002de6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dea:	607b      	str	r3, [r7, #4]
 8002dec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002dee:	2300      	movs	r3, #0
 8002df0:	603b      	str	r3, [r7, #0]
 8002df2:	4b09      	ldr	r3, [pc, #36]	; (8002e18 <HAL_MspInit+0x4c>)
 8002df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002df6:	4a08      	ldr	r2, [pc, #32]	; (8002e18 <HAL_MspInit+0x4c>)
 8002df8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002dfc:	6413      	str	r3, [r2, #64]	; 0x40
 8002dfe:	4b06      	ldr	r3, [pc, #24]	; (8002e18 <HAL_MspInit+0x4c>)
 8002e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e06:	603b      	str	r3, [r7, #0]
 8002e08:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr
 8002e16:	bf00      	nop
 8002e18:	40023800 	.word	0x40023800

08002e1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b08e      	sub	sp, #56	; 0x38
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	605a      	str	r2, [r3, #4]
 8002e2e:	609a      	str	r2, [r3, #8]
 8002e30:	60da      	str	r2, [r3, #12]
 8002e32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a53      	ldr	r2, [pc, #332]	; (8002f88 <HAL_UART_MspInit+0x16c>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d135      	bne.n	8002eaa <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002e3e:	2300      	movs	r3, #0
 8002e40:	623b      	str	r3, [r7, #32]
 8002e42:	4b52      	ldr	r3, [pc, #328]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002e44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e46:	4a51      	ldr	r2, [pc, #324]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002e48:	f043 0310 	orr.w	r3, r3, #16
 8002e4c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e4e:	4b4f      	ldr	r3, [pc, #316]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002e50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e52:	f003 0310 	and.w	r3, r3, #16
 8002e56:	623b      	str	r3, [r7, #32]
 8002e58:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	61fb      	str	r3, [r7, #28]
 8002e5e:	4b4b      	ldr	r3, [pc, #300]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e62:	4a4a      	ldr	r2, [pc, #296]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002e64:	f043 0301 	orr.w	r3, r3, #1
 8002e68:	6313      	str	r3, [r2, #48]	; 0x30
 8002e6a:	4b48      	ldr	r3, [pc, #288]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002e6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	61fb      	str	r3, [r7, #28]
 8002e74:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8002e76:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002e7a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e7c:	2302      	movs	r3, #2
 8002e7e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e80:	2301      	movs	r3, #1
 8002e82:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e84:	2303      	movs	r3, #3
 8002e86:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002e88:	2307      	movs	r3, #7
 8002e8a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002e90:	4619      	mov	r1, r3
 8002e92:	483f      	ldr	r0, [pc, #252]	; (8002f90 <HAL_UART_MspInit+0x174>)
 8002e94:	f7fd fcbc 	bl	8000810 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8002e98:	2200      	movs	r2, #0
 8002e9a:	2106      	movs	r1, #6
 8002e9c:	2025      	movs	r0, #37	; 0x25
 8002e9e:	f7fd fc6b 	bl	8000778 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002ea2:	2025      	movs	r0, #37	; 0x25
 8002ea4:	f7fd fc84 	bl	80007b0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8002ea8:	e06a      	b.n	8002f80 <HAL_UART_MspInit+0x164>
  else if(huart->Instance==USART2)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a39      	ldr	r2, [pc, #228]	; (8002f94 <HAL_UART_MspInit+0x178>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d12c      	bne.n	8002f0e <HAL_UART_MspInit+0xf2>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002eb4:	2300      	movs	r3, #0
 8002eb6:	61bb      	str	r3, [r7, #24]
 8002eb8:	4b34      	ldr	r3, [pc, #208]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002eba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ebc:	4a33      	ldr	r2, [pc, #204]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002ebe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002ec2:	6413      	str	r3, [r2, #64]	; 0x40
 8002ec4:	4b31      	ldr	r3, [pc, #196]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002ec6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ec8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ecc:	61bb      	str	r3, [r7, #24]
 8002ece:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	617b      	str	r3, [r7, #20]
 8002ed4:	4b2d      	ldr	r3, [pc, #180]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ed8:	4a2c      	ldr	r2, [pc, #176]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002eda:	f043 0301 	orr.w	r3, r3, #1
 8002ede:	6313      	str	r3, [r2, #48]	; 0x30
 8002ee0:	4b2a      	ldr	r3, [pc, #168]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ee4:	f003 0301 	and.w	r3, r3, #1
 8002ee8:	617b      	str	r3, [r7, #20]
 8002eea:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002eec:	230c      	movs	r3, #12
 8002eee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ef0:	2302      	movs	r3, #2
 8002ef2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002ef4:	2301      	movs	r3, #1
 8002ef6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002efc:	2307      	movs	r3, #7
 8002efe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f04:	4619      	mov	r1, r3
 8002f06:	4822      	ldr	r0, [pc, #136]	; (8002f90 <HAL_UART_MspInit+0x174>)
 8002f08:	f7fd fc82 	bl	8000810 <HAL_GPIO_Init>
}
 8002f0c:	e038      	b.n	8002f80 <HAL_UART_MspInit+0x164>
  else if(huart->Instance==USART6)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4a21      	ldr	r2, [pc, #132]	; (8002f98 <HAL_UART_MspInit+0x17c>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d133      	bne.n	8002f80 <HAL_UART_MspInit+0x164>
    __HAL_RCC_USART6_CLK_ENABLE();
 8002f18:	2300      	movs	r3, #0
 8002f1a:	613b      	str	r3, [r7, #16]
 8002f1c:	4b1b      	ldr	r3, [pc, #108]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f20:	4a1a      	ldr	r2, [pc, #104]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002f22:	f043 0320 	orr.w	r3, r3, #32
 8002f26:	6453      	str	r3, [r2, #68]	; 0x44
 8002f28:	4b18      	ldr	r3, [pc, #96]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2c:	f003 0320 	and.w	r3, r3, #32
 8002f30:	613b      	str	r3, [r7, #16]
 8002f32:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002f34:	2300      	movs	r3, #0
 8002f36:	60fb      	str	r3, [r7, #12]
 8002f38:	4b14      	ldr	r3, [pc, #80]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002f3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f3c:	4a13      	ldr	r2, [pc, #76]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002f3e:	f043 0304 	orr.w	r3, r3, #4
 8002f42:	6313      	str	r3, [r2, #48]	; 0x30
 8002f44:	4b11      	ldr	r3, [pc, #68]	; (8002f8c <HAL_UART_MspInit+0x170>)
 8002f46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f48:	f003 0304 	and.w	r3, r3, #4
 8002f4c:	60fb      	str	r3, [r7, #12]
 8002f4e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f50:	23c0      	movs	r3, #192	; 0xc0
 8002f52:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f54:	2302      	movs	r3, #2
 8002f56:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002f60:	2308      	movs	r3, #8
 8002f62:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f64:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002f68:	4619      	mov	r1, r3
 8002f6a:	480c      	ldr	r0, [pc, #48]	; (8002f9c <HAL_UART_MspInit+0x180>)
 8002f6c:	f7fd fc50 	bl	8000810 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 7, 0);
 8002f70:	2200      	movs	r2, #0
 8002f72:	2107      	movs	r1, #7
 8002f74:	2047      	movs	r0, #71	; 0x47
 8002f76:	f7fd fbff 	bl	8000778 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002f7a:	2047      	movs	r0, #71	; 0x47
 8002f7c:	f7fd fc18 	bl	80007b0 <HAL_NVIC_EnableIRQ>
}
 8002f80:	bf00      	nop
 8002f82:	3738      	adds	r7, #56	; 0x38
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	40011000 	.word	0x40011000
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	40020000 	.word	0x40020000
 8002f94:	40004400 	.word	0x40004400
 8002f98:	40011400 	.word	0x40011400
 8002f9c:	40020800 	.word	0x40020800

08002fa0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b08c      	sub	sp, #48	; 0x30
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002fac:	2300      	movs	r3, #0
 8002fae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0); 
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	6879      	ldr	r1, [r7, #4]
 8002fb4:	2032      	movs	r0, #50	; 0x32
 8002fb6:	f7fd fbdf 	bl	8000778 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn); 
 8002fba:	2032      	movs	r0, #50	; 0x32
 8002fbc:	f7fd fbf8 	bl	80007b0 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	4b1e      	ldr	r3, [pc, #120]	; (8003040 <HAL_InitTick+0xa0>)
 8002fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc8:	4a1d      	ldr	r2, [pc, #116]	; (8003040 <HAL_InitTick+0xa0>)
 8002fca:	f043 0308 	orr.w	r3, r3, #8
 8002fce:	6413      	str	r3, [r2, #64]	; 0x40
 8002fd0:	4b1b      	ldr	r3, [pc, #108]	; (8003040 <HAL_InitTick+0xa0>)
 8002fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd4:	f003 0308 	and.w	r3, r3, #8
 8002fd8:	60fb      	str	r3, [r7, #12]
 8002fda:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002fdc:	f107 0210 	add.w	r2, r7, #16
 8002fe0:	f107 0314 	add.w	r3, r7, #20
 8002fe4:	4611      	mov	r1, r2
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f7fe f9e4 	bl	80013b4 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM5 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002fec:	f7fe f9ba 	bl	8001364 <HAL_RCC_GetPCLK1Freq>
 8002ff0:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8002ff2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ff4:	4a13      	ldr	r2, [pc, #76]	; (8003044 <HAL_InitTick+0xa4>)
 8002ff6:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffa:	0c9b      	lsrs	r3, r3, #18
 8002ffc:	3b01      	subs	r3, #1
 8002ffe:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8003000:	4b11      	ldr	r3, [pc, #68]	; (8003048 <HAL_InitTick+0xa8>)
 8003002:	4a12      	ldr	r2, [pc, #72]	; (800304c <HAL_InitTick+0xac>)
 8003004:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000 / 1000) - 1;
 8003006:	4b10      	ldr	r3, [pc, #64]	; (8003048 <HAL_InitTick+0xa8>)
 8003008:	f240 32e7 	movw	r2, #999	; 0x3e7
 800300c:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 800300e:	4a0e      	ldr	r2, [pc, #56]	; (8003048 <HAL_InitTick+0xa8>)
 8003010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003012:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8003014:	4b0c      	ldr	r3, [pc, #48]	; (8003048 <HAL_InitTick+0xa8>)
 8003016:	2200      	movs	r2, #0
 8003018:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800301a:	4b0b      	ldr	r3, [pc, #44]	; (8003048 <HAL_InitTick+0xa8>)
 800301c:	2200      	movs	r2, #0
 800301e:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 8003020:	4809      	ldr	r0, [pc, #36]	; (8003048 <HAL_InitTick+0xa8>)
 8003022:	f7fe f9f9 	bl	8001418 <HAL_TIM_Base_Init>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d104      	bne.n	8003036 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 800302c:	4806      	ldr	r0, [pc, #24]	; (8003048 <HAL_InitTick+0xa8>)
 800302e:	f7fe fa28 	bl	8001482 <HAL_TIM_Base_Start_IT>
 8003032:	4603      	mov	r3, r0
 8003034:	e000      	b.n	8003038 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
}
 8003038:	4618      	mov	r0, r3
 800303a:	3730      	adds	r7, #48	; 0x30
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40023800 	.word	0x40023800
 8003044:	431bde83 	.word	0x431bde83
 8003048:	200001d0 	.word	0x200001d0
 800304c:	40000c00 	.word	0x40000c00

08003050 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003054:	bf00      	nop
 8003056:	46bd      	mov	sp, r7
 8003058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800305c:	4770      	bx	lr

0800305e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800305e:	b480      	push	{r7}
 8003060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003062:	e7fe      	b.n	8003062 <HardFault_Handler+0x4>

08003064 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003068:	e7fe      	b.n	8003068 <MemManage_Handler+0x4>

0800306a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800306a:	b480      	push	{r7}
 800306c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800306e:	e7fe      	b.n	800306e <BusFault_Handler+0x4>

08003070 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003070:	b480      	push	{r7}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003074:	e7fe      	b.n	8003074 <UsageFault_Handler+0x4>

08003076 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003076:	b480      	push	{r7}
 8003078:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	46bd      	mov	sp, r7
 800307e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003082:	4770      	bx	lr

08003084 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003088:	4802      	ldr	r0, [pc, #8]	; (8003094 <USART1_IRQHandler+0x10>)
 800308a:	f7fe fd1f 	bl	8001acc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800308e:	bf00      	nop
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20000098 	.word	0x20000098

08003098 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 800309c:	4802      	ldr	r0, [pc, #8]	; (80030a8 <TIM5_IRQHandler+0x10>)
 800309e:	f7fe fa14 	bl	80014ca <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80030a2:	bf00      	nop
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	200001d0 	.word	0x200001d0

080030ac <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 80030b0:	4802      	ldr	r0, [pc, #8]	; (80030bc <USART6_IRQHandler+0x10>)
 80030b2:	f7fe fd0b 	bl	8001acc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20000118 	.word	0x20000118

080030c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80030c0:	b480      	push	{r7}
 80030c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80030c4:	4b08      	ldr	r3, [pc, #32]	; (80030e8 <SystemInit+0x28>)
 80030c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030ca:	4a07      	ldr	r2, [pc, #28]	; (80030e8 <SystemInit+0x28>)
 80030cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80030d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80030d4:	4b04      	ldr	r3, [pc, #16]	; (80030e8 <SystemInit+0x28>)
 80030d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80030da:	609a      	str	r2, [r3, #8]
#endif
}
 80030dc:	bf00      	nop
 80030de:	46bd      	mov	sp, r7
 80030e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e4:	4770      	bx	lr
 80030e6:	bf00      	nop
 80030e8:	e000ed00 	.word	0xe000ed00

080030ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80030ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003124 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80030f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80030f2:	e003      	b.n	80030fc <LoopCopyDataInit>

080030f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80030f4:	4b0c      	ldr	r3, [pc, #48]	; (8003128 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80030f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80030f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80030fa:	3104      	adds	r1, #4

080030fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80030fc:	480b      	ldr	r0, [pc, #44]	; (800312c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80030fe:	4b0c      	ldr	r3, [pc, #48]	; (8003130 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003100:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003102:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003104:	d3f6      	bcc.n	80030f4 <CopyDataInit>
  ldr  r2, =_sbss
 8003106:	4a0b      	ldr	r2, [pc, #44]	; (8003134 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003108:	e002      	b.n	8003110 <LoopFillZerobss>

0800310a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800310a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800310c:	f842 3b04 	str.w	r3, [r2], #4

08003110 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003110:	4b09      	ldr	r3, [pc, #36]	; (8003138 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003112:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003114:	d3f9      	bcc.n	800310a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003116:	f7ff ffd3 	bl	80030c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800311a:	f002 fb7d 	bl	8005818 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800311e:	f7ff fc57 	bl	80029d0 <main>
  bx  lr    
 8003122:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003124:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003128:	0800620c 	.word	0x0800620c
  ldr  r0, =_sdata
 800312c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003130:	20000078 	.word	0x20000078
  ldr  r2, =_sbss
 8003134:	20000078 	.word	0x20000078
  ldr  r3, = _ebss
 8003138:	20012fcc 	.word	0x20012fcc

0800313c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800313c:	e7fe      	b.n	800313c <ADC_IRQHandler>

0800313e <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800313e:	b480      	push	{r7}
 8003140:	b083      	sub	sp, #12
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	f103 0208 	add.w	r2, r3, #8
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f04f 32ff 	mov.w	r2, #4294967295
 8003156:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	f103 0208 	add.w	r2, r3, #8
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	f103 0208 	add.w	r2, r3, #8
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8003172:	bf00      	nop
 8003174:	370c      	adds	r7, #12
 8003176:	46bd      	mov	sp, r7
 8003178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317c:	4770      	bx	lr

0800317e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800317e:	b480      	push	{r7}
 8003180:	b083      	sub	sp, #12
 8003182:	af00      	add	r7, sp, #0
 8003184:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2200      	movs	r2, #0
 800318a:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800318c:	bf00      	nop
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8003198:	b480      	push	{r7}
 800319a:	b085      	sub	sp, #20
 800319c:	af00      	add	r7, sp, #0
 800319e:	6078      	str	r0, [r7, #4]
 80031a0:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	685b      	ldr	r3, [r3, #4]
 80031a6:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 80031a8:	683b      	ldr	r3, [r7, #0]
 80031aa:	68fa      	ldr	r2, [r7, #12]
 80031ac:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	689a      	ldr	r2, [r3, #8]
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	689b      	ldr	r3, [r3, #8]
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	683a      	ldr	r2, [r7, #0]
 80031c2:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	687a      	ldr	r2, [r7, #4]
 80031c8:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	1c5a      	adds	r2, r3, #1
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	601a      	str	r2, [r3, #0]
}
 80031d4:	bf00      	nop
 80031d6:	3714      	adds	r7, #20
 80031d8:	46bd      	mov	sp, r7
 80031da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031de:	4770      	bx	lr

080031e0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80031ea:	683b      	ldr	r3, [r7, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031f6:	d103      	bne.n	8003200 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	60fb      	str	r3, [r7, #12]
 80031fe:	e00c      	b.n	800321a <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	3308      	adds	r3, #8
 8003204:	60fb      	str	r3, [r7, #12]
 8003206:	e002      	b.n	800320e <vListInsert+0x2e>
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	60fb      	str	r3, [r7, #12]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	429a      	cmp	r2, r3
 8003218:	d2f6      	bcs.n	8003208 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	685a      	ldr	r2, [r3, #4]
 800321e:	683b      	ldr	r3, [r7, #0]
 8003220:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	683a      	ldr	r2, [r7, #0]
 8003228:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 800322a:	683b      	ldr	r3, [r7, #0]
 800322c:	68fa      	ldr	r2, [r7, #12]
 800322e:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	683a      	ldr	r2, [r7, #0]
 8003234:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	1c5a      	adds	r2, r3, #1
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	601a      	str	r2, [r3, #0]
}
 8003246:	bf00      	nop
 8003248:	3714      	adds	r7, #20
 800324a:	46bd      	mov	sp, r7
 800324c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003250:	4770      	bx	lr

08003252 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8003252:	b480      	push	{r7}
 8003254:	b085      	sub	sp, #20
 8003256:	af00      	add	r7, sp, #0
 8003258:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	691b      	ldr	r3, [r3, #16]
 800325e:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	685b      	ldr	r3, [r3, #4]
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6892      	ldr	r2, [r2, #8]
 8003268:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	689b      	ldr	r3, [r3, #8]
 800326e:	687a      	ldr	r2, [r7, #4]
 8003270:	6852      	ldr	r2, [r2, #4]
 8003272:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	429a      	cmp	r2, r3
 800327c:	d103      	bne.n	8003286 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	689a      	ldr	r2, [r3, #8]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	2200      	movs	r2, #0
 800328a:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	1e5a      	subs	r2, r3, #1
 8003292:	68fb      	ldr	r3, [r7, #12]
 8003294:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8003296:	68fb      	ldr	r3, [r7, #12]
 8003298:	681b      	ldr	r3, [r3, #0]
}
 800329a:	4618      	mov	r0, r3
 800329c:	3714      	adds	r7, #20
 800329e:	46bd      	mov	sp, r7
 80032a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a4:	4770      	bx	lr
	...

080032a8 <xQueueGenericReset>:
    taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80032a8:	b580      	push	{r7, lr}
 80032aa:	b084      	sub	sp, #16
 80032ac:	af00      	add	r7, sp, #0
 80032ae:	6078      	str	r0, [r7, #4]
 80032b0:	6039      	str	r1, [r7, #0]
    Queue_t * const pxQueue = xQueue;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	60fb      	str	r3, [r7, #12]

    configASSERT( pxQueue );
 80032b6:	68fb      	ldr	r3, [r7, #12]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d10a      	bne.n	80032d2 <xQueueGenericReset+0x2a>
        __asm volatile
 80032bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032c0:	f383 8811 	msr	BASEPRI, r3
 80032c4:	f3bf 8f6f 	isb	sy
 80032c8:	f3bf 8f4f 	dsb	sy
 80032cc:	60bb      	str	r3, [r7, #8]
    }
 80032ce:	bf00      	nop
 80032d0:	e7fe      	b.n	80032d0 <xQueueGenericReset+0x28>

    taskENTER_CRITICAL();
 80032d2:	f001 ff81 	bl	80051d8 <vPortEnterCritical>
    {
        pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032de:	68f9      	ldr	r1, [r7, #12]
 80032e0:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80032e2:	fb01 f303 	mul.w	r3, r1, r3
 80032e6:	441a      	add	r2, r3
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	609a      	str	r2, [r3, #8]
        pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2200      	movs	r2, #0
 80032f0:	639a      	str	r2, [r3, #56]	; 0x38
        pxQueue->pcWriteTo = pxQueue->pcHead;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	605a      	str	r2, [r3, #4]
        pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003302:	3b01      	subs	r3, #1
 8003304:	68f9      	ldr	r1, [r7, #12]
 8003306:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8003308:	fb01 f303 	mul.w	r3, r1, r3
 800330c:	441a      	add	r2, r3
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	60da      	str	r2, [r3, #12]
        pxQueue->cRxLock = queueUNLOCKED;
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	22ff      	movs	r2, #255	; 0xff
 8003316:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        pxQueue->cTxLock = queueUNLOCKED;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	22ff      	movs	r2, #255	; 0xff
 800331e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

        if( xNewQueue == pdFALSE )
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d114      	bne.n	8003352 <xQueueGenericReset+0xaa>
            /* If there are tasks blocked waiting to read from the queue, then
             * the tasks will remain blocked as after this function exits the queue
             * will still be empty.  If there are tasks blocked waiting to write to
             * the queue, then one should be unblocked as after this function exits
             * it will be possible to write to it. */
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	691b      	ldr	r3, [r3, #16]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d01a      	beq.n	8003366 <xQueueGenericReset+0xbe>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	3310      	adds	r3, #16
 8003334:	4618      	mov	r0, r3
 8003336:	f001 f871 	bl	800441c <xTaskRemoveFromEventList>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d012      	beq.n	8003366 <xQueueGenericReset+0xbe>
                {
                    queueYIELD_IF_USING_PREEMPTION();
 8003340:	4b0c      	ldr	r3, [pc, #48]	; (8003374 <xQueueGenericReset+0xcc>)
 8003342:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003346:	601a      	str	r2, [r3, #0]
 8003348:	f3bf 8f4f 	dsb	sy
 800334c:	f3bf 8f6f 	isb	sy
 8003350:	e009      	b.n	8003366 <xQueueGenericReset+0xbe>
            }
        }
        else
        {
            /* Ensure the event queues start in the correct state. */
            vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	3310      	adds	r3, #16
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff fef1 	bl	800313e <vListInitialise>
            vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	3324      	adds	r3, #36	; 0x24
 8003360:	4618      	mov	r0, r3
 8003362:	f7ff feec 	bl	800313e <vListInitialise>
        }
    }
    taskEXIT_CRITICAL();
 8003366:	f001 ff67 	bl	8005238 <vPortExitCritical>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    return pdPASS;
 800336a:	2301      	movs	r3, #1
}
 800336c:	4618      	mov	r0, r3
 800336e:	3710      	adds	r7, #16
 8003370:	46bd      	mov	sp, r7
 8003372:	bd80      	pop	{r7, pc}
 8003374:	e000ed04 	.word	0xe000ed04

08003378 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 8003378:	b580      	push	{r7, lr}
 800337a:	b08c      	sub	sp, #48	; 0x30
 800337c:	af02      	add	r7, sp, #8
 800337e:	60f8      	str	r0, [r7, #12]
 8003380:	60b9      	str	r1, [r7, #8]
 8003382:	4613      	mov	r3, r2
 8003384:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue;
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10a      	bne.n	80033a2 <xQueueGenericCreate+0x2a>
        __asm volatile
 800338c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003390:	f383 8811 	msr	BASEPRI, r3
 8003394:	f3bf 8f6f 	isb	sy
 8003398:	f3bf 8f4f 	dsb	sy
 800339c:	61bb      	str	r3, [r7, #24]
    }
 800339e:	bf00      	nop
 80033a0:	e7fe      	b.n	80033a0 <xQueueGenericCreate+0x28>

        /* Allocate enough space to hold the maximum number of items that
         * can be in the queue at any time.  It is valid for uxItemSize to be
         * zero in the case the queue is used as a semaphore. */
        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	68ba      	ldr	r2, [r7, #8]
 80033a6:	fb02 f303 	mul.w	r3, r2, r3
 80033aa:	627b      	str	r3, [r7, #36]	; 0x24

        /* Check for multiplication overflow. */
        configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 80033ac:	68bb      	ldr	r3, [r7, #8]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d006      	beq.n	80033c0 <xQueueGenericCreate+0x48>
 80033b2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033b4:	68bb      	ldr	r3, [r7, #8]
 80033b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80033ba:	68fa      	ldr	r2, [r7, #12]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d101      	bne.n	80033c4 <xQueueGenericCreate+0x4c>
 80033c0:	2301      	movs	r3, #1
 80033c2:	e000      	b.n	80033c6 <xQueueGenericCreate+0x4e>
 80033c4:	2300      	movs	r3, #0
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d10a      	bne.n	80033e0 <xQueueGenericCreate+0x68>
        __asm volatile
 80033ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ce:	f383 8811 	msr	BASEPRI, r3
 80033d2:	f3bf 8f6f 	isb	sy
 80033d6:	f3bf 8f4f 	dsb	sy
 80033da:	617b      	str	r3, [r7, #20]
    }
 80033dc:	bf00      	nop
 80033de:	e7fe      	b.n	80033de <xQueueGenericCreate+0x66>

        /* Check for addition overflow. */
        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 80033e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033e2:	f113 0f51 	cmn.w	r3, #81	; 0x51
 80033e6:	d90a      	bls.n	80033fe <xQueueGenericCreate+0x86>
        __asm volatile
 80033e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033ec:	f383 8811 	msr	BASEPRI, r3
 80033f0:	f3bf 8f6f 	isb	sy
 80033f4:	f3bf 8f4f 	dsb	sy
 80033f8:	613b      	str	r3, [r7, #16]
    }
 80033fa:	bf00      	nop
 80033fc:	e7fe      	b.n	80033fc <xQueueGenericCreate+0x84>
         * alignment requirements of the Queue_t structure - which in this case
         * is an int8_t *.  Therefore, whenever the stack alignment requirements
         * are greater than or equal to the pointer to char requirements the cast
         * is safe.  In other cases alignment requirements are not strict (one or
         * two bytes). */
        pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80033fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003400:	3350      	adds	r3, #80	; 0x50
 8003402:	4618      	mov	r0, r3
 8003404:	f002 f80a 	bl	800541c <pvPortMalloc>
 8003408:	6238      	str	r0, [r7, #32]

        if( pxNewQueue != NULL )
 800340a:	6a3b      	ldr	r3, [r7, #32]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d00d      	beq.n	800342c <xQueueGenericCreate+0xb4>
        {
            /* Jump past the queue structure to find the location of the queue
             * storage area. */
            pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003410:	6a3b      	ldr	r3, [r7, #32]
 8003412:	61fb      	str	r3, [r7, #28]
            pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003414:	69fb      	ldr	r3, [r7, #28]
 8003416:	3350      	adds	r3, #80	; 0x50
 8003418:	61fb      	str	r3, [r7, #28]
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
                }
            #endif /* configSUPPORT_STATIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800341a:	79fa      	ldrb	r2, [r7, #7]
 800341c:	6a3b      	ldr	r3, [r7, #32]
 800341e:	9300      	str	r3, [sp, #0]
 8003420:	4613      	mov	r3, r2
 8003422:	69fa      	ldr	r2, [r7, #28]
 8003424:	68b9      	ldr	r1, [r7, #8]
 8003426:	68f8      	ldr	r0, [r7, #12]
 8003428:	f000 f805 	bl	8003436 <prvInitialiseNewQueue>
        {
            traceQUEUE_CREATE_FAILED( ucQueueType );
            mtCOVERAGE_TEST_MARKER();
        }

        return pxNewQueue;
 800342c:	6a3b      	ldr	r3, [r7, #32]
    }
 800342e:	4618      	mov	r0, r3
 8003430:	3728      	adds	r7, #40	; 0x28
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}

08003436 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8003436:	b580      	push	{r7, lr}
 8003438:	b084      	sub	sp, #16
 800343a:	af00      	add	r7, sp, #0
 800343c:	60f8      	str	r0, [r7, #12]
 800343e:	60b9      	str	r1, [r7, #8]
 8003440:	607a      	str	r2, [r7, #4]
 8003442:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8003444:	68bb      	ldr	r3, [r7, #8]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d103      	bne.n	8003452 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800344a:	69bb      	ldr	r3, [r7, #24]
 800344c:	69ba      	ldr	r2, [r7, #24]
 800344e:	601a      	str	r2, [r3, #0]
 8003450:	e002      	b.n	8003458 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003452:	69bb      	ldr	r3, [r7, #24]
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8003458:	69bb      	ldr	r3, [r7, #24]
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	63da      	str	r2, [r3, #60]	; 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	68ba      	ldr	r2, [r7, #8]
 8003462:	641a      	str	r2, [r3, #64]	; 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003464:	2101      	movs	r1, #1
 8003466:	69b8      	ldr	r0, [r7, #24]
 8003468:	f7ff ff1e 	bl	80032a8 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
        {
            pxNewQueue->ucQueueType = ucQueueType;
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	78fa      	ldrb	r2, [r7, #3]
 8003470:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            pxNewQueue->pxQueueSetContainer = NULL;
        }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8003474:	bf00      	nop
 8003476:	3710      	adds	r7, #16
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b08e      	sub	sp, #56	; 0x38
 8003480:	af00      	add	r7, sp, #0
 8003482:	60f8      	str	r0, [r7, #12]
 8003484:	60b9      	str	r1, [r7, #8]
 8003486:	607a      	str	r2, [r7, #4]
 8003488:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800348a:	2300      	movs	r3, #0
 800348c:	637b      	str	r3, [r7, #52]	; 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	633b      	str	r3, [r7, #48]	; 0x30

    configASSERT( pxQueue );
 8003492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003494:	2b00      	cmp	r3, #0
 8003496:	d10a      	bne.n	80034ae <xQueueGenericSend+0x32>
        __asm volatile
 8003498:	f04f 0350 	mov.w	r3, #80	; 0x50
 800349c:	f383 8811 	msr	BASEPRI, r3
 80034a0:	f3bf 8f6f 	isb	sy
 80034a4:	f3bf 8f4f 	dsb	sy
 80034a8:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80034aa:	bf00      	nop
 80034ac:	e7fe      	b.n	80034ac <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80034ae:	68bb      	ldr	r3, [r7, #8]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	d103      	bne.n	80034bc <xQueueGenericSend+0x40>
 80034b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d101      	bne.n	80034c0 <xQueueGenericSend+0x44>
 80034bc:	2301      	movs	r3, #1
 80034be:	e000      	b.n	80034c2 <xQueueGenericSend+0x46>
 80034c0:	2300      	movs	r3, #0
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d10a      	bne.n	80034dc <xQueueGenericSend+0x60>
        __asm volatile
 80034c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034ca:	f383 8811 	msr	BASEPRI, r3
 80034ce:	f3bf 8f6f 	isb	sy
 80034d2:	f3bf 8f4f 	dsb	sy
 80034d6:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80034d8:	bf00      	nop
 80034da:	e7fe      	b.n	80034da <xQueueGenericSend+0x5e>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80034dc:	683b      	ldr	r3, [r7, #0]
 80034de:	2b02      	cmp	r3, #2
 80034e0:	d103      	bne.n	80034ea <xQueueGenericSend+0x6e>
 80034e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034e6:	2b01      	cmp	r3, #1
 80034e8:	d101      	bne.n	80034ee <xQueueGenericSend+0x72>
 80034ea:	2301      	movs	r3, #1
 80034ec:	e000      	b.n	80034f0 <xQueueGenericSend+0x74>
 80034ee:	2300      	movs	r3, #0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10a      	bne.n	800350a <xQueueGenericSend+0x8e>
        __asm volatile
 80034f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034f8:	f383 8811 	msr	BASEPRI, r3
 80034fc:	f3bf 8f6f 	isb	sy
 8003500:	f3bf 8f4f 	dsb	sy
 8003504:	623b      	str	r3, [r7, #32]
    }
 8003506:	bf00      	nop
 8003508:	e7fe      	b.n	8003508 <xQueueGenericSend+0x8c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800350a:	f001 f923 	bl	8004754 <xTaskGetSchedulerState>
 800350e:	4603      	mov	r3, r0
 8003510:	2b00      	cmp	r3, #0
 8003512:	d102      	bne.n	800351a <xQueueGenericSend+0x9e>
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2b00      	cmp	r3, #0
 8003518:	d101      	bne.n	800351e <xQueueGenericSend+0xa2>
 800351a:	2301      	movs	r3, #1
 800351c:	e000      	b.n	8003520 <xQueueGenericSend+0xa4>
 800351e:	2300      	movs	r3, #0
 8003520:	2b00      	cmp	r3, #0
 8003522:	d10a      	bne.n	800353a <xQueueGenericSend+0xbe>
        __asm volatile
 8003524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003528:	f383 8811 	msr	BASEPRI, r3
 800352c:	f3bf 8f6f 	isb	sy
 8003530:	f3bf 8f4f 	dsb	sy
 8003534:	61fb      	str	r3, [r7, #28]
    }
 8003536:	bf00      	nop
 8003538:	e7fe      	b.n	8003538 <xQueueGenericSend+0xbc>
    /*lint -save -e904 This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800353a:	f001 fe4d 	bl	80051d8 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800353e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003540:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003542:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003546:	429a      	cmp	r2, r3
 8003548:	d302      	bcc.n	8003550 <xQueueGenericSend+0xd4>
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	2b02      	cmp	r3, #2
 800354e:	d129      	bne.n	80035a4 <xQueueGenericSend+0x128>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003550:	683a      	ldr	r2, [r7, #0]
 8003552:	68b9      	ldr	r1, [r7, #8]
 8003554:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003556:	f000 fa3c 	bl	80039d2 <prvCopyDataToQueue>
 800355a:	62f8      	str	r0, [r7, #44]	; 0x2c

                        /* If there was a task waiting for data to arrive on the
                         * queue then unblock it now. */
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800355c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800355e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003560:	2b00      	cmp	r3, #0
 8003562:	d010      	beq.n	8003586 <xQueueGenericSend+0x10a>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003564:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003566:	3324      	adds	r3, #36	; 0x24
 8003568:	4618      	mov	r0, r3
 800356a:	f000 ff57 	bl	800441c <xTaskRemoveFromEventList>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d013      	beq.n	800359c <xQueueGenericSend+0x120>
                            {
                                /* The unblocked task has a priority higher than
                                 * our own so yield immediately.  Yes it is ok to do
                                 * this from within the critical section - the kernel
                                 * takes care of that. */
                                queueYIELD_IF_USING_PREEMPTION();
 8003574:	4b3f      	ldr	r3, [pc, #252]	; (8003674 <xQueueGenericSend+0x1f8>)
 8003576:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800357a:	601a      	str	r2, [r3, #0]
 800357c:	f3bf 8f4f 	dsb	sy
 8003580:	f3bf 8f6f 	isb	sy
 8003584:	e00a      	b.n	800359c <xQueueGenericSend+0x120>
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }
                        }
                        else if( xYieldRequired != pdFALSE )
 8003586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003588:	2b00      	cmp	r3, #0
 800358a:	d007      	beq.n	800359c <xQueueGenericSend+0x120>
                        {
                            /* This path is a special case that will only get
                             * executed if the task was holding multiple mutexes and
                             * the mutexes were given back in an order that is
                             * different to that in which they were taken. */
                            queueYIELD_IF_USING_PREEMPTION();
 800358c:	4b39      	ldr	r3, [pc, #228]	; (8003674 <xQueueGenericSend+0x1f8>)
 800358e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003592:	601a      	str	r2, [r3, #0]
 8003594:	f3bf 8f4f 	dsb	sy
 8003598:	f3bf 8f6f 	isb	sy
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 800359c:	f001 fe4c 	bl	8005238 <vPortExitCritical>
                return pdPASS;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e063      	b.n	800366c <xQueueGenericSend+0x1f0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d103      	bne.n	80035b2 <xQueueGenericSend+0x136>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80035aa:	f001 fe45 	bl	8005238 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    return errQUEUE_FULL;
 80035ae:	2300      	movs	r3, #0
 80035b0:	e05c      	b.n	800366c <xQueueGenericSend+0x1f0>
                }
                else if( xEntryTimeSet == pdFALSE )
 80035b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d106      	bne.n	80035c6 <xQueueGenericSend+0x14a>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80035b8:	f107 0314 	add.w	r3, r7, #20
 80035bc:	4618      	mov	r0, r3
 80035be:	f000 ff8f 	bl	80044e0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80035c2:	2301      	movs	r3, #1
 80035c4:	637b      	str	r3, [r7, #52]	; 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80035c6:	f001 fe37 	bl	8005238 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80035ca:	f000 fd09 	bl	8003fe0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80035ce:	f001 fe03 	bl	80051d8 <vPortEnterCritical>
 80035d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035d8:	b25b      	sxtb	r3, r3
 80035da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035de:	d103      	bne.n	80035e8 <xQueueGenericSend+0x16c>
 80035e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035ea:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035ee:	b25b      	sxtb	r3, r3
 80035f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f4:	d103      	bne.n	80035fe <xQueueGenericSend+0x182>
 80035f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035f8:	2200      	movs	r2, #0
 80035fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80035fe:	f001 fe1b 	bl	8005238 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003602:	1d3a      	adds	r2, r7, #4
 8003604:	f107 0314 	add.w	r3, r7, #20
 8003608:	4611      	mov	r1, r2
 800360a:	4618      	mov	r0, r3
 800360c:	f000 ff7e 	bl	800450c <xTaskCheckForTimeOut>
 8003610:	4603      	mov	r3, r0
 8003612:	2b00      	cmp	r3, #0
 8003614:	d124      	bne.n	8003660 <xQueueGenericSend+0x1e4>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003616:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003618:	f000 fad3 	bl	8003bc2 <prvIsQueueFull>
 800361c:	4603      	mov	r3, r0
 800361e:	2b00      	cmp	r3, #0
 8003620:	d018      	beq.n	8003654 <xQueueGenericSend+0x1d8>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003622:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003624:	3310      	adds	r3, #16
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	4611      	mov	r1, r2
 800362a:	4618      	mov	r0, r3
 800362c:	f000 fea6 	bl	800437c <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list.  It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready last instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8003630:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003632:	f000 fa5e 	bl	8003af2 <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in a ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8003636:	f000 fce1 	bl	8003ffc <xTaskResumeAll>
 800363a:	4603      	mov	r3, r0
 800363c:	2b00      	cmp	r3, #0
 800363e:	f47f af7c 	bne.w	800353a <xQueueGenericSend+0xbe>
                {
                    portYIELD_WITHIN_API();
 8003642:	4b0c      	ldr	r3, [pc, #48]	; (8003674 <xQueueGenericSend+0x1f8>)
 8003644:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003648:	601a      	str	r2, [r3, #0]
 800364a:	f3bf 8f4f 	dsb	sy
 800364e:	f3bf 8f6f 	isb	sy
 8003652:	e772      	b.n	800353a <xQueueGenericSend+0xbe>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8003654:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003656:	f000 fa4c 	bl	8003af2 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800365a:	f000 fccf 	bl	8003ffc <xTaskResumeAll>
 800365e:	e76c      	b.n	800353a <xQueueGenericSend+0xbe>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8003660:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003662:	f000 fa46 	bl	8003af2 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8003666:	f000 fcc9 	bl	8003ffc <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            return errQUEUE_FULL;
 800366a:	2300      	movs	r3, #0
        }
    } /*lint -restore */
}
 800366c:	4618      	mov	r0, r3
 800366e:	3738      	adds	r7, #56	; 0x38
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}
 8003674:	e000ed04 	.word	0xe000ed04

08003678 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8003678:	b580      	push	{r7, lr}
 800367a:	b090      	sub	sp, #64	; 0x40
 800367c:	af00      	add	r7, sp, #0
 800367e:	60f8      	str	r0, [r7, #12]
 8003680:	60b9      	str	r1, [r7, #8]
 8003682:	607a      	str	r2, [r7, #4]
 8003684:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	63bb      	str	r3, [r7, #56]	; 0x38

    configASSERT( pxQueue );
 800368a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800368c:	2b00      	cmp	r3, #0
 800368e:	d10a      	bne.n	80036a6 <xQueueGenericSendFromISR+0x2e>
        __asm volatile
 8003690:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003694:	f383 8811 	msr	BASEPRI, r3
 8003698:	f3bf 8f6f 	isb	sy
 800369c:	f3bf 8f4f 	dsb	sy
 80036a0:	62bb      	str	r3, [r7, #40]	; 0x28
    }
 80036a2:	bf00      	nop
 80036a4:	e7fe      	b.n	80036a4 <xQueueGenericSendFromISR+0x2c>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d103      	bne.n	80036b4 <xQueueGenericSendFromISR+0x3c>
 80036ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <xQueueGenericSendFromISR+0x40>
 80036b4:	2301      	movs	r3, #1
 80036b6:	e000      	b.n	80036ba <xQueueGenericSendFromISR+0x42>
 80036b8:	2300      	movs	r3, #0
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d10a      	bne.n	80036d4 <xQueueGenericSendFromISR+0x5c>
        __asm volatile
 80036be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036c2:	f383 8811 	msr	BASEPRI, r3
 80036c6:	f3bf 8f6f 	isb	sy
 80036ca:	f3bf 8f4f 	dsb	sy
 80036ce:	627b      	str	r3, [r7, #36]	; 0x24
    }
 80036d0:	bf00      	nop
 80036d2:	e7fe      	b.n	80036d2 <xQueueGenericSendFromISR+0x5a>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d103      	bne.n	80036e2 <xQueueGenericSendFromISR+0x6a>
 80036da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d101      	bne.n	80036e6 <xQueueGenericSendFromISR+0x6e>
 80036e2:	2301      	movs	r3, #1
 80036e4:	e000      	b.n	80036e8 <xQueueGenericSendFromISR+0x70>
 80036e6:	2300      	movs	r3, #0
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10a      	bne.n	8003702 <xQueueGenericSendFromISR+0x8a>
        __asm volatile
 80036ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80036f0:	f383 8811 	msr	BASEPRI, r3
 80036f4:	f3bf 8f6f 	isb	sy
 80036f8:	f3bf 8f4f 	dsb	sy
 80036fc:	623b      	str	r3, [r7, #32]
    }
 80036fe:	bf00      	nop
 8003700:	e7fe      	b.n	8003700 <xQueueGenericSendFromISR+0x88>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003702:	f001 fe4b 	bl	800539c <vPortValidateInterruptPriority>

    portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
    {
        uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

        __asm volatile
 8003706:	f3ef 8211 	mrs	r2, BASEPRI
 800370a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800370e:	f383 8811 	msr	BASEPRI, r3
 8003712:	f3bf 8f6f 	isb	sy
 8003716:	f3bf 8f4f 	dsb	sy
 800371a:	61fa      	str	r2, [r7, #28]
 800371c:	61bb      	str	r3, [r7, #24]
            : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );

        /* This return will not be reached but is necessary to prevent compiler
         * warnings. */
        return ulOriginalBASEPRI;
 800371e:	69fb      	ldr	r3, [r7, #28]
    /* Similar to xQueueGenericSend, except without blocking if there is no room
     * in the queue.  Also don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003720:	637b      	str	r3, [r7, #52]	; 0x34
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003722:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003724:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003726:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003728:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800372a:	429a      	cmp	r2, r3
 800372c:	d302      	bcc.n	8003734 <xQueueGenericSendFromISR+0xbc>
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	2b02      	cmp	r3, #2
 8003732:	d13e      	bne.n	80037b2 <xQueueGenericSendFromISR+0x13a>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8003734:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003736:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800373a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800373e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003742:	62fb      	str	r3, [r7, #44]	; 0x2c
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003744:	683a      	ldr	r2, [r7, #0]
 8003746:	68b9      	ldr	r1, [r7, #8]
 8003748:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800374a:	f000 f942 	bl	80039d2 <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 800374e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003752:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003756:	d112      	bne.n	800377e <xQueueGenericSendFromISR+0x106>
                            }
                        }
                    }
                #else /* configUSE_QUEUE_SETS */
                    {
                        if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003758:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800375a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800375c:	2b00      	cmp	r3, #0
 800375e:	d025      	beq.n	80037ac <xQueueGenericSendFromISR+0x134>
                        {
                            if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003762:	3324      	adds	r3, #36	; 0x24
 8003764:	4618      	mov	r0, r3
 8003766:	f000 fe59 	bl	800441c <xTaskRemoveFromEventList>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d01d      	beq.n	80037ac <xQueueGenericSendFromISR+0x134>
                            {
                                /* The task waiting has a higher priority so record that a
                                 * context switch is required. */
                                if( pxHigherPriorityTaskWoken != NULL )
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d01a      	beq.n	80037ac <xQueueGenericSendFromISR+0x134>
                                {
                                    *pxHigherPriorityTaskWoken = pdTRUE;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2201      	movs	r2, #1
 800377a:	601a      	str	r2, [r3, #0]
 800377c:	e016      	b.n	80037ac <xQueueGenericSendFromISR+0x134>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                configASSERT( cTxLock != queueINT8_MAX );
 800377e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8003782:	2b7f      	cmp	r3, #127	; 0x7f
 8003784:	d10a      	bne.n	800379c <xQueueGenericSendFromISR+0x124>
        __asm volatile
 8003786:	f04f 0350 	mov.w	r3, #80	; 0x50
 800378a:	f383 8811 	msr	BASEPRI, r3
 800378e:	f3bf 8f6f 	isb	sy
 8003792:	f3bf 8f4f 	dsb	sy
 8003796:	617b      	str	r3, [r7, #20]
    }
 8003798:	bf00      	nop
 800379a:	e7fe      	b.n	800379a <xQueueGenericSendFromISR+0x122>

                pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800379c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80037a0:	3301      	adds	r3, #1
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	b25a      	sxtb	r2, r3
 80037a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            }

            xReturn = pdPASS;
 80037ac:	2301      	movs	r3, #1
 80037ae:	63fb      	str	r3, [r7, #60]	; 0x3c
        {
 80037b0:	e001      	b.n	80037b6 <xQueueGenericSendFromISR+0x13e>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80037b2:	2300      	movs	r3, #0
 80037b4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80037b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037b8:	613b      	str	r3, [r7, #16]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80037ba:	693b      	ldr	r3, [r7, #16]
 80037bc:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80037c0:	bf00      	nop
        }
    }
    portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80037c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	3740      	adds	r7, #64	; 0x40
 80037c8:	46bd      	mov	sp, r7
 80037ca:	bd80      	pop	{r7, pc}

080037cc <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80037cc:	b580      	push	{r7, lr}
 80037ce:	b08c      	sub	sp, #48	; 0x30
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	60f8      	str	r0, [r7, #12]
 80037d4:	60b9      	str	r1, [r7, #8]
 80037d6:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80037d8:	2300      	movs	r3, #0
 80037da:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80037e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d10a      	bne.n	80037fc <xQueueReceive+0x30>
        __asm volatile
 80037e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037ea:	f383 8811 	msr	BASEPRI, r3
 80037ee:	f3bf 8f6f 	isb	sy
 80037f2:	f3bf 8f4f 	dsb	sy
 80037f6:	623b      	str	r3, [r7, #32]
    }
 80037f8:	bf00      	nop
 80037fa:	e7fe      	b.n	80037fa <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80037fc:	68bb      	ldr	r3, [r7, #8]
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d103      	bne.n	800380a <xQueueReceive+0x3e>
 8003802:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003806:	2b00      	cmp	r3, #0
 8003808:	d101      	bne.n	800380e <xQueueReceive+0x42>
 800380a:	2301      	movs	r3, #1
 800380c:	e000      	b.n	8003810 <xQueueReceive+0x44>
 800380e:	2300      	movs	r3, #0
 8003810:	2b00      	cmp	r3, #0
 8003812:	d10a      	bne.n	800382a <xQueueReceive+0x5e>
        __asm volatile
 8003814:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003818:	f383 8811 	msr	BASEPRI, r3
 800381c:	f3bf 8f6f 	isb	sy
 8003820:	f3bf 8f4f 	dsb	sy
 8003824:	61fb      	str	r3, [r7, #28]
    }
 8003826:	bf00      	nop
 8003828:	e7fe      	b.n	8003828 <xQueueReceive+0x5c>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
        {
            configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800382a:	f000 ff93 	bl	8004754 <xTaskGetSchedulerState>
 800382e:	4603      	mov	r3, r0
 8003830:	2b00      	cmp	r3, #0
 8003832:	d102      	bne.n	800383a <xQueueReceive+0x6e>
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d101      	bne.n	800383e <xQueueReceive+0x72>
 800383a:	2301      	movs	r3, #1
 800383c:	e000      	b.n	8003840 <xQueueReceive+0x74>
 800383e:	2300      	movs	r3, #0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10a      	bne.n	800385a <xQueueReceive+0x8e>
        __asm volatile
 8003844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003848:	f383 8811 	msr	BASEPRI, r3
 800384c:	f3bf 8f6f 	isb	sy
 8003850:	f3bf 8f4f 	dsb	sy
 8003854:	61bb      	str	r3, [r7, #24]
    }
 8003856:	bf00      	nop
 8003858:	e7fe      	b.n	8003858 <xQueueReceive+0x8c>
    /*lint -save -e904  This function relaxes the coding standard somewhat to
     * allow return statements within the function itself.  This is done in the
     * interest of execution time efficiency. */
    for( ; ; )
    {
        taskENTER_CRITICAL();
 800385a:	f001 fcbd 	bl	80051d8 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800385e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003860:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003862:	627b      	str	r3, [r7, #36]	; 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003866:	2b00      	cmp	r3, #0
 8003868:	d01f      	beq.n	80038aa <xQueueReceive+0xde>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 800386a:	68b9      	ldr	r1, [r7, #8]
 800386c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800386e:	f000 f91a 	bl	8003aa6 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003872:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003874:	1e5a      	subs	r2, r3, #1
 8003876:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003878:	639a      	str	r2, [r3, #56]	; 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800387a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800387c:	691b      	ldr	r3, [r3, #16]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d00f      	beq.n	80038a2 <xQueueReceive+0xd6>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003884:	3310      	adds	r3, #16
 8003886:	4618      	mov	r0, r3
 8003888:	f000 fdc8 	bl	800441c <xTaskRemoveFromEventList>
 800388c:	4603      	mov	r3, r0
 800388e:	2b00      	cmp	r3, #0
 8003890:	d007      	beq.n	80038a2 <xQueueReceive+0xd6>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8003892:	4b3d      	ldr	r3, [pc, #244]	; (8003988 <xQueueReceive+0x1bc>)
 8003894:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003898:	601a      	str	r2, [r3, #0]
 800389a:	f3bf 8f4f 	dsb	sy
 800389e:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80038a2:	f001 fcc9 	bl	8005238 <vPortExitCritical>
                return pdPASS;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e069      	b.n	800397e <xQueueReceive+0x1b2>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d103      	bne.n	80038b8 <xQueueReceive+0xec>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80038b0:	f001 fcc2 	bl	8005238 <vPortExitCritical>
                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    return errQUEUE_EMPTY;
 80038b4:	2300      	movs	r3, #0
 80038b6:	e062      	b.n	800397e <xQueueReceive+0x1b2>
                }
                else if( xEntryTimeSet == pdFALSE )
 80038b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d106      	bne.n	80038cc <xQueueReceive+0x100>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80038be:	f107 0310 	add.w	r3, r7, #16
 80038c2:	4618      	mov	r0, r3
 80038c4:	f000 fe0c 	bl	80044e0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80038c8:	2301      	movs	r3, #1
 80038ca:	62fb      	str	r3, [r7, #44]	; 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80038cc:	f001 fcb4 	bl	8005238 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80038d0:	f000 fb86 	bl	8003fe0 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80038d4:	f001 fc80 	bl	80051d8 <vPortEnterCritical>
 80038d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038da:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80038de:	b25b      	sxtb	r3, r3
 80038e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038e4:	d103      	bne.n	80038ee <xQueueReceive+0x122>
 80038e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038e8:	2200      	movs	r2, #0
 80038ea:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80038f4:	b25b      	sxtb	r3, r3
 80038f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038fa:	d103      	bne.n	8003904 <xQueueReceive+0x138>
 80038fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003904:	f001 fc98 	bl	8005238 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003908:	1d3a      	adds	r2, r7, #4
 800390a:	f107 0310 	add.w	r3, r7, #16
 800390e:	4611      	mov	r1, r2
 8003910:	4618      	mov	r0, r3
 8003912:	f000 fdfb 	bl	800450c <xTaskCheckForTimeOut>
 8003916:	4603      	mov	r3, r0
 8003918:	2b00      	cmp	r3, #0
 800391a:	d123      	bne.n	8003964 <xQueueReceive+0x198>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800391c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800391e:	f000 f93a 	bl	8003b96 <prvIsQueueEmpty>
 8003922:	4603      	mov	r3, r0
 8003924:	2b00      	cmp	r3, #0
 8003926:	d017      	beq.n	8003958 <xQueueReceive+0x18c>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800392a:	3324      	adds	r3, #36	; 0x24
 800392c:	687a      	ldr	r2, [r7, #4]
 800392e:	4611      	mov	r1, r2
 8003930:	4618      	mov	r0, r3
 8003932:	f000 fd23 	bl	800437c <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8003936:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003938:	f000 f8db 	bl	8003af2 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800393c:	f000 fb5e 	bl	8003ffc <xTaskResumeAll>
 8003940:	4603      	mov	r3, r0
 8003942:	2b00      	cmp	r3, #0
 8003944:	d189      	bne.n	800385a <xQueueReceive+0x8e>
                {
                    portYIELD_WITHIN_API();
 8003946:	4b10      	ldr	r3, [pc, #64]	; (8003988 <xQueueReceive+0x1bc>)
 8003948:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800394c:	601a      	str	r2, [r3, #0]
 800394e:	f3bf 8f4f 	dsb	sy
 8003952:	f3bf 8f6f 	isb	sy
 8003956:	e780      	b.n	800385a <xQueueReceive+0x8e>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8003958:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800395a:	f000 f8ca 	bl	8003af2 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800395e:	f000 fb4d 	bl	8003ffc <xTaskResumeAll>
 8003962:	e77a      	b.n	800385a <xQueueReceive+0x8e>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8003964:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003966:	f000 f8c4 	bl	8003af2 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800396a:	f000 fb47 	bl	8003ffc <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800396e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003970:	f000 f911 	bl	8003b96 <prvIsQueueEmpty>
 8003974:	4603      	mov	r3, r0
 8003976:	2b00      	cmp	r3, #0
 8003978:	f43f af6f 	beq.w	800385a <xQueueReceive+0x8e>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                return errQUEUE_EMPTY;
 800397c:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    } /*lint -restore */
}
 800397e:	4618      	mov	r0, r3
 8003980:	3730      	adds	r7, #48	; 0x30
 8003982:	46bd      	mov	sp, r7
 8003984:	bd80      	pop	{r7, pc}
 8003986:	bf00      	nop
 8003988:	e000ed04 	.word	0xe000ed04

0800398c <uxQueueSpacesAvailable>:
    return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
{
 800398c:	b580      	push	{r7, lr}
 800398e:	b086      	sub	sp, #24
 8003990:	af00      	add	r7, sp, #0
 8003992:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;
    Queue_t * const pxQueue = xQueue;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	617b      	str	r3, [r7, #20]

    configASSERT( pxQueue );
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d10a      	bne.n	80039b4 <uxQueueSpacesAvailable+0x28>
        __asm volatile
 800399e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039a2:	f383 8811 	msr	BASEPRI, r3
 80039a6:	f3bf 8f6f 	isb	sy
 80039aa:	f3bf 8f4f 	dsb	sy
 80039ae:	60fb      	str	r3, [r7, #12]
    }
 80039b0:	bf00      	nop
 80039b2:	e7fe      	b.n	80039b2 <uxQueueSpacesAvailable+0x26>

    taskENTER_CRITICAL();
 80039b4:	f001 fc10 	bl	80051d8 <vPortEnterCritical>
    {
        uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039c0:	1ad3      	subs	r3, r2, r3
 80039c2:	613b      	str	r3, [r7, #16]
    }
    taskEXIT_CRITICAL();
 80039c4:	f001 fc38 	bl	8005238 <vPortExitCritical>

    return uxReturn;
 80039c8:	693b      	ldr	r3, [r7, #16]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}

080039d2 <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 80039d2:	b580      	push	{r7, lr}
 80039d4:	b086      	sub	sp, #24
 80039d6:	af00      	add	r7, sp, #0
 80039d8:	60f8      	str	r0, [r7, #12]
 80039da:	60b9      	str	r1, [r7, #8]
 80039dc:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80039de:	2300      	movs	r3, #0
 80039e0:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039e6:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d10d      	bne.n	8003a0c <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
            {
                if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d14d      	bne.n	8003a94 <prvCopyDataToQueue+0xc2>
                {
                    /* The mutex is no longer being held. */
                    xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	689b      	ldr	r3, [r3, #8]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f000 fec7 	bl	8004790 <xTaskPriorityDisinherit>
 8003a02:	6178      	str	r0, [r7, #20]
                    pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2200      	movs	r2, #0
 8003a08:	609a      	str	r2, [r3, #8]
 8003a0a:	e043      	b.n	8003a94 <prvCopyDataToQueue+0xc2>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d119      	bne.n	8003a46 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6858      	ldr	r0, [r3, #4]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a1a:	461a      	mov	r2, r3
 8003a1c:	68b9      	ldr	r1, [r7, #8]
 8003a1e:	f001 ff1f 	bl	8005860 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;                                                       /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	685a      	ldr	r2, [r3, #4]
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a2a:	441a      	add	r2, r3
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )                                             /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	685a      	ldr	r2, [r3, #4]
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d32b      	bcc.n	8003a94 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	605a      	str	r2, [r3, #4]
 8003a44:	e026      	b.n	8003a94 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003a46:	68fb      	ldr	r3, [r7, #12]
 8003a48:	68d8      	ldr	r0, [r3, #12]
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a4e:	461a      	mov	r2, r3
 8003a50:	68b9      	ldr	r1, [r7, #8]
 8003a52:	f001 ff05 	bl	8005860 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	68da      	ldr	r2, [r3, #12]
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a5e:	425b      	negs	r3, r3
 8003a60:	441a      	add	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	68da      	ldr	r2, [r3, #12]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	429a      	cmp	r2, r3
 8003a70:	d207      	bcs.n	8003a82 <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	689a      	ldr	r2, [r3, #8]
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	425b      	negs	r3, r3
 8003a7c:	441a      	add	r2, r3
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	2b02      	cmp	r3, #2
 8003a86:	d105      	bne.n	8003a94 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d002      	beq.n	8003a94 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	3b01      	subs	r3, #1
 8003a92:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003a94:	693b      	ldr	r3, [r7, #16]
 8003a96:	1c5a      	adds	r2, r3, #1
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	639a      	str	r2, [r3, #56]	; 0x38

    return xReturn;
 8003a9c:	697b      	ldr	r3, [r7, #20]
}
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	3718      	adds	r7, #24
 8003aa2:	46bd      	mov	sp, r7
 8003aa4:	bd80      	pop	{r7, pc}

08003aa6 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8003aa6:	b580      	push	{r7, lr}
 8003aa8:	b082      	sub	sp, #8
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	6078      	str	r0, [r7, #4]
 8003aae:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d018      	beq.n	8003aea <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;           /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	68da      	ldr	r2, [r3, #12]
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac0:	441a      	add	r2, r3
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68da      	ldr	r2, [r3, #12]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	429a      	cmp	r2, r3
 8003ad0:	d303      	bcc.n	8003ada <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681a      	ldr	r2, [r3, #0]
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	68d9      	ldr	r1, [r3, #12]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ae2:	461a      	mov	r2, r3
 8003ae4:	6838      	ldr	r0, [r7, #0]
 8003ae6:	f001 febb 	bl	8005860 <memcpy>
    }
}
 8003aea:	bf00      	nop
 8003aec:	3708      	adds	r7, #8
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}

08003af2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003af2:	b580      	push	{r7, lr}
 8003af4:	b084      	sub	sp, #16
 8003af6:	af00      	add	r7, sp, #0
 8003af8:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8003afa:	f001 fb6d 	bl	80051d8 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003b04:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003b06:	e011      	b.n	8003b2c <prvUnlockQueue+0x3a>
                }
            #else /* configUSE_QUEUE_SETS */
                {
                    /* Tasks that are removed from the event list will get added to
                     * the pending ready list as the scheduler is still suspended. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d012      	beq.n	8003b36 <prvUnlockQueue+0x44>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	3324      	adds	r3, #36	; 0x24
 8003b14:	4618      	mov	r0, r3
 8003b16:	f000 fc81 	bl	800441c <xTaskRemoveFromEventList>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d001      	beq.n	8003b24 <prvUnlockQueue+0x32>
                        {
                            /* The task waiting has a higher priority so record that
                             * a context switch is required. */
                            vTaskMissedYield();
 8003b20:	f000 fd5a 	bl	80045d8 <vTaskMissedYield>
                        break;
                    }
                }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8003b24:	7bfb      	ldrb	r3, [r7, #15]
 8003b26:	3b01      	subs	r3, #1
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8003b2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	dce9      	bgt.n	8003b08 <prvUnlockQueue+0x16>
 8003b34:	e000      	b.n	8003b38 <prvUnlockQueue+0x46>
                        break;
 8003b36:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	22ff      	movs	r2, #255	; 0xff
 8003b3c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    taskEXIT_CRITICAL();
 8003b40:	f001 fb7a 	bl	8005238 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8003b44:	f001 fb48 	bl	80051d8 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003b4e:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b50:	e011      	b.n	8003b76 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	691b      	ldr	r3, [r3, #16]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d012      	beq.n	8003b80 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	3310      	adds	r3, #16
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f000 fc5c 	bl	800441c <xTaskRemoveFromEventList>
 8003b64:	4603      	mov	r3, r0
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d001      	beq.n	8003b6e <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8003b6a:	f000 fd35 	bl	80045d8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8003b6e:	7bbb      	ldrb	r3, [r7, #14]
 8003b70:	3b01      	subs	r3, #1
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8003b76:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	dce9      	bgt.n	8003b52 <prvUnlockQueue+0x60>
 8003b7e:	e000      	b.n	8003b82 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8003b80:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	22ff      	movs	r2, #255	; 0xff
 8003b86:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    }
    taskEXIT_CRITICAL();
 8003b8a:	f001 fb55 	bl	8005238 <vPortExitCritical>
}
 8003b8e:	bf00      	nop
 8003b90:	3710      	adds	r7, #16
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}

08003b96 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8003b96:	b580      	push	{r7, lr}
 8003b98:	b084      	sub	sp, #16
 8003b9a:	af00      	add	r7, sp, #0
 8003b9c:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003b9e:	f001 fb1b 	bl	80051d8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d102      	bne.n	8003bb0 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8003baa:	2301      	movs	r3, #1
 8003bac:	60fb      	str	r3, [r7, #12]
 8003bae:	e001      	b.n	8003bb4 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8003bb0:	2300      	movs	r3, #0
 8003bb2:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003bb4:	f001 fb40 	bl	8005238 <vPortExitCritical>

    return xReturn;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
}
 8003bba:	4618      	mov	r0, r3
 8003bbc:	3710      	adds	r7, #16
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd80      	pop	{r7, pc}

08003bc2 <prvIsQueueFull>:
    return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 8003bc2:	b580      	push	{r7, lr}
 8003bc4:	b084      	sub	sp, #16
 8003bc6:	af00      	add	r7, sp, #0
 8003bc8:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8003bca:	f001 fb05 	bl	80051d8 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bd6:	429a      	cmp	r2, r3
 8003bd8:	d102      	bne.n	8003be0 <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	60fb      	str	r3, [r7, #12]
 8003bde:	e001      	b.n	8003be4 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 8003be0:	2300      	movs	r3, #0
 8003be2:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8003be4:	f001 fb28 	bl	8005238 <vPortExitCritical>

    return xReturn;
 8003be8:	68fb      	ldr	r3, [r7, #12]
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3710      	adds	r7, #16
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
	...

08003bf4 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
    {
 8003bf4:	b480      	push	{r7}
 8003bf6:	b085      	sub	sp, #20
 8003bf8:	af00      	add	r7, sp, #0
 8003bfa:	6078      	str	r0, [r7, #4]
 8003bfc:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;

        /* See if there is an empty space in the registry.  A NULL name denotes
         * a free slot. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003bfe:	2300      	movs	r3, #0
 8003c00:	60fb      	str	r3, [r7, #12]
 8003c02:	e014      	b.n	8003c2e <vQueueAddToRegistry+0x3a>
        {
            if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003c04:	4a0f      	ldr	r2, [pc, #60]	; (8003c44 <vQueueAddToRegistry+0x50>)
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d10b      	bne.n	8003c28 <vQueueAddToRegistry+0x34>
            {
                /* Store the information on this queue. */
                xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003c10:	490c      	ldr	r1, [pc, #48]	; (8003c44 <vQueueAddToRegistry+0x50>)
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	683a      	ldr	r2, [r7, #0]
 8003c16:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
                xQueueRegistry[ ux ].xHandle = xQueue;
 8003c1a:	4a0a      	ldr	r2, [pc, #40]	; (8003c44 <vQueueAddToRegistry+0x50>)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	00db      	lsls	r3, r3, #3
 8003c20:	4413      	add	r3, r2
 8003c22:	687a      	ldr	r2, [r7, #4]
 8003c24:	605a      	str	r2, [r3, #4]

                traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
                break;
 8003c26:	e006      	b.n	8003c36 <vQueueAddToRegistry+0x42>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	60fb      	str	r3, [r7, #12]
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2b07      	cmp	r3, #7
 8003c32:	d9e7      	bls.n	8003c04 <vQueueAddToRegistry+0x10>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
 8003c34:	bf00      	nop
 8003c36:	bf00      	nop
 8003c38:	3714      	adds	r7, #20
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	20000210 	.word	0x20000210

08003c48 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8003c58:	f001 fabe 	bl	80051d8 <vPortEnterCritical>
 8003c5c:	697b      	ldr	r3, [r7, #20]
 8003c5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003c62:	b25b      	sxtb	r3, r3
 8003c64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c68:	d103      	bne.n	8003c72 <vQueueWaitForMessageRestricted+0x2a>
 8003c6a:	697b      	ldr	r3, [r7, #20]
 8003c6c:	2200      	movs	r2, #0
 8003c6e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003c78:	b25b      	sxtb	r3, r3
 8003c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c7e:	d103      	bne.n	8003c88 <vQueueWaitForMessageRestricted+0x40>
 8003c80:	697b      	ldr	r3, [r7, #20]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003c88:	f001 fad6 	bl	8005238 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003c8c:	697b      	ldr	r3, [r7, #20]
 8003c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d106      	bne.n	8003ca2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	3324      	adds	r3, #36	; 0x24
 8003c98:	687a      	ldr	r2, [r7, #4]
 8003c9a:	68b9      	ldr	r1, [r7, #8]
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	f000 fb91 	bl	80043c4 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8003ca2:	6978      	ldr	r0, [r7, #20]
 8003ca4:	f7ff ff25 	bl	8003af2 <prvUnlockQueue>
    }
 8003ca8:	bf00      	nop
 8003caa:	3718      	adds	r7, #24
 8003cac:	46bd      	mov	sp, r7
 8003cae:	bd80      	pop	{r7, pc}

08003cb0 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b08c      	sub	sp, #48	; 0x30
 8003cb4:	af04      	add	r7, sp, #16
 8003cb6:	60f8      	str	r0, [r7, #12]
 8003cb8:	60b9      	str	r1, [r7, #8]
 8003cba:	603b      	str	r3, [r7, #0]
 8003cbc:	4613      	mov	r3, r2
 8003cbe:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8003cc0:	88fb      	ldrh	r3, [r7, #6]
 8003cc2:	009b      	lsls	r3, r3, #2
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f001 fba9 	bl	800541c <pvPortMalloc>
 8003cca:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d00e      	beq.n	8003cf0 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003cd2:	2058      	movs	r0, #88	; 0x58
 8003cd4:	f001 fba2 	bl	800541c <pvPortMalloc>
 8003cd8:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d003      	beq.n	8003ce8 <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8003ce0:	69fb      	ldr	r3, [r7, #28]
 8003ce2:	697a      	ldr	r2, [r7, #20]
 8003ce4:	631a      	str	r2, [r3, #48]	; 0x30
 8003ce6:	e005      	b.n	8003cf4 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 8003ce8:	6978      	ldr	r0, [r7, #20]
 8003cea:	f001 fc77 	bl	80055dc <vPortFree>
 8003cee:	e001      	b.n	8003cf4 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8003cf0:	2300      	movs	r3, #0
 8003cf2:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d013      	beq.n	8003d22 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003cfa:	88fa      	ldrh	r2, [r7, #6]
 8003cfc:	2300      	movs	r3, #0
 8003cfe:	9303      	str	r3, [sp, #12]
 8003d00:	69fb      	ldr	r3, [r7, #28]
 8003d02:	9302      	str	r3, [sp, #8]
 8003d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d06:	9301      	str	r3, [sp, #4]
 8003d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d0a:	9300      	str	r3, [sp, #0]
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	68b9      	ldr	r1, [r7, #8]
 8003d10:	68f8      	ldr	r0, [r7, #12]
 8003d12:	f000 f80e 	bl	8003d32 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 8003d16:	69f8      	ldr	r0, [r7, #28]
 8003d18:	f000 f8a2 	bl	8003e60 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	61bb      	str	r3, [r7, #24]
 8003d20:	e002      	b.n	8003d28 <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003d22:	f04f 33ff 	mov.w	r3, #4294967295
 8003d26:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 8003d28:	69bb      	ldr	r3, [r7, #24]
    }
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3720      	adds	r7, #32
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b088      	sub	sp, #32
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	60f8      	str	r0, [r7, #12]
 8003d3a:	60b9      	str	r1, [r7, #8]
 8003d3c:	607a      	str	r2, [r7, #4]
 8003d3e:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d42:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	461a      	mov	r2, r3
 8003d4a:	21a5      	movs	r1, #165	; 0xa5
 8003d4c:	f001 fd96 	bl	800587c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	009b      	lsls	r3, r3, #2
 8003d5e:	4413      	add	r3, r2
 8003d60:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003d62:	69bb      	ldr	r3, [r7, #24]
 8003d64:	f023 0307 	bic.w	r3, r3, #7
 8003d68:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003d6a:	69bb      	ldr	r3, [r7, #24]
 8003d6c:	f003 0307 	and.w	r3, r3, #7
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d00a      	beq.n	8003d8a <prvInitialiseNewTask+0x58>
        __asm volatile
 8003d74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d78:	f383 8811 	msr	BASEPRI, r3
 8003d7c:	f3bf 8f6f 	isb	sy
 8003d80:	f3bf 8f4f 	dsb	sy
 8003d84:	617b      	str	r3, [r7, #20]
    }
 8003d86:	bf00      	nop
 8003d88:	e7fe      	b.n	8003d88 <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8003d8a:	68bb      	ldr	r3, [r7, #8]
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d01f      	beq.n	8003dd0 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003d90:	2300      	movs	r3, #0
 8003d92:	61fb      	str	r3, [r7, #28]
 8003d94:	e012      	b.n	8003dbc <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003d96:	68ba      	ldr	r2, [r7, #8]
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	4413      	add	r3, r2
 8003d9c:	7819      	ldrb	r1, [r3, #0]
 8003d9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003da0:	69fb      	ldr	r3, [r7, #28]
 8003da2:	4413      	add	r3, r2
 8003da4:	3334      	adds	r3, #52	; 0x34
 8003da6:	460a      	mov	r2, r1
 8003da8:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	69fb      	ldr	r3, [r7, #28]
 8003dae:	4413      	add	r3, r2
 8003db0:	781b      	ldrb	r3, [r3, #0]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d006      	beq.n	8003dc4 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003db6:	69fb      	ldr	r3, [r7, #28]
 8003db8:	3301      	adds	r3, #1
 8003dba:	61fb      	str	r3, [r7, #28]
 8003dbc:	69fb      	ldr	r3, [r7, #28]
 8003dbe:	2b09      	cmp	r3, #9
 8003dc0:	d9e9      	bls.n	8003d96 <prvInitialiseNewTask+0x64>
 8003dc2:	e000      	b.n	8003dc6 <prvInitialiseNewTask+0x94>
            {
                break;
 8003dc4:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003dc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dc8:	2200      	movs	r2, #0
 8003dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003dce:	e003      	b.n	8003dd8 <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003dd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003dd8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	d901      	bls.n	8003de2 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003dde:	2304      	movs	r3, #4
 8003de0:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8003de2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003de4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003de6:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8003de8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003dea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003dec:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 8003dee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003df0:	2200      	movs	r2, #0
 8003df2:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003df4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003df6:	3304      	adds	r3, #4
 8003df8:	4618      	mov	r0, r3
 8003dfa:	f7ff f9c0 	bl	800317e <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003dfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e00:	3318      	adds	r3, #24
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7ff f9bb 	bl	800317e <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003e08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e0c:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e10:	f1c3 0205 	rsb	r2, r3, #5
 8003e14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e16:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003e18:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e1a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e1c:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8003e1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e20:	3350      	adds	r3, #80	; 0x50
 8003e22:	2204      	movs	r2, #4
 8003e24:	2100      	movs	r1, #0
 8003e26:	4618      	mov	r0, r3
 8003e28:	f001 fd28 	bl	800587c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8003e2c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e2e:	3354      	adds	r3, #84	; 0x54
 8003e30:	2201      	movs	r2, #1
 8003e32:	2100      	movs	r1, #0
 8003e34:	4618      	mov	r0, r3
 8003e36:	f001 fd21 	bl	800587c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003e3a:	683a      	ldr	r2, [r7, #0]
 8003e3c:	68f9      	ldr	r1, [r7, #12]
 8003e3e:	69b8      	ldr	r0, [r7, #24]
 8003e40:	f001 f898 	bl	8004f74 <pxPortInitialiseStack>
 8003e44:	4602      	mov	r2, r0
 8003e46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e48:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8003e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d002      	beq.n	8003e56 <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e52:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003e54:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003e56:	bf00      	nop
 8003e58:	3720      	adds	r7, #32
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
	...

08003e60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8003e68:	f001 f9b6 	bl	80051d8 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8003e6c:	4b2c      	ldr	r3, [pc, #176]	; (8003f20 <prvAddNewTaskToReadyList+0xc0>)
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	3301      	adds	r3, #1
 8003e72:	4a2b      	ldr	r2, [pc, #172]	; (8003f20 <prvAddNewTaskToReadyList+0xc0>)
 8003e74:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8003e76:	4b2b      	ldr	r3, [pc, #172]	; (8003f24 <prvAddNewTaskToReadyList+0xc4>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d109      	bne.n	8003e92 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8003e7e:	4a29      	ldr	r2, [pc, #164]	; (8003f24 <prvAddNewTaskToReadyList+0xc4>)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003e84:	4b26      	ldr	r3, [pc, #152]	; (8003f20 <prvAddNewTaskToReadyList+0xc0>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d110      	bne.n	8003eae <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8003e8c:	f000 fbc8 	bl	8004620 <prvInitialiseTaskLists>
 8003e90:	e00d      	b.n	8003eae <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8003e92:	4b25      	ldr	r3, [pc, #148]	; (8003f28 <prvAddNewTaskToReadyList+0xc8>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d109      	bne.n	8003eae <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003e9a:	4b22      	ldr	r3, [pc, #136]	; (8003f24 <prvAddNewTaskToReadyList+0xc4>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d802      	bhi.n	8003eae <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8003ea8:	4a1e      	ldr	r2, [pc, #120]	; (8003f24 <prvAddNewTaskToReadyList+0xc4>)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8003eae:	4b1f      	ldr	r3, [pc, #124]	; (8003f2c <prvAddNewTaskToReadyList+0xcc>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	4a1d      	ldr	r2, [pc, #116]	; (8003f2c <prvAddNewTaskToReadyList+0xcc>)
 8003eb6:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003eb8:	4b1c      	ldr	r3, [pc, #112]	; (8003f2c <prvAddNewTaskToReadyList+0xcc>)
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );

        prvAddTaskToReadyList( pxNewTCB );
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	409a      	lsls	r2, r3
 8003ec8:	4b19      	ldr	r3, [pc, #100]	; (8003f30 <prvAddNewTaskToReadyList+0xd0>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4313      	orrs	r3, r2
 8003ece:	4a18      	ldr	r2, [pc, #96]	; (8003f30 <prvAddNewTaskToReadyList+0xd0>)
 8003ed0:	6013      	str	r3, [r2, #0]
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003ed6:	4613      	mov	r3, r2
 8003ed8:	009b      	lsls	r3, r3, #2
 8003eda:	4413      	add	r3, r2
 8003edc:	009b      	lsls	r3, r3, #2
 8003ede:	4a15      	ldr	r2, [pc, #84]	; (8003f34 <prvAddNewTaskToReadyList+0xd4>)
 8003ee0:	441a      	add	r2, r3
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	3304      	adds	r3, #4
 8003ee6:	4619      	mov	r1, r3
 8003ee8:	4610      	mov	r0, r2
 8003eea:	f7ff f955 	bl	8003198 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8003eee:	f001 f9a3 	bl	8005238 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8003ef2:	4b0d      	ldr	r3, [pc, #52]	; (8003f28 <prvAddNewTaskToReadyList+0xc8>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d00e      	beq.n	8003f18 <prvAddNewTaskToReadyList+0xb8>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003efa:	4b0a      	ldr	r3, [pc, #40]	; (8003f24 <prvAddNewTaskToReadyList+0xc4>)
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f04:	429a      	cmp	r2, r3
 8003f06:	d207      	bcs.n	8003f18 <prvAddNewTaskToReadyList+0xb8>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8003f08:	4b0b      	ldr	r3, [pc, #44]	; (8003f38 <prvAddNewTaskToReadyList+0xd8>)
 8003f0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003f0e:	601a      	str	r2, [r3, #0]
 8003f10:	f3bf 8f4f 	dsb	sy
 8003f14:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003f18:	bf00      	nop
 8003f1a:	3708      	adds	r7, #8
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	20000328 	.word	0x20000328
 8003f24:	20000250 	.word	0x20000250
 8003f28:	20000334 	.word	0x20000334
 8003f2c:	20000344 	.word	0x20000344
 8003f30:	20000330 	.word	0x20000330
 8003f34:	20000254 	.word	0x20000254
 8003f38:	e000ed04 	.word	0xe000ed04

08003f3c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	b086      	sub	sp, #24
 8003f40:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8003f42:	4b20      	ldr	r3, [pc, #128]	; (8003fc4 <vTaskStartScheduler+0x88>)
 8003f44:	9301      	str	r3, [sp, #4]
 8003f46:	2300      	movs	r3, #0
 8003f48:	9300      	str	r3, [sp, #0]
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	2282      	movs	r2, #130	; 0x82
 8003f4e:	491e      	ldr	r1, [pc, #120]	; (8003fc8 <vTaskStartScheduler+0x8c>)
 8003f50:	481e      	ldr	r0, [pc, #120]	; (8003fcc <vTaskStartScheduler+0x90>)
 8003f52:	f7ff fead 	bl	8003cb0 <xTaskCreate>
 8003f56:	60f8      	str	r0, [r7, #12]
        }
    #endif /* configSUPPORT_STATIC_ALLOCATION */

    #if ( configUSE_TIMERS == 1 )
        {
            if( xReturn == pdPASS )
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d102      	bne.n	8003f64 <vTaskStartScheduler+0x28>
            {
                xReturn = xTimerCreateTimerTask();
 8003f5e:	f000 fcf7 	bl	8004950 <xTimerCreateTimerTask>
 8003f62:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2b01      	cmp	r3, #1
 8003f68:	d116      	bne.n	8003f98 <vTaskStartScheduler+0x5c>
        __asm volatile
 8003f6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6e:	f383 8811 	msr	BASEPRI, r3
 8003f72:	f3bf 8f6f 	isb	sy
 8003f76:	f3bf 8f4f 	dsb	sy
 8003f7a:	60bb      	str	r3, [r7, #8]
    }
 8003f7c:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8003f7e:	4b14      	ldr	r3, [pc, #80]	; (8003fd0 <vTaskStartScheduler+0x94>)
 8003f80:	f04f 32ff 	mov.w	r2, #4294967295
 8003f84:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8003f86:	4b13      	ldr	r3, [pc, #76]	; (8003fd4 <vTaskStartScheduler+0x98>)
 8003f88:	2201      	movs	r2, #1
 8003f8a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003f8c:	4b12      	ldr	r3, [pc, #72]	; (8003fd8 <vTaskStartScheduler+0x9c>)
 8003f8e:	2200      	movs	r2, #0
 8003f90:	601a      	str	r2, [r3, #0]

        traceTASK_SWITCHED_IN();

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8003f92:	f001 f87f 	bl	8005094 <xPortStartScheduler>
 8003f96:	e00e      	b.n	8003fb6 <vTaskStartScheduler+0x7a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f9e:	d10a      	bne.n	8003fb6 <vTaskStartScheduler+0x7a>
        __asm volatile
 8003fa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003fa4:	f383 8811 	msr	BASEPRI, r3
 8003fa8:	f3bf 8f6f 	isb	sy
 8003fac:	f3bf 8f4f 	dsb	sy
 8003fb0:	607b      	str	r3, [r7, #4]
    }
 8003fb2:	bf00      	nop
 8003fb4:	e7fe      	b.n	8003fb4 <vTaskStartScheduler+0x78>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8003fb6:	4b09      	ldr	r3, [pc, #36]	; (8003fdc <vTaskStartScheduler+0xa0>)
 8003fb8:	681b      	ldr	r3, [r3, #0]
}
 8003fba:	bf00      	nop
 8003fbc:	3710      	adds	r7, #16
 8003fbe:	46bd      	mov	sp, r7
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	2000034c 	.word	0x2000034c
 8003fc8:	08006198 	.word	0x08006198
 8003fcc:	080045f1 	.word	0x080045f1
 8003fd0:	20000348 	.word	0x20000348
 8003fd4:	20000334 	.word	0x20000334
 8003fd8:	2000032c 	.word	0x2000032c
 8003fdc:	2000000c 	.word	0x2000000c

08003fe0 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003fe0:	b480      	push	{r7}
 8003fe2:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8003fe4:	4b04      	ldr	r3, [pc, #16]	; (8003ff8 <vTaskSuspendAll+0x18>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	3301      	adds	r3, #1
 8003fea:	4a03      	ldr	r2, [pc, #12]	; (8003ff8 <vTaskSuspendAll+0x18>)
 8003fec:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8003fee:	bf00      	nop
 8003ff0:	46bd      	mov	sp, r7
 8003ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff6:	4770      	bx	lr
 8003ff8:	20000350 	.word	0x20000350

08003ffc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003ffc:	b580      	push	{r7, lr}
 8003ffe:	b084      	sub	sp, #16
 8004000:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8004002:	2300      	movs	r3, #0
 8004004:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8004006:	2300      	movs	r3, #0
 8004008:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800400a:	4b41      	ldr	r3, [pc, #260]	; (8004110 <xTaskResumeAll+0x114>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10a      	bne.n	8004028 <xTaskResumeAll+0x2c>
        __asm volatile
 8004012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004016:	f383 8811 	msr	BASEPRI, r3
 800401a:	f3bf 8f6f 	isb	sy
 800401e:	f3bf 8f4f 	dsb	sy
 8004022:	603b      	str	r3, [r7, #0]
    }
 8004024:	bf00      	nop
 8004026:	e7fe      	b.n	8004026 <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8004028:	f001 f8d6 	bl	80051d8 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 800402c:	4b38      	ldr	r3, [pc, #224]	; (8004110 <xTaskResumeAll+0x114>)
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	3b01      	subs	r3, #1
 8004032:	4a37      	ldr	r2, [pc, #220]	; (8004110 <xTaskResumeAll+0x114>)
 8004034:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004036:	4b36      	ldr	r3, [pc, #216]	; (8004110 <xTaskResumeAll+0x114>)
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d161      	bne.n	8004102 <xTaskResumeAll+0x106>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800403e:	4b35      	ldr	r3, [pc, #212]	; (8004114 <xTaskResumeAll+0x118>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d05d      	beq.n	8004102 <xTaskResumeAll+0x106>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004046:	e02e      	b.n	80040a6 <xTaskResumeAll+0xaa>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004048:	4b33      	ldr	r3, [pc, #204]	; (8004118 <xTaskResumeAll+0x11c>)
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	68db      	ldr	r3, [r3, #12]
 800404e:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	3318      	adds	r3, #24
 8004054:	4618      	mov	r0, r3
 8004056:	f7ff f8fc 	bl	8003252 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	3304      	adds	r3, #4
 800405e:	4618      	mov	r0, r3
 8004060:	f7ff f8f7 	bl	8003252 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004068:	2201      	movs	r2, #1
 800406a:	409a      	lsls	r2, r3
 800406c:	4b2b      	ldr	r3, [pc, #172]	; (800411c <xTaskResumeAll+0x120>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	4313      	orrs	r3, r2
 8004072:	4a2a      	ldr	r2, [pc, #168]	; (800411c <xTaskResumeAll+0x120>)
 8004074:	6013      	str	r3, [r2, #0]
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800407a:	4613      	mov	r3, r2
 800407c:	009b      	lsls	r3, r3, #2
 800407e:	4413      	add	r3, r2
 8004080:	009b      	lsls	r3, r3, #2
 8004082:	4a27      	ldr	r2, [pc, #156]	; (8004120 <xTaskResumeAll+0x124>)
 8004084:	441a      	add	r2, r3
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	3304      	adds	r3, #4
 800408a:	4619      	mov	r1, r3
 800408c:	4610      	mov	r0, r2
 800408e:	f7ff f883 	bl	8003198 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004096:	4b23      	ldr	r3, [pc, #140]	; (8004124 <xTaskResumeAll+0x128>)
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409c:	429a      	cmp	r2, r3
 800409e:	d302      	bcc.n	80040a6 <xTaskResumeAll+0xaa>
                    {
                        xYieldPending = pdTRUE;
 80040a0:	4b21      	ldr	r3, [pc, #132]	; (8004128 <xTaskResumeAll+0x12c>)
 80040a2:	2201      	movs	r2, #1
 80040a4:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80040a6:	4b1c      	ldr	r3, [pc, #112]	; (8004118 <xTaskResumeAll+0x11c>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d1cc      	bne.n	8004048 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d001      	beq.n	80040b8 <xTaskResumeAll+0xbc>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 80040b4:	f000 fb32 	bl	800471c <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80040b8:	4b1c      	ldr	r3, [pc, #112]	; (800412c <xTaskResumeAll+0x130>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d010      	beq.n	80040e6 <xTaskResumeAll+0xea>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 80040c4:	f000 f846 	bl	8004154 <xTaskIncrementTick>
 80040c8:	4603      	mov	r3, r0
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d002      	beq.n	80040d4 <xTaskResumeAll+0xd8>
                            {
                                xYieldPending = pdTRUE;
 80040ce:	4b16      	ldr	r3, [pc, #88]	; (8004128 <xTaskResumeAll+0x12c>)
 80040d0:	2201      	movs	r2, #1
 80040d2:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	3b01      	subs	r3, #1
 80040d8:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d1f1      	bne.n	80040c4 <xTaskResumeAll+0xc8>

                        xPendedTicks = 0;
 80040e0:	4b12      	ldr	r3, [pc, #72]	; (800412c <xTaskResumeAll+0x130>)
 80040e2:	2200      	movs	r2, #0
 80040e4:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 80040e6:	4b10      	ldr	r3, [pc, #64]	; (8004128 <xTaskResumeAll+0x12c>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d009      	beq.n	8004102 <xTaskResumeAll+0x106>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80040ee:	2301      	movs	r3, #1
 80040f0:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 80040f2:	4b0f      	ldr	r3, [pc, #60]	; (8004130 <xTaskResumeAll+0x134>)
 80040f4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040f8:	601a      	str	r2, [r3, #0]
 80040fa:	f3bf 8f4f 	dsb	sy
 80040fe:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8004102:	f001 f899 	bl	8005238 <vPortExitCritical>

    return xAlreadyYielded;
 8004106:	68bb      	ldr	r3, [r7, #8]
}
 8004108:	4618      	mov	r0, r3
 800410a:	3710      	adds	r7, #16
 800410c:	46bd      	mov	sp, r7
 800410e:	bd80      	pop	{r7, pc}
 8004110:	20000350 	.word	0x20000350
 8004114:	20000328 	.word	0x20000328
 8004118:	200002e8 	.word	0x200002e8
 800411c:	20000330 	.word	0x20000330
 8004120:	20000254 	.word	0x20000254
 8004124:	20000250 	.word	0x20000250
 8004128:	2000033c 	.word	0x2000033c
 800412c:	20000338 	.word	0x20000338
 8004130:	e000ed04 	.word	0xe000ed04

08004134 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004134:	b480      	push	{r7}
 8004136:	b083      	sub	sp, #12
 8004138:	af00      	add	r7, sp, #0
    TickType_t xTicks;

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800413a:	4b05      	ldr	r3, [pc, #20]	; (8004150 <xTaskGetTickCount+0x1c>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    return xTicks;
 8004140:	687b      	ldr	r3, [r7, #4]
}
 8004142:	4618      	mov	r0, r3
 8004144:	370c      	adds	r7, #12
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	2000032c 	.word	0x2000032c

08004154 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b086      	sub	sp, #24
 8004158:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800415a:	2300      	movs	r3, #0
 800415c:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800415e:	4b4e      	ldr	r3, [pc, #312]	; (8004298 <xTaskIncrementTick+0x144>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	2b00      	cmp	r3, #0
 8004164:	f040 808e 	bne.w	8004284 <xTaskIncrementTick+0x130>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004168:	4b4c      	ldr	r3, [pc, #304]	; (800429c <xTaskIncrementTick+0x148>)
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	3301      	adds	r3, #1
 800416e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8004170:	4a4a      	ldr	r2, [pc, #296]	; (800429c <xTaskIncrementTick+0x148>)
 8004172:	693b      	ldr	r3, [r7, #16]
 8004174:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004176:	693b      	ldr	r3, [r7, #16]
 8004178:	2b00      	cmp	r3, #0
 800417a:	d120      	bne.n	80041be <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 800417c:	4b48      	ldr	r3, [pc, #288]	; (80042a0 <xTaskIncrementTick+0x14c>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d00a      	beq.n	800419c <xTaskIncrementTick+0x48>
        __asm volatile
 8004186:	f04f 0350 	mov.w	r3, #80	; 0x50
 800418a:	f383 8811 	msr	BASEPRI, r3
 800418e:	f3bf 8f6f 	isb	sy
 8004192:	f3bf 8f4f 	dsb	sy
 8004196:	603b      	str	r3, [r7, #0]
    }
 8004198:	bf00      	nop
 800419a:	e7fe      	b.n	800419a <xTaskIncrementTick+0x46>
 800419c:	4b40      	ldr	r3, [pc, #256]	; (80042a0 <xTaskIncrementTick+0x14c>)
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	60fb      	str	r3, [r7, #12]
 80041a2:	4b40      	ldr	r3, [pc, #256]	; (80042a4 <xTaskIncrementTick+0x150>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	4a3e      	ldr	r2, [pc, #248]	; (80042a0 <xTaskIncrementTick+0x14c>)
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	4a3e      	ldr	r2, [pc, #248]	; (80042a4 <xTaskIncrementTick+0x150>)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6013      	str	r3, [r2, #0]
 80041b0:	4b3d      	ldr	r3, [pc, #244]	; (80042a8 <xTaskIncrementTick+0x154>)
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	3301      	adds	r3, #1
 80041b6:	4a3c      	ldr	r2, [pc, #240]	; (80042a8 <xTaskIncrementTick+0x154>)
 80041b8:	6013      	str	r3, [r2, #0]
 80041ba:	f000 faaf 	bl	800471c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80041be:	4b3b      	ldr	r3, [pc, #236]	; (80042ac <xTaskIncrementTick+0x158>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	693a      	ldr	r2, [r7, #16]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d348      	bcc.n	800425a <xTaskIncrementTick+0x106>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80041c8:	4b35      	ldr	r3, [pc, #212]	; (80042a0 <xTaskIncrementTick+0x14c>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d104      	bne.n	80041dc <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80041d2:	4b36      	ldr	r3, [pc, #216]	; (80042ac <xTaskIncrementTick+0x158>)
 80041d4:	f04f 32ff 	mov.w	r2, #4294967295
 80041d8:	601a      	str	r2, [r3, #0]
                    break;
 80041da:	e03e      	b.n	800425a <xTaskIncrementTick+0x106>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041dc:	4b30      	ldr	r3, [pc, #192]	; (80042a0 <xTaskIncrementTick+0x14c>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	68db      	ldr	r3, [r3, #12]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 80041ec:	693a      	ldr	r2, [r7, #16]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	429a      	cmp	r2, r3
 80041f2:	d203      	bcs.n	80041fc <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80041f4:	4a2d      	ldr	r2, [pc, #180]	; (80042ac <xTaskIncrementTick+0x158>)
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80041fa:	e02e      	b.n	800425a <xTaskIncrementTick+0x106>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	3304      	adds	r3, #4
 8004200:	4618      	mov	r0, r3
 8004202:	f7ff f826 	bl	8003252 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004206:	68bb      	ldr	r3, [r7, #8]
 8004208:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800420a:	2b00      	cmp	r3, #0
 800420c:	d004      	beq.n	8004218 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800420e:	68bb      	ldr	r3, [r7, #8]
 8004210:	3318      	adds	r3, #24
 8004212:	4618      	mov	r0, r3
 8004214:	f7ff f81d 	bl	8003252 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800421c:	2201      	movs	r2, #1
 800421e:	409a      	lsls	r2, r3
 8004220:	4b23      	ldr	r3, [pc, #140]	; (80042b0 <xTaskIncrementTick+0x15c>)
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	4313      	orrs	r3, r2
 8004226:	4a22      	ldr	r2, [pc, #136]	; (80042b0 <xTaskIncrementTick+0x15c>)
 8004228:	6013      	str	r3, [r2, #0]
 800422a:	68bb      	ldr	r3, [r7, #8]
 800422c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800422e:	4613      	mov	r3, r2
 8004230:	009b      	lsls	r3, r3, #2
 8004232:	4413      	add	r3, r2
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	4a1f      	ldr	r2, [pc, #124]	; (80042b4 <xTaskIncrementTick+0x160>)
 8004238:	441a      	add	r2, r3
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	3304      	adds	r3, #4
 800423e:	4619      	mov	r1, r3
 8004240:	4610      	mov	r0, r2
 8004242:	f7fe ffa9 	bl	8003198 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004246:	68bb      	ldr	r3, [r7, #8]
 8004248:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800424a:	4b1b      	ldr	r3, [pc, #108]	; (80042b8 <xTaskIncrementTick+0x164>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004250:	429a      	cmp	r2, r3
 8004252:	d3b9      	bcc.n	80041c8 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 8004254:	2301      	movs	r3, #1
 8004256:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004258:	e7b6      	b.n	80041c8 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800425a:	4b17      	ldr	r3, [pc, #92]	; (80042b8 <xTaskIncrementTick+0x164>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004260:	4914      	ldr	r1, [pc, #80]	; (80042b4 <xTaskIncrementTick+0x160>)
 8004262:	4613      	mov	r3, r2
 8004264:	009b      	lsls	r3, r3, #2
 8004266:	4413      	add	r3, r2
 8004268:	009b      	lsls	r3, r3, #2
 800426a:	440b      	add	r3, r1
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	2b01      	cmp	r3, #1
 8004270:	d901      	bls.n	8004276 <xTaskIncrementTick+0x122>
                {
                    xSwitchRequired = pdTRUE;
 8004272:	2301      	movs	r3, #1
 8004274:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 8004276:	4b11      	ldr	r3, [pc, #68]	; (80042bc <xTaskIncrementTick+0x168>)
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d007      	beq.n	800428e <xTaskIncrementTick+0x13a>
                {
                    xSwitchRequired = pdTRUE;
 800427e:	2301      	movs	r3, #1
 8004280:	617b      	str	r3, [r7, #20]
 8004282:	e004      	b.n	800428e <xTaskIncrementTick+0x13a>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8004284:	4b0e      	ldr	r3, [pc, #56]	; (80042c0 <xTaskIncrementTick+0x16c>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	3301      	adds	r3, #1
 800428a:	4a0d      	ldr	r2, [pc, #52]	; (80042c0 <xTaskIncrementTick+0x16c>)
 800428c:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 800428e:	697b      	ldr	r3, [r7, #20]
}
 8004290:	4618      	mov	r0, r3
 8004292:	3718      	adds	r7, #24
 8004294:	46bd      	mov	sp, r7
 8004296:	bd80      	pop	{r7, pc}
 8004298:	20000350 	.word	0x20000350
 800429c:	2000032c 	.word	0x2000032c
 80042a0:	200002e0 	.word	0x200002e0
 80042a4:	200002e4 	.word	0x200002e4
 80042a8:	20000340 	.word	0x20000340
 80042ac:	20000348 	.word	0x20000348
 80042b0:	20000330 	.word	0x20000330
 80042b4:	20000254 	.word	0x20000254
 80042b8:	20000250 	.word	0x20000250
 80042bc:	2000033c 	.word	0x2000033c
 80042c0:	20000338 	.word	0x20000338

080042c4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80042c4:	b480      	push	{r7}
 80042c6:	b087      	sub	sp, #28
 80042c8:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80042ca:	4b27      	ldr	r3, [pc, #156]	; (8004368 <vTaskSwitchContext+0xa4>)
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d003      	beq.n	80042da <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 80042d2:	4b26      	ldr	r3, [pc, #152]	; (800436c <vTaskSwitchContext+0xa8>)
 80042d4:	2201      	movs	r2, #1
 80042d6:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 80042d8:	e03f      	b.n	800435a <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 80042da:	4b24      	ldr	r3, [pc, #144]	; (800436c <vTaskSwitchContext+0xa8>)
 80042dc:	2200      	movs	r2, #0
 80042de:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80042e0:	4b23      	ldr	r3, [pc, #140]	; (8004370 <vTaskSwitchContext+0xac>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	fab3 f383 	clz	r3, r3
 80042ec:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 80042ee:	7afb      	ldrb	r3, [r7, #11]
 80042f0:	f1c3 031f 	rsb	r3, r3, #31
 80042f4:	617b      	str	r3, [r7, #20]
 80042f6:	491f      	ldr	r1, [pc, #124]	; (8004374 <vTaskSwitchContext+0xb0>)
 80042f8:	697a      	ldr	r2, [r7, #20]
 80042fa:	4613      	mov	r3, r2
 80042fc:	009b      	lsls	r3, r3, #2
 80042fe:	4413      	add	r3, r2
 8004300:	009b      	lsls	r3, r3, #2
 8004302:	440b      	add	r3, r1
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d10a      	bne.n	8004320 <vTaskSwitchContext+0x5c>
        __asm volatile
 800430a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800430e:	f383 8811 	msr	BASEPRI, r3
 8004312:	f3bf 8f6f 	isb	sy
 8004316:	f3bf 8f4f 	dsb	sy
 800431a:	607b      	str	r3, [r7, #4]
    }
 800431c:	bf00      	nop
 800431e:	e7fe      	b.n	800431e <vTaskSwitchContext+0x5a>
 8004320:	697a      	ldr	r2, [r7, #20]
 8004322:	4613      	mov	r3, r2
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	4413      	add	r3, r2
 8004328:	009b      	lsls	r3, r3, #2
 800432a:	4a12      	ldr	r2, [pc, #72]	; (8004374 <vTaskSwitchContext+0xb0>)
 800432c:	4413      	add	r3, r2
 800432e:	613b      	str	r3, [r7, #16]
 8004330:	693b      	ldr	r3, [r7, #16]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	685a      	ldr	r2, [r3, #4]
 8004336:	693b      	ldr	r3, [r7, #16]
 8004338:	605a      	str	r2, [r3, #4]
 800433a:	693b      	ldr	r3, [r7, #16]
 800433c:	685a      	ldr	r2, [r3, #4]
 800433e:	693b      	ldr	r3, [r7, #16]
 8004340:	3308      	adds	r3, #8
 8004342:	429a      	cmp	r2, r3
 8004344:	d104      	bne.n	8004350 <vTaskSwitchContext+0x8c>
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	685a      	ldr	r2, [r3, #4]
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	605a      	str	r2, [r3, #4]
 8004350:	693b      	ldr	r3, [r7, #16]
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	4a08      	ldr	r2, [pc, #32]	; (8004378 <vTaskSwitchContext+0xb4>)
 8004358:	6013      	str	r3, [r2, #0]
}
 800435a:	bf00      	nop
 800435c:	371c      	adds	r7, #28
 800435e:	46bd      	mov	sp, r7
 8004360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004364:	4770      	bx	lr
 8004366:	bf00      	nop
 8004368:	20000350 	.word	0x20000350
 800436c:	2000033c 	.word	0x2000033c
 8004370:	20000330 	.word	0x20000330
 8004374:	20000254 	.word	0x20000254
 8004378:	20000250 	.word	0x20000250

0800437c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	6039      	str	r1, [r7, #0]
    configASSERT( pxEventList );
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10a      	bne.n	80043a2 <vTaskPlaceOnEventList+0x26>
        __asm volatile
 800438c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004390:	f383 8811 	msr	BASEPRI, r3
 8004394:	f3bf 8f6f 	isb	sy
 8004398:	f3bf 8f4f 	dsb	sy
 800439c:	60fb      	str	r3, [r7, #12]
    }
 800439e:	bf00      	nop
 80043a0:	e7fe      	b.n	80043a0 <vTaskPlaceOnEventList+0x24>

    /* Place the event list item of the TCB in the appropriate event list.
     * This is placed in the list in priority order so the highest priority task
     * is the first to be woken by the event.  The queue that contains the event
     * list is locked, preventing simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80043a2:	4b07      	ldr	r3, [pc, #28]	; (80043c0 <vTaskPlaceOnEventList+0x44>)
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	3318      	adds	r3, #24
 80043a8:	4619      	mov	r1, r3
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	f7fe ff18 	bl	80031e0 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80043b0:	2101      	movs	r1, #1
 80043b2:	6838      	ldr	r0, [r7, #0]
 80043b4:	f000 fa66 	bl	8004884 <prvAddCurrentTaskToDelayedList>
}
 80043b8:	bf00      	nop
 80043ba:	3710      	adds	r7, #16
 80043bc:	46bd      	mov	sp, r7
 80043be:	bd80      	pop	{r7, pc}
 80043c0:	20000250 	.word	0x20000250

080043c4 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80043c4:	b580      	push	{r7, lr}
 80043c6:	b086      	sub	sp, #24
 80043c8:	af00      	add	r7, sp, #0
 80043ca:	60f8      	str	r0, [r7, #12]
 80043cc:	60b9      	str	r1, [r7, #8]
 80043ce:	607a      	str	r2, [r7, #4]
        configASSERT( pxEventList );
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d10a      	bne.n	80043ec <vTaskPlaceOnEventListRestricted+0x28>
        __asm volatile
 80043d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80043da:	f383 8811 	msr	BASEPRI, r3
 80043de:	f3bf 8f6f 	isb	sy
 80043e2:	f3bf 8f4f 	dsb	sy
 80043e6:	617b      	str	r3, [r7, #20]
    }
 80043e8:	bf00      	nop
 80043ea:	e7fe      	b.n	80043ea <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80043ec:	4b0a      	ldr	r3, [pc, #40]	; (8004418 <vTaskPlaceOnEventListRestricted+0x54>)
 80043ee:	681b      	ldr	r3, [r3, #0]
 80043f0:	3318      	adds	r3, #24
 80043f2:	4619      	mov	r1, r3
 80043f4:	68f8      	ldr	r0, [r7, #12]
 80043f6:	f7fe fecf 	bl	8003198 <vListInsertEnd>

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d002      	beq.n	8004406 <vTaskPlaceOnEventListRestricted+0x42>
        {
            xTicksToWait = portMAX_DELAY;
 8004400:	f04f 33ff 	mov.w	r3, #4294967295
 8004404:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004406:	6879      	ldr	r1, [r7, #4]
 8004408:	68b8      	ldr	r0, [r7, #8]
 800440a:	f000 fa3b 	bl	8004884 <prvAddCurrentTaskToDelayedList>
    }
 800440e:	bf00      	nop
 8004410:	3718      	adds	r7, #24
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	20000250 	.word	0x20000250

0800441c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b086      	sub	sp, #24
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
     * get called - the lock count on the queue will get modified instead.  This
     * means exclusive access to the event list is guaranteed here.
     *
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	68db      	ldr	r3, [r3, #12]
 8004428:	68db      	ldr	r3, [r3, #12]
 800442a:	613b      	str	r3, [r7, #16]
    configASSERT( pxUnblockedTCB );
 800442c:	693b      	ldr	r3, [r7, #16]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d10a      	bne.n	8004448 <xTaskRemoveFromEventList+0x2c>
        __asm volatile
 8004432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004436:	f383 8811 	msr	BASEPRI, r3
 800443a:	f3bf 8f6f 	isb	sy
 800443e:	f3bf 8f4f 	dsb	sy
 8004442:	60fb      	str	r3, [r7, #12]
    }
 8004444:	bf00      	nop
 8004446:	e7fe      	b.n	8004446 <xTaskRemoveFromEventList+0x2a>
    ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004448:	693b      	ldr	r3, [r7, #16]
 800444a:	3318      	adds	r3, #24
 800444c:	4618      	mov	r0, r3
 800444e:	f7fe ff00 	bl	8003252 <uxListRemove>

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004452:	4b1d      	ldr	r3, [pc, #116]	; (80044c8 <xTaskRemoveFromEventList+0xac>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d11c      	bne.n	8004494 <xTaskRemoveFromEventList+0x78>
    {
        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800445a:	693b      	ldr	r3, [r7, #16]
 800445c:	3304      	adds	r3, #4
 800445e:	4618      	mov	r0, r3
 8004460:	f7fe fef7 	bl	8003252 <uxListRemove>
        prvAddTaskToReadyList( pxUnblockedTCB );
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004468:	2201      	movs	r2, #1
 800446a:	409a      	lsls	r2, r3
 800446c:	4b17      	ldr	r3, [pc, #92]	; (80044cc <xTaskRemoveFromEventList+0xb0>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4313      	orrs	r3, r2
 8004472:	4a16      	ldr	r2, [pc, #88]	; (80044cc <xTaskRemoveFromEventList+0xb0>)
 8004474:	6013      	str	r3, [r2, #0]
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800447a:	4613      	mov	r3, r2
 800447c:	009b      	lsls	r3, r3, #2
 800447e:	4413      	add	r3, r2
 8004480:	009b      	lsls	r3, r3, #2
 8004482:	4a13      	ldr	r2, [pc, #76]	; (80044d0 <xTaskRemoveFromEventList+0xb4>)
 8004484:	441a      	add	r2, r3
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	3304      	adds	r3, #4
 800448a:	4619      	mov	r1, r3
 800448c:	4610      	mov	r0, r2
 800448e:	f7fe fe83 	bl	8003198 <vListInsertEnd>
 8004492:	e005      	b.n	80044a0 <xTaskRemoveFromEventList+0x84>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	3318      	adds	r3, #24
 8004498:	4619      	mov	r1, r3
 800449a:	480e      	ldr	r0, [pc, #56]	; (80044d4 <xTaskRemoveFromEventList+0xb8>)
 800449c:	f7fe fe7c 	bl	8003198 <vListInsertEnd>
    }

    if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044a4:	4b0c      	ldr	r3, [pc, #48]	; (80044d8 <xTaskRemoveFromEventList+0xbc>)
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d905      	bls.n	80044ba <xTaskRemoveFromEventList+0x9e>
    {
        /* Return true if the task removed from the event list has a higher
         * priority than the calling task.  This allows the calling task to know if
         * it should force a context switch now. */
        xReturn = pdTRUE;
 80044ae:	2301      	movs	r3, #1
 80044b0:	617b      	str	r3, [r7, #20]

        /* Mark that a yield is pending in case the user is not using the
         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
        xYieldPending = pdTRUE;
 80044b2:	4b0a      	ldr	r3, [pc, #40]	; (80044dc <xTaskRemoveFromEventList+0xc0>)
 80044b4:	2201      	movs	r2, #1
 80044b6:	601a      	str	r2, [r3, #0]
 80044b8:	e001      	b.n	80044be <xTaskRemoveFromEventList+0xa2>
    }
    else
    {
        xReturn = pdFALSE;
 80044ba:	2300      	movs	r3, #0
 80044bc:	617b      	str	r3, [r7, #20]
    }

    return xReturn;
 80044be:	697b      	ldr	r3, [r7, #20]
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3718      	adds	r7, #24
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bd80      	pop	{r7, pc}
 80044c8:	20000350 	.word	0x20000350
 80044cc:	20000330 	.word	0x20000330
 80044d0:	20000254 	.word	0x20000254
 80044d4:	200002e8 	.word	0x200002e8
 80044d8:	20000250 	.word	0x20000250
 80044dc:	2000033c 	.word	0x2000033c

080044e0 <vTaskInternalSetTimeOutState>:
    taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80044e0:	b480      	push	{r7}
 80044e2:	b083      	sub	sp, #12
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80044e8:	4b06      	ldr	r3, [pc, #24]	; (8004504 <vTaskInternalSetTimeOutState+0x24>)
 80044ea:	681a      	ldr	r2, [r3, #0]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80044f0:	4b05      	ldr	r3, [pc, #20]	; (8004508 <vTaskInternalSetTimeOutState+0x28>)
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	605a      	str	r2, [r3, #4]
}
 80044f8:	bf00      	nop
 80044fa:	370c      	adds	r7, #12
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	20000340 	.word	0x20000340
 8004508:	2000032c 	.word	0x2000032c

0800450c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800450c:	b580      	push	{r7, lr}
 800450e:	b088      	sub	sp, #32
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    configASSERT( pxTimeOut );
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2b00      	cmp	r3, #0
 800451a:	d10a      	bne.n	8004532 <xTaskCheckForTimeOut+0x26>
        __asm volatile
 800451c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004520:	f383 8811 	msr	BASEPRI, r3
 8004524:	f3bf 8f6f 	isb	sy
 8004528:	f3bf 8f4f 	dsb	sy
 800452c:	613b      	str	r3, [r7, #16]
    }
 800452e:	bf00      	nop
 8004530:	e7fe      	b.n	8004530 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 8004532:	683b      	ldr	r3, [r7, #0]
 8004534:	2b00      	cmp	r3, #0
 8004536:	d10a      	bne.n	800454e <xTaskCheckForTimeOut+0x42>
        __asm volatile
 8004538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800453c:	f383 8811 	msr	BASEPRI, r3
 8004540:	f3bf 8f6f 	isb	sy
 8004544:	f3bf 8f4f 	dsb	sy
 8004548:	60fb      	str	r3, [r7, #12]
    }
 800454a:	bf00      	nop
 800454c:	e7fe      	b.n	800454c <xTaskCheckForTimeOut+0x40>

    taskENTER_CRITICAL();
 800454e:	f000 fe43 	bl	80051d8 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 8004552:	4b1f      	ldr	r3, [pc, #124]	; (80045d0 <xTaskCheckForTimeOut+0xc4>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	69ba      	ldr	r2, [r7, #24]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f1b3 3fff 	cmp.w	r3, #4294967295
 800456a:	d102      	bne.n	8004572 <xTaskCheckForTimeOut+0x66>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800456c:	2300      	movs	r3, #0
 800456e:	61fb      	str	r3, [r7, #28]
 8004570:	e026      	b.n	80045c0 <xTaskCheckForTimeOut+0xb4>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681a      	ldr	r2, [r3, #0]
 8004576:	4b17      	ldr	r3, [pc, #92]	; (80045d4 <xTaskCheckForTimeOut+0xc8>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	429a      	cmp	r2, r3
 800457c:	d00a      	beq.n	8004594 <xTaskCheckForTimeOut+0x88>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	685b      	ldr	r3, [r3, #4]
 8004582:	69ba      	ldr	r2, [r7, #24]
 8004584:	429a      	cmp	r2, r3
 8004586:	d305      	bcc.n	8004594 <xTaskCheckForTimeOut+0x88>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8004588:	2301      	movs	r3, #1
 800458a:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	2200      	movs	r2, #0
 8004590:	601a      	str	r2, [r3, #0]
 8004592:	e015      	b.n	80045c0 <xTaskCheckForTimeOut+0xb4>
        }
        else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	697a      	ldr	r2, [r7, #20]
 800459a:	429a      	cmp	r2, r3
 800459c:	d20b      	bcs.n	80045b6 <xTaskCheckForTimeOut+0xaa>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	697b      	ldr	r3, [r7, #20]
 80045a4:	1ad2      	subs	r2, r2, r3
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f7ff ff98 	bl	80044e0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 80045b0:	2300      	movs	r3, #0
 80045b2:	61fb      	str	r3, [r7, #28]
 80045b4:	e004      	b.n	80045c0 <xTaskCheckForTimeOut+0xb4>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	2200      	movs	r2, #0
 80045ba:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 80045bc:	2301      	movs	r3, #1
 80045be:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 80045c0:	f000 fe3a 	bl	8005238 <vPortExitCritical>

    return xReturn;
 80045c4:	69fb      	ldr	r3, [r7, #28]
}
 80045c6:	4618      	mov	r0, r3
 80045c8:	3720      	adds	r7, #32
 80045ca:	46bd      	mov	sp, r7
 80045cc:	bd80      	pop	{r7, pc}
 80045ce:	bf00      	nop
 80045d0:	2000032c 	.word	0x2000032c
 80045d4:	20000340 	.word	0x20000340

080045d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80045d8:	b480      	push	{r7}
 80045da:	af00      	add	r7, sp, #0
    xYieldPending = pdTRUE;
 80045dc:	4b03      	ldr	r3, [pc, #12]	; (80045ec <vTaskMissedYield+0x14>)
 80045de:	2201      	movs	r2, #1
 80045e0:	601a      	str	r2, [r3, #0]
}
 80045e2:	bf00      	nop
 80045e4:	46bd      	mov	sp, r7
 80045e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ea:	4770      	bx	lr
 80045ec:	2000033c 	.word	0x2000033c

080045f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80045f0:	b580      	push	{r7, lr}
 80045f2:	b082      	sub	sp, #8
 80045f4:	af00      	add	r7, sp, #0
 80045f6:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80045f8:	f000 f852 	bl	80046a0 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80045fc:	4b06      	ldr	r3, [pc, #24]	; (8004618 <prvIdleTask+0x28>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2b01      	cmp	r3, #1
 8004602:	d9f9      	bls.n	80045f8 <prvIdleTask+0x8>
                {
                    taskYIELD();
 8004604:	4b05      	ldr	r3, [pc, #20]	; (800461c <prvIdleTask+0x2c>)
 8004606:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800460a:	601a      	str	r2, [r3, #0]
 800460c:	f3bf 8f4f 	dsb	sy
 8004610:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8004614:	e7f0      	b.n	80045f8 <prvIdleTask+0x8>
 8004616:	bf00      	nop
 8004618:	20000254 	.word	0x20000254
 800461c:	e000ed04 	.word	0xe000ed04

08004620 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004626:	2300      	movs	r3, #0
 8004628:	607b      	str	r3, [r7, #4]
 800462a:	e00c      	b.n	8004646 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	4613      	mov	r3, r2
 8004630:	009b      	lsls	r3, r3, #2
 8004632:	4413      	add	r3, r2
 8004634:	009b      	lsls	r3, r3, #2
 8004636:	4a12      	ldr	r2, [pc, #72]	; (8004680 <prvInitialiseTaskLists+0x60>)
 8004638:	4413      	add	r3, r2
 800463a:	4618      	mov	r0, r3
 800463c:	f7fe fd7f 	bl	800313e <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	3301      	adds	r3, #1
 8004644:	607b      	str	r3, [r7, #4]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2b04      	cmp	r3, #4
 800464a:	d9ef      	bls.n	800462c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800464c:	480d      	ldr	r0, [pc, #52]	; (8004684 <prvInitialiseTaskLists+0x64>)
 800464e:	f7fe fd76 	bl	800313e <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 8004652:	480d      	ldr	r0, [pc, #52]	; (8004688 <prvInitialiseTaskLists+0x68>)
 8004654:	f7fe fd73 	bl	800313e <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8004658:	480c      	ldr	r0, [pc, #48]	; (800468c <prvInitialiseTaskLists+0x6c>)
 800465a:	f7fe fd70 	bl	800313e <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 800465e:	480c      	ldr	r0, [pc, #48]	; (8004690 <prvInitialiseTaskLists+0x70>)
 8004660:	f7fe fd6d 	bl	800313e <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 8004664:	480b      	ldr	r0, [pc, #44]	; (8004694 <prvInitialiseTaskLists+0x74>)
 8004666:	f7fe fd6a 	bl	800313e <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800466a:	4b0b      	ldr	r3, [pc, #44]	; (8004698 <prvInitialiseTaskLists+0x78>)
 800466c:	4a05      	ldr	r2, [pc, #20]	; (8004684 <prvInitialiseTaskLists+0x64>)
 800466e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004670:	4b0a      	ldr	r3, [pc, #40]	; (800469c <prvInitialiseTaskLists+0x7c>)
 8004672:	4a05      	ldr	r2, [pc, #20]	; (8004688 <prvInitialiseTaskLists+0x68>)
 8004674:	601a      	str	r2, [r3, #0]
}
 8004676:	bf00      	nop
 8004678:	3708      	adds	r7, #8
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	20000254 	.word	0x20000254
 8004684:	200002b8 	.word	0x200002b8
 8004688:	200002cc 	.word	0x200002cc
 800468c:	200002e8 	.word	0x200002e8
 8004690:	200002fc 	.word	0x200002fc
 8004694:	20000314 	.word	0x20000314
 8004698:	200002e0 	.word	0x200002e0
 800469c:	200002e4 	.word	0x200002e4

080046a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80046a0:	b580      	push	{r7, lr}
 80046a2:	b082      	sub	sp, #8
 80046a4:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80046a6:	e019      	b.n	80046dc <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80046a8:	f000 fd96 	bl	80051d8 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046ac:	4b10      	ldr	r3, [pc, #64]	; (80046f0 <prvCheckTasksWaitingTermination+0x50>)
 80046ae:	68db      	ldr	r3, [r3, #12]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	3304      	adds	r3, #4
 80046b8:	4618      	mov	r0, r3
 80046ba:	f7fe fdca 	bl	8003252 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80046be:	4b0d      	ldr	r3, [pc, #52]	; (80046f4 <prvCheckTasksWaitingTermination+0x54>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	3b01      	subs	r3, #1
 80046c4:	4a0b      	ldr	r2, [pc, #44]	; (80046f4 <prvCheckTasksWaitingTermination+0x54>)
 80046c6:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80046c8:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <prvCheckTasksWaitingTermination+0x58>)
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	3b01      	subs	r3, #1
 80046ce:	4a0a      	ldr	r2, [pc, #40]	; (80046f8 <prvCheckTasksWaitingTermination+0x58>)
 80046d0:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80046d2:	f000 fdb1 	bl	8005238 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80046d6:	6878      	ldr	r0, [r7, #4]
 80046d8:	f000 f810 	bl	80046fc <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80046dc:	4b06      	ldr	r3, [pc, #24]	; (80046f8 <prvCheckTasksWaitingTermination+0x58>)
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d1e1      	bne.n	80046a8 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80046e4:	bf00      	nop
 80046e6:	bf00      	nop
 80046e8:	3708      	adds	r7, #8
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	200002fc 	.word	0x200002fc
 80046f4:	20000328 	.word	0x20000328
 80046f8:	20000310 	.word	0x20000310

080046fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004708:	4618      	mov	r0, r3
 800470a:	f000 ff67 	bl	80055dc <vPortFree>
                vPortFree( pxTCB );
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 ff64 	bl	80055dc <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8004714:	bf00      	nop
 8004716:	3708      	adds	r7, #8
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800471c:	b480      	push	{r7}
 800471e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004720:	4b0a      	ldr	r3, [pc, #40]	; (800474c <prvResetNextTaskUnblockTime+0x30>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d104      	bne.n	8004734 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800472a:	4b09      	ldr	r3, [pc, #36]	; (8004750 <prvResetNextTaskUnblockTime+0x34>)
 800472c:	f04f 32ff 	mov.w	r2, #4294967295
 8004730:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8004732:	e005      	b.n	8004740 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8004734:	4b05      	ldr	r3, [pc, #20]	; (800474c <prvResetNextTaskUnblockTime+0x30>)
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68db      	ldr	r3, [r3, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a04      	ldr	r2, [pc, #16]	; (8004750 <prvResetNextTaskUnblockTime+0x34>)
 800473e:	6013      	str	r3, [r2, #0]
}
 8004740:	bf00      	nop
 8004742:	46bd      	mov	sp, r7
 8004744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	200002e0 	.word	0x200002e0
 8004750:	20000348 	.word	0x20000348

08004754 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8004754:	b480      	push	{r7}
 8004756:	b083      	sub	sp, #12
 8004758:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        if( xSchedulerRunning == pdFALSE )
 800475a:	4b0b      	ldr	r3, [pc, #44]	; (8004788 <xTaskGetSchedulerState+0x34>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2b00      	cmp	r3, #0
 8004760:	d102      	bne.n	8004768 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8004762:	2301      	movs	r3, #1
 8004764:	607b      	str	r3, [r7, #4]
 8004766:	e008      	b.n	800477a <xTaskGetSchedulerState+0x26>
        }
        else
        {
            if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004768:	4b08      	ldr	r3, [pc, #32]	; (800478c <xTaskGetSchedulerState+0x38>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2b00      	cmp	r3, #0
 800476e:	d102      	bne.n	8004776 <xTaskGetSchedulerState+0x22>
            {
                xReturn = taskSCHEDULER_RUNNING;
 8004770:	2302      	movs	r3, #2
 8004772:	607b      	str	r3, [r7, #4]
 8004774:	e001      	b.n	800477a <xTaskGetSchedulerState+0x26>
            }
            else
            {
                xReturn = taskSCHEDULER_SUSPENDED;
 8004776:	2300      	movs	r3, #0
 8004778:	607b      	str	r3, [r7, #4]
            }
        }

        return xReturn;
 800477a:	687b      	ldr	r3, [r7, #4]
    }
 800477c:	4618      	mov	r0, r3
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004786:	4770      	bx	lr
 8004788:	20000334 	.word	0x20000334
 800478c:	20000350 	.word	0x20000350

08004790 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 8004790:	b580      	push	{r7, lr}
 8004792:	b086      	sub	sp, #24
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800479c:	2300      	movs	r3, #0
 800479e:	617b      	str	r3, [r7, #20]

        if( pxMutexHolder != NULL )
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d063      	beq.n	800486e <xTaskPriorityDisinherit+0xde>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80047a6:	4b34      	ldr	r3, [pc, #208]	; (8004878 <xTaskPriorityDisinherit+0xe8>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	693a      	ldr	r2, [r7, #16]
 80047ac:	429a      	cmp	r2, r3
 80047ae:	d00a      	beq.n	80047c6 <xTaskPriorityDisinherit+0x36>
        __asm volatile
 80047b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047b4:	f383 8811 	msr	BASEPRI, r3
 80047b8:	f3bf 8f6f 	isb	sy
 80047bc:	f3bf 8f4f 	dsb	sy
 80047c0:	60fb      	str	r3, [r7, #12]
    }
 80047c2:	bf00      	nop
 80047c4:	e7fe      	b.n	80047c4 <xTaskPriorityDisinherit+0x34>
            configASSERT( pxTCB->uxMutexesHeld );
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d10a      	bne.n	80047e4 <xTaskPriorityDisinherit+0x54>
        __asm volatile
 80047ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047d2:	f383 8811 	msr	BASEPRI, r3
 80047d6:	f3bf 8f6f 	isb	sy
 80047da:	f3bf 8f4f 	dsb	sy
 80047de:	60bb      	str	r3, [r7, #8]
    }
 80047e0:	bf00      	nop
 80047e2:	e7fe      	b.n	80047e2 <xTaskPriorityDisinherit+0x52>
            ( pxTCB->uxMutexesHeld )--;
 80047e4:	693b      	ldr	r3, [r7, #16]
 80047e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047e8:	1e5a      	subs	r2, r3, #1
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80047ee:	693b      	ldr	r3, [r7, #16]
 80047f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80047f6:	429a      	cmp	r2, r3
 80047f8:	d039      	beq.n	800486e <xTaskPriorityDisinherit+0xde>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80047fa:	693b      	ldr	r3, [r7, #16]
 80047fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d135      	bne.n	800486e <xTaskPriorityDisinherit+0xde>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004802:	693b      	ldr	r3, [r7, #16]
 8004804:	3304      	adds	r3, #4
 8004806:	4618      	mov	r0, r3
 8004808:	f7fe fd23 	bl	8003252 <uxListRemove>
 800480c:	4603      	mov	r3, r0
 800480e:	2b00      	cmp	r3, #0
 8004810:	d10a      	bne.n	8004828 <xTaskPriorityDisinherit+0x98>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004816:	2201      	movs	r2, #1
 8004818:	fa02 f303 	lsl.w	r3, r2, r3
 800481c:	43da      	mvns	r2, r3
 800481e:	4b17      	ldr	r3, [pc, #92]	; (800487c <xTaskPriorityDisinherit+0xec>)
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	4013      	ands	r3, r2
 8004824:	4a15      	ldr	r2, [pc, #84]	; (800487c <xTaskPriorityDisinherit+0xec>)
 8004826:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	62da      	str	r2, [r3, #44]	; 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004834:	f1c3 0205 	rsb	r2, r3, #5
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	619a      	str	r2, [r3, #24]
                    prvReaddTaskToReadyList( pxTCB );
 800483c:	693b      	ldr	r3, [r7, #16]
 800483e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004840:	2201      	movs	r2, #1
 8004842:	409a      	lsls	r2, r3
 8004844:	4b0d      	ldr	r3, [pc, #52]	; (800487c <xTaskPriorityDisinherit+0xec>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4313      	orrs	r3, r2
 800484a:	4a0c      	ldr	r2, [pc, #48]	; (800487c <xTaskPriorityDisinherit+0xec>)
 800484c:	6013      	str	r3, [r2, #0]
 800484e:	693b      	ldr	r3, [r7, #16]
 8004850:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004852:	4613      	mov	r3, r2
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	4413      	add	r3, r2
 8004858:	009b      	lsls	r3, r3, #2
 800485a:	4a09      	ldr	r2, [pc, #36]	; (8004880 <xTaskPriorityDisinherit+0xf0>)
 800485c:	441a      	add	r2, r3
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	3304      	adds	r3, #4
 8004862:	4619      	mov	r1, r3
 8004864:	4610      	mov	r0, r2
 8004866:	f7fe fc97 	bl	8003198 <vListInsertEnd>
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800486a:	2301      	movs	r3, #1
 800486c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 800486e:	697b      	ldr	r3, [r7, #20]
    }
 8004870:	4618      	mov	r0, r3
 8004872:	3718      	adds	r7, #24
 8004874:	46bd      	mov	sp, r7
 8004876:	bd80      	pop	{r7, pc}
 8004878:	20000250 	.word	0x20000250
 800487c:	20000330 	.word	0x20000330
 8004880:	20000254 	.word	0x20000254

08004884 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
 800488c:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800488e:	4b29      	ldr	r3, [pc, #164]	; (8004934 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004894:	4b28      	ldr	r3, [pc, #160]	; (8004938 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	3304      	adds	r3, #4
 800489a:	4618      	mov	r0, r3
 800489c:	f7fe fcd9 	bl	8003252 <uxListRemove>
 80048a0:	4603      	mov	r3, r0
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d10b      	bne.n	80048be <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80048a6:	4b24      	ldr	r3, [pc, #144]	; (8004938 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ac:	2201      	movs	r2, #1
 80048ae:	fa02 f303 	lsl.w	r3, r2, r3
 80048b2:	43da      	mvns	r2, r3
 80048b4:	4b21      	ldr	r3, [pc, #132]	; (800493c <prvAddCurrentTaskToDelayedList+0xb8>)
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4013      	ands	r3, r2
 80048ba:	4a20      	ldr	r2, [pc, #128]	; (800493c <prvAddCurrentTaskToDelayedList+0xb8>)
 80048bc:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c4:	d10a      	bne.n	80048dc <prvAddCurrentTaskToDelayedList+0x58>
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d007      	beq.n	80048dc <prvAddCurrentTaskToDelayedList+0x58>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048cc:	4b1a      	ldr	r3, [pc, #104]	; (8004938 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	3304      	adds	r3, #4
 80048d2:	4619      	mov	r1, r3
 80048d4:	481a      	ldr	r0, [pc, #104]	; (8004940 <prvAddCurrentTaskToDelayedList+0xbc>)
 80048d6:	f7fe fc5f 	bl	8003198 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 80048da:	e026      	b.n	800492a <prvAddCurrentTaskToDelayedList+0xa6>
                xTimeToWake = xConstTickCount + xTicksToWait;
 80048dc:	68fa      	ldr	r2, [r7, #12]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	4413      	add	r3, r2
 80048e2:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80048e4:	4b14      	ldr	r3, [pc, #80]	; (8004938 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	68ba      	ldr	r2, [r7, #8]
 80048ea:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 80048ec:	68ba      	ldr	r2, [r7, #8]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	429a      	cmp	r2, r3
 80048f2:	d209      	bcs.n	8004908 <prvAddCurrentTaskToDelayedList+0x84>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80048f4:	4b13      	ldr	r3, [pc, #76]	; (8004944 <prvAddCurrentTaskToDelayedList+0xc0>)
 80048f6:	681a      	ldr	r2, [r3, #0]
 80048f8:	4b0f      	ldr	r3, [pc, #60]	; (8004938 <prvAddCurrentTaskToDelayedList+0xb4>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	3304      	adds	r3, #4
 80048fe:	4619      	mov	r1, r3
 8004900:	4610      	mov	r0, r2
 8004902:	f7fe fc6d 	bl	80031e0 <vListInsert>
}
 8004906:	e010      	b.n	800492a <prvAddCurrentTaskToDelayedList+0xa6>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004908:	4b0f      	ldr	r3, [pc, #60]	; (8004948 <prvAddCurrentTaskToDelayedList+0xc4>)
 800490a:	681a      	ldr	r2, [r3, #0]
 800490c:	4b0a      	ldr	r3, [pc, #40]	; (8004938 <prvAddCurrentTaskToDelayedList+0xb4>)
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	3304      	adds	r3, #4
 8004912:	4619      	mov	r1, r3
 8004914:	4610      	mov	r0, r2
 8004916:	f7fe fc63 	bl	80031e0 <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 800491a:	4b0c      	ldr	r3, [pc, #48]	; (800494c <prvAddCurrentTaskToDelayedList+0xc8>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	429a      	cmp	r2, r3
 8004922:	d202      	bcs.n	800492a <prvAddCurrentTaskToDelayedList+0xa6>
                        xNextTaskUnblockTime = xTimeToWake;
 8004924:	4a09      	ldr	r2, [pc, #36]	; (800494c <prvAddCurrentTaskToDelayedList+0xc8>)
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	6013      	str	r3, [r2, #0]
}
 800492a:	bf00      	nop
 800492c:	3710      	adds	r7, #16
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	2000032c 	.word	0x2000032c
 8004938:	20000250 	.word	0x20000250
 800493c:	20000330 	.word	0x20000330
 8004940:	20000314 	.word	0x20000314
 8004944:	200002e4 	.word	0x200002e4
 8004948:	200002e0 	.word	0x200002e0
 800494c:	20000348 	.word	0x20000348

08004950 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8004950:	b580      	push	{r7, lr}
 8004952:	b084      	sub	sp, #16
 8004954:	af02      	add	r7, sp, #8
        BaseType_t xReturn = pdFAIL;
 8004956:	2300      	movs	r3, #0
 8004958:	607b      	str	r3, [r7, #4]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800495a:	f000 fad5 	bl	8004f08 <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800495e:	4b11      	ldr	r3, [pc, #68]	; (80049a4 <xTimerCreateTimerTask+0x54>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d00b      	beq.n	800497e <xTimerCreateTimerTask+0x2e>
                        xReturn = pdPASS;
                    }
                }
            #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
                {
                    xReturn = xTaskCreate( prvTimerTask,
 8004966:	4b10      	ldr	r3, [pc, #64]	; (80049a8 <xTimerCreateTimerTask+0x58>)
 8004968:	9301      	str	r3, [sp, #4]
 800496a:	2302      	movs	r3, #2
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	2300      	movs	r3, #0
 8004970:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004974:	490d      	ldr	r1, [pc, #52]	; (80049ac <xTimerCreateTimerTask+0x5c>)
 8004976:	480e      	ldr	r0, [pc, #56]	; (80049b0 <xTimerCreateTimerTask+0x60>)
 8004978:	f7ff f99a 	bl	8003cb0 <xTaskCreate>
 800497c:	6078      	str	r0, [r7, #4]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2b00      	cmp	r3, #0
 8004982:	d10a      	bne.n	800499a <xTimerCreateTimerTask+0x4a>
        __asm volatile
 8004984:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004988:	f383 8811 	msr	BASEPRI, r3
 800498c:	f3bf 8f6f 	isb	sy
 8004990:	f3bf 8f4f 	dsb	sy
 8004994:	603b      	str	r3, [r7, #0]
    }
 8004996:	bf00      	nop
 8004998:	e7fe      	b.n	8004998 <xTimerCreateTimerTask+0x48>
        return xReturn;
 800499a:	687b      	ldr	r3, [r7, #4]
    }
 800499c:	4618      	mov	r0, r3
 800499e:	3708      	adds	r7, #8
 80049a0:	46bd      	mov	sp, r7
 80049a2:	bd80      	pop	{r7, pc}
 80049a4:	20000384 	.word	0x20000384
 80049a8:	20000388 	.word	0x20000388
 80049ac:	080061a0 	.word	0x080061a0
 80049b0:	08004ae9 	.word	0x08004ae9

080049b4 <xTimerGenericCommand>:
    BaseType_t xTimerGenericCommand( TimerHandle_t xTimer,
                                     const BaseType_t xCommandID,
                                     const TickType_t xOptionalValue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const TickType_t xTicksToWait )
    {
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b08a      	sub	sp, #40	; 0x28
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	60f8      	str	r0, [r7, #12]
 80049bc:	60b9      	str	r1, [r7, #8]
 80049be:	607a      	str	r2, [r7, #4]
 80049c0:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn = pdFAIL;
 80049c2:	2300      	movs	r3, #0
 80049c4:	627b      	str	r3, [r7, #36]	; 0x24
        DaemonTaskMessage_t xMessage;

        configASSERT( xTimer );
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d10a      	bne.n	80049e2 <xTimerGenericCommand+0x2e>
        __asm volatile
 80049cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049d0:	f383 8811 	msr	BASEPRI, r3
 80049d4:	f3bf 8f6f 	isb	sy
 80049d8:	f3bf 8f4f 	dsb	sy
 80049dc:	623b      	str	r3, [r7, #32]
    }
 80049de:	bf00      	nop
 80049e0:	e7fe      	b.n	80049e0 <xTimerGenericCommand+0x2c>

        /* Send a message to the timer service task to perform a particular action
         * on a particular timer definition. */
        if( xTimerQueue != NULL )
 80049e2:	4b1a      	ldr	r3, [pc, #104]	; (8004a4c <xTimerGenericCommand+0x98>)
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d02a      	beq.n	8004a40 <xTimerGenericCommand+0x8c>
        {
            /* Send a command to the timer service task to start the xTimer timer. */
            xMessage.xMessageID = xCommandID;
 80049ea:	68bb      	ldr	r3, [r7, #8]
 80049ec:	617b      	str	r3, [r7, #20]
            xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	61bb      	str	r3, [r7, #24]
            xMessage.u.xTimerParameters.pxTimer = xTimer;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	61fb      	str	r3, [r7, #28]

            if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 80049f6:	68bb      	ldr	r3, [r7, #8]
 80049f8:	2b05      	cmp	r3, #5
 80049fa:	dc18      	bgt.n	8004a2e <xTimerGenericCommand+0x7a>
            {
                if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 80049fc:	f7ff feaa 	bl	8004754 <xTaskGetSchedulerState>
 8004a00:	4603      	mov	r3, r0
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d109      	bne.n	8004a1a <xTimerGenericCommand+0x66>
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004a06:	4b11      	ldr	r3, [pc, #68]	; (8004a4c <xTimerGenericCommand+0x98>)
 8004a08:	6818      	ldr	r0, [r3, #0]
 8004a0a:	f107 0114 	add.w	r1, r7, #20
 8004a0e:	2300      	movs	r3, #0
 8004a10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004a12:	f7fe fd33 	bl	800347c <xQueueGenericSend>
 8004a16:	6278      	str	r0, [r7, #36]	; 0x24
 8004a18:	e012      	b.n	8004a40 <xTimerGenericCommand+0x8c>
                }
                else
                {
                    xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004a1a:	4b0c      	ldr	r3, [pc, #48]	; (8004a4c <xTimerGenericCommand+0x98>)
 8004a1c:	6818      	ldr	r0, [r3, #0]
 8004a1e:	f107 0114 	add.w	r1, r7, #20
 8004a22:	2300      	movs	r3, #0
 8004a24:	2200      	movs	r2, #0
 8004a26:	f7fe fd29 	bl	800347c <xQueueGenericSend>
 8004a2a:	6278      	str	r0, [r7, #36]	; 0x24
 8004a2c:	e008      	b.n	8004a40 <xTimerGenericCommand+0x8c>
                }
            }
            else
            {
                xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004a2e:	4b07      	ldr	r3, [pc, #28]	; (8004a4c <xTimerGenericCommand+0x98>)
 8004a30:	6818      	ldr	r0, [r3, #0]
 8004a32:	f107 0114 	add.w	r1, r7, #20
 8004a36:	2300      	movs	r3, #0
 8004a38:	683a      	ldr	r2, [r7, #0]
 8004a3a:	f7fe fe1d 	bl	8003678 <xQueueGenericSendFromISR>
 8004a3e:	6278      	str	r0, [r7, #36]	; 0x24
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        return xReturn;
 8004a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
 8004a42:	4618      	mov	r0, r3
 8004a44:	3728      	adds	r7, #40	; 0x28
 8004a46:	46bd      	mov	sp, r7
 8004a48:	bd80      	pop	{r7, pc}
 8004a4a:	bf00      	nop
 8004a4c:	20000384 	.word	0x20000384

08004a50 <prvProcessExpiredTimer>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b088      	sub	sp, #32
 8004a54:	af02      	add	r7, sp, #8
 8004a56:	6078      	str	r0, [r7, #4]
 8004a58:	6039      	str	r1, [r7, #0]
        BaseType_t xResult;
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004a5a:	4b22      	ldr	r3, [pc, #136]	; (8004ae4 <prvProcessExpiredTimer+0x94>)
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	68db      	ldr	r3, [r3, #12]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	617b      	str	r3, [r7, #20]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004a64:	697b      	ldr	r3, [r7, #20]
 8004a66:	3304      	adds	r3, #4
 8004a68:	4618      	mov	r0, r3
 8004a6a:	f7fe fbf2 	bl	8003252 <uxListRemove>
        traceTIMER_EXPIRED( pxTimer );

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a74:	f003 0304 	and.w	r3, r3, #4
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d022      	beq.n	8004ac2 <prvProcessExpiredTimer+0x72>
        {
            /* The timer is inserted into a list using a time relative to anything
             * other than the current time.  It will therefore be inserted into the
             * correct list relative to the time this task thinks it is now. */
            if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004a7c:	697b      	ldr	r3, [r7, #20]
 8004a7e:	699a      	ldr	r2, [r3, #24]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	18d1      	adds	r1, r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	683a      	ldr	r2, [r7, #0]
 8004a88:	6978      	ldr	r0, [r7, #20]
 8004a8a:	f000 f8d1 	bl	8004c30 <prvInsertTimerInActiveList>
 8004a8e:	4603      	mov	r3, r0
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d01f      	beq.n	8004ad4 <prvProcessExpiredTimer+0x84>
            {
                /* The timer expired before it was added to the active timer
                 * list.  Reload it now.  */
                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004a94:	2300      	movs	r3, #0
 8004a96:	9300      	str	r3, [sp, #0]
 8004a98:	2300      	movs	r3, #0
 8004a9a:	687a      	ldr	r2, [r7, #4]
 8004a9c:	2100      	movs	r1, #0
 8004a9e:	6978      	ldr	r0, [r7, #20]
 8004aa0:	f7ff ff88 	bl	80049b4 <xTimerGenericCommand>
 8004aa4:	6138      	str	r0, [r7, #16]
                configASSERT( xResult );
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d113      	bne.n	8004ad4 <prvProcessExpiredTimer+0x84>
        __asm volatile
 8004aac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ab0:	f383 8811 	msr	BASEPRI, r3
 8004ab4:	f3bf 8f6f 	isb	sy
 8004ab8:	f3bf 8f4f 	dsb	sy
 8004abc:	60fb      	str	r3, [r7, #12]
    }
 8004abe:	bf00      	nop
 8004ac0:	e7fe      	b.n	8004ac0 <prvProcessExpiredTimer+0x70>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004ac2:	697b      	ldr	r3, [r7, #20]
 8004ac4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ac8:	f023 0301 	bic.w	r3, r3, #1
 8004acc:	b2da      	uxtb	r2, r3
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
            mtCOVERAGE_TEST_MARKER();
        }

        /* Call the timer callback. */
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004ad4:	697b      	ldr	r3, [r7, #20]
 8004ad6:	6a1b      	ldr	r3, [r3, #32]
 8004ad8:	6978      	ldr	r0, [r7, #20]
 8004ada:	4798      	blx	r3
    }
 8004adc:	bf00      	nop
 8004ade:	3718      	adds	r7, #24
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	2000037c 	.word	0x2000037c

08004ae8 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b084      	sub	sp, #16
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]

        for( ; ; )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004af0:	f107 0308 	add.w	r3, r7, #8
 8004af4:	4618      	mov	r0, r3
 8004af6:	f000 f857 	bl	8004ba8 <prvGetNextExpireTime>
 8004afa:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	4619      	mov	r1, r3
 8004b00:	68f8      	ldr	r0, [r7, #12]
 8004b02:	f000 f803 	bl	8004b0c <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8004b06:	f000 f8d5 	bl	8004cb4 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004b0a:	e7f1      	b.n	8004af0 <prvTimerTask+0x8>

08004b0c <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8004b16:	f7ff fa63 	bl	8003fe0 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004b1a:	f107 0308 	add.w	r3, r7, #8
 8004b1e:	4618      	mov	r0, r3
 8004b20:	f000 f866 	bl	8004bf0 <prvSampleTimeNow>
 8004b24:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d130      	bne.n	8004b8e <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004b2c:	683b      	ldr	r3, [r7, #0]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d10a      	bne.n	8004b48 <prvProcessTimerOrBlockTask+0x3c>
 8004b32:	687a      	ldr	r2, [r7, #4]
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d806      	bhi.n	8004b48 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8004b3a:	f7ff fa5f 	bl	8003ffc <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004b3e:	68f9      	ldr	r1, [r7, #12]
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f7ff ff85 	bl	8004a50 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8004b46:	e024      	b.n	8004b92 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8004b48:	683b      	ldr	r3, [r7, #0]
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d008      	beq.n	8004b60 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8004b4e:	4b13      	ldr	r3, [pc, #76]	; (8004b9c <prvProcessTimerOrBlockTask+0x90>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d101      	bne.n	8004b5c <prvProcessTimerOrBlockTask+0x50>
 8004b58:	2301      	movs	r3, #1
 8004b5a:	e000      	b.n	8004b5e <prvProcessTimerOrBlockTask+0x52>
 8004b5c:	2300      	movs	r3, #0
 8004b5e:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004b60:	4b0f      	ldr	r3, [pc, #60]	; (8004ba0 <prvProcessTimerOrBlockTask+0x94>)
 8004b62:	6818      	ldr	r0, [r3, #0]
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	f7ff f86b 	bl	8003c48 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8004b72:	f7ff fa43 	bl	8003ffc <xTaskResumeAll>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d10a      	bne.n	8004b92 <prvProcessTimerOrBlockTask+0x86>
                        portYIELD_WITHIN_API();
 8004b7c:	4b09      	ldr	r3, [pc, #36]	; (8004ba4 <prvProcessTimerOrBlockTask+0x98>)
 8004b7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b82:	601a      	str	r2, [r3, #0]
 8004b84:	f3bf 8f4f 	dsb	sy
 8004b88:	f3bf 8f6f 	isb	sy
    }
 8004b8c:	e001      	b.n	8004b92 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8004b8e:	f7ff fa35 	bl	8003ffc <xTaskResumeAll>
    }
 8004b92:	bf00      	nop
 8004b94:	3710      	adds	r7, #16
 8004b96:	46bd      	mov	sp, r7
 8004b98:	bd80      	pop	{r7, pc}
 8004b9a:	bf00      	nop
 8004b9c:	20000380 	.word	0x20000380
 8004ba0:	20000384 	.word	0x20000384
 8004ba4:	e000ed04 	.word	0xe000ed04

08004ba8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004bb0:	4b0e      	ldr	r3, [pc, #56]	; (8004bec <prvGetNextExpireTime+0x44>)
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <prvGetNextExpireTime+0x16>
 8004bba:	2201      	movs	r2, #1
 8004bbc:	e000      	b.n	8004bc0 <prvGetNextExpireTime+0x18>
 8004bbe:	2200      	movs	r2, #0
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d105      	bne.n	8004bd8 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004bcc:	4b07      	ldr	r3, [pc, #28]	; (8004bec <prvGetNextExpireTime+0x44>)
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68db      	ldr	r3, [r3, #12]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	60fb      	str	r3, [r7, #12]
 8004bd6:	e001      	b.n	8004bdc <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8004bd8:	2300      	movs	r3, #0
 8004bda:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8004bdc:	68fb      	ldr	r3, [r7, #12]
    }
 8004bde:	4618      	mov	r0, r3
 8004be0:	3714      	adds	r7, #20
 8004be2:	46bd      	mov	sp, r7
 8004be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be8:	4770      	bx	lr
 8004bea:	bf00      	nop
 8004bec:	2000037c 	.word	0x2000037c

08004bf0 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b084      	sub	sp, #16
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

        xTimeNow = xTaskGetTickCount();
 8004bf8:	f7ff fa9c 	bl	8004134 <xTaskGetTickCount>
 8004bfc:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8004bfe:	4b0b      	ldr	r3, [pc, #44]	; (8004c2c <prvSampleTimeNow+0x3c>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	429a      	cmp	r2, r3
 8004c06:	d205      	bcs.n	8004c14 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8004c08:	f000 f91a 	bl	8004e40 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2201      	movs	r2, #1
 8004c10:	601a      	str	r2, [r3, #0]
 8004c12:	e002      	b.n	8004c1a <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8004c1a:	4a04      	ldr	r2, [pc, #16]	; (8004c2c <prvSampleTimeNow+0x3c>)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8004c20:	68fb      	ldr	r3, [r7, #12]
    }
 8004c22:	4618      	mov	r0, r3
 8004c24:	3710      	adds	r7, #16
 8004c26:	46bd      	mov	sp, r7
 8004c28:	bd80      	pop	{r7, pc}
 8004c2a:	bf00      	nop
 8004c2c:	2000038c 	.word	0x2000038c

08004c30 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	60b9      	str	r1, [r7, #8]
 8004c3a:	607a      	str	r2, [r7, #4]
 8004c3c:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8004c4e:	68ba      	ldr	r2, [r7, #8]
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	429a      	cmp	r2, r3
 8004c54:	d812      	bhi.n	8004c7c <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004c56:	687a      	ldr	r2, [r7, #4]
 8004c58:	683b      	ldr	r3, [r7, #0]
 8004c5a:	1ad2      	subs	r2, r2, r3
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	699b      	ldr	r3, [r3, #24]
 8004c60:	429a      	cmp	r2, r3
 8004c62:	d302      	bcc.n	8004c6a <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8004c64:	2301      	movs	r3, #1
 8004c66:	617b      	str	r3, [r7, #20]
 8004c68:	e01b      	b.n	8004ca2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8004c6a:	4b10      	ldr	r3, [pc, #64]	; (8004cac <prvInsertTimerInActiveList+0x7c>)
 8004c6c:	681a      	ldr	r2, [r3, #0]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	3304      	adds	r3, #4
 8004c72:	4619      	mov	r1, r3
 8004c74:	4610      	mov	r0, r2
 8004c76:	f7fe fab3 	bl	80031e0 <vListInsert>
 8004c7a:	e012      	b.n	8004ca2 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004c7c:	687a      	ldr	r2, [r7, #4]
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	429a      	cmp	r2, r3
 8004c82:	d206      	bcs.n	8004c92 <prvInsertTimerInActiveList+0x62>
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	429a      	cmp	r2, r3
 8004c8a:	d302      	bcc.n	8004c92 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	617b      	str	r3, [r7, #20]
 8004c90:	e007      	b.n	8004ca2 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004c92:	4b07      	ldr	r3, [pc, #28]	; (8004cb0 <prvInsertTimerInActiveList+0x80>)
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	3304      	adds	r3, #4
 8004c9a:	4619      	mov	r1, r3
 8004c9c:	4610      	mov	r0, r2
 8004c9e:	f7fe fa9f 	bl	80031e0 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8004ca2:	697b      	ldr	r3, [r7, #20]
    }
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	3718      	adds	r7, #24
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bd80      	pop	{r7, pc}
 8004cac:	20000380 	.word	0x20000380
 8004cb0:	2000037c 	.word	0x2000037c

08004cb4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b08c      	sub	sp, #48	; 0x30
 8004cb8:	af02      	add	r7, sp, #8
        DaemonTaskMessage_t xMessage;
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched, xResult;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004cba:	e0ae      	b.n	8004e1a <prvProcessReceivedCommands+0x166>
                }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004cbc:	68bb      	ldr	r3, [r7, #8]
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	f2c0 80aa 	blt.w	8004e18 <prvProcessReceivedCommands+0x164>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	627b      	str	r3, [r7, #36]	; 0x24

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cca:	695b      	ldr	r3, [r3, #20]
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d004      	beq.n	8004cda <prvProcessReceivedCommands+0x26>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cd2:	3304      	adds	r3, #4
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	f7fe fabc 	bl	8003252 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004cda:	1d3b      	adds	r3, r7, #4
 8004cdc:	4618      	mov	r0, r3
 8004cde:	f7ff ff87 	bl	8004bf0 <prvSampleTimeNow>
 8004ce2:	6238      	str	r0, [r7, #32]

                switch( xMessage.xMessageID )
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	2b09      	cmp	r3, #9
 8004ce8:	f200 8097 	bhi.w	8004e1a <prvProcessReceivedCommands+0x166>
 8004cec:	a201      	add	r2, pc, #4	; (adr r2, 8004cf4 <prvProcessReceivedCommands+0x40>)
 8004cee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf2:	bf00      	nop
 8004cf4:	08004d1d 	.word	0x08004d1d
 8004cf8:	08004d1d 	.word	0x08004d1d
 8004cfc:	08004d1d 	.word	0x08004d1d
 8004d00:	08004d91 	.word	0x08004d91
 8004d04:	08004da5 	.word	0x08004da5
 8004d08:	08004def 	.word	0x08004def
 8004d0c:	08004d1d 	.word	0x08004d1d
 8004d10:	08004d1d 	.word	0x08004d1d
 8004d14:	08004d91 	.word	0x08004d91
 8004d18:	08004da5 	.word	0x08004da5
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                    case tmrCOMMAND_START_DONT_TRACE:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d1e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d22:	f043 0301 	orr.w	r3, r3, #1
 8004d26:	b2da      	uxtb	r2, r3
 8004d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004d2e:	68fa      	ldr	r2, [r7, #12]
 8004d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d32:	699b      	ldr	r3, [r3, #24]
 8004d34:	18d1      	adds	r1, r2, r3
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	6a3a      	ldr	r2, [r7, #32]
 8004d3a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d3c:	f7ff ff78 	bl	8004c30 <prvInsertTimerInActiveList>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d069      	beq.n	8004e1a <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d48:	6a1b      	ldr	r3, [r3, #32]
 8004d4a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d4c:	4798      	blx	r3
                            traceTIMER_EXPIRED( pxTimer );

                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d50:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d54:	f003 0304 	and.w	r3, r3, #4
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d05e      	beq.n	8004e1a <prvProcessReceivedCommands+0x166>
                            {
                                xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004d5c:	68fa      	ldr	r2, [r7, #12]
 8004d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d60:	699b      	ldr	r3, [r3, #24]
 8004d62:	441a      	add	r2, r3
 8004d64:	2300      	movs	r3, #0
 8004d66:	9300      	str	r3, [sp, #0]
 8004d68:	2300      	movs	r3, #0
 8004d6a:	2100      	movs	r1, #0
 8004d6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004d6e:	f7ff fe21 	bl	80049b4 <xTimerGenericCommand>
 8004d72:	61f8      	str	r0, [r7, #28]
                                configASSERT( xResult );
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d14f      	bne.n	8004e1a <prvProcessReceivedCommands+0x166>
        __asm volatile
 8004d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d7e:	f383 8811 	msr	BASEPRI, r3
 8004d82:	f3bf 8f6f 	isb	sy
 8004d86:	f3bf 8f4f 	dsb	sy
 8004d8a:	61bb      	str	r3, [r7, #24]
    }
 8004d8c:	bf00      	nop
 8004d8e:	e7fe      	b.n	8004d8e <prvProcessReceivedCommands+0xda>
                        break;

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d92:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004d96:	f023 0301 	bic.w	r3, r3, #1
 8004d9a:	b2da      	uxtb	r2, r3
 8004d9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d9e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        break;
 8004da2:	e03a      	b.n	8004e1a <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004da6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004daa:	f043 0301 	orr.w	r3, r3, #1
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004db2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004db6:	68fa      	ldr	r2, [r7, #12]
 8004db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dba:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004dbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dbe:	699b      	ldr	r3, [r3, #24]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	d10a      	bne.n	8004dda <prvProcessReceivedCommands+0x126>
        __asm volatile
 8004dc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dc8:	f383 8811 	msr	BASEPRI, r3
 8004dcc:	f3bf 8f6f 	isb	sy
 8004dd0:	f3bf 8f4f 	dsb	sy
 8004dd4:	617b      	str	r3, [r7, #20]
    }
 8004dd6:	bf00      	nop
 8004dd8:	e7fe      	b.n	8004dd8 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ddc:	699a      	ldr	r2, [r3, #24]
 8004dde:	6a3b      	ldr	r3, [r7, #32]
 8004de0:	18d1      	adds	r1, r2, r3
 8004de2:	6a3b      	ldr	r3, [r7, #32]
 8004de4:	6a3a      	ldr	r2, [r7, #32]
 8004de6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004de8:	f7ff ff22 	bl	8004c30 <prvInsertTimerInActiveList>
                        break;
 8004dec:	e015      	b.n	8004e1a <prvProcessReceivedCommands+0x166>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                            {
                                /* The timer has already been removed from the active list,
                                 * just free up the memory if the memory was dynamically
                                 * allocated. */
                                if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004df4:	f003 0302 	and.w	r3, r3, #2
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d103      	bne.n	8004e04 <prvProcessReceivedCommands+0x150>
                                {
                                    vPortFree( pxTimer );
 8004dfc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004dfe:	f000 fbed 	bl	80055dc <vPortFree>
 8004e02:	e00a      	b.n	8004e1a <prvProcessReceivedCommands+0x166>
                                }
                                else
                                {
                                    pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e06:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004e0a:	f023 0301 	bic.w	r3, r3, #1
 8004e0e:	b2da      	uxtb	r2, r3
 8004e10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e12:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
                                 * no need to free the memory - just mark the timer as
                                 * "not active". */
                                pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
                            }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 8004e16:	e000      	b.n	8004e1a <prvProcessReceivedCommands+0x166>

                    default:
                        /* Don't expect to get here. */
                        break;
                }
            }
 8004e18:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004e1a:	4b08      	ldr	r3, [pc, #32]	; (8004e3c <prvProcessReceivedCommands+0x188>)
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f107 0108 	add.w	r1, r7, #8
 8004e22:	2200      	movs	r2, #0
 8004e24:	4618      	mov	r0, r3
 8004e26:	f7fe fcd1 	bl	80037cc <xQueueReceive>
 8004e2a:	4603      	mov	r3, r0
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	f47f af45 	bne.w	8004cbc <prvProcessReceivedCommands+0x8>
        }
    }
 8004e32:	bf00      	nop
 8004e34:	bf00      	nop
 8004e36:	3728      	adds	r7, #40	; 0x28
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	20000384 	.word	0x20000384

08004e40 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b088      	sub	sp, #32
 8004e44:	af02      	add	r7, sp, #8

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004e46:	e048      	b.n	8004eda <prvSwitchTimerLists+0x9a>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004e48:	4b2d      	ldr	r3, [pc, #180]	; (8004f00 <prvSwitchTimerLists+0xc0>)
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	68db      	ldr	r3, [r3, #12]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	613b      	str	r3, [r7, #16]

            /* Remove the timer from the list. */
            pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e52:	4b2b      	ldr	r3, [pc, #172]	; (8004f00 <prvSwitchTimerLists+0xc0>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	68db      	ldr	r3, [r3, #12]
 8004e58:	68db      	ldr	r3, [r3, #12]
 8004e5a:	60fb      	str	r3, [r7, #12]
            ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	3304      	adds	r3, #4
 8004e60:	4618      	mov	r0, r3
 8004e62:	f7fe f9f6 	bl	8003252 <uxListRemove>
            traceTIMER_EXPIRED( pxTimer );

            /* Execute its callback, then send a command to restart the timer if
             * it is an auto-reload timer.  It cannot be restarted here as the lists
             * have not yet been switched. */
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	6a1b      	ldr	r3, [r3, #32]
 8004e6a:	68f8      	ldr	r0, [r7, #12]
 8004e6c:	4798      	blx	r3

            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004e74:	f003 0304 	and.w	r3, r3, #4
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d02e      	beq.n	8004eda <prvSwitchTimerLists+0x9a>
                 * the timer going into the same timer list then it has already expired
                 * and the timer should be re-inserted into the current list so it is
                 * processed again within this loop.  Otherwise a command should be sent
                 * to restart the timer to ensure it is only inserted into a list after
                 * the lists have been swapped. */
                xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	699b      	ldr	r3, [r3, #24]
 8004e80:	693a      	ldr	r2, [r7, #16]
 8004e82:	4413      	add	r3, r2
 8004e84:	60bb      	str	r3, [r7, #8]

                if( xReloadTime > xNextExpireTime )
 8004e86:	68ba      	ldr	r2, [r7, #8]
 8004e88:	693b      	ldr	r3, [r7, #16]
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d90e      	bls.n	8004eac <prvSwitchTimerLists+0x6c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	68ba      	ldr	r2, [r7, #8]
 8004e92:	605a      	str	r2, [r3, #4]
                    listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	68fa      	ldr	r2, [r7, #12]
 8004e98:	611a      	str	r2, [r3, #16]
                    vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004e9a:	4b19      	ldr	r3, [pc, #100]	; (8004f00 <prvSwitchTimerLists+0xc0>)
 8004e9c:	681a      	ldr	r2, [r3, #0]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	3304      	adds	r3, #4
 8004ea2:	4619      	mov	r1, r3
 8004ea4:	4610      	mov	r0, r2
 8004ea6:	f7fe f99b 	bl	80031e0 <vListInsert>
 8004eaa:	e016      	b.n	8004eda <prvSwitchTimerLists+0x9a>
                }
                else
                {
                    xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004eac:	2300      	movs	r3, #0
 8004eae:	9300      	str	r3, [sp, #0]
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	693a      	ldr	r2, [r7, #16]
 8004eb4:	2100      	movs	r1, #0
 8004eb6:	68f8      	ldr	r0, [r7, #12]
 8004eb8:	f7ff fd7c 	bl	80049b4 <xTimerGenericCommand>
 8004ebc:	6078      	str	r0, [r7, #4]
                    configASSERT( xResult );
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d10a      	bne.n	8004eda <prvSwitchTimerLists+0x9a>
        __asm volatile
 8004ec4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ec8:	f383 8811 	msr	BASEPRI, r3
 8004ecc:	f3bf 8f6f 	isb	sy
 8004ed0:	f3bf 8f4f 	dsb	sy
 8004ed4:	603b      	str	r3, [r7, #0]
    }
 8004ed6:	bf00      	nop
 8004ed8:	e7fe      	b.n	8004ed8 <prvSwitchTimerLists+0x98>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004eda:	4b09      	ldr	r3, [pc, #36]	; (8004f00 <prvSwitchTimerLists+0xc0>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d1b1      	bne.n	8004e48 <prvSwitchTimerLists+0x8>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        pxTemp = pxCurrentTimerList;
 8004ee4:	4b06      	ldr	r3, [pc, #24]	; (8004f00 <prvSwitchTimerLists+0xc0>)
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	617b      	str	r3, [r7, #20]
        pxCurrentTimerList = pxOverflowTimerList;
 8004eea:	4b06      	ldr	r3, [pc, #24]	; (8004f04 <prvSwitchTimerLists+0xc4>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4a04      	ldr	r2, [pc, #16]	; (8004f00 <prvSwitchTimerLists+0xc0>)
 8004ef0:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8004ef2:	4a04      	ldr	r2, [pc, #16]	; (8004f04 <prvSwitchTimerLists+0xc4>)
 8004ef4:	697b      	ldr	r3, [r7, #20]
 8004ef6:	6013      	str	r3, [r2, #0]
    }
 8004ef8:	bf00      	nop
 8004efa:	3718      	adds	r7, #24
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	2000037c 	.word	0x2000037c
 8004f04:	20000380 	.word	0x20000380

08004f08 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	af00      	add	r7, sp, #0
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 8004f0c:	f000 f964 	bl	80051d8 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 8004f10:	4b12      	ldr	r3, [pc, #72]	; (8004f5c <prvCheckForValidListAndQueue+0x54>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d11d      	bne.n	8004f54 <prvCheckForValidListAndQueue+0x4c>
            {
                vListInitialise( &xActiveTimerList1 );
 8004f18:	4811      	ldr	r0, [pc, #68]	; (8004f60 <prvCheckForValidListAndQueue+0x58>)
 8004f1a:	f7fe f910 	bl	800313e <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 8004f1e:	4811      	ldr	r0, [pc, #68]	; (8004f64 <prvCheckForValidListAndQueue+0x5c>)
 8004f20:	f7fe f90d 	bl	800313e <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 8004f24:	4b10      	ldr	r3, [pc, #64]	; (8004f68 <prvCheckForValidListAndQueue+0x60>)
 8004f26:	4a0e      	ldr	r2, [pc, #56]	; (8004f60 <prvCheckForValidListAndQueue+0x58>)
 8004f28:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8004f2a:	4b10      	ldr	r3, [pc, #64]	; (8004f6c <prvCheckForValidListAndQueue+0x64>)
 8004f2c:	4a0d      	ldr	r2, [pc, #52]	; (8004f64 <prvCheckForValidListAndQueue+0x5c>)
 8004f2e:	601a      	str	r2, [r3, #0]

                        xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
                    }
                #else
                    {
                        xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 8004f30:	2200      	movs	r2, #0
 8004f32:	210c      	movs	r1, #12
 8004f34:	200a      	movs	r0, #10
 8004f36:	f7fe fa1f 	bl	8003378 <xQueueGenericCreate>
 8004f3a:	4603      	mov	r3, r0
 8004f3c:	4a07      	ldr	r2, [pc, #28]	; (8004f5c <prvCheckForValidListAndQueue+0x54>)
 8004f3e:	6013      	str	r3, [r2, #0]
                    }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                    {
                        if( xTimerQueue != NULL )
 8004f40:	4b06      	ldr	r3, [pc, #24]	; (8004f5c <prvCheckForValidListAndQueue+0x54>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	2b00      	cmp	r3, #0
 8004f46:	d005      	beq.n	8004f54 <prvCheckForValidListAndQueue+0x4c>
                        {
                            vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004f48:	4b04      	ldr	r3, [pc, #16]	; (8004f5c <prvCheckForValidListAndQueue+0x54>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	4908      	ldr	r1, [pc, #32]	; (8004f70 <prvCheckForValidListAndQueue+0x68>)
 8004f4e:	4618      	mov	r0, r3
 8004f50:	f7fe fe50 	bl	8003bf4 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8004f54:	f000 f970 	bl	8005238 <vPortExitCritical>
    }
 8004f58:	bf00      	nop
 8004f5a:	bd80      	pop	{r7, pc}
 8004f5c:	20000384 	.word	0x20000384
 8004f60:	20000354 	.word	0x20000354
 8004f64:	20000368 	.word	0x20000368
 8004f68:	2000037c 	.word	0x2000037c
 8004f6c:	20000380 	.word	0x20000380
 8004f70:	080061a8 	.word	0x080061a8

08004f74 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8004f74:	b480      	push	{r7}
 8004f76:	b085      	sub	sp, #20
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	3b04      	subs	r3, #4
 8004f84:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004f8c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	3b04      	subs	r3, #4
 8004f92:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	f023 0201 	bic.w	r2, r3, #1
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	3b04      	subs	r3, #4
 8004fa2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8004fa4:	4a0c      	ldr	r2, [pc, #48]	; (8004fd8 <pxPortInitialiseStack+0x64>)
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	3b14      	subs	r3, #20
 8004fae:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	3b04      	subs	r3, #4
 8004fba:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f06f 0202 	mvn.w	r2, #2
 8004fc2:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	3b20      	subs	r3, #32
 8004fc8:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8004fca:	68fb      	ldr	r3, [r7, #12]
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3714      	adds	r7, #20
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr
 8004fd8:	08004fdd 	.word	0x08004fdd

08004fdc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004fdc:	b480      	push	{r7}
 8004fde:	b085      	sub	sp, #20
 8004fe0:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8004fe6:	4b12      	ldr	r3, [pc, #72]	; (8005030 <prvTaskExitError+0x54>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fee:	d00a      	beq.n	8005006 <prvTaskExitError+0x2a>
        __asm volatile
 8004ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ff4:	f383 8811 	msr	BASEPRI, r3
 8004ff8:	f3bf 8f6f 	isb	sy
 8004ffc:	f3bf 8f4f 	dsb	sy
 8005000:	60fb      	str	r3, [r7, #12]
    }
 8005002:	bf00      	nop
 8005004:	e7fe      	b.n	8005004 <prvTaskExitError+0x28>
        __asm volatile
 8005006:	f04f 0350 	mov.w	r3, #80	; 0x50
 800500a:	f383 8811 	msr	BASEPRI, r3
 800500e:	f3bf 8f6f 	isb	sy
 8005012:	f3bf 8f4f 	dsb	sy
 8005016:	60bb      	str	r3, [r7, #8]
    }
 8005018:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800501a:	bf00      	nop
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2b00      	cmp	r3, #0
 8005020:	d0fc      	beq.n	800501c <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8005022:	bf00      	nop
 8005024:	bf00      	nop
 8005026:	3714      	adds	r7, #20
 8005028:	46bd      	mov	sp, r7
 800502a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502e:	4770      	bx	lr
 8005030:	20000010 	.word	0x20000010
	...

08005040 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8005040:	4b07      	ldr	r3, [pc, #28]	; (8005060 <pxCurrentTCBConst2>)
 8005042:	6819      	ldr	r1, [r3, #0]
 8005044:	6808      	ldr	r0, [r1, #0]
 8005046:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800504a:	f380 8809 	msr	PSP, r0
 800504e:	f3bf 8f6f 	isb	sy
 8005052:	f04f 0000 	mov.w	r0, #0
 8005056:	f380 8811 	msr	BASEPRI, r0
 800505a:	4770      	bx	lr
 800505c:	f3af 8000 	nop.w

08005060 <pxCurrentTCBConst2>:
 8005060:	20000250 	.word	0x20000250
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8005064:	bf00      	nop
 8005066:	bf00      	nop

08005068 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8005068:	4808      	ldr	r0, [pc, #32]	; (800508c <prvPortStartFirstTask+0x24>)
 800506a:	6800      	ldr	r0, [r0, #0]
 800506c:	6800      	ldr	r0, [r0, #0]
 800506e:	f380 8808 	msr	MSP, r0
 8005072:	f04f 0000 	mov.w	r0, #0
 8005076:	f380 8814 	msr	CONTROL, r0
 800507a:	b662      	cpsie	i
 800507c:	b661      	cpsie	f
 800507e:	f3bf 8f4f 	dsb	sy
 8005082:	f3bf 8f6f 	isb	sy
 8005086:	df00      	svc	0
 8005088:	bf00      	nop
 800508a:	0000      	.short	0x0000
 800508c:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8005090:	bf00      	nop
 8005092:	bf00      	nop

08005094 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005094:	b580      	push	{r7, lr}
 8005096:	b086      	sub	sp, #24
 8005098:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800509a:	4b46      	ldr	r3, [pc, #280]	; (80051b4 <xPortStartScheduler+0x120>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a46      	ldr	r2, [pc, #280]	; (80051b8 <xPortStartScheduler+0x124>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d10a      	bne.n	80050ba <xPortStartScheduler+0x26>
        __asm volatile
 80050a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a8:	f383 8811 	msr	BASEPRI, r3
 80050ac:	f3bf 8f6f 	isb	sy
 80050b0:	f3bf 8f4f 	dsb	sy
 80050b4:	613b      	str	r3, [r7, #16]
    }
 80050b6:	bf00      	nop
 80050b8:	e7fe      	b.n	80050b8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80050ba:	4b3e      	ldr	r3, [pc, #248]	; (80051b4 <xPortStartScheduler+0x120>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a3f      	ldr	r2, [pc, #252]	; (80051bc <xPortStartScheduler+0x128>)
 80050c0:	4293      	cmp	r3, r2
 80050c2:	d10a      	bne.n	80050da <xPortStartScheduler+0x46>
        __asm volatile
 80050c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c8:	f383 8811 	msr	BASEPRI, r3
 80050cc:	f3bf 8f6f 	isb	sy
 80050d0:	f3bf 8f4f 	dsb	sy
 80050d4:	60fb      	str	r3, [r7, #12]
    }
 80050d6:	bf00      	nop
 80050d8:	e7fe      	b.n	80050d8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80050da:	4b39      	ldr	r3, [pc, #228]	; (80051c0 <xPortStartScheduler+0x12c>)
 80050dc:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	781b      	ldrb	r3, [r3, #0]
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	22ff      	movs	r2, #255	; 0xff
 80050ea:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80050ec:	697b      	ldr	r3, [r7, #20]
 80050ee:	781b      	ldrb	r3, [r3, #0]
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80050f4:	78fb      	ldrb	r3, [r7, #3]
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80050fc:	b2da      	uxtb	r2, r3
 80050fe:	4b31      	ldr	r3, [pc, #196]	; (80051c4 <xPortStartScheduler+0x130>)
 8005100:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005102:	4b31      	ldr	r3, [pc, #196]	; (80051c8 <xPortStartScheduler+0x134>)
 8005104:	2207      	movs	r2, #7
 8005106:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005108:	e009      	b.n	800511e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 800510a:	4b2f      	ldr	r3, [pc, #188]	; (80051c8 <xPortStartScheduler+0x134>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	3b01      	subs	r3, #1
 8005110:	4a2d      	ldr	r2, [pc, #180]	; (80051c8 <xPortStartScheduler+0x134>)
 8005112:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005114:	78fb      	ldrb	r3, [r7, #3]
 8005116:	b2db      	uxtb	r3, r3
 8005118:	005b      	lsls	r3, r3, #1
 800511a:	b2db      	uxtb	r3, r3
 800511c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800511e:	78fb      	ldrb	r3, [r7, #3]
 8005120:	b2db      	uxtb	r3, r3
 8005122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005126:	2b80      	cmp	r3, #128	; 0x80
 8005128:	d0ef      	beq.n	800510a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800512a:	4b27      	ldr	r3, [pc, #156]	; (80051c8 <xPortStartScheduler+0x134>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f1c3 0307 	rsb	r3, r3, #7
 8005132:	2b04      	cmp	r3, #4
 8005134:	d00a      	beq.n	800514c <xPortStartScheduler+0xb8>
        __asm volatile
 8005136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800513a:	f383 8811 	msr	BASEPRI, r3
 800513e:	f3bf 8f6f 	isb	sy
 8005142:	f3bf 8f4f 	dsb	sy
 8005146:	60bb      	str	r3, [r7, #8]
    }
 8005148:	bf00      	nop
 800514a:	e7fe      	b.n	800514a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800514c:	4b1e      	ldr	r3, [pc, #120]	; (80051c8 <xPortStartScheduler+0x134>)
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	021b      	lsls	r3, r3, #8
 8005152:	4a1d      	ldr	r2, [pc, #116]	; (80051c8 <xPortStartScheduler+0x134>)
 8005154:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005156:	4b1c      	ldr	r3, [pc, #112]	; (80051c8 <xPortStartScheduler+0x134>)
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800515e:	4a1a      	ldr	r2, [pc, #104]	; (80051c8 <xPortStartScheduler+0x134>)
 8005160:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	b2da      	uxtb	r2, r3
 8005166:	697b      	ldr	r3, [r7, #20]
 8005168:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800516a:	4b18      	ldr	r3, [pc, #96]	; (80051cc <xPortStartScheduler+0x138>)
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	4a17      	ldr	r2, [pc, #92]	; (80051cc <xPortStartScheduler+0x138>)
 8005170:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005174:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8005176:	4b15      	ldr	r3, [pc, #84]	; (80051cc <xPortStartScheduler+0x138>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	4a14      	ldr	r2, [pc, #80]	; (80051cc <xPortStartScheduler+0x138>)
 800517c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8005180:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8005182:	f000 f8db 	bl	800533c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8005186:	4b12      	ldr	r3, [pc, #72]	; (80051d0 <xPortStartScheduler+0x13c>)
 8005188:	2200      	movs	r2, #0
 800518a:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800518c:	f000 f8fa 	bl	8005384 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005190:	4b10      	ldr	r3, [pc, #64]	; (80051d4 <xPortStartScheduler+0x140>)
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	4a0f      	ldr	r2, [pc, #60]	; (80051d4 <xPortStartScheduler+0x140>)
 8005196:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800519a:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800519c:	f7ff ff64 	bl	8005068 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80051a0:	f7ff f890 	bl	80042c4 <vTaskSwitchContext>
    prvTaskExitError();
 80051a4:	f7ff ff1a 	bl	8004fdc <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	3718      	adds	r7, #24
 80051ae:	46bd      	mov	sp, r7
 80051b0:	bd80      	pop	{r7, pc}
 80051b2:	bf00      	nop
 80051b4:	e000ed00 	.word	0xe000ed00
 80051b8:	410fc271 	.word	0x410fc271
 80051bc:	410fc270 	.word	0x410fc270
 80051c0:	e000e400 	.word	0xe000e400
 80051c4:	20000390 	.word	0x20000390
 80051c8:	20000394 	.word	0x20000394
 80051cc:	e000ed20 	.word	0xe000ed20
 80051d0:	20000010 	.word	0x20000010
 80051d4:	e000ef34 	.word	0xe000ef34

080051d8 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
        __asm volatile
 80051de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051e2:	f383 8811 	msr	BASEPRI, r3
 80051e6:	f3bf 8f6f 	isb	sy
 80051ea:	f3bf 8f4f 	dsb	sy
 80051ee:	607b      	str	r3, [r7, #4]
    }
 80051f0:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80051f2:	4b0f      	ldr	r3, [pc, #60]	; (8005230 <vPortEnterCritical+0x58>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	3301      	adds	r3, #1
 80051f8:	4a0d      	ldr	r2, [pc, #52]	; (8005230 <vPortEnterCritical+0x58>)
 80051fa:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 80051fc:	4b0c      	ldr	r3, [pc, #48]	; (8005230 <vPortEnterCritical+0x58>)
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	2b01      	cmp	r3, #1
 8005202:	d10f      	bne.n	8005224 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005204:	4b0b      	ldr	r3, [pc, #44]	; (8005234 <vPortEnterCritical+0x5c>)
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	b2db      	uxtb	r3, r3
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00a      	beq.n	8005224 <vPortEnterCritical+0x4c>
        __asm volatile
 800520e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005212:	f383 8811 	msr	BASEPRI, r3
 8005216:	f3bf 8f6f 	isb	sy
 800521a:	f3bf 8f4f 	dsb	sy
 800521e:	603b      	str	r3, [r7, #0]
    }
 8005220:	bf00      	nop
 8005222:	e7fe      	b.n	8005222 <vPortEnterCritical+0x4a>
    }
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr
 8005230:	20000010 	.word	0x20000010
 8005234:	e000ed04 	.word	0xe000ed04

08005238 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005238:	b480      	push	{r7}
 800523a:	b083      	sub	sp, #12
 800523c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800523e:	4b12      	ldr	r3, [pc, #72]	; (8005288 <vPortExitCritical+0x50>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d10a      	bne.n	800525c <vPortExitCritical+0x24>
        __asm volatile
 8005246:	f04f 0350 	mov.w	r3, #80	; 0x50
 800524a:	f383 8811 	msr	BASEPRI, r3
 800524e:	f3bf 8f6f 	isb	sy
 8005252:	f3bf 8f4f 	dsb	sy
 8005256:	607b      	str	r3, [r7, #4]
    }
 8005258:	bf00      	nop
 800525a:	e7fe      	b.n	800525a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800525c:	4b0a      	ldr	r3, [pc, #40]	; (8005288 <vPortExitCritical+0x50>)
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	3b01      	subs	r3, #1
 8005262:	4a09      	ldr	r2, [pc, #36]	; (8005288 <vPortExitCritical+0x50>)
 8005264:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8005266:	4b08      	ldr	r3, [pc, #32]	; (8005288 <vPortExitCritical+0x50>)
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d105      	bne.n	800527a <vPortExitCritical+0x42>
 800526e:	2300      	movs	r3, #0
 8005270:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005272:	683b      	ldr	r3, [r7, #0]
 8005274:	f383 8811 	msr	BASEPRI, r3
    }
 8005278:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800527a:	bf00      	nop
 800527c:	370c      	adds	r7, #12
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr
 8005286:	bf00      	nop
 8005288:	20000010 	.word	0x20000010
 800528c:	00000000 	.word	0x00000000

08005290 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8005290:	f3ef 8009 	mrs	r0, PSP
 8005294:	f3bf 8f6f 	isb	sy
 8005298:	4b15      	ldr	r3, [pc, #84]	; (80052f0 <pxCurrentTCBConst>)
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	f01e 0f10 	tst.w	lr, #16
 80052a0:	bf08      	it	eq
 80052a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80052a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052aa:	6010      	str	r0, [r2, #0]
 80052ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80052b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80052b4:	f380 8811 	msr	BASEPRI, r0
 80052b8:	f3bf 8f4f 	dsb	sy
 80052bc:	f3bf 8f6f 	isb	sy
 80052c0:	f7ff f800 	bl	80042c4 <vTaskSwitchContext>
 80052c4:	f04f 0000 	mov.w	r0, #0
 80052c8:	f380 8811 	msr	BASEPRI, r0
 80052cc:	bc09      	pop	{r0, r3}
 80052ce:	6819      	ldr	r1, [r3, #0]
 80052d0:	6808      	ldr	r0, [r1, #0]
 80052d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052d6:	f01e 0f10 	tst.w	lr, #16
 80052da:	bf08      	it	eq
 80052dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80052e0:	f380 8809 	msr	PSP, r0
 80052e4:	f3bf 8f6f 	isb	sy
 80052e8:	4770      	bx	lr
 80052ea:	bf00      	nop
 80052ec:	f3af 8000 	nop.w

080052f0 <pxCurrentTCBConst>:
 80052f0:	20000250 	.word	0x20000250
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80052f4:	bf00      	nop
 80052f6:	bf00      	nop

080052f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
        __asm volatile
 80052fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005302:	f383 8811 	msr	BASEPRI, r3
 8005306:	f3bf 8f6f 	isb	sy
 800530a:	f3bf 8f4f 	dsb	sy
 800530e:	607b      	str	r3, [r7, #4]
    }
 8005310:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8005312:	f7fe ff1f 	bl	8004154 <xTaskIncrementTick>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d003      	beq.n	8005324 <SysTick_Handler+0x2c>
        {
			traceISR_EXIT_TO_SCHEDULER();
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800531c:	4b06      	ldr	r3, [pc, #24]	; (8005338 <SysTick_Handler+0x40>)
 800531e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005322:	601a      	str	r2, [r3, #0]
 8005324:	2300      	movs	r3, #0
 8005326:	603b      	str	r3, [r7, #0]
        __asm volatile
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	f383 8811 	msr	BASEPRI, r3
    }
 800532e:	bf00      	nop
		{
			traceISR_EXIT();
		}
    }
    portENABLE_INTERRUPTS();
}
 8005330:	bf00      	nop
 8005332:	3708      	adds	r7, #8
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	e000ed04 	.word	0xe000ed04

0800533c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800533c:	b480      	push	{r7}
 800533e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005340:	4b0b      	ldr	r3, [pc, #44]	; (8005370 <vPortSetupTimerInterrupt+0x34>)
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005346:	4b0b      	ldr	r3, [pc, #44]	; (8005374 <vPortSetupTimerInterrupt+0x38>)
 8005348:	2200      	movs	r2, #0
 800534a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800534c:	4b0a      	ldr	r3, [pc, #40]	; (8005378 <vPortSetupTimerInterrupt+0x3c>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a0a      	ldr	r2, [pc, #40]	; (800537c <vPortSetupTimerInterrupt+0x40>)
 8005352:	fba2 2303 	umull	r2, r3, r2, r3
 8005356:	099b      	lsrs	r3, r3, #6
 8005358:	4a09      	ldr	r2, [pc, #36]	; (8005380 <vPortSetupTimerInterrupt+0x44>)
 800535a:	3b01      	subs	r3, #1
 800535c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800535e:	4b04      	ldr	r3, [pc, #16]	; (8005370 <vPortSetupTimerInterrupt+0x34>)
 8005360:	2207      	movs	r2, #7
 8005362:	601a      	str	r2, [r3, #0]
}
 8005364:	bf00      	nop
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	e000e010 	.word	0xe000e010
 8005374:	e000e018 	.word	0xe000e018
 8005378:	20000008 	.word	0x20000008
 800537c:	10624dd3 	.word	0x10624dd3
 8005380:	e000e014 	.word	0xe000e014

08005384 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8005384:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005394 <vPortEnableVFP+0x10>
 8005388:	6801      	ldr	r1, [r0, #0]
 800538a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800538e:	6001      	str	r1, [r0, #0]
 8005390:	4770      	bx	lr
 8005392:	0000      	.short	0x0000
 8005394:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 8005398:	bf00      	nop
 800539a:	bf00      	nop

0800539c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800539c:	b480      	push	{r7}
 800539e:	b085      	sub	sp, #20
 80053a0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80053a2:	f3ef 8305 	mrs	r3, IPSR
 80053a6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	2b0f      	cmp	r3, #15
 80053ac:	d914      	bls.n	80053d8 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80053ae:	4a17      	ldr	r2, [pc, #92]	; (800540c <vPortValidateInterruptPriority+0x70>)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	4413      	add	r3, r2
 80053b4:	781b      	ldrb	r3, [r3, #0]
 80053b6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80053b8:	4b15      	ldr	r3, [pc, #84]	; (8005410 <vPortValidateInterruptPriority+0x74>)
 80053ba:	781b      	ldrb	r3, [r3, #0]
 80053bc:	7afa      	ldrb	r2, [r7, #11]
 80053be:	429a      	cmp	r2, r3
 80053c0:	d20a      	bcs.n	80053d8 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 80053c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053c6:	f383 8811 	msr	BASEPRI, r3
 80053ca:	f3bf 8f6f 	isb	sy
 80053ce:	f3bf 8f4f 	dsb	sy
 80053d2:	607b      	str	r3, [r7, #4]
    }
 80053d4:	bf00      	nop
 80053d6:	e7fe      	b.n	80053d6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80053d8:	4b0e      	ldr	r3, [pc, #56]	; (8005414 <vPortValidateInterruptPriority+0x78>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80053e0:	4b0d      	ldr	r3, [pc, #52]	; (8005418 <vPortValidateInterruptPriority+0x7c>)
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	429a      	cmp	r2, r3
 80053e6:	d90a      	bls.n	80053fe <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80053e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053ec:	f383 8811 	msr	BASEPRI, r3
 80053f0:	f3bf 8f6f 	isb	sy
 80053f4:	f3bf 8f4f 	dsb	sy
 80053f8:	603b      	str	r3, [r7, #0]
    }
 80053fa:	bf00      	nop
 80053fc:	e7fe      	b.n	80053fc <vPortValidateInterruptPriority+0x60>
    }
 80053fe:	bf00      	nop
 8005400:	3714      	adds	r7, #20
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr
 800540a:	bf00      	nop
 800540c:	e000e3f0 	.word	0xe000e3f0
 8005410:	20000390 	.word	0x20000390
 8005414:	e000ed0c 	.word	0xe000ed0c
 8005418:	20000394 	.word	0x20000394

0800541c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b08a      	sub	sp, #40	; 0x28
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8005424:	2300      	movs	r3, #0
 8005426:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8005428:	f7fe fdda 	bl	8003fe0 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800542c:	4b65      	ldr	r3, [pc, #404]	; (80055c4 <pvPortMalloc+0x1a8>)
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d101      	bne.n	8005438 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8005434:	f000 f934 	bl	80056a0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005438:	4b63      	ldr	r3, [pc, #396]	; (80055c8 <pvPortMalloc+0x1ac>)
 800543a:	681a      	ldr	r2, [r3, #0]
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4013      	ands	r3, r2
 8005440:	2b00      	cmp	r3, #0
 8005442:	f040 80a7 	bne.w	8005594 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d02d      	beq.n	80054a8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800544c:	2208      	movs	r2, #8
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	429a      	cmp	r2, r3
 8005456:	d227      	bcs.n	80054a8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8005458:	2208      	movs	r2, #8
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	4413      	add	r3, r2
 800545e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	f003 0307 	and.w	r3, r3, #7
 8005466:	2b00      	cmp	r3, #0
 8005468:	d021      	beq.n	80054ae <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	f023 0307 	bic.w	r3, r3, #7
 8005470:	3308      	adds	r3, #8
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	429a      	cmp	r2, r3
 8005476:	d214      	bcs.n	80054a2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	f023 0307 	bic.w	r3, r3, #7
 800547e:	3308      	adds	r3, #8
 8005480:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	f003 0307 	and.w	r3, r3, #7
 8005488:	2b00      	cmp	r3, #0
 800548a:	d010      	beq.n	80054ae <pvPortMalloc+0x92>
        __asm volatile
 800548c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005490:	f383 8811 	msr	BASEPRI, r3
 8005494:	f3bf 8f6f 	isb	sy
 8005498:	f3bf 8f4f 	dsb	sy
 800549c:	617b      	str	r3, [r7, #20]
    }
 800549e:	bf00      	nop
 80054a0:	e7fe      	b.n	80054a0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80054a2:	2300      	movs	r3, #0
 80054a4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80054a6:	e002      	b.n	80054ae <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80054a8:	2300      	movs	r3, #0
 80054aa:	607b      	str	r3, [r7, #4]
 80054ac:	e000      	b.n	80054b0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80054ae:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d06e      	beq.n	8005594 <pvPortMalloc+0x178>
 80054b6:	4b45      	ldr	r3, [pc, #276]	; (80055cc <pvPortMalloc+0x1b0>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	687a      	ldr	r2, [r7, #4]
 80054bc:	429a      	cmp	r2, r3
 80054be:	d869      	bhi.n	8005594 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80054c0:	4b43      	ldr	r3, [pc, #268]	; (80055d0 <pvPortMalloc+0x1b4>)
 80054c2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80054c4:	4b42      	ldr	r3, [pc, #264]	; (80055d0 <pvPortMalloc+0x1b4>)
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80054ca:	e004      	b.n	80054d6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80054cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ce:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80054d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80054d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	429a      	cmp	r2, r3
 80054de:	d903      	bls.n	80054e8 <pvPortMalloc+0xcc>
 80054e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d1f1      	bne.n	80054cc <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80054e8:	4b36      	ldr	r3, [pc, #216]	; (80055c4 <pvPortMalloc+0x1a8>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d050      	beq.n	8005594 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80054f2:	6a3b      	ldr	r3, [r7, #32]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2208      	movs	r2, #8
 80054f8:	4413      	add	r3, r2
 80054fa:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80054fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fe:	681a      	ldr	r2, [r3, #0]
 8005500:	6a3b      	ldr	r3, [r7, #32]
 8005502:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005504:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005506:	685a      	ldr	r2, [r3, #4]
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	1ad2      	subs	r2, r2, r3
 800550c:	2308      	movs	r3, #8
 800550e:	005b      	lsls	r3, r3, #1
 8005510:	429a      	cmp	r2, r3
 8005512:	d91f      	bls.n	8005554 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005514:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	4413      	add	r3, r2
 800551a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800551c:	69bb      	ldr	r3, [r7, #24]
 800551e:	f003 0307 	and.w	r3, r3, #7
 8005522:	2b00      	cmp	r3, #0
 8005524:	d00a      	beq.n	800553c <pvPortMalloc+0x120>
        __asm volatile
 8005526:	f04f 0350 	mov.w	r3, #80	; 0x50
 800552a:	f383 8811 	msr	BASEPRI, r3
 800552e:	f3bf 8f6f 	isb	sy
 8005532:	f3bf 8f4f 	dsb	sy
 8005536:	613b      	str	r3, [r7, #16]
    }
 8005538:	bf00      	nop
 800553a:	e7fe      	b.n	800553a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800553c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	1ad2      	subs	r2, r2, r3
 8005544:	69bb      	ldr	r3, [r7, #24]
 8005546:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8005548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554a:	687a      	ldr	r2, [r7, #4]
 800554c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800554e:	69b8      	ldr	r0, [r7, #24]
 8005550:	f000 f908 	bl	8005764 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005554:	4b1d      	ldr	r3, [pc, #116]	; (80055cc <pvPortMalloc+0x1b0>)
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	1ad3      	subs	r3, r2, r3
 800555e:	4a1b      	ldr	r2, [pc, #108]	; (80055cc <pvPortMalloc+0x1b0>)
 8005560:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005562:	4b1a      	ldr	r3, [pc, #104]	; (80055cc <pvPortMalloc+0x1b0>)
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	4b1b      	ldr	r3, [pc, #108]	; (80055d4 <pvPortMalloc+0x1b8>)
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	429a      	cmp	r2, r3
 800556c:	d203      	bcs.n	8005576 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800556e:	4b17      	ldr	r3, [pc, #92]	; (80055cc <pvPortMalloc+0x1b0>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a18      	ldr	r2, [pc, #96]	; (80055d4 <pvPortMalloc+0x1b8>)
 8005574:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005576:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005578:	685a      	ldr	r2, [r3, #4]
 800557a:	4b13      	ldr	r3, [pc, #76]	; (80055c8 <pvPortMalloc+0x1ac>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	431a      	orrs	r2, r3
 8005580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005582:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8005584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005586:	2200      	movs	r2, #0
 8005588:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800558a:	4b13      	ldr	r3, [pc, #76]	; (80055d8 <pvPortMalloc+0x1bc>)
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	3301      	adds	r3, #1
 8005590:	4a11      	ldr	r2, [pc, #68]	; (80055d8 <pvPortMalloc+0x1bc>)
 8005592:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8005594:	f7fe fd32 	bl	8003ffc <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005598:	69fb      	ldr	r3, [r7, #28]
 800559a:	f003 0307 	and.w	r3, r3, #7
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d00a      	beq.n	80055b8 <pvPortMalloc+0x19c>
        __asm volatile
 80055a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a6:	f383 8811 	msr	BASEPRI, r3
 80055aa:	f3bf 8f6f 	isb	sy
 80055ae:	f3bf 8f4f 	dsb	sy
 80055b2:	60fb      	str	r3, [r7, #12]
    }
 80055b4:	bf00      	nop
 80055b6:	e7fe      	b.n	80055b6 <pvPortMalloc+0x19a>
    return pvReturn;
 80055b8:	69fb      	ldr	r3, [r7, #28]
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3728      	adds	r7, #40	; 0x28
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
 80055c2:	bf00      	nop
 80055c4:	20012fa0 	.word	0x20012fa0
 80055c8:	20012fb4 	.word	0x20012fb4
 80055cc:	20012fa4 	.word	0x20012fa4
 80055d0:	20012f98 	.word	0x20012f98
 80055d4:	20012fa8 	.word	0x20012fa8
 80055d8:	20012fac 	.word	0x20012fac

080055dc <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b086      	sub	sp, #24
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	2b00      	cmp	r3, #0
 80055ec:	d04d      	beq.n	800568a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80055ee:	2308      	movs	r3, #8
 80055f0:	425b      	negs	r3, r3
 80055f2:	697a      	ldr	r2, [r7, #20]
 80055f4:	4413      	add	r3, r2
 80055f6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	685a      	ldr	r2, [r3, #4]
 8005600:	4b24      	ldr	r3, [pc, #144]	; (8005694 <vPortFree+0xb8>)
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	4013      	ands	r3, r2
 8005606:	2b00      	cmp	r3, #0
 8005608:	d10a      	bne.n	8005620 <vPortFree+0x44>
        __asm volatile
 800560a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800560e:	f383 8811 	msr	BASEPRI, r3
 8005612:	f3bf 8f6f 	isb	sy
 8005616:	f3bf 8f4f 	dsb	sy
 800561a:	60fb      	str	r3, [r7, #12]
    }
 800561c:	bf00      	nop
 800561e:	e7fe      	b.n	800561e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d00a      	beq.n	800563e <vPortFree+0x62>
        __asm volatile
 8005628:	f04f 0350 	mov.w	r3, #80	; 0x50
 800562c:	f383 8811 	msr	BASEPRI, r3
 8005630:	f3bf 8f6f 	isb	sy
 8005634:	f3bf 8f4f 	dsb	sy
 8005638:	60bb      	str	r3, [r7, #8]
    }
 800563a:	bf00      	nop
 800563c:	e7fe      	b.n	800563c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800563e:	693b      	ldr	r3, [r7, #16]
 8005640:	685a      	ldr	r2, [r3, #4]
 8005642:	4b14      	ldr	r3, [pc, #80]	; (8005694 <vPortFree+0xb8>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	4013      	ands	r3, r2
 8005648:	2b00      	cmp	r3, #0
 800564a:	d01e      	beq.n	800568a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	2b00      	cmp	r3, #0
 8005652:	d11a      	bne.n	800568a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005654:	693b      	ldr	r3, [r7, #16]
 8005656:	685a      	ldr	r2, [r3, #4]
 8005658:	4b0e      	ldr	r3, [pc, #56]	; (8005694 <vPortFree+0xb8>)
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	43db      	mvns	r3, r3
 800565e:	401a      	ands	r2, r3
 8005660:	693b      	ldr	r3, [r7, #16]
 8005662:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8005664:	f7fe fcbc 	bl	8003fe0 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	685a      	ldr	r2, [r3, #4]
 800566c:	4b0a      	ldr	r3, [pc, #40]	; (8005698 <vPortFree+0xbc>)
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4413      	add	r3, r2
 8005672:	4a09      	ldr	r2, [pc, #36]	; (8005698 <vPortFree+0xbc>)
 8005674:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005676:	6938      	ldr	r0, [r7, #16]
 8005678:	f000 f874 	bl	8005764 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800567c:	4b07      	ldr	r3, [pc, #28]	; (800569c <vPortFree+0xc0>)
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	3301      	adds	r3, #1
 8005682:	4a06      	ldr	r2, [pc, #24]	; (800569c <vPortFree+0xc0>)
 8005684:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8005686:	f7fe fcb9 	bl	8003ffc <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800568a:	bf00      	nop
 800568c:	3718      	adds	r7, #24
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}
 8005692:	bf00      	nop
 8005694:	20012fb4 	.word	0x20012fb4
 8005698:	20012fa4 	.word	0x20012fa4
 800569c:	20012fb0 	.word	0x20012fb0

080056a0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80056a0:	b480      	push	{r7}
 80056a2:	b085      	sub	sp, #20
 80056a4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80056a6:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 80056aa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80056ac:	4b27      	ldr	r3, [pc, #156]	; (800574c <prvHeapInit+0xac>)
 80056ae:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	f003 0307 	and.w	r3, r3, #7
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d00c      	beq.n	80056d4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	3307      	adds	r3, #7
 80056be:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	f023 0307 	bic.w	r3, r3, #7
 80056c6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80056c8:	68ba      	ldr	r2, [r7, #8]
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	4a1f      	ldr	r2, [pc, #124]	; (800574c <prvHeapInit+0xac>)
 80056d0:	4413      	add	r3, r2
 80056d2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80056d8:	4a1d      	ldr	r2, [pc, #116]	; (8005750 <prvHeapInit+0xb0>)
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80056de:	4b1c      	ldr	r3, [pc, #112]	; (8005750 <prvHeapInit+0xb0>)
 80056e0:	2200      	movs	r2, #0
 80056e2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	68ba      	ldr	r2, [r7, #8]
 80056e8:	4413      	add	r3, r2
 80056ea:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80056ec:	2208      	movs	r2, #8
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	1a9b      	subs	r3, r3, r2
 80056f2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	f023 0307 	bic.w	r3, r3, #7
 80056fa:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	4a15      	ldr	r2, [pc, #84]	; (8005754 <prvHeapInit+0xb4>)
 8005700:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8005702:	4b14      	ldr	r3, [pc, #80]	; (8005754 <prvHeapInit+0xb4>)
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	2200      	movs	r2, #0
 8005708:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800570a:	4b12      	ldr	r3, [pc, #72]	; (8005754 <prvHeapInit+0xb4>)
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	2200      	movs	r2, #0
 8005710:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005716:	683b      	ldr	r3, [r7, #0]
 8005718:	68fa      	ldr	r2, [r7, #12]
 800571a:	1ad2      	subs	r2, r2, r3
 800571c:	683b      	ldr	r3, [r7, #0]
 800571e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005720:	4b0c      	ldr	r3, [pc, #48]	; (8005754 <prvHeapInit+0xb4>)
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005728:	683b      	ldr	r3, [r7, #0]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	4a0a      	ldr	r2, [pc, #40]	; (8005758 <prvHeapInit+0xb8>)
 800572e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005730:	683b      	ldr	r3, [r7, #0]
 8005732:	685b      	ldr	r3, [r3, #4]
 8005734:	4a09      	ldr	r2, [pc, #36]	; (800575c <prvHeapInit+0xbc>)
 8005736:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005738:	4b09      	ldr	r3, [pc, #36]	; (8005760 <prvHeapInit+0xc0>)
 800573a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800573e:	601a      	str	r2, [r3, #0]
}
 8005740:	bf00      	nop
 8005742:	3714      	adds	r7, #20
 8005744:	46bd      	mov	sp, r7
 8005746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574a:	4770      	bx	lr
 800574c:	20000398 	.word	0x20000398
 8005750:	20012f98 	.word	0x20012f98
 8005754:	20012fa0 	.word	0x20012fa0
 8005758:	20012fa8 	.word	0x20012fa8
 800575c:	20012fa4 	.word	0x20012fa4
 8005760:	20012fb4 	.word	0x20012fb4

08005764 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8005764:	b480      	push	{r7}
 8005766:	b085      	sub	sp, #20
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800576c:	4b28      	ldr	r3, [pc, #160]	; (8005810 <prvInsertBlockIntoFreeList+0xac>)
 800576e:	60fb      	str	r3, [r7, #12]
 8005770:	e002      	b.n	8005778 <prvInsertBlockIntoFreeList+0x14>
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	60fb      	str	r3, [r7, #12]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	687a      	ldr	r2, [r7, #4]
 800577e:	429a      	cmp	r2, r3
 8005780:	d8f7      	bhi.n	8005772 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	685b      	ldr	r3, [r3, #4]
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	4413      	add	r3, r2
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	429a      	cmp	r2, r3
 8005792:	d108      	bne.n	80057a6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	685a      	ldr	r2, [r3, #4]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	685b      	ldr	r3, [r3, #4]
 800579c:	441a      	add	r2, r3
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80057a2:	68fb      	ldr	r3, [r7, #12]
 80057a4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	685b      	ldr	r3, [r3, #4]
 80057ae:	68ba      	ldr	r2, [r7, #8]
 80057b0:	441a      	add	r2, r3
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	429a      	cmp	r2, r3
 80057b8:	d118      	bne.n	80057ec <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681a      	ldr	r2, [r3, #0]
 80057be:	4b15      	ldr	r3, [pc, #84]	; (8005814 <prvInsertBlockIntoFreeList+0xb0>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	429a      	cmp	r2, r3
 80057c4:	d00d      	beq.n	80057e2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	685a      	ldr	r2, [r3, #4]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	685b      	ldr	r3, [r3, #4]
 80057d0:	441a      	add	r2, r3
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	681a      	ldr	r2, [r3, #0]
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	601a      	str	r2, [r3, #0]
 80057e0:	e008      	b.n	80057f4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80057e2:	4b0c      	ldr	r3, [pc, #48]	; (8005814 <prvInsertBlockIntoFreeList+0xb0>)
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	601a      	str	r2, [r3, #0]
 80057ea:	e003      	b.n	80057f4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80057ec:	68fb      	ldr	r3, [r7, #12]
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80057f4:	68fa      	ldr	r2, [r7, #12]
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	429a      	cmp	r2, r3
 80057fa:	d002      	beq.n	8005802 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80057fc:	68fb      	ldr	r3, [r7, #12]
 80057fe:	687a      	ldr	r2, [r7, #4]
 8005800:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8005802:	bf00      	nop
 8005804:	3714      	adds	r7, #20
 8005806:	46bd      	mov	sp, r7
 8005808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800580c:	4770      	bx	lr
 800580e:	bf00      	nop
 8005810:	20012f98 	.word	0x20012f98
 8005814:	20012fa0 	.word	0x20012fa0

08005818 <__libc_init_array>:
 8005818:	b570      	push	{r4, r5, r6, lr}
 800581a:	4d0d      	ldr	r5, [pc, #52]	; (8005850 <__libc_init_array+0x38>)
 800581c:	4c0d      	ldr	r4, [pc, #52]	; (8005854 <__libc_init_array+0x3c>)
 800581e:	1b64      	subs	r4, r4, r5
 8005820:	10a4      	asrs	r4, r4, #2
 8005822:	2600      	movs	r6, #0
 8005824:	42a6      	cmp	r6, r4
 8005826:	d109      	bne.n	800583c <__libc_init_array+0x24>
 8005828:	4d0b      	ldr	r5, [pc, #44]	; (8005858 <__libc_init_array+0x40>)
 800582a:	4c0c      	ldr	r4, [pc, #48]	; (800585c <__libc_init_array+0x44>)
 800582c:	f000 fc9c 	bl	8006168 <_init>
 8005830:	1b64      	subs	r4, r4, r5
 8005832:	10a4      	asrs	r4, r4, #2
 8005834:	2600      	movs	r6, #0
 8005836:	42a6      	cmp	r6, r4
 8005838:	d105      	bne.n	8005846 <__libc_init_array+0x2e>
 800583a:	bd70      	pop	{r4, r5, r6, pc}
 800583c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005840:	4798      	blx	r3
 8005842:	3601      	adds	r6, #1
 8005844:	e7ee      	b.n	8005824 <__libc_init_array+0xc>
 8005846:	f855 3b04 	ldr.w	r3, [r5], #4
 800584a:	4798      	blx	r3
 800584c:	3601      	adds	r6, #1
 800584e:	e7f2      	b.n	8005836 <__libc_init_array+0x1e>
 8005850:	08006204 	.word	0x08006204
 8005854:	08006204 	.word	0x08006204
 8005858:	08006204 	.word	0x08006204
 800585c:	08006208 	.word	0x08006208

08005860 <memcpy>:
 8005860:	440a      	add	r2, r1
 8005862:	4291      	cmp	r1, r2
 8005864:	f100 33ff 	add.w	r3, r0, #4294967295
 8005868:	d100      	bne.n	800586c <memcpy+0xc>
 800586a:	4770      	bx	lr
 800586c:	b510      	push	{r4, lr}
 800586e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005872:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005876:	4291      	cmp	r1, r2
 8005878:	d1f9      	bne.n	800586e <memcpy+0xe>
 800587a:	bd10      	pop	{r4, pc}

0800587c <memset>:
 800587c:	4402      	add	r2, r0
 800587e:	4603      	mov	r3, r0
 8005880:	4293      	cmp	r3, r2
 8005882:	d100      	bne.n	8005886 <memset+0xa>
 8005884:	4770      	bx	lr
 8005886:	f803 1b01 	strb.w	r1, [r3], #1
 800588a:	e7f9      	b.n	8005880 <memset+0x4>

0800588c <siprintf>:
 800588c:	b40e      	push	{r1, r2, r3}
 800588e:	b500      	push	{lr}
 8005890:	b09c      	sub	sp, #112	; 0x70
 8005892:	ab1d      	add	r3, sp, #116	; 0x74
 8005894:	9002      	str	r0, [sp, #8]
 8005896:	9006      	str	r0, [sp, #24]
 8005898:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800589c:	4809      	ldr	r0, [pc, #36]	; (80058c4 <siprintf+0x38>)
 800589e:	9107      	str	r1, [sp, #28]
 80058a0:	9104      	str	r1, [sp, #16]
 80058a2:	4909      	ldr	r1, [pc, #36]	; (80058c8 <siprintf+0x3c>)
 80058a4:	f853 2b04 	ldr.w	r2, [r3], #4
 80058a8:	9105      	str	r1, [sp, #20]
 80058aa:	6800      	ldr	r0, [r0, #0]
 80058ac:	9301      	str	r3, [sp, #4]
 80058ae:	a902      	add	r1, sp, #8
 80058b0:	f000 f868 	bl	8005984 <_svfiprintf_r>
 80058b4:	9b02      	ldr	r3, [sp, #8]
 80058b6:	2200      	movs	r2, #0
 80058b8:	701a      	strb	r2, [r3, #0]
 80058ba:	b01c      	add	sp, #112	; 0x70
 80058bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80058c0:	b003      	add	sp, #12
 80058c2:	4770      	bx	lr
 80058c4:	20000014 	.word	0x20000014
 80058c8:	ffff0208 	.word	0xffff0208

080058cc <__ssputs_r>:
 80058cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80058d0:	688e      	ldr	r6, [r1, #8]
 80058d2:	429e      	cmp	r6, r3
 80058d4:	4682      	mov	sl, r0
 80058d6:	460c      	mov	r4, r1
 80058d8:	4690      	mov	r8, r2
 80058da:	461f      	mov	r7, r3
 80058dc:	d838      	bhi.n	8005950 <__ssputs_r+0x84>
 80058de:	898a      	ldrh	r2, [r1, #12]
 80058e0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80058e4:	d032      	beq.n	800594c <__ssputs_r+0x80>
 80058e6:	6825      	ldr	r5, [r4, #0]
 80058e8:	6909      	ldr	r1, [r1, #16]
 80058ea:	eba5 0901 	sub.w	r9, r5, r1
 80058ee:	6965      	ldr	r5, [r4, #20]
 80058f0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80058f4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80058f8:	3301      	adds	r3, #1
 80058fa:	444b      	add	r3, r9
 80058fc:	106d      	asrs	r5, r5, #1
 80058fe:	429d      	cmp	r5, r3
 8005900:	bf38      	it	cc
 8005902:	461d      	movcc	r5, r3
 8005904:	0553      	lsls	r3, r2, #21
 8005906:	d531      	bpl.n	800596c <__ssputs_r+0xa0>
 8005908:	4629      	mov	r1, r5
 800590a:	f000 fb55 	bl	8005fb8 <_malloc_r>
 800590e:	4606      	mov	r6, r0
 8005910:	b950      	cbnz	r0, 8005928 <__ssputs_r+0x5c>
 8005912:	230c      	movs	r3, #12
 8005914:	f8ca 3000 	str.w	r3, [sl]
 8005918:	89a3      	ldrh	r3, [r4, #12]
 800591a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800591e:	81a3      	strh	r3, [r4, #12]
 8005920:	f04f 30ff 	mov.w	r0, #4294967295
 8005924:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005928:	6921      	ldr	r1, [r4, #16]
 800592a:	464a      	mov	r2, r9
 800592c:	f7ff ff98 	bl	8005860 <memcpy>
 8005930:	89a3      	ldrh	r3, [r4, #12]
 8005932:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005936:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800593a:	81a3      	strh	r3, [r4, #12]
 800593c:	6126      	str	r6, [r4, #16]
 800593e:	6165      	str	r5, [r4, #20]
 8005940:	444e      	add	r6, r9
 8005942:	eba5 0509 	sub.w	r5, r5, r9
 8005946:	6026      	str	r6, [r4, #0]
 8005948:	60a5      	str	r5, [r4, #8]
 800594a:	463e      	mov	r6, r7
 800594c:	42be      	cmp	r6, r7
 800594e:	d900      	bls.n	8005952 <__ssputs_r+0x86>
 8005950:	463e      	mov	r6, r7
 8005952:	6820      	ldr	r0, [r4, #0]
 8005954:	4632      	mov	r2, r6
 8005956:	4641      	mov	r1, r8
 8005958:	f000 faa8 	bl	8005eac <memmove>
 800595c:	68a3      	ldr	r3, [r4, #8]
 800595e:	1b9b      	subs	r3, r3, r6
 8005960:	60a3      	str	r3, [r4, #8]
 8005962:	6823      	ldr	r3, [r4, #0]
 8005964:	4433      	add	r3, r6
 8005966:	6023      	str	r3, [r4, #0]
 8005968:	2000      	movs	r0, #0
 800596a:	e7db      	b.n	8005924 <__ssputs_r+0x58>
 800596c:	462a      	mov	r2, r5
 800596e:	f000 fb97 	bl	80060a0 <_realloc_r>
 8005972:	4606      	mov	r6, r0
 8005974:	2800      	cmp	r0, #0
 8005976:	d1e1      	bne.n	800593c <__ssputs_r+0x70>
 8005978:	6921      	ldr	r1, [r4, #16]
 800597a:	4650      	mov	r0, sl
 800597c:	f000 fab0 	bl	8005ee0 <_free_r>
 8005980:	e7c7      	b.n	8005912 <__ssputs_r+0x46>
	...

08005984 <_svfiprintf_r>:
 8005984:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005988:	4698      	mov	r8, r3
 800598a:	898b      	ldrh	r3, [r1, #12]
 800598c:	061b      	lsls	r3, r3, #24
 800598e:	b09d      	sub	sp, #116	; 0x74
 8005990:	4607      	mov	r7, r0
 8005992:	460d      	mov	r5, r1
 8005994:	4614      	mov	r4, r2
 8005996:	d50e      	bpl.n	80059b6 <_svfiprintf_r+0x32>
 8005998:	690b      	ldr	r3, [r1, #16]
 800599a:	b963      	cbnz	r3, 80059b6 <_svfiprintf_r+0x32>
 800599c:	2140      	movs	r1, #64	; 0x40
 800599e:	f000 fb0b 	bl	8005fb8 <_malloc_r>
 80059a2:	6028      	str	r0, [r5, #0]
 80059a4:	6128      	str	r0, [r5, #16]
 80059a6:	b920      	cbnz	r0, 80059b2 <_svfiprintf_r+0x2e>
 80059a8:	230c      	movs	r3, #12
 80059aa:	603b      	str	r3, [r7, #0]
 80059ac:	f04f 30ff 	mov.w	r0, #4294967295
 80059b0:	e0d1      	b.n	8005b56 <_svfiprintf_r+0x1d2>
 80059b2:	2340      	movs	r3, #64	; 0x40
 80059b4:	616b      	str	r3, [r5, #20]
 80059b6:	2300      	movs	r3, #0
 80059b8:	9309      	str	r3, [sp, #36]	; 0x24
 80059ba:	2320      	movs	r3, #32
 80059bc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80059c0:	f8cd 800c 	str.w	r8, [sp, #12]
 80059c4:	2330      	movs	r3, #48	; 0x30
 80059c6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005b70 <_svfiprintf_r+0x1ec>
 80059ca:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80059ce:	f04f 0901 	mov.w	r9, #1
 80059d2:	4623      	mov	r3, r4
 80059d4:	469a      	mov	sl, r3
 80059d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80059da:	b10a      	cbz	r2, 80059e0 <_svfiprintf_r+0x5c>
 80059dc:	2a25      	cmp	r2, #37	; 0x25
 80059de:	d1f9      	bne.n	80059d4 <_svfiprintf_r+0x50>
 80059e0:	ebba 0b04 	subs.w	fp, sl, r4
 80059e4:	d00b      	beq.n	80059fe <_svfiprintf_r+0x7a>
 80059e6:	465b      	mov	r3, fp
 80059e8:	4622      	mov	r2, r4
 80059ea:	4629      	mov	r1, r5
 80059ec:	4638      	mov	r0, r7
 80059ee:	f7ff ff6d 	bl	80058cc <__ssputs_r>
 80059f2:	3001      	adds	r0, #1
 80059f4:	f000 80aa 	beq.w	8005b4c <_svfiprintf_r+0x1c8>
 80059f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80059fa:	445a      	add	r2, fp
 80059fc:	9209      	str	r2, [sp, #36]	; 0x24
 80059fe:	f89a 3000 	ldrb.w	r3, [sl]
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	f000 80a2 	beq.w	8005b4c <_svfiprintf_r+0x1c8>
 8005a08:	2300      	movs	r3, #0
 8005a0a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a12:	f10a 0a01 	add.w	sl, sl, #1
 8005a16:	9304      	str	r3, [sp, #16]
 8005a18:	9307      	str	r3, [sp, #28]
 8005a1a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a1e:	931a      	str	r3, [sp, #104]	; 0x68
 8005a20:	4654      	mov	r4, sl
 8005a22:	2205      	movs	r2, #5
 8005a24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005a28:	4851      	ldr	r0, [pc, #324]	; (8005b70 <_svfiprintf_r+0x1ec>)
 8005a2a:	f7fa fbd9 	bl	80001e0 <memchr>
 8005a2e:	9a04      	ldr	r2, [sp, #16]
 8005a30:	b9d8      	cbnz	r0, 8005a6a <_svfiprintf_r+0xe6>
 8005a32:	06d0      	lsls	r0, r2, #27
 8005a34:	bf44      	itt	mi
 8005a36:	2320      	movmi	r3, #32
 8005a38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a3c:	0711      	lsls	r1, r2, #28
 8005a3e:	bf44      	itt	mi
 8005a40:	232b      	movmi	r3, #43	; 0x2b
 8005a42:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005a46:	f89a 3000 	ldrb.w	r3, [sl]
 8005a4a:	2b2a      	cmp	r3, #42	; 0x2a
 8005a4c:	d015      	beq.n	8005a7a <_svfiprintf_r+0xf6>
 8005a4e:	9a07      	ldr	r2, [sp, #28]
 8005a50:	4654      	mov	r4, sl
 8005a52:	2000      	movs	r0, #0
 8005a54:	f04f 0c0a 	mov.w	ip, #10
 8005a58:	4621      	mov	r1, r4
 8005a5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005a5e:	3b30      	subs	r3, #48	; 0x30
 8005a60:	2b09      	cmp	r3, #9
 8005a62:	d94e      	bls.n	8005b02 <_svfiprintf_r+0x17e>
 8005a64:	b1b0      	cbz	r0, 8005a94 <_svfiprintf_r+0x110>
 8005a66:	9207      	str	r2, [sp, #28]
 8005a68:	e014      	b.n	8005a94 <_svfiprintf_r+0x110>
 8005a6a:	eba0 0308 	sub.w	r3, r0, r8
 8005a6e:	fa09 f303 	lsl.w	r3, r9, r3
 8005a72:	4313      	orrs	r3, r2
 8005a74:	9304      	str	r3, [sp, #16]
 8005a76:	46a2      	mov	sl, r4
 8005a78:	e7d2      	b.n	8005a20 <_svfiprintf_r+0x9c>
 8005a7a:	9b03      	ldr	r3, [sp, #12]
 8005a7c:	1d19      	adds	r1, r3, #4
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	9103      	str	r1, [sp, #12]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	bfbb      	ittet	lt
 8005a86:	425b      	neglt	r3, r3
 8005a88:	f042 0202 	orrlt.w	r2, r2, #2
 8005a8c:	9307      	strge	r3, [sp, #28]
 8005a8e:	9307      	strlt	r3, [sp, #28]
 8005a90:	bfb8      	it	lt
 8005a92:	9204      	strlt	r2, [sp, #16]
 8005a94:	7823      	ldrb	r3, [r4, #0]
 8005a96:	2b2e      	cmp	r3, #46	; 0x2e
 8005a98:	d10c      	bne.n	8005ab4 <_svfiprintf_r+0x130>
 8005a9a:	7863      	ldrb	r3, [r4, #1]
 8005a9c:	2b2a      	cmp	r3, #42	; 0x2a
 8005a9e:	d135      	bne.n	8005b0c <_svfiprintf_r+0x188>
 8005aa0:	9b03      	ldr	r3, [sp, #12]
 8005aa2:	1d1a      	adds	r2, r3, #4
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	9203      	str	r2, [sp, #12]
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	bfb8      	it	lt
 8005aac:	f04f 33ff 	movlt.w	r3, #4294967295
 8005ab0:	3402      	adds	r4, #2
 8005ab2:	9305      	str	r3, [sp, #20]
 8005ab4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005b80 <_svfiprintf_r+0x1fc>
 8005ab8:	7821      	ldrb	r1, [r4, #0]
 8005aba:	2203      	movs	r2, #3
 8005abc:	4650      	mov	r0, sl
 8005abe:	f7fa fb8f 	bl	80001e0 <memchr>
 8005ac2:	b140      	cbz	r0, 8005ad6 <_svfiprintf_r+0x152>
 8005ac4:	2340      	movs	r3, #64	; 0x40
 8005ac6:	eba0 000a 	sub.w	r0, r0, sl
 8005aca:	fa03 f000 	lsl.w	r0, r3, r0
 8005ace:	9b04      	ldr	r3, [sp, #16]
 8005ad0:	4303      	orrs	r3, r0
 8005ad2:	3401      	adds	r4, #1
 8005ad4:	9304      	str	r3, [sp, #16]
 8005ad6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005ada:	4826      	ldr	r0, [pc, #152]	; (8005b74 <_svfiprintf_r+0x1f0>)
 8005adc:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005ae0:	2206      	movs	r2, #6
 8005ae2:	f7fa fb7d 	bl	80001e0 <memchr>
 8005ae6:	2800      	cmp	r0, #0
 8005ae8:	d038      	beq.n	8005b5c <_svfiprintf_r+0x1d8>
 8005aea:	4b23      	ldr	r3, [pc, #140]	; (8005b78 <_svfiprintf_r+0x1f4>)
 8005aec:	bb1b      	cbnz	r3, 8005b36 <_svfiprintf_r+0x1b2>
 8005aee:	9b03      	ldr	r3, [sp, #12]
 8005af0:	3307      	adds	r3, #7
 8005af2:	f023 0307 	bic.w	r3, r3, #7
 8005af6:	3308      	adds	r3, #8
 8005af8:	9303      	str	r3, [sp, #12]
 8005afa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005afc:	4433      	add	r3, r6
 8005afe:	9309      	str	r3, [sp, #36]	; 0x24
 8005b00:	e767      	b.n	80059d2 <_svfiprintf_r+0x4e>
 8005b02:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b06:	460c      	mov	r4, r1
 8005b08:	2001      	movs	r0, #1
 8005b0a:	e7a5      	b.n	8005a58 <_svfiprintf_r+0xd4>
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	3401      	adds	r4, #1
 8005b10:	9305      	str	r3, [sp, #20]
 8005b12:	4619      	mov	r1, r3
 8005b14:	f04f 0c0a 	mov.w	ip, #10
 8005b18:	4620      	mov	r0, r4
 8005b1a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b1e:	3a30      	subs	r2, #48	; 0x30
 8005b20:	2a09      	cmp	r2, #9
 8005b22:	d903      	bls.n	8005b2c <_svfiprintf_r+0x1a8>
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d0c5      	beq.n	8005ab4 <_svfiprintf_r+0x130>
 8005b28:	9105      	str	r1, [sp, #20]
 8005b2a:	e7c3      	b.n	8005ab4 <_svfiprintf_r+0x130>
 8005b2c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005b30:	4604      	mov	r4, r0
 8005b32:	2301      	movs	r3, #1
 8005b34:	e7f0      	b.n	8005b18 <_svfiprintf_r+0x194>
 8005b36:	ab03      	add	r3, sp, #12
 8005b38:	9300      	str	r3, [sp, #0]
 8005b3a:	462a      	mov	r2, r5
 8005b3c:	4b0f      	ldr	r3, [pc, #60]	; (8005b7c <_svfiprintf_r+0x1f8>)
 8005b3e:	a904      	add	r1, sp, #16
 8005b40:	4638      	mov	r0, r7
 8005b42:	f3af 8000 	nop.w
 8005b46:	1c42      	adds	r2, r0, #1
 8005b48:	4606      	mov	r6, r0
 8005b4a:	d1d6      	bne.n	8005afa <_svfiprintf_r+0x176>
 8005b4c:	89ab      	ldrh	r3, [r5, #12]
 8005b4e:	065b      	lsls	r3, r3, #25
 8005b50:	f53f af2c 	bmi.w	80059ac <_svfiprintf_r+0x28>
 8005b54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005b56:	b01d      	add	sp, #116	; 0x74
 8005b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b5c:	ab03      	add	r3, sp, #12
 8005b5e:	9300      	str	r3, [sp, #0]
 8005b60:	462a      	mov	r2, r5
 8005b62:	4b06      	ldr	r3, [pc, #24]	; (8005b7c <_svfiprintf_r+0x1f8>)
 8005b64:	a904      	add	r1, sp, #16
 8005b66:	4638      	mov	r0, r7
 8005b68:	f000 f87a 	bl	8005c60 <_printf_i>
 8005b6c:	e7eb      	b.n	8005b46 <_svfiprintf_r+0x1c2>
 8005b6e:	bf00      	nop
 8005b70:	080061c8 	.word	0x080061c8
 8005b74:	080061d2 	.word	0x080061d2
 8005b78:	00000000 	.word	0x00000000
 8005b7c:	080058cd 	.word	0x080058cd
 8005b80:	080061ce 	.word	0x080061ce

08005b84 <_printf_common>:
 8005b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005b88:	4616      	mov	r6, r2
 8005b8a:	4699      	mov	r9, r3
 8005b8c:	688a      	ldr	r2, [r1, #8]
 8005b8e:	690b      	ldr	r3, [r1, #16]
 8005b90:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005b94:	4293      	cmp	r3, r2
 8005b96:	bfb8      	it	lt
 8005b98:	4613      	movlt	r3, r2
 8005b9a:	6033      	str	r3, [r6, #0]
 8005b9c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ba0:	4607      	mov	r7, r0
 8005ba2:	460c      	mov	r4, r1
 8005ba4:	b10a      	cbz	r2, 8005baa <_printf_common+0x26>
 8005ba6:	3301      	adds	r3, #1
 8005ba8:	6033      	str	r3, [r6, #0]
 8005baa:	6823      	ldr	r3, [r4, #0]
 8005bac:	0699      	lsls	r1, r3, #26
 8005bae:	bf42      	ittt	mi
 8005bb0:	6833      	ldrmi	r3, [r6, #0]
 8005bb2:	3302      	addmi	r3, #2
 8005bb4:	6033      	strmi	r3, [r6, #0]
 8005bb6:	6825      	ldr	r5, [r4, #0]
 8005bb8:	f015 0506 	ands.w	r5, r5, #6
 8005bbc:	d106      	bne.n	8005bcc <_printf_common+0x48>
 8005bbe:	f104 0a19 	add.w	sl, r4, #25
 8005bc2:	68e3      	ldr	r3, [r4, #12]
 8005bc4:	6832      	ldr	r2, [r6, #0]
 8005bc6:	1a9b      	subs	r3, r3, r2
 8005bc8:	42ab      	cmp	r3, r5
 8005bca:	dc26      	bgt.n	8005c1a <_printf_common+0x96>
 8005bcc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005bd0:	1e13      	subs	r3, r2, #0
 8005bd2:	6822      	ldr	r2, [r4, #0]
 8005bd4:	bf18      	it	ne
 8005bd6:	2301      	movne	r3, #1
 8005bd8:	0692      	lsls	r2, r2, #26
 8005bda:	d42b      	bmi.n	8005c34 <_printf_common+0xb0>
 8005bdc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005be0:	4649      	mov	r1, r9
 8005be2:	4638      	mov	r0, r7
 8005be4:	47c0      	blx	r8
 8005be6:	3001      	adds	r0, #1
 8005be8:	d01e      	beq.n	8005c28 <_printf_common+0xa4>
 8005bea:	6823      	ldr	r3, [r4, #0]
 8005bec:	68e5      	ldr	r5, [r4, #12]
 8005bee:	6832      	ldr	r2, [r6, #0]
 8005bf0:	f003 0306 	and.w	r3, r3, #6
 8005bf4:	2b04      	cmp	r3, #4
 8005bf6:	bf08      	it	eq
 8005bf8:	1aad      	subeq	r5, r5, r2
 8005bfa:	68a3      	ldr	r3, [r4, #8]
 8005bfc:	6922      	ldr	r2, [r4, #16]
 8005bfe:	bf0c      	ite	eq
 8005c00:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005c04:	2500      	movne	r5, #0
 8005c06:	4293      	cmp	r3, r2
 8005c08:	bfc4      	itt	gt
 8005c0a:	1a9b      	subgt	r3, r3, r2
 8005c0c:	18ed      	addgt	r5, r5, r3
 8005c0e:	2600      	movs	r6, #0
 8005c10:	341a      	adds	r4, #26
 8005c12:	42b5      	cmp	r5, r6
 8005c14:	d11a      	bne.n	8005c4c <_printf_common+0xc8>
 8005c16:	2000      	movs	r0, #0
 8005c18:	e008      	b.n	8005c2c <_printf_common+0xa8>
 8005c1a:	2301      	movs	r3, #1
 8005c1c:	4652      	mov	r2, sl
 8005c1e:	4649      	mov	r1, r9
 8005c20:	4638      	mov	r0, r7
 8005c22:	47c0      	blx	r8
 8005c24:	3001      	adds	r0, #1
 8005c26:	d103      	bne.n	8005c30 <_printf_common+0xac>
 8005c28:	f04f 30ff 	mov.w	r0, #4294967295
 8005c2c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c30:	3501      	adds	r5, #1
 8005c32:	e7c6      	b.n	8005bc2 <_printf_common+0x3e>
 8005c34:	18e1      	adds	r1, r4, r3
 8005c36:	1c5a      	adds	r2, r3, #1
 8005c38:	2030      	movs	r0, #48	; 0x30
 8005c3a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005c3e:	4422      	add	r2, r4
 8005c40:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005c44:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005c48:	3302      	adds	r3, #2
 8005c4a:	e7c7      	b.n	8005bdc <_printf_common+0x58>
 8005c4c:	2301      	movs	r3, #1
 8005c4e:	4622      	mov	r2, r4
 8005c50:	4649      	mov	r1, r9
 8005c52:	4638      	mov	r0, r7
 8005c54:	47c0      	blx	r8
 8005c56:	3001      	adds	r0, #1
 8005c58:	d0e6      	beq.n	8005c28 <_printf_common+0xa4>
 8005c5a:	3601      	adds	r6, #1
 8005c5c:	e7d9      	b.n	8005c12 <_printf_common+0x8e>
	...

08005c60 <_printf_i>:
 8005c60:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c64:	7e0f      	ldrb	r7, [r1, #24]
 8005c66:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005c68:	2f78      	cmp	r7, #120	; 0x78
 8005c6a:	4691      	mov	r9, r2
 8005c6c:	4680      	mov	r8, r0
 8005c6e:	460c      	mov	r4, r1
 8005c70:	469a      	mov	sl, r3
 8005c72:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005c76:	d807      	bhi.n	8005c88 <_printf_i+0x28>
 8005c78:	2f62      	cmp	r7, #98	; 0x62
 8005c7a:	d80a      	bhi.n	8005c92 <_printf_i+0x32>
 8005c7c:	2f00      	cmp	r7, #0
 8005c7e:	f000 80d8 	beq.w	8005e32 <_printf_i+0x1d2>
 8005c82:	2f58      	cmp	r7, #88	; 0x58
 8005c84:	f000 80a3 	beq.w	8005dce <_printf_i+0x16e>
 8005c88:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005c8c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005c90:	e03a      	b.n	8005d08 <_printf_i+0xa8>
 8005c92:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005c96:	2b15      	cmp	r3, #21
 8005c98:	d8f6      	bhi.n	8005c88 <_printf_i+0x28>
 8005c9a:	a101      	add	r1, pc, #4	; (adr r1, 8005ca0 <_printf_i+0x40>)
 8005c9c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ca0:	08005cf9 	.word	0x08005cf9
 8005ca4:	08005d0d 	.word	0x08005d0d
 8005ca8:	08005c89 	.word	0x08005c89
 8005cac:	08005c89 	.word	0x08005c89
 8005cb0:	08005c89 	.word	0x08005c89
 8005cb4:	08005c89 	.word	0x08005c89
 8005cb8:	08005d0d 	.word	0x08005d0d
 8005cbc:	08005c89 	.word	0x08005c89
 8005cc0:	08005c89 	.word	0x08005c89
 8005cc4:	08005c89 	.word	0x08005c89
 8005cc8:	08005c89 	.word	0x08005c89
 8005ccc:	08005e19 	.word	0x08005e19
 8005cd0:	08005d3d 	.word	0x08005d3d
 8005cd4:	08005dfb 	.word	0x08005dfb
 8005cd8:	08005c89 	.word	0x08005c89
 8005cdc:	08005c89 	.word	0x08005c89
 8005ce0:	08005e3b 	.word	0x08005e3b
 8005ce4:	08005c89 	.word	0x08005c89
 8005ce8:	08005d3d 	.word	0x08005d3d
 8005cec:	08005c89 	.word	0x08005c89
 8005cf0:	08005c89 	.word	0x08005c89
 8005cf4:	08005e03 	.word	0x08005e03
 8005cf8:	682b      	ldr	r3, [r5, #0]
 8005cfa:	1d1a      	adds	r2, r3, #4
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	602a      	str	r2, [r5, #0]
 8005d00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005d04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005d08:	2301      	movs	r3, #1
 8005d0a:	e0a3      	b.n	8005e54 <_printf_i+0x1f4>
 8005d0c:	6820      	ldr	r0, [r4, #0]
 8005d0e:	6829      	ldr	r1, [r5, #0]
 8005d10:	0606      	lsls	r6, r0, #24
 8005d12:	f101 0304 	add.w	r3, r1, #4
 8005d16:	d50a      	bpl.n	8005d2e <_printf_i+0xce>
 8005d18:	680e      	ldr	r6, [r1, #0]
 8005d1a:	602b      	str	r3, [r5, #0]
 8005d1c:	2e00      	cmp	r6, #0
 8005d1e:	da03      	bge.n	8005d28 <_printf_i+0xc8>
 8005d20:	232d      	movs	r3, #45	; 0x2d
 8005d22:	4276      	negs	r6, r6
 8005d24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d28:	485e      	ldr	r0, [pc, #376]	; (8005ea4 <_printf_i+0x244>)
 8005d2a:	230a      	movs	r3, #10
 8005d2c:	e019      	b.n	8005d62 <_printf_i+0x102>
 8005d2e:	680e      	ldr	r6, [r1, #0]
 8005d30:	602b      	str	r3, [r5, #0]
 8005d32:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005d36:	bf18      	it	ne
 8005d38:	b236      	sxthne	r6, r6
 8005d3a:	e7ef      	b.n	8005d1c <_printf_i+0xbc>
 8005d3c:	682b      	ldr	r3, [r5, #0]
 8005d3e:	6820      	ldr	r0, [r4, #0]
 8005d40:	1d19      	adds	r1, r3, #4
 8005d42:	6029      	str	r1, [r5, #0]
 8005d44:	0601      	lsls	r1, r0, #24
 8005d46:	d501      	bpl.n	8005d4c <_printf_i+0xec>
 8005d48:	681e      	ldr	r6, [r3, #0]
 8005d4a:	e002      	b.n	8005d52 <_printf_i+0xf2>
 8005d4c:	0646      	lsls	r6, r0, #25
 8005d4e:	d5fb      	bpl.n	8005d48 <_printf_i+0xe8>
 8005d50:	881e      	ldrh	r6, [r3, #0]
 8005d52:	4854      	ldr	r0, [pc, #336]	; (8005ea4 <_printf_i+0x244>)
 8005d54:	2f6f      	cmp	r7, #111	; 0x6f
 8005d56:	bf0c      	ite	eq
 8005d58:	2308      	moveq	r3, #8
 8005d5a:	230a      	movne	r3, #10
 8005d5c:	2100      	movs	r1, #0
 8005d5e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005d62:	6865      	ldr	r5, [r4, #4]
 8005d64:	60a5      	str	r5, [r4, #8]
 8005d66:	2d00      	cmp	r5, #0
 8005d68:	bfa2      	ittt	ge
 8005d6a:	6821      	ldrge	r1, [r4, #0]
 8005d6c:	f021 0104 	bicge.w	r1, r1, #4
 8005d70:	6021      	strge	r1, [r4, #0]
 8005d72:	b90e      	cbnz	r6, 8005d78 <_printf_i+0x118>
 8005d74:	2d00      	cmp	r5, #0
 8005d76:	d04d      	beq.n	8005e14 <_printf_i+0x1b4>
 8005d78:	4615      	mov	r5, r2
 8005d7a:	fbb6 f1f3 	udiv	r1, r6, r3
 8005d7e:	fb03 6711 	mls	r7, r3, r1, r6
 8005d82:	5dc7      	ldrb	r7, [r0, r7]
 8005d84:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005d88:	4637      	mov	r7, r6
 8005d8a:	42bb      	cmp	r3, r7
 8005d8c:	460e      	mov	r6, r1
 8005d8e:	d9f4      	bls.n	8005d7a <_printf_i+0x11a>
 8005d90:	2b08      	cmp	r3, #8
 8005d92:	d10b      	bne.n	8005dac <_printf_i+0x14c>
 8005d94:	6823      	ldr	r3, [r4, #0]
 8005d96:	07de      	lsls	r6, r3, #31
 8005d98:	d508      	bpl.n	8005dac <_printf_i+0x14c>
 8005d9a:	6923      	ldr	r3, [r4, #16]
 8005d9c:	6861      	ldr	r1, [r4, #4]
 8005d9e:	4299      	cmp	r1, r3
 8005da0:	bfde      	ittt	le
 8005da2:	2330      	movle	r3, #48	; 0x30
 8005da4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005da8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005dac:	1b52      	subs	r2, r2, r5
 8005dae:	6122      	str	r2, [r4, #16]
 8005db0:	f8cd a000 	str.w	sl, [sp]
 8005db4:	464b      	mov	r3, r9
 8005db6:	aa03      	add	r2, sp, #12
 8005db8:	4621      	mov	r1, r4
 8005dba:	4640      	mov	r0, r8
 8005dbc:	f7ff fee2 	bl	8005b84 <_printf_common>
 8005dc0:	3001      	adds	r0, #1
 8005dc2:	d14c      	bne.n	8005e5e <_printf_i+0x1fe>
 8005dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8005dc8:	b004      	add	sp, #16
 8005dca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005dce:	4835      	ldr	r0, [pc, #212]	; (8005ea4 <_printf_i+0x244>)
 8005dd0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8005dd4:	6829      	ldr	r1, [r5, #0]
 8005dd6:	6823      	ldr	r3, [r4, #0]
 8005dd8:	f851 6b04 	ldr.w	r6, [r1], #4
 8005ddc:	6029      	str	r1, [r5, #0]
 8005dde:	061d      	lsls	r5, r3, #24
 8005de0:	d514      	bpl.n	8005e0c <_printf_i+0x1ac>
 8005de2:	07df      	lsls	r7, r3, #31
 8005de4:	bf44      	itt	mi
 8005de6:	f043 0320 	orrmi.w	r3, r3, #32
 8005dea:	6023      	strmi	r3, [r4, #0]
 8005dec:	b91e      	cbnz	r6, 8005df6 <_printf_i+0x196>
 8005dee:	6823      	ldr	r3, [r4, #0]
 8005df0:	f023 0320 	bic.w	r3, r3, #32
 8005df4:	6023      	str	r3, [r4, #0]
 8005df6:	2310      	movs	r3, #16
 8005df8:	e7b0      	b.n	8005d5c <_printf_i+0xfc>
 8005dfa:	6823      	ldr	r3, [r4, #0]
 8005dfc:	f043 0320 	orr.w	r3, r3, #32
 8005e00:	6023      	str	r3, [r4, #0]
 8005e02:	2378      	movs	r3, #120	; 0x78
 8005e04:	4828      	ldr	r0, [pc, #160]	; (8005ea8 <_printf_i+0x248>)
 8005e06:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005e0a:	e7e3      	b.n	8005dd4 <_printf_i+0x174>
 8005e0c:	0659      	lsls	r1, r3, #25
 8005e0e:	bf48      	it	mi
 8005e10:	b2b6      	uxthmi	r6, r6
 8005e12:	e7e6      	b.n	8005de2 <_printf_i+0x182>
 8005e14:	4615      	mov	r5, r2
 8005e16:	e7bb      	b.n	8005d90 <_printf_i+0x130>
 8005e18:	682b      	ldr	r3, [r5, #0]
 8005e1a:	6826      	ldr	r6, [r4, #0]
 8005e1c:	6961      	ldr	r1, [r4, #20]
 8005e1e:	1d18      	adds	r0, r3, #4
 8005e20:	6028      	str	r0, [r5, #0]
 8005e22:	0635      	lsls	r5, r6, #24
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	d501      	bpl.n	8005e2c <_printf_i+0x1cc>
 8005e28:	6019      	str	r1, [r3, #0]
 8005e2a:	e002      	b.n	8005e32 <_printf_i+0x1d2>
 8005e2c:	0670      	lsls	r0, r6, #25
 8005e2e:	d5fb      	bpl.n	8005e28 <_printf_i+0x1c8>
 8005e30:	8019      	strh	r1, [r3, #0]
 8005e32:	2300      	movs	r3, #0
 8005e34:	6123      	str	r3, [r4, #16]
 8005e36:	4615      	mov	r5, r2
 8005e38:	e7ba      	b.n	8005db0 <_printf_i+0x150>
 8005e3a:	682b      	ldr	r3, [r5, #0]
 8005e3c:	1d1a      	adds	r2, r3, #4
 8005e3e:	602a      	str	r2, [r5, #0]
 8005e40:	681d      	ldr	r5, [r3, #0]
 8005e42:	6862      	ldr	r2, [r4, #4]
 8005e44:	2100      	movs	r1, #0
 8005e46:	4628      	mov	r0, r5
 8005e48:	f7fa f9ca 	bl	80001e0 <memchr>
 8005e4c:	b108      	cbz	r0, 8005e52 <_printf_i+0x1f2>
 8005e4e:	1b40      	subs	r0, r0, r5
 8005e50:	6060      	str	r0, [r4, #4]
 8005e52:	6863      	ldr	r3, [r4, #4]
 8005e54:	6123      	str	r3, [r4, #16]
 8005e56:	2300      	movs	r3, #0
 8005e58:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005e5c:	e7a8      	b.n	8005db0 <_printf_i+0x150>
 8005e5e:	6923      	ldr	r3, [r4, #16]
 8005e60:	462a      	mov	r2, r5
 8005e62:	4649      	mov	r1, r9
 8005e64:	4640      	mov	r0, r8
 8005e66:	47d0      	blx	sl
 8005e68:	3001      	adds	r0, #1
 8005e6a:	d0ab      	beq.n	8005dc4 <_printf_i+0x164>
 8005e6c:	6823      	ldr	r3, [r4, #0]
 8005e6e:	079b      	lsls	r3, r3, #30
 8005e70:	d413      	bmi.n	8005e9a <_printf_i+0x23a>
 8005e72:	68e0      	ldr	r0, [r4, #12]
 8005e74:	9b03      	ldr	r3, [sp, #12]
 8005e76:	4298      	cmp	r0, r3
 8005e78:	bfb8      	it	lt
 8005e7a:	4618      	movlt	r0, r3
 8005e7c:	e7a4      	b.n	8005dc8 <_printf_i+0x168>
 8005e7e:	2301      	movs	r3, #1
 8005e80:	4632      	mov	r2, r6
 8005e82:	4649      	mov	r1, r9
 8005e84:	4640      	mov	r0, r8
 8005e86:	47d0      	blx	sl
 8005e88:	3001      	adds	r0, #1
 8005e8a:	d09b      	beq.n	8005dc4 <_printf_i+0x164>
 8005e8c:	3501      	adds	r5, #1
 8005e8e:	68e3      	ldr	r3, [r4, #12]
 8005e90:	9903      	ldr	r1, [sp, #12]
 8005e92:	1a5b      	subs	r3, r3, r1
 8005e94:	42ab      	cmp	r3, r5
 8005e96:	dcf2      	bgt.n	8005e7e <_printf_i+0x21e>
 8005e98:	e7eb      	b.n	8005e72 <_printf_i+0x212>
 8005e9a:	2500      	movs	r5, #0
 8005e9c:	f104 0619 	add.w	r6, r4, #25
 8005ea0:	e7f5      	b.n	8005e8e <_printf_i+0x22e>
 8005ea2:	bf00      	nop
 8005ea4:	080061d9 	.word	0x080061d9
 8005ea8:	080061ea 	.word	0x080061ea

08005eac <memmove>:
 8005eac:	4288      	cmp	r0, r1
 8005eae:	b510      	push	{r4, lr}
 8005eb0:	eb01 0402 	add.w	r4, r1, r2
 8005eb4:	d902      	bls.n	8005ebc <memmove+0x10>
 8005eb6:	4284      	cmp	r4, r0
 8005eb8:	4623      	mov	r3, r4
 8005eba:	d807      	bhi.n	8005ecc <memmove+0x20>
 8005ebc:	1e43      	subs	r3, r0, #1
 8005ebe:	42a1      	cmp	r1, r4
 8005ec0:	d008      	beq.n	8005ed4 <memmove+0x28>
 8005ec2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005ec6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005eca:	e7f8      	b.n	8005ebe <memmove+0x12>
 8005ecc:	4402      	add	r2, r0
 8005ece:	4601      	mov	r1, r0
 8005ed0:	428a      	cmp	r2, r1
 8005ed2:	d100      	bne.n	8005ed6 <memmove+0x2a>
 8005ed4:	bd10      	pop	{r4, pc}
 8005ed6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005eda:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005ede:	e7f7      	b.n	8005ed0 <memmove+0x24>

08005ee0 <_free_r>:
 8005ee0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005ee2:	2900      	cmp	r1, #0
 8005ee4:	d044      	beq.n	8005f70 <_free_r+0x90>
 8005ee6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005eea:	9001      	str	r0, [sp, #4]
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	f1a1 0404 	sub.w	r4, r1, #4
 8005ef2:	bfb8      	it	lt
 8005ef4:	18e4      	addlt	r4, r4, r3
 8005ef6:	f000 f913 	bl	8006120 <__malloc_lock>
 8005efa:	4a1e      	ldr	r2, [pc, #120]	; (8005f74 <_free_r+0x94>)
 8005efc:	9801      	ldr	r0, [sp, #4]
 8005efe:	6813      	ldr	r3, [r2, #0]
 8005f00:	b933      	cbnz	r3, 8005f10 <_free_r+0x30>
 8005f02:	6063      	str	r3, [r4, #4]
 8005f04:	6014      	str	r4, [r2, #0]
 8005f06:	b003      	add	sp, #12
 8005f08:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f0c:	f000 b90e 	b.w	800612c <__malloc_unlock>
 8005f10:	42a3      	cmp	r3, r4
 8005f12:	d908      	bls.n	8005f26 <_free_r+0x46>
 8005f14:	6825      	ldr	r5, [r4, #0]
 8005f16:	1961      	adds	r1, r4, r5
 8005f18:	428b      	cmp	r3, r1
 8005f1a:	bf01      	itttt	eq
 8005f1c:	6819      	ldreq	r1, [r3, #0]
 8005f1e:	685b      	ldreq	r3, [r3, #4]
 8005f20:	1949      	addeq	r1, r1, r5
 8005f22:	6021      	streq	r1, [r4, #0]
 8005f24:	e7ed      	b.n	8005f02 <_free_r+0x22>
 8005f26:	461a      	mov	r2, r3
 8005f28:	685b      	ldr	r3, [r3, #4]
 8005f2a:	b10b      	cbz	r3, 8005f30 <_free_r+0x50>
 8005f2c:	42a3      	cmp	r3, r4
 8005f2e:	d9fa      	bls.n	8005f26 <_free_r+0x46>
 8005f30:	6811      	ldr	r1, [r2, #0]
 8005f32:	1855      	adds	r5, r2, r1
 8005f34:	42a5      	cmp	r5, r4
 8005f36:	d10b      	bne.n	8005f50 <_free_r+0x70>
 8005f38:	6824      	ldr	r4, [r4, #0]
 8005f3a:	4421      	add	r1, r4
 8005f3c:	1854      	adds	r4, r2, r1
 8005f3e:	42a3      	cmp	r3, r4
 8005f40:	6011      	str	r1, [r2, #0]
 8005f42:	d1e0      	bne.n	8005f06 <_free_r+0x26>
 8005f44:	681c      	ldr	r4, [r3, #0]
 8005f46:	685b      	ldr	r3, [r3, #4]
 8005f48:	6053      	str	r3, [r2, #4]
 8005f4a:	4421      	add	r1, r4
 8005f4c:	6011      	str	r1, [r2, #0]
 8005f4e:	e7da      	b.n	8005f06 <_free_r+0x26>
 8005f50:	d902      	bls.n	8005f58 <_free_r+0x78>
 8005f52:	230c      	movs	r3, #12
 8005f54:	6003      	str	r3, [r0, #0]
 8005f56:	e7d6      	b.n	8005f06 <_free_r+0x26>
 8005f58:	6825      	ldr	r5, [r4, #0]
 8005f5a:	1961      	adds	r1, r4, r5
 8005f5c:	428b      	cmp	r3, r1
 8005f5e:	bf04      	itt	eq
 8005f60:	6819      	ldreq	r1, [r3, #0]
 8005f62:	685b      	ldreq	r3, [r3, #4]
 8005f64:	6063      	str	r3, [r4, #4]
 8005f66:	bf04      	itt	eq
 8005f68:	1949      	addeq	r1, r1, r5
 8005f6a:	6021      	streq	r1, [r4, #0]
 8005f6c:	6054      	str	r4, [r2, #4]
 8005f6e:	e7ca      	b.n	8005f06 <_free_r+0x26>
 8005f70:	b003      	add	sp, #12
 8005f72:	bd30      	pop	{r4, r5, pc}
 8005f74:	20012fb8 	.word	0x20012fb8

08005f78 <sbrk_aligned>:
 8005f78:	b570      	push	{r4, r5, r6, lr}
 8005f7a:	4e0e      	ldr	r6, [pc, #56]	; (8005fb4 <sbrk_aligned+0x3c>)
 8005f7c:	460c      	mov	r4, r1
 8005f7e:	6831      	ldr	r1, [r6, #0]
 8005f80:	4605      	mov	r5, r0
 8005f82:	b911      	cbnz	r1, 8005f8a <sbrk_aligned+0x12>
 8005f84:	f000 f8bc 	bl	8006100 <_sbrk_r>
 8005f88:	6030      	str	r0, [r6, #0]
 8005f8a:	4621      	mov	r1, r4
 8005f8c:	4628      	mov	r0, r5
 8005f8e:	f000 f8b7 	bl	8006100 <_sbrk_r>
 8005f92:	1c43      	adds	r3, r0, #1
 8005f94:	d00a      	beq.n	8005fac <sbrk_aligned+0x34>
 8005f96:	1cc4      	adds	r4, r0, #3
 8005f98:	f024 0403 	bic.w	r4, r4, #3
 8005f9c:	42a0      	cmp	r0, r4
 8005f9e:	d007      	beq.n	8005fb0 <sbrk_aligned+0x38>
 8005fa0:	1a21      	subs	r1, r4, r0
 8005fa2:	4628      	mov	r0, r5
 8005fa4:	f000 f8ac 	bl	8006100 <_sbrk_r>
 8005fa8:	3001      	adds	r0, #1
 8005faa:	d101      	bne.n	8005fb0 <sbrk_aligned+0x38>
 8005fac:	f04f 34ff 	mov.w	r4, #4294967295
 8005fb0:	4620      	mov	r0, r4
 8005fb2:	bd70      	pop	{r4, r5, r6, pc}
 8005fb4:	20012fbc 	.word	0x20012fbc

08005fb8 <_malloc_r>:
 8005fb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005fbc:	1ccd      	adds	r5, r1, #3
 8005fbe:	f025 0503 	bic.w	r5, r5, #3
 8005fc2:	3508      	adds	r5, #8
 8005fc4:	2d0c      	cmp	r5, #12
 8005fc6:	bf38      	it	cc
 8005fc8:	250c      	movcc	r5, #12
 8005fca:	2d00      	cmp	r5, #0
 8005fcc:	4607      	mov	r7, r0
 8005fce:	db01      	blt.n	8005fd4 <_malloc_r+0x1c>
 8005fd0:	42a9      	cmp	r1, r5
 8005fd2:	d905      	bls.n	8005fe0 <_malloc_r+0x28>
 8005fd4:	230c      	movs	r3, #12
 8005fd6:	603b      	str	r3, [r7, #0]
 8005fd8:	2600      	movs	r6, #0
 8005fda:	4630      	mov	r0, r6
 8005fdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005fe0:	4e2e      	ldr	r6, [pc, #184]	; (800609c <_malloc_r+0xe4>)
 8005fe2:	f000 f89d 	bl	8006120 <__malloc_lock>
 8005fe6:	6833      	ldr	r3, [r6, #0]
 8005fe8:	461c      	mov	r4, r3
 8005fea:	bb34      	cbnz	r4, 800603a <_malloc_r+0x82>
 8005fec:	4629      	mov	r1, r5
 8005fee:	4638      	mov	r0, r7
 8005ff0:	f7ff ffc2 	bl	8005f78 <sbrk_aligned>
 8005ff4:	1c43      	adds	r3, r0, #1
 8005ff6:	4604      	mov	r4, r0
 8005ff8:	d14d      	bne.n	8006096 <_malloc_r+0xde>
 8005ffa:	6834      	ldr	r4, [r6, #0]
 8005ffc:	4626      	mov	r6, r4
 8005ffe:	2e00      	cmp	r6, #0
 8006000:	d140      	bne.n	8006084 <_malloc_r+0xcc>
 8006002:	6823      	ldr	r3, [r4, #0]
 8006004:	4631      	mov	r1, r6
 8006006:	4638      	mov	r0, r7
 8006008:	eb04 0803 	add.w	r8, r4, r3
 800600c:	f000 f878 	bl	8006100 <_sbrk_r>
 8006010:	4580      	cmp	r8, r0
 8006012:	d13a      	bne.n	800608a <_malloc_r+0xd2>
 8006014:	6821      	ldr	r1, [r4, #0]
 8006016:	3503      	adds	r5, #3
 8006018:	1a6d      	subs	r5, r5, r1
 800601a:	f025 0503 	bic.w	r5, r5, #3
 800601e:	3508      	adds	r5, #8
 8006020:	2d0c      	cmp	r5, #12
 8006022:	bf38      	it	cc
 8006024:	250c      	movcc	r5, #12
 8006026:	4629      	mov	r1, r5
 8006028:	4638      	mov	r0, r7
 800602a:	f7ff ffa5 	bl	8005f78 <sbrk_aligned>
 800602e:	3001      	adds	r0, #1
 8006030:	d02b      	beq.n	800608a <_malloc_r+0xd2>
 8006032:	6823      	ldr	r3, [r4, #0]
 8006034:	442b      	add	r3, r5
 8006036:	6023      	str	r3, [r4, #0]
 8006038:	e00e      	b.n	8006058 <_malloc_r+0xa0>
 800603a:	6822      	ldr	r2, [r4, #0]
 800603c:	1b52      	subs	r2, r2, r5
 800603e:	d41e      	bmi.n	800607e <_malloc_r+0xc6>
 8006040:	2a0b      	cmp	r2, #11
 8006042:	d916      	bls.n	8006072 <_malloc_r+0xba>
 8006044:	1961      	adds	r1, r4, r5
 8006046:	42a3      	cmp	r3, r4
 8006048:	6025      	str	r5, [r4, #0]
 800604a:	bf18      	it	ne
 800604c:	6059      	strne	r1, [r3, #4]
 800604e:	6863      	ldr	r3, [r4, #4]
 8006050:	bf08      	it	eq
 8006052:	6031      	streq	r1, [r6, #0]
 8006054:	5162      	str	r2, [r4, r5]
 8006056:	604b      	str	r3, [r1, #4]
 8006058:	4638      	mov	r0, r7
 800605a:	f104 060b 	add.w	r6, r4, #11
 800605e:	f000 f865 	bl	800612c <__malloc_unlock>
 8006062:	f026 0607 	bic.w	r6, r6, #7
 8006066:	1d23      	adds	r3, r4, #4
 8006068:	1af2      	subs	r2, r6, r3
 800606a:	d0b6      	beq.n	8005fda <_malloc_r+0x22>
 800606c:	1b9b      	subs	r3, r3, r6
 800606e:	50a3      	str	r3, [r4, r2]
 8006070:	e7b3      	b.n	8005fda <_malloc_r+0x22>
 8006072:	6862      	ldr	r2, [r4, #4]
 8006074:	42a3      	cmp	r3, r4
 8006076:	bf0c      	ite	eq
 8006078:	6032      	streq	r2, [r6, #0]
 800607a:	605a      	strne	r2, [r3, #4]
 800607c:	e7ec      	b.n	8006058 <_malloc_r+0xa0>
 800607e:	4623      	mov	r3, r4
 8006080:	6864      	ldr	r4, [r4, #4]
 8006082:	e7b2      	b.n	8005fea <_malloc_r+0x32>
 8006084:	4634      	mov	r4, r6
 8006086:	6876      	ldr	r6, [r6, #4]
 8006088:	e7b9      	b.n	8005ffe <_malloc_r+0x46>
 800608a:	230c      	movs	r3, #12
 800608c:	603b      	str	r3, [r7, #0]
 800608e:	4638      	mov	r0, r7
 8006090:	f000 f84c 	bl	800612c <__malloc_unlock>
 8006094:	e7a1      	b.n	8005fda <_malloc_r+0x22>
 8006096:	6025      	str	r5, [r4, #0]
 8006098:	e7de      	b.n	8006058 <_malloc_r+0xa0>
 800609a:	bf00      	nop
 800609c:	20012fb8 	.word	0x20012fb8

080060a0 <_realloc_r>:
 80060a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060a4:	4680      	mov	r8, r0
 80060a6:	4614      	mov	r4, r2
 80060a8:	460e      	mov	r6, r1
 80060aa:	b921      	cbnz	r1, 80060b6 <_realloc_r+0x16>
 80060ac:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80060b0:	4611      	mov	r1, r2
 80060b2:	f7ff bf81 	b.w	8005fb8 <_malloc_r>
 80060b6:	b92a      	cbnz	r2, 80060c4 <_realloc_r+0x24>
 80060b8:	f7ff ff12 	bl	8005ee0 <_free_r>
 80060bc:	4625      	mov	r5, r4
 80060be:	4628      	mov	r0, r5
 80060c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060c4:	f000 f838 	bl	8006138 <_malloc_usable_size_r>
 80060c8:	4284      	cmp	r4, r0
 80060ca:	4607      	mov	r7, r0
 80060cc:	d802      	bhi.n	80060d4 <_realloc_r+0x34>
 80060ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80060d2:	d812      	bhi.n	80060fa <_realloc_r+0x5a>
 80060d4:	4621      	mov	r1, r4
 80060d6:	4640      	mov	r0, r8
 80060d8:	f7ff ff6e 	bl	8005fb8 <_malloc_r>
 80060dc:	4605      	mov	r5, r0
 80060de:	2800      	cmp	r0, #0
 80060e0:	d0ed      	beq.n	80060be <_realloc_r+0x1e>
 80060e2:	42bc      	cmp	r4, r7
 80060e4:	4622      	mov	r2, r4
 80060e6:	4631      	mov	r1, r6
 80060e8:	bf28      	it	cs
 80060ea:	463a      	movcs	r2, r7
 80060ec:	f7ff fbb8 	bl	8005860 <memcpy>
 80060f0:	4631      	mov	r1, r6
 80060f2:	4640      	mov	r0, r8
 80060f4:	f7ff fef4 	bl	8005ee0 <_free_r>
 80060f8:	e7e1      	b.n	80060be <_realloc_r+0x1e>
 80060fa:	4635      	mov	r5, r6
 80060fc:	e7df      	b.n	80060be <_realloc_r+0x1e>
	...

08006100 <_sbrk_r>:
 8006100:	b538      	push	{r3, r4, r5, lr}
 8006102:	4d06      	ldr	r5, [pc, #24]	; (800611c <_sbrk_r+0x1c>)
 8006104:	2300      	movs	r3, #0
 8006106:	4604      	mov	r4, r0
 8006108:	4608      	mov	r0, r1
 800610a:	602b      	str	r3, [r5, #0]
 800610c:	f000 f81e 	bl	800614c <_sbrk>
 8006110:	1c43      	adds	r3, r0, #1
 8006112:	d102      	bne.n	800611a <_sbrk_r+0x1a>
 8006114:	682b      	ldr	r3, [r5, #0]
 8006116:	b103      	cbz	r3, 800611a <_sbrk_r+0x1a>
 8006118:	6023      	str	r3, [r4, #0]
 800611a:	bd38      	pop	{r3, r4, r5, pc}
 800611c:	20012fc0 	.word	0x20012fc0

08006120 <__malloc_lock>:
 8006120:	4801      	ldr	r0, [pc, #4]	; (8006128 <__malloc_lock+0x8>)
 8006122:	f000 b811 	b.w	8006148 <__retarget_lock_acquire_recursive>
 8006126:	bf00      	nop
 8006128:	20012fc4 	.word	0x20012fc4

0800612c <__malloc_unlock>:
 800612c:	4801      	ldr	r0, [pc, #4]	; (8006134 <__malloc_unlock+0x8>)
 800612e:	f000 b80c 	b.w	800614a <__retarget_lock_release_recursive>
 8006132:	bf00      	nop
 8006134:	20012fc4 	.word	0x20012fc4

08006138 <_malloc_usable_size_r>:
 8006138:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800613c:	1f18      	subs	r0, r3, #4
 800613e:	2b00      	cmp	r3, #0
 8006140:	bfbc      	itt	lt
 8006142:	580b      	ldrlt	r3, [r1, r0]
 8006144:	18c0      	addlt	r0, r0, r3
 8006146:	4770      	bx	lr

08006148 <__retarget_lock_acquire_recursive>:
 8006148:	4770      	bx	lr

0800614a <__retarget_lock_release_recursive>:
 800614a:	4770      	bx	lr

0800614c <_sbrk>:
 800614c:	4a04      	ldr	r2, [pc, #16]	; (8006160 <_sbrk+0x14>)
 800614e:	6811      	ldr	r1, [r2, #0]
 8006150:	4603      	mov	r3, r0
 8006152:	b909      	cbnz	r1, 8006158 <_sbrk+0xc>
 8006154:	4903      	ldr	r1, [pc, #12]	; (8006164 <_sbrk+0x18>)
 8006156:	6011      	str	r1, [r2, #0]
 8006158:	6810      	ldr	r0, [r2, #0]
 800615a:	4403      	add	r3, r0
 800615c:	6013      	str	r3, [r2, #0]
 800615e:	4770      	bx	lr
 8006160:	20012fc8 	.word	0x20012fc8
 8006164:	20012fd0 	.word	0x20012fd0

08006168 <_init>:
 8006168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800616a:	bf00      	nop
 800616c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800616e:	bc08      	pop	{r3}
 8006170:	469e      	mov	lr, r3
 8006172:	4770      	bx	lr

08006174 <_fini>:
 8006174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006176:	bf00      	nop
 8006178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800617a:	bc08      	pop	{r3}
 800617c:	469e      	mov	lr, r3
 800617e:	4770      	bx	lr
