###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-9)
#  Generated on:      Mon Mar  3 19:07:16 2014
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Hold Check with Pin \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] /CK 
Endpoint:   \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] /D  (v) checked with  
leading edge of 'CLK'
Beginpoint: \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] /QN (^) triggered by  
leading edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04610
+ Phase Shift                 0.00000
= Required Time               0.04610
  Arrival Time                0.28220
  Slack Time                  0.23610
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +------------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                             |              |          |         |       | Annotation |         |         |  Time   | 
     |---------------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] | CK ^         |          | 0.00000 | CLK   |            | 1.94044 |         | 0.00000 | 
     | \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] | CK ^ -> QN ^ | DFFS_X1  | 0.03170 | n2781 |            | 0.00178 | 0.24620 | 0.24620 | 
     | U2193                                       |              | OAI22_X1 | 0.03170 | n2781 |       SPEF | 0.00178 | 0.00000 | 0.24620 | 
     | U2193                                       | A2 ^ -> ZN v | OAI22_X1 | 0.01680 | n4248 |            | 0.00154 | 0.03600 | 0.28220 | 
     | \UUT/Mcontrol/ir_dx/out_mem_command_reg[MW] |              | DFFS_X1  | 0.01680 | n4248 |       SPEF | 0.00154 | 0.00000 | 0.28220 | 
     +------------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin \UUT/regfile/rx_29/data_out_reg[9] /CK 
Endpoint:   \UUT/regfile/rx_29/data_out_reg[9] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_29/data_out_reg[9] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28270
  Slack Time                  0.23700
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                    |              |          |         |       | Annotation |         |         |  Time   | 
     |------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_29/data_out_reg[9] | CK ^         |          | 0.00000 | CLK   |            | 1.94044 |         | 0.00000 | 
     | \UUT/regfile/rx_29/data_out_reg[9] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | n4741 |            | 0.00175 | 0.25080 | 0.25080 | 
     | U977                               |              | OAI22_X1 | 0.03170 | n4741 |       SPEF | 0.00175 | 0.00000 | 0.25080 | 
     | U977                               | A1 ^ -> ZN v | OAI22_X1 | 0.01420 | n3475 |            | 0.00136 | 0.03190 | 0.28270 | 
     | \UUT/regfile/rx_29/data_out_reg[9] |              | DFFR_X1  | 0.01420 | n3475 |       SPEF | 0.00136 | 0.00000 | 0.28270 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin \UUT/regfile/rx_19/data_out_reg[29] /CK 
Endpoint:   \UUT/regfile/rx_19/data_out_reg[29] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_19/data_out_reg[29] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28290
  Slack Time                  0.23720
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                     |              |          |         |       | Annotation |         |         |  Time   | 
     |-------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_19/data_out_reg[29] | CK ^         |          | 0.00000 | CLK   |            | 1.94044 |         | 0.00000 | 
     | \UUT/regfile/rx_19/data_out_reg[29] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | n5103 |            | 0.00175 | 0.25080 | 0.25080 | 
     | U1654                               |              | OAI22_X1 | 0.03170 | n5103 |       SPEF | 0.00175 | 0.00000 | 0.25080 | 
     | U1654                               | A1 ^ -> ZN v | OAI22_X1 | 0.01430 | n3953 |            | 0.00140 | 0.03210 | 0.28290 | 
     | \UUT/regfile/rx_19/data_out_reg[29] |              | DFFR_X1  | 0.01430 | n3953 |       SPEF | 0.00140 | 0.00000 | 0.28290 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin \UUT/regfile/rx_5/data_out_reg[1] /CK 
Endpoint:   \UUT/regfile/rx_5/data_out_reg[1] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_5/data_out_reg[1] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28300
  Slack Time                  0.23730
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                   |              |          |         |       | Annotation |         |         |  Time   | 
     |-----------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_5/data_out_reg[1] | CK ^         |          | 0.00000 | CLK   |            | 1.94044 |         | 0.00000 | 
     | \UUT/regfile/rx_5/data_out_reg[1] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | n4569 |            | 0.00177 | 0.25100 | 0.25100 | 
     | U1410                             |              | OAI22_X1 | 0.03190 | n4569 |       SPEF | 0.00177 | 0.00000 | 0.25100 | 
     | U1410                             | A1 ^ -> ZN v | OAI22_X1 | 0.01430 | n3767 |            | 0.00136 | 0.03200 | 0.28300 | 
     | \UUT/regfile/rx_5/data_out_reg[1] |              | DFFR_X1  | 0.01430 | n3767 |       SPEF | 0.00136 | 0.00000 | 0.28300 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin \UUT/regfile/rx_21/data_out_reg[11] /CK 
Endpoint:   \UUT/regfile/rx_21/data_out_reg[11] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_21/data_out_reg[11] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28300
  Slack Time                  0.23730
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                     |              |          |         |       | Annotation |         |         |  Time   | 
     |-------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_21/data_out_reg[11] | CK ^         |          | 0.00000 | CLK   |            | 1.94044 |         | 0.00000 | 
     | \UUT/regfile/rx_21/data_out_reg[11] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | n5026 |            | 0.00175 | 0.25080 | 0.25080 | 
     | U898                                |              | OAI22_X1 | 0.03170 | n5026 |       SPEF | 0.00175 | 0.00000 | 0.25080 | 
     | U898                                | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | n3422 |            | 0.00143 | 0.03220 | 0.28300 | 
     | \UUT/regfile/rx_21/data_out_reg[11] |              | DFFR_X1  | 0.01440 | n3422 |       SPEF | 0.00143 | 0.00000 | 0.28300 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin \UUT/regfile/rx_25/data_out_reg[20] /CK 
Endpoint:   \UUT/regfile/rx_25/data_out_reg[20] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_25/data_out_reg[20] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28310
  Slack Time                  0.23740
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                     |              |          |         |       | Annotation |         |         |  Time   | 
     |-------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_25/data_out_reg[20] | CK ^         |          | 0.00000 | CLK   |            | 1.94044 |         | 0.00000 | 
     | \UUT/regfile/rx_25/data_out_reg[20] | CK ^ -> QN ^ | DFFR_X1  | 0.03180 | n4888 |            | 0.00176 | 0.25090 | 0.25090 | 
     | U362                                |              | OAI22_X1 | 0.03180 | n4888 |       SPEF | 0.00176 | 0.00000 | 0.25090 | 
     | U362                                | A1 ^ -> ZN v | OAI22_X1 | 0.01440 | n3066 |            | 0.00142 | 0.03220 | 0.28310 | 
     | \UUT/regfile/rx_25/data_out_reg[20] |              | DFFR_X1  | 0.01440 | n3066 |       SPEF | 0.00142 | 0.00000 | 0.28310 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin \UUT/regfile/rx_25/data_out_reg[10] /CK 
Endpoint:   \UUT/regfile/rx_25/data_out_reg[10] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_25/data_out_reg[10] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28310
  Slack Time                  0.23740
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                     |              |          |         |       | Annotation |         |         |  Time   | 
     |-------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_25/data_out_reg[10] | CK ^         |          | 0.00000 | CLK   |            | 1.94044 |         | 0.00000 | 
     | \UUT/regfile/rx_25/data_out_reg[10] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | n4899 |            | 0.00174 | 0.25070 | 0.25070 | 
     | U1971                               |              | OAI22_X1 | 0.03170 | n4899 |       SPEF | 0.00174 | 0.00000 | 0.25070 | 
     | U1971                               | A1 ^ -> ZN v | OAI22_X1 | 0.01450 | n4138 |            | 0.00147 | 0.03240 | 0.28310 | 
     | \UUT/regfile/rx_25/data_out_reg[10] |              | DFFR_X1  | 0.01450 | n4138 |       SPEF | 0.00147 | 0.00000 | 0.28310 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[10] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[10] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[10] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28320
  Slack Time                  0.23750
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                     |              |          |         |       | Annotation |         |         |  Time   | 
     |-------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_24/data_out_reg[10] | CK ^         |          | 0.00000 | CLK   |            | 1.94044 |         | 0.00000 | 
     | \UUT/regfile/rx_24/data_out_reg[10] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | n4931 |            | 0.00175 | 0.25080 | 0.25080 | 
     | U1879                               |              | OAI22_X1 | 0.03170 | n4931 |       SPEF | 0.00175 | 0.00000 | 0.25080 | 
     | U1879                               | A1 ^ -> ZN v | OAI22_X1 | 0.01450 | n4078 |            | 0.00147 | 0.03240 | 0.28320 | 
     | \UUT/regfile/rx_24/data_out_reg[10] |              | DFFR_X1  | 0.01450 | n4078 |       SPEF | 0.00147 | 0.00000 | 0.28320 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin \UUT/regfile/rx_5/data_out_reg[11] /CK 
Endpoint:   \UUT/regfile/rx_5/data_out_reg[11] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_5/data_out_reg[11] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28330
  Slack Time                  0.23760
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +---------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                    |              |          |         |       | Annotation |         |         |  Time   | 
     |------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_5/data_out_reg[11] | CK ^         |          | 0.00000 | CLK   |            | 1.94044 |         | 0.00000 | 
     | \UUT/regfile/rx_5/data_out_reg[11] | CK ^ -> QN ^ | DFFR_X1  | 0.03190 | n4578 |            | 0.00177 | 0.25100 | 0.25100 | 
     | U912                               |              | OAI22_X1 | 0.03190 | n4578 |       SPEF | 0.00177 | 0.00000 | 0.25100 | 
     | U912                               | A1 ^ -> ZN v | OAI22_X1 | 0.01450 | n3436 |            | 0.00143 | 0.03230 | 0.28330 | 
     | \UUT/regfile/rx_5/data_out_reg[11] |              | DFFR_X1  | 0.01450 | n3436 |       SPEF | 0.00143 | 0.00000 | 0.28330 | 
     +---------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin \UUT/regfile/rx_24/data_out_reg[26] /CK 
Endpoint:   \UUT/regfile/rx_24/data_out_reg[26] /D  (v) checked with  leading 
edge of 'CLK'
Beginpoint: \UUT/regfile/rx_24/data_out_reg[26] /QN (^) triggered by  leading 
edge of 'CLK'
Other End Arrival Time        0.00000
+ Hold                        0.04570
+ Phase Shift                 0.00000
= Required Time               0.04570
  Arrival Time                0.28330
  Slack Time                  0.23760
     Clock Rise Edge                 0.00000
     + Clock Network Latency (Ideal) 0.00000
     = Beginpoint Arrival Time       0.00000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |              Instance               |     Arc      |   Cell   |  Slew   |  Net  |    Arc     |  Load   |  Delay  | Arrival | 
     |                                     |              |          |         |       | Annotation |         |         |  Time   | 
     |-------------------------------------+--------------+----------+---------+-------+------------+---------+---------+---------| 
     | \UUT/regfile/rx_24/data_out_reg[26] | CK ^         |          | 0.00000 | CLK   |            | 1.94044 |         | 0.00000 | 
     | \UUT/regfile/rx_24/data_out_reg[26] | CK ^ -> QN ^ | DFFR_X1  | 0.03170 | n4914 |            | 0.00174 | 0.25070 | 0.25070 | 
     | U1534                               |              | OAI22_X1 | 0.03170 | n4914 |       SPEF | 0.00174 | 0.00000 | 0.25070 | 
     | U1534                               | A1 ^ -> ZN v | OAI22_X1 | 0.01460 | n3860 |            | 0.00152 | 0.03260 | 0.28330 | 
     | \UUT/regfile/rx_24/data_out_reg[26] |              | DFFR_X1  | 0.01460 | n3860 |       SPEF | 0.00152 | 0.00000 | 0.28330 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 

