<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>Verilog</netlistFormat><reports><resource select="T"/></reports><subproject libero="T"/><hdltype>Verilog</hdltype><componentInstances/><component name="CoreJTAGDebug_0::work"/><component name="CoreRESET_PF_0::work"/><component name="CoreTimer_0::work"/><component name="CoreTimer_1::work"/><component name="MIV_RV32_CFG1_0::work"/><component name="PF_CCC_0::work"/><component name="PF_INIT_MONITOR_0::work"/><component name="PF_OSC_0::work"/><component name="PF_SRAM_0::work"/><component name="MIV_ESS_0::work"/><component name="BaseDesign::work"/><device die="PA5M300TS" family="PolarFire" package="fcg484"/><SmartGen version="8.0"/></workspace>