

================================================================
== Vitis HLS Report for 'C_IO_L2_in_5_x1'
================================================================
* Date:           Sun Sep  4 23:17:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+---------+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |      Interval      | Pipeline|
    |   min   |    max   |    min   |    max    |   min   |    max   |   Type  |
    +---------+----------+----------+-----------+---------+----------+---------+
    |  2497018|  62311882|  8.323 ms|  0.208 sec|  2497018|  62311882|     none|
    +---------+----------+----------+-----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+-------+----------+
        |                                                                            |  Latency (cycles)  |   Iteration   |  Initiation Interval  |  Trip |          |
        |                                  Loop Name                                 |   min   |    max   |    Latency    |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+-------+----------+
        |- C_IO_L2_in_5_x1_loop_1_C_IO_L2_in_5_x1_loop_2                             |     6648|  59821512|  277 ~ 2492563|          -|          -|     24|        no|
        | + C_IO_L2_in_5_x1_loop_3                                                   |      274|      2192|            274|          -|          -|  1 ~ 8|        no|
        |  ++ C_IO_L2_in_5_x1_loop_4                                                 |      272|       272|             34|          -|          -|      8|        no|
        |   +++ C_IO_L2_in_5_x1_loop_5                                               |       32|        32|              2|          -|          -|     16|        no|
        |  ++ C_IO_L2_in_5_x1_loop_6                                                 |      272|       272|             34|          -|          -|      8|        no|
        |   +++ C_IO_L2_in_5_x1_loop_7                                               |       32|        32|              2|          -|          -|     16|        no|
        | + C_IO_L2_in_5_x1_loop_8_C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11   |  2490368|   2490368|             38|          -|          -|  65536|        no|
        |  ++ C_IO_L2_in_5_x1_loop_12_C_IO_L2_in_5_x1_loop_13                        |       33|        33|              3|          1|          1|     32|       yes|
        | + C_IO_L2_in_5_x1_loop_14                                                  |      274|      2192|            274|          -|          -|  1 ~ 8|        no|
        |  ++ C_IO_L2_in_5_x1_loop_15                                                |      272|       272|             34|          -|          -|      8|        no|
        |   +++ C_IO_L2_in_5_x1_loop_16                                              |       32|        32|              2|          -|          -|     16|        no|
        |  ++ C_IO_L2_in_5_x1_loop_17                                                |      272|       272|             34|          -|          -|      8|        no|
        |   +++ C_IO_L2_in_5_x1_loop_18                                              |       32|        32|              2|          -|          -|     16|        no|
        | + C_IO_L2_in_5_x1_loop_19_C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22  |  2490368|   2490368|             38|          -|          -|  65536|        no|
        |  ++ C_IO_L2_in_5_x1_loop_23_C_IO_L2_in_5_x1_loop_24                        |       33|        33|              3|          1|          1|     32|       yes|
        |- C_IO_L2_in_5_x1_loop_25_C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28   |  2490368|   2490368|             38|          -|          -|  65536|        no|
        | + C_IO_L2_in_5_x1_loop_29_C_IO_L2_in_5_x1_loop_30                          |       33|        33|              3|          1|          1|     32|       yes|
        +----------------------------------------------------------------------------+---------+----------+---------------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 3
  Pipeline-0 : II = 1, D = 3, States = { 12 13 14 }
  Pipeline-1 : II = 1, D = 3, States = { 24 25 26 }
  Pipeline-2 : II = 1, D = 3, States = { 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 16 28 
3 --> 4 9 
4 --> 5 7 3 
5 --> 6 4 
6 --> 5 
7 --> 8 4 
8 --> 7 
9 --> 10 22 2 
10 --> 11 
11 --> 12 
12 --> 15 13 
13 --> 14 
14 --> 12 
15 --> 9 
16 --> 17 9 
17 --> 18 20 16 
18 --> 19 17 
19 --> 18 
20 --> 21 17 
21 --> 20 
22 --> 23 
23 --> 24 
24 --> 27 25 
25 --> 26 
26 --> 24 
27 --> 9 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 34 32 
32 --> 33 
33 --> 31 
34 --> 28 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_5_x1126, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_6_x123, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_5_x122, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_5_x1126, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_6_x123, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_5_x122, void @empty_281, i32 0, i32 0, void @empty_295, i32 0, i32 0, void @empty_295, void @empty_295, void @empty_295, i32 0, i32 0, i32 0, i32 0, void @empty_295, void @empty_295"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%local_C_ping_V = alloca i64 1" [./dut.cpp:18082]   --->   Operation 41 'alloca' 'local_C_ping_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%local_C_pong_V = alloca i64 1" [./dut.cpp:18083]   --->   Operation 42 'alloca' 'local_C_pong_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%data_split_V_10 = alloca i64 1" [./dut.cpp:18135]   --->   Operation 43 'alloca' 'data_split_V_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%data_split_V_9 = alloca i64 1" [./dut.cpp:18208]   --->   Operation 44 'alloca' 'data_split_V_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%data_split_V = alloca i64 1" [./dut.cpp:18251]   --->   Operation 45 'alloca' 'data_split_V' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln18082 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18082]   --->   Operation 46 'specmemcore' 'specmemcore_ln18082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln18083 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:18083]   --->   Operation 47 'specmemcore' 'specmemcore_ln18083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln18092 = br void" [./dut.cpp:18092]   --->   Operation 48 'br' 'br_ln18092' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.48>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten141 = phi i5 0, void, i5 %add_ln890_225, void %.loopexit1220"   --->   Operation 49 'phi' 'indvar_flatten141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%c1_V = phi i3 0, void, i3 %add_ln691_1173, void %.loopexit1220"   --->   Operation 50 'phi' 'c1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1220"   --->   Operation 51 'phi' 'intra_trans_en' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%arb_5 = phi i1 0, void, i1 %arb, void %.loopexit1220"   --->   Operation 52 'phi' 'arb_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.70ns)   --->   "%add_ln890_225 = add i5 %indvar_flatten141, i5 1"   --->   Operation 53 'add' 'add_ln890_225' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.63ns)   --->   "%icmp_ln890 = icmp_eq  i5 %indvar_flatten141, i5 24"   --->   Operation 54 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split66, void %.preheader.preheader.preheader"   --->   Operation 55 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_1_C_IO_L2_in_5_x1_loop_2_str"   --->   Operation 56 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24"   --->   Operation 57 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.49ns)   --->   "%icmp_ln890317 = icmp_eq  i3 %c1_V, i3 6"   --->   Operation 58 'icmp' 'icmp_ln890317' <Predicate = (!icmp_ln890)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.27ns)   --->   "%select_ln18092 = select i1 %icmp_ln890317, i3 0, i3 %c1_V" [./dut.cpp:18092]   --->   Operation 59 'select' 'select_ln18092' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.12ns)   --->   "%or_ln18092 = or i1 %icmp_ln890317, i1 %intra_trans_en" [./dut.cpp:18092]   --->   Operation 60 'or' 'or_ln18092' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln18092)   --->   "%xor_ln18092 = xor i1 %icmp_ln890317, i1 1" [./dut.cpp:18092]   --->   Operation 61 'xor' 'xor_ln18092' <Predicate = (!icmp_ln890)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18092 = and i1 %arb_5, i1 %xor_ln18092" [./dut.cpp:18092]   --->   Operation 62 'and' 'and_ln18092' <Predicate = (!icmp_ln890)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln18093 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1153" [./dut.cpp:18093]   --->   Operation 63 'specloopname' 'specloopname_ln18093' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln18092, i3 0" [./dut.cpp:18092]   --->   Operation 64 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.70ns)   --->   "%add_i_i780_cast = sub i6 41, i6 %p_shl" [./dut.cpp:18092]   --->   Operation 65 'sub' 'add_i_i780_cast' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln18097 = br i1 %and_ln18092, void %.preheader16.preheader, void %.preheader10.preheader" [./dut.cpp:18097]   --->   Operation 66 'br' 'br_ln18097' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.38ns)   --->   "%br_ln18099 = br void %.preheader16" [./dut.cpp:18099]   --->   Operation 67 'br' 'br_ln18099' <Predicate = (!icmp_ln890 & !and_ln18092)> <Delay = 0.38>
ST_2 : Operation 68 [1/1] (0.38ns)   --->   "%br_ln18172 = br void %.preheader10" [./dut.cpp:18172]   --->   Operation 68 'br' 'br_ln18172' <Predicate = (!icmp_ln890 & and_ln18092)> <Delay = 0.38>
ST_2 : Operation 69 [1/1] (0.38ns)   --->   "%br_ln18262 = br void %.preheader.preheader" [./dut.cpp:18262]   --->   Operation 69 'br' 'br_ln18262' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 0.74>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%c3_25 = phi i4 %c3_27, void %.loopexit1216, i4 5, void %.preheader16.preheader"   --->   Operation 70 'phi' 'c3_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_429 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3_25, i32 3" [./dut.cpp:18099]   --->   Operation 71 'bitselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln18099 = br i1 %tmp_429, void %.split49, void %.loopexit" [./dut.cpp:18099]   --->   Operation 72 'br' 'br_ln18099' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp_429)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1685"   --->   Operation 74 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp_429)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln886_3 = zext i4 %c3_25"   --->   Operation 75 'zext' 'zext_ln886_3' <Predicate = (!tmp_429)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.61ns)   --->   "%icmp_ln886_3 = icmp_ugt  i6 %zext_ln886_3, i6 %add_i_i780_cast"   --->   Operation 76 'icmp' 'icmp_ln886_3' <Predicate = (!tmp_429)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln18101 = br i1 %icmp_ln886_3, void, void %.loopexit" [./dut.cpp:18101]   --->   Operation 77 'br' 'br_ln18101' <Predicate = (!tmp_429)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.65ns)   --->   "%icmp_ln18104 = icmp_eq  i4 %c3_25, i4 5" [./dut.cpp:18104]   --->   Operation 78 'icmp' 'icmp_ln18104' <Predicate = (!tmp_429 & !icmp_ln886_3)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln18104 = br i1 %icmp_ln18104, void %.preheader13.preheader, void %.preheader14.preheader" [./dut.cpp:18104]   --->   Operation 79 'br' 'br_ln18104' <Predicate = (!tmp_429 & !icmp_ln886_3)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader13"   --->   Operation 80 'br' 'br_ln890' <Predicate = (!tmp_429 & !icmp_ln886_3 & !icmp_ln18104)> <Delay = 0.38>
ST_3 : Operation 81 [1/1] (0.38ns)   --->   "%br_ln18114 = br void %.preheader14" [./dut.cpp:18114]   --->   Operation 81 'br' 'br_ln18114' <Predicate = (!tmp_429 & !icmp_ln886_3 & icmp_ln18104)> <Delay = 0.38>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln18138 = br i1 %or_ln18092, void %.loopexit1220, void %.preheader11.preheader.preheader" [./dut.cpp:18138]   --->   Operation 82 'br' 'br_ln18138' <Predicate = (icmp_ln886_3) | (tmp_429)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.38ns)   --->   "%br_ln18146 = br void %.preheader11.preheader" [./dut.cpp:18146]   --->   Operation 83 'br' 'br_ln18146' <Predicate = (icmp_ln886_3 & or_ln18092) | (tmp_429 & or_ln18092)> <Delay = 0.38>

State 4 <SV = 3> <Delay = 0.70>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%c4_V_25 = phi i4 %add_ln691_1184, void, i4 0, void %.preheader13.preheader"   --->   Operation 84 'phi' 'c4_V_25' <Predicate = (!icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln691_1184 = add i4 %c4_V_25, i4 1"   --->   Operation 85 'add' 'add_ln691_1184' <Predicate = (!icmp_ln18104)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 86 [1/1] (0.65ns)   --->   "%icmp_ln890_1233 = icmp_eq  i4 %c4_V_25, i4 8"   --->   Operation 86 'icmp' 'icmp_ln890_1233' <Predicate = (!icmp_ln18104)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln18119 = br i1 %icmp_ln890_1233, void %.split43, void %.loopexit1216.loopexit" [./dut.cpp:18119]   --->   Operation 88 'br' 'br_ln18119' <Predicate = (!icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln18119 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1133" [./dut.cpp:18119]   --->   Operation 89 'specloopname' 'specloopname_ln18119' <Predicate = (!icmp_ln18104 & !icmp_ln890_1233)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.38ns)   --->   "%br_ln18121 = br void" [./dut.cpp:18121]   --->   Operation 90 'br' 'br_ln18121' <Predicate = (!icmp_ln18104 & !icmp_ln890_1233)> <Delay = 0.38>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 91 'br' 'br_ln0' <Predicate = (!icmp_ln18104 & icmp_ln890_1233)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%c4_V_24 = phi i4 %add_ln691_1182, void, i4 0, void %.preheader14.preheader"   --->   Operation 92 'phi' 'c4_V_24' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.70ns)   --->   "%add_ln691_1182 = add i4 %c4_V_24, i4 1"   --->   Operation 93 'add' 'add_ln691_1182' <Predicate = (icmp_ln18104)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln18114 = trunc i4 %c4_V_24" [./dut.cpp:18114]   --->   Operation 94 'trunc' 'trunc_ln18114' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_472_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18114, i4 0"   --->   Operation 95 'bitconcatenate' 'tmp_472_cast' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.65ns)   --->   "%icmp_ln890_1232 = icmp_eq  i4 %c4_V_24, i4 8"   --->   Operation 96 'icmp' 'icmp_ln890_1232' <Predicate = (icmp_ln18104)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 97 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln18105 = br i1 %icmp_ln890_1232, void %.split47, void %.loopexit1216.loopexit359" [./dut.cpp:18105]   --->   Operation 98 'br' 'br_ln18105' <Predicate = (icmp_ln18104)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%specloopname_ln18105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1160" [./dut.cpp:18105]   --->   Operation 99 'specloopname' 'specloopname_ln18105' <Predicate = (icmp_ln18104 & !icmp_ln890_1232)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.38ns)   --->   "%br_ln18107 = br void" [./dut.cpp:18107]   --->   Operation 100 'br' 'br_ln18107' <Predicate = (icmp_ln18104 & !icmp_ln890_1232)> <Delay = 0.38>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1216"   --->   Operation 101 'br' 'br_ln0' <Predicate = (icmp_ln18104 & icmp_ln890_1232)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.70ns)   --->   "%c3_27 = add i4 %c3_25, i4 1" [./dut.cpp:18099]   --->   Operation 102 'add' 'c3_27' <Predicate = (icmp_ln18104 & icmp_ln890_1232) | (!icmp_ln18104 & icmp_ln890_1233)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader16"   --->   Operation 103 'br' 'br_ln0' <Predicate = (icmp_ln18104 & icmp_ln890_1232) | (!icmp_ln18104 & icmp_ln890_1233)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.70>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%c5_V_73 = phi i5 %add_ln691_1185, void %.split41, i5 0, void %.split43"   --->   Operation 104 'phi' 'c5_V_73' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.70ns)   --->   "%add_ln691_1185 = add i5 %c5_V_73, i5 1"   --->   Operation 105 'add' 'add_ln691_1185' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 106 [1/1] (0.63ns)   --->   "%icmp_ln890_1245 = icmp_eq  i5 %c5_V_73, i5 16"   --->   Operation 106 'icmp' 'icmp_ln890_1245' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 107 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln18121 = br i1 %icmp_ln890_1245, void %.split41, void" [./dut.cpp:18121]   --->   Operation 108 'br' 'br_ln18121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader13"   --->   Operation 109 'br' 'br_ln0' <Predicate = (icmp_ln890_1245)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.43>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln18121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1134" [./dut.cpp:18121]   --->   Operation 110 'specloopname' 'specloopname_ln18121' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.21ns)   --->   "%tmp_439 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'read' 'tmp_439' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 112 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123, i512 %tmp_439" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 112 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 113 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 0.70>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%c5_V_72 = phi i5 %add_ln691_1183, void %.split45, i5 0, void %.split47"   --->   Operation 114 'phi' 'c5_V_72' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.70ns)   --->   "%add_ln691_1183 = add i5 %c5_V_72, i5 1"   --->   Operation 115 'add' 'add_ln691_1183' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln18114 = zext i5 %c5_V_72" [./dut.cpp:18114]   --->   Operation 116 'zext' 'zext_ln18114' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.70ns)   --->   "%add_ln18114 = add i7 %tmp_472_cast, i7 %zext_ln18114" [./dut.cpp:18114]   --->   Operation 117 'add' 'add_ln18114' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln18114_1 = zext i7 %add_ln18114" [./dut.cpp:18114]   --->   Operation 118 'zext' 'zext_ln18114_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln18114_1" [./dut.cpp:18114]   --->   Operation 119 'getelementptr' 'local_C_pong_V_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.63ns)   --->   "%icmp_ln890_1244 = icmp_eq  i5 %c5_V_72, i5 16"   --->   Operation 120 'icmp' 'icmp_ln890_1244' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 121 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln18107 = br i1 %icmp_ln890_1244, void %.split45, void" [./dut.cpp:18107]   --->   Operation 122 'br' 'br_ln18107' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader14"   --->   Operation 123 'br' 'br_ln0' <Predicate = (icmp_ln890_1244)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.41>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%specloopname_ln18107 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1157" [./dut.cpp:18107]   --->   Operation 124 'specloopname' 'specloopname_ln18107' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (1.21ns)   --->   "%tmp_438 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'tmp_438' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_8 : Operation 126 [1/1] (1.20ns)   --->   "%store_ln18114 = store i512 %tmp_438, i7 %local_C_pong_V_addr" [./dut.cpp:18114]   --->   Operation 126 'store' 'store_ln18114' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 127 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 9 <SV = 3> <Delay = 2.33>
ST_9 : Operation 128 [1/1] (0.00ns)   --->   "%indvar_flatten60 = phi i17 %add_ln18139, void, i17 0, void %.preheader11.preheader.preheader" [./dut.cpp:18139]   --->   Operation 128 'phi' 'indvar_flatten60' <Predicate = (!and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%indvar_flatten30 = phi i11 %select_ln890_424, void, i11 0, void %.preheader11.preheader.preheader"   --->   Operation 129 'phi' 'indvar_flatten30' <Predicate = (!and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i10 %select_ln890_423, void, i10 0, void %.preheader11.preheader.preheader"   --->   Operation 130 'phi' 'indvar_flatten8' <Predicate = (!and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 131 [1/1] (0.00ns)   --->   "%c6_V_136 = phi i6 %select_ln890_420, void, i6 0, void %.preheader11.preheader.preheader"   --->   Operation 131 'phi' 'c6_V_136' <Predicate = (!and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 132 [1/1] (0.00ns)   --->   "%c7_V_74 = phi i4 %add_ln691_1176, void, i4 0, void %.preheader11.preheader.preheader"   --->   Operation 132 'phi' 'c7_V_74' <Predicate = (!and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 133 [1/1] (0.79ns)   --->   "%add_ln18139 = add i17 %indvar_flatten60, i17 1" [./dut.cpp:18139]   --->   Operation 133 'add' 'add_ln18139' <Predicate = (!and_ln18092 & or_ln18092)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 134 [1/1] (0.00ns)   --->   "%empty = trunc i6 %c6_V_136"   --->   Operation 134 'trunc' 'empty' <Predicate = (!and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 135 [1/1] (0.68ns)   --->   "%icmp_ln18139 = icmp_eq  i17 %indvar_flatten60, i17 65536" [./dut.cpp:18139]   --->   Operation 135 'icmp' 'icmp_ln18139' <Predicate = (!and_ln18092 & or_ln18092)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln18139 = br i1 %icmp_ln18139, void %.preheader11, void %.loopexit1220.loopexit358" [./dut.cpp:18139]   --->   Operation 136 'br' 'br_ln18139' <Predicate = (!and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 137 [1/1] (0.61ns)   --->   "%icmp_ln890_1237 = icmp_eq  i11 %indvar_flatten30, i11 512"   --->   Operation 137 'icmp' 'icmp_ln890_1237' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.12ns)   --->   "%xor_ln18139 = xor i1 %icmp_ln890_1237, i1 1" [./dut.cpp:18139]   --->   Operation 138 'xor' 'xor_ln18139' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [1/1] (0.65ns)   --->   "%icmp_ln890_1238 = icmp_eq  i4 %c7_V_74, i4 8"   --->   Operation 139 'icmp' 'icmp_ln890_1238' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln18145)   --->   "%and_ln18139 = and i1 %icmp_ln890_1238, i1 %xor_ln18139" [./dut.cpp:18139]   --->   Operation 140 'and' 'and_ln18139' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 141 [1/1] (0.60ns)   --->   "%icmp_ln890_1239 = icmp_eq  i10 %indvar_flatten8, i10 256"   --->   Operation 141 'icmp' 'icmp_ln890_1239' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 142 [1/1] (0.12ns)   --->   "%and_ln18139_1 = and i1 %icmp_ln890_1239, i1 %xor_ln18139" [./dut.cpp:18139]   --->   Operation 142 'and' 'and_ln18139_1' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 143 [1/1] (0.12ns)   --->   "%or_ln18145 = or i1 %and_ln18139_1, i1 %icmp_ln890_1237" [./dut.cpp:18145]   --->   Operation 143 'or' 'or_ln18145' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 144 [1/1] (0.29ns)   --->   "%select_ln18145 = select i1 %or_ln18145, i6 0, i6 %c6_V_136" [./dut.cpp:18145]   --->   Operation 144 'select' 'select_ln18145' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146_1)   --->   "%xor_ln18145_1 = xor i1 %or_ln18145, i1 1" [./dut.cpp:18145]   --->   Operation 145 'xor' 'xor_ln18145_1' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146_1)   --->   "%and_ln18145_1 = and i1 %empty, i1 %xor_ln18145_1" [./dut.cpp:18145]   --->   Operation 146 'and' 'and_ln18145_1' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln18145)   --->   "%xor_ln18145 = xor i1 %icmp_ln890_1239, i1 1" [./dut.cpp:18145]   --->   Operation 147 'xor' 'xor_ln18145' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node and_ln18145)   --->   "%or_ln18145_1 = or i1 %icmp_ln890_1237, i1 %xor_ln18145" [./dut.cpp:18145]   --->   Operation 148 'or' 'or_ln18145_1' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18145 = and i1 %and_ln18139, i1 %or_ln18145_1" [./dut.cpp:18145]   --->   Operation 149 'and' 'and_ln18145' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 150 [1/1] (0.70ns)   --->   "%add_ln691_1172 = add i6 %select_ln18145, i6 1"   --->   Operation 150 'add' 'add_ln691_1172' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146)   --->   "%or_ln18146 = or i1 %and_ln18145, i1 %and_ln18139_1" [./dut.cpp:18146]   --->   Operation 151 'or' 'or_ln18146' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146)   --->   "%or_ln18146_1 = or i1 %or_ln18146, i1 %icmp_ln890_1237" [./dut.cpp:18146]   --->   Operation 152 'or' 'or_ln18146_1' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 153 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18146 = select i1 %or_ln18146_1, i4 0, i4 %c7_V_74" [./dut.cpp:18146]   --->   Operation 153 'select' 'select_ln18146' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146_1)   --->   "%empty_2477 = trunc i6 %add_ln691_1172"   --->   Operation 154 'trunc' 'empty_2477' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18146_1 = select i1 %and_ln18145, i1 %empty_2477, i1 %and_ln18145_1" [./dut.cpp:18146]   --->   Operation 155 'select' 'select_ln18146_1' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.29ns)   --->   "%select_ln890_420 = select i1 %and_ln18145, i6 %add_ln691_1172, i6 %select_ln18145"   --->   Operation 156 'select' 'select_ln890_420' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146_2)   --->   "%tmp_432 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1172, i32 1, i32 4"   --->   Operation 157 'partselect' 'tmp_432' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.00>
ST_9 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146_2)   --->   "%tmp_433 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_136, i32 1, i32 4"   --->   Operation 158 'partselect' 'tmp_433' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.00>
ST_9 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln18146_2)   --->   "%select_ln18145_1 = select i1 %or_ln18145, i4 0, i4 %tmp_433" [./dut.cpp:18145]   --->   Operation 159 'select' 'select_ln18145_1' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18146_2 = select i1 %and_ln18145, i4 %tmp_432, i4 %select_ln18145_1" [./dut.cpp:18146]   --->   Operation 160 'select' 'select_ln18146_2' <Predicate = (!and_ln18092 & or_ln18092 & !icmp_ln18139)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!and_ln18092 & or_ln18092 & icmp_ln18139)> <Delay = 0.00>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "%indvar_flatten133 = phi i17 %add_ln18212, void, i17 0, void %.preheader6.preheader.preheader" [./dut.cpp:18212]   --->   Operation 162 'phi' 'indvar_flatten133' <Predicate = (and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (0.00ns)   --->   "%indvar_flatten103 = phi i11 %select_ln890_422, void, i11 0, void %.preheader6.preheader.preheader"   --->   Operation 163 'phi' 'indvar_flatten103' <Predicate = (and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 164 [1/1] (0.00ns)   --->   "%indvar_flatten81 = phi i10 %select_ln890_421, void, i10 0, void %.preheader6.preheader.preheader"   --->   Operation 164 'phi' 'indvar_flatten81' <Predicate = (and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 165 [1/1] (0.00ns)   --->   "%c6_V_135 = phi i6 %select_ln890_419, void, i6 0, void %.preheader6.preheader.preheader"   --->   Operation 165 'phi' 'c6_V_135' <Predicate = (and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "%c7_V_73 = phi i4 %add_ln691_1174, void, i4 0, void %.preheader6.preheader.preheader"   --->   Operation 166 'phi' 'c7_V_73' <Predicate = (and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (0.79ns)   --->   "%add_ln18212 = add i17 %indvar_flatten133, i17 1" [./dut.cpp:18212]   --->   Operation 167 'add' 'add_ln18212' <Predicate = (and_ln18092 & or_ln18092)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (0.00ns)   --->   "%empty_2478 = trunc i6 %c6_V_135"   --->   Operation 168 'trunc' 'empty_2478' <Predicate = (and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 169 [1/1] (0.68ns)   --->   "%icmp_ln18212 = icmp_eq  i17 %indvar_flatten133, i17 65536" [./dut.cpp:18212]   --->   Operation 169 'icmp' 'icmp_ln18212' <Predicate = (and_ln18092 & or_ln18092)> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln18212 = br i1 %icmp_ln18212, void %.preheader6, void %.loopexit1220.loopexit" [./dut.cpp:18212]   --->   Operation 170 'br' 'br_ln18212' <Predicate = (and_ln18092 & or_ln18092)> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.61ns)   --->   "%icmp_ln890_1234 = icmp_eq  i11 %indvar_flatten103, i11 512"   --->   Operation 171 'icmp' 'icmp_ln890_1234' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 172 [1/1] (0.12ns)   --->   "%xor_ln18212 = xor i1 %icmp_ln890_1234, i1 1" [./dut.cpp:18212]   --->   Operation 172 'xor' 'xor_ln18212' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 173 [1/1] (0.65ns)   --->   "%icmp_ln890_1235 = icmp_eq  i4 %c7_V_73, i4 8"   --->   Operation 173 'icmp' 'icmp_ln890_1235' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node and_ln18218)   --->   "%and_ln18212 = and i1 %icmp_ln890_1235, i1 %xor_ln18212" [./dut.cpp:18212]   --->   Operation 174 'and' 'and_ln18212' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 175 [1/1] (0.60ns)   --->   "%icmp_ln890_1236 = icmp_eq  i10 %indvar_flatten81, i10 256"   --->   Operation 175 'icmp' 'icmp_ln890_1236' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 176 [1/1] (0.12ns)   --->   "%and_ln18212_1 = and i1 %icmp_ln890_1236, i1 %xor_ln18212" [./dut.cpp:18212]   --->   Operation 176 'and' 'and_ln18212_1' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 177 [1/1] (0.12ns)   --->   "%or_ln18218 = or i1 %and_ln18212_1, i1 %icmp_ln890_1234" [./dut.cpp:18218]   --->   Operation 177 'or' 'or_ln18218' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 178 [1/1] (0.29ns)   --->   "%select_ln18218 = select i1 %or_ln18218, i6 0, i6 %c6_V_135" [./dut.cpp:18218]   --->   Operation 178 'select' 'select_ln18218' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219_1)   --->   "%xor_ln18218_1 = xor i1 %or_ln18218, i1 1" [./dut.cpp:18218]   --->   Operation 179 'xor' 'xor_ln18218_1' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219_1)   --->   "%and_ln18218_1 = and i1 %empty_2478, i1 %xor_ln18218_1" [./dut.cpp:18218]   --->   Operation 180 'and' 'and_ln18218_1' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node and_ln18218)   --->   "%xor_ln18218 = xor i1 %icmp_ln890_1236, i1 1" [./dut.cpp:18218]   --->   Operation 181 'xor' 'xor_ln18218' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln18218)   --->   "%or_ln18218_1 = or i1 %icmp_ln890_1234, i1 %xor_ln18218" [./dut.cpp:18218]   --->   Operation 182 'or' 'or_ln18218_1' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 183 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18218 = and i1 %and_ln18212, i1 %or_ln18218_1" [./dut.cpp:18218]   --->   Operation 183 'and' 'and_ln18218' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 184 [1/1] (0.70ns)   --->   "%add_ln691_1171 = add i6 %select_ln18218, i6 1"   --->   Operation 184 'add' 'add_ln691_1171' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219)   --->   "%or_ln18219 = or i1 %and_ln18218, i1 %and_ln18212_1" [./dut.cpp:18219]   --->   Operation 185 'or' 'or_ln18219' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219)   --->   "%or_ln18219_1 = or i1 %or_ln18219, i1 %icmp_ln890_1234" [./dut.cpp:18219]   --->   Operation 186 'or' 'or_ln18219_1' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 187 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18219 = select i1 %or_ln18219_1, i4 0, i4 %c7_V_73" [./dut.cpp:18219]   --->   Operation 187 'select' 'select_ln18219' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219_1)   --->   "%empty_2479 = trunc i6 %add_ln691_1171"   --->   Operation 188 'trunc' 'empty_2479' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18219_1 = select i1 %and_ln18218, i1 %empty_2479, i1 %and_ln18218_1" [./dut.cpp:18219]   --->   Operation 189 'select' 'select_ln18219_1' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 190 [1/1] (0.29ns)   --->   "%select_ln890_419 = select i1 %and_ln18218, i6 %add_ln691_1171, i6 %select_ln18218"   --->   Operation 190 'select' 'select_ln890_419' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219_2)   --->   "%tmp_430 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1171, i32 1, i32 4"   --->   Operation 191 'partselect' 'tmp_430' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219_2)   --->   "%tmp_431 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_135, i32 1, i32 4"   --->   Operation 192 'partselect' 'tmp_431' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node select_ln18219_2)   --->   "%select_ln18218_1 = select i1 %or_ln18218, i4 0, i4 %tmp_431" [./dut.cpp:18218]   --->   Operation 193 'select' 'select_ln18218_1' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 194 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18219_2 = select i1 %and_ln18218, i4 %tmp_430, i4 %select_ln18218_1" [./dut.cpp:18219]   --->   Operation 194 'select' 'select_ln18219_2' <Predicate = (and_ln18092 & or_ln18092 & !icmp_ln18212)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1220"   --->   Operation 195 'br' 'br_ln0' <Predicate = (and_ln18092 & or_ln18092 & icmp_ln18212)> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node arb)   --->   "%xor_ln18245 = xor i1 %arb_5, i1 1" [./dut.cpp:18245]   --->   Operation 196 'xor' 'xor_ln18245' <Predicate = (!or_ln18092) | (and_ln18092 & icmp_ln18212) | (!and_ln18092 & icmp_ln18139)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 197 [1/1] (0.12ns) (out node of the LUT)   --->   "%arb = or i1 %icmp_ln890317, i1 %xor_ln18245" [./dut.cpp:18245]   --->   Operation 197 'or' 'arb' <Predicate = (!or_ln18092) | (and_ln18092 & icmp_ln18212) | (!and_ln18092 & icmp_ln18139)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 198 [1/1] (0.57ns)   --->   "%add_ln691_1173 = add i3 %select_ln18092, i3 1"   --->   Operation 198 'add' 'add_ln691_1173' <Predicate = (!or_ln18092) | (and_ln18092 & icmp_ln18212) | (!and_ln18092 & icmp_ln18139)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!or_ln18092) | (and_ln18092 & icmp_ln18212) | (!and_ln18092 & icmp_ln18139)> <Delay = 0.00>

State 10 <SV = 4> <Delay = 1.20>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_28 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18146, i4 %select_ln18146_2" [./dut.cpp:18146]   --->   Operation 200 'bitconcatenate' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_10 = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_28" [./dut.cpp:18146]   --->   Operation 201 'getelementptr' 'local_C_ping_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 202 [2/2] (1.20ns)   --->   "%in_data_V_24 = load i7 %local_C_ping_V_addr_10" [./dut.cpp:18146]   --->   Operation 202 'load' 'in_data_V_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>

State 11 <SV = 5> <Delay = 1.20>
ST_11 : Operation 203 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_8_C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11_str"   --->   Operation 203 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 204 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 204 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_9_C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11_str"   --->   Operation 205 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 206 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_10_C_IO_L2_in_5_x1_loop_11_str"   --->   Operation 206 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln890_74 = zext i1 %select_ln18146_1"   --->   Operation 207 'zext' 'zext_ln890_74' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 208 [1/1] (0.00ns)   --->   "%specloopname_ln18148 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1380" [./dut.cpp:18148]   --->   Operation 208 'specloopname' 'specloopname_ln18148' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 209 [1/2] (1.20ns)   --->   "%in_data_V_24 = load i7 %local_C_ping_V_addr_10" [./dut.cpp:18146]   --->   Operation 209 'load' 'in_data_V_24' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_11 : Operation 210 [1/1] (0.00ns)   --->   "%data_split_V_10_addr = getelementptr i256 %data_split_V_10, i64 0, i64 %zext_ln890_74"   --->   Operation 210 'getelementptr' 'data_split_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 211 [1/1] (0.38ns)   --->   "%br_ln18150 = br void" [./dut.cpp:18150]   --->   Operation 211 'br' 'br_ln18150' <Predicate = true> <Delay = 0.38>

State 12 <SV = 6> <Delay = 1.66>
ST_12 : Operation 212 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i6 0, void %.preheader11, i6 %add_ln890_231, void %ifFalse"   --->   Operation 212 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 213 [1/1] (0.00ns)   --->   "%n_V_6 = phi i2 0, void %.preheader11, i2 %add_ln691_1177, void %ifFalse"   --->   Operation 213 'phi' 'n_V_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 214 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i512 %in_data_V_24, void %.preheader11, i512 %zext_ln1497_6, void %ifFalse"   --->   Operation 214 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 215 [1/1] (0.70ns)   --->   "%add_ln890_231 = add i6 %indvar_flatten, i6 1"   --->   Operation 215 'add' 'add_ln890_231' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 216 [1/1] (0.61ns)   --->   "%icmp_ln890_1243 = icmp_eq  i6 %indvar_flatten, i6 32"   --->   Operation 216 'icmp' 'icmp_ln890_1243' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1243, void %.split53, void"   --->   Operation 217 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 218 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_12_C_IO_L2_in_5_x1_loop_13_str"   --->   Operation 218 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1243)> <Delay = 0.00>
ST_12 : Operation 219 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 219 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1243)> <Delay = 0.00>
ST_12 : Operation 220 [1/1] (0.34ns)   --->   "%icmp_ln878_15 = icmp_eq  i2 %n_V_6, i2 2"   --->   Operation 220 'icmp' 'icmp_ln878_15' <Predicate = (!icmp_ln890_1243)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 221 [1/1] (0.27ns)   --->   "%select_ln18150 = select i1 %icmp_ln878_15, i2 0, i2 %n_V_6" [./dut.cpp:18150]   --->   Operation 221 'select' 'select_ln18150' <Predicate = (!icmp_ln890_1243)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 222 [1/1] (0.57ns)   --->   "%select_ln18150_1 = select i1 %icmp_ln878_15, i512 %in_data_V_24, i512 %p_Val2_s" [./dut.cpp:18150]   --->   Operation 222 'select' 'select_ln18150_1' <Predicate = (!icmp_ln890_1243)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln878_6 = zext i2 %select_ln18150"   --->   Operation 223 'zext' 'zext_ln878_6' <Predicate = (!icmp_ln890_1243)> <Delay = 0.00>
ST_12 : Operation 224 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295"   --->   Operation 224 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln890_1243)> <Delay = 0.00>
ST_12 : Operation 225 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1779"   --->   Operation 225 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln890_1243)> <Delay = 0.00>
ST_12 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln674_10 = trunc i512 %select_ln18150_1"   --->   Operation 226 'trunc' 'trunc_ln674_10' <Predicate = (!icmp_ln890_1243)> <Delay = 0.00>
ST_12 : Operation 227 [1/1] (0.00ns)   --->   "%data_split_V_10_addr_1 = getelementptr i256 %data_split_V_10, i64 0, i64 %zext_ln878_6" [./dut.cpp:18158]   --->   Operation 227 'getelementptr' 'data_split_V_10_addr_1' <Predicate = (!icmp_ln890_1243)> <Delay = 0.00>
ST_12 : Operation 228 [1/1] (0.74ns)   --->   "%store_ln18158 = store i256 %trunc_ln674_10, i1 %data_split_V_10_addr_1" [./dut.cpp:18158]   --->   Operation 228 'store' 'store_ln18158' <Predicate = (!icmp_ln890_1243)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_12 : Operation 229 [1/1] (0.00ns)   --->   "%r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18150_1, i32 256, i32 511"   --->   Operation 229 'partselect' 'r' <Predicate = (!icmp_ln890_1243)> <Delay = 0.00>
ST_12 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1497_6 = zext i256 %r"   --->   Operation 230 'zext' 'zext_ln1497_6' <Predicate = (!icmp_ln890_1243)> <Delay = 0.00>
ST_12 : Operation 231 [1/1] (0.43ns)   --->   "%add_ln691_1177 = add i2 %select_ln18150, i2 1"   --->   Operation 231 'add' 'add_ln691_1177' <Predicate = (!icmp_ln890_1243)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 232 [1/1] (0.34ns)   --->   "%icmp_ln878_13 = icmp_eq  i2 %add_ln691_1177, i2 2"   --->   Operation 232 'icmp' 'icmp_ln878_13' <Predicate = (!icmp_ln890_1243)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_13, void %ifFalse, void %ifTrue"   --->   Operation 233 'br' 'br_ln878' <Predicate = (!icmp_ln890_1243)> <Delay = 0.00>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 234 'br' 'br_ln0' <Predicate = (!icmp_ln890_1243)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 0.74>
ST_13 : Operation 235 [2/2] (0.74ns)   --->   "%data_split_V_10_load = load i1 %data_split_V_10_addr" [./dut.cpp:18162]   --->   Operation 235 'load' 'data_split_V_10_load' <Predicate = (icmp_ln878_13)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 14 <SV = 8> <Delay = 1.96>
ST_14 : Operation 236 [1/2] (0.74ns)   --->   "%data_split_V_10_load = load i1 %data_split_V_10_addr" [./dut.cpp:18162]   --->   Operation 236 'load' 'data_split_V_10_load' <Predicate = (icmp_ln878_13)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_14 : Operation 237 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_10_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 237 'write' 'write_ln174' <Predicate = (icmp_ln878_13)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_14 : Operation 238 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 238 'br' 'br_ln0' <Predicate = (icmp_ln878_13)> <Delay = 0.00>

State 15 <SV = 7> <Delay = 1.03>
ST_15 : Operation 239 [1/1] (0.70ns)   --->   "%add_ln691_1176 = add i4 %select_ln18146, i4 1"   --->   Operation 239 'add' 'add_ln691_1176' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 240 [1/1] (0.72ns)   --->   "%add_ln890_228 = add i10 %indvar_flatten8, i10 1"   --->   Operation 240 'add' 'add_ln890_228' <Predicate = (!or_ln18145)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 241 [1/1] (0.30ns)   --->   "%select_ln890_423 = select i1 %or_ln18145, i10 1, i10 %add_ln890_228"   --->   Operation 241 'select' 'select_ln890_423' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 242 [1/1] (0.73ns)   --->   "%add_ln890_229 = add i11 %indvar_flatten30, i11 1"   --->   Operation 242 'add' 'add_ln890_229' <Predicate = (!icmp_ln890_1237)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 243 [1/1] (0.30ns)   --->   "%select_ln890_424 = select i1 %icmp_ln890_1237, i11 1, i11 %add_ln890_229"   --->   Operation 243 'select' 'select_ln890_424' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader11.preheader"   --->   Operation 244 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 0.74>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%c3 = phi i4 %c3_26, void %.loopexit1218, i4 5, void %.preheader10.preheader"   --->   Operation 245 'phi' 'c3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_428 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %c3, i32 3" [./dut.cpp:18172]   --->   Operation 246 'bitselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%br_ln18172 = br i1 %tmp_428, void %.split26, void %.loopexit1135" [./dut.cpp:18172]   --->   Operation 247 'br' 'br_ln18172' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 248 [1/1] (0.00ns)   --->   "%speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4"   --->   Operation 248 'speclooptripcount' 'speclooptripcount_ln1616' <Predicate = (!tmp_428)> <Delay = 0.00>
ST_16 : Operation 249 [1/1] (0.00ns)   --->   "%specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1763"   --->   Operation 249 'specloopname' 'specloopname_ln1616' <Predicate = (!tmp_428)> <Delay = 0.00>
ST_16 : Operation 250 [1/1] (0.00ns)   --->   "%zext_ln886 = zext i4 %c3"   --->   Operation 250 'zext' 'zext_ln886' <Predicate = (!tmp_428)> <Delay = 0.00>
ST_16 : Operation 251 [1/1] (0.61ns)   --->   "%icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast"   --->   Operation 251 'icmp' 'icmp_ln886' <Predicate = (!tmp_428)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln18174 = br i1 %icmp_ln886, void, void %.loopexit1135" [./dut.cpp:18174]   --->   Operation 252 'br' 'br_ln18174' <Predicate = (!tmp_428)> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.65ns)   --->   "%icmp_ln18177 = icmp_eq  i4 %c3, i4 5" [./dut.cpp:18177]   --->   Operation 253 'icmp' 'icmp_ln18177' <Predicate = (!tmp_428 & !icmp_ln886)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln18177 = br i1 %icmp_ln18177, void %.preheader7.preheader, void %.preheader8.preheader" [./dut.cpp:18177]   --->   Operation 254 'br' 'br_ln18177' <Predicate = (!tmp_428 & !icmp_ln886)> <Delay = 0.00>
ST_16 : Operation 255 [1/1] (0.38ns)   --->   "%br_ln890 = br void %.preheader7"   --->   Operation 255 'br' 'br_ln890' <Predicate = (!tmp_428 & !icmp_ln886 & !icmp_ln18177)> <Delay = 0.38>
ST_16 : Operation 256 [1/1] (0.38ns)   --->   "%br_ln18187 = br void %.preheader8" [./dut.cpp:18187]   --->   Operation 256 'br' 'br_ln18187' <Predicate = (!tmp_428 & !icmp_ln886 & icmp_ln18177)> <Delay = 0.38>
ST_16 : Operation 257 [1/1] (0.00ns)   --->   "%br_ln18211 = br i1 %or_ln18092, void %.loopexit1220, void %.preheader6.preheader.preheader" [./dut.cpp:18211]   --->   Operation 257 'br' 'br_ln18211' <Predicate = (icmp_ln886) | (tmp_428)> <Delay = 0.00>
ST_16 : Operation 258 [1/1] (0.38ns)   --->   "%br_ln18219 = br void %.preheader6.preheader" [./dut.cpp:18219]   --->   Operation 258 'br' 'br_ln18219' <Predicate = (or_ln18092 & icmp_ln886) | (or_ln18092 & tmp_428)> <Delay = 0.38>

State 17 <SV = 3> <Delay = 0.70>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%c4_V_23 = phi i4 %add_ln691_1180, void, i4 0, void %.preheader7.preheader"   --->   Operation 259 'phi' 'c4_V_23' <Predicate = (!icmp_ln18177)> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (0.70ns)   --->   "%add_ln691_1180 = add i4 %c4_V_23, i4 1"   --->   Operation 260 'add' 'add_ln691_1180' <Predicate = (!icmp_ln18177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 261 [1/1] (0.65ns)   --->   "%icmp_ln890_1231 = icmp_eq  i4 %c4_V_23, i4 8"   --->   Operation 261 'icmp' 'icmp_ln890_1231' <Predicate = (!icmp_ln18177)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 262 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln18177)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%br_ln18192 = br i1 %icmp_ln890_1231, void %.split20, void %.loopexit1218.loopexit" [./dut.cpp:18192]   --->   Operation 263 'br' 'br_ln18192' <Predicate = (!icmp_ln18177)> <Delay = 0.00>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%specloopname_ln18192 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1693" [./dut.cpp:18192]   --->   Operation 264 'specloopname' 'specloopname_ln18192' <Predicate = (!icmp_ln18177 & !icmp_ln890_1231)> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (0.38ns)   --->   "%br_ln18194 = br void" [./dut.cpp:18194]   --->   Operation 265 'br' 'br_ln18194' <Predicate = (!icmp_ln18177 & !icmp_ln890_1231)> <Delay = 0.38>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 266 'br' 'br_ln0' <Predicate = (!icmp_ln18177 & icmp_ln890_1231)> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %add_ln691_1178, void, i4 0, void %.preheader8.preheader"   --->   Operation 267 'phi' 'c4_V' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_17 : Operation 268 [1/1] (0.70ns)   --->   "%add_ln691_1178 = add i4 %c4_V, i4 1"   --->   Operation 268 'add' 'add_ln691_1178' <Predicate = (icmp_ln18177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln18187 = trunc i4 %c4_V" [./dut.cpp:18187]   --->   Operation 269 'trunc' 'trunc_ln18187' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_467_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln18187, i4 0"   --->   Operation 270 'bitconcatenate' 'tmp_467_cast' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_17 : Operation 271 [1/1] (0.65ns)   --->   "%icmp_ln890_1230 = icmp_eq  i4 %c4_V, i4 8"   --->   Operation 271 'icmp' 'icmp_ln890_1230' <Predicate = (icmp_ln18177)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 272 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 272 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln18178 = br i1 %icmp_ln890_1230, void %.split24, void %.loopexit1218.loopexit357" [./dut.cpp:18178]   --->   Operation 273 'br' 'br_ln18178' <Predicate = (icmp_ln18177)> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%specloopname_ln18178 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1771" [./dut.cpp:18178]   --->   Operation 274 'specloopname' 'specloopname_ln18178' <Predicate = (icmp_ln18177 & !icmp_ln890_1230)> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (0.38ns)   --->   "%br_ln18180 = br void" [./dut.cpp:18180]   --->   Operation 275 'br' 'br_ln18180' <Predicate = (icmp_ln18177 & !icmp_ln890_1230)> <Delay = 0.38>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.loopexit1218"   --->   Operation 276 'br' 'br_ln0' <Predicate = (icmp_ln18177 & icmp_ln890_1230)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.70ns)   --->   "%c3_26 = add i4 %c3, i4 1" [./dut.cpp:18172]   --->   Operation 277 'add' 'c3_26' <Predicate = (icmp_ln18177 & icmp_ln890_1230) | (!icmp_ln18177 & icmp_ln890_1231)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader10"   --->   Operation 278 'br' 'br_ln0' <Predicate = (icmp_ln18177 & icmp_ln890_1230) | (!icmp_ln18177 & icmp_ln890_1231)> <Delay = 0.00>

State 18 <SV = 4> <Delay = 0.70>
ST_18 : Operation 279 [1/1] (0.00ns)   --->   "%c5_V_71 = phi i5 %add_ln691_1181, void %.split18, i5 0, void %.split20"   --->   Operation 279 'phi' 'c5_V_71' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 280 [1/1] (0.70ns)   --->   "%add_ln691_1181 = add i5 %c5_V_71, i5 1"   --->   Operation 280 'add' 'add_ln691_1181' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 281 [1/1] (0.63ns)   --->   "%icmp_ln890_1242 = icmp_eq  i5 %c5_V_71, i5 16"   --->   Operation 281 'icmp' 'icmp_ln890_1242' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 282 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 282 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 283 [1/1] (0.00ns)   --->   "%br_ln18194 = br i1 %icmp_ln890_1242, void %.split18, void" [./dut.cpp:18194]   --->   Operation 283 'br' 'br_ln18194' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader7"   --->   Operation 284 'br' 'br_ln0' <Predicate = (icmp_ln890_1242)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 2.43>
ST_19 : Operation 285 [1/1] (0.00ns)   --->   "%specloopname_ln18194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1376" [./dut.cpp:18194]   --->   Operation 285 'specloopname' 'specloopname_ln18194' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 286 [1/1] (1.21ns)   --->   "%tmp_441 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 286 'read' 'tmp_441' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 287 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_6_x123, i512 %tmp_441" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 287 'write' 'write_ln174' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_19 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 288 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 20 <SV = 4> <Delay = 0.70>
ST_20 : Operation 289 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %add_ln691_1179, void %.split22, i5 0, void %.split24"   --->   Operation 289 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 290 [1/1] (0.70ns)   --->   "%add_ln691_1179 = add i5 %c5_V, i5 1"   --->   Operation 290 'add' 'add_ln691_1179' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln18187 = zext i5 %c5_V" [./dut.cpp:18187]   --->   Operation 291 'zext' 'zext_ln18187' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 292 [1/1] (0.70ns)   --->   "%add_ln18187 = add i7 %tmp_467_cast, i7 %zext_ln18187" [./dut.cpp:18187]   --->   Operation 292 'add' 'add_ln18187' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln18187_1 = zext i7 %add_ln18187" [./dut.cpp:18187]   --->   Operation 293 'zext' 'zext_ln18187_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 294 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr_9 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln18187_1" [./dut.cpp:18187]   --->   Operation 294 'getelementptr' 'local_C_ping_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 295 [1/1] (0.63ns)   --->   "%icmp_ln890_1241 = icmp_eq  i5 %c5_V, i5 16"   --->   Operation 295 'icmp' 'icmp_ln890_1241' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 296 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 296 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 297 [1/1] (0.00ns)   --->   "%br_ln18180 = br i1 %icmp_ln890_1241, void %.split22, void" [./dut.cpp:18180]   --->   Operation 297 'br' 'br_ln18180' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader8"   --->   Operation 298 'br' 'br_ln0' <Predicate = (icmp_ln890_1241)> <Delay = 0.00>

State 21 <SV = 5> <Delay = 2.41>
ST_21 : Operation 299 [1/1] (0.00ns)   --->   "%specloopname_ln18180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_461" [./dut.cpp:18180]   --->   Operation 299 'specloopname' 'specloopname_ln18180' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 300 [1/1] (1.21ns)   --->   "%tmp_440 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_5_x122" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 300 'read' 'tmp_440' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 2> <FIFO>
ST_21 : Operation 301 [1/1] (1.20ns)   --->   "%store_ln18187 = store i512 %tmp_440, i7 %local_C_ping_V_addr_9" [./dut.cpp:18187]   --->   Operation 301 'store' 'store_ln18187' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_21 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 302 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 22 <SV = 4> <Delay = 1.20>
ST_22 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18219, i4 %select_ln18219_2" [./dut.cpp:18219]   --->   Operation 303 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 304 [1/1] (0.00ns)   --->   "%local_C_pong_V_addr_5 = getelementptr i512 %local_C_pong_V, i64 0, i64 %tmp_27" [./dut.cpp:18219]   --->   Operation 304 'getelementptr' 'local_C_pong_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 305 [2/2] (1.20ns)   --->   "%in_data_V_23 = load i7 %local_C_pong_V_addr_5" [./dut.cpp:18219]   --->   Operation 305 'load' 'in_data_V_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>

State 23 <SV = 5> <Delay = 1.20>
ST_23 : Operation 306 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_19_C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22_str"   --->   Operation 306 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 307 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 307 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 308 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_20_C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22_str"   --->   Operation 308 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 309 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_21_C_IO_L2_in_5_x1_loop_22_str"   --->   Operation 309 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln890_73 = zext i1 %select_ln18219_1"   --->   Operation 310 'zext' 'zext_ln890_73' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 311 [1/1] (0.00ns)   --->   "%specloopname_ln18221 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1696" [./dut.cpp:18221]   --->   Operation 311 'specloopname' 'specloopname_ln18221' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 312 [1/2] (1.20ns)   --->   "%in_data_V_23 = load i7 %local_C_pong_V_addr_5" [./dut.cpp:18219]   --->   Operation 312 'load' 'in_data_V_23' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_23 : Operation 313 [1/1] (0.00ns)   --->   "%data_split_V_9_addr = getelementptr i256 %data_split_V_9, i64 0, i64 %zext_ln890_73"   --->   Operation 313 'getelementptr' 'data_split_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 314 [1/1] (0.38ns)   --->   "%br_ln18223 = br void" [./dut.cpp:18223]   --->   Operation 314 'br' 'br_ln18223' <Predicate = true> <Delay = 0.38>

State 24 <SV = 6> <Delay = 1.66>
ST_24 : Operation 315 [1/1] (0.00ns)   --->   "%indvar_flatten72 = phi i6 0, void %.preheader6, i6 %add_ln890_230, void %ifFalse65"   --->   Operation 315 'phi' 'indvar_flatten72' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 316 [1/1] (0.00ns)   --->   "%n_V_5 = phi i2 0, void %.preheader6, i2 %add_ln691_1175, void %ifFalse65"   --->   Operation 316 'phi' 'n_V_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 317 [1/1] (0.00ns)   --->   "%p_Val2_13 = phi i512 %in_data_V_23, void %.preheader6, i512 %zext_ln1497_5, void %ifFalse65"   --->   Operation 317 'phi' 'p_Val2_13' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 318 [1/1] (0.70ns)   --->   "%add_ln890_230 = add i6 %indvar_flatten72, i6 1"   --->   Operation 318 'add' 'add_ln890_230' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 319 [1/1] (0.61ns)   --->   "%icmp_ln890_1240 = icmp_eq  i6 %indvar_flatten72, i6 32"   --->   Operation 319 'icmp' 'icmp_ln890_1240' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1240, void %.split30, void"   --->   Operation 320 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 321 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_23_C_IO_L2_in_5_x1_loop_24_str"   --->   Operation 321 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1240)> <Delay = 0.00>
ST_24 : Operation 322 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 322 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1240)> <Delay = 0.00>
ST_24 : Operation 323 [1/1] (0.34ns)   --->   "%icmp_ln878_14 = icmp_eq  i2 %n_V_5, i2 2"   --->   Operation 323 'icmp' 'icmp_ln878_14' <Predicate = (!icmp_ln890_1240)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 324 [1/1] (0.27ns)   --->   "%select_ln18223 = select i1 %icmp_ln878_14, i2 0, i2 %n_V_5" [./dut.cpp:18223]   --->   Operation 324 'select' 'select_ln18223' <Predicate = (!icmp_ln890_1240)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 325 [1/1] (0.57ns)   --->   "%select_ln18223_1 = select i1 %icmp_ln878_14, i512 %in_data_V_23, i512 %p_Val2_13" [./dut.cpp:18223]   --->   Operation 325 'select' 'select_ln18223_1' <Predicate = (!icmp_ln890_1240)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln878_5 = zext i2 %select_ln18223"   --->   Operation 326 'zext' 'zext_ln878_5' <Predicate = (!icmp_ln890_1240)> <Delay = 0.00>
ST_24 : Operation 327 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295"   --->   Operation 327 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln890_1240)> <Delay = 0.00>
ST_24 : Operation 328 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1752"   --->   Operation 328 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln890_1240)> <Delay = 0.00>
ST_24 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln674_9 = trunc i512 %select_ln18223_1"   --->   Operation 329 'trunc' 'trunc_ln674_9' <Predicate = (!icmp_ln890_1240)> <Delay = 0.00>
ST_24 : Operation 330 [1/1] (0.00ns)   --->   "%data_split_V_9_addr_1 = getelementptr i256 %data_split_V_9, i64 0, i64 %zext_ln878_5" [./dut.cpp:18231]   --->   Operation 330 'getelementptr' 'data_split_V_9_addr_1' <Predicate = (!icmp_ln890_1240)> <Delay = 0.00>
ST_24 : Operation 331 [1/1] (0.74ns)   --->   "%store_ln18231 = store i256 %trunc_ln674_9, i1 %data_split_V_9_addr_1" [./dut.cpp:18231]   --->   Operation 331 'store' 'store_ln18231' <Predicate = (!icmp_ln890_1240)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_24 : Operation 332 [1/1] (0.00ns)   --->   "%r_10 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18223_1, i32 256, i32 511"   --->   Operation 332 'partselect' 'r_10' <Predicate = (!icmp_ln890_1240)> <Delay = 0.00>
ST_24 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln1497_5 = zext i256 %r_10"   --->   Operation 333 'zext' 'zext_ln1497_5' <Predicate = (!icmp_ln890_1240)> <Delay = 0.00>
ST_24 : Operation 334 [1/1] (0.43ns)   --->   "%add_ln691_1175 = add i2 %select_ln18223, i2 1"   --->   Operation 334 'add' 'add_ln691_1175' <Predicate = (!icmp_ln890_1240)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 335 [1/1] (0.34ns)   --->   "%icmp_ln878_12 = icmp_eq  i2 %add_ln691_1175, i2 2"   --->   Operation 335 'icmp' 'icmp_ln878_12' <Predicate = (!icmp_ln890_1240)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_12, void %ifFalse65, void %ifTrue64"   --->   Operation 336 'br' 'br_ln878' <Predicate = (!icmp_ln890_1240)> <Delay = 0.00>
ST_24 : Operation 337 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 337 'br' 'br_ln0' <Predicate = (!icmp_ln890_1240)> <Delay = 0.00>

State 25 <SV = 7> <Delay = 0.74>
ST_25 : Operation 338 [2/2] (0.74ns)   --->   "%data_split_V_9_load = load i1 %data_split_V_9_addr" [./dut.cpp:18235]   --->   Operation 338 'load' 'data_split_V_9_load' <Predicate = (icmp_ln878_12)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 26 <SV = 8> <Delay = 1.96>
ST_26 : Operation 339 [1/2] (0.74ns)   --->   "%data_split_V_9_load = load i1 %data_split_V_9_addr" [./dut.cpp:18235]   --->   Operation 339 'load' 'data_split_V_9_load' <Predicate = (icmp_ln878_12)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_26 : Operation 340 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_9_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 340 'write' 'write_ln174' <Predicate = (icmp_ln878_12)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_26 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse65"   --->   Operation 341 'br' 'br_ln0' <Predicate = (icmp_ln878_12)> <Delay = 0.00>

State 27 <SV = 7> <Delay = 1.03>
ST_27 : Operation 342 [1/1] (0.70ns)   --->   "%add_ln691_1174 = add i4 %select_ln18219, i4 1"   --->   Operation 342 'add' 'add_ln691_1174' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 343 [1/1] (0.72ns)   --->   "%add_ln890_226 = add i10 %indvar_flatten81, i10 1"   --->   Operation 343 'add' 'add_ln890_226' <Predicate = (!or_ln18218)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 344 [1/1] (0.30ns)   --->   "%select_ln890_421 = select i1 %or_ln18218, i10 1, i10 %add_ln890_226"   --->   Operation 344 'select' 'select_ln890_421' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 345 [1/1] (0.73ns)   --->   "%add_ln890_227 = add i11 %indvar_flatten103, i11 1"   --->   Operation 345 'add' 'add_ln890_227' <Predicate = (!icmp_ln890_1234)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 346 [1/1] (0.30ns)   --->   "%select_ln890_422 = select i1 %icmp_ln890_1234, i11 1, i11 %add_ln890_227"   --->   Operation 346 'select' 'select_ln890_422' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 347 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader6.preheader"   --->   Operation 347 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 28 <SV = 2> <Delay = 2.33>
ST_28 : Operation 348 [1/1] (0.00ns)   --->   "%indvar_flatten214 = phi i17 %add_ln18255, void, i17 0, void %.preheader.preheader.preheader" [./dut.cpp:18255]   --->   Operation 348 'phi' 'indvar_flatten214' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 349 [1/1] (0.00ns)   --->   "%indvar_flatten184 = phi i11 %select_ln890_418, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 349 'phi' 'indvar_flatten184' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 350 [1/1] (0.00ns)   --->   "%indvar_flatten162 = phi i10 %select_ln890_417, void, i10 0, void %.preheader.preheader.preheader"   --->   Operation 350 'phi' 'indvar_flatten162' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 351 [1/1] (0.00ns)   --->   "%c6_V = phi i6 %select_ln890, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 351 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 352 [1/1] (0.00ns)   --->   "%c7_V = phi i4 %add_ln691_1169, void, i4 0, void %.preheader.preheader.preheader"   --->   Operation 352 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 353 [1/1] (0.79ns)   --->   "%add_ln18255 = add i17 %indvar_flatten214, i17 1" [./dut.cpp:18255]   --->   Operation 353 'add' 'add_ln18255' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 354 [1/1] (0.00ns)   --->   "%empty_2480 = trunc i6 %c6_V"   --->   Operation 354 'trunc' 'empty_2480' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 355 [1/1] (0.68ns)   --->   "%icmp_ln18255 = icmp_eq  i17 %indvar_flatten214, i17 65536" [./dut.cpp:18255]   --->   Operation 355 'icmp' 'icmp_ln18255' <Predicate = true> <Delay = 0.68> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 356 [1/1] (0.00ns)   --->   "%br_ln18255 = br i1 %icmp_ln18255, void %.preheader, void %.loopexit1214" [./dut.cpp:18255]   --->   Operation 356 'br' 'br_ln18255' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 357 [1/1] (0.61ns)   --->   "%icmp_ln890_1226 = icmp_eq  i11 %indvar_flatten184, i11 512"   --->   Operation 357 'icmp' 'icmp_ln890_1226' <Predicate = (!icmp_ln18255)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 358 [1/1] (0.12ns)   --->   "%xor_ln18255 = xor i1 %icmp_ln890_1226, i1 1" [./dut.cpp:18255]   --->   Operation 358 'xor' 'xor_ln18255' <Predicate = (!icmp_ln18255)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 359 [1/1] (0.65ns)   --->   "%icmp_ln890_1227 = icmp_eq  i4 %c7_V, i4 8"   --->   Operation 359 'icmp' 'icmp_ln890_1227' <Predicate = (!icmp_ln18255)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln18261)   --->   "%and_ln18255 = and i1 %icmp_ln890_1227, i1 %xor_ln18255" [./dut.cpp:18255]   --->   Operation 360 'and' 'and_ln18255' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 361 [1/1] (0.60ns)   --->   "%icmp_ln890_1228 = icmp_eq  i10 %indvar_flatten162, i10 256"   --->   Operation 361 'icmp' 'icmp_ln890_1228' <Predicate = (!icmp_ln18255)> <Delay = 0.60> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 362 [1/1] (0.12ns)   --->   "%and_ln18255_1 = and i1 %icmp_ln890_1228, i1 %xor_ln18255" [./dut.cpp:18255]   --->   Operation 362 'and' 'and_ln18255_1' <Predicate = (!icmp_ln18255)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 363 [1/1] (0.12ns)   --->   "%or_ln18261 = or i1 %and_ln18255_1, i1 %icmp_ln890_1226" [./dut.cpp:18261]   --->   Operation 363 'or' 'or_ln18261' <Predicate = (!icmp_ln18255)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 364 [1/1] (0.29ns)   --->   "%select_ln18261 = select i1 %or_ln18261, i6 0, i6 %c6_V" [./dut.cpp:18261]   --->   Operation 364 'select' 'select_ln18261' <Predicate = (!icmp_ln18255)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262_1)   --->   "%xor_ln18261_1 = xor i1 %or_ln18261, i1 1" [./dut.cpp:18261]   --->   Operation 365 'xor' 'xor_ln18261_1' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262_1)   --->   "%and_ln18261_1 = and i1 %empty_2480, i1 %xor_ln18261_1" [./dut.cpp:18261]   --->   Operation 366 'and' 'and_ln18261_1' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln18261)   --->   "%xor_ln18261 = xor i1 %icmp_ln890_1228, i1 1" [./dut.cpp:18261]   --->   Operation 367 'xor' 'xor_ln18261' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node and_ln18261)   --->   "%or_ln18261_1 = or i1 %icmp_ln890_1226, i1 %xor_ln18261" [./dut.cpp:18261]   --->   Operation 368 'or' 'or_ln18261_1' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 369 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln18261 = and i1 %and_ln18255, i1 %or_ln18261_1" [./dut.cpp:18261]   --->   Operation 369 'and' 'and_ln18261' <Predicate = (!icmp_ln18255)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 370 [1/1] (0.70ns)   --->   "%add_ln691 = add i6 %select_ln18261, i6 1"   --->   Operation 370 'add' 'add_ln691' <Predicate = (!icmp_ln18255)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262)   --->   "%or_ln18262 = or i1 %and_ln18261, i1 %and_ln18255_1" [./dut.cpp:18262]   --->   Operation 371 'or' 'or_ln18262' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262)   --->   "%or_ln18262_1 = or i1 %or_ln18262, i1 %icmp_ln890_1226" [./dut.cpp:18262]   --->   Operation 372 'or' 'or_ln18262_1' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 373 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18262 = select i1 %or_ln18262_1, i4 0, i4 %c7_V" [./dut.cpp:18262]   --->   Operation 373 'select' 'select_ln18262' <Predicate = (!icmp_ln18255)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262_1)   --->   "%empty_2481 = trunc i6 %add_ln691"   --->   Operation 374 'trunc' 'empty_2481' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_28 : Operation 375 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln18262_1 = select i1 %and_ln18261, i1 %empty_2481, i1 %and_ln18261_1" [./dut.cpp:18262]   --->   Operation 375 'select' 'select_ln18262_1' <Predicate = (!icmp_ln18255)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 376 [1/1] (0.29ns)   --->   "%select_ln890 = select i1 %and_ln18261, i6 %add_ln691, i6 %select_ln18261"   --->   Operation 376 'select' 'select_ln890' <Predicate = (!icmp_ln18255)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262_2)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4"   --->   Operation 377 'partselect' 'tmp' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_28 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262_2)   --->   "%tmp_427 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4"   --->   Operation 378 'partselect' 'tmp_427' <Predicate = (!icmp_ln18255)> <Delay = 0.00>
ST_28 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln18262_2)   --->   "%select_ln18261_1 = select i1 %or_ln18261, i4 0, i4 %tmp_427" [./dut.cpp:18261]   --->   Operation 379 'select' 'select_ln18261_1' <Predicate = (!icmp_ln18255)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 380 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln18262_2 = select i1 %and_ln18261, i4 %tmp, i4 %select_ln18261_1" [./dut.cpp:18262]   --->   Operation 380 'select' 'select_ln18262_2' <Predicate = (!icmp_ln18255)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 381 [1/1] (0.00ns)   --->   "%ret_ln18324 = ret" [./dut.cpp:18324]   --->   Operation 381 'ret' 'ret_ln18324' <Predicate = (icmp_ln18255)> <Delay = 0.00>

State 29 <SV = 3> <Delay = 1.20>
ST_29 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i56.i4.i4, i56 0, i4 %select_ln18262, i4 %select_ln18262_2" [./dut.cpp:18262]   --->   Operation 382 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 383 [1/1] (0.00ns)   --->   "%local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %tmp_s" [./dut.cpp:18262]   --->   Operation 383 'getelementptr' 'local_C_ping_V_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 384 [2/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr" [./dut.cpp:18262]   --->   Operation 384 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>

State 30 <SV = 4> <Delay = 1.20>
ST_30 : Operation 385 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_25_C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28_str"   --->   Operation 385 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 386 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 386 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 387 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_26_C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28_str"   --->   Operation 387 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 388 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_27_C_IO_L2_in_5_x1_loop_28_str"   --->   Operation 388 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %select_ln18262_1"   --->   Operation 389 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 390 [1/1] (0.00ns)   --->   "%specloopname_ln18264 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1683" [./dut.cpp:18264]   --->   Operation 390 'specloopname' 'specloopname_ln18264' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 391 [1/2] (1.20ns)   --->   "%in_data_V = load i7 %local_C_ping_V_addr" [./dut.cpp:18262]   --->   Operation 391 'load' 'in_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 512> <Depth = 128> <RAM>
ST_30 : Operation 392 [1/1] (0.00ns)   --->   "%data_split_V_addr156 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 392 'getelementptr' 'data_split_V_addr156' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 393 [1/1] (0.38ns)   --->   "%br_ln18266 = br void" [./dut.cpp:18266]   --->   Operation 393 'br' 'br_ln18266' <Predicate = true> <Delay = 0.38>

State 31 <SV = 5> <Delay = 1.66>
ST_31 : Operation 394 [1/1] (0.00ns)   --->   "%indvar_flatten153 = phi i6 0, void %.preheader, i6 %add_ln890_224, void %ifFalse146"   --->   Operation 394 'phi' 'indvar_flatten153' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 395 [1/1] (0.00ns)   --->   "%n_V = phi i2 0, void %.preheader, i2 %add_ln691_1170, void %ifFalse146"   --->   Operation 395 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 396 [1/1] (0.00ns)   --->   "%p_Val2_14 = phi i512 %in_data_V, void %.preheader, i512 %zext_ln1497, void %ifFalse146"   --->   Operation 396 'phi' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 397 [1/1] (0.70ns)   --->   "%add_ln890_224 = add i6 %indvar_flatten153, i6 1"   --->   Operation 397 'add' 'add_ln890_224' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 398 [1/1] (0.61ns)   --->   "%icmp_ln890_1229 = icmp_eq  i6 %indvar_flatten153, i6 32"   --->   Operation 398 'icmp' 'icmp_ln890_1229' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 399 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_1229, void %.split7, void"   --->   Operation 399 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 400 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_5_x1_loop_29_C_IO_L2_in_5_x1_loop_30_str"   --->   Operation 400 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_1229)> <Delay = 0.00>
ST_31 : Operation 401 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 401 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_1229)> <Delay = 0.00>
ST_31 : Operation 402 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 402 'icmp' 'icmp_ln878' <Predicate = (!icmp_ln890_1229)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 403 [1/1] (0.27ns)   --->   "%select_ln18266 = select i1 %icmp_ln878, i2 0, i2 %n_V" [./dut.cpp:18266]   --->   Operation 403 'select' 'select_ln18266' <Predicate = (!icmp_ln890_1229)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 404 [1/1] (0.57ns)   --->   "%select_ln18266_1 = select i1 %icmp_ln878, i512 %in_data_V, i512 %p_Val2_14" [./dut.cpp:18266]   --->   Operation 404 'select' 'select_ln18266_1' <Predicate = (!icmp_ln890_1229)> <Delay = 0.57> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %select_ln18266"   --->   Operation 405 'zext' 'zext_ln878' <Predicate = (!icmp_ln890_1229)> <Delay = 0.00>
ST_31 : Operation 406 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_295"   --->   Operation 406 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln890_1229)> <Delay = 0.00>
ST_31 : Operation 407 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1684"   --->   Operation 407 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln890_1229)> <Delay = 0.00>
ST_31 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i512 %select_ln18266_1"   --->   Operation 408 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln890_1229)> <Delay = 0.00>
ST_31 : Operation 409 [1/1] (0.00ns)   --->   "%data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:18274]   --->   Operation 409 'getelementptr' 'data_split_V_addr' <Predicate = (!icmp_ln890_1229)> <Delay = 0.00>
ST_31 : Operation 410 [1/1] (0.74ns)   --->   "%store_ln18274 = store i256 %trunc_ln674, i1 %data_split_V_addr" [./dut.cpp:18274]   --->   Operation 410 'store' 'store_ln18274' <Predicate = (!icmp_ln890_1229)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_31 : Operation 411 [1/1] (0.00ns)   --->   "%r_11 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %select_ln18266_1, i32 256, i32 511"   --->   Operation 411 'partselect' 'r_11' <Predicate = (!icmp_ln890_1229)> <Delay = 0.00>
ST_31 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i256 %r_11"   --->   Operation 412 'zext' 'zext_ln1497' <Predicate = (!icmp_ln890_1229)> <Delay = 0.00>
ST_31 : Operation 413 [1/1] (0.43ns)   --->   "%add_ln691_1170 = add i2 %select_ln18266, i2 1"   --->   Operation 413 'add' 'add_ln691_1170' <Predicate = (!icmp_ln890_1229)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 414 [1/1] (0.34ns)   --->   "%icmp_ln878_11 = icmp_eq  i2 %add_ln691_1170, i2 2"   --->   Operation 414 'icmp' 'icmp_ln878_11' <Predicate = (!icmp_ln890_1229)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 415 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_11, void %ifFalse146, void %ifTrue145"   --->   Operation 415 'br' 'br_ln878' <Predicate = (!icmp_ln890_1229)> <Delay = 0.00>
ST_31 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 416 'br' 'br_ln0' <Predicate = (!icmp_ln890_1229)> <Delay = 0.00>

State 32 <SV = 6> <Delay = 0.74>
ST_32 : Operation 417 [2/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr156" [./dut.cpp:18278]   --->   Operation 417 'load' 'data_split_V_load' <Predicate = (icmp_ln878_11)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>

State 33 <SV = 7> <Delay = 1.96>
ST_33 : Operation 418 [1/2] (0.74ns)   --->   "%data_split_V_load = load i1 %data_split_V_addr156" [./dut.cpp:18278]   --->   Operation 418 'load' 'data_split_V_load' <Predicate = (icmp_ln878_11)> <Delay = 0.74> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.74> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 2> <RAM>
ST_33 : Operation 419 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_5_x1126, i256 %data_split_V_load" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 419 'write' 'write_ln174' <Predicate = (icmp_ln878_11)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_33 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse146"   --->   Operation 420 'br' 'br_ln0' <Predicate = (icmp_ln878_11)> <Delay = 0.00>

State 34 <SV = 6> <Delay = 1.03>
ST_34 : Operation 421 [1/1] (0.70ns)   --->   "%add_ln691_1169 = add i4 %select_ln18262, i4 1"   --->   Operation 421 'add' 'add_ln691_1169' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 422 [1/1] (0.72ns)   --->   "%add_ln890 = add i10 %indvar_flatten162, i10 1"   --->   Operation 422 'add' 'add_ln890' <Predicate = (!or_ln18261)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 423 [1/1] (0.30ns)   --->   "%select_ln890_417 = select i1 %or_ln18261, i10 1, i10 %add_ln890"   --->   Operation 423 'select' 'select_ln890_417' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 424 [1/1] (0.73ns)   --->   "%add_ln890_223 = add i11 %indvar_flatten184, i11 1"   --->   Operation 424 'add' 'add_ln890_223' <Predicate = (!icmp_ln890_1226)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 425 [1/1] (0.30ns)   --->   "%select_ln890_418 = select i1 %icmp_ln890_1226, i11 1, i11 %add_ln890_223"   --->   Operation 425 'select' 'select_ln890_418' <Predicate = true> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 426 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten141') with incoming values : ('add_ln890_225') [19]  (0.387 ns)

 <State 2>: 1.48ns
The critical path consists of the following:
	'phi' operation ('c1.V') with incoming values : ('add_ln691_1173') [20]  (0 ns)
	'icmp' operation ('icmp_ln890317') [29]  (0.5 ns)
	'select' operation ('select_ln18092', ./dut.cpp:18092) [30]  (0.278 ns)
	'sub' operation ('add_i_i780_cast', ./dut.cpp:18092) [36]  (0.706 ns)

 <State 3>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18099) [41]  (0 ns)
	'icmp' operation ('icmp_ln18104', ./dut.cpp:18104) [51]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 4>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18099) [112]  (0.708 ns)

 <State 5>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1185') [65]  (0 ns)
	'add' operation ('add_ln691_1185') [66]  (0.707 ns)

 <State 6>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [72]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_6_x123' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [73]  (1.22 ns)

 <State 7>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1183') [93]  (0 ns)
	'add' operation ('add_ln691_1183') [94]  (0.707 ns)

 <State 8>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [104]  (1.22 ns)
	'store' operation ('store_ln18114', ./dut.cpp:18114) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_pong.V', ./dut.cpp:18083 [105]  (1.2 ns)

 <State 9>: 2.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten103') with incoming values : ('select_ln890_422') [285]  (0 ns)
	'icmp' operation ('icmp_ln890_1234') [296]  (0.617 ns)
	'xor' operation ('xor_ln18212', ./dut.cpp:18212) [297]  (0.122 ns)
	'and' operation ('and_ln18212_1', ./dut.cpp:18212) [301]  (0.122 ns)
	'or' operation ('or_ln18218', ./dut.cpp:18218) [303]  (0.122 ns)
	'select' operation ('select_ln18218', ./dut.cpp:18218) [304]  (0.293 ns)
	'add' operation ('add_ln691_1171') [310]  (0.706 ns)
	'select' operation ('select_ln18219_2', ./dut.cpp:18219) [322]  (0.351 ns)

 <State 10>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_ping_V_addr_10', ./dut.cpp:18146) [159]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:18146) on array 'local_C_ping.V', ./dut.cpp:18082 [161]  (1.2 ns)

 <State 11>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:18146) on array 'local_C_ping.V', ./dut.cpp:18082 [161]  (1.2 ns)

 <State 12>: 1.67ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1177') [166]  (0 ns)
	'icmp' operation ('icmp_ln878_15') [174]  (0.343 ns)
	'select' operation ('select_ln18150_1', ./dut.cpp:18150) [176]  (0.578 ns)
	'store' operation ('store_ln18158', ./dut.cpp:18158) of variable 'trunc_ln674_10' on array 'data_split.V', ./dut.cpp:18135 [182]  (0.746 ns)

 <State 13>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_10_load', ./dut.cpp:18162) on array 'data_split.V', ./dut.cpp:18135 [189]  (0.746 ns)

 <State 14>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_10_load', ./dut.cpp:18162) on array 'data_split.V', ./dut.cpp:18135 [189]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_5_x1126' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [190]  (1.22 ns)

 <State 15>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_229') [198]  (0.735 ns)
	'select' operation ('select_ln890_424') [199]  (0.301 ns)

 <State 16>: 0.741ns
The critical path consists of the following:
	'phi' operation ('c3') with incoming values : ('c3', ./dut.cpp:18172) [206]  (0 ns)
	'icmp' operation ('icmp_ln18177', ./dut.cpp:18177) [216]  (0.656 ns)
	blocking operation 0.0845 ns on control path)

 <State 17>: 0.708ns
The critical path consists of the following:
	'add' operation ('c3', ./dut.cpp:18172) [277]  (0.708 ns)

 <State 18>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1181') [230]  (0 ns)
	'add' operation ('add_ln691_1181') [231]  (0.707 ns)

 <State 19>: 2.43ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [237]  (1.22 ns)
	fifo write on port 'fifo_C_C_IO_L2_in_6_x123' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [238]  (1.22 ns)

 <State 20>: 0.707ns
The critical path consists of the following:
	'phi' operation ('c5.V') with incoming values : ('add_ln691_1179') [258]  (0 ns)
	'add' operation ('add_ln691_1179') [259]  (0.707 ns)

 <State 21>: 2.42ns
The critical path consists of the following:
	fifo read on port 'fifo_C_C_IO_L2_in_5_x122' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [269]  (1.22 ns)
	'store' operation ('store_ln18187', ./dut.cpp:18187) of variable 'tmp', /home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145 on array 'local_C_ping.V', ./dut.cpp:18082 [270]  (1.2 ns)

 <State 22>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_pong_V_addr_5', ./dut.cpp:18219) [324]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:18219) on array 'local_C_pong.V', ./dut.cpp:18083 [326]  (1.2 ns)

 <State 23>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:18219) on array 'local_C_pong.V', ./dut.cpp:18083 [326]  (1.2 ns)

 <State 24>: 1.67ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1175') [331]  (0 ns)
	'icmp' operation ('icmp_ln878_14') [339]  (0.343 ns)
	'select' operation ('select_ln18223_1', ./dut.cpp:18223) [341]  (0.578 ns)
	'store' operation ('store_ln18231', ./dut.cpp:18231) of variable 'trunc_ln674_9' on array 'data_split.V', ./dut.cpp:18208 [347]  (0.746 ns)

 <State 25>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_9_load', ./dut.cpp:18235) on array 'data_split.V', ./dut.cpp:18208 [354]  (0.746 ns)

 <State 26>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_9_load', ./dut.cpp:18235) on array 'data_split.V', ./dut.cpp:18208 [354]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_5_x1126' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [355]  (1.22 ns)

 <State 27>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_227') [363]  (0.735 ns)
	'select' operation ('select_ln890_422') [364]  (0.301 ns)

 <State 28>: 2.33ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten184') with incoming values : ('select_ln890_418') [377]  (0 ns)
	'icmp' operation ('icmp_ln890_1226') [388]  (0.617 ns)
	'xor' operation ('xor_ln18255', ./dut.cpp:18255) [389]  (0.122 ns)
	'and' operation ('and_ln18255_1', ./dut.cpp:18255) [393]  (0.122 ns)
	'or' operation ('or_ln18261', ./dut.cpp:18261) [395]  (0.122 ns)
	'select' operation ('select_ln18261', ./dut.cpp:18261) [396]  (0.293 ns)
	'add' operation ('add_ln691') [402]  (0.706 ns)
	'select' operation ('select_ln18262_2', ./dut.cpp:18262) [414]  (0.351 ns)

 <State 29>: 1.2ns
The critical path consists of the following:
	'getelementptr' operation ('local_C_ping_V_addr', ./dut.cpp:18262) [416]  (0 ns)
	'load' operation ('in_data.V', ./dut.cpp:18262) on array 'local_C_ping.V', ./dut.cpp:18082 [418]  (1.2 ns)

 <State 30>: 1.2ns
The critical path consists of the following:
	'load' operation ('in_data.V', ./dut.cpp:18262) on array 'local_C_ping.V', ./dut.cpp:18082 [418]  (1.2 ns)

 <State 31>: 1.67ns
The critical path consists of the following:
	'phi' operation ('n.V') with incoming values : ('add_ln691_1170') [423]  (0 ns)
	'icmp' operation ('icmp_ln878') [431]  (0.343 ns)
	'select' operation ('select_ln18266_1', ./dut.cpp:18266) [433]  (0.578 ns)
	'store' operation ('store_ln18274', ./dut.cpp:18274) of variable 'trunc_ln674' on array 'data_split.V', ./dut.cpp:18251 [439]  (0.746 ns)

 <State 32>: 0.746ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:18278) on array 'data_split.V', ./dut.cpp:18251 [446]  (0.746 ns)

 <State 33>: 1.96ns
The critical path consists of the following:
	'load' operation ('data_split_V_load', ./dut.cpp:18278) on array 'data_split.V', ./dut.cpp:18251 [446]  (0.746 ns)
	fifo write on port 'fifo_C_PE_0_5_x1126' (/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [447]  (1.22 ns)

 <State 34>: 1.04ns
The critical path consists of the following:
	'add' operation ('add_ln890_223') [455]  (0.735 ns)
	'select' operation ('select_ln890_418') [456]  (0.301 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
