I rewrote the Verilog code from:
https://github.com/mozerpol/NotesFromLearning/tree/master/learningVerilog/Tflip-flop
for learinig purposes. Output from ModelSim: <br/>
![9](https://user-images.githubusercontent.com/43972902/143491446-fc29e9e6-1375-4019-bde1-79cefc518b6a.png)
