#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1957588 on Wed Aug  9 16:32:10 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Sat Sep 23 21:08:00 2017
# Process ID: 4489
# Current directory: /home/xinheng/Desktop/Xilinx_Answer_65444_Linux_Files/driver
# Command line: vivado
# Log file: /home/xinheng/Desktop/Xilinx_Answer_65444_Linux_Files/driver/vivado.log
# Journal file: /home/xinheng/Desktop/Xilinx_Answer_65444_Linux_Files/driver/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/xinheng/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/xinheng/Desktop/face_net_0904'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_blk_mem_gen_0_1' generated file not found '/home/xinheng/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_0_0' generated file not found '/home/xinheng/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'design_1_axi_bram_ctrl_1_0' generated file not found '/home/xinheng/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 6169.273 ; gain = 196.590 ; free physical = 20371 ; free virtual = 47306
open_bd_design {/home/xinheng/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:ddr4:2.2 - ddr4_0
Adding cell -- xilinx.com:ip:xdma:3.1 - xdma_0
Adding cell -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ddr4_0_300M
Adding cell -- user.org:module_ref:HLS_IP_CONTROLLER:1.0 - HLS_IP_CONTROLLER_0
Adding cell -- xilinx.com:hls:facenet_stream:1.0 - facenet_stream_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - blk_mem_gen_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out1(clk) and /HLS_IP_CONTROLLER_0/ap_clk_sig(undef)
Excluding </axi_bram_ctrl_0/S_AXI/Mem0> from </facenet_stream_0/Data_m_axi_DDR_V>
Excluding </axi_bram_ctrl_1/S_AXI/Mem0> from </facenet_stream_0/Data_m_axi_DDR_V>
Excluding </axi_gpio_0/S_AXI/Reg> from </facenet_stream_0/Data_m_axi_DDR_V>
Successfully read diagram <design_1> from BD file </home/xinheng/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 6259.148 ; gain = 52.863 ; free physical = 20275 ; free virtual = 47237
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.2.1
  **** Build date : Aug  9 2017-16:39:25
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210308A1C873
set_property PROGRAM.FILE {/home/xinheng/project_1/project_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xcvu9p_0]
set_property PROBES.FILE {/home/xinheng/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xcvu9p_0]
set_property FULL_PROBES.FILE {/home/xinheng/project_1/project_1.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xcvu9p_0]
current_hw_device [get_hw_devices xcvu9p_0]
refresh_hw_device [lindex [get_hw_devices xcvu9p_0] 0]
INFO: [Labtools 27-2302] Device xcvu9p (JTAG device index = 0) is programmed with a design that has 1 MIG core(s).
exit
INFO: [Common 17-206] Exiting Vivado at Sat Sep 23 21:10:56 2017...
