### Load/Store Instructions

- ARM is a RISC architecture
  - which means a Load/Store architecture
  - does **not allow** computations directly from memory
  - requires load/store between registers and memory for ALU computations
- Load/Store instructions in ARM
  - LDR / STR : single load/store
  - LDM / STM : multiple load/store
  - SWP : data swap

#### Single Load / Store

- Instructions

  ![image-20191118151506838](C:\Users\user\AppData\Roaming\Typora\typora-user-images\image-20191118151506838.png)

  - 단위
    - Word : 32 bits
      - CPU가 한 클락에 처리할 수 있는 데이터의 단위
    - Byte : 8 bits
    - Halfword : 16 bits
      - Byte, Halfword는 많이 쓰이진 않음
  - Align 된 상태로 명령어가 작성되길 기대
    - 잘 안되면 Exception 발생 (Data abort 등)
  - Signed 명령은 왜 있을까?

- Conditional executions are possible

  - ex) LDR**EQ**

##### LDR Instruction

- Format
  - `LDR {cond} {size} dest, <address>`
    - `dest` is the destination register
    - `<address>` is the target address with `BASE:OFFSET` format
    - Reads at the amount of `size` from the memory with `address`
- Usages
  - `LDR R1, [R2, R4]`
    - Loads from the address `[R2+R4]` to Register `R1`
    - `R2 = BASE`, `R4 = OFFSET`
  - `LDREQB R1, [R6, #5]`
    - Loads a **byte data** from the address `[R6+5]` to register `R1` only when the previous ALU computation sets **Z bit** of condition flags

##### STR Instruction

- Format
  - `STR {cond} {size} src, <address>`
    - `src` is the source register
    - `<address>` is the target address with `BASE:OFFSET` format
    - Stores the amount of `size` from Register `src` to the memory with `address`
- Usages
  - `STR R1, [R2, R4]`
    - Stores from Register R1 to the address `[R2+R4]`
  - `STREQB R1, [R6, #5]`
    - Stores a byte data from Register R1 to the address `[R6+5]` only when the previous ALU computation sets Z bit of condition Flags

##### Addressing Modes in Load / Store

- Pre-Indexed

  <img src="C:\Users\user\AppData\Roaming\Typora\typora-user-images\image-20191118160909331.png" alt="image-20191118160909331" style="zoom:80%;" />

  - The target address is **calculated first before actual accessing the address**
    - The value of base register is not changed after data access if auto-update is not set
  - 먼저 계산해서 source address를 만들어냄
    - `[Rn, Offset]{!}`
    - `!` means **auto-update** 
  - `LDR R0 [R1, R4]{!}`
    - `R1`이 0x10, `R4`가 0x04일 때
    - `R1`은 0x14가 되고, `R4`는 그대로

~~~assembly
; template code: store 0x11, 0x22, 0x33, 0x44 to mem[0x1000 ~0x100c]
mov		R11, #0x1000  ; base addr
mov		R12, #0x11
str		R12, [R11, #0x0]
mov		R12, #0x22
str		R12, [R11, #0x4]
mov		R12, #0x33
str		R12, [R11, #0x8]
mov		R12, #0x44
str		R12, [R11, #0xC]
~~~

~~~assembly
;LDR		preindexed:
;use		r4 as a base register
;use		immediate offset
;destination	registers: r0 to r3

mov		R4, #0x1000 ; base
ldr		R0, [R4, #0x0]
ldr		R1, [R4, #0x4]
ldr		R2, [R4, #0x8]
ldr		R3, [R4, #0xC]
~~~

~~~assembly
;LDR		preindexed with auto update:
;use		r4 as a base register and r5 as an offset register
;use		auto update mode only
;destination	registers: r0 to r3

mov		R4, #0x1000 ; base
mov		R5, #0x4 ; offset
sub		R4, R4, R5 ; 이 명령이 없으면 0x1004로 시작해버린다
ldr		R0, [R4, R5]!
ldr		R1, [R4, R5]!
ldr		R2, [R4, R5]!
ldr		R3, [R4, R5]!
~~~

- Post-indexed
  - The target address is calculated / modified after the data access for load/store has been performed
  - 일단 Access를 하고(명령을 하고), 주소를 바꾼다
    - `[Rn], Offset`

~~~assembly
;LDR		post indexed:
;use		r4 as a base register and r5 as an offset register
;use		post indexed mode only
;destination	registers: r0 to r3

mov		R4, #0x1000 ; base
mov		R5, #0x4 ; offset
ldr		R0, [R4], R5
ldr		R1, [R4], R5
ldr		R2, [R4], R5
ldr		R3, [R4], R5
~~~

##### PC-relative Addressing Mode

- LABEL-based addressing

  - If LABEL is used in assembly code, that is transformed to [PC+LABEL] in machine code

    ![image-20191118161018762](C:\Users\user\AppData\Roaming\Typora\typora-user-images\image-20191118161018762.png)

    - 용도 : 해당 Constant Number를 쓰고싶다(MOV로 해결 안되는 절대 주소 등)
    - 없는 명령이지만, 어셈블러가 어셈블링을 할 때 잘 번역해서 이해함
    - LDR로부터 해당 명령이 얼마나 떨어졌는지 확인하고, 그만큼 이동시킴(어셈블러가 계산)

- Literal pool (Data) addressing

  ![image-20191118161515305](C:\Users\user\AppData\Roaming\Typora\typora-user-images\image-20191118161515305.png)

  - If an address value is used as assignment form in assembly code, that is transformed to [PC+LABEL] with the address value is stored in data area at LABEL
    - 그냥 value만 쓰면 알아서 LABEL 형식으로도 만들어줌(어셈블러가)

