// Seed: 3954827073
module module_0;
  wire id_2, id_3;
  wire id_4;
  assign id_3 = id_3;
  assign id_1 = ~1'b0;
  assign id_3 = id_2;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wire id_2,
    input supply0 id_3,
    output wand id_4,
    input wand id_5,
    input supply1 id_6,
    output tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    input wor id_13,
    output tri0 id_14
    , id_18,
    output uwire id_15,
    output supply1 id_16
);
  wire id_19, id_20, id_21;
  module_0();
endmodule
