{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606350303354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606350303354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 25 18:25:03 2020 " "Processing started: Wed Nov 25 18:25:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606350303354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1606350303354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CircuitoCompleto -c CircuitoCompleto --generate_symbol=\"C:/Users/Adalberto González L/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd\" " "Command: quartus_map --read_settings_files=on --write_settings_files=off CircuitoCompleto -c CircuitoCompleto --generate_symbol=\"C:/Users/Adalberto González L/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd\"" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1606350303354 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"B_address\";  expecting \"end\", or \"begin\", or a declaration statement constant_in.vhd(12) " "VHDL syntax error at constant_in.vhd(12) near text \"B_address\";  expecting \"end\", or \"begin\", or a declaration statement" {  } { { "constant_in.vhd" "" { Text "C:/Users/Adalberto González L/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd" 12 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1606350306437 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\"; mismatched closing parenthesis  constant_in.vhd(13) " "VHDL syntax error at constant_in.vhd(13) near text \")\"; mismatched closing parenthesis " {  } { { "constant_in.vhd" "" { Text "C:/Users/Adalberto González L/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd" 13 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1606350306438 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "constant_in constant_in.vhd(8) " "Ignored construct constant_in at constant_in.vhd(8) due to previous errors" {  } { { "constant_in.vhd" "" { Text "C:/Users/Adalberto González L/Proyecto-Final-Circuitos/CircuitoCompleto/constant_in.vhd" 8 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1606350306438 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create Symbol File 3 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4738 " "Peak virtual memory: 4738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606350306515 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 25 18:25:06 2020 " "Processing ended: Wed Nov 25 18:25:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606350306515 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606350306515 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606350306515 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1606350306515 ""}
