{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1639245477331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1639245477331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 12 01:57:57 2021 " "Processing started: Sun Dec 12 01:57:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1639245477331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1639245477331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cam_proj -c cam_proj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1639245477331 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_85c_slow.vo E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_85c_slow.vo in folder \"E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639245478899 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_0c_slow.vo E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_0c_slow.vo in folder \"E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639245479607 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_min_1200mv_0c_fast.vo E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_min_1200mv_0c_fast.vo in folder \"E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639245480329 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj.vo E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj.vo in folder \"E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639245481022 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_85c_v_slow.sdo E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_85c_v_slow.sdo in folder \"E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639245481593 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_6_1200mv_0c_v_slow.sdo E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_6_1200mv_0c_v_slow.sdo in folder \"E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639245482196 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_min_1200mv_0c_v_fast.sdo E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_min_1200mv_0c_v_fast.sdo in folder \"E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639245482766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cam_proj_v.sdo E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/ simulation " "Generated file cam_proj_v.sdo in folder \"E:/FILE/GitHub/FPGAandCNN/verilog/imp/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1639245483339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1639245483461 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 12 01:58:03 2021 " "Processing ended: Sun Dec 12 01:58:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1639245483461 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1639245483461 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1639245483461 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1639245483461 ""}
