#Timing report of worst 4 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: mb[1].inpad[0] (.input clocked by clk)
Endpoint  : qm[1].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
mb[1].inpad[0] (.input)                                          0.000     0.000
$abc$138$new_n31_.in[0] (.names)                                23.440    23.440
$abc$138$new_n31_.out[0] (.names)                                0.920    24.360
$abc$138$new_n33_.in[0] (.names)                                23.440    47.800
$abc$138$new_n33_.out[0] (.names)                                1.210    49.010
n34.in[1] (.names)                                              23.440    72.450
n34.out[0] (.names)                                              0.920    73.370
qm[1].D[0] (.latch)                                             23.440    96.810
data arrival time                                                         96.810

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
qm[1].clk[0] (.latch)                                           23.440    23.440
clock uncertainty                                                0.000    23.440
cell setup time                                                 -0.390    23.050
data required time                                                        23.050
--------------------------------------------------------------------------------
data required time                                                        23.050
data arrival time                                                        -96.810
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -73.760


#Path 2
Startpoint: mb[0].inpad[0] (.input clocked by clk)
Endpoint  : qm[0].D[0] (.latch clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
mb[0].inpad[0] (.input)                                          0.000     0.000
$abc$138$new_n28_.in[0] (.names)                                23.440    23.440
$abc$138$new_n28_.out[0] (.names)                                1.210    24.650
n30.in[2] (.names)                                              23.440    48.090
n30.out[0] (.names)                                              1.210    49.300
qm[0].D[0] (.latch)                                             23.440    72.740
data arrival time                                                         72.740

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
qm[0].clk[0] (.latch)                                           23.440    23.440
clock uncertainty                                                0.000    23.440
cell setup time                                                 -0.390    23.050
data required time                                                        23.050
--------------------------------------------------------------------------------
data required time                                                        23.050
data arrival time                                                        -72.740
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.690


#Path 3
Startpoint: qm[0].Q[0] (.latch clocked by clk)
Endpoint  : out:qm[0].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
qm[0].clk[0] (.latch)                                           23.440    23.440
qm[0].Q[0] (.latch) [clock-to-output]                            0.430    23.870
out:qm[0].outpad[0] (.output)                                   23.440    47.310
data arrival time                                                         47.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -47.310
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -47.310


#Path 4
Startpoint: qm[1].Q[0] (.latch clocked by clk)
Endpoint  : out:qm[1].outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clk.inpad[0] (.input)                                            0.000     0.000
qm[1].clk[0] (.latch)                                           23.440    23.440
qm[1].Q[0] (.latch) [clock-to-output]                            0.430    23.870
out:qm[1].outpad[0] (.output)                                   23.440    47.310
data arrival time                                                         47.310

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -47.310
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -47.310


#End of timing report
