// Seed: 2402657174
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  type_4(
      1, 1, id_1
  );
  logic id_2;
  logic id_3 = 1'b0;
  assign id_1 = id_2;
endmodule
