-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--K1_oSEG7_DIG[0] is CMD_Decode:u5|oSEG7_DIG[0] at LCFF_X5_Y11_N27
K1_oSEG7_DIG[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[8],  ,  , VCC);


--K1_oSEG7_DIG[1] is CMD_Decode:u5|oSEG7_DIG[1] at LCFF_X5_Y11_N13
K1_oSEG7_DIG[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[9],  ,  , VCC);


--K1_oSEG7_DIG[2] is CMD_Decode:u5|oSEG7_DIG[2] at LCFF_X5_Y11_N29
K1_oSEG7_DIG[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[10],  ,  , VCC);


--K1_oSEG7_DIG[3] is CMD_Decode:u5|oSEG7_DIG[3] at LCFF_X5_Y11_N7
K1_oSEG7_DIG[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[11],  ,  , VCC);


--T1L1 is SEG7_LUT_4:u0|SEG7_LUT:u0|oSEG[0]~70 at LCCOMB_X5_Y11_N26
T1L1 = K1_oSEG7_DIG[2] & !K1_oSEG7_DIG[1] & (K1_oSEG7_DIG[0] $ !K1_oSEG7_DIG[3]) # !K1_oSEG7_DIG[2] & K1_oSEG7_DIG[0] & (K1_oSEG7_DIG[1] $ !K1_oSEG7_DIG[3]);


--T1L2 is SEG7_LUT_4:u0|SEG7_LUT:u0|oSEG[1]~71 at LCCOMB_X5_Y11_N8
T1L2 = K1_oSEG7_DIG[1] & (K1_oSEG7_DIG[0] & K1_oSEG7_DIG[3] # !K1_oSEG7_DIG[0] & (K1_oSEG7_DIG[2])) # !K1_oSEG7_DIG[1] & K1_oSEG7_DIG[2] & (K1_oSEG7_DIG[0] $ K1_oSEG7_DIG[3]);


--T1L3 is SEG7_LUT_4:u0|SEG7_LUT:u0|oSEG[2]~72 at LCCOMB_X5_Y11_N4
T1L3 = K1_oSEG7_DIG[3] & K1_oSEG7_DIG[2] & (K1_oSEG7_DIG[1] # !K1_oSEG7_DIG[0]) # !K1_oSEG7_DIG[3] & K1_oSEG7_DIG[1] & !K1_oSEG7_DIG[0] & !K1_oSEG7_DIG[2];


--T1L4 is SEG7_LUT_4:u0|SEG7_LUT:u0|oSEG[3]~73 at LCCOMB_X5_Y11_N20
T1L4 = K1_oSEG7_DIG[0] & (K1_oSEG7_DIG[1] $ (!K1_oSEG7_DIG[2])) # !K1_oSEG7_DIG[0] & (K1_oSEG7_DIG[1] & K1_oSEG7_DIG[3] & !K1_oSEG7_DIG[2] # !K1_oSEG7_DIG[1] & !K1_oSEG7_DIG[3] & K1_oSEG7_DIG[2]);


--T1L5 is SEG7_LUT_4:u0|SEG7_LUT:u0|oSEG[4]~74 at LCCOMB_X5_Y11_N12
T1L5 = K1_oSEG7_DIG[1] & !K1_oSEG7_DIG[3] & (K1_oSEG7_DIG[0]) # !K1_oSEG7_DIG[1] & (K1_oSEG7_DIG[2] & !K1_oSEG7_DIG[3] # !K1_oSEG7_DIG[2] & (K1_oSEG7_DIG[0]));


--T1L6 is SEG7_LUT_4:u0|SEG7_LUT:u0|oSEG[5]~75 at LCCOMB_X5_Y11_N28
T1L6 = K1_oSEG7_DIG[1] & !K1_oSEG7_DIG[3] & (K1_oSEG7_DIG[0] # !K1_oSEG7_DIG[2]) # !K1_oSEG7_DIG[1] & K1_oSEG7_DIG[0] & (K1_oSEG7_DIG[2] $ !K1_oSEG7_DIG[3]);


--T1L7 is SEG7_LUT_4:u0|SEG7_LUT:u0|oSEG[6]~76 at LCCOMB_X5_Y11_N6
T1L7 = K1_oSEG7_DIG[0] & (K1_oSEG7_DIG[3] # K1_oSEG7_DIG[1] $ K1_oSEG7_DIG[2]) # !K1_oSEG7_DIG[0] & (K1_oSEG7_DIG[1] # K1_oSEG7_DIG[2] $ K1_oSEG7_DIG[3]);


--K1_oSEG7_DIG[4] is CMD_Decode:u5|oSEG7_DIG[4] at LCFF_X5_Y11_N23
K1_oSEG7_DIG[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[12],  ,  , VCC);


--K1_oSEG7_DIG[5] is CMD_Decode:u5|oSEG7_DIG[5] at LCFF_X5_Y11_N25
K1_oSEG7_DIG[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[13],  ,  , VCC);


--K1_oSEG7_DIG[6] is CMD_Decode:u5|oSEG7_DIG[6] at LCFF_X5_Y11_N11
K1_oSEG7_DIG[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[14],  ,  , VCC);


--K1_oSEG7_DIG[7] is CMD_Decode:u5|oSEG7_DIG[7] at LCFF_X5_Y11_N3
K1_oSEG7_DIG[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[15],  ,  , VCC);


--T2L1 is SEG7_LUT_4:u0|SEG7_LUT:u1|oSEG[0]~70 at LCCOMB_X5_Y11_N14
T2L1 = K1_oSEG7_DIG[6] & !K1_oSEG7_DIG[5] & (K1_oSEG7_DIG[7] $ !K1_oSEG7_DIG[4]) # !K1_oSEG7_DIG[6] & K1_oSEG7_DIG[4] & (K1_oSEG7_DIG[7] $ !K1_oSEG7_DIG[5]);


--T2L2 is SEG7_LUT_4:u0|SEG7_LUT:u1|oSEG[1]~71 at LCCOMB_X5_Y11_N30
T2L2 = K1_oSEG7_DIG[7] & (K1_oSEG7_DIG[4] & (K1_oSEG7_DIG[5]) # !K1_oSEG7_DIG[4] & K1_oSEG7_DIG[6]) # !K1_oSEG7_DIG[7] & K1_oSEG7_DIG[6] & (K1_oSEG7_DIG[5] $ K1_oSEG7_DIG[4]);


--T2L3 is SEG7_LUT_4:u0|SEG7_LUT:u1|oSEG[2]~72 at LCCOMB_X5_Y11_N18
T2L3 = K1_oSEG7_DIG[6] & K1_oSEG7_DIG[7] & (K1_oSEG7_DIG[5] # !K1_oSEG7_DIG[4]) # !K1_oSEG7_DIG[6] & !K1_oSEG7_DIG[7] & K1_oSEG7_DIG[5] & !K1_oSEG7_DIG[4];


--T2L4 is SEG7_LUT_4:u0|SEG7_LUT:u1|oSEG[3]~73 at LCCOMB_X5_Y11_N22
T2L4 = K1_oSEG7_DIG[4] & (K1_oSEG7_DIG[5] $ (!K1_oSEG7_DIG[6])) # !K1_oSEG7_DIG[4] & (K1_oSEG7_DIG[5] & K1_oSEG7_DIG[7] & !K1_oSEG7_DIG[6] # !K1_oSEG7_DIG[5] & !K1_oSEG7_DIG[7] & K1_oSEG7_DIG[6]);


--T2L5 is SEG7_LUT_4:u0|SEG7_LUT:u1|oSEG[4]~74 at LCCOMB_X5_Y11_N24
T2L5 = K1_oSEG7_DIG[5] & (!K1_oSEG7_DIG[7] & K1_oSEG7_DIG[4]) # !K1_oSEG7_DIG[5] & (K1_oSEG7_DIG[6] & !K1_oSEG7_DIG[7] # !K1_oSEG7_DIG[6] & (K1_oSEG7_DIG[4]));


--T2L6 is SEG7_LUT_4:u0|SEG7_LUT:u1|oSEG[5]~75 at LCCOMB_X5_Y11_N10
T2L6 = K1_oSEG7_DIG[5] & !K1_oSEG7_DIG[7] & (K1_oSEG7_DIG[4] # !K1_oSEG7_DIG[6]) # !K1_oSEG7_DIG[5] & K1_oSEG7_DIG[4] & (K1_oSEG7_DIG[6] $ !K1_oSEG7_DIG[7]);


--T2L7 is SEG7_LUT_4:u0|SEG7_LUT:u1|oSEG[6]~76 at LCCOMB_X5_Y11_N2
T2L7 = K1_oSEG7_DIG[4] & (K1_oSEG7_DIG[7] # K1_oSEG7_DIG[5] $ K1_oSEG7_DIG[6]) # !K1_oSEG7_DIG[4] & (K1_oSEG7_DIG[5] # K1_oSEG7_DIG[7] $ K1_oSEG7_DIG[6]);


--K1_oSEG7_DIG[8] is CMD_Decode:u5|oSEG7_DIG[8] at LCFF_X6_Y9_N7
K1_oSEG7_DIG[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[16],  ,  , VCC);


--K1_oSEG7_DIG[9] is CMD_Decode:u5|oSEG7_DIG[9] at LCFF_X6_Y9_N21
K1_oSEG7_DIG[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[17],  ,  , VCC);


--K1_oSEG7_DIG[10] is CMD_Decode:u5|oSEG7_DIG[10] at LCFF_X6_Y9_N23
K1_oSEG7_DIG[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[18],  ,  , VCC);


--K1_oSEG7_DIG[11] is CMD_Decode:u5|oSEG7_DIG[11] at LCFF_X6_Y9_N27
K1_oSEG7_DIG[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[19],  ,  , VCC);


--T3L1 is SEG7_LUT_4:u0|SEG7_LUT:u2|oSEG[0]~70 at LCCOMB_X6_Y9_N0
T3L1 = K1_oSEG7_DIG[10] & !K1_oSEG7_DIG[9] & (K1_oSEG7_DIG[8] $ !K1_oSEG7_DIG[11]) # !K1_oSEG7_DIG[10] & K1_oSEG7_DIG[8] & (K1_oSEG7_DIG[9] $ !K1_oSEG7_DIG[11]);


--T3L2 is SEG7_LUT_4:u0|SEG7_LUT:u2|oSEG[1]~71 at LCCOMB_X6_Y9_N8
T3L2 = K1_oSEG7_DIG[9] & (K1_oSEG7_DIG[8] & (K1_oSEG7_DIG[11]) # !K1_oSEG7_DIG[8] & K1_oSEG7_DIG[10]) # !K1_oSEG7_DIG[9] & K1_oSEG7_DIG[10] & (K1_oSEG7_DIG[8] $ K1_oSEG7_DIG[11]);


--T3L3 is SEG7_LUT_4:u0|SEG7_LUT:u2|oSEG[2]~72 at LCCOMB_X6_Y9_N10
T3L3 = K1_oSEG7_DIG[10] & K1_oSEG7_DIG[11] & (K1_oSEG7_DIG[9] # !K1_oSEG7_DIG[8]) # !K1_oSEG7_DIG[10] & !K1_oSEG7_DIG[8] & K1_oSEG7_DIG[9] & !K1_oSEG7_DIG[11];


--T3L4 is SEG7_LUT_4:u0|SEG7_LUT:u2|oSEG[3]~73 at LCCOMB_X6_Y9_N6
T3L4 = K1_oSEG7_DIG[8] & (K1_oSEG7_DIG[9] $ (!K1_oSEG7_DIG[10])) # !K1_oSEG7_DIG[8] & (K1_oSEG7_DIG[9] & K1_oSEG7_DIG[11] & !K1_oSEG7_DIG[10] # !K1_oSEG7_DIG[9] & !K1_oSEG7_DIG[11] & K1_oSEG7_DIG[10]);


--T3L5 is SEG7_LUT_4:u0|SEG7_LUT:u2|oSEG[4]~74 at LCCOMB_X6_Y9_N20
T3L5 = K1_oSEG7_DIG[9] & K1_oSEG7_DIG[8] & !K1_oSEG7_DIG[11] # !K1_oSEG7_DIG[9] & (K1_oSEG7_DIG[10] & (!K1_oSEG7_DIG[11]) # !K1_oSEG7_DIG[10] & K1_oSEG7_DIG[8]);


--T3L6 is SEG7_LUT_4:u0|SEG7_LUT:u2|oSEG[5]~75 at LCCOMB_X6_Y9_N22
T3L6 = K1_oSEG7_DIG[9] & !K1_oSEG7_DIG[11] & (K1_oSEG7_DIG[8] # !K1_oSEG7_DIG[10]) # !K1_oSEG7_DIG[9] & K1_oSEG7_DIG[8] & (K1_oSEG7_DIG[11] $ !K1_oSEG7_DIG[10]);


--T3L7 is SEG7_LUT_4:u0|SEG7_LUT:u2|oSEG[6]~76 at LCCOMB_X6_Y9_N26
T3L7 = K1_oSEG7_DIG[8] & (K1_oSEG7_DIG[11] # K1_oSEG7_DIG[9] $ K1_oSEG7_DIG[10]) # !K1_oSEG7_DIG[8] & (K1_oSEG7_DIG[9] # K1_oSEG7_DIG[10] $ K1_oSEG7_DIG[11]);


--K1_oSEG7_DIG[12] is CMD_Decode:u5|oSEG7_DIG[12] at LCFF_X6_Y9_N5
K1_oSEG7_DIG[12] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[20],  ,  , VCC);


--K1_oSEG7_DIG[13] is CMD_Decode:u5|oSEG7_DIG[13] at LCFF_X6_Y9_N13
K1_oSEG7_DIG[13] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[21],  ,  , VCC);


--K1_oSEG7_DIG[14] is CMD_Decode:u5|oSEG7_DIG[14] at LCFF_X6_Y9_N29
K1_oSEG7_DIG[14] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[22],  ,  , VCC);


--K1_oSEG7_DIG[15] is CMD_Decode:u5|oSEG7_DIG[15] at LCFF_X6_Y9_N25
K1_oSEG7_DIG[15] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L509, K1_CMD_Tmp[23],  ,  , VCC);


--T4L1 is SEG7_LUT_4:u0|SEG7_LUT:u3|oSEG[0]~70 at LCCOMB_X6_Y9_N2
T4L1 = K1_oSEG7_DIG[14] & !K1_oSEG7_DIG[13] & (K1_oSEG7_DIG[15] $ !K1_oSEG7_DIG[12]) # !K1_oSEG7_DIG[14] & K1_oSEG7_DIG[12] & (K1_oSEG7_DIG[13] $ !K1_oSEG7_DIG[15]);


--T4L2 is SEG7_LUT_4:u0|SEG7_LUT:u3|oSEG[1]~71 at LCCOMB_X6_Y9_N14
T4L2 = K1_oSEG7_DIG[13] & (K1_oSEG7_DIG[12] & (K1_oSEG7_DIG[15]) # !K1_oSEG7_DIG[12] & K1_oSEG7_DIG[14]) # !K1_oSEG7_DIG[13] & K1_oSEG7_DIG[14] & (K1_oSEG7_DIG[15] $ K1_oSEG7_DIG[12]);


--T4L3 is SEG7_LUT_4:u0|SEG7_LUT:u3|oSEG[2]~72 at LCCOMB_X6_Y9_N30
T4L3 = K1_oSEG7_DIG[14] & K1_oSEG7_DIG[15] & (K1_oSEG7_DIG[13] # !K1_oSEG7_DIG[12]) # !K1_oSEG7_DIG[14] & K1_oSEG7_DIG[13] & !K1_oSEG7_DIG[15] & !K1_oSEG7_DIG[12];


--T4L4 is SEG7_LUT_4:u0|SEG7_LUT:u3|oSEG[3]~73 at LCCOMB_X6_Y9_N4
T4L4 = K1_oSEG7_DIG[12] & (K1_oSEG7_DIG[14] $ !K1_oSEG7_DIG[13]) # !K1_oSEG7_DIG[12] & (K1_oSEG7_DIG[15] & !K1_oSEG7_DIG[14] & K1_oSEG7_DIG[13] # !K1_oSEG7_DIG[15] & K1_oSEG7_DIG[14] & !K1_oSEG7_DIG[13]);


--T4L5 is SEG7_LUT_4:u0|SEG7_LUT:u3|oSEG[4]~74 at LCCOMB_X6_Y9_N12
T4L5 = K1_oSEG7_DIG[13] & !K1_oSEG7_DIG[15] & (K1_oSEG7_DIG[12]) # !K1_oSEG7_DIG[13] & (K1_oSEG7_DIG[14] & !K1_oSEG7_DIG[15] # !K1_oSEG7_DIG[14] & (K1_oSEG7_DIG[12]));


--T4L6 is SEG7_LUT_4:u0|SEG7_LUT:u3|oSEG[5]~75 at LCCOMB_X6_Y9_N28
T4L6 = K1_oSEG7_DIG[12] & (K1_oSEG7_DIG[15] $ (K1_oSEG7_DIG[13] # !K1_oSEG7_DIG[14])) # !K1_oSEG7_DIG[12] & !K1_oSEG7_DIG[15] & !K1_oSEG7_DIG[14] & K1_oSEG7_DIG[13];


--T4L7 is SEG7_LUT_4:u0|SEG7_LUT:u3|oSEG[6]~76 at LCCOMB_X6_Y9_N24
T4L7 = K1_oSEG7_DIG[12] & (K1_oSEG7_DIG[15] # K1_oSEG7_DIG[13] $ K1_oSEG7_DIG[14]) # !K1_oSEG7_DIG[12] & (K1_oSEG7_DIG[13] # K1_oSEG7_DIG[14] $ K1_oSEG7_DIG[15]);


--K1_oLED_GREEN[0] is CMD_Decode:u5|oLED_GREEN[0] at LCFF_X21_Y7_N21
K1_oLED_GREEN[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L376, K1_CMD_Tmp[8],  ,  , VCC);


--K1_oLED_GREEN[1] is CMD_Decode:u5|oLED_GREEN[1] at LCFF_X21_Y7_N1
K1_oLED_GREEN[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L376, K1_CMD_Tmp[9],  ,  , VCC);


--K1_oLED_GREEN[2] is CMD_Decode:u5|oLED_GREEN[2] at LCFF_X21_Y7_N13
K1_oLED_GREEN[2] = DFFEAS(K1L379, GLOBAL(A1L14), KEY[0],  , K1L376,  ,  ,  ,  );


--K1_oLED_GREEN[3] is CMD_Decode:u5|oLED_GREEN[3] at LCFF_X21_Y7_N17
K1_oLED_GREEN[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L376, K1_CMD_Tmp[11],  ,  , VCC);


--K1_oLED_GREEN[4] is CMD_Decode:u5|oLED_GREEN[4] at LCFF_X21_Y7_N5
K1_oLED_GREEN[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L376, K1_CMD_Tmp[12],  ,  , VCC);


--K1_oLED_GREEN[5] is CMD_Decode:u5|oLED_GREEN[5] at LCFF_X21_Y7_N3
K1_oLED_GREEN[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L376, K1_CMD_Tmp[13],  ,  , VCC);


--K1_oLED_GREEN[6] is CMD_Decode:u5|oLED_GREEN[6] at LCFF_X21_Y7_N29
K1_oLED_GREEN[6] = DFFEAS(K1L384, GLOBAL(A1L14), KEY[0],  , K1L376,  ,  ,  ,  );


--K1_oLED_GREEN[7] is CMD_Decode:u5|oLED_GREEN[7] at LCFF_X16_Y7_N17
K1_oLED_GREEN[7] = DFFEAS(K1L386, GLOBAL(A1L14), KEY[0],  , K1L376,  ,  ,  ,  );


--K1_oLED_RED[0] is CMD_Decode:u5|oLED_RED[0] at LCFF_X21_Y7_N31
K1_oLED_RED[0] = DFFEAS(K1L389, GLOBAL(A1L14), KEY[0],  , K1L376,  ,  ,  ,  );


--K1_oLED_RED[1] is CMD_Decode:u5|oLED_RED[1] at LCFF_X21_Y7_N7
K1_oLED_RED[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L376, K1_CMD_Tmp[25],  ,  , VCC);


--K1_oLED_RED[2] is CMD_Decode:u5|oLED_RED[2] at LCFF_X21_Y7_N27
K1_oLED_RED[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L376, K1_CMD_Tmp[26],  ,  , VCC);


--K1_oLED_RED[3] is CMD_Decode:u5|oLED_RED[3] at LCFF_X21_Y7_N11
K1_oLED_RED[3] = DFFEAS(K1L393, GLOBAL(A1L14), KEY[0],  , K1L376,  ,  ,  ,  );


--K1_oLED_RED[4] is CMD_Decode:u5|oLED_RED[4] at LCFF_X21_Y7_N15
K1_oLED_RED[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L376, K1_CMD_Tmp[28],  ,  , VCC);


--K1_oLED_RED[5] is CMD_Decode:u5|oLED_RED[5] at LCFF_X16_Y7_N29
K1_oLED_RED[5] = DFFEAS(K1L396, GLOBAL(A1L14), KEY[0],  , K1L376,  ,  ,  ,  );


--K1_oLED_RED[6] is CMD_Decode:u5|oLED_RED[6] at LCFF_X21_Y7_N25
K1_oLED_RED[6] = DFFEAS(K1L398, GLOBAL(A1L14), KEY[0],  , K1L376,  ,  ,  ,  );


--K1_oLED_RED[7] is CMD_Decode:u5|oLED_RED[7] at LCFF_X16_Y7_N5
K1_oLED_RED[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L376, K1_CMD_Tmp[31],  ,  , VCC);


--K1_oLED_RED[8] is CMD_Decode:u5|oLED_RED[8] at LCFF_X21_Y7_N23
K1_oLED_RED[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L376, K1_CMD_Tmp[32],  ,  , VCC);


--K1_oLED_RED[9] is CMD_Decode:u5|oLED_RED[9] at LCFF_X21_Y7_N19
K1_oLED_RED[9] = DFFEAS(K1L402, GLOBAL(A1L14), KEY[0],  , K1L376,  ,  ,  ,  );


--Z1_SA[0] is Multi_Sdram:u3|Sdram_Controller:u1|SA[0] at LCFF_X14_Y6_N25
Z1_SA[0] = DFFEAS(Z1L81, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_SA[1] is Multi_Sdram:u3|Sdram_Controller:u1|SA[1] at LCFF_X14_Y6_N5
Z1_SA[1] = DFFEAS(Z1L82, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_SA[2] is Multi_Sdram:u3|Sdram_Controller:u1|SA[2] at LCFF_X14_Y6_N9
Z1_SA[2] = DFFEAS(Z1L83, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_SA[3] is Multi_Sdram:u3|Sdram_Controller:u1|SA[3] at LCFF_X14_Y7_N25
Z1_SA[3] = DFFEAS(Z1L84, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_SA[4] is Multi_Sdram:u3|Sdram_Controller:u1|SA[4] at LCFF_X11_Y7_N3
Z1_SA[4] = DFFEAS(Z1L85, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_SA[5] is Multi_Sdram:u3|Sdram_Controller:u1|SA[5] at LCFF_X11_Y7_N5
Z1_SA[5] = DFFEAS(Z1L86, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_SA[6] is Multi_Sdram:u3|Sdram_Controller:u1|SA[6] at LCFF_X14_Y7_N17
Z1_SA[6] = DFFEAS(Z1L87, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_SA[7] is Multi_Sdram:u3|Sdram_Controller:u1|SA[7] at LCFF_X14_Y6_N21
Z1_SA[7] = DFFEAS(Z1L88, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_SA[8] is Multi_Sdram:u3|Sdram_Controller:u1|SA[8] at LCFF_X10_Y7_N9
Z1_SA[8] = DFFEAS(Z1L89, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_SA[9] is Multi_Sdram:u3|Sdram_Controller:u1|SA[9] at LCFF_X10_Y7_N21
Z1_SA[9] = DFFEAS(Z1L90, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_SA[10] is Multi_Sdram:u3|Sdram_Controller:u1|SA[10] at LCFF_X10_Y7_N17
Z1_SA[10] = DFFEAS(Z1L91, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_SA[11] is Multi_Sdram:u3|Sdram_Controller:u1|SA[11] at LCFF_X10_Y7_N5
Z1_SA[11] = DFFEAS(Z1L92, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_DQM[1] is Multi_Sdram:u3|Sdram_Controller:u1|DQM[1] at LCFF_X11_Y7_N1
Z1_DQM[1] = DFFEAS(Z1L48, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_WE_N is Multi_Sdram:u3|Sdram_Controller:u1|WE_N at LCFF_X9_Y7_N17
Z1_WE_N = DFFEAS(Z1L119, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_CAS_N is Multi_Sdram:u3|Sdram_Controller:u1|CAS_N at LCFF_X9_Y7_N15
Z1_CAS_N = DFFEAS(Z1L7, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_RAS_N is Multi_Sdram:u3|Sdram_Controller:u1|RAS_N at LCFF_X9_Y7_N23
Z1_RAS_N = DFFEAS(Z1L64, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_CS_N[0] is Multi_Sdram:u3|Sdram_Controller:u1|CS_N[0] at LCFF_X1_Y10_N13
Z1_CS_N[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S1L2),  ,  ,  , AB1_CS_N[0],  ,  , VCC);


--Z1_BA[0] is Multi_Sdram:u3|Sdram_Controller:u1|BA[0] at LCFF_X12_Y6_N17
Z1_BA[0] = DFFEAS(Z1L3, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_BA[1] is Multi_Sdram:u3|Sdram_Controller:u1|BA[1] at LCFF_X12_Y6_N3
Z1_BA[1] = DFFEAS(Z1L5, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--S1__clk0 is Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0 at PLL_1
S1__clk0 = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLOCK_50), .INCLK());

--S1__clk2 is Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk2 at PLL_1
S1__clk2 = PLL.CLK2(.ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .INCLK(CLOCK_50), .INCLK());


--X1_r_ADDR[0] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[0] at LCFF_X22_Y6_N1
X1_r_ADDR[0] = DFFEAS(W1L38, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1_ST.P4_PRG is Multi_Flash:u2|Flash_Controller:u1|ST.P4_PRG at LCFF_X21_Y5_N1
X1_ST.P4_PRG = DFFEAS(X1L139, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  ,  ,  );


--X1_ST.READ is Multi_Flash:u2|Flash_Controller:u1|ST.READ at LCFF_X21_Y4_N13
X1_ST.READ = DFFEAS(X1L140, GLOBAL(A1L14), KEY[0],  , X1L141,  ,  ,  ,  );


--X1L107 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR~0 at LCCOMB_X23_Y5_N30
X1L107 = X1_ST.P4_PRG # X1_ST.READ;


--X1_ST.P2 is Multi_Flash:u2|Flash_Controller:u1|ST.P2 at LCFF_X21_Y5_N23
X1_ST.P2 = DFFEAS(X1L142, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  ,  ,  );


--X1_ST.P5 is Multi_Flash:u2|Flash_Controller:u1|ST.P5 at LCFF_X21_Y5_N25
X1_ST.P5 = DFFEAS(X1L150, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1L137 is Multi_Flash:u2|Flash_Controller:u1|ST~410 at LCCOMB_X21_Y5_N2
X1L137 = !X1_ST.P5 & !X1_ST.P2;


--X1_r_ADDR[1] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[1] at LCFF_X22_Y6_N7
X1_r_ADDR[1] = DFFEAS(W1L39, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1_ST.P3 is Multi_Flash:u2|Flash_Controller:u1|ST.P3 at LCFF_X21_Y5_N29
X1_ST.P3 = DFFEAS(X1L143, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  ,  ,  );


--X1_ST.P3_PRG is Multi_Flash:u2|Flash_Controller:u1|ST.P3_PRG at LCFF_X21_Y5_N21
X1_ST.P3_PRG = DFFEAS(X1L144, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  ,  ,  );


--X1_ST.P4 is Multi_Flash:u2|Flash_Controller:u1|ST.P4 at LCFF_X21_Y5_N11
X1_ST.P4 = DFFEAS(X1L145, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  ,  ,  );


--X1_ST.P1 is Multi_Flash:u2|Flash_Controller:u1|ST.P1 at LCFF_X21_Y4_N25
X1_ST.P1 = DFFEAS(X1L146, GLOBAL(A1L14), KEY[0],  , X1L141,  ,  ,  ,  );


--X1L138 is Multi_Flash:u2|Flash_Controller:u1|ST~411 at LCCOMB_X21_Y5_N30
X1L138 = !X1_ST.P1 & !X1_ST.P3 & !X1_ST.P3_PRG & !X1_ST.P4;


--X1_ST.P6_CHP_ERA is Multi_Flash:u2|Flash_Controller:u1|ST.P6_CHP_ERA at LCFF_X21_Y5_N7
X1_ST.P6_CHP_ERA = DFFEAS(X1L147, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  ,  ,  );


--X1_ST.P3_DEV is Multi_Flash:u2|Flash_Controller:u1|ST.P3_DEV at LCFF_X21_Y5_N13
X1_ST.P3_DEV = DFFEAS(X1L148, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  ,  ,  );


--X1L260 is Multi_Flash:u2|Flash_Controller:u1|reduce_or~110 at LCCOMB_X21_Y5_N14
X1L260 = !X1_ST.P6_CHP_ERA & !X1_ST.P3_DEV;


--X1L86 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[1]~1100 at LCCOMB_X22_Y5_N18
X1L86 = X1L107 & X1_r_ADDR[1] # !X1L138 # !X1L260;


--X1_r_ADDR[2] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[2] at LCFF_X23_Y5_N23
X1_r_ADDR[2] = DFFEAS(W1L40, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1_r_ADDR[3] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[3] at LCFF_X22_Y6_N31
X1_r_ADDR[3] = DFFEAS(W1L41, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L88 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[3]~1101 at LCCOMB_X22_Y5_N12
X1L88 = X1L107 & X1_r_ADDR[3] # !X1L260 # !X1L138;


--X1_r_ADDR[4] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[4] at LCFF_X23_Y5_N3
X1_r_ADDR[4] = DFFEAS(W1L42, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1_r_ADDR[5] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[5] at LCFF_X22_Y6_N5
X1_r_ADDR[5] = DFFEAS(W1L43, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L90 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[5]~1102 at LCCOMB_X22_Y5_N6
X1L90 = X1L107 & X1_r_ADDR[5] # !X1L260 # !X1L138;


--X1_r_ADDR[6] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[6] at LCFF_X23_Y5_N27
X1_r_ADDR[6] = DFFEAS(W1L44, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1_r_ADDR[7] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[7] at LCFF_X22_Y6_N21
X1_r_ADDR[7] = DFFEAS(W1L45, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L92 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[7]~1103 at LCCOMB_X22_Y5_N20
X1L92 = X1L107 & X1_r_ADDR[7] # !X1L260 # !X1L138;


--X1_r_ADDR[8] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[8] at LCFF_X23_Y5_N29
X1_r_ADDR[8] = DFFEAS(W1L46, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1_r_ADDR[9] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[9] at LCFF_X22_Y5_N5
X1_r_ADDR[9] = DFFEAS(W1L47, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L94 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[9]~1104 at LCCOMB_X22_Y5_N16
X1L94 = X1_r_ADDR[9] & X1L107 # !X1L138 # !X1L260;


--X1_r_ADDR[10] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[10] at LCFF_X22_Y6_N19
X1_r_ADDR[10] = DFFEAS(W1L48, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1_r_ADDR[11] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[11] at LCFF_X22_Y5_N1
X1_r_ADDR[11] = DFFEAS(W1L49, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L96 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[11]~1105 at LCCOMB_X22_Y5_N10
X1L96 = X1_r_ADDR[11] & X1L107 # !X1L138 # !X1L260;


--X1_r_ADDR[12] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[12] at LCFF_X20_Y5_N27
X1_r_ADDR[12] = DFFEAS(W1L50, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L97 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[12]~1106 at LCCOMB_X20_Y5_N20
X1L97 = X1_r_ADDR[12] & (X1_ST.READ # X1_ST.P4_PRG);


--X1_r_ADDR[13] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[13] at LCFF_X20_Y5_N13
X1_r_ADDR[13] = DFFEAS(W1L51, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L98 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[13]~1107 at LCCOMB_X20_Y5_N16
X1L98 = X1_r_ADDR[13] & (X1_ST.READ # X1_ST.P4_PRG);


--X1_r_ADDR[14] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[14] at LCFF_X20_Y5_N29
X1_r_ADDR[14] = DFFEAS(W1L52, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L99 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[14]~1108 at LCCOMB_X20_Y5_N2
X1L99 = X1_r_ADDR[14] & (X1_ST.READ # X1_ST.P4_PRG);


--X1_r_ADDR[15] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[15] at LCFF_X20_Y5_N25
X1_r_ADDR[15] = DFFEAS(W1L53, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L100 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[15]~1109 at LCCOMB_X20_Y5_N18
X1L100 = X1_r_ADDR[15] & (X1_ST.READ # X1_ST.P4_PRG);


--X1_r_ADDR[16] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[16] at LCFF_X21_Y6_N29
X1_r_ADDR[16] = DFFEAS(W1L54, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L101 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[16]~1110 at LCCOMB_X21_Y6_N14
X1L101 = X1_r_ADDR[16] & (X1_ST.READ # X1_ST.P4_PRG);


--X1_r_ADDR[17] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[17] at LCFF_X22_Y6_N13
X1_r_ADDR[17] = DFFEAS(W1L55, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L102 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[17]~1111 at LCCOMB_X22_Y6_N14
X1L102 = X1_r_ADDR[17] & (X1_ST.P4_PRG # X1_ST.READ);


--X1_r_ADDR[18] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[18] at LCFF_X21_Y6_N7
X1_r_ADDR[18] = DFFEAS(W1L56, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L103 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[18]~1112 at LCCOMB_X21_Y6_N0
X1L103 = X1_r_ADDR[18] & (X1_ST.P4_PRG # X1_ST.READ);


--X1_r_ADDR[19] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[19] at LCFF_X21_Y6_N3
X1_r_ADDR[19] = DFFEAS(W1L57, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L104 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[19]~1113 at LCCOMB_X21_Y6_N24
X1L104 = X1_r_ADDR[19] & (X1_ST.READ # X1_ST.P4_PRG);


--X1_r_ADDR[20] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[20] at LCFF_X22_Y6_N29
X1_r_ADDR[20] = DFFEAS(W1L58, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L105 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[20]~1114 at LCCOMB_X22_Y6_N10
X1L105 = X1_r_ADDR[20] & (X1_ST.P4_PRG # X1_ST.READ);


--X1_r_ADDR[21] is Multi_Flash:u2|Flash_Controller:u1|r_ADDR[21] at LCFF_X22_Y6_N23
X1_r_ADDR[21] = DFFEAS(W1L59, GLOBAL(A1L14),  ,  , X1L250,  ,  , K1_oFL_Select[1],  );


--X1L106 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[21]~1115 at LCCOMB_X22_Y6_N8
X1L106 = X1_r_ADDR[21] & (X1_ST.P4_PRG # X1_ST.READ);


--X1_WE_CLK_Delay[4] is Multi_Flash:u2|Flash_Controller:u1|WE_CLK_Delay[4] at LCFF_X23_Y3_N29
X1_WE_CLK_Delay[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  ,  , X1_WE_CLK_Delay[3],  ,  , VCC);


--X1_ST.IDEL is Multi_Flash:u2|Flash_Controller:u1|ST.IDEL at LCFF_X21_Y5_N27
X1_ST.IDEL = DFFEAS(X1L149, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  ,  ,  );


--X1L108 is Multi_Flash:u2|Flash_Controller:u1|FL_WE_n~17 at LCCOMB_X23_Y3_N28
X1L108 = X1_ST.READ # !X1_ST.IDEL # !X1_WE_CLK_Delay[4];


--M1_oAddress[1] is VGA_Controller:u8|oAddress[1] at LCFF_X21_Y9_N17
M1_oAddress[1] = DFFEAS(M1L339, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[0] is CMD_Decode:u5|oSR_ADDR[0] at LCFF_X19_Y7_N29
K1_oSR_ADDR[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[24],  ,  , VCC);


--K1_oSR_Select[0] is CMD_Decode:u5|oSR_Select[0] at LCFF_X16_Y8_N9
K1_oSR_Select[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L566, K1_CMD_Tmp[8],  ,  , VCC);


--K1_oSR_Select[1] is CMD_Decode:u5|oSR_Select[1] at LCFF_X16_Y8_N25
K1_oSR_Select[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L566, K1_CMD_Tmp[9],  ,  , VCC);


--L1L3 is Multi_Sram:u6|SRAM_ADDR[0]~1080 at LCCOMB_X19_Y7_N28
L1L3 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[1] # !K1_oSR_Select[0] & (K1_oSR_ADDR[0]));


--M1_oAddress[2] is VGA_Controller:u8|oAddress[2] at LCFF_X21_Y9_N19
M1_oAddress[2] = DFFEAS(M1L342, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[1] is CMD_Decode:u5|oSR_ADDR[1] at LCFF_X19_Y7_N31
K1_oSR_ADDR[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[25],  ,  , VCC);


--L1L4 is Multi_Sram:u6|SRAM_ADDR[1]~1081 at LCCOMB_X19_Y7_N30
L1L4 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & (M1_oAddress[2]) # !K1_oSR_Select[0] & K1_oSR_ADDR[1]);


--M1_oAddress[3] is VGA_Controller:u8|oAddress[3] at LCFF_X21_Y9_N21
M1_oAddress[3] = DFFEAS(M1L345, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[2] is CMD_Decode:u5|oSR_ADDR[2] at LCFF_X19_Y7_N27
K1_oSR_ADDR[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[26],  ,  , VCC);


--L1L5 is Multi_Sram:u6|SRAM_ADDR[2]~1082 at LCCOMB_X19_Y7_N26
L1L5 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[3] # !K1_oSR_Select[0] & (K1_oSR_ADDR[2]));


--M1_oAddress[4] is VGA_Controller:u8|oAddress[4] at LCFF_X21_Y9_N23
M1_oAddress[4] = DFFEAS(M1L348, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[3] is CMD_Decode:u5|oSR_ADDR[3] at LCFF_X16_Y6_N25
K1_oSR_ADDR[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[27],  ,  , VCC);


--L1L6 is Multi_Sram:u6|SRAM_ADDR[3]~1083 at LCCOMB_X16_Y6_N24
L1L6 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[4] # !K1_oSR_Select[0] & (K1_oSR_ADDR[3]));


--M1_oAddress[5] is VGA_Controller:u8|oAddress[5] at LCFF_X21_Y9_N25
M1_oAddress[5] = DFFEAS(M1L351, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[4] is CMD_Decode:u5|oSR_ADDR[4] at LCFF_X19_Y7_N1
K1_oSR_ADDR[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[28],  ,  , VCC);


--L1L7 is Multi_Sram:u6|SRAM_ADDR[4]~1084 at LCCOMB_X19_Y7_N0
L1L7 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[5] # !K1_oSR_Select[0] & (K1_oSR_ADDR[4]));


--M1_oAddress[6] is VGA_Controller:u8|oAddress[6] at LCFF_X21_Y9_N27
M1_oAddress[6] = DFFEAS(M1L354, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[5] is CMD_Decode:u5|oSR_ADDR[5] at LCFF_X19_Y7_N25
K1_oSR_ADDR[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[29],  ,  , VCC);


--L1L8 is Multi_Sram:u6|SRAM_ADDR[5]~1085 at LCCOMB_X19_Y7_N24
L1L8 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[6] # !K1_oSR_Select[0] & (K1_oSR_ADDR[5]));


--M1_oAddress[7] is VGA_Controller:u8|oAddress[7] at LCFF_X21_Y9_N29
M1_oAddress[7] = DFFEAS(M1L357, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[6] is CMD_Decode:u5|oSR_ADDR[6] at LCFF_X21_Y8_N27
K1_oSR_ADDR[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[30],  ,  , VCC);


--L1L9 is Multi_Sram:u6|SRAM_ADDR[6]~1086 at LCCOMB_X21_Y8_N26
L1L9 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[7] # !K1_oSR_Select[0] & (K1_oSR_ADDR[6]));


--M1_oAddress[8] is VGA_Controller:u8|oAddress[8] at LCFF_X21_Y9_N31
M1_oAddress[8] = DFFEAS(M1L360, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[7] is CMD_Decode:u5|oSR_ADDR[7] at LCFF_X19_Y7_N3
K1_oSR_ADDR[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[31],  ,  , VCC);


--L1L10 is Multi_Sram:u6|SRAM_ADDR[7]~1087 at LCCOMB_X19_Y7_N2
L1L10 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[8] # !K1_oSR_Select[0] & (K1_oSR_ADDR[7]));


--M1_oAddress[9] is VGA_Controller:u8|oAddress[9] at LCFF_X21_Y8_N1
M1_oAddress[9] = DFFEAS(M1L363, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[8] is CMD_Decode:u5|oSR_ADDR[8] at LCFF_X21_Y8_N31
K1_oSR_ADDR[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[32],  ,  , VCC);


--L1L11 is Multi_Sram:u6|SRAM_ADDR[8]~1088 at LCCOMB_X21_Y8_N30
L1L11 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[9] # !K1_oSR_Select[0] & (K1_oSR_ADDR[8]));


--M1_oAddress[10] is VGA_Controller:u8|oAddress[10] at LCFF_X21_Y8_N3
M1_oAddress[10] = DFFEAS(M1L366, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[9] is CMD_Decode:u5|oSR_ADDR[9] at LCFF_X21_Y8_N23
K1_oSR_ADDR[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[33],  ,  , VCC);


--L1L12 is Multi_Sram:u6|SRAM_ADDR[9]~1089 at LCCOMB_X21_Y8_N22
L1L12 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[10] # !K1_oSR_Select[0] & (K1_oSR_ADDR[9]));


--M1_oAddress[11] is VGA_Controller:u8|oAddress[11] at LCFF_X21_Y8_N5
M1_oAddress[11] = DFFEAS(M1L369, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[10] is CMD_Decode:u5|oSR_ADDR[10] at LCFF_X21_Y8_N29
K1_oSR_ADDR[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[34],  ,  , VCC);


--L1L13 is Multi_Sram:u6|SRAM_ADDR[10]~1090 at LCCOMB_X21_Y8_N28
L1L13 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[11] # !K1_oSR_Select[0] & (K1_oSR_ADDR[10]));


--M1_oAddress[12] is VGA_Controller:u8|oAddress[12] at LCFF_X21_Y8_N7
M1_oAddress[12] = DFFEAS(M1L372, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[11] is CMD_Decode:u5|oSR_ADDR[11] at LCFF_X19_Y7_N23
K1_oSR_ADDR[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[35],  ,  , VCC);


--L1L14 is Multi_Sram:u6|SRAM_ADDR[11]~1091 at LCCOMB_X19_Y7_N22
L1L14 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[12] # !K1_oSR_Select[0] & (K1_oSR_ADDR[11]));


--M1_oAddress[13] is VGA_Controller:u8|oAddress[13] at LCFF_X21_Y8_N9
M1_oAddress[13] = DFFEAS(M1L375, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[12] is CMD_Decode:u5|oSR_ADDR[12] at LCFF_X19_Y7_N13
K1_oSR_ADDR[12] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[36],  ,  , VCC);


--L1L15 is Multi_Sram:u6|SRAM_ADDR[12]~1092 at LCCOMB_X19_Y7_N12
L1L15 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[13] # !K1_oSR_Select[0] & (K1_oSR_ADDR[12]));


--M1_oAddress[14] is VGA_Controller:u8|oAddress[14] at LCFF_X21_Y8_N11
M1_oAddress[14] = DFFEAS(M1L378, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[13] is CMD_Decode:u5|oSR_ADDR[13] at LCFF_X19_Y7_N11
K1_oSR_ADDR[13] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[37],  ,  , VCC);


--L1L16 is Multi_Sram:u6|SRAM_ADDR[13]~1093 at LCCOMB_X19_Y7_N10
L1L16 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[14] # !K1_oSR_Select[0] & (K1_oSR_ADDR[13]));


--M1_oAddress[15] is VGA_Controller:u8|oAddress[15] at LCFF_X21_Y8_N13
M1_oAddress[15] = DFFEAS(M1L381, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[14] is CMD_Decode:u5|oSR_ADDR[14] at LCFF_X21_Y8_N21
K1_oSR_ADDR[14] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[38],  ,  , VCC);


--L1L17 is Multi_Sram:u6|SRAM_ADDR[14]~1094 at LCCOMB_X21_Y8_N20
L1L17 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[15] # !K1_oSR_Select[0] & (K1_oSR_ADDR[14]));


--M1_oAddress[16] is VGA_Controller:u8|oAddress[16] at LCFF_X21_Y8_N15
M1_oAddress[16] = DFFEAS(M1L384, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[15] is CMD_Decode:u5|oSR_ADDR[15] at LCFF_X19_Y7_N5
K1_oSR_ADDR[15] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[39],  ,  , VCC);


--L1L18 is Multi_Sram:u6|SRAM_ADDR[15]~1095 at LCCOMB_X19_Y7_N4
L1L18 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[16] # !K1_oSR_Select[0] & (K1_oSR_ADDR[15]));


--M1_oAddress[17] is VGA_Controller:u8|oAddress[17] at LCFF_X21_Y8_N17
M1_oAddress[17] = DFFEAS(M1L387, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[16] is CMD_Decode:u5|oSR_ADDR[16] at LCFF_X21_Y8_N25
K1_oSR_ADDR[16] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[40],  ,  , VCC);


--L1L19 is Multi_Sram:u6|SRAM_ADDR[16]~1096 at LCCOMB_X21_Y8_N24
L1L19 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[17] # !K1_oSR_Select[0] & (K1_oSR_ADDR[16]));


--M1_oAddress[18] is VGA_Controller:u8|oAddress[18] at LCFF_X21_Y8_N19
M1_oAddress[18] = DFFEAS(M1L390, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--K1_oSR_ADDR[17] is CMD_Decode:u5|oSR_ADDR[17] at LCFF_X16_Y6_N11
K1_oSR_ADDR[17] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[41],  ,  , VCC);


--L1L20 is Multi_Sram:u6|SRAM_ADDR[17]~1097 at LCCOMB_X16_Y6_N10
L1L20 = !K1_oSR_Select[1] & (K1_oSR_Select[0] & M1_oAddress[18] # !K1_oSR_Select[0] & (K1_oSR_ADDR[17]));


--K1_mSDR_WRn is CMD_Decode:u5|mSDR_WRn at LCFF_X12_Y8_N31
K1_mSDR_WRn = DFFEAS(K1L238, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1_mSR_Start is CMD_Decode:u5|mSR_Start at LCFF_X13_Y8_N23
K1_mSR_Start = DFFEAS(K1L106, GLOBAL(A1L14), KEY[0],  , K1_f_SRAM,  ,  ,  ,  );


--L1L38 is Multi_Sram:u6|SRAM_WE_N~56 at LCCOMB_X16_Y6_N2
L1L38 = K1_oSR_Select[1] # K1_mSR_Start & !K1_oSR_Select[0] & K1_mSDR_WRn;


--L1L37 is Multi_Sram:u6|SRAM_OE_N~34 at LCCOMB_X16_Y6_N26
L1L37 = !K1_oSR_Select[0] & !K1_oSR_Select[1] & (K1_mSDR_WRn # !K1_mSR_Start);


--MB1L43Q is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[0]~reg0 at LCFF_X19_Y23_N19
MB1L43Q = DFFEAS(MB1L41, GLOBAL(P1L73), KEY[0],  ,  , VCC,  ,  , !P1_mI2C_GO);


--MB1L49Q is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[2]~reg0 at LCFF_X19_Y23_N23
MB1L49Q = DFFEAS(MB1L47, GLOBAL(P1L73), KEY[0],  ,  , VCC,  ,  , !P1_mI2C_GO);


--MB1L52Q is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[3]~reg0 at LCFF_X19_Y23_N25
MB1L52Q = DFFEAS(MB1L50, GLOBAL(P1L73), KEY[0],  ,  , VCC,  ,  , !P1_mI2C_GO);


--MB1L46Q is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[1]~reg0 at LCFF_X19_Y23_N21
MB1L46Q = DFFEAS(MB1L44, GLOBAL(P1L73), KEY[0],  ,  , VCC,  ,  , !P1_mI2C_GO);


--MB1L15 is I2C_AV_Config:u10|I2C_Controller:u0|I2C_SCLK~253 at LCCOMB_X20_Y23_N4
MB1L15 = MB1L43Q # MB1L52Q # MB1L46Q # MB1L49Q;


--MB1L55Q is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[4]~reg0 at LCFF_X19_Y23_N27
MB1L55Q = DFFEAS(MB1L53, GLOBAL(P1L73), KEY[0],  ,  , VCC,  ,  , !P1_mI2C_GO);


--MB1L16 is I2C_AV_Config:u10|I2C_Controller:u0|I2C_SCLK~254 at LCCOMB_X19_Y23_N2
MB1L16 = MB1L55Q & (!MB1L49Q # !MB1L52Q) # !MB1L55Q & MB1L15;


--MB1L58Q is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[5]~reg0 at LCFF_X19_Y23_N29
MB1L58Q = DFFEAS(MB1L56, GLOBAL(P1L73), KEY[0],  ,  , VCC,  ,  , !P1_mI2C_GO);


--P1_mI2C_CTRL_CLK is I2C_AV_Config:u10|mI2C_CTRL_CLK at LCFF_X23_Y23_N1
P1_mI2C_CTRL_CLK = DFFEAS(P1L72, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--MB1_SCLK is I2C_AV_Config:u10|I2C_Controller:u0|SCLK at LCFF_X19_Y23_N7
MB1_SCLK = DFFEAS(MB1L23, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--MB1L17 is I2C_AV_Config:u10|I2C_Controller:u0|I2C_SCLK~255 at LCCOMB_X19_Y23_N30
MB1L17 = MB1L58Q & !P1_mI2C_CTRL_CLK & MB1L16 # !MB1_SCLK;


--M1_oVGA_H_SYNC is VGA_Controller:u8|oVGA_H_SYNC at LCFF_X21_Y12_N1
M1_oVGA_H_SYNC = DFFEAS(M1L116, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--M1_oVGA_V_SYNC is VGA_Controller:u8|oVGA_V_SYNC at LCFF_X22_Y11_N31
M1_oVGA_V_SYNC = DFFEAS(M1L467, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--M1_Cur_Color_R[6] is VGA_Controller:u8|Cur_Color_R[6] at LCFF_X15_Y11_N31
M1_Cur_Color_R[6] = DFFEAS(M1L23, GLOBAL(S2L2), GLOBAL(B1L71),  ,  , K1_oCursor_R[6],  ,  , M1L7);


--M1_H_Cont[5] is VGA_Controller:u8|H_Cont[5] at LCFF_X20_Y12_N19
M1_H_Cont[5] = DFFEAS(M1L96, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  , M1L118,  );


--M1_H_Cont[6] is VGA_Controller:u8|H_Cont[6] at LCFF_X20_Y12_N21
M1_H_Cont[6] = DFFEAS(M1L99, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  , M1L118,  );


--M1L34 is VGA_Controller:u8|Equal~1112 at LCCOMB_X20_Y12_N0
M1L34 = !M1_H_Cont[6] & !M1_H_Cont[5];


--M1_H_Cont[0] is VGA_Controller:u8|H_Cont[0] at LCFF_X20_Y12_N9
M1_H_Cont[0] = DFFEAS(M1L81, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  , M1L118,  );


--M1_H_Cont[1] is VGA_Controller:u8|H_Cont[1] at LCFF_X20_Y12_N11
M1_H_Cont[1] = DFFEAS(M1L84, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  , M1L118,  );


--M1_H_Cont[2] is VGA_Controller:u8|H_Cont[2] at LCFF_X20_Y12_N13
M1_H_Cont[2] = DFFEAS(M1L87, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  , M1L118,  );


--M1_H_Cont[3] is VGA_Controller:u8|H_Cont[3] at LCFF_X20_Y12_N15
M1_H_Cont[3] = DFFEAS(M1L90, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  , M1L118,  );


--M1_H_Cont[4] is VGA_Controller:u8|H_Cont[4] at LCFF_X20_Y12_N17
M1_H_Cont[4] = DFFEAS(M1L93, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  , M1L118,  );


--M1L110 is VGA_Controller:u8|LessThan~1411 at LCCOMB_X21_Y12_N2
M1L110 = M1_H_Cont[3] & M1_H_Cont[4] & M1_H_Cont[2];


--M1L111 is VGA_Controller:u8|LessThan~1412 at LCCOMB_X21_Y12_N10
M1L111 = M1L34 & (!M1_H_Cont[0] & !M1_H_Cont[1] # !M1L110);


--M1_H_Cont[7] is VGA_Controller:u8|H_Cont[7] at LCFF_X20_Y12_N23
M1_H_Cont[7] = DFFEAS(M1L102, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  , M1L118,  );


--M1_H_Cont[8] is VGA_Controller:u8|H_Cont[8] at LCFF_X20_Y12_N25
M1_H_Cont[8] = DFFEAS(M1L105, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  , M1L118,  );


--M1_H_Cont[9] is VGA_Controller:u8|H_Cont[9] at LCFF_X20_Y12_N27
M1_H_Cont[9] = DFFEAS(M1L108, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  , M1L118,  );


--M1L464 is VGA_Controller:u8|oVGA_R~315 at LCCOMB_X21_Y12_N16
M1L464 = M1L111 & !M1_H_Cont[7] # !M1_H_Cont[9] # !M1_H_Cont[8];


--M1_V_Cont[6] is VGA_Controller:u8|V_Cont[6] at LCFF_X24_Y10_N25
M1_V_Cont[6] = DFFEAS(M1L144, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L38,  ,  , M1L121,  );


--M1_V_Cont[7] is VGA_Controller:u8|V_Cont[7] at LCFF_X24_Y10_N27
M1_V_Cont[7] = DFFEAS(M1L147, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L38,  ,  , M1L121,  );


--M1_V_Cont[8] is VGA_Controller:u8|V_Cont[8] at LCFF_X24_Y10_N29
M1_V_Cont[8] = DFFEAS(M1L150, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L38,  ,  , M1L121,  );


--M1L112 is VGA_Controller:u8|LessThan~1413 at LCCOMB_X24_Y10_N0
M1L112 = !M1_V_Cont[8] & !M1_V_Cont[6] & !M1_V_Cont[7];


--M1_V_Cont[1] is VGA_Controller:u8|V_Cont[1] at LCFF_X24_Y10_N15
M1_V_Cont[1] = DFFEAS(M1L129, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L38,  ,  , M1L121,  );


--M1_V_Cont[2] is VGA_Controller:u8|V_Cont[2] at LCFF_X24_Y10_N17
M1_V_Cont[2] = DFFEAS(M1L132, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L38,  ,  , M1L121,  );


--M1_V_Cont[3] is VGA_Controller:u8|V_Cont[3] at LCFF_X24_Y10_N19
M1_V_Cont[3] = DFFEAS(M1L135, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L38,  ,  , M1L121,  );


--M1L113 is VGA_Controller:u8|LessThan~1414 at LCCOMB_X23_Y11_N30
M1L113 = !M1_V_Cont[3] & !M1_V_Cont[2] & !M1_V_Cont[1];


--M1_V_Cont[4] is VGA_Controller:u8|V_Cont[4] at LCFF_X24_Y10_N21
M1_V_Cont[4] = DFFEAS(M1L138, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L38,  ,  , M1L121,  );


--M1_V_Cont[5] is VGA_Controller:u8|V_Cont[5] at LCFF_X24_Y10_N23
M1_V_Cont[5] = DFFEAS(M1L141, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L38,  ,  , M1L121,  );


--M1L114 is VGA_Controller:u8|LessThan~1415 at LCCOMB_X22_Y11_N0
M1L114 = !M1_V_Cont[4] & M1L113 # !M1_V_Cont[5];


--M1_V_Cont[9] is VGA_Controller:u8|V_Cont[9] at LCFF_X24_Y10_N31
M1_V_Cont[9] = DFFEAS(M1L153, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L38,  ,  , M1L121,  );


--M1L115 is VGA_Controller:u8|LessThan~1416 at LCCOMB_X22_Y11_N10
M1L115 = M1_V_Cont[4] # M1_V_Cont[5] # !M1L113 # !M1L112;


--M1L465 is VGA_Controller:u8|oVGA_R~316 at LCCOMB_X22_Y11_N16
M1L465 = M1_V_Cont[9] & !M1L115 # !M1_V_Cont[9] & (!M1L114 # !M1L112);


--M1L35 is VGA_Controller:u8|Equal~1113 at LCCOMB_X21_Y12_N30
M1L35 = !M1_H_Cont[9] & !M1_H_Cont[8];


--M1L460 is VGA_Controller:u8|oVGA_R[6]~317 at LCCOMB_X15_Y11_N2
M1L460 = !M1L122 & M1_Cur_Color_R[6] & M1L465 & M1L464;


--M1_Cur_Color_R[7] is VGA_Controller:u8|Cur_Color_R[7] at LCFF_X15_Y11_N1
M1_Cur_Color_R[7] = DFFEAS(M1L26, GLOBAL(S2L2), GLOBAL(B1L71),  ,  , K1_oCursor_R[7],  ,  , M1L7);


--M1L461 is VGA_Controller:u8|oVGA_R[7]~318 at LCCOMB_X15_Y11_N6
M1L461 = !M1L122 & M1_Cur_Color_R[7] & M1L465 & M1L464;


--M1_Cur_Color_R[8] is VGA_Controller:u8|Cur_Color_R[8] at LCFF_X15_Y11_N19
M1_Cur_Color_R[8] = DFFEAS(M1L29, GLOBAL(S2L2), GLOBAL(B1L71),  ,  , K1_oCursor_R[8],  ,  , M1L7);


--M1L462 is VGA_Controller:u8|oVGA_R[8]~319 at LCCOMB_X15_Y11_N10
M1L462 = !M1L122 & M1_Cur_Color_R[8] & M1L465 & M1L464;


--M1_Cur_Color_R[9] is VGA_Controller:u8|Cur_Color_R[9] at LCFF_X15_Y11_N29
M1_Cur_Color_R[9] = DFFEAS(M1L32, GLOBAL(S2L2), GLOBAL(B1L71),  ,  , K1_oCursor_R[9],  ,  , M1L7);


--M1L463 is VGA_Controller:u8|oVGA_R[9]~320 at LCCOMB_X15_Y11_N4
M1L463 = !M1L122 & M1_Cur_Color_R[9] & M1L465 & M1L464;


--M1_Cur_Color_G[6] is VGA_Controller:u8|Cur_Color_G[6] at LCFF_X16_Y11_N29
M1_Cur_Color_G[6] = DFFEAS(M1L17, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--M1L455 is VGA_Controller:u8|oVGA_G[6]~60 at LCCOMB_X16_Y11_N16
M1L455 = M1L465 & M1_Cur_Color_G[6] & !M1L122 & M1L464;


--M1_Cur_Color_G[7] is VGA_Controller:u8|Cur_Color_G[7] at LCFF_X15_Y11_N23
M1_Cur_Color_G[7] = DFFEAS(M1L18, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--M1L456 is VGA_Controller:u8|oVGA_G[7]~61 at LCCOMB_X15_Y11_N12
M1L456 = !M1L122 & M1_Cur_Color_G[7] & M1L465 & M1L464;


--M1_Cur_Color_G[8] is VGA_Controller:u8|Cur_Color_G[8] at LCFF_X16_Y11_N23
M1_Cur_Color_G[8] = DFFEAS(M1L19, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--M1L457 is VGA_Controller:u8|oVGA_G[8]~62 at LCCOMB_X16_Y11_N26
M1L457 = M1L465 & M1_Cur_Color_G[8] & !M1L122 & M1L464;


--M1_Cur_Color_G[9] is VGA_Controller:u8|Cur_Color_G[9] at LCFF_X15_Y11_N27
M1_Cur_Color_G[9] = DFFEAS(M1L20, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--M1L458 is VGA_Controller:u8|oVGA_G[9]~63 at LCCOMB_X15_Y11_N14
M1L458 = !M1L122 & M1_Cur_Color_G[9] & M1L465 & M1L464;


--M1_Cur_Color_B[6] is VGA_Controller:u8|Cur_Color_B[6] at LCFF_X16_Y11_N13
M1_Cur_Color_B[6] = DFFEAS(M1L8, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--M1L451 is VGA_Controller:u8|oVGA_B[6]~60 at LCCOMB_X16_Y11_N4
M1L451 = M1_Cur_Color_B[6] & !M1L122 & M1L465 & M1L464;


--M1_Cur_Color_B[7] is VGA_Controller:u8|Cur_Color_B[7] at LCFF_X16_Y11_N11
M1_Cur_Color_B[7] = DFFEAS(M1L9, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--M1L452 is VGA_Controller:u8|oVGA_B[7]~61 at LCCOMB_X16_Y11_N8
M1L452 = M1_Cur_Color_B[7] & !M1L122 & M1L465 & M1L464;


--M1_Cur_Color_B[8] is VGA_Controller:u8|Cur_Color_B[8] at LCFF_X16_Y11_N15
M1_Cur_Color_B[8] = DFFEAS(M1L10, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--M1L453 is VGA_Controller:u8|oVGA_B[8]~62 at LCCOMB_X16_Y11_N24
M1L453 = M1L465 & M1_Cur_Color_B[8] & !M1L122 & M1L464;


--M1_Cur_Color_B[9] is VGA_Controller:u8|Cur_Color_B[9] at LCFF_X16_Y11_N21
M1_Cur_Color_B[9] = DFFEAS(M1L11, GLOBAL(S2L2), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--M1L454 is VGA_Controller:u8|oVGA_B[9]~63 at LCCOMB_X16_Y11_N6
M1L454 = M1_Cur_Color_B[9] & !M1L122 & M1L465 & M1L464;


--Q1_LRCK_1X is AUDIO_DAC:u11|LRCK_1X at LCFF_X23_Y26_N11
Q1_LRCK_1X = DFFEAS(Q1L149, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1_FLASH_Out[5] is AUDIO_DAC:u11|FLASH_Out[5] at LCFF_X23_Y6_N25
Q1_FLASH_Out[5] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  , Q1_FLASH_Out_Tmp[5],  ,  , VCC);


--Q1_SEL_Cont[1] is AUDIO_DAC:u11|SEL_Cont[1] at LCFF_X30_Y6_N3
Q1_SEL_Cont[1] = DFFEAS(Q1L245, !GLOBAL(Q1L252), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1_FLASH_Out[6] is AUDIO_DAC:u11|FLASH_Out[6] at LCFF_X23_Y6_N1
Q1_FLASH_Out[6] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  , Q1_FLASH_Out_Tmp[6],  ,  , VCC);


--Q1_SEL_Cont[0] is AUDIO_DAC:u11|SEL_Cont[0] at LCFF_X30_Y6_N27
Q1_SEL_Cont[0] = DFFEAS(Q1L243, !GLOBAL(Q1L252), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1_FLASH_Out[7] is AUDIO_DAC:u11|FLASH_Out[7] at LCFF_X23_Y6_N27
Q1_FLASH_Out[7] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  , Q1_FLASH_Out_Tmp[7],  ,  , VCC);


--Q1L221 is AUDIO_DAC:u11|Mux~229 at LCCOMB_X23_Y6_N0
Q1L221 = Q1_SEL_Cont[1] & (Q1_SEL_Cont[0]) # !Q1_SEL_Cont[1] & (Q1_SEL_Cont[0] & (Q1_FLASH_Out[6]) # !Q1_SEL_Cont[0] & Q1_FLASH_Out[7]);


--Q1_FLASH_Out[4] is AUDIO_DAC:u11|FLASH_Out[4] at LCFF_X23_Y6_N7
Q1_FLASH_Out[4] = DFFEAS(Q1L83, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1L222 is AUDIO_DAC:u11|Mux~230 at LCCOMB_X23_Y6_N24
Q1L222 = Q1L221 & (Q1_FLASH_Out[4] # !Q1_SEL_Cont[1]) # !Q1L221 & (Q1_FLASH_Out[5] & Q1_SEL_Cont[1]);


--Q1_SEL_Cont[3] is AUDIO_DAC:u11|SEL_Cont[3] at LCFF_X30_Y6_N19
Q1_SEL_Cont[3] = DFFEAS(Q1L249, !GLOBAL(Q1L252), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1_FLASH_Out[10] is AUDIO_DAC:u11|FLASH_Out[10] at LCFF_X25_Y6_N19
Q1_FLASH_Out[10] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  , Q1_FLASH_Out_Tmp[10],  ,  , VCC);


--Q1_FLASH_Out[9] is AUDIO_DAC:u11|FLASH_Out[9] at LCFF_X25_Y6_N7
Q1_FLASH_Out[9] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  , Q1_FLASH_Out_Tmp[9],  ,  , VCC);


--Q1_FLASH_Out[11] is AUDIO_DAC:u11|FLASH_Out[11] at LCFF_X25_Y6_N29
Q1_FLASH_Out[11] = DFFEAS(Q1L91, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1L223 is AUDIO_DAC:u11|Mux~231 at LCCOMB_X25_Y6_N6
Q1L223 = Q1_SEL_Cont[0] & (Q1_SEL_Cont[1]) # !Q1_SEL_Cont[0] & (Q1_SEL_Cont[1] & (Q1_FLASH_Out[9]) # !Q1_SEL_Cont[1] & Q1_FLASH_Out[11]);


--Q1_FLASH_Out[8] is AUDIO_DAC:u11|FLASH_Out[8] at LCFF_X25_Y6_N23
Q1_FLASH_Out[8] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  , Q1_FLASH_Out_Tmp[8],  ,  , VCC);


--Q1L224 is AUDIO_DAC:u11|Mux~232 at LCCOMB_X25_Y6_N18
Q1L224 = Q1_SEL_Cont[0] & (Q1L223 & Q1_FLASH_Out[8] # !Q1L223 & (Q1_FLASH_Out[10])) # !Q1_SEL_Cont[0] & (Q1L223);


--Q1_SEL_Cont[2] is AUDIO_DAC:u11|SEL_Cont[2] at LCFF_X30_Y6_N31
Q1_SEL_Cont[2] = DFFEAS(Q1L247, !GLOBAL(Q1L252), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1_FLASH_Out[14] is AUDIO_DAC:u11|FLASH_Out[14] at LCFF_X25_Y6_N25
Q1_FLASH_Out[14] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  , Q1_FLASH_Out_Tmp[14],  ,  , VCC);


--Q1_FLASH_Out[13] is AUDIO_DAC:u11|FLASH_Out[13] at LCFF_X25_Y6_N3
Q1_FLASH_Out[13] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  , Q1_FLASH_Out_Tmp[13],  ,  , VCC);


--Q1_FLASH_Out[15] is AUDIO_DAC:u11|FLASH_Out[15] at LCFF_X25_Y6_N13
Q1_FLASH_Out[15] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  , Q1_FLASH_Out_Tmp[15],  ,  , VCC);


--Q1L225 is AUDIO_DAC:u11|Mux~233 at LCCOMB_X25_Y6_N12
Q1L225 = Q1_SEL_Cont[0] & (Q1_SEL_Cont[1]) # !Q1_SEL_Cont[0] & (Q1_SEL_Cont[1] & Q1_FLASH_Out[13] # !Q1_SEL_Cont[1] & (Q1_FLASH_Out[15]));


--Q1_FLASH_Out[12] is AUDIO_DAC:u11|FLASH_Out[12] at LCFF_X25_Y6_N27
Q1_FLASH_Out[12] = DFFEAS(Q1L93, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1L226 is AUDIO_DAC:u11|Mux~234 at LCCOMB_X25_Y6_N24
Q1L226 = Q1_SEL_Cont[0] & (Q1L225 & Q1_FLASH_Out[12] # !Q1L225 & (Q1_FLASH_Out[14])) # !Q1_SEL_Cont[0] & (Q1L225);


--Q1L227 is AUDIO_DAC:u11|Mux~235 at LCCOMB_X25_Y6_N10
Q1L227 = Q1_SEL_Cont[3] & (Q1_SEL_Cont[2]) # !Q1_SEL_Cont[3] & (Q1_SEL_Cont[2] & Q1L224 # !Q1_SEL_Cont[2] & (Q1L226));


--Q1_FLASH_Out[1] is AUDIO_DAC:u11|FLASH_Out[1] at LCFF_X23_Y6_N11
Q1_FLASH_Out[1] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  , Q1_FLASH_Out_Tmp[1],  ,  , VCC);


--Q1_FLASH_Out[2] is AUDIO_DAC:u11|FLASH_Out[2] at LCFF_X23_Y6_N29
Q1_FLASH_Out[2] = DFFEAS(UNCONNECTED_DATAIN, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  , Q1_FLASH_Out_Tmp[2],  ,  , VCC);


--Q1_FLASH_Out[3] is AUDIO_DAC:u11|FLASH_Out[3] at LCFF_X23_Y6_N13
Q1_FLASH_Out[3] = DFFEAS(Q1L81, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1L228 is AUDIO_DAC:u11|Mux~236 at LCCOMB_X23_Y6_N28
Q1L228 = Q1_SEL_Cont[0] & (Q1_FLASH_Out[2] # Q1_SEL_Cont[1]) # !Q1_SEL_Cont[0] & Q1_FLASH_Out[3] & (!Q1_SEL_Cont[1]);


--Q1_FLASH_Out[0] is AUDIO_DAC:u11|FLASH_Out[0] at LCFF_X23_Y6_N19
Q1_FLASH_Out[0] = DFFEAS(Q1L77, !GLOBAL(Q1L178), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1L229 is AUDIO_DAC:u11|Mux~237 at LCCOMB_X23_Y6_N10
Q1L229 = Q1L228 & (Q1_FLASH_Out[0] # !Q1_SEL_Cont[1]) # !Q1L228 & (Q1_FLASH_Out[1] & Q1_SEL_Cont[1]);


--Q1L230 is AUDIO_DAC:u11|Mux~238 at LCCOMB_X25_Y6_N30
Q1L230 = Q1L227 & (Q1L229 # !Q1_SEL_Cont[3]) # !Q1L227 & (Q1_SEL_Cont[3] & Q1L222);


--Q1L258Q is AUDIO_DAC:u11|rom~46 at LCFF_X32_Y5_N25
Q1L258Q = DFFEAS(Q1L330, !GLOBAL(Q1L150), GLOBAL(B1L71),  ,  ,  ,  , Q1L208,  );


--Q1L255Q is AUDIO_DAC:u11|rom~43 at LCFF_X32_Y5_N19
Q1L255Q = DFFEAS(Q1L324, !GLOBAL(Q1L150), GLOBAL(B1L71),  ,  ,  ,  , Q1L208,  );


--Q1L256Q is AUDIO_DAC:u11|rom~44 at LCFF_X32_Y5_N21
Q1L256Q = DFFEAS(Q1L326, !GLOBAL(Q1L150), GLOBAL(B1L71),  ,  ,  ,  , Q1L208,  );


--Q1L257Q is AUDIO_DAC:u11|rom~45 at LCFF_X32_Y5_N23
Q1L257Q = DFFEAS(Q1L328, !GLOBAL(Q1L150), GLOBAL(B1L71),  ,  ,  ,  , Q1L208,  );


--Q1L259Q is AUDIO_DAC:u11|rom~47 at LCFF_X32_Y5_N27
Q1L259Q = DFFEAS(Q1L332, !GLOBAL(Q1L150), GLOBAL(B1L71),  ,  ,  ,  , Q1L208,  );


--Q1L261 is AUDIO_DAC:u11|rom~2305 at LCCOMB_X31_Y6_N12
Q1L261 = !Q1L259Q & (Q1L255Q # Q1L256Q & Q1L257Q);


--Q1L262 is AUDIO_DAC:u11|rom~2306 at LCCOMB_X31_Y6_N16
Q1L262 = Q1L259Q & (Q1L258Q $ !Q1L257Q # !Q1L256Q) # !Q1L259Q & (!Q1L258Q & Q1L257Q);


--Q1L263 is AUDIO_DAC:u11|rom~2307 at LCCOMB_X31_Y6_N28
Q1L263 = Q1L258Q $ (Q1L262 & !Q1L255Q);


--Q1L260Q is AUDIO_DAC:u11|rom~48 at LCFF_X32_Y5_N29
Q1L260Q = DFFEAS(Q1L334, !GLOBAL(Q1L150), GLOBAL(B1L71),  ,  ,  ,  , Q1L208,  );


--Q1L264 is AUDIO_DAC:u11|rom~2308 at LCCOMB_X31_Y6_N30
Q1L264 = Q1L260Q & Q1L261 & (Q1L258Q) # !Q1L260Q & (Q1L263);


--Q1L265 is AUDIO_DAC:u11|rom~2309 at LCCOMB_X31_Y5_N28
Q1L265 = Q1L256Q & (Q1L258Q & (Q1L255Q) # !Q1L258Q & (!Q1L255Q # !Q1L257Q)) # !Q1L256Q & Q1L257Q;


--Q1L266 is AUDIO_DAC:u11|rom~2310 at LCCOMB_X31_Y5_N10
Q1L266 = Q1L260Q & (!Q1L265 & !Q1L259Q) # !Q1L260Q & Q1L343;


--Q1L267 is AUDIO_DAC:u11|rom~2311 at LCCOMB_X33_Y6_N10
Q1L267 = Q1L255Q & (Q1L256Q) # !Q1L255Q & (Q1L256Q & (!Q1L257Q) # !Q1L256Q & Q1L258Q);


--Q1L268 is AUDIO_DAC:u11|rom~2312 at LCCOMB_X33_Y6_N26
Q1L268 = Q1L258Q & (Q1L255Q # Q1L256Q) # !Q1L258Q & Q1L257Q & !Q1L255Q & !Q1L256Q;


--Q1L269 is AUDIO_DAC:u11|rom~2313 at LCCOMB_X33_Y6_N6
Q1L269 = Q1L267 & !Q1L259Q & (Q1L268 # !Q1L260Q) # !Q1L267 & !Q1L260Q & (Q1L268 # Q1L259Q);


--Q1L231 is AUDIO_DAC:u11|Mux~239 at LCCOMB_X30_Y6_N8
Q1L231 = Q1_SEL_Cont[3] & (Q1L266 # Q1_SEL_Cont[2]) # !Q1_SEL_Cont[3] & Q1L269 & (!Q1_SEL_Cont[2]);


--Q1L270 is AUDIO_DAC:u11|rom~2314 at LCCOMB_X32_Y6_N12
Q1L270 = Q1L257Q & (Q1L256Q & !Q1L255Q & Q1L258Q # !Q1L256Q & (!Q1L258Q)) # !Q1L257Q & Q1L255Q & (!Q1L258Q # !Q1L256Q);


--Q1L271 is AUDIO_DAC:u11|rom~2315 at LCCOMB_X32_Y6_N22
Q1L271 = Q1L256Q & (Q1L255Q & (!Q1L258Q # !Q1L257Q) # !Q1L255Q & (Q1L258Q)) # !Q1L256Q & Q1L257Q;


--Q1L272 is AUDIO_DAC:u11|rom~2316 at LCCOMB_X32_Y6_N2
Q1L272 = Q1L259Q & Q1L270 # !Q1L259Q & (Q1L271);


--Q1L273 is AUDIO_DAC:u11|rom~2317 at LCCOMB_X32_Y6_N28
Q1L273 = Q1L257Q & (!Q1L256Q # !Q1L255Q) # !Q1L257Q & (Q1L258Q & Q1L255Q # !Q1L258Q & (Q1L256Q));


--Q1L274 is AUDIO_DAC:u11|rom~2318 at LCCOMB_X32_Y6_N30
Q1L274 = Q1L260Q & !Q1L259Q & (!Q1L273) # !Q1L260Q & (Q1L272);


--Q1L232 is AUDIO_DAC:u11|Mux~240 at LCCOMB_X30_Y6_N16
Q1L232 = Q1L231 & (Q1L274 # !Q1_SEL_Cont[2]) # !Q1L231 & (Q1L264 & Q1_SEL_Cont[2]);


--Q1L275 is AUDIO_DAC:u11|rom~2319 at LCCOMB_X31_Y5_N30
Q1L275 = Q1L256Q & Q1L255Q & (Q1L258Q # !Q1L257Q) # !Q1L256Q & (Q1L257Q # Q1L258Q);


--Q1L276 is AUDIO_DAC:u11|rom~2320 at LCCOMB_X31_Y5_N8
Q1L276 = Q1L258Q $ Q1L256Q $ (!Q1L257Q & Q1L255Q);


--Q1L277 is AUDIO_DAC:u11|rom~2321 at LCCOMB_X31_Y5_N16
Q1L277 = Q1L259Q & !Q1L276 # !Q1L259Q & (Q1L275);


--Q1L278 is AUDIO_DAC:u11|rom~2322 at LCCOMB_X31_Y5_N22
Q1L278 = Q1L255Q & Q1L258Q & (Q1L257Q $ !Q1L256Q) # !Q1L255Q & (Q1L256Q);


--Q1L279 is AUDIO_DAC:u11|rom~2323 at LCCOMB_X31_Y5_N0
Q1L279 = Q1L260Q & (Q1L278 & !Q1L259Q) # !Q1L260Q & Q1L277;


--Q1L280 is AUDIO_DAC:u11|rom~2324 at LCCOMB_X32_Y6_N24
Q1L280 = Q1L255Q & Q1L257Q & (Q1L258Q) # !Q1L255Q & (Q1L256Q);


--Q1L281 is AUDIO_DAC:u11|rom~2325 at LCCOMB_X32_Y6_N8
Q1L281 = Q1L257Q & (Q1L255Q # !Q1L256Q) # !Q1L257Q & Q1L258Q & (Q1L255Q # !Q1L256Q);


--Q1L282 is AUDIO_DAC:u11|rom~2326 at LCCOMB_X32_Y6_N18
Q1L282 = !Q1L259Q & (Q1L260Q & (Q1L280) # !Q1L260Q & Q1L281);


--Q1L283 is AUDIO_DAC:u11|rom~2327 at LCCOMB_X32_Y6_N26
Q1L283 = Q1L255Q & Q1L257Q # !Q1L255Q & (Q1L256Q $ Q1L258Q);


--Q1L284 is AUDIO_DAC:u11|rom~2328 at LCCOMB_X32_Y6_N4
Q1L284 = Q1L282 # Q1L259Q & !Q1L260Q & !Q1L283;


--Q1L285 is AUDIO_DAC:u11|rom~2329 at LCCOMB_X31_Y6_N8
Q1L285 = !Q1L260Q & (Q1L259Q & Q1L258Q # !Q1L259Q & !Q1L258Q & Q1L257Q);


--Q1L286 is AUDIO_DAC:u11|rom~2330 at LCCOMB_X31_Y6_N0
Q1L286 = Q1L260Q & !Q1L259Q & Q1L258Q & Q1L257Q # !Q1L260Q & (Q1L258Q $ (Q1L259Q & !Q1L257Q));


--Q1L287 is AUDIO_DAC:u11|rom~2331 at LCCOMB_X31_Y6_N10
Q1L287 = Q1L286 $ (Q1L285 & (Q1L256Q # Q1L255Q));


--Q1L233 is AUDIO_DAC:u11|Mux~241 at LCCOMB_X30_Y6_N24
Q1L233 = Q1_SEL_Cont[3] & (Q1_SEL_Cont[2]) # !Q1_SEL_Cont[3] & (Q1_SEL_Cont[2] & Q1L284 # !Q1_SEL_Cont[2] & (Q1L287));


--Q1L288 is AUDIO_DAC:u11|rom~2332 at LCCOMB_X33_Y6_N16
Q1L288 = !Q1L260Q & Q1L257Q & (Q1L256Q $ !Q1L255Q);


--Q1L289 is AUDIO_DAC:u11|rom~2333 at LCCOMB_X33_Y6_N18
Q1L289 = Q1L257Q & !Q1L256Q & (Q1L255Q # !Q1L260Q) # !Q1L257Q & (Q1L260Q # Q1L256Q & Q1L255Q);


--Q1L290 is AUDIO_DAC:u11|rom~2334 at LCCOMB_X33_Y6_N14
Q1L290 = Q1L256Q & Q1L260Q & (Q1L257Q # !Q1L255Q) # !Q1L256Q & (Q1L257Q $ (Q1L255Q # Q1L260Q));


--Q1L291 is AUDIO_DAC:u11|rom~2335 at LCCOMB_X33_Y6_N22
Q1L291 = Q1L258Q & (Q1L289 # Q1L259Q) # !Q1L258Q & (Q1L290 & !Q1L259Q);


--Q1L292 is AUDIO_DAC:u11|rom~2336 at LCCOMB_X33_Y6_N20
Q1L292 = !Q1L260Q & (Q1L256Q & (Q1L255Q # Q1L257Q) # !Q1L256Q & Q1L255Q & Q1L257Q);


--Q1L293 is AUDIO_DAC:u11|rom~2337 at LCCOMB_X33_Y6_N0
Q1L293 = Q1L291 & (Q1L292 # !Q1L259Q) # !Q1L291 & Q1L288 & (Q1L259Q);


--Q1L234 is AUDIO_DAC:u11|Mux~242 at LCCOMB_X30_Y6_N6
Q1L234 = Q1L233 & (Q1L293 # !Q1_SEL_Cont[3]) # !Q1L233 & Q1L279 & (Q1_SEL_Cont[3]);


--Q1L294 is AUDIO_DAC:u11|rom~2338 at LCCOMB_X31_Y6_N4
Q1L294 = Q1L256Q & Q1L257Q & (Q1L258Q $ Q1L255Q) # !Q1L256Q & !Q1L258Q & Q1L255Q & !Q1L257Q;


--Q1L295 is AUDIO_DAC:u11|rom~2339 at LCCOMB_X31_Y6_N14
Q1L295 = Q1L260Q & (Q1L294 & !Q1L259Q) # !Q1L260Q & Q1L341;


--Q1L296 is AUDIO_DAC:u11|rom~2340 at LCCOMB_X31_Y6_N18
Q1L296 = Q1L256Q & Q1L257Q & (Q1L258Q # Q1L255Q) # !Q1L256Q & Q1L255Q & (Q1L258Q # !Q1L257Q);


--Q1L297 is AUDIO_DAC:u11|rom~2341 at LCCOMB_X31_Y6_N20
Q1L297 = Q1L257Q & (!Q1L255Q # !Q1L256Q) # !Q1L257Q & Q1L258Q & (Q1L256Q # !Q1L255Q);


--Q1L298 is AUDIO_DAC:u11|rom~2342 at LCCOMB_X31_Y6_N2
Q1L298 = !Q1L259Q & (Q1L260Q & Q1L296 # !Q1L260Q & (Q1L297));


--Q1L299 is AUDIO_DAC:u11|rom~2343 at LCCOMB_X31_Y6_N24
Q1L299 = Q1L256Q & Q1L257Q & (!Q1L255Q # !Q1L258Q) # !Q1L256Q & (Q1L258Q & (Q1L257Q # !Q1L255Q) # !Q1L258Q & Q1L255Q);


--Q1L300 is AUDIO_DAC:u11|rom~2344 at LCCOMB_X31_Y6_N26
Q1L300 = Q1L298 # !Q1L260Q & !Q1L299 & Q1L259Q;


--Q1L301 is AUDIO_DAC:u11|rom~2345 at LCCOMB_X31_Y5_N4
Q1L301 = Q1L258Q & (Q1L257Q # Q1L256Q # Q1L255Q);


--Q1L302 is AUDIO_DAC:u11|rom~2346 at LCCOMB_X31_Y5_N20
Q1L302 = Q1L259Q & (Q1L260Q # !Q1L301) # !Q1L259Q & (!Q1L260Q);


--Q1L235 is AUDIO_DAC:u11|Mux~243 at LCCOMB_X30_Y6_N12
Q1L235 = Q1_SEL_Cont[3] & (Q1_SEL_Cont[2]) # !Q1_SEL_Cont[3] & (Q1_SEL_Cont[2] & Q1L300 # !Q1_SEL_Cont[2] & (!Q1L302));


--Q1L303 is AUDIO_DAC:u11|rom~2347 at LCCOMB_X33_Y6_N12
Q1L303 = Q1L260Q # Q1L256Q & (Q1L257Q # !Q1L255Q);


--Q1L304 is AUDIO_DAC:u11|rom~2348 at LCCOMB_X33_Y6_N2
Q1L304 = Q1L256Q & (Q1L255Q $ Q1L257Q # !Q1L260Q) # !Q1L256Q & (Q1L255Q # Q1L260Q);


--Q1L305 is AUDIO_DAC:u11|rom~2349 at LCCOMB_X33_Y6_N8
Q1L305 = Q1L256Q & (Q1L255Q # Q1L260Q) # !Q1L256Q & (Q1L260Q & Q1L255Q # !Q1L260Q & (Q1L257Q));


--Q1L306 is AUDIO_DAC:u11|rom~2350 at LCCOMB_X33_Y6_N28
Q1L306 = Q1L258Q & (Q1L259Q # !Q1L304) # !Q1L258Q & (Q1L305 & !Q1L259Q);


--Q1L307 is AUDIO_DAC:u11|rom~2351 at LCCOMB_X33_Y6_N24
Q1L307 = !Q1L260Q & (Q1L256Q & !Q1L255Q & Q1L257Q # !Q1L256Q & Q1L255Q & !Q1L257Q);


--Q1L308 is AUDIO_DAC:u11|rom~2352 at LCCOMB_X33_Y6_N30
Q1L308 = Q1L306 & (Q1L307 # !Q1L259Q) # !Q1L306 & !Q1L303 & (Q1L259Q);


--Q1L236 is AUDIO_DAC:u11|Mux~244 at LCCOMB_X30_Y6_N20
Q1L236 = Q1L235 & (Q1L308 # !Q1_SEL_Cont[3]) # !Q1L235 & Q1L295 & (Q1_SEL_Cont[3]);


--Q1L237 is AUDIO_DAC:u11|Mux~245 at LCCOMB_X30_Y6_N28
Q1L237 = Q1_SEL_Cont[0] & (Q1L234 # Q1_SEL_Cont[1]) # !Q1_SEL_Cont[0] & (Q1L236 & !Q1_SEL_Cont[1]);


--Q1L309 is AUDIO_DAC:u11|rom~2353 at LCCOMB_X31_Y5_N2
Q1L309 = Q1L257Q & !Q1L255Q & (Q1L256Q # !Q1L258Q) # !Q1L257Q & (Q1L255Q);


--Q1L310 is AUDIO_DAC:u11|rom~2354 at LCCOMB_X31_Y5_N18
Q1L310 = Q1L257Q & (Q1L258Q & (!Q1L255Q) # !Q1L258Q & (Q1L255Q # !Q1L256Q)) # !Q1L257Q & (Q1L256Q & !Q1L255Q);


--Q1L311 is AUDIO_DAC:u11|rom~2355 at LCCOMB_X31_Y5_N12
Q1L311 = Q1L259Q & (Q1L309) # !Q1L259Q & Q1L310;


--Q1L312 is AUDIO_DAC:u11|rom~2356 at LCCOMB_X31_Y5_N14
Q1L312 = Q1L257Q & (!Q1L255Q) # !Q1L257Q & (Q1L258Q & (Q1L255Q) # !Q1L258Q & Q1L256Q & !Q1L255Q);


--Q1L313 is AUDIO_DAC:u11|rom~2357 at LCCOMB_X31_Y5_N24
Q1L313 = Q1L260Q & (!Q1L312 & !Q1L259Q) # !Q1L260Q & Q1L311;


--Q1L314 is AUDIO_DAC:u11|rom~2358 at LCCOMB_X32_Y5_N14
Q1L314 = Q1L258Q & (Q1L260Q & (Q1L259Q # Q1L257Q) # !Q1L260Q & (!Q1L257Q)) # !Q1L258Q & (Q1L259Q);


--Q1L315 is AUDIO_DAC:u11|rom~2359 at LCCOMB_X32_Y5_N6
Q1L315 = Q1L260Q # Q1L258Q & Q1L259Q;


--Q1L316 is AUDIO_DAC:u11|rom~2360 at LCCOMB_X32_Y5_N4
Q1L316 = Q1L256Q & (Q1L255Q $ !Q1L257Q # !Q1L258Q) # !Q1L256Q & (Q1L257Q # Q1L255Q & !Q1L258Q);


--Q1L317 is AUDIO_DAC:u11|rom~2361 at LCCOMB_X32_Y5_N2
Q1L317 = Q1L260Q & !Q1L259Q & !Q1L316 # !Q1L260Q & (Q1L337);


--Q1L238 is AUDIO_DAC:u11|Mux~246 at LCCOMB_X30_Y6_N10
Q1L238 = Q1_SEL_Cont[3] & (Q1L339 # Q1_SEL_Cont[2]) # !Q1_SEL_Cont[3] & Q1L317 & (!Q1_SEL_Cont[2]);


--Q1L318 is AUDIO_DAC:u11|rom~2362 at LCCOMB_X32_Y6_N10
Q1L318 = Q1L260Q # Q1L257Q & Q1L256Q;


--Q1L319 is AUDIO_DAC:u11|rom~2363 at LCCOMB_X32_Y6_N16
Q1L319 = Q1L256Q & (!Q1L260Q # !Q1L255Q) # !Q1L256Q & (Q1L255Q $ (Q1L257Q & Q1L260Q));


--Q1L320 is AUDIO_DAC:u11|rom~2364 at LCCOMB_X32_Y6_N14
Q1L320 = Q1L257Q & (Q1L256Q # Q1L255Q # !Q1L260Q) # !Q1L257Q & (Q1L260Q # Q1L256Q & Q1L255Q);


--Q1L321 is AUDIO_DAC:u11|rom~2365 at LCCOMB_X32_Y6_N0
Q1L321 = Q1L259Q & (Q1L258Q) # !Q1L259Q & (Q1L258Q & (!Q1L319) # !Q1L258Q & Q1L320);


--Q1L322 is AUDIO_DAC:u11|rom~2366 at LCCOMB_X32_Y6_N6
Q1L322 = !Q1L260Q & (Q1L257Q & !Q1L256Q # !Q1L257Q & (Q1L255Q));


--Q1L323 is AUDIO_DAC:u11|rom~2367 at LCCOMB_X32_Y6_N20
Q1L323 = Q1L321 & (Q1L322 # !Q1L259Q) # !Q1L321 & !Q1L318 & Q1L259Q;


--Q1L239 is AUDIO_DAC:u11|Mux~247 at LCCOMB_X30_Y6_N14
Q1L239 = Q1L238 & (Q1L323 # !Q1_SEL_Cont[2]) # !Q1L238 & (Q1L313 & Q1_SEL_Cont[2]);


--Q1L240 is AUDIO_DAC:u11|Mux~248 at LCCOMB_X30_Y6_N22
Q1L240 = Q1L237 & (Q1L239 # !Q1_SEL_Cont[1]) # !Q1L237 & Q1L232 & (Q1_SEL_Cont[1]);


--Q1L254 is AUDIO_DAC:u11|oAUD_DATA~55 at LCCOMB_X30_Y14_N0
Q1L254 = !SW[1] & (SW[0] & Q1L230 # !SW[0] & (Q1L240));


--S2__clk0 is VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 at PLL_3
S2__clk0 = PLL.CLK0(.ENA(), .CLKSWITCH(), .ARESET(!GLOBAL(B1L71)), .PFDENA(), .INCLK(CLOCK_27[0]), .INCLK());

--S2__clk1 is VGA_Audio_PLL:p1|altpll:altpll_component|_clk1 at PLL_3
S2__clk1 = PLL.CLK1(.ENA(), .CLKSWITCH(), .ARESET(!GLOBAL(B1L71)), .PFDENA(), .INCLK(CLOCK_27[0]), .INCLK());


--K1_CMD_Tmp[8] is CMD_Decode:u5|CMD_Tmp[8] at LCFF_X15_Y10_N17
K1_CMD_Tmp[8] = DFFEAS(K1L13, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_f_SEG7 is CMD_Decode:u5|f_SEG7 at LCFF_X14_Y8_N25
K1_f_SEG7 = DFFEAS(K1L204, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1_CMD_Tmp[63] is CMD_Decode:u5|CMD_Tmp[63] at LCFF_X15_Y9_N5
K1_CMD_Tmp[63] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[55],  ,  , VCC);


--K1_CMD_Tmp[62] is CMD_Decode:u5|CMD_Tmp[62] at LCFF_X15_Y9_N19
K1_CMD_Tmp[62] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[54],  ,  , VCC);


--K1_CMD_Tmp[61] is CMD_Decode:u5|CMD_Tmp[61] at LCFF_X15_Y9_N13
K1_CMD_Tmp[61] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[53],  ,  , VCC);


--K1_CMD_Tmp[59] is CMD_Decode:u5|CMD_Tmp[59] at LCFF_X15_Y9_N7
K1_CMD_Tmp[59] = DFFEAS(K1L83, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1L96 is CMD_Decode:u5|Equal~628 at LCCOMB_X15_Y9_N12
K1L96 = !K1_CMD_Tmp[59] & K1_CMD_Tmp[63] & !K1_CMD_Tmp[61] & !K1_CMD_Tmp[62];


--K1_CMD_Tmp[56] is CMD_Decode:u5|CMD_Tmp[56] at LCFF_X15_Y8_N23
K1_CMD_Tmp[56] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[48],  ,  , VCC);


--K1_CMD_Tmp[60] is CMD_Decode:u5|CMD_Tmp[60] at LCFF_X13_Y8_N13
K1_CMD_Tmp[60] = DFFEAS(K1L85, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1L97 is CMD_Decode:u5|Equal~629 at LCCOMB_X15_Y8_N22
K1L97 = K1_CMD_Tmp[56] & !K1_CMD_Tmp[60];


--K1_CMD_Tmp[57] is CMD_Decode:u5|CMD_Tmp[57] at LCFF_X15_Y8_N1
K1_CMD_Tmp[57] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[49],  ,  , VCC);


--K1_CMD_Tmp[58] is CMD_Decode:u5|CMD_Tmp[58] at LCFF_X15_Y8_N5
K1_CMD_Tmp[58] = DFFEAS(K1L81, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1L98 is CMD_Decode:u5|Equal~630 at LCCOMB_X15_Y9_N20
K1L98 = K1L97 & K1_CMD_Tmp[57] & !K1_CMD_Tmp[58] & K1L96;


--K1_CMD_Tmp[7] is CMD_Decode:u5|CMD_Tmp[7] at LCFF_X15_Y8_N7
K1_CMD_Tmp[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, F1_oRxD_DATA[7],  ,  , VCC);


--K1_CMD_Tmp[3] is CMD_Decode:u5|CMD_Tmp[3] at LCFF_X15_Y9_N23
K1_CMD_Tmp[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, F1_oRxD_DATA[3],  ,  , VCC);


--K1_CMD_Tmp[4] is CMD_Decode:u5|CMD_Tmp[4] at LCFF_X15_Y9_N3
K1_CMD_Tmp[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, F1_oRxD_DATA[4],  ,  , VCC);


--K1_CMD_Tmp[0] is CMD_Decode:u5|CMD_Tmp[0] at LCFF_X15_Y10_N13
K1_CMD_Tmp[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, F1_oRxD_DATA[0],  ,  , VCC);


--K1L99 is CMD_Decode:u5|Equal~631 at LCCOMB_X15_Y9_N2
K1L99 = K1_CMD_Tmp[7] & !K1_CMD_Tmp[0] & !K1_CMD_Tmp[4] & K1_CMD_Tmp[3];


--K1_CMD_Tmp[6] is CMD_Decode:u5|CMD_Tmp[6] at LCFF_X15_Y9_N25
K1_CMD_Tmp[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, F1_oRxD_DATA[6],  ,  , VCC);


--K1_CMD_Tmp[2] is CMD_Decode:u5|CMD_Tmp[2] at LCFF_X15_Y10_N25
K1_CMD_Tmp[2] = DFFEAS(K1L6, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[5] is CMD_Decode:u5|CMD_Tmp[5] at LCFF_X15_Y9_N29
K1_CMD_Tmp[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, F1_oRxD_DATA[5],  ,  , VCC);


--K1_CMD_Tmp[1] is CMD_Decode:u5|CMD_Tmp[1] at LCFF_X15_Y10_N27
K1_CMD_Tmp[1] = DFFEAS(K1L4, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1L172 is CMD_Decode:u5|always5~43 at LCCOMB_X15_Y9_N28
K1L172 = K1_CMD_Tmp[6] & !K1_CMD_Tmp[1] & !K1_CMD_Tmp[5] & K1_CMD_Tmp[2];


--K1L509 is CMD_Decode:u5|oSEG7_DIG[0]~47 at LCCOMB_X15_Y9_N0
K1L509 = K1L98 & K1L99 & K1L172 & K1_f_SEG7;


--K1_CMD_Tmp[9] is CMD_Decode:u5|CMD_Tmp[9] at LCFF_X15_Y10_N11
K1_CMD_Tmp[9] = DFFEAS(K1L15, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[10] is CMD_Decode:u5|CMD_Tmp[10] at LCFF_X15_Y10_N21
K1_CMD_Tmp[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[2],  ,  , VCC);


--K1_CMD_Tmp[11] is CMD_Decode:u5|CMD_Tmp[11] at LCFF_X15_Y9_N31
K1_CMD_Tmp[11] = DFFEAS(K1L18, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[12] is CMD_Decode:u5|CMD_Tmp[12] at LCFF_X15_Y9_N9
K1_CMD_Tmp[12] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[4],  ,  , VCC);


--K1_CMD_Tmp[13] is CMD_Decode:u5|CMD_Tmp[13] at LCFF_X15_Y10_N15
K1_CMD_Tmp[13] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[5],  ,  , VCC);


--K1_CMD_Tmp[14] is CMD_Decode:u5|CMD_Tmp[14] at LCFF_X15_Y10_N31
K1_CMD_Tmp[14] = DFFEAS(K1L22, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[15] is CMD_Decode:u5|CMD_Tmp[15] at LCFF_X15_Y9_N27
K1_CMD_Tmp[15] = DFFEAS(K1L24, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[16] is CMD_Decode:u5|CMD_Tmp[16] at LCFF_X15_Y10_N19
K1_CMD_Tmp[16] = DFFEAS(K1L26, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[17] is CMD_Decode:u5|CMD_Tmp[17] at LCFF_X15_Y10_N29
K1_CMD_Tmp[17] = DFFEAS(K1L28, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[18] is CMD_Decode:u5|CMD_Tmp[18] at LCFF_X15_Y7_N23
K1_CMD_Tmp[18] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[10],  ,  , VCC);


--K1_CMD_Tmp[19] is CMD_Decode:u5|CMD_Tmp[19] at LCFF_X16_Y6_N9
K1_CMD_Tmp[19] = DFFEAS(K1L31, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[20] is CMD_Decode:u5|CMD_Tmp[20] at LCFF_X16_Y6_N5
K1_CMD_Tmp[20] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[12],  ,  , VCC);


--K1_CMD_Tmp[21] is CMD_Decode:u5|CMD_Tmp[21] at LCFF_X15_Y7_N9
K1_CMD_Tmp[21] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[13],  ,  , VCC);


--K1_CMD_Tmp[22] is CMD_Decode:u5|CMD_Tmp[22] at LCFF_X15_Y8_N13
K1_CMD_Tmp[22] = DFFEAS(K1L35, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[23] is CMD_Decode:u5|CMD_Tmp[23] at LCFF_X16_Y7_N11
K1_CMD_Tmp[23] = DFFEAS(K1L37, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_f_LED is CMD_Decode:u5|f_LED at LCFF_X14_Y8_N1
K1_f_LED = DFFEAS(K1L189, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L376 is CMD_Decode:u5|oLED_GREEN[0]~16 at LCCOMB_X15_Y9_N10
K1L376 = K1L172 & K1_f_LED & K1L98 & K1L99;


--K1_CMD_Tmp[24] is CMD_Decode:u5|CMD_Tmp[24] at LCFF_X15_Y7_N25
K1_CMD_Tmp[24] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[16],  ,  , VCC);


--K1_CMD_Tmp[25] is CMD_Decode:u5|CMD_Tmp[25] at LCFF_X15_Y7_N11
K1_CMD_Tmp[25] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[17],  ,  , VCC);


--K1_CMD_Tmp[26] is CMD_Decode:u5|CMD_Tmp[26] at LCFF_X15_Y7_N31
K1_CMD_Tmp[26] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[18],  ,  , VCC);


--K1_CMD_Tmp[27] is CMD_Decode:u5|CMD_Tmp[27] at LCFF_X16_Y6_N31
K1_CMD_Tmp[27] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[19],  ,  , VCC);


--K1_CMD_Tmp[28] is CMD_Decode:u5|CMD_Tmp[28] at LCFF_X15_Y7_N1
K1_CMD_Tmp[28] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[20],  ,  , VCC);


--K1_CMD_Tmp[29] is CMD_Decode:u5|CMD_Tmp[29] at LCFF_X15_Y7_N15
K1_CMD_Tmp[29] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[21],  ,  , VCC);


--K1_CMD_Tmp[30] is CMD_Decode:u5|CMD_Tmp[30] at LCFF_X15_Y8_N19
K1_CMD_Tmp[30] = DFFEAS(K1L45, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[31] is CMD_Decode:u5|CMD_Tmp[31] at LCFF_X16_Y7_N3
K1_CMD_Tmp[31] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[23],  ,  , VCC);


--K1_CMD_Tmp[32] is CMD_Decode:u5|CMD_Tmp[32] at LCFF_X16_Y7_N25
K1_CMD_Tmp[32] = DFFEAS(K1L48, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[33] is CMD_Decode:u5|CMD_Tmp[33] at LCFF_X16_Y7_N7
K1_CMD_Tmp[33] = DFFEAS(K1L50, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--AB1_SA[0] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0] at LCFF_X14_Y7_N9
AB1_SA[0] = DFFEAS(AB1L25, GLOBAL(S1L2),  ,  ,  , KEY[0],  ,  , AB1L46);


--Z1_ST[8] is Multi_Sdram:u3|Sdram_Controller:u1|ST[8] at LCFF_X12_Y7_N5
Z1_ST[8] = DFFEAS(Z1L115, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1_ST[7] is Multi_Sdram:u3|Sdram_Controller:u1|ST[7] at LCFF_X12_Y7_N3
Z1_ST[7] = DFFEAS(Z1L109, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1L51 is Multi_Sdram:u3|Sdram_Controller:u1|Equal~492 at LCCOMB_X12_Y7_N0
Z1L51 = !Z1_ST[8] & !Z1_ST[7];


--Z1_ST[4] is Multi_Sdram:u3|Sdram_Controller:u1|ST[4] at LCFF_X12_Y7_N11
Z1_ST[4] = DFFEAS(Z1L103, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1_ST[6] is Multi_Sdram:u3|Sdram_Controller:u1|ST[6] at LCFF_X12_Y7_N7
Z1_ST[6] = DFFEAS(Z1L107, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1_ST[5] is Multi_Sdram:u3|Sdram_Controller:u1|ST[5] at LCFF_X12_Y7_N9
Z1_ST[5] = DFFEAS(Z1L105, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1L52 is Multi_Sdram:u3|Sdram_Controller:u1|Equal~493 at LCCOMB_X12_Y7_N30
Z1L52 = !Z1_ST[6] & Z1L51 & !Z1_ST[5] & !Z1_ST[4];


--Z1_ST[1] is Multi_Sdram:u3|Sdram_Controller:u1|ST[1] at LCFF_X11_Y7_N31
Z1_ST[1] = DFFEAS(Z1L143, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1_ST[0] is Multi_Sdram:u3|Sdram_Controller:u1|ST[0] at LCFF_X11_Y7_N7
Z1_ST[0] = DFFEAS(Z1L95, GLOBAL(S1L2), KEY[0],  ,  , Z1_ST[0],  ,  , Z1L114);


--Z1L49 is Multi_Sdram:u3|Sdram_Controller:u1|Decoder~1171 at LCCOMB_X11_Y7_N24
Z1L49 = !Z1_ST[0] & !Z1_ST[1];


--Z1_ST[2] is Multi_Sdram:u3|Sdram_Controller:u1|ST[2] at LCFF_X11_Y7_N15
Z1_ST[2] = DFFEAS(Z1L99, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1_ST[3] is Multi_Sdram:u3|Sdram_Controller:u1|ST[3] at LCFF_X11_Y7_N23
Z1_ST[3] = DFFEAS(Z1L101, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1L53 is Multi_Sdram:u3|Sdram_Controller:u1|Equal~494 at LCCOMB_X11_Y7_N8
Z1L53 = Z1L49 & !Z1_ST[3] & Z1_ST[2] & Z1L52;


--Z1L81 is Multi_Sdram:u3|Sdram_Controller:u1|SA~462 at LCCOMB_X14_Y6_N24
Z1L81 = !Z1L53 & AB1_SA[0];


--AB1_SA[1] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[1] at LCFF_X14_Y6_N1
AB1_SA[1] = DFFEAS(AB1L28, GLOBAL(S1L2),  ,  ,  , KEY[0],  ,  , AB1L46);


--Z1L82 is Multi_Sdram:u3|Sdram_Controller:u1|SA~463 at LCCOMB_X14_Y6_N4
Z1L82 = !Z1L53 & AB1_SA[1];


--AB1_SA[2] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[2] at LCFF_X14_Y6_N29
AB1_SA[2] = DFFEAS(AB1L31, GLOBAL(S1L2),  ,  ,  , KEY[0],  ,  , AB1L46);


--Z1L83 is Multi_Sdram:u3|Sdram_Controller:u1|SA~464 at LCCOMB_X14_Y6_N8
Z1L83 = !Z1L53 & AB1_SA[2];


--AB1_SA[3] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[3] at LCFF_X14_Y7_N31
AB1_SA[3] = DFFEAS(AB1L47, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1L84 is Multi_Sdram:u3|Sdram_Controller:u1|SA~465 at LCCOMB_X14_Y7_N24
Z1L84 = !Z1L53 & AB1_SA[3];


--AB1_SA[4] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[4] at LCFF_X13_Y7_N19
AB1_SA[4] = DFFEAS(AB1L35, GLOBAL(S1L2),  ,  ,  , KEY[0],  ,  , AB1L46);


--Z1L85 is Multi_Sdram:u3|Sdram_Controller:u1|SA~466 at LCCOMB_X11_Y7_N2
Z1L85 = AB1_SA[4] & !Z1L53;


--AB1_SA[5] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[5] at LCFF_X13_Y7_N1
AB1_SA[5] = DFFEAS(AB1L38, GLOBAL(S1L2),  ,  ,  , KEY[0],  ,  , AB1L46);


--Z1L86 is Multi_Sdram:u3|Sdram_Controller:u1|SA~467 at LCCOMB_X11_Y7_N4
Z1L86 = !Z1L53 & AB1_SA[5];


--AB1_SA[6] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[6] at LCFF_X14_Y7_N3
AB1_SA[6] = DFFEAS(AB1L48, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1L87 is Multi_Sdram:u3|Sdram_Controller:u1|SA~468 at LCCOMB_X14_Y7_N16
Z1L87 = !Z1L53 & AB1_SA[6];


--AB1_SA[7] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[7] at LCFF_X14_Y6_N31
AB1_SA[7] = DFFEAS(AB1L49, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1L88 is Multi_Sdram:u3|Sdram_Controller:u1|SA~469 at LCCOMB_X14_Y6_N20
Z1L88 = !Z1L53 & AB1_SA[7];


--AB1_SA[8] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[8] at LCFF_X10_Y7_N13
AB1_SA[8] = DFFEAS(AB1L51, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1L89 is Multi_Sdram:u3|Sdram_Controller:u1|SA~470 at LCCOMB_X10_Y7_N8
Z1L89 = !Z1L53 & AB1_SA[8];


--AB1_SA[9] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[9] at LCFF_X10_Y7_N7
AB1_SA[9] = DFFEAS(AB1L52, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1L90 is Multi_Sdram:u3|Sdram_Controller:u1|SA~471 at LCCOMB_X10_Y7_N20
Z1L90 = Z1L53 # AB1_SA[9];


--AB1_SA[10] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[10] at LCFF_X10_Y7_N3
AB1_SA[10] = DFFEAS(AB1L50, GLOBAL(S1L2),  ,  ,  ,  ,  , !KEY[0],  );


--Z1L91 is Multi_Sdram:u3|Sdram_Controller:u1|SA~472 at LCCOMB_X10_Y7_N16
Z1L91 = !Z1L53 & AB1_SA[10];


--AB1_SA[11] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[11] at LCFF_X10_Y7_N23
AB1_SA[11] = DFFEAS(AB1L53, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1L92 is Multi_Sdram:u3|Sdram_Controller:u1|SA~473 at LCCOMB_X10_Y7_N4
Z1L92 = !Z1L53 & AB1_SA[11];


--Z1L54 is Multi_Sdram:u3|Sdram_Controller:u1|Equal~495 at LCCOMB_X11_Y7_N28
Z1L54 = Z1_ST[0] & Z1_ST[1];


--Z1L58 is Multi_Sdram:u3|Sdram_Controller:u1|LessThan~74 at LCCOMB_X11_Y7_N10
Z1L58 = !Z1L54 & !Z1_ST[3] & !Z1_ST[2] & Z1L52;


--Z1_Write is Multi_Sdram:u3|Sdram_Controller:u1|Write at LCFF_X11_Y8_N29
Z1_Write = DFFEAS(Z1L122, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1_Read is Multi_Sdram:u3|Sdram_Controller:u1|Read at LCFF_X11_Y8_N17
Z1_Read = DFFEAS(Z1L66, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1L48 is Multi_Sdram:u3|Sdram_Controller:u1|DQM~86 at LCCOMB_X11_Y7_N0
Z1L48 = Z1L58 # Z1_Write & (Z1L53) # !Z1_Write & !Z1_Read;


--AB1_WE_N is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|WE_N at LCFF_X9_Y7_N11
AB1_WE_N = DFFEAS(AB1L57, GLOBAL(S1L2),  ,  ,  , VCC,  ,  , !KEY[0]);


--Z1L119 is Multi_Sdram:u3|Sdram_Controller:u1|WE_N~41 at LCCOMB_X9_Y7_N16
Z1L119 = !Z1L53 & AB1_WE_N;


--AB1_CAS_N is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N at LCFF_X9_Y7_N19
AB1_CAS_N = DFFEAS(AB1L8, GLOBAL(S1L2),  ,  ,  , VCC,  ,  , !KEY[0]);


--Z1L7 is Multi_Sdram:u3|Sdram_Controller:u1|CAS_N~9 at LCCOMB_X9_Y7_N14
Z1L7 = Z1L53 # AB1_CAS_N;


--AB1_RAS_N is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N at LCFF_X9_Y7_N3
AB1_RAS_N = DFFEAS(AB1L19, GLOBAL(S1L2),  ,  ,  , VCC,  ,  , !KEY[0]);


--Z1L64 is Multi_Sdram:u3|Sdram_Controller:u1|RAS_N~41 at LCCOMB_X9_Y7_N22
Z1L64 = !Z1L53 & AB1_RAS_N;


--AB1_CS_N[0] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0] at LCFF_X5_Y11_N17
AB1_CS_N[0] = DFFEAS(AB1L13, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--AB1_BA[0] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[0] at LCFF_X12_Y6_N19
AB1_BA[0] = DFFEAS(AB1L4, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--AB1_BA[1] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA[1] at LCFF_X12_Y6_N7
AB1_BA[1] = DFFEAS(AB1L5, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Q1_FLASH_Cont[0] is AUDIO_DAC:u11|FLASH_Cont[0] at LCFF_X24_Y6_N11
Q1_FLASH_Cont[0] = DFFEAS(Q1L10, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[0] is CMD_Decode:u5|oFL_ADDR[0] at LCFF_X22_Y7_N23
K1_oFL_ADDR[0] = DFFEAS(K1L299, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--K1_oFL_Select[0] is CMD_Decode:u5|oFL_Select[0] at LCFF_X20_Y8_N19
K1_oFL_Select[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L361, K1_CMD_Tmp[8],  ,  , VCC);


--W1L38 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[0]~352 at LCCOMB_X22_Y6_N0
W1L38 = K1_oFL_Select[0] & (Q1_FLASH_Cont[0]) # !K1_oFL_Select[0] & K1_oFL_ADDR[0];


--K1_oFL_Select[1] is CMD_Decode:u5|oFL_Select[1] at LCFF_X20_Y8_N29
K1_oFL_Select[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L361, K1_CMD_Tmp[9],  ,  , VCC);


--W1_mFL_Start is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_Start at LCFF_X20_Y8_N21
W1_mFL_Start = DFFEAS(W1L29, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1_oFL_Start is CMD_Decode:u5|oFL_Start at LCFF_X18_Y8_N9
K1_oFL_Start = DFFEAS(K1L109, GLOBAL(A1L14), KEY[0],  , K1_f_FLASH,  ,  ,  ,  );


--W1L1 is Multi_Flash:u2|Flash_Multiplexer:u0|Equal~213 at LCCOMB_X20_Y8_N28
W1L1 = K1_oFL_Select[1] # K1_oFL_Select[0];


--X1_preStart is Multi_Flash:u2|Flash_Controller:u1|preStart at LCFF_X20_Y8_N3
X1_preStart = DFFEAS(W1L70, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--X1L83 is Multi_Flash:u2|Flash_Controller:u1|Equal~59 at LCCOMB_X20_Y8_N16
X1L83 = !X1_preStart & (W1L1 & W1_mFL_Start # !W1L1 & (K1_oFL_Start));


--X1L250 is Multi_Flash:u2|Flash_Controller:u1|r_CMD[2]~0 at LCCOMB_X20_Y7_N28
X1L250 = X1L83 & KEY[0];


--X1_mStart is Multi_Flash:u2|Flash_Controller:u1|mStart at LCFF_X20_Y7_N27
X1_mStart = DFFEAS(X1L208, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--X1L139 is Multi_Flash:u2|Flash_Controller:u1|ST~412 at LCCOMB_X21_Y5_N0
X1L139 = X1_ST.P3_PRG & !X1_mStart;


--X1_mACT is Multi_Flash:u2|Flash_Controller:u1|mACT at LCFF_X23_Y3_N9
X1_mACT = DFFEAS(X1L84, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--X1_r_CMD[0] is Multi_Flash:u2|Flash_Controller:u1|r_CMD[0] at LCFF_X20_Y5_N1
X1_r_CMD[0] = DFFEAS(W1L60, GLOBAL(A1L14),  ,  , X1L250,  ,  ,  ,  );


--X1_r_CMD[2] is Multi_Flash:u2|Flash_Controller:u1|r_CMD[2] at LCFF_X20_Y6_N23
X1_r_CMD[2] = DFFEAS(W1L61, GLOBAL(A1L14),  ,  , X1L250,  ,  ,  ,  );


--X1L140 is Multi_Flash:u2|Flash_Controller:u1|ST~413 at LCCOMB_X21_Y4_N12
X1L140 = X1_mStart & !X1_r_CMD[2] & !X1_r_CMD[0];


--X1L82 is Multi_Flash:u2|Flash_Controller:u1|Decoder~86 at LCCOMB_X21_Y4_N16
X1L82 = X1_r_CMD[2] & !X1_r_CMD[0];


--X1L141 is Multi_Flash:u2|Flash_Controller:u1|ST~414 at LCCOMB_X21_Y4_N18
X1L141 = X1_mACT & (X1L82 # X1_mStart # !X1_ST.P5);


--X1L142 is Multi_Flash:u2|Flash_Controller:u1|ST~415 at LCCOMB_X21_Y5_N22
X1L142 = !X1_mStart & X1_ST.P1;


--X1L150 is Multi_Flash:u2|Flash_Controller:u1|Select~171 at LCCOMB_X21_Y5_N24
X1L150 = X1_ST.P4 # X1_ST.P5 & (X1_r_CMD[0] # !X1_r_CMD[2]);


--Q1_FLASH_Cont[1] is AUDIO_DAC:u11|FLASH_Cont[1] at LCFF_X24_Y6_N13
Q1_FLASH_Cont[1] = DFFEAS(Q1L13, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[1] is CMD_Decode:u5|oFL_ADDR[1] at LCFF_X21_Y6_N31
K1_oFL_ADDR[1] = DFFEAS(K1L301, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L39 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[1]~353 at LCCOMB_X22_Y6_N6
W1L39 = K1_oFL_Select[0] & (Q1_FLASH_Cont[1]) # !K1_oFL_Select[0] & K1_oFL_ADDR[1];


--X1L143 is Multi_Flash:u2|Flash_Controller:u1|ST~416 at LCCOMB_X21_Y5_N28
X1L143 = !X1_r_CMD[0] & !X1_mStart & X1_ST.P2;


--X1L144 is Multi_Flash:u2|Flash_Controller:u1|ST~417 at LCCOMB_X21_Y5_N20
X1L144 = X1_r_CMD[0] & !X1_mStart & !X1_r_CMD[2] & X1_ST.P2;


--X1L145 is Multi_Flash:u2|Flash_Controller:u1|ST~418 at LCCOMB_X21_Y5_N10
X1L145 = !X1_mStart & X1_ST.P3;


--X1L146 is Multi_Flash:u2|Flash_Controller:u1|ST~419 at LCCOMB_X21_Y4_N24
X1L146 = X1_mStart & (X1_r_CMD[2] # X1_r_CMD[0]);


--X1L147 is Multi_Flash:u2|Flash_Controller:u1|ST~420 at LCCOMB_X21_Y5_N6
X1L147 = !X1_r_CMD[0] & X1_r_CMD[2] & X1_ST.P5 & !X1_mStart;


--X1L148 is Multi_Flash:u2|Flash_Controller:u1|ST~421 at LCCOMB_X21_Y5_N12
X1L148 = X1_r_CMD[0] & !X1_mStart & X1_r_CMD[2] & X1_ST.P2;


--Q1_FLASH_Cont[2] is AUDIO_DAC:u11|FLASH_Cont[2] at LCFF_X24_Y6_N15
Q1_FLASH_Cont[2] = DFFEAS(Q1L16, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[2] is CMD_Decode:u5|oFL_ADDR[2] at LCFF_X21_Y6_N5
K1_oFL_ADDR[2] = DFFEAS(K1L303, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L40 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[2]~354 at LCCOMB_X23_Y5_N22
W1L40 = K1_oFL_Select[0] & (Q1_FLASH_Cont[2]) # !K1_oFL_Select[0] & K1_oFL_ADDR[2];


--Q1_FLASH_Cont[3] is AUDIO_DAC:u11|FLASH_Cont[3] at LCFF_X24_Y6_N17
Q1_FLASH_Cont[3] = DFFEAS(Q1L19, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[3] is CMD_Decode:u5|oFL_ADDR[3] at LCFF_X22_Y6_N27
K1_oFL_ADDR[3] = DFFEAS(K1L305, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L41 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[3]~355 at LCCOMB_X22_Y6_N30
W1L41 = K1_oFL_Select[0] & (Q1_FLASH_Cont[3]) # !K1_oFL_Select[0] & K1_oFL_ADDR[3];


--Q1_FLASH_Cont[4] is AUDIO_DAC:u11|FLASH_Cont[4] at LCFF_X24_Y6_N19
Q1_FLASH_Cont[4] = DFFEAS(Q1L22, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[4] is CMD_Decode:u5|oFL_ADDR[4] at LCFF_X22_Y7_N1
K1_oFL_ADDR[4] = DFFEAS(K1L307, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L42 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[4]~356 at LCCOMB_X23_Y5_N2
W1L42 = K1_oFL_Select[0] & (Q1_FLASH_Cont[4]) # !K1_oFL_Select[0] & K1_oFL_ADDR[4];


--Q1_FLASH_Cont[5] is AUDIO_DAC:u11|FLASH_Cont[5] at LCFF_X24_Y6_N21
Q1_FLASH_Cont[5] = DFFEAS(Q1L25, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[5] is CMD_Decode:u5|oFL_ADDR[5] at LCFF_X19_Y7_N21
K1_oFL_ADDR[5] = DFFEAS(K1L309, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L43 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[5]~357 at LCCOMB_X22_Y6_N4
W1L43 = K1_oFL_Select[0] & (Q1_FLASH_Cont[5]) # !K1_oFL_Select[0] & K1_oFL_ADDR[5];


--Q1_FLASH_Cont[6] is AUDIO_DAC:u11|FLASH_Cont[6] at LCFF_X24_Y6_N23
Q1_FLASH_Cont[6] = DFFEAS(Q1L28, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[6] is CMD_Decode:u5|oFL_ADDR[6] at LCFF_X21_Y7_N9
K1_oFL_ADDR[6] = DFFEAS(K1L311, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L44 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[6]~358 at LCCOMB_X23_Y5_N26
W1L44 = K1_oFL_Select[0] & Q1_FLASH_Cont[6] # !K1_oFL_Select[0] & (K1_oFL_ADDR[6]);


--Q1_FLASH_Cont[7] is AUDIO_DAC:u11|FLASH_Cont[7] at LCFF_X24_Y6_N25
Q1_FLASH_Cont[7] = DFFEAS(Q1L31, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[7] is CMD_Decode:u5|oFL_ADDR[7] at LCFF_X19_Y6_N11
K1_oFL_ADDR[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L298, K1_CMD_Tmp[31],  ,  , VCC);


--W1L45 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[7]~359 at LCCOMB_X22_Y6_N20
W1L45 = K1_oFL_Select[0] & (Q1_FLASH_Cont[7]) # !K1_oFL_Select[0] & K1_oFL_ADDR[7];


--Q1_FLASH_Cont[8] is AUDIO_DAC:u11|FLASH_Cont[8] at LCFF_X24_Y6_N27
Q1_FLASH_Cont[8] = DFFEAS(Q1L34, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[8] is CMD_Decode:u5|oFL_ADDR[8] at LCFF_X22_Y7_N5
K1_oFL_ADDR[8] = DFFEAS(K1L314, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L46 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[8]~360 at LCCOMB_X23_Y5_N28
W1L46 = K1_oFL_Select[0] & Q1_FLASH_Cont[8] # !K1_oFL_Select[0] & (K1_oFL_ADDR[8]);


--Q1_FLASH_Cont[9] is AUDIO_DAC:u11|FLASH_Cont[9] at LCFF_X24_Y6_N29
Q1_FLASH_Cont[9] = DFFEAS(Q1L37, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[9] is CMD_Decode:u5|oFL_ADDR[9] at LCFF_X21_Y6_N19
K1_oFL_ADDR[9] = DFFEAS(K1L316, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L47 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[9]~361 at LCCOMB_X22_Y5_N4
W1L47 = K1_oFL_Select[0] & (Q1_FLASH_Cont[9]) # !K1_oFL_Select[0] & K1_oFL_ADDR[9];


--Q1_FLASH_Cont[10] is AUDIO_DAC:u11|FLASH_Cont[10] at LCFF_X24_Y6_N31
Q1_FLASH_Cont[10] = DFFEAS(Q1L40, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[10] is CMD_Decode:u5|oFL_ADDR[10] at LCFF_X22_Y6_N3
K1_oFL_ADDR[10] = DFFEAS(K1L318, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L48 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[10]~362 at LCCOMB_X22_Y6_N18
W1L48 = K1_oFL_Select[0] & (Q1_FLASH_Cont[10]) # !K1_oFL_Select[0] & K1_oFL_ADDR[10];


--Q1_FLASH_Cont[11] is AUDIO_DAC:u11|FLASH_Cont[11] at LCFF_X24_Y5_N1
Q1_FLASH_Cont[11] = DFFEAS(Q1L43, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[11] is CMD_Decode:u5|oFL_ADDR[11] at LCFF_X19_Y6_N17
K1_oFL_ADDR[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L298, K1_CMD_Tmp[35],  ,  , VCC);


--W1L49 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[11]~363 at LCCOMB_X22_Y5_N0
W1L49 = K1_oFL_Select[0] & Q1_FLASH_Cont[11] # !K1_oFL_Select[0] & (K1_oFL_ADDR[11]);


--Q1_FLASH_Cont[12] is AUDIO_DAC:u11|FLASH_Cont[12] at LCFF_X24_Y5_N3
Q1_FLASH_Cont[12] = DFFEAS(Q1L46, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[12] is CMD_Decode:u5|oFL_ADDR[12] at LCFF_X19_Y7_N19
K1_oFL_ADDR[12] = DFFEAS(K1L321, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L50 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[12]~364 at LCCOMB_X20_Y5_N26
W1L50 = K1_oFL_Select[0] & Q1_FLASH_Cont[12] # !K1_oFL_Select[0] & (K1_oFL_ADDR[12]);


--Q1_FLASH_Cont[13] is AUDIO_DAC:u11|FLASH_Cont[13] at LCFF_X24_Y5_N5
Q1_FLASH_Cont[13] = DFFEAS(Q1L49, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[13] is CMD_Decode:u5|oFL_ADDR[13] at LCFF_X19_Y7_N15
K1_oFL_ADDR[13] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L298, K1_CMD_Tmp[37],  ,  , VCC);


--W1L51 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[13]~365 at LCCOMB_X20_Y5_N12
W1L51 = K1_oFL_Select[0] & Q1_FLASH_Cont[13] # !K1_oFL_Select[0] & (K1_oFL_ADDR[13]);


--Q1_FLASH_Cont[14] is AUDIO_DAC:u11|FLASH_Cont[14] at LCFF_X24_Y5_N7
Q1_FLASH_Cont[14] = DFFEAS(Q1L52, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[14] is CMD_Decode:u5|oFL_ADDR[14] at LCFF_X20_Y6_N17
K1_oFL_ADDR[14] = DFFEAS(K1L324, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L52 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[14]~366 at LCCOMB_X20_Y5_N28
W1L52 = K1_oFL_Select[0] & (Q1_FLASH_Cont[14]) # !K1_oFL_Select[0] & K1_oFL_ADDR[14];


--Q1_FLASH_Cont[15] is AUDIO_DAC:u11|FLASH_Cont[15] at LCFF_X24_Y5_N9
Q1_FLASH_Cont[15] = DFFEAS(Q1L55, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[15] is CMD_Decode:u5|oFL_ADDR[15] at LCFF_X19_Y6_N13
K1_oFL_ADDR[15] = DFFEAS(K1L326, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L53 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[15]~367 at LCCOMB_X20_Y5_N24
W1L53 = K1_oFL_Select[0] & (Q1_FLASH_Cont[15]) # !K1_oFL_Select[0] & K1_oFL_ADDR[15];


--Q1_FLASH_Cont[16] is AUDIO_DAC:u11|FLASH_Cont[16] at LCFF_X24_Y5_N11
Q1_FLASH_Cont[16] = DFFEAS(Q1L58, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[16] is CMD_Decode:u5|oFL_ADDR[16] at LCFF_X21_Y6_N13
K1_oFL_ADDR[16] = DFFEAS(K1L328, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L54 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[16]~368 at LCCOMB_X21_Y6_N28
W1L54 = K1_oFL_Select[0] & Q1_FLASH_Cont[16] # !K1_oFL_Select[0] & (K1_oFL_ADDR[16]);


--Q1_FLASH_Cont[17] is AUDIO_DAC:u11|FLASH_Cont[17] at LCFF_X24_Y5_N13
Q1_FLASH_Cont[17] = DFFEAS(Q1L61, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[17] is CMD_Decode:u5|oFL_ADDR[17] at LCFF_X18_Y6_N17
K1_oFL_ADDR[17] = DFFEAS(K1L330, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L55 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[17]~369 at LCCOMB_X22_Y6_N12
W1L55 = K1_oFL_Select[0] & (Q1_FLASH_Cont[17]) # !K1_oFL_Select[0] & K1_oFL_ADDR[17];


--Q1_FLASH_Cont[18] is AUDIO_DAC:u11|FLASH_Cont[18] at LCFF_X24_Y5_N15
Q1_FLASH_Cont[18] = DFFEAS(Q1L64, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[18] is CMD_Decode:u5|oFL_ADDR[18] at LCFF_X19_Y6_N19
K1_oFL_ADDR[18] = DFFEAS(K1L332, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L56 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[18]~370 at LCCOMB_X21_Y6_N6
W1L56 = K1_oFL_Select[0] & Q1_FLASH_Cont[18] # !K1_oFL_Select[0] & (K1_oFL_ADDR[18]);


--Q1_FLASH_Cont[19] is AUDIO_DAC:u11|FLASH_Cont[19] at LCFF_X24_Y5_N17
Q1_FLASH_Cont[19] = DFFEAS(Q1L67, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[19] is CMD_Decode:u5|oFL_ADDR[19] at LCFF_X19_Y6_N5
K1_oFL_ADDR[19] = DFFEAS(K1L334, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L57 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[19]~371 at LCCOMB_X21_Y6_N2
W1L57 = K1_oFL_Select[0] & (Q1_FLASH_Cont[19]) # !K1_oFL_Select[0] & K1_oFL_ADDR[19];


--Q1_FLASH_Cont[20] is AUDIO_DAC:u11|FLASH_Cont[20] at LCFF_X24_Y5_N19
Q1_FLASH_Cont[20] = DFFEAS(Q1L70, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[20] is CMD_Decode:u5|oFL_ADDR[20] at LCFF_X18_Y6_N27
K1_oFL_ADDR[20] = DFFEAS(K1L336, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L58 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[20]~372 at LCCOMB_X22_Y6_N28
W1L58 = K1_oFL_Select[0] & (Q1_FLASH_Cont[20]) # !K1_oFL_Select[0] & K1_oFL_ADDR[20];


--Q1_FLASH_Cont[21] is AUDIO_DAC:u11|FLASH_Cont[21] at LCFF_X24_Y5_N21
Q1_FLASH_Cont[21] = DFFEAS(Q1L73, !GLOBAL(Q1L203), GLOBAL(B1L71),  ,  ,  ,  , Q1L215,  );


--K1_oFL_ADDR[21] is CMD_Decode:u5|oFL_ADDR[21] at LCFF_X18_Y6_N23
K1_oFL_ADDR[21] = DFFEAS(K1L338, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L59 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_ADDR[21]~373 at LCCOMB_X22_Y6_N22
W1L59 = K1_oFL_Select[0] & (Q1_FLASH_Cont[21]) # !K1_oFL_Select[0] & K1_oFL_ADDR[21];


--X1_WE_CLK_Delay[3] is Multi_Flash:u2|Flash_Controller:u1|WE_CLK_Delay[3] at LCFF_X23_Y3_N25
X1_WE_CLK_Delay[3] = DFFEAS(X1L191, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--M1_oCoord_X[1] is VGA_Controller:u8|oCoord_X[1] at LCFF_X21_Y9_N1
M1_oCoord_X[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330, M1_H_Cont[1],  ,  , VCC);


--M1_oCoord_X[0] is VGA_Controller:u8|oCoord_X[0] at LCFF_X21_Y9_N3
M1_oCoord_X[0] = DFFEAS(M1L394, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L336 is VGA_Controller:u8|oAddress[0]~171 at LCCOMB_X21_Y9_N14
M1L336 = M1_oCoord_X[0] $ VCC;

--M1L337 is VGA_Controller:u8|oAddress[0]~172 at LCCOMB_X21_Y9_N14
M1L337 = CARRY(M1_oCoord_X[0]);


--M1L339 is VGA_Controller:u8|oAddress[1]~173 at LCCOMB_X21_Y9_N16
M1L339 = M1_oCoord_X[1] & !M1L337 # !M1_oCoord_X[1] & (M1L337 # GND);

--M1L340 is VGA_Controller:u8|oAddress[1]~174 at LCCOMB_X21_Y9_N16
M1L340 = CARRY(!M1L337 # !M1_oCoord_X[1]);


--B1_oRESET is Reset_Delay:d0|oRESET at LCFF_X49_Y14_N31
B1_oRESET = DFFEAS(B1L69, GLOBAL(A1L14),  ,  ,  ,  ,  ,  ,  );


--M1L36 is VGA_Controller:u8|Equal~1114 at LCCOMB_X21_Y12_N12
M1L36 = !M1_H_Cont[3] & !M1_H_Cont[2];


--M1L329 is VGA_Controller:u8|always0~249 at LCCOMB_X21_Y12_N22
M1L329 = M1_H_Cont[9] & (M1L123 & !M1_H_Cont[7] # !M1_H_Cont[8]) # !M1_H_Cont[9] & (M1_H_Cont[8] # !M1L123 & M1_H_Cont[7]);


--M1L330 is VGA_Controller:u8|always0~250 at LCCOMB_X22_Y11_N22
M1L330 = M1L329 & M1L465;


--K1_f_SRAM is CMD_Decode:u5|f_SRAM at LCFF_X14_Y8_N9
K1_f_SRAM = DFFEAS(K1L210, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L160 is CMD_Decode:u5|always0~328 at LCCOMB_X15_Y9_N24
K1L160 = K1_CMD_Tmp[1] & !K1_CMD_Tmp[2] & !K1_CMD_Tmp[6] & K1_CMD_Tmp[5];


--K1_CMD_Tmp[55] is CMD_Decode:u5|CMD_Tmp[55] at LCFF_X15_Y9_N15
K1_CMD_Tmp[55] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[47],  ,  , VCC);


--K1_CMD_Tmp[51] is CMD_Decode:u5|CMD_Tmp[51] at LCFF_X16_Y7_N9
K1_CMD_Tmp[51] = DFFEAS(K1L72, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1L174 is CMD_Decode:u5|always7~140 at LCCOMB_X15_Y9_N14
K1L174 = !K1_CMD_Tmp[51] & K1L99 & K1_CMD_Tmp[55] & K1L160;


--K1_CMD_Tmp[53] is CMD_Decode:u5|CMD_Tmp[53] at LCFF_X15_Y8_N15
K1_CMD_Tmp[53] = DFFEAS(K1L75, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[50] is CMD_Decode:u5|CMD_Tmp[50] at LCFF_X15_Y8_N29
K1_CMD_Tmp[50] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[42],  ,  , VCC);


--K1_CMD_Tmp[54] is CMD_Decode:u5|CMD_Tmp[54] at LCFF_X15_Y8_N11
K1_CMD_Tmp[54] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[46],  ,  , VCC);


--K1_CMD_Tmp[49] is CMD_Decode:u5|CMD_Tmp[49] at LCFF_X15_Y8_N27
K1_CMD_Tmp[49] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[41],  ,  , VCC);


--K1L180 is CMD_Decode:u5|always9~95 at LCCOMB_X15_Y8_N28
K1L180 = !K1_CMD_Tmp[49] & K1_CMD_Tmp[53] & K1_CMD_Tmp[50] & !K1_CMD_Tmp[54];


--K1_CMD_Tmp[48] is CMD_Decode:u5|CMD_Tmp[48] at LCFF_X13_Y8_N25
K1_CMD_Tmp[48] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[40],  ,  , VCC);


--K1_CMD_Tmp[52] is CMD_Decode:u5|CMD_Tmp[52] at LCFF_X13_Y8_N17
K1_CMD_Tmp[52] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[44],  ,  , VCC);


--K1L181 is CMD_Decode:u5|always10~1 at LCCOMB_X13_Y8_N16
K1L181 = K1_CMD_Tmp[48] & K1L180 & !K1_CMD_Tmp[52] & K1L174;


--K1_mSR_ST.000 is CMD_Decode:u5|mSR_ST.000 at LCFF_X13_Y8_N21
K1_mSR_ST.000 = DFFEAS(K1L111, GLOBAL(A1L14), KEY[0],  , K1_f_SRAM,  ,  ,  ,  );


--K1L527 is CMD_Decode:u5|oSR_ADDR[0]~35 at LCCOMB_X13_Y8_N4
K1L527 = !K1_mSR_ST.000 & K1_f_SRAM & K1L181 & KEY[0];


--K1_f_SR_SEL is CMD_Decode:u5|f_SR_SEL at LCFF_X14_Y8_N23
K1_f_SR_SEL = DFFEAS(K1L213, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L100 is CMD_Decode:u5|Equal~632 at LCCOMB_X15_Y9_N4
K1L100 = !K1_CMD_Tmp[63] & !K1_CMD_Tmp[58];


--K1L101 is CMD_Decode:u5|Equal~633 at LCCOMB_X15_Y9_N18
K1L101 = !K1_CMD_Tmp[59] & K1_CMD_Tmp[61] & K1_CMD_Tmp[62] & K1L100;


--K1_CMD_Tmp[44] is CMD_Decode:u5|CMD_Tmp[44] at LCFF_X16_Y7_N27
K1_CMD_Tmp[44] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[36],  ,  , VCC);


--K1_CMD_Tmp[40] is CMD_Decode:u5|CMD_Tmp[40] at LCFF_X16_Y7_N21
K1_CMD_Tmp[40] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[32],  ,  , VCC);


--K1L161 is CMD_Decode:u5|always0~329 at LCCOMB_X16_Y7_N26
K1L161 = !K1_CMD_Tmp[40] & K1_CMD_Tmp[44];


--K1L162 is CMD_Decode:u5|always0~330 at LCCOMB_X16_Y8_N16
K1L162 = K1L160 & K1L161 & K1L101 & K1L97;


--K1_CMD_Tmp[41] is CMD_Decode:u5|CMD_Tmp[41] at LCFF_X15_Y8_N21
K1_CMD_Tmp[41] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[33],  ,  , VCC);


--K1_CMD_Tmp[45] is CMD_Decode:u5|CMD_Tmp[45] at LCFF_X16_Y7_N23
K1_CMD_Tmp[45] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[37],  ,  , VCC);


--K1L163 is CMD_Decode:u5|always0~331 at LCCOMB_X15_Y8_N6
K1L163 = K1_CMD_Tmp[41] & !K1_CMD_Tmp[57] & !K1_CMD_Tmp[7] & !K1_CMD_Tmp[45];


--K1L164 is CMD_Decode:u5|always0~332 at LCCOMB_X15_Y9_N22
K1L164 = !K1_CMD_Tmp[24] & K1_CMD_Tmp[4] & !K1_CMD_Tmp[3] & K1_CMD_Tmp[0];


--K1L165 is CMD_Decode:u5|always0~333 at LCCOMB_X15_Y7_N0
K1L165 = !K1_CMD_Tmp[27] & K1_CMD_Tmp[26] & K1_CMD_Tmp[28] & K1_CMD_Tmp[25];


--K1L166 is CMD_Decode:u5|always0~334 at LCCOMB_X16_Y7_N2
K1L166 = !K1_CMD_Tmp[32] & K1_CMD_Tmp[30] & !K1_CMD_Tmp[31] & !K1_CMD_Tmp[29];


--K1L167 is CMD_Decode:u5|always0~335 at LCCOMB_X15_Y8_N30
K1L167 = K1L163 & K1L165 & K1L164 & K1L166;


--K1_CMD_Tmp[37] is CMD_Decode:u5|CMD_Tmp[37] at LCFF_X16_Y7_N13
K1_CMD_Tmp[37] = DFFEAS(K1L57, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[39] is CMD_Decode:u5|CMD_Tmp[39] at LCFF_X16_Y7_N19
K1_CMD_Tmp[39] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[31],  ,  , VCC);


--K1_CMD_Tmp[38] is CMD_Decode:u5|CMD_Tmp[38] at LCFF_X16_Y7_N1
K1_CMD_Tmp[38] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[30],  ,  , VCC);


--K1L168 is CMD_Decode:u5|always0~336 at LCCOMB_X16_Y7_N18
K1L168 = !K1_CMD_Tmp[33] & !K1_CMD_Tmp[38] & !K1_CMD_Tmp[39] & K1_CMD_Tmp[37];


--K1_CMD_Tmp[36] is CMD_Decode:u5|CMD_Tmp[36] at LCFF_X15_Y7_N29
K1_CMD_Tmp[36] = DFFEAS(K1L55, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[34] is CMD_Decode:u5|CMD_Tmp[34] at LCFF_X15_Y7_N7
K1_CMD_Tmp[34] = DFFEAS(K1L52, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready,  ,  ,  ,  );


--K1_CMD_Tmp[35] is CMD_Decode:u5|CMD_Tmp[35] at LCFF_X15_Y7_N3
K1_CMD_Tmp[35] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[27],  ,  , VCC);


--K1_CMD_Tmp[47] is CMD_Decode:u5|CMD_Tmp[47] at LCFF_X16_Y7_N31
K1_CMD_Tmp[47] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[39],  ,  , VCC);


--K1L169 is CMD_Decode:u5|always0~337 at LCCOMB_X15_Y7_N2
K1L169 = K1_CMD_Tmp[34] & K1_CMD_Tmp[36] & !K1_CMD_Tmp[35] & !K1_CMD_Tmp[47];


--K1_CMD_Tmp[46] is CMD_Decode:u5|CMD_Tmp[46] at LCFF_X15_Y8_N17
K1_CMD_Tmp[46] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[38],  ,  , VCC);


--K1_CMD_Tmp[43] is CMD_Decode:u5|CMD_Tmp[43] at LCFF_X15_Y7_N21
K1_CMD_Tmp[43] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[35],  ,  , VCC);


--K1_CMD_Tmp[42] is CMD_Decode:u5|CMD_Tmp[42] at LCFF_X15_Y8_N9
K1_CMD_Tmp[42] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , F1_oRxD_Ready, K1_CMD_Tmp[34],  ,  , VCC);


--K1L170 is CMD_Decode:u5|always0~338 at LCCOMB_X15_Y7_N20
K1L170 = !K1_CMD_Tmp[46] & K1L169 & !K1_CMD_Tmp[43] & !K1_CMD_Tmp[42];


--K1L171 is CMD_Decode:u5|always0~339 at LCCOMB_X16_Y8_N20
K1L171 = K1L162 & K1L170 & K1L167 & K1L168;


--K1L566 is CMD_Decode:u5|oSR_Select[1]~2 at LCCOMB_X16_Y8_N18
K1L566 = K1L171 & K1_f_SR_SEL;


--M1_oCoord_X[2] is VGA_Controller:u8|oCoord_X[2] at LCFF_X20_Y9_N3
M1_oCoord_X[2] = DFFEAS(M1L397, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L342 is VGA_Controller:u8|oAddress[2]~175 at LCCOMB_X21_Y9_N18
M1L342 = M1_oCoord_X[2] & (GND # !M1L340) # !M1_oCoord_X[2] & (M1L340 $ GND);

--M1L343 is VGA_Controller:u8|oAddress[2]~176 at LCCOMB_X21_Y9_N18
M1L343 = CARRY(M1_oCoord_X[2] # !M1L340);


--M1_oCoord_X[3] is VGA_Controller:u8|oCoord_X[3] at LCFF_X20_Y9_N5
M1_oCoord_X[3] = DFFEAS(M1L400, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L345 is VGA_Controller:u8|oAddress[3]~177 at LCCOMB_X21_Y9_N20
M1L345 = M1_oCoord_X[3] & M1L343 & VCC # !M1_oCoord_X[3] & !M1L343;

--M1L346 is VGA_Controller:u8|oAddress[3]~178 at LCCOMB_X21_Y9_N20
M1L346 = CARRY(!M1_oCoord_X[3] & !M1L343);


--M1_oCoord_X[4] is VGA_Controller:u8|oCoord_X[4] at LCFF_X20_Y9_N7
M1_oCoord_X[4] = DFFEAS(M1L403, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L348 is VGA_Controller:u8|oAddress[4]~179 at LCCOMB_X21_Y9_N22
M1L348 = M1_oCoord_X[4] & (GND # !M1L346) # !M1_oCoord_X[4] & (M1L346 $ GND);

--M1L349 is VGA_Controller:u8|oAddress[4]~180 at LCCOMB_X21_Y9_N22
M1L349 = CARRY(M1_oCoord_X[4] # !M1L346);


--M1_oCoord_X[5] is VGA_Controller:u8|oCoord_X[5] at LCFF_X20_Y9_N9
M1_oCoord_X[5] = DFFEAS(M1L406, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L351 is VGA_Controller:u8|oAddress[5]~181 at LCCOMB_X21_Y9_N24
M1L351 = M1_oCoord_X[5] & M1L349 & VCC # !M1_oCoord_X[5] & !M1L349;

--M1L352 is VGA_Controller:u8|oAddress[5]~182 at LCCOMB_X21_Y9_N24
M1L352 = CARRY(!M1_oCoord_X[5] & !M1L349);


--M1_oCoord_X[6] is VGA_Controller:u8|oCoord_X[6] at LCFF_X20_Y9_N11
M1_oCoord_X[6] = DFFEAS(M1L409, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L354 is VGA_Controller:u8|oAddress[6]~183 at LCCOMB_X21_Y9_N26
M1L354 = M1_oCoord_X[6] & (GND # !M1L352) # !M1_oCoord_X[6] & (M1L352 $ GND);

--M1L355 is VGA_Controller:u8|oAddress[6]~184 at LCCOMB_X21_Y9_N26
M1L355 = CARRY(M1_oCoord_X[6] # !M1L352);


--M1_oCoord_Y[0] is VGA_Controller:u8|oCoord_Y[0] at LCFF_X24_Y11_N3
M1_oCoord_Y[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330, M1_V_Cont[0],  ,  , VCC);


--M1_oCoord_X[7] is VGA_Controller:u8|oCoord_X[7] at LCFF_X20_Y9_N13
M1_oCoord_X[7] = DFFEAS(M1L412, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L155 is VGA_Controller:u8|add~2186 at LCCOMB_X22_Y9_N2
M1L155 = M1_oCoord_Y[0] & (M1_oCoord_X[7] $ VCC) # !M1_oCoord_Y[0] & M1_oCoord_X[7] & VCC;

--M1L156 is VGA_Controller:u8|add~2187 at LCCOMB_X22_Y9_N2
M1L156 = CARRY(M1_oCoord_Y[0] & M1_oCoord_X[7]);


--M1L357 is VGA_Controller:u8|oAddress[7]~185 at LCCOMB_X21_Y9_N28
M1L357 = M1L155 & M1L355 & VCC # !M1L155 & !M1L355;

--M1L358 is VGA_Controller:u8|oAddress[7]~186 at LCCOMB_X21_Y9_N28
M1L358 = CARRY(!M1L155 & !M1L355);


--M1_oCoord_Y[1] is VGA_Controller:u8|oCoord_Y[1] at LCFF_X24_Y11_N1
M1_oCoord_Y[1] = DFFEAS(M1L425, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1_oCoord_X[8] is VGA_Controller:u8|oCoord_X[8] at LCFF_X20_Y9_N15
M1_oCoord_X[8] = DFFEAS(M1L415, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L157 is VGA_Controller:u8|add~2188 at LCCOMB_X22_Y9_N4
M1L157 = M1_oCoord_Y[1] & (M1_oCoord_X[8] & M1L156 & VCC # !M1_oCoord_X[8] & !M1L156) # !M1_oCoord_Y[1] & (M1_oCoord_X[8] & !M1L156 # !M1_oCoord_X[8] & (M1L156 # GND));

--M1L158 is VGA_Controller:u8|add~2189 at LCCOMB_X22_Y9_N4
M1L158 = CARRY(M1_oCoord_Y[1] & !M1_oCoord_X[8] & !M1L156 # !M1_oCoord_Y[1] & (!M1L156 # !M1_oCoord_X[8]));


--M1L360 is VGA_Controller:u8|oAddress[8]~187 at LCCOMB_X21_Y9_N30
M1L360 = M1L157 & (GND # !M1L358) # !M1L157 & (M1L358 $ GND);

--M1L361 is VGA_Controller:u8|oAddress[8]~188 at LCCOMB_X21_Y9_N30
M1L361 = CARRY(M1L157 # !M1L358);


--M1_oCoord_Y[2] is VGA_Controller:u8|oCoord_Y[2] at LCFF_X23_Y11_N11
M1_oCoord_Y[2] = DFFEAS(M1L427, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L159 is VGA_Controller:u8|add~2190 at LCCOMB_X23_Y9_N8
M1L159 = M1_oCoord_Y[0] & (M1_oCoord_Y[2] $ VCC) # !M1_oCoord_Y[0] & M1_oCoord_Y[2] & VCC;

--M1L160 is VGA_Controller:u8|add~2191 at LCCOMB_X23_Y9_N8
M1L160 = CARRY(M1_oCoord_Y[0] & M1_oCoord_Y[2]);


--M1_oCoord_X[9] is VGA_Controller:u8|oCoord_X[9] at LCFF_X20_Y9_N17
M1_oCoord_X[9] = DFFEAS(M1L418, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L161 is VGA_Controller:u8|add~2192 at LCCOMB_X22_Y9_N6
M1L161 = (M1_oCoord_X[9] $ M1L159 $ !M1L158) # GND;

--M1L162 is VGA_Controller:u8|add~2193 at LCCOMB_X22_Y9_N6
M1L162 = CARRY(M1_oCoord_X[9] & (M1L159 # !M1L158) # !M1_oCoord_X[9] & M1L159 & !M1L158);


--M1L363 is VGA_Controller:u8|oAddress[9]~189 at LCCOMB_X21_Y8_N0
M1L363 = M1L161 & M1L361 & VCC # !M1L161 & !M1L361;

--M1L364 is VGA_Controller:u8|oAddress[9]~190 at LCCOMB_X21_Y8_N0
M1L364 = CARRY(!M1L161 & !M1L361);


--M1_oCoord_Y[3] is VGA_Controller:u8|oCoord_Y[3] at LCFF_X23_Y11_N13
M1_oCoord_Y[3] = DFFEAS(M1L430, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L163 is VGA_Controller:u8|add~2194 at LCCOMB_X23_Y9_N10
M1L163 = M1_oCoord_Y[1] & (M1_oCoord_Y[3] & M1L160 & VCC # !M1_oCoord_Y[3] & !M1L160) # !M1_oCoord_Y[1] & (M1_oCoord_Y[3] & !M1L160 # !M1_oCoord_Y[3] & (M1L160 # GND));

--M1L164 is VGA_Controller:u8|add~2195 at LCCOMB_X23_Y9_N10
M1L164 = CARRY(M1_oCoord_Y[1] & !M1_oCoord_Y[3] & !M1L160 # !M1_oCoord_Y[1] & (!M1L160 # !M1_oCoord_Y[3]));


--M1L165 is VGA_Controller:u8|add~2196 at LCCOMB_X22_Y9_N8
M1L165 = M1L163 & !M1L162 # !M1L163 & (M1L162 # GND);

--M1L166 is VGA_Controller:u8|add~2197 at LCCOMB_X22_Y9_N8
M1L166 = CARRY(!M1L162 # !M1L163);


--M1L366 is VGA_Controller:u8|oAddress[10]~191 at LCCOMB_X21_Y8_N2
M1L366 = M1L165 & (GND # !M1L364) # !M1L165 & (M1L364 $ GND);

--M1L367 is VGA_Controller:u8|oAddress[10]~192 at LCCOMB_X21_Y8_N2
M1L367 = CARRY(M1L165 # !M1L364);


--M1_oCoord_Y[4] is VGA_Controller:u8|oCoord_Y[4] at LCFF_X23_Y11_N15
M1_oCoord_Y[4] = DFFEAS(M1L434, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L167 is VGA_Controller:u8|add~2198 at LCCOMB_X23_Y9_N12
M1L167 = (M1_oCoord_Y[4] $ M1_oCoord_Y[2] $ !M1L164) # GND;

--M1L168 is VGA_Controller:u8|add~2199 at LCCOMB_X23_Y9_N12
M1L168 = CARRY(M1_oCoord_Y[4] & (M1_oCoord_Y[2] # !M1L164) # !M1_oCoord_Y[4] & M1_oCoord_Y[2] & !M1L164);


--M1L169 is VGA_Controller:u8|add~2200 at LCCOMB_X22_Y9_N10
M1L169 = M1L167 & (M1L166 $ GND) # !M1L167 & !M1L166 & VCC;

--M1L170 is VGA_Controller:u8|add~2201 at LCCOMB_X22_Y9_N10
M1L170 = CARRY(M1L167 & !M1L166);


--M1L369 is VGA_Controller:u8|oAddress[11]~193 at LCCOMB_X21_Y8_N4
M1L369 = M1L169 & M1L367 & VCC # !M1L169 & !M1L367;

--M1L370 is VGA_Controller:u8|oAddress[11]~194 at LCCOMB_X21_Y8_N4
M1L370 = CARRY(!M1L169 & !M1L367);


--M1_oCoord_Y[5] is VGA_Controller:u8|oCoord_Y[5] at LCFF_X23_Y11_N17
M1_oCoord_Y[5] = DFFEAS(M1L437, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L171 is VGA_Controller:u8|add~2202 at LCCOMB_X23_Y9_N14
M1L171 = M1_oCoord_Y[5] & (M1_oCoord_Y[3] & M1L168 & VCC # !M1_oCoord_Y[3] & !M1L168) # !M1_oCoord_Y[5] & (M1_oCoord_Y[3] & !M1L168 # !M1_oCoord_Y[3] & (M1L168 # GND));

--M1L172 is VGA_Controller:u8|add~2203 at LCCOMB_X23_Y9_N14
M1L172 = CARRY(M1_oCoord_Y[5] & !M1_oCoord_Y[3] & !M1L168 # !M1_oCoord_Y[5] & (!M1L168 # !M1_oCoord_Y[3]));


--M1L173 is VGA_Controller:u8|add~2204 at LCCOMB_X22_Y9_N12
M1L173 = M1L171 & !M1L170 # !M1L171 & (M1L170 # GND);

--M1L174 is VGA_Controller:u8|add~2205 at LCCOMB_X22_Y9_N12
M1L174 = CARRY(!M1L170 # !M1L171);


--M1L372 is VGA_Controller:u8|oAddress[12]~195 at LCCOMB_X21_Y8_N6
M1L372 = M1L173 & (GND # !M1L370) # !M1L173 & (M1L370 $ GND);

--M1L373 is VGA_Controller:u8|oAddress[12]~196 at LCCOMB_X21_Y8_N6
M1L373 = CARRY(M1L173 # !M1L370);


--M1_oCoord_Y[6] is VGA_Controller:u8|oCoord_Y[6] at LCFF_X23_Y11_N19
M1_oCoord_Y[6] = DFFEAS(M1L440, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L175 is VGA_Controller:u8|add~2206 at LCCOMB_X23_Y9_N16
M1L175 = (M1_oCoord_Y[6] $ M1_oCoord_Y[4] $ !M1L172) # GND;

--M1L176 is VGA_Controller:u8|add~2207 at LCCOMB_X23_Y9_N16
M1L176 = CARRY(M1_oCoord_Y[6] & (M1_oCoord_Y[4] # !M1L172) # !M1_oCoord_Y[6] & M1_oCoord_Y[4] & !M1L172);


--M1L177 is VGA_Controller:u8|add~2208 at LCCOMB_X22_Y9_N14
M1L177 = M1L175 & (M1L174 $ GND) # !M1L175 & !M1L174 & VCC;

--M1L178 is VGA_Controller:u8|add~2209 at LCCOMB_X22_Y9_N14
M1L178 = CARRY(M1L175 & !M1L174);


--M1L375 is VGA_Controller:u8|oAddress[13]~197 at LCCOMB_X21_Y8_N8
M1L375 = M1L177 & M1L373 & VCC # !M1L177 & !M1L373;

--M1L376 is VGA_Controller:u8|oAddress[13]~198 at LCCOMB_X21_Y8_N8
M1L376 = CARRY(!M1L177 & !M1L373);


--M1_oCoord_Y[7] is VGA_Controller:u8|oCoord_Y[7] at LCFF_X23_Y11_N21
M1_oCoord_Y[7] = DFFEAS(M1L443, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L179 is VGA_Controller:u8|add~2210 at LCCOMB_X23_Y9_N18
M1L179 = M1_oCoord_Y[5] & (M1_oCoord_Y[7] & M1L176 & VCC # !M1_oCoord_Y[7] & !M1L176) # !M1_oCoord_Y[5] & (M1_oCoord_Y[7] & !M1L176 # !M1_oCoord_Y[7] & (M1L176 # GND));

--M1L180 is VGA_Controller:u8|add~2211 at LCCOMB_X23_Y9_N18
M1L180 = CARRY(M1_oCoord_Y[5] & !M1_oCoord_Y[7] & !M1L176 # !M1_oCoord_Y[5] & (!M1L176 # !M1_oCoord_Y[7]));


--M1L181 is VGA_Controller:u8|add~2212 at LCCOMB_X22_Y9_N16
M1L181 = M1L179 & !M1L178 # !M1L179 & (M1L178 # GND);

--M1L182 is VGA_Controller:u8|add~2213 at LCCOMB_X22_Y9_N16
M1L182 = CARRY(!M1L178 # !M1L179);


--M1L378 is VGA_Controller:u8|oAddress[14]~199 at LCCOMB_X21_Y8_N10
M1L378 = M1L181 & (GND # !M1L376) # !M1L181 & (M1L376 $ GND);

--M1L379 is VGA_Controller:u8|oAddress[14]~200 at LCCOMB_X21_Y8_N10
M1L379 = CARRY(M1L181 # !M1L376);


--M1_oCoord_Y[8] is VGA_Controller:u8|oCoord_Y[8] at LCFF_X23_Y11_N23
M1_oCoord_Y[8] = DFFEAS(M1L446, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L183 is VGA_Controller:u8|add~2214 at LCCOMB_X23_Y9_N20
M1L183 = (M1_oCoord_Y[6] $ M1_oCoord_Y[8] $ !M1L180) # GND;

--M1L184 is VGA_Controller:u8|add~2215 at LCCOMB_X23_Y9_N20
M1L184 = CARRY(M1_oCoord_Y[6] & (M1_oCoord_Y[8] # !M1L180) # !M1_oCoord_Y[6] & M1_oCoord_Y[8] & !M1L180);


--M1L185 is VGA_Controller:u8|add~2216 at LCCOMB_X22_Y9_N18
M1L185 = M1L183 & (M1L182 $ GND) # !M1L183 & !M1L182 & VCC;

--M1L186 is VGA_Controller:u8|add~2217 at LCCOMB_X22_Y9_N18
M1L186 = CARRY(M1L183 & !M1L182);


--M1L381 is VGA_Controller:u8|oAddress[15]~201 at LCCOMB_X21_Y8_N12
M1L381 = M1L185 & M1L379 & VCC # !M1L185 & !M1L379;

--M1L382 is VGA_Controller:u8|oAddress[15]~202 at LCCOMB_X21_Y8_N12
M1L382 = CARRY(!M1L185 & !M1L379);


--M1_oCoord_Y[9] is VGA_Controller:u8|oCoord_Y[9] at LCFF_X23_Y11_N25
M1_oCoord_Y[9] = DFFEAS(M1L449, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--M1L187 is VGA_Controller:u8|add~2218 at LCCOMB_X23_Y9_N22
M1L187 = M1_oCoord_Y[9] & (M1_oCoord_Y[7] & M1L184 & VCC # !M1_oCoord_Y[7] & !M1L184) # !M1_oCoord_Y[9] & (M1_oCoord_Y[7] & !M1L184 # !M1_oCoord_Y[7] & (M1L184 # GND));

--M1L188 is VGA_Controller:u8|add~2219 at LCCOMB_X23_Y9_N22
M1L188 = CARRY(M1_oCoord_Y[9] & !M1_oCoord_Y[7] & !M1L184 # !M1_oCoord_Y[9] & (!M1L184 # !M1_oCoord_Y[7]));


--M1L189 is VGA_Controller:u8|add~2220 at LCCOMB_X22_Y9_N20
M1L189 = M1L187 & !M1L186 # !M1L187 & (M1L186 # GND);

--M1L190 is VGA_Controller:u8|add~2221 at LCCOMB_X22_Y9_N20
M1L190 = CARRY(!M1L186 # !M1L187);


--M1L384 is VGA_Controller:u8|oAddress[16]~203 at LCCOMB_X21_Y8_N14
M1L384 = M1L189 & (GND # !M1L382) # !M1L189 & (M1L382 $ GND);

--M1L385 is VGA_Controller:u8|oAddress[16]~204 at LCCOMB_X21_Y8_N14
M1L385 = CARRY(M1L189 # !M1L382);


--M1L191 is VGA_Controller:u8|add~2222 at LCCOMB_X23_Y9_N24
M1L191 = M1_oCoord_Y[8] & (M1L188 $ GND) # !M1_oCoord_Y[8] & !M1L188 & VCC;

--M1L192 is VGA_Controller:u8|add~2223 at LCCOMB_X23_Y9_N24
M1L192 = CARRY(M1_oCoord_Y[8] & !M1L188);


--M1L193 is VGA_Controller:u8|add~2224 at LCCOMB_X22_Y9_N22
M1L193 = M1L191 & (M1L190 $ GND) # !M1L191 & !M1L190 & VCC;

--M1L194 is VGA_Controller:u8|add~2225 at LCCOMB_X22_Y9_N22
M1L194 = CARRY(M1L191 & !M1L190);


--M1L387 is VGA_Controller:u8|oAddress[17]~205 at LCCOMB_X21_Y8_N16
M1L387 = M1L193 & M1L385 & VCC # !M1L193 & !M1L385;

--M1L388 is VGA_Controller:u8|oAddress[17]~206 at LCCOMB_X21_Y8_N16
M1L388 = CARRY(!M1L193 & !M1L385);


--M1L195 is VGA_Controller:u8|add~2226 at LCCOMB_X23_Y9_N26
M1L195 = M1L192 $ M1_oCoord_Y[9];


--M1L197 is VGA_Controller:u8|add~2228 at LCCOMB_X22_Y9_N24
M1L197 = M1L194 $ M1L195;


--M1L390 is VGA_Controller:u8|oAddress[18]~207 at LCCOMB_X21_Y8_N18
M1L390 = M1L197 $ M1L388;


--K1L102 is CMD_Decode:u5|Equal~634 at LCCOMB_X15_Y8_N0
K1L102 = K1_CMD_Tmp[58] & K1_CMD_Tmp[60] & !K1_CMD_Tmp[57] & !K1_CMD_Tmp[56];


--K1L238 is CMD_Decode:u5|mSDR_WRn~80 at LCCOMB_X12_Y8_N30
K1L238 = K1L96 & !K1L102 & (K1L98 # K1_mSDR_WRn) # !K1L96 & (K1L98 # K1_mSDR_WRn);


--K1L528 is CMD_Decode:u5|oSR_ADDR[0]~1141 at LCCOMB_X13_Y8_N18
K1L528 = !K1_mSR_ST.000 & K1L181;


--K1_mSR_ST.100 is CMD_Decode:u5|mSR_ST.100 at LCFF_X14_Y8_N11
K1_mSR_ST.100 = DFFEAS(K1L112, GLOBAL(A1L14), KEY[0],  , K1_f_SRAM,  ,  ,  ,  );


--K1_mSR_ST.101 is CMD_Decode:u5|mSR_ST.101 at LCFF_X14_Y8_N17
K1_mSR_ST.101 = DFFEAS(K1L245, GLOBAL(A1L14), KEY[0],  , K1_f_SRAM,  ,  ,  ,  );


--F1_oTxD_Done is USB_JTAG:u1|oTxD_Done at LCFF_X20_Y8_N5
F1_oTxD_Done = DFFEAS(F1L1, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L104 is CMD_Decode:u5|Select~2906 at LCCOMB_X13_Y8_N6
K1L104 = K1_mSR_ST.100 # K1_mSR_ST.101 & !F1_oTxD_Done # !K1_mSR_ST.000;


--K1_mSR_ST.011 is CMD_Decode:u5|mSR_ST.011 at LCFF_X13_Y8_N15
K1_mSR_ST.011 = DFFEAS(K1L246, GLOBAL(A1L14), KEY[0],  , K1_f_SRAM,  ,  ,  ,  );


--K1_mSR_ST.010 is CMD_Decode:u5|mSR_ST.010 at LCFF_X13_Y8_N1
K1_mSR_ST.010 = DFFEAS(K1L113, GLOBAL(A1L14), KEY[0],  , K1_f_SRAM,  ,  ,  ,  );


--K1_mSR_ST.001 is CMD_Decode:u5|mSR_ST.001 at LCFF_X13_Y8_N19
K1_mSR_ST.001 = DFFEAS(K1L528, GLOBAL(A1L14), KEY[0],  , K1_f_SRAM,  ,  ,  ,  );


--K1L105 is CMD_Decode:u5|Select~2907 at LCCOMB_X13_Y8_N2
K1L105 = K1_mSR_ST.011 # K1_mSR_ST.010 # !K1_mSDR_WRn & K1_mSR_ST.001;


--K1L106 is CMD_Decode:u5|Select~2908 at LCCOMB_X13_Y8_N22
K1L106 = K1L528 # K1_mSR_Start & (K1L104 # K1L105);


--K1_oFL_TXD_Start is CMD_Decode:u5|oFL_TXD_Start at LCFF_X18_Y8_N1
K1_oFL_TXD_Start = DFFEAS(K1L114, GLOBAL(A1L14), KEY[0],  , K1_f_FLASH,  ,  ,  ,  );


--K1_oSDR_TXD_Start is CMD_Decode:u5|oSDR_TXD_Start at LCFF_X12_Y8_N3
K1_oSDR_TXD_Start = DFFEAS(K1L116, GLOBAL(A1L14), KEY[0],  , K1_f_SDRAM,  ,  ,  ,  );


--K1_oSR_TXD_Start is CMD_Decode:u5|oSR_TXD_Start at LCFF_X13_Y8_N11
K1_oSR_TXD_Start = DFFEAS(K1L118, GLOBAL(A1L14), KEY[0],  , K1_f_SRAM,  ,  ,  ,  );


--K1_oPS2_TXD_Start is CMD_Decode:u5|oPS2_TXD_Start at LCFF_X20_Y16_N23
K1_oPS2_TXD_Start = DFFEAS(K1L416, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1_sel_SR is CMD_Decode:u5|sel_SR at LCFF_X16_Y8_N29
K1_sel_SR = DFFEAS(K1L119, GLOBAL(A1L14), KEY[0],  , K1L609,  ,  ,  ,  );


--K1L601 is CMD_Decode:u5|oTXD_Start~293 at LCCOMB_X16_Y8_N30
K1L601 = K1_sel_SR & K1_oSR_TXD_Start # !K1_sel_SR & (K1_oPS2_TXD_Start);


--K1_sel_SDR is CMD_Decode:u5|sel_SDR at LCFF_X16_Y8_N13
K1_sel_SDR = DFFEAS(K1L120, GLOBAL(A1L14), KEY[0],  , K1L609,  ,  ,  ,  );


--K1L602 is CMD_Decode:u5|oTXD_Start~294 at LCCOMB_X16_Y8_N4
K1L602 = K1_sel_SDR & (K1_oSDR_TXD_Start) # !K1_sel_SDR & K1L601;


--K1_sel_FL is CMD_Decode:u5|sel_FL at LCFF_X16_Y8_N23
K1_sel_FL = DFFEAS(K1L121, GLOBAL(A1L14), KEY[0],  , K1L609,  ,  ,  ,  );


--K1L603 is CMD_Decode:u5|oTXD_Start~295 at LCCOMB_X10_Y23_N26
K1L603 = K1_sel_FL & K1_oFL_TXD_Start # !K1_sel_FL & (K1L602);


--K1_oFL_TXD_DATA[5] is CMD_Decode:u5|oFL_TXD_DATA[5] at LCFF_X18_Y9_N9
K1_oFL_TXD_DATA[5] = DFFEAS(W1L76, GLOBAL(A1L14),  ,  , K1L372,  ,  ,  ,  );


--K1_oSDR_TXD_DATA[5] is CMD_Decode:u5|oSDR_TXD_DATA[5] at LCFF_X5_Y9_N13
K1_oSDR_TXD_DATA[5] = DFFEAS(K1L122, GLOBAL(A1L14),  ,  , K1L505,  ,  ,  ,  );


--K1_oSR_TXD_DATA[5] is CMD_Decode:u5|oSR_TXD_DATA[5] at LCFF_X14_Y9_N11
K1_oSR_TXD_DATA[5] = DFFEAS(K1L123, GLOBAL(A1L14),  ,  , K1L576,  ,  ,  ,  );


--K1_oPS2_TXD_DATA[5] is CMD_Decode:u5|oPS2_TXD_DATA[5] at LCFF_X14_Y9_N31
K1_oPS2_TXD_DATA[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L414, J1_rx_ascii[5],  ,  , VCC);


--K1L593 is CMD_Decode:u5|oTXD_DATA[5]~2138 at LCCOMB_X14_Y9_N30
K1L593 = K1_sel_SR & (K1_oSR_TXD_DATA[5]) # !K1_sel_SR & K1_oPS2_TXD_DATA[5];


--K1L594 is CMD_Decode:u5|oTXD_DATA[5]~2139 at LCCOMB_X13_Y9_N28
K1L594 = K1_sel_SDR & (K1_oSDR_TXD_DATA[5]) # !K1_sel_SDR & K1L593;


--K1L595 is CMD_Decode:u5|oTXD_DATA[5]~2140 at LCCOMB_X13_Y9_N6
K1L595 = K1_sel_FL & (K1_oFL_TXD_DATA[5]) # !K1_sel_FL & K1L594;


--V1_rCont[0] is USB_JTAG:u1|JTAG_TRANS:u1|rCont[0] at LCFF_X10_Y23_N17
V1_rCont[0] = DFFEAS(V1L13, GLOBAL(R1_wire_clkctrl1_outclk), !GLOBAL(A1L327),  ,  ,  ,  ,  ,  );


--K1_oFL_TXD_DATA[6] is CMD_Decode:u5|oFL_TXD_DATA[6] at LCFF_X18_Y9_N11
K1_oFL_TXD_DATA[6] = DFFEAS(W1L77, GLOBAL(A1L14),  ,  , K1L372,  ,  ,  ,  );


--K1_oSDR_TXD_DATA[6] is CMD_Decode:u5|oSDR_TXD_DATA[6] at LCFF_X5_Y9_N27
K1_oSDR_TXD_DATA[6] = DFFEAS(K1L124, GLOBAL(A1L14),  ,  , K1L505,  ,  ,  ,  );


--K1L596 is CMD_Decode:u5|oTXD_DATA[6]~2141 at LCCOMB_X13_Y9_N4
K1L596 = K1_sel_SDR & K1_oSDR_TXD_DATA[6];


--K1_oSR_TXD_DATA[6] is CMD_Decode:u5|oSR_TXD_DATA[6] at LCFF_X14_Y9_N23
K1_oSR_TXD_DATA[6] = DFFEAS(K1L125, GLOBAL(A1L14),  ,  , K1L576,  ,  ,  ,  );


--K1_oPS2_TXD_DATA[6] is CMD_Decode:u5|oPS2_TXD_DATA[6] at LCFF_X14_Y9_N29
K1_oPS2_TXD_DATA[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L414, J1_rx_ascii[6],  ,  , VCC);


--K1L597 is CMD_Decode:u5|oTXD_DATA[6]~2142 at LCCOMB_X14_Y9_N28
K1L597 = !K1_sel_SDR & (K1_sel_SR & K1_oSR_TXD_DATA[6] # !K1_sel_SR & (K1_oPS2_TXD_DATA[6]));


--K1L598 is CMD_Decode:u5|oTXD_DATA[6]~2143 at LCCOMB_X13_Y9_N20
K1L598 = K1_sel_FL & K1_oFL_TXD_DATA[6] # !K1_sel_FL & (K1L596 # K1L597);


--V1_rCont[1] is USB_JTAG:u1|JTAG_TRANS:u1|rCont[1] at LCFF_X10_Y23_N29
V1_rCont[1] = DFFEAS(V1L14, GLOBAL(R1_wire_clkctrl1_outclk), !GLOBAL(A1L327),  ,  ,  ,  ,  ,  );


--K1_oFL_TXD_DATA[4] is CMD_Decode:u5|oFL_TXD_DATA[4] at LCFF_X18_Y9_N25
K1_oFL_TXD_DATA[4] = DFFEAS(W1L75, GLOBAL(A1L14),  ,  , K1L372,  ,  ,  ,  );


--K1_oSDR_TXD_DATA[4] is CMD_Decode:u5|oSDR_TXD_DATA[4] at LCFF_X5_Y9_N11
K1_oSDR_TXD_DATA[4] = DFFEAS(K1L126, GLOBAL(A1L14),  ,  , K1L505,  ,  ,  ,  );


--K1_oSR_TXD_DATA[4] is CMD_Decode:u5|oSR_TXD_DATA[4] at LCFF_X14_Y9_N3
K1_oSR_TXD_DATA[4] = DFFEAS(K1L127, GLOBAL(A1L14),  ,  , K1L576,  ,  ,  ,  );


--K1_oPS2_TXD_DATA[4] is CMD_Decode:u5|oPS2_TXD_DATA[4] at LCFF_X14_Y9_N13
K1_oPS2_TXD_DATA[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L414, J1_rx_ascii[4],  ,  , VCC);


--K1L590 is CMD_Decode:u5|oTXD_DATA[4]~2144 at LCCOMB_X14_Y9_N12
K1L590 = K1_sel_SR & (K1_oSR_TXD_DATA[4]) # !K1_sel_SR & K1_oPS2_TXD_DATA[4];


--K1L591 is CMD_Decode:u5|oTXD_DATA[4]~2145 at LCCOMB_X13_Y9_N0
K1L591 = K1_sel_SDR & (K1_oSDR_TXD_DATA[4]) # !K1_sel_SDR & K1L590;


--K1L592 is CMD_Decode:u5|oTXD_DATA[4]~2146 at LCCOMB_X13_Y9_N12
K1L592 = K1_sel_FL & (K1_oFL_TXD_DATA[4]) # !K1_sel_FL & K1L591;


--V1L2 is USB_JTAG:u1|JTAG_TRANS:u1|Mux~66 at LCCOMB_X10_Y23_N22
V1L2 = V1_rCont[0] & (V1_rCont[1]) # !V1_rCont[0] & (V1_rCont[1] & (K1L598) # !V1_rCont[1] & K1L592);


--K1_oFL_TXD_DATA[7] is CMD_Decode:u5|oFL_TXD_DATA[7] at LCFF_X18_Y9_N29
K1_oFL_TXD_DATA[7] = DFFEAS(W1L78, GLOBAL(A1L14),  ,  , K1L372,  ,  ,  ,  );


--K1_oSDR_TXD_DATA[7] is CMD_Decode:u5|oSDR_TXD_DATA[7] at LCFF_X5_Y9_N23
K1_oSDR_TXD_DATA[7] = DFFEAS(K1L128, GLOBAL(A1L14),  ,  , K1L505,  ,  ,  ,  );


--K1_oSR_TXD_DATA[7] is CMD_Decode:u5|oSR_TXD_DATA[7] at LCFF_X14_Y9_N27
K1_oSR_TXD_DATA[7] = DFFEAS(K1L129, GLOBAL(A1L14),  ,  , K1L576,  ,  ,  ,  );


--K1L599 is CMD_Decode:u5|oTXD_DATA[7]~2147 at LCCOMB_X12_Y9_N26
K1L599 = K1_sel_SDR & (K1_oSDR_TXD_DATA[7]) # !K1_sel_SDR & K1_sel_SR & K1_oSR_TXD_DATA[7];


--K1L600 is CMD_Decode:u5|oTXD_DATA[7]~2148 at LCCOMB_X12_Y9_N20
K1L600 = K1_sel_FL & (K1_oFL_TXD_DATA[7]) # !K1_sel_FL & K1L599;


--V1L3 is USB_JTAG:u1|JTAG_TRANS:u1|Mux~67 at LCCOMB_X10_Y23_N24
V1L3 = V1_rCont[0] & (V1L2 & K1L600 # !V1L2 & (K1L595)) # !V1_rCont[0] & (V1L2);


--K1_oFL_TXD_DATA[2] is CMD_Decode:u5|oFL_TXD_DATA[2] at LCFF_X18_Y9_N31
K1_oFL_TXD_DATA[2] = DFFEAS(W1L73, GLOBAL(A1L14),  ,  , K1L372,  ,  ,  ,  );


--K1_oSDR_TXD_DATA[2] is CMD_Decode:u5|oSDR_TXD_DATA[2] at LCFF_X5_Y9_N5
K1_oSDR_TXD_DATA[2] = DFFEAS(K1L130, GLOBAL(A1L14),  ,  , K1L505,  ,  ,  ,  );


--K1L584 is CMD_Decode:u5|oTXD_DATA[2]~2149 at LCCOMB_X12_Y9_N12
K1L584 = K1_sel_SDR & K1_oSDR_TXD_DATA[2];


--K1_oSR_TXD_DATA[2] is CMD_Decode:u5|oSR_TXD_DATA[2] at LCFF_X12_Y9_N31
K1_oSR_TXD_DATA[2] = DFFEAS(K1L131, GLOBAL(A1L14),  ,  , K1L576,  ,  ,  ,  );


--K1_oPS2_TXD_DATA[2] is CMD_Decode:u5|oPS2_TXD_DATA[2] at LCFF_X12_Y9_N9
K1_oPS2_TXD_DATA[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L414, J1_rx_ascii[2],  ,  , VCC);


--K1L585 is CMD_Decode:u5|oTXD_DATA[2]~2150 at LCCOMB_X12_Y9_N8
K1L585 = !K1_sel_SDR & (K1_sel_SR & (K1_oSR_TXD_DATA[2]) # !K1_sel_SR & K1_oPS2_TXD_DATA[2]);


--K1L586 is CMD_Decode:u5|oTXD_DATA[2]~2151 at LCCOMB_X12_Y9_N6
K1L586 = K1_sel_FL & (K1_oFL_TXD_DATA[2]) # !K1_sel_FL & (K1L584 # K1L585);


--K1_oFL_TXD_DATA[1] is CMD_Decode:u5|oFL_TXD_DATA[1] at LCFF_X18_Y9_N7
K1_oFL_TXD_DATA[1] = DFFEAS(W1L72, GLOBAL(A1L14),  ,  , K1L372,  ,  ,  ,  );


--K1_oSDR_TXD_DATA[1] is CMD_Decode:u5|oSDR_TXD_DATA[1] at LCFF_X5_Y9_N21
K1_oSDR_TXD_DATA[1] = DFFEAS(K1L132, GLOBAL(A1L14),  ,  , K1L505,  ,  ,  ,  );


--K1L581 is CMD_Decode:u5|oTXD_DATA[1]~2152 at LCCOMB_X12_Y9_N24
K1L581 = K1_sel_SDR & K1_oSDR_TXD_DATA[1];


--K1_oSR_TXD_DATA[1] is CMD_Decode:u5|oSR_TXD_DATA[1] at LCFF_X12_Y9_N19
K1_oSR_TXD_DATA[1] = DFFEAS(K1L133, GLOBAL(A1L14),  ,  , K1L576,  ,  ,  ,  );


--K1_oPS2_TXD_DATA[1] is CMD_Decode:u5|oPS2_TXD_DATA[1] at LCFF_X12_Y9_N5
K1_oPS2_TXD_DATA[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L414, J1_rx_ascii[1],  ,  , VCC);


--K1L582 is CMD_Decode:u5|oTXD_DATA[1]~2153 at LCCOMB_X12_Y9_N4
K1L582 = !K1_sel_SDR & (K1_sel_SR & (K1_oSR_TXD_DATA[1]) # !K1_sel_SR & K1_oPS2_TXD_DATA[1]);


--K1L583 is CMD_Decode:u5|oTXD_DATA[1]~2154 at LCCOMB_X12_Y9_N16
K1L583 = K1_sel_FL & (K1_oFL_TXD_DATA[1]) # !K1_sel_FL & (K1L581 # K1L582);


--K1_oFL_TXD_DATA[0] is CMD_Decode:u5|oFL_TXD_DATA[0] at LCFF_X18_Y9_N3
K1_oFL_TXD_DATA[0] = DFFEAS(W1L71, GLOBAL(A1L14),  ,  , K1L372,  ,  ,  ,  );


--K1_oSDR_TXD_DATA[0] is CMD_Decode:u5|oSDR_TXD_DATA[0] at LCFF_X5_Y9_N19
K1_oSDR_TXD_DATA[0] = DFFEAS(K1L134, GLOBAL(A1L14),  ,  , K1L505,  ,  ,  ,  );


--K1_oSR_TXD_DATA[0] is CMD_Decode:u5|oSR_TXD_DATA[0] at LCFF_X12_Y9_N23
K1_oSR_TXD_DATA[0] = DFFEAS(K1L135, GLOBAL(A1L14),  ,  , K1L576,  ,  ,  ,  );


--K1_oPS2_TXD_DATA[0] is CMD_Decode:u5|oPS2_TXD_DATA[0] at LCFF_X12_Y9_N15
K1_oPS2_TXD_DATA[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L414, J1_rx_ascii[0],  ,  , VCC);


--K1L578 is CMD_Decode:u5|oTXD_DATA[0]~2155 at LCCOMB_X12_Y9_N14
K1L578 = K1_sel_SR & (K1_oSR_TXD_DATA[0]) # !K1_sel_SR & K1_oPS2_TXD_DATA[0];


--K1L579 is CMD_Decode:u5|oTXD_DATA[0]~2156 at LCCOMB_X13_Y9_N22
K1L579 = K1_sel_SDR & (K1_oSDR_TXD_DATA[0]) # !K1_sel_SDR & K1L578;


--K1L580 is CMD_Decode:u5|oTXD_DATA[0]~2157 at LCCOMB_X13_Y9_N10
K1L580 = K1_sel_FL & (K1_oFL_TXD_DATA[0]) # !K1_sel_FL & K1L579;


--V1L4 is USB_JTAG:u1|JTAG_TRANS:u1|Mux~68 at LCCOMB_X10_Y23_N2
V1L4 = V1_rCont[0] & (K1L583 # V1_rCont[1]) # !V1_rCont[0] & K1L580 & (!V1_rCont[1]);


--K1_oFL_TXD_DATA[3] is CMD_Decode:u5|oFL_TXD_DATA[3] at LCFF_X18_Y9_N27
K1_oFL_TXD_DATA[3] = DFFEAS(W1L74, GLOBAL(A1L14),  ,  , K1L372,  ,  ,  ,  );


--K1_oSDR_TXD_DATA[3] is CMD_Decode:u5|oSDR_TXD_DATA[3] at LCFF_X5_Y9_N9
K1_oSDR_TXD_DATA[3] = DFFEAS(K1L136, GLOBAL(A1L14),  ,  , K1L505,  ,  ,  ,  );


--K1L587 is CMD_Decode:u5|oTXD_DATA[3]~2158 at LCCOMB_X12_Y9_N10
K1L587 = K1_sel_SDR & K1_oSDR_TXD_DATA[3];


--K1_oSR_TXD_DATA[3] is CMD_Decode:u5|oSR_TXD_DATA[3] at LCFF_X12_Y9_N3
K1_oSR_TXD_DATA[3] = DFFEAS(K1L137, GLOBAL(A1L14),  ,  , K1L576,  ,  ,  ,  );


--K1_oPS2_TXD_DATA[3] is CMD_Decode:u5|oPS2_TXD_DATA[3] at LCFF_X12_Y9_N1
K1_oPS2_TXD_DATA[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L414, J1_rx_ascii[3],  ,  , VCC);


--K1L588 is CMD_Decode:u5|oTXD_DATA[3]~2159 at LCCOMB_X12_Y9_N0
K1L588 = !K1_sel_SDR & (K1_sel_SR & (K1_oSR_TXD_DATA[3]) # !K1_sel_SR & K1_oPS2_TXD_DATA[3]);


--K1L589 is CMD_Decode:u5|oTXD_DATA[3]~2160 at LCCOMB_X12_Y9_N28
K1L589 = K1_sel_FL & (K1_oFL_TXD_DATA[3]) # !K1_sel_FL & (K1L587 # K1L588);


--V1L5 is USB_JTAG:u1|JTAG_TRANS:u1|Mux~69 at LCCOMB_X10_Y23_N30
V1L5 = V1_rCont[1] & (V1L4 & K1L589 # !V1L4 & (K1L586)) # !V1_rCont[1] & (V1L4);


--V1_rCont[2] is USB_JTAG:u1|JTAG_TRANS:u1|rCont[2] at LCFF_X10_Y23_N13
V1_rCont[2] = DFFEAS(V1L15, GLOBAL(R1_wire_clkctrl1_outclk), !GLOBAL(A1L327),  ,  ,  ,  ,  ,  );


--V1L7 is USB_JTAG:u1|JTAG_TRANS:u1|TDO~83 at LCCOMB_X10_Y23_N8
V1L7 = K1L603 & (V1_rCont[2] & V1L3 # !V1_rCont[2] & (V1L5));


--R1_wire_clkctrl1_outclk is CLK_LOCK:p0|CLK_LOCK_altclkctrl_tb8:CLK_LOCK_altclkctrl_tb8_component|wire_clkctrl1_outclk at CLKCTRL_G1
R1_wire_clkctrl1_outclk = cycloneii_clkctrl(.ENA = VCC, .INCLK[0] = TCK, .CLKSELECT[0] = GND, .CLKSELECT[1] = GND) WITH (clock_type = "Global Clock", ena_register_mode = "none");


--MB1L59 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1103 at LCCOMB_X19_Y23_N8
MB1L59 = !MB1L52Q & !MB1L49Q & !MB1L46Q & !MB1L55Q;


--MB1L18 is I2C_AV_Config:u10|I2C_Controller:u0|LessThan~163 at LCCOMB_X19_Y23_N12
MB1L18 = MB1L43Q # MB1L58Q # !MB1L59;


--MB1L41 is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[0]~280 at LCCOMB_X19_Y23_N18
MB1L41 = MB1L18 & !MB1L43Q # !MB1L18 & MB1L43Q & VCC;

--MB1L42 is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[0]~281 at LCCOMB_X19_Y23_N18
MB1L42 = CARRY(MB1L18 & !MB1L43Q);


--P1_mI2C_GO is I2C_AV_Config:u10|mI2C_GO at LCFF_X20_Y23_N15
P1_mI2C_GO = DFFEAS(P1L19, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--MB1L44 is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[1]~282 at LCCOMB_X19_Y23_N20
MB1L44 = MB1L46Q & (GND # !MB1L42) # !MB1L46Q & (MB1L42 $ GND);

--MB1L45 is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[1]~283 at LCCOMB_X19_Y23_N20
MB1L45 = CARRY(MB1L46Q # !MB1L42);


--MB1L47 is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[2]~284 at LCCOMB_X19_Y23_N22
MB1L47 = MB1L49Q & MB1L45 & VCC # !MB1L49Q & !MB1L45;

--MB1L48 is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[2]~285 at LCCOMB_X19_Y23_N22
MB1L48 = CARRY(!MB1L49Q & !MB1L45);


--MB1L50 is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[3]~286 at LCCOMB_X19_Y23_N24
MB1L50 = MB1L52Q & (GND # !MB1L48) # !MB1L52Q & (MB1L48 $ GND);

--MB1L51 is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[3]~287 at LCCOMB_X19_Y23_N24
MB1L51 = CARRY(MB1L52Q # !MB1L48);


--MB1L53 is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[4]~288 at LCCOMB_X19_Y23_N26
MB1L53 = MB1L55Q & MB1L51 & VCC # !MB1L55Q & !MB1L51;

--MB1L54 is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[4]~289 at LCCOMB_X19_Y23_N26
MB1L54 = CARRY(!MB1L55Q & !MB1L51);


--MB1L56 is I2C_AV_Config:u10|I2C_Controller:u0|SD_COUNTER[5]~290 at LCCOMB_X19_Y23_N28
MB1L56 = MB1L54 $ MB1L58Q;


--P1_mI2C_CLK_DIV[12] is I2C_AV_Config:u10|mI2C_CLK_DIV[12] at LCFF_X21_Y23_N25
P1_mI2C_CLK_DIV[12] = DFFEAS(P1L60, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1_mI2C_CLK_DIV[13] is I2C_AV_Config:u10|mI2C_CLK_DIV[13] at LCFF_X21_Y23_N27
P1_mI2C_CLK_DIV[13] = DFFEAS(P1L63, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1_mI2C_CLK_DIV[14] is I2C_AV_Config:u10|mI2C_CLK_DIV[14] at LCFF_X21_Y23_N29
P1_mI2C_CLK_DIV[14] = DFFEAS(P1L66, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1_mI2C_CLK_DIV[15] is I2C_AV_Config:u10|mI2C_CLK_DIV[15] at LCFF_X21_Y23_N31
P1_mI2C_CLK_DIV[15] = DFFEAS(P1L69, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1L14 is I2C_AV_Config:u10|LessThan~226 at LCCOMB_X22_Y23_N12
P1L14 = !P1_mI2C_CLK_DIV[14] & !P1_mI2C_CLK_DIV[13] & !P1_mI2C_CLK_DIV[15] & !P1_mI2C_CLK_DIV[12];


--P1_mI2C_CLK_DIV[2] is I2C_AV_Config:u10|mI2C_CLK_DIV[2] at LCFF_X21_Y23_N5
P1_mI2C_CLK_DIV[2] = DFFEAS(P1L30, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1_mI2C_CLK_DIV[3] is I2C_AV_Config:u10|mI2C_CLK_DIV[3] at LCFF_X21_Y23_N7
P1_mI2C_CLK_DIV[3] = DFFEAS(P1L33, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1_mI2C_CLK_DIV[4] is I2C_AV_Config:u10|mI2C_CLK_DIV[4] at LCFF_X21_Y23_N9
P1_mI2C_CLK_DIV[4] = DFFEAS(P1L36, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1_mI2C_CLK_DIV[5] is I2C_AV_Config:u10|mI2C_CLK_DIV[5] at LCFF_X21_Y23_N11
P1_mI2C_CLK_DIV[5] = DFFEAS(P1L39, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1L15 is I2C_AV_Config:u10|LessThan~227 at LCCOMB_X22_Y23_N14
P1L15 = !P1_mI2C_CLK_DIV[4] & !P1_mI2C_CLK_DIV[2] & !P1_mI2C_CLK_DIV[3] & !P1_mI2C_CLK_DIV[5];


--P1_mI2C_CLK_DIV[6] is I2C_AV_Config:u10|mI2C_CLK_DIV[6] at LCFF_X21_Y23_N13
P1_mI2C_CLK_DIV[6] = DFFEAS(P1L42, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1_mI2C_CLK_DIV[7] is I2C_AV_Config:u10|mI2C_CLK_DIV[7] at LCFF_X21_Y23_N15
P1_mI2C_CLK_DIV[7] = DFFEAS(P1L45, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1_mI2C_CLK_DIV[8] is I2C_AV_Config:u10|mI2C_CLK_DIV[8] at LCFF_X21_Y23_N17
P1_mI2C_CLK_DIV[8] = DFFEAS(P1L48, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1L16 is I2C_AV_Config:u10|LessThan~228 at LCCOMB_X22_Y23_N8
P1L16 = P1L15 # !P1_mI2C_CLK_DIV[7] # !P1_mI2C_CLK_DIV[8] # !P1_mI2C_CLK_DIV[6];


--P1_mI2C_CLK_DIV[9] is I2C_AV_Config:u10|mI2C_CLK_DIV[9] at LCFF_X21_Y23_N19
P1_mI2C_CLK_DIV[9] = DFFEAS(P1L51, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1_mI2C_CLK_DIV[10] is I2C_AV_Config:u10|mI2C_CLK_DIV[10] at LCFF_X21_Y23_N21
P1_mI2C_CLK_DIV[10] = DFFEAS(P1L54, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1L17 is I2C_AV_Config:u10|LessThan~229 at LCCOMB_X22_Y23_N26
P1L17 = !P1_mI2C_CLK_DIV[10] & !P1_mI2C_CLK_DIV[9];


--P1_mI2C_CLK_DIV[11] is I2C_AV_Config:u10|mI2C_CLK_DIV[11] at LCFF_X21_Y23_N23
P1_mI2C_CLK_DIV[11] = DFFEAS(P1L57, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1L18 is I2C_AV_Config:u10|LessThan~230 at LCCOMB_X22_Y23_N28
P1L18 = P1_mI2C_CLK_DIV[11] & (!P1L16 # !P1L17) # !P1L14;


--P1L72 is I2C_AV_Config:u10|mI2C_CTRL_CLK~79 at LCCOMB_X23_Y23_N0
P1L72 = P1_mI2C_CTRL_CLK $ P1L18;


--MB1L20 is I2C_AV_Config:u10|I2C_Controller:u0|SCLK~145 at LCCOMB_X19_Y23_N4
MB1L20 = MB1L46Q & !MB1L52Q # !MB1L46Q & (MB1L49Q);


--MB1L21 is I2C_AV_Config:u10|I2C_Controller:u0|SCLK~146 at LCCOMB_X19_Y23_N0
MB1L21 = MB1L52Q & (!MB1L55Q # !MB1L20 # !MB1L43Q) # !MB1L52Q & (MB1L20 # MB1L55Q);


--MB1L40 is I2C_AV_Config:u10|I2C_Controller:u0|SD[12]~829 at LCCOMB_X19_Y23_N16
MB1L40 = MB1L52Q & MB1L49Q & MB1L46Q & MB1L55Q;


--MB1L22 is I2C_AV_Config:u10|I2C_Controller:u0|SCLK~147 at LCCOMB_X19_Y23_N10
MB1L22 = MB1L43Q & (MB1L40 $ !MB1L21);


--MB1L23 is I2C_AV_Config:u10|I2C_Controller:u0|SCLK~148 at LCCOMB_X19_Y23_N6
MB1L23 = MB1L58Q & (MB1L22 & (!MB1L21) # !MB1L22 & MB1_SCLK & MB1L21) # !MB1L58Q & (MB1_SCLK);


--M1L116 is VGA_Controller:u8|LessThan~1417 at LCCOMB_X21_Y12_N0
M1L116 = M1_H_Cont[7] # M1_H_Cont[5] & M1_H_Cont[6] # !M1L35;


--M1L37 is VGA_Controller:u8|Equal~1115 at LCCOMB_X21_Y12_N14
M1L37 = M1L36 & !M1_H_Cont[7] & M1L34 & !M1_H_Cont[4];


--M1L38 is VGA_Controller:u8|Equal~1116 at LCCOMB_X21_Y12_N26
M1L38 = !M1_H_Cont[0] & M1L35 & M1L37 & !M1_H_Cont[1];


--M1L467 is VGA_Controller:u8|oVGA_V_SYNC~174 at LCCOMB_X22_Y11_N30
M1L467 = M1L38 & (M1L115 # M1_V_Cont[9]) # !M1L38 & (M1_oVGA_V_SYNC);


--N1_oRed[8] is VGA_OSD_RAM:u9|oRed[8] at LCFF_X22_Y13_N11
N1_oRed[8] = DFFEAS(N1L141, GLOBAL(S2L2), KEY[0],  ,  ,  ,  ,  ,  );


--L1L1 is Multi_Sram:u6|Equal~143 at LCCOMB_X16_Y8_N8
L1L1 = !K1_oSR_Select[1] & K1_oSR_Select[0];


--M1_oAddress[0] is VGA_Controller:u8|oAddress[0] at LCFF_X21_Y9_N15
M1_oAddress[0] = DFFEAS(M1L336, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L330,  ,  ,  ,  );


--A1L351 is mVGA_R[6]~263 at LCCOMB_X14_Y9_N0
A1L351 = L1L1 & (M1_oAddress[0] & A1L303 # !M1_oAddress[0] & (A1L287));


--K1_oOSD_CUR_EN[1] is CMD_Decode:u5|oOSD_CUR_EN[1] at LCFF_X19_Y11_N5
K1_oOSD_CUR_EN[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L90, K1_CMD_Tmp[9],  ,  , VCC);


--M1L23 is VGA_Controller:u8|Cur_Color_R[6]~52 at LCCOMB_X15_Y11_N30
M1L23 = K1_oOSD_CUR_EN[1] & A1L351 # !K1_oOSD_CUR_EN[1] & (N1_oRed[8]);


--K1_oCursor_R[6] is CMD_Decode:u5|oCursor_R[6] at LCFF_X15_Y11_N25
K1_oCursor_R[6] = DFFEAS(K1L267, GLOBAL(A1L14), KEY[0],  , K1L91,  ,  ,  ,  );


--K1_oOSD_CUR_EN[0] is CMD_Decode:u5|oOSD_CUR_EN[0] at LCFF_X19_Y11_N7
K1_oOSD_CUR_EN[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L90, K1_CMD_Tmp[8],  ,  , VCC);


--K1_oCursor_Y[0] is CMD_Decode:u5|oCursor_Y[0] at LCFF_X22_Y10_N1
K1_oCursor_Y[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L92, K1_CMD_Tmp[8],  ,  , VCC);


--M1L199 is VGA_Controller:u8|add~2230 at LCCOMB_X22_Y10_N0
M1L199 = K1_oCursor_Y[0] $ VCC;

--M1L200 is VGA_Controller:u8|add~2231 at LCCOMB_X22_Y10_N0
M1L200 = CARRY(K1_oCursor_Y[0]);


--M1_V_Cont[0] is VGA_Controller:u8|V_Cont[0] at LCFF_X24_Y10_N13
M1_V_Cont[0] = DFFEAS(M1L126, GLOBAL(S2L2), GLOBAL(B1L71),  , M1L38,  ,  , M1L121,  );


--K1_oCursor_Y[4] is CMD_Decode:u5|oCursor_Y[4] at LCFF_X21_Y10_N13
K1_oCursor_Y[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L92, K1_CMD_Tmp[12],  ,  , VCC);


--K1_oCursor_Y[3] is CMD_Decode:u5|oCursor_Y[3] at LCFF_X21_Y10_N11
K1_oCursor_Y[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L92, K1_CMD_Tmp[11],  ,  , VCC);


--K1_oCursor_Y[2] is CMD_Decode:u5|oCursor_Y[2] at LCFF_X21_Y10_N9
K1_oCursor_Y[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L92, K1_CMD_Tmp[10],  ,  , VCC);


--K1_oCursor_Y[1] is CMD_Decode:u5|oCursor_Y[1] at LCFF_X21_Y10_N7
K1_oCursor_Y[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L92, K1_CMD_Tmp[9],  ,  , VCC);


--M1L201 is VGA_Controller:u8|add~2232 at LCCOMB_X21_Y10_N6
M1L201 = K1_oCursor_Y[1] $ VCC;

--M1L202 is VGA_Controller:u8|add~2233 at LCCOMB_X21_Y10_N6
M1L202 = CARRY(K1_oCursor_Y[1]);


--M1L203 is VGA_Controller:u8|add~2234 at LCCOMB_X21_Y10_N8
M1L203 = K1_oCursor_Y[2] & !M1L202 # !K1_oCursor_Y[2] & (M1L202 # GND);

--M1L204 is VGA_Controller:u8|add~2235 at LCCOMB_X21_Y10_N8
M1L204 = CARRY(!M1L202 # !K1_oCursor_Y[2]);


--M1L205 is VGA_Controller:u8|add~2236 at LCCOMB_X21_Y10_N10
M1L205 = K1_oCursor_Y[3] & (M1L204 $ GND) # !K1_oCursor_Y[3] & !M1L204 & VCC;

--M1L206 is VGA_Controller:u8|add~2237 at LCCOMB_X21_Y10_N10
M1L206 = CARRY(K1_oCursor_Y[3] & !M1L204);


--M1L207 is VGA_Controller:u8|add~2238 at LCCOMB_X21_Y10_N12
M1L207 = K1_oCursor_Y[4] & !M1L206 # !K1_oCursor_Y[4] & (M1L206 # GND);

--M1L208 is VGA_Controller:u8|add~2239 at LCCOMB_X21_Y10_N12
M1L208 = CARRY(!M1L206 # !K1_oCursor_Y[4]);


--M1L209 is VGA_Controller:u8|add~2240 at LCCOMB_X22_Y10_N2
M1L209 = M1L201 & !M1L200 # !M1L201 & (M1L200 # GND);

--M1L210 is VGA_Controller:u8|add~2241 at LCCOMB_X22_Y10_N2
M1L210 = CARRY(!M1L200 # !M1L201);


--M1L211 is VGA_Controller:u8|add~2242 at LCCOMB_X22_Y10_N4
M1L211 = M1L203 & (M1L210 $ GND) # !M1L203 & !M1L210 & VCC;

--M1L212 is VGA_Controller:u8|add~2243 at LCCOMB_X22_Y10_N4
M1L212 = CARRY(M1L203 & !M1L210);


--M1L213 is VGA_Controller:u8|add~2244 at LCCOMB_X22_Y10_N6
M1L213 = M1L205 & !M1L212 # !M1L205 & (M1L212 # GND);

--M1L214 is VGA_Controller:u8|add~2245 at LCCOMB_X22_Y10_N6
M1L214 = CARRY(!M1L212 # !M1L205);


--M1L215 is VGA_Controller:u8|add~2246 at LCCOMB_X22_Y10_N8
M1L215 = M1L207 & (M1L214 $ GND) # !M1L207 & !M1L214 & VCC;

--M1L216 is VGA_Controller:u8|add~2247 at LCCOMB_X22_Y10_N8
M1L216 = CARRY(M1L207 & !M1L214);


--M1L39 is VGA_Controller:u8|Equal~1117 at LCCOMB_X22_Y10_N24
M1L39 = M1_V_Cont[0] & M1L199 & (M1_V_Cont[4] $ !M1L215) # !M1_V_Cont[0] & !M1L199 & (M1_V_Cont[4] $ !M1L215);


--K1_oCursor_Y[5] is CMD_Decode:u5|oCursor_Y[5] at LCFF_X21_Y10_N15
K1_oCursor_Y[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L92, K1_CMD_Tmp[13],  ,  , VCC);


--M1L217 is VGA_Controller:u8|add~2248 at LCCOMB_X21_Y10_N14
M1L217 = K1_oCursor_Y[5] & (GND # !M1L208) # !K1_oCursor_Y[5] & (M1L208 $ GND);

--M1L218 is VGA_Controller:u8|add~2249 at LCCOMB_X21_Y10_N14
M1L218 = CARRY(K1_oCursor_Y[5] # !M1L208);


--M1L219 is VGA_Controller:u8|add~2250 at LCCOMB_X22_Y10_N10
M1L219 = M1L217 & !M1L216 # !M1L217 & (M1L216 # GND);

--M1L220 is VGA_Controller:u8|add~2251 at LCCOMB_X22_Y10_N10
M1L220 = CARRY(!M1L216 # !M1L217);


--M1L40 is VGA_Controller:u8|Equal~1118 at LCCOMB_X22_Y10_N22
M1L40 = M1_V_Cont[5] & M1L219 & (M1L209 $ !M1_V_Cont[1]) # !M1_V_Cont[5] & !M1L219 & (M1L209 $ !M1_V_Cont[1]);


--K1_oCursor_Y[8] is CMD_Decode:u5|oCursor_Y[8] at LCFF_X21_Y10_N21
K1_oCursor_Y[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L92, K1_CMD_Tmp[16],  ,  , VCC);


--K1_oCursor_Y[7] is CMD_Decode:u5|oCursor_Y[7] at LCFF_X21_Y10_N19
K1_oCursor_Y[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L92, K1_CMD_Tmp[15],  ,  , VCC);


--K1_oCursor_Y[6] is CMD_Decode:u5|oCursor_Y[6] at LCFF_X21_Y10_N17
K1_oCursor_Y[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L92, K1_CMD_Tmp[14],  ,  , VCC);


--M1L221 is VGA_Controller:u8|add~2252 at LCCOMB_X21_Y10_N16
M1L221 = K1_oCursor_Y[6] & !M1L218 # !K1_oCursor_Y[6] & (M1L218 # GND);

--M1L222 is VGA_Controller:u8|add~2253 at LCCOMB_X21_Y10_N16
M1L222 = CARRY(!M1L218 # !K1_oCursor_Y[6]);


--M1L223 is VGA_Controller:u8|add~2254 at LCCOMB_X21_Y10_N18
M1L223 = K1_oCursor_Y[7] & (M1L222 $ GND) # !K1_oCursor_Y[7] & !M1L222 & VCC;

--M1L224 is VGA_Controller:u8|add~2255 at LCCOMB_X21_Y10_N18
M1L224 = CARRY(K1_oCursor_Y[7] & !M1L222);


--M1L225 is VGA_Controller:u8|add~2256 at LCCOMB_X21_Y10_N20
M1L225 = K1_oCursor_Y[8] & !M1L224 # !K1_oCursor_Y[8] & (M1L224 # GND);

--M1L226 is VGA_Controller:u8|add~2257 at LCCOMB_X21_Y10_N20
M1L226 = CARRY(!M1L224 # !K1_oCursor_Y[8]);


--M1L227 is VGA_Controller:u8|add~2258 at LCCOMB_X22_Y10_N12
M1L227 = M1L221 & (M1L220 $ GND) # !M1L221 & !M1L220 & VCC;

--M1L228 is VGA_Controller:u8|add~2259 at LCCOMB_X22_Y10_N12
M1L228 = CARRY(M1L221 & !M1L220);


--M1L229 is VGA_Controller:u8|add~2260 at LCCOMB_X22_Y10_N14
M1L229 = M1L223 & !M1L228 # !M1L223 & (M1L228 # GND);

--M1L230 is VGA_Controller:u8|add~2261 at LCCOMB_X22_Y10_N14
M1L230 = CARRY(!M1L228 # !M1L223);


--M1L231 is VGA_Controller:u8|add~2262 at LCCOMB_X22_Y10_N16
M1L231 = M1L225 & (M1L230 $ GND) # !M1L225 & !M1L230 & VCC;

--M1L232 is VGA_Controller:u8|add~2263 at LCCOMB_X22_Y10_N16
M1L232 = CARRY(M1L225 & !M1L230);


--M1L41 is VGA_Controller:u8|Equal~1119 at LCCOMB_X22_Y10_N26
M1L41 = M1L231 & M1_V_Cont[8] & (M1_V_Cont[2] $ !M1L211) # !M1L231 & !M1_V_Cont[8] & (M1_V_Cont[2] $ !M1L211);


--K1_oCursor_Y[9] is CMD_Decode:u5|oCursor_Y[9] at LCFF_X21_Y10_N23
K1_oCursor_Y[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L92, K1_CMD_Tmp[17],  ,  , VCC);


--M1L233 is VGA_Controller:u8|add~2264 at LCCOMB_X21_Y10_N22
M1L233 = K1_oCursor_Y[9] & (M1L226 $ GND) # !K1_oCursor_Y[9] & !M1L226 & VCC;

--M1L234 is VGA_Controller:u8|add~2265 at LCCOMB_X21_Y10_N22
M1L234 = CARRY(K1_oCursor_Y[9] & !M1L226);


--M1L235 is VGA_Controller:u8|add~2266 at LCCOMB_X22_Y10_N18
M1L235 = M1L233 & !M1L232 # !M1L233 & (M1L232 # GND);

--M1L236 is VGA_Controller:u8|add~2267 at LCCOMB_X22_Y10_N18
M1L236 = CARRY(!M1L232 # !M1L233);


--M1L42 is VGA_Controller:u8|Equal~1120 at LCCOMB_X21_Y10_N30
M1L42 = M1L213 & M1_V_Cont[3] & (M1_V_Cont[9] $ !M1L235) # !M1L213 & !M1_V_Cont[3] & (M1_V_Cont[9] $ !M1L235);


--M1L43 is VGA_Controller:u8|Equal~1121 at LCCOMB_X22_Y10_N28
M1L43 = M1L39 & M1L41 & M1L42 & M1L40;


--M1L44 is VGA_Controller:u8|Equal~1122 at LCCOMB_X22_Y11_N2
M1L44 = M1_V_Cont[7] & M1L229 & (M1_V_Cont[6] $ !M1L227) # !M1_V_Cont[7] & !M1L229 & (M1_V_Cont[6] $ !M1L227);


--M1L237 is VGA_Controller:u8|add~2268 at LCCOMB_X21_Y10_N24
M1L237 = M1L234;


--M1L239 is VGA_Controller:u8|add~2270 at LCCOMB_X22_Y10_N20
M1L239 = M1L236 $ !M1L237;


--M1L45 is VGA_Controller:u8|Equal~1123 at LCCOMB_X22_Y11_N6
M1L45 = M1L43 & !M1L239 & M1L44;


--K1_oCursor_X[4] is CMD_Decode:u5|oCursor_X[4] at LCFF_X20_Y10_N19
K1_oCursor_X[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L93, K1_CMD_Tmp[12],  ,  , VCC);


--K1_oCursor_X[3] is CMD_Decode:u5|oCursor_X[3] at LCFF_X20_Y10_N17
K1_oCursor_X[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L93, K1_CMD_Tmp[11],  ,  , VCC);


--K1_oCursor_X[2] is CMD_Decode:u5|oCursor_X[2] at LCFF_X20_Y10_N15
K1_oCursor_X[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L93, K1_CMD_Tmp[10],  ,  , VCC);


--M1L241 is VGA_Controller:u8|add~2272 at LCCOMB_X20_Y10_N14
M1L241 = K1_oCursor_X[2] $ VCC;

--M1L242 is VGA_Controller:u8|add~2273 at LCCOMB_X20_Y10_N14
M1L242 = CARRY(K1_oCursor_X[2]);


--M1L243 is VGA_Controller:u8|add~2274 at LCCOMB_X20_Y10_N16
M1L243 = K1_oCursor_X[3] & M1L242 & VCC # !K1_oCursor_X[3] & !M1L242;

--M1L244 is VGA_Controller:u8|add~2275 at LCCOMB_X20_Y10_N16
M1L244 = CARRY(!K1_oCursor_X[3] & !M1L242);


--M1L245 is VGA_Controller:u8|add~2276 at LCCOMB_X20_Y10_N18
M1L245 = K1_oCursor_X[4] & (GND # !M1L244) # !K1_oCursor_X[4] & (M1L244 $ GND);

--M1L246 is VGA_Controller:u8|add~2277 at LCCOMB_X20_Y10_N18
M1L246 = CARRY(K1_oCursor_X[4] # !M1L244);


--K1_oCursor_X[1] is CMD_Decode:u5|oCursor_X[1] at LCFF_X20_Y11_N5
K1_oCursor_X[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L93, K1_CMD_Tmp[9],  ,  , VCC);


--K1_oCursor_X[0] is CMD_Decode:u5|oCursor_X[0] at LCFF_X20_Y11_N3
K1_oCursor_X[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L93, K1_CMD_Tmp[8],  ,  , VCC);


--M1L247 is VGA_Controller:u8|add~2278 at LCCOMB_X20_Y11_N2
M1L247 = K1_oCursor_X[0] $ VCC;

--M1L248 is VGA_Controller:u8|add~2279 at LCCOMB_X20_Y11_N2
M1L248 = CARRY(K1_oCursor_X[0]);


--M1L249 is VGA_Controller:u8|add~2280 at LCCOMB_X20_Y11_N4
M1L249 = K1_oCursor_X[1] & !M1L248 # !K1_oCursor_X[1] & (M1L248 # GND);

--M1L250 is VGA_Controller:u8|add~2281 at LCCOMB_X20_Y11_N4
M1L250 = CARRY(!M1L248 # !K1_oCursor_X[1]);


--M1L251 is VGA_Controller:u8|add~2282 at LCCOMB_X20_Y11_N6
M1L251 = M1L241 & (M1L250 $ GND) # !M1L241 & !M1L250 & VCC;

--M1L252 is VGA_Controller:u8|add~2283 at LCCOMB_X20_Y11_N6
M1L252 = CARRY(M1L241 & !M1L250);


--M1L253 is VGA_Controller:u8|add~2284 at LCCOMB_X20_Y11_N8
M1L253 = M1L243 & !M1L252 # !M1L243 & (M1L252 # GND);

--M1L254 is VGA_Controller:u8|add~2285 at LCCOMB_X20_Y11_N8
M1L254 = CARRY(!M1L252 # !M1L243);


--M1L255 is VGA_Controller:u8|add~2286 at LCCOMB_X20_Y11_N10
M1L255 = M1L245 & (M1L254 $ GND) # !M1L245 & !M1L254 & VCC;

--M1L256 is VGA_Controller:u8|add~2287 at LCCOMB_X20_Y11_N10
M1L256 = CARRY(M1L245 & !M1L254);


--M1L46 is VGA_Controller:u8|Equal~1124 at LCCOMB_X20_Y11_N0
M1L46 = M1L255 & M1_H_Cont[4] & (M1_H_Cont[0] $ !M1L247) # !M1L255 & !M1_H_Cont[4] & (M1_H_Cont[0] $ !M1L247);


--K1_oCursor_X[5] is CMD_Decode:u5|oCursor_X[5] at LCFF_X20_Y10_N21
K1_oCursor_X[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L93, K1_CMD_Tmp[13],  ,  , VCC);


--M1L257 is VGA_Controller:u8|add~2288 at LCCOMB_X20_Y10_N20
M1L257 = K1_oCursor_X[5] & !M1L246 # !K1_oCursor_X[5] & (M1L246 # GND);

--M1L258 is VGA_Controller:u8|add~2289 at LCCOMB_X20_Y10_N20
M1L258 = CARRY(!M1L246 # !K1_oCursor_X[5]);


--M1L259 is VGA_Controller:u8|add~2290 at LCCOMB_X20_Y11_N12
M1L259 = M1L257 & !M1L256 # !M1L257 & (M1L256 # GND);

--M1L260 is VGA_Controller:u8|add~2291 at LCCOMB_X20_Y11_N12
M1L260 = CARRY(!M1L256 # !M1L257);


--M1L47 is VGA_Controller:u8|Equal~1125 at LCCOMB_X20_Y12_N4
M1L47 = M1_H_Cont[1] & M1L249 & (M1_H_Cont[5] $ !M1L259) # !M1_H_Cont[1] & !M1L249 & (M1_H_Cont[5] $ !M1L259);


--K1_oCursor_X[8] is CMD_Decode:u5|oCursor_X[8] at LCFF_X20_Y10_N27
K1_oCursor_X[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L93, K1_CMD_Tmp[16],  ,  , VCC);


--K1_oCursor_X[7] is CMD_Decode:u5|oCursor_X[7] at LCFF_X20_Y10_N25
K1_oCursor_X[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L93, K1_CMD_Tmp[15],  ,  , VCC);


--K1_oCursor_X[6] is CMD_Decode:u5|oCursor_X[6] at LCFF_X20_Y10_N23
K1_oCursor_X[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L93, K1_CMD_Tmp[14],  ,  , VCC);


--M1L261 is VGA_Controller:u8|add~2292 at LCCOMB_X20_Y10_N22
M1L261 = K1_oCursor_X[6] & (M1L258 $ GND) # !K1_oCursor_X[6] & !M1L258 & VCC;

--M1L262 is VGA_Controller:u8|add~2293 at LCCOMB_X20_Y10_N22
M1L262 = CARRY(K1_oCursor_X[6] & !M1L258);


--M1L263 is VGA_Controller:u8|add~2294 at LCCOMB_X20_Y10_N24
M1L263 = K1_oCursor_X[7] & M1L262 & VCC # !K1_oCursor_X[7] & !M1L262;

--M1L264 is VGA_Controller:u8|add~2295 at LCCOMB_X20_Y10_N24
M1L264 = CARRY(!K1_oCursor_X[7] & !M1L262);


--M1L265 is VGA_Controller:u8|add~2296 at LCCOMB_X20_Y10_N26
M1L265 = K1_oCursor_X[8] & (M1L264 $ GND) # !K1_oCursor_X[8] & !M1L264 & VCC;

--M1L266 is VGA_Controller:u8|add~2297 at LCCOMB_X20_Y10_N26
M1L266 = CARRY(K1_oCursor_X[8] & !M1L264);


--M1L267 is VGA_Controller:u8|add~2298 at LCCOMB_X20_Y11_N14
M1L267 = M1L261 & (M1L260 $ GND) # !M1L261 & !M1L260 & VCC;

--M1L268 is VGA_Controller:u8|add~2299 at LCCOMB_X20_Y11_N14
M1L268 = CARRY(M1L261 & !M1L260);


--M1L269 is VGA_Controller:u8|add~2300 at LCCOMB_X20_Y11_N16
M1L269 = M1L263 & !M1L268 # !M1L263 & (M1L268 # GND);

--M1L270 is VGA_Controller:u8|add~2301 at LCCOMB_X20_Y11_N16
M1L270 = CARRY(!M1L268 # !M1L263);


--M1L271 is VGA_Controller:u8|add~2302 at LCCOMB_X20_Y11_N18
M1L271 = M1L265 & (M1L270 $ GND) # !M1L265 & !M1L270 & VCC;

--M1L272 is VGA_Controller:u8|add~2303 at LCCOMB_X20_Y11_N18
M1L272 = CARRY(M1L265 & !M1L270);


--M1L48 is VGA_Controller:u8|Equal~1126 at LCCOMB_X20_Y10_N0
M1L48 = M1L251 & M1_H_Cont[2] & (M1_H_Cont[8] $ !M1L271) # !M1L251 & !M1_H_Cont[2] & (M1_H_Cont[8] $ !M1L271);


--K1_oCursor_X[9] is CMD_Decode:u5|oCursor_X[9] at LCFF_X20_Y10_N29
K1_oCursor_X[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L93, K1_CMD_Tmp[17],  ,  , VCC);


--M1L273 is VGA_Controller:u8|add~2304 at LCCOMB_X20_Y10_N28
M1L273 = K1_oCursor_X[9] & !M1L266 # !K1_oCursor_X[9] & (M1L266 # GND);

--M1L274 is VGA_Controller:u8|add~2305 at LCCOMB_X20_Y10_N28
M1L274 = CARRY(!M1L266 # !K1_oCursor_X[9]);


--M1L275 is VGA_Controller:u8|add~2306 at LCCOMB_X20_Y11_N20
M1L275 = M1L273 & !M1L272 # !M1L273 & (M1L272 # GND);

--M1L276 is VGA_Controller:u8|add~2307 at LCCOMB_X20_Y11_N20
M1L276 = CARRY(!M1L272 # !M1L273);


--M1L49 is VGA_Controller:u8|Equal~1127 at LCCOMB_X20_Y12_N28
M1L49 = M1L253 & M1_H_Cont[3] & (M1L275 $ !M1_H_Cont[9]) # !M1L253 & !M1_H_Cont[3] & (M1L275 $ !M1_H_Cont[9]);


--M1L50 is VGA_Controller:u8|Equal~1128 at LCCOMB_X20_Y11_N24
M1L50 = M1L48 & M1L47 & M1L49 & M1L46;


--M1L51 is VGA_Controller:u8|Equal~1129 at LCCOMB_X20_Y11_N30
M1L51 = M1_H_Cont[7] & M1L269 & (M1L267 $ !M1_H_Cont[6]) # !M1_H_Cont[7] & !M1L269 & (M1L267 $ !M1_H_Cont[6]);


--M1L277 is VGA_Controller:u8|add~2308 at LCCOMB_X20_Y10_N30
M1L277 = !M1L274;


--M1L279 is VGA_Controller:u8|add~2310 at LCCOMB_X20_Y11_N22
M1L279 = M1L277 $ !M1L276;


--M1L331 is VGA_Controller:u8|always1~273 at LCCOMB_X20_Y11_N28
M1L331 = M1L45 # M1L51 & M1L50 & !M1L279;


--M1L281 is VGA_Controller:u8|add~2312 at LCCOMB_X21_Y11_N4
M1L281 = K1_oCursor_X[0] $ VCC;

--M1L282 is VGA_Controller:u8|add~2313 at LCCOMB_X21_Y11_N4
M1L282 = CARRY(K1_oCursor_X[0]);


--M1L283 is VGA_Controller:u8|add~2314 at LCCOMB_X21_Y11_N6
M1L283 = K1_oCursor_X[1] & M1L282 & VCC # !K1_oCursor_X[1] & !M1L282;

--M1L284 is VGA_Controller:u8|add~2315 at LCCOMB_X21_Y11_N6
M1L284 = CARRY(!K1_oCursor_X[1] & !M1L282);


--M1L285 is VGA_Controller:u8|add~2316 at LCCOMB_X21_Y11_N8
M1L285 = M1L241 & (GND # !M1L284) # !M1L241 & (M1L284 $ GND);

--M1L286 is VGA_Controller:u8|add~2317 at LCCOMB_X21_Y11_N8
M1L286 = CARRY(M1L241 # !M1L284);


--M1L287 is VGA_Controller:u8|add~2318 at LCCOMB_X21_Y11_N10
M1L287 = M1L243 & M1L286 & VCC # !M1L243 & !M1L286;

--M1L288 is VGA_Controller:u8|add~2319 at LCCOMB_X21_Y11_N10
M1L288 = CARRY(!M1L243 & !M1L286);


--M1L289 is VGA_Controller:u8|add~2320 at LCCOMB_X21_Y11_N12
M1L289 = M1L245 & (GND # !M1L288) # !M1L245 & (M1L288 $ GND);

--M1L290 is VGA_Controller:u8|add~2321 at LCCOMB_X21_Y11_N12
M1L290 = CARRY(M1L245 # !M1L288);


--M1L291 is VGA_Controller:u8|add~2322 at LCCOMB_X21_Y11_N14
M1L291 = M1L257 & M1L290 & VCC # !M1L257 & !M1L290;

--M1L292 is VGA_Controller:u8|add~2323 at LCCOMB_X21_Y11_N14
M1L292 = CARRY(!M1L257 & !M1L290);


--M1L293 is VGA_Controller:u8|add~2324 at LCCOMB_X21_Y11_N16
M1L293 = M1L261 & (GND # !M1L292) # !M1L261 & (M1L292 $ GND);

--M1L294 is VGA_Controller:u8|add~2325 at LCCOMB_X21_Y11_N16
M1L294 = CARRY(M1L261 # !M1L292);


--M1L295 is VGA_Controller:u8|add~2326 at LCCOMB_X21_Y11_N18
M1L295 = M1L263 & M1L294 & VCC # !M1L263 & !M1L294;

--M1L296 is VGA_Controller:u8|add~2327 at LCCOMB_X21_Y11_N18
M1L296 = CARRY(!M1L263 & !M1L294);


--M1L297 is VGA_Controller:u8|add~2328 at LCCOMB_X21_Y11_N20
M1L297 = M1L265 & (GND # !M1L296) # !M1L265 & (M1L296 $ GND);

--M1L298 is VGA_Controller:u8|add~2329 at LCCOMB_X21_Y11_N20
M1L298 = CARRY(M1L265 # !M1L296);


--M1L299 is VGA_Controller:u8|add~2330 at LCCOMB_X21_Y11_N22
M1L299 = M1L273 & M1L298 & VCC # !M1L273 & !M1L298;

--M1L300 is VGA_Controller:u8|add~2331 at LCCOMB_X21_Y11_N22
M1L300 = CARRY(!M1L273 & !M1L298);


--M1L301 is VGA_Controller:u8|add~2332 at LCCOMB_X21_Y11_N24
M1L301 = M1L277 & (GND # !M1L300) # !M1L277 & (M1L300 $ GND);

--M1L302 is VGA_Controller:u8|add~2333 at LCCOMB_X21_Y11_N24
M1L302 = CARRY(M1L277 # !M1L300);


--M1L303 is VGA_Controller:u8|add~2334 at LCCOMB_X21_Y11_N26
M1L303 = M1L302;


--M1L52 is VGA_Controller:u8|Equal~1130 at LCCOMB_X21_Y12_N18
M1L52 = M1_H_Cont[2] & M1L285 & (M1_H_Cont[8] $ !M1L297) # !M1_H_Cont[2] & !M1L285 & (M1_H_Cont[8] $ !M1L297);


--M1L53 is VGA_Controller:u8|Equal~1131 at LCCOMB_X21_Y12_N20
M1L53 = M1L299 & M1_H_Cont[9] & (M1L295 $ !M1_H_Cont[7]) # !M1L299 & !M1_H_Cont[9] & (M1L295 $ !M1_H_Cont[7]);


--M1L54 is VGA_Controller:u8|Equal~1132 at LCCOMB_X21_Y11_N2
M1L54 = M1L283 & M1_H_Cont[1] & (M1_H_Cont[6] $ !M1L293) # !M1L283 & !M1_H_Cont[1] & (M1_H_Cont[6] $ !M1L293);


--M1L55 is VGA_Controller:u8|Equal~1133 at LCCOMB_X21_Y12_N8
M1L55 = M1_H_Cont[0] & M1L281 & (M1L287 $ !M1_H_Cont[3]) # !M1_H_Cont[0] & !M1L281 & (M1L287 $ !M1_H_Cont[3]);


--M1L56 is VGA_Controller:u8|Equal~1134 at LCCOMB_X21_Y12_N6
M1L56 = M1L53 & M1L54 & M1L55 & M1L52;


--M1L57 is VGA_Controller:u8|Equal~1135 at LCCOMB_X21_Y11_N28
M1L57 = M1_H_Cont[4] & M1L289 & (M1_H_Cont[5] $ !M1L291) # !M1_H_Cont[4] & !M1L289 & (M1_H_Cont[5] $ !M1L291);


--M1L58 is VGA_Controller:u8|Equal~1136 at LCCOMB_X21_Y11_N30
M1L58 = M1L56 & M1L57 & !M1L301 & M1L303;


--M1L59 is VGA_Controller:u8|Equal~1137 at LCCOMB_X20_Y10_N10
M1L59 = M1L273 & M1_H_Cont[9] & (M1_H_Cont[3] $ !M1L243) # !M1L273 & !M1_H_Cont[9] & (M1_H_Cont[3] $ !M1L243);


--M1L60 is VGA_Controller:u8|Equal~1138 at LCCOMB_X20_Y10_N6
M1L60 = M1_H_Cont[6] & M1L261 & (M1L263 $ !M1_H_Cont[7]) # !M1_H_Cont[6] & !M1L261 & (M1L263 $ !M1_H_Cont[7]);


--M1L61 is VGA_Controller:u8|Equal~1139 at LCCOMB_X20_Y11_N26
M1L61 = M1L245 & M1_H_Cont[4] & (K1_oCursor_X[0] $ !M1_H_Cont[0]) # !M1L245 & !M1_H_Cont[4] & (K1_oCursor_X[0] $ !M1_H_Cont[0]);


--M1L62 is VGA_Controller:u8|Equal~1140 at LCCOMB_X21_Y11_N0
M1L62 = M1L257 & M1_H_Cont[5] & (K1_oCursor_X[1] $ !M1_H_Cont[1]) # !M1L257 & !M1_H_Cont[5] & (K1_oCursor_X[1] $ !M1_H_Cont[1]);


--M1L63 is VGA_Controller:u8|Equal~1141 at LCCOMB_X20_Y10_N8
M1L63 = M1L60 & M1L62 & M1L61 & M1L59;


--M1L64 is VGA_Controller:u8|Equal~1142 at LCCOMB_X20_Y10_N12
M1L64 = M1L265 & M1_H_Cont[8] & (M1_H_Cont[2] $ !M1L241) # !M1L265 & !M1_H_Cont[8] & (M1_H_Cont[2] $ !M1L241);


--M1L332 is VGA_Controller:u8|always1~274 at LCCOMB_X20_Y10_N2
M1L332 = M1L58 # M1L64 & M1L63 & !M1L277;


--M1L65 is VGA_Controller:u8|Equal~1143 at LCCOMB_X21_Y10_N26
M1L65 = M1_V_Cont[3] & M1L205 & (M1_V_Cont[9] $ !M1L233) # !M1_V_Cont[3] & !M1L205 & (M1_V_Cont[9] $ !M1L233);


--M1L66 is VGA_Controller:u8|Equal~1144 at LCCOMB_X21_Y10_N0
M1L66 = M1_V_Cont[7] & M1L223 & (M1_V_Cont[6] $ !M1L221) # !M1_V_Cont[7] & !M1L223 & (M1_V_Cont[6] $ !M1L221);


--M1L67 is VGA_Controller:u8|Equal~1145 at LCCOMB_X22_Y10_N30
M1L67 = K1_oCursor_Y[0] & M1_V_Cont[0] & (M1L207 $ !M1_V_Cont[4]) # !K1_oCursor_Y[0] & !M1_V_Cont[0] & (M1L207 $ !M1_V_Cont[4]);


--M1L68 is VGA_Controller:u8|Equal~1146 at LCCOMB_X21_Y10_N4
M1L68 = M1_V_Cont[5] & M1L217 & (M1_V_Cont[1] $ !M1L201) # !M1_V_Cont[5] & !M1L217 & (M1_V_Cont[1] $ !M1L201);


--M1L69 is VGA_Controller:u8|Equal~1147 at LCCOMB_X21_Y10_N28
M1L69 = M1L67 & M1L66 & M1L68 & M1L65;


--M1L70 is VGA_Controller:u8|Equal~1148 at LCCOMB_X23_Y10_N28
M1L70 = M1L203 & M1_V_Cont[2] & (M1_V_Cont[8] $ !M1L225) # !M1L203 & !M1_V_Cont[2] & (M1_V_Cont[8] $ !M1L225);


--M1L71 is VGA_Controller:u8|Equal~1149 at LCCOMB_X21_Y10_N2
M1L71 = M1L69 & !M1L237 & M1L70;


--M1L305 is VGA_Controller:u8|add~2336 at LCCOMB_X23_Y10_N4
M1L305 = K1_oCursor_Y[0] $ VCC;

--M1L306 is VGA_Controller:u8|add~2337 at LCCOMB_X23_Y10_N4
M1L306 = CARRY(K1_oCursor_Y[0]);


--M1L307 is VGA_Controller:u8|add~2338 at LCCOMB_X23_Y10_N6
M1L307 = M1L201 & M1L306 & VCC # !M1L201 & !M1L306;

--M1L308 is VGA_Controller:u8|add~2339 at LCCOMB_X23_Y10_N6
M1L308 = CARRY(!M1L201 & !M1L306);


--M1L309 is VGA_Controller:u8|add~2340 at LCCOMB_X23_Y10_N8
M1L309 = M1L203 & (GND # !M1L308) # !M1L203 & (M1L308 $ GND);

--M1L310 is VGA_Controller:u8|add~2341 at LCCOMB_X23_Y10_N8
M1L310 = CARRY(M1L203 # !M1L308);


--M1L311 is VGA_Controller:u8|add~2342 at LCCOMB_X23_Y10_N10
M1L311 = M1L205 & M1L310 & VCC # !M1L205 & !M1L310;

--M1L312 is VGA_Controller:u8|add~2343 at LCCOMB_X23_Y10_N10
M1L312 = CARRY(!M1L205 & !M1L310);


--M1L313 is VGA_Controller:u8|add~2344 at LCCOMB_X23_Y10_N12
M1L313 = M1L207 & (GND # !M1L312) # !M1L207 & (M1L312 $ GND);

--M1L314 is VGA_Controller:u8|add~2345 at LCCOMB_X23_Y10_N12
M1L314 = CARRY(M1L207 # !M1L312);


--M1L315 is VGA_Controller:u8|add~2346 at LCCOMB_X23_Y10_N14
M1L315 = M1L217 & M1L314 & VCC # !M1L217 & !M1L314;

--M1L316 is VGA_Controller:u8|add~2347 at LCCOMB_X23_Y10_N14
M1L316 = CARRY(!M1L217 & !M1L314);


--M1L317 is VGA_Controller:u8|add~2348 at LCCOMB_X23_Y10_N16
M1L317 = M1L221 & (GND # !M1L316) # !M1L221 & (M1L316 $ GND);

--M1L318 is VGA_Controller:u8|add~2349 at LCCOMB_X23_Y10_N16
M1L318 = CARRY(M1L221 # !M1L316);


--M1L319 is VGA_Controller:u8|add~2350 at LCCOMB_X23_Y10_N18
M1L319 = M1L223 & M1L318 & VCC # !M1L223 & !M1L318;

--M1L320 is VGA_Controller:u8|add~2351 at LCCOMB_X23_Y10_N18
M1L320 = CARRY(!M1L223 & !M1L318);


--M1L321 is VGA_Controller:u8|add~2352 at LCCOMB_X23_Y10_N20
M1L321 = M1L225 & (GND # !M1L320) # !M1L225 & (M1L320 $ GND);

--M1L322 is VGA_Controller:u8|add~2353 at LCCOMB_X23_Y10_N20
M1L322 = CARRY(M1L225 # !M1L320);


--M1L323 is VGA_Controller:u8|add~2354 at LCCOMB_X23_Y10_N22
M1L323 = M1L233 & M1L322 & VCC # !M1L233 & !M1L322;

--M1L324 is VGA_Controller:u8|add~2355 at LCCOMB_X23_Y10_N22
M1L324 = CARRY(!M1L233 & !M1L322);


--M1L325 is VGA_Controller:u8|add~2356 at LCCOMB_X23_Y10_N24
M1L325 = M1L237 & (GND # !M1L324) # !M1L237 & (M1L324 $ GND);

--M1L326 is VGA_Controller:u8|add~2357 at LCCOMB_X23_Y10_N24
M1L326 = CARRY(M1L237 # !M1L324);


--M1L327 is VGA_Controller:u8|add~2358 at LCCOMB_X23_Y10_N26
M1L327 = M1L326;


--M1L72 is VGA_Controller:u8|Equal~1150 at LCCOMB_X23_Y10_N0
M1L72 = M1L321 & M1_V_Cont[8] & (M1_V_Cont[2] $ !M1L309) # !M1L321 & !M1_V_Cont[8] & (M1_V_Cont[2] $ !M1L309);


--M1L73 is VGA_Controller:u8|Equal~1151 at LCCOMB_X23_Y11_N4
M1L73 = M1_V_Cont[9] & M1L323 & (M1_V_Cont[7] $ !M1L319) # !M1_V_Cont[9] & !M1L323 & (M1_V_Cont[7] $ !M1L319);


--M1L74 is VGA_Controller:u8|Equal~1152 at LCCOMB_X24_Y10_N10
M1L74 = M1_V_Cont[6] & M1L317 & (M1_V_Cont[1] $ !M1L307) # !M1_V_Cont[6] & !M1L317 & (M1_V_Cont[1] $ !M1L307);


--M1L75 is VGA_Controller:u8|Equal~1153 at LCCOMB_X24_Y10_N6
M1L75 = M1_V_Cont[0] & M1L305 & (M1_V_Cont[3] $ !M1L311) # !M1_V_Cont[0] & !M1L305 & (M1_V_Cont[3] $ !M1L311);


--M1L76 is VGA_Controller:u8|Equal~1154 at LCCOMB_X23_Y10_N30
M1L76 = M1L75 & M1L74 & M1L73 & M1L72;


--M1L77 is VGA_Controller:u8|Equal~1155 at LCCOMB_X23_Y11_N28
M1L77 = M1_V_Cont[5] & M1L315 & (M1_V_Cont[4] $ !M1L313) # !M1_V_Cont[5] & !M1L315 & (M1_V_Cont[4] $ !M1L313);


--M1L78 is VGA_Controller:u8|Equal~1156 at LCCOMB_X23_Y10_N2
M1L78 = M1L77 & M1L76 & !M1L325 & M1L327;


--M1L333 is VGA_Controller:u8|always1~275 at LCCOMB_X20_Y10_N4
M1L333 = M1L78 # M1L332 # M1L331 # M1L71;


--M1L117 is VGA_Controller:u8|LessThan~1418 at LCCOMB_X20_Y12_N6
M1L117 = M1L34 & (!M1_H_Cont[4] # !M1_H_Cont[3] # !M1_H_Cont[2]);


--M1L6 is VGA_Controller:u8|Cur_Color_B~227 at LCCOMB_X20_Y12_N2
M1L6 = M1_H_Cont[9] & (M1L117 & !M1_H_Cont[7] # !M1_H_Cont[8]) # !M1_H_Cont[9] & (M1_H_Cont[8] # !M1L117 & M1_H_Cont[7]);


--M1L7 is VGA_Controller:u8|Cur_Color_B~228 at LCCOMB_X19_Y11_N6
M1L7 = M1L465 & M1L333 & K1_oOSD_CUR_EN[0] & M1L6;


--M1L81 is VGA_Controller:u8|H_Cont[0]~265 at LCCOMB_X20_Y12_N8
M1L81 = M1_H_Cont[0] $ VCC;

--M1L82 is VGA_Controller:u8|H_Cont[0]~266 at LCCOMB_X20_Y12_N8
M1L82 = CARRY(M1_H_Cont[0]);


--M1L84 is VGA_Controller:u8|H_Cont[1]~267 at LCCOMB_X20_Y12_N10
M1L84 = M1_H_Cont[1] & !M1L82 # !M1_H_Cont[1] & (M1L82 # GND);

--M1L85 is VGA_Controller:u8|H_Cont[1]~268 at LCCOMB_X20_Y12_N10
M1L85 = CARRY(!M1L82 # !M1_H_Cont[1]);


--M1L87 is VGA_Controller:u8|H_Cont[2]~269 at LCCOMB_X20_Y12_N12
M1L87 = M1_H_Cont[2] & (M1L85 $ GND) # !M1_H_Cont[2] & !M1L85 & VCC;

--M1L88 is VGA_Controller:u8|H_Cont[2]~270 at LCCOMB_X20_Y12_N12
M1L88 = CARRY(M1_H_Cont[2] & !M1L85);


--M1L90 is VGA_Controller:u8|H_Cont[3]~271 at LCCOMB_X20_Y12_N14
M1L90 = M1_H_Cont[3] & !M1L88 # !M1_H_Cont[3] & (M1L88 # GND);

--M1L91 is VGA_Controller:u8|H_Cont[3]~272 at LCCOMB_X20_Y12_N14
M1L91 = CARRY(!M1L88 # !M1_H_Cont[3]);


--M1L93 is VGA_Controller:u8|H_Cont[4]~273 at LCCOMB_X20_Y12_N16
M1L93 = M1_H_Cont[4] & (M1L91 $ GND) # !M1_H_Cont[4] & !M1L91 & VCC;

--M1L94 is VGA_Controller:u8|H_Cont[4]~274 at LCCOMB_X20_Y12_N16
M1L94 = CARRY(M1_H_Cont[4] & !M1L91);


--M1L96 is VGA_Controller:u8|H_Cont[5]~275 at LCCOMB_X20_Y12_N18
M1L96 = M1_H_Cont[5] & !M1L94 # !M1_H_Cont[5] & (M1L94 # GND);

--M1L97 is VGA_Controller:u8|H_Cont[5]~276 at LCCOMB_X20_Y12_N18
M1L97 = CARRY(!M1L94 # !M1_H_Cont[5]);


--M1L118 is VGA_Controller:u8|LessThan~1419 at LCCOMB_X20_Y12_N30
M1L118 = M1_H_Cont[9] & M1_H_Cont[8] & (M1_H_Cont[7] # !M1L34);


--M1L99 is VGA_Controller:u8|H_Cont[6]~277 at LCCOMB_X20_Y12_N20
M1L99 = M1_H_Cont[6] & (M1L97 $ GND) # !M1_H_Cont[6] & !M1L97 & VCC;

--M1L100 is VGA_Controller:u8|H_Cont[6]~278 at LCCOMB_X20_Y12_N20
M1L100 = CARRY(M1_H_Cont[6] & !M1L97);


--M1L102 is VGA_Controller:u8|H_Cont[7]~279 at LCCOMB_X20_Y12_N22
M1L102 = M1_H_Cont[7] & !M1L100 # !M1_H_Cont[7] & (M1L100 # GND);

--M1L103 is VGA_Controller:u8|H_Cont[7]~280 at LCCOMB_X20_Y12_N22
M1L103 = CARRY(!M1L100 # !M1_H_Cont[7]);


--M1L105 is VGA_Controller:u8|H_Cont[8]~281 at LCCOMB_X20_Y12_N24
M1L105 = M1_H_Cont[8] & (M1L103 $ GND) # !M1_H_Cont[8] & !M1L103 & VCC;

--M1L106 is VGA_Controller:u8|H_Cont[8]~282 at LCCOMB_X20_Y12_N24
M1L106 = CARRY(M1_H_Cont[8] & !M1L103);


--M1L108 is VGA_Controller:u8|H_Cont[9]~283 at LCCOMB_X20_Y12_N26
M1L108 = M1L106 $ M1_H_Cont[9];


--M1L126 is VGA_Controller:u8|V_Cont[0]~1012 at LCCOMB_X24_Y10_N12
M1L126 = M1_V_Cont[0] $ VCC;

--M1L127 is VGA_Controller:u8|V_Cont[0]~1013 at LCCOMB_X24_Y10_N12
M1L127 = CARRY(M1_V_Cont[0]);


--M1L129 is VGA_Controller:u8|V_Cont[1]~1014 at LCCOMB_X24_Y10_N14
M1L129 = M1_V_Cont[1] & !M1L127 # !M1_V_Cont[1] & (M1L127 # GND);

--M1L130 is VGA_Controller:u8|V_Cont[1]~1015 at LCCOMB_X24_Y10_N14
M1L130 = CARRY(!M1L127 # !M1_V_Cont[1]);


--M1L132 is VGA_Controller:u8|V_Cont[2]~1016 at LCCOMB_X24_Y10_N16
M1L132 = M1_V_Cont[2] & (M1L130 $ GND) # !M1_V_Cont[2] & !M1L130 & VCC;

--M1L133 is VGA_Controller:u8|V_Cont[2]~1017 at LCCOMB_X24_Y10_N16
M1L133 = CARRY(M1_V_Cont[2] & !M1L130);


--M1L135 is VGA_Controller:u8|V_Cont[3]~1018 at LCCOMB_X24_Y10_N18
M1L135 = M1_V_Cont[3] & !M1L133 # !M1_V_Cont[3] & (M1L133 # GND);

--M1L136 is VGA_Controller:u8|V_Cont[3]~1019 at LCCOMB_X24_Y10_N18
M1L136 = CARRY(!M1L133 # !M1_V_Cont[3]);


--M1L138 is VGA_Controller:u8|V_Cont[4]~1020 at LCCOMB_X24_Y10_N20
M1L138 = M1_V_Cont[4] & (M1L136 $ GND) # !M1_V_Cont[4] & !M1L136 & VCC;

--M1L139 is VGA_Controller:u8|V_Cont[4]~1021 at LCCOMB_X24_Y10_N20
M1L139 = CARRY(M1_V_Cont[4] & !M1L136);


--M1L141 is VGA_Controller:u8|V_Cont[5]~1022 at LCCOMB_X24_Y10_N22
M1L141 = M1_V_Cont[5] & !M1L139 # !M1_V_Cont[5] & (M1L139 # GND);

--M1L142 is VGA_Controller:u8|V_Cont[5]~1023 at LCCOMB_X24_Y10_N22
M1L142 = CARRY(!M1L139 # !M1_V_Cont[5]);


--M1L144 is VGA_Controller:u8|V_Cont[6]~1024 at LCCOMB_X24_Y10_N24
M1L144 = M1_V_Cont[6] & (M1L142 $ GND) # !M1_V_Cont[6] & !M1L142 & VCC;

--M1L145 is VGA_Controller:u8|V_Cont[6]~1025 at LCCOMB_X24_Y10_N24
M1L145 = CARRY(M1_V_Cont[6] & !M1L142);


--M1L119 is VGA_Controller:u8|LessThan~1420 at LCCOMB_X24_Y10_N2
M1L119 = !M1_V_Cont[5] & !M1_V_Cont[4] & M1L112;


--M1L120 is VGA_Controller:u8|LessThan~1421 at LCCOMB_X24_Y10_N4
M1L120 = !M1_V_Cont[1] & !M1_V_Cont[0] # !M1_V_Cont[3] # !M1_V_Cont[2];


--M1L121 is VGA_Controller:u8|LessThan~1422 at LCCOMB_X24_Y10_N8
M1L121 = M1_V_Cont[9] & (!M1L119 # !M1L120);


--M1L147 is VGA_Controller:u8|V_Cont[7]~1026 at LCCOMB_X24_Y10_N26
M1L147 = M1_V_Cont[7] & !M1L145 # !M1_V_Cont[7] & (M1L145 # GND);

--M1L148 is VGA_Controller:u8|V_Cont[7]~1027 at LCCOMB_X24_Y10_N26
M1L148 = CARRY(!M1L145 # !M1_V_Cont[7]);


--M1L150 is VGA_Controller:u8|V_Cont[8]~1028 at LCCOMB_X24_Y10_N28
M1L150 = M1_V_Cont[8] & (M1L148 $ GND) # !M1_V_Cont[8] & !M1L148 & VCC;

--M1L151 is VGA_Controller:u8|V_Cont[8]~1029 at LCCOMB_X24_Y10_N28
M1L151 = CARRY(M1_V_Cont[8] & !M1L148);


--M1L153 is VGA_Controller:u8|V_Cont[9]~1030 at LCCOMB_X24_Y10_N30
M1L153 = M1L151 $ M1_V_Cont[9];


--A1L352 is mVGA_R[7]~264 at LCCOMB_X14_Y9_N18
A1L352 = L1L1 & (M1_oAddress[0] & A1L305 # !M1_oAddress[0] & (A1L289));


--M1L26 is VGA_Controller:u8|Cur_Color_R[7]~53 at LCCOMB_X15_Y11_N0
M1L26 = K1_oOSD_CUR_EN[1] & A1L352 # !K1_oOSD_CUR_EN[1] & (N1_oRed[8]);


--K1_oCursor_R[7] is CMD_Decode:u5|oCursor_R[7] at LCFF_X15_Y11_N21
K1_oCursor_R[7] = DFFEAS(K1L269, GLOBAL(A1L14), KEY[0],  , K1L91,  ,  ,  ,  );


--A1L353 is mVGA_R[8]~265 at LCCOMB_X14_Y9_N14
A1L353 = L1L1 & (M1_oAddress[0] & (A1L307) # !M1_oAddress[0] & A1L291);


--M1L29 is VGA_Controller:u8|Cur_Color_R[8]~54 at LCCOMB_X15_Y11_N18
M1L29 = K1_oOSD_CUR_EN[1] & A1L353 # !K1_oOSD_CUR_EN[1] & (N1_oRed[8]);


--K1_oCursor_R[8] is CMD_Decode:u5|oCursor_R[8] at LCFF_X15_Y11_N17
K1_oCursor_R[8] = DFFEAS(K1L271, GLOBAL(A1L14), KEY[0],  , K1L91,  ,  ,  ,  );


--A1L354 is mVIN_R[9]~71 at LCCOMB_X14_Y9_N20
A1L354 = L1L1 & (M1_oAddress[0] & (A1L309) # !M1_oAddress[0] & A1L293);


--M1L32 is VGA_Controller:u8|Cur_Color_R[9]~55 at LCCOMB_X15_Y11_N28
M1L32 = K1_oOSD_CUR_EN[1] & A1L354 # !K1_oOSD_CUR_EN[1] & (N1_oRed[8]);


--K1_oCursor_R[9] is CMD_Decode:u5|oCursor_R[9] at LCFF_X15_Y11_N9
K1_oCursor_R[9] = DFFEAS(K1L273, GLOBAL(A1L14), KEY[0],  , K1L91,  ,  ,  ,  );


--K1_oCursor_G[6] is CMD_Decode:u5|oCursor_G[6] at LCFF_X15_Y10_N23
K1_oCursor_G[6] = DFFEAS(K1L259, GLOBAL(A1L14), KEY[0],  , K1L94,  ,  ,  ,  );


--M1L17 is VGA_Controller:u8|Cur_Color_G~100 at LCCOMB_X16_Y11_N28
M1L17 = M1L7 & K1_oCursor_G[6] # !M1L7 & (M1L23);


--K1_oCursor_G[7] is CMD_Decode:u5|oCursor_G[7] at LCFF_X15_Y10_N1
K1_oCursor_G[7] = DFFEAS(K1L261, GLOBAL(A1L14), KEY[0],  , K1L94,  ,  ,  ,  );


--M1L18 is VGA_Controller:u8|Cur_Color_G~101 at LCCOMB_X15_Y11_N22
M1L18 = M1L7 & (K1_oCursor_G[7]) # !M1L7 & M1L26;


--K1_oCursor_G[8] is CMD_Decode:u5|oCursor_G[8] at LCFF_X15_Y10_N3
K1_oCursor_G[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L94, K1_CMD_Tmp[16],  ,  , VCC);


--M1L19 is VGA_Controller:u8|Cur_Color_G~102 at LCCOMB_X16_Y11_N22
M1L19 = M1L7 & K1_oCursor_G[8] # !M1L7 & (M1L29);


--K1_oCursor_G[9] is CMD_Decode:u5|oCursor_G[9] at LCFF_X15_Y10_N9
K1_oCursor_G[9] = DFFEAS(K1L264, GLOBAL(A1L14), KEY[0],  , K1L94,  ,  ,  ,  );


--M1L20 is VGA_Controller:u8|Cur_Color_G~103 at LCCOMB_X15_Y11_N26
M1L20 = M1L7 & (K1_oCursor_G[9]) # !M1L7 & M1L32;


--K1_oCursor_B[6] is CMD_Decode:u5|oCursor_B[6] at LCFF_X16_Y11_N31
K1_oCursor_B[6] = DFFEAS(K1L250, GLOBAL(A1L14), KEY[0],  , K1L95,  ,  ,  ,  );


--M1L8 is VGA_Controller:u8|Cur_Color_B~229 at LCCOMB_X16_Y11_N12
M1L8 = M1L7 & (K1_oCursor_B[6]) # !M1L7 & M1L23;


--K1_oCursor_B[7] is CMD_Decode:u5|oCursor_B[7] at LCFF_X16_Y11_N19
K1_oCursor_B[7] = DFFEAS(K1L252, GLOBAL(A1L14), KEY[0],  , K1L95,  ,  ,  ,  );


--M1L9 is VGA_Controller:u8|Cur_Color_B~230 at LCCOMB_X16_Y11_N10
M1L9 = M1L7 & (K1_oCursor_B[7]) # !M1L7 & M1L26;


--K1_oCursor_B[8] is CMD_Decode:u5|oCursor_B[8] at LCFF_X16_Y11_N3
K1_oCursor_B[8] = DFFEAS(K1L254, GLOBAL(A1L14), KEY[0],  , K1L95,  ,  ,  ,  );


--M1L10 is VGA_Controller:u8|Cur_Color_B~231 at LCCOMB_X16_Y11_N14
M1L10 = M1L7 & K1_oCursor_B[8] # !M1L7 & (M1L29);


--K1_oCursor_B[9] is CMD_Decode:u5|oCursor_B[9] at LCFF_X16_Y11_N1
K1_oCursor_B[9] = DFFEAS(K1L256, GLOBAL(A1L14), KEY[0],  , K1L95,  ,  ,  ,  );


--N1_oBlue[9] is VGA_OSD_RAM:u9|oBlue[9] at LCFF_X19_Y11_N3
N1_oBlue[9] = DFFEAS(N1L136, GLOBAL(S2L2), KEY[0],  ,  ,  ,  ,  ,  );


--A1L350 is mVGA_B[9]~47 at LCCOMB_X19_Y11_N4
A1L350 = K1_oOSD_CUR_EN[1] & A1L354 # !K1_oOSD_CUR_EN[1] & (N1_oBlue[9]);


--M1L11 is VGA_Controller:u8|Cur_Color_B~232 at LCCOMB_X16_Y11_N20
M1L11 = M1L7 & (K1_oCursor_B[9]) # !M1L7 & A1L350;


--Q1_LRCK_1X_DIV[0] is AUDIO_DAC:u11|LRCK_1X_DIV[0] at LCFF_X23_Y26_N15
Q1_LRCK_1X_DIV[0] = DFFEAS(Q1L123, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L206,  );


--Q1_LRCK_1X_DIV[1] is AUDIO_DAC:u11|LRCK_1X_DIV[1] at LCFF_X23_Y26_N17
Q1_LRCK_1X_DIV[1] = DFFEAS(Q1L126, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L206,  );


--Q1_LRCK_1X_DIV[2] is AUDIO_DAC:u11|LRCK_1X_DIV[2] at LCFF_X23_Y26_N19
Q1_LRCK_1X_DIV[2] = DFFEAS(Q1L129, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L206,  );


--Q1_LRCK_1X_DIV[3] is AUDIO_DAC:u11|LRCK_1X_DIV[3] at LCFF_X23_Y26_N21
Q1_LRCK_1X_DIV[3] = DFFEAS(Q1L132, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L206,  );


--Q1L204 is AUDIO_DAC:u11|LessThan~864 at LCCOMB_X23_Y26_N6
Q1L204 = !Q1_LRCK_1X_DIV[2] # !Q1_LRCK_1X_DIV[1] # !Q1_LRCK_1X_DIV[0] # !Q1_LRCK_1X_DIV[3];


--Q1_LRCK_1X_DIV[4] is AUDIO_DAC:u11|LRCK_1X_DIV[4] at LCFF_X23_Y26_N23
Q1_LRCK_1X_DIV[4] = DFFEAS(Q1L135, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L206,  );


--Q1_LRCK_1X_DIV[5] is AUDIO_DAC:u11|LRCK_1X_DIV[5] at LCFF_X23_Y26_N25
Q1_LRCK_1X_DIV[5] = DFFEAS(Q1L138, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L206,  );


--Q1L205 is AUDIO_DAC:u11|LessThan~865 at LCCOMB_X23_Y26_N8
Q1L205 = Q1L204 # !Q1_LRCK_1X_DIV[5] # !Q1_LRCK_1X_DIV[4];


--Q1_LRCK_1X_DIV[6] is AUDIO_DAC:u11|LRCK_1X_DIV[6] at LCFF_X23_Y26_N27
Q1_LRCK_1X_DIV[6] = DFFEAS(Q1L141, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L206,  );


--Q1_LRCK_1X_DIV[7] is AUDIO_DAC:u11|LRCK_1X_DIV[7] at LCFF_X23_Y26_N29
Q1_LRCK_1X_DIV[7] = DFFEAS(Q1L144, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L206,  );


--Q1_LRCK_1X_DIV[8] is AUDIO_DAC:u11|LRCK_1X_DIV[8] at LCFF_X23_Y26_N31
Q1_LRCK_1X_DIV[8] = DFFEAS(Q1L147, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L206,  );


--Q1L206 is AUDIO_DAC:u11|LessThan~866 at LCCOMB_X23_Y26_N12
Q1L206 = Q1_LRCK_1X_DIV[8] # Q1_LRCK_1X_DIV[7] & (Q1_LRCK_1X_DIV[6] # !Q1L205);


--Q1L149 is AUDIO_DAC:u11|LRCK_1X~51 at LCCOMB_X23_Y26_N10
Q1L149 = Q1_LRCK_1X $ Q1L206;


--Q1_FLASH_Out_Tmp[5] is AUDIO_DAC:u11|FLASH_Out_Tmp[5] at LCFF_X23_Y6_N21
Q1_FLASH_Out_Tmp[5] = DFFEAS(W1L35, GLOBAL(Q1L203), GLOBAL(B1L71),  , !Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_LRCK_2X is AUDIO_DAC:u11|LRCK_2X at LCFF_X26_Y1_N1
Q1_LRCK_2X = DFFEAS(Q1L177, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1L245 is AUDIO_DAC:u11|SEL_Cont[1]~48 at LCCOMB_X30_Y6_N2
Q1L245 = Q1_SEL_Cont[1] $ Q1_SEL_Cont[0];


--Q1_oAUD_BCK is AUDIO_DAC:u11|oAUD_BCK at LCFF_X1_Y13_N21
Q1_oAUD_BCK = DFFEAS(Q1L253, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[6] is AUDIO_DAC:u11|FLASH_Out_Tmp[6] at LCFF_X23_Y6_N9
Q1_FLASH_Out_Tmp[6] = DFFEAS(W1L36, GLOBAL(Q1L203), GLOBAL(B1L71),  , !Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[7] is AUDIO_DAC:u11|FLASH_Out_Tmp[7] at LCFF_X23_Y6_N15
Q1_FLASH_Out_Tmp[7] = DFFEAS(W1L37, GLOBAL(Q1L203), GLOBAL(B1L71),  , !Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[4] is AUDIO_DAC:u11|FLASH_Out_Tmp[4] at LCFF_X23_Y6_N31
Q1_FLASH_Out_Tmp[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Q1L203), GLOBAL(B1L71),  , !Q1_FLASH_Cont[0], W1L34,  ,  , VCC);


--Q1L249 is AUDIO_DAC:u11|SEL_Cont[3]~49 at LCCOMB_X30_Y6_N18
Q1L249 = Q1_SEL_Cont[3] $ (Q1_SEL_Cont[0] & Q1_SEL_Cont[2] & Q1_SEL_Cont[1]);


--Q1_FLASH_Out_Tmp[10] is AUDIO_DAC:u11|FLASH_Out_Tmp[10] at LCFF_X25_Y6_N17
Q1_FLASH_Out_Tmp[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(Q1L203), GLOBAL(B1L71),  , Q1_FLASH_Cont[0], W1L32,  ,  , VCC);


--Q1_FLASH_Out_Tmp[9] is AUDIO_DAC:u11|FLASH_Out_Tmp[9] at LCFF_X25_Y6_N5
Q1_FLASH_Out_Tmp[9] = DFFEAS(Q1L109, GLOBAL(Q1L203), GLOBAL(B1L71),  , Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[11] is AUDIO_DAC:u11|FLASH_Out_Tmp[11] at LCFF_X25_Y6_N1
Q1_FLASH_Out_Tmp[11] = DFFEAS(Q1L112, GLOBAL(Q1L203), GLOBAL(B1L71),  , Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[8] is AUDIO_DAC:u11|FLASH_Out_Tmp[8] at LCFF_X24_Y6_N5
Q1_FLASH_Out_Tmp[8] = DFFEAS(W1L30, GLOBAL(Q1L203), GLOBAL(B1L71),  , Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1L247 is AUDIO_DAC:u11|SEL_Cont[2]~50 at LCCOMB_X30_Y6_N30
Q1L247 = Q1_SEL_Cont[2] $ (Q1_SEL_Cont[0] & Q1_SEL_Cont[1]);


--Q1_FLASH_Out_Tmp[14] is AUDIO_DAC:u11|FLASH_Out_Tmp[14] at LCFF_X25_Y6_N15
Q1_FLASH_Out_Tmp[14] = DFFEAS(Q1L117, GLOBAL(Q1L203), GLOBAL(B1L71),  , Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[13] is AUDIO_DAC:u11|FLASH_Out_Tmp[13] at LCFF_X25_Y6_N21
Q1_FLASH_Out_Tmp[13] = DFFEAS(Q1L115, GLOBAL(Q1L203), GLOBAL(B1L71),  , Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[15] is AUDIO_DAC:u11|FLASH_Out_Tmp[15] at LCFF_X24_Y6_N1
Q1_FLASH_Out_Tmp[15] = DFFEAS(Q1L119, GLOBAL(Q1L203), GLOBAL(B1L71),  , Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[12] is AUDIO_DAC:u11|FLASH_Out_Tmp[12] at LCFF_X24_Y6_N9
Q1_FLASH_Out_Tmp[12] = DFFEAS(W1L34, GLOBAL(Q1L203), GLOBAL(B1L71),  , Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[1] is AUDIO_DAC:u11|FLASH_Out_Tmp[1] at LCFF_X23_Y6_N17
Q1_FLASH_Out_Tmp[1] = DFFEAS(W1L31, GLOBAL(Q1L203), GLOBAL(B1L71),  , !Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[2] is AUDIO_DAC:u11|FLASH_Out_Tmp[2] at LCFF_X23_Y6_N5
Q1_FLASH_Out_Tmp[2] = DFFEAS(W1L32, GLOBAL(Q1L203), GLOBAL(B1L71),  , !Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[3] is AUDIO_DAC:u11|FLASH_Out_Tmp[3] at LCFF_X23_Y6_N23
Q1_FLASH_Out_Tmp[3] = DFFEAS(W1L33, GLOBAL(Q1L203), GLOBAL(B1L71),  , !Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1_FLASH_Out_Tmp[0] is AUDIO_DAC:u11|FLASH_Out_Tmp[0] at LCFF_X23_Y6_N3
Q1_FLASH_Out_Tmp[0] = DFFEAS(Q1L99, GLOBAL(Q1L203), GLOBAL(B1L71),  , !Q1_FLASH_Cont[0],  ,  ,  ,  );


--Q1L324 is AUDIO_DAC:u11|rom~2368 at LCCOMB_X32_Y5_N18
Q1L324 = Q1L255Q $ VCC;

--Q1L325 is AUDIO_DAC:u11|rom~2369 at LCCOMB_X32_Y5_N18
Q1L325 = CARRY(Q1L255Q);


--Q1L326 is AUDIO_DAC:u11|rom~2370 at LCCOMB_X32_Y5_N20
Q1L326 = Q1L256Q & !Q1L325 # !Q1L256Q & (Q1L325 # GND);

--Q1L327 is AUDIO_DAC:u11|rom~2371 at LCCOMB_X32_Y5_N20
Q1L327 = CARRY(!Q1L325 # !Q1L256Q);


--Q1L328 is AUDIO_DAC:u11|rom~2372 at LCCOMB_X32_Y5_N22
Q1L328 = Q1L257Q & (Q1L327 $ GND) # !Q1L257Q & !Q1L327 & VCC;

--Q1L329 is AUDIO_DAC:u11|rom~2373 at LCCOMB_X32_Y5_N22
Q1L329 = CARRY(Q1L257Q & !Q1L327);


--Q1L330 is AUDIO_DAC:u11|rom~2374 at LCCOMB_X32_Y5_N24
Q1L330 = Q1L258Q & !Q1L329 # !Q1L258Q & (Q1L329 # GND);

--Q1L331 is AUDIO_DAC:u11|rom~2375 at LCCOMB_X32_Y5_N24
Q1L331 = CARRY(!Q1L329 # !Q1L258Q);


--Q1L207 is AUDIO_DAC:u11|LessThan~867 at LCCOMB_X32_Y5_N12
Q1L207 = !Q1L257Q # !Q1L258Q # !Q1L255Q # !Q1L256Q;


--Q1L208 is AUDIO_DAC:u11|LessThan~868 at LCCOMB_X32_Y5_N16
Q1L208 = Q1L260Q & (Q1L259Q # !Q1L207);


--Q1L332 is AUDIO_DAC:u11|rom~2376 at LCCOMB_X32_Y5_N26
Q1L332 = Q1L259Q & (Q1L331 $ GND) # !Q1L259Q & !Q1L331 & VCC;

--Q1L333 is AUDIO_DAC:u11|rom~2377 at LCCOMB_X32_Y5_N26
Q1L333 = CARRY(Q1L259Q & !Q1L331);


--Q1L334 is AUDIO_DAC:u11|rom~2378 at LCCOMB_X32_Y5_N28
Q1L334 = Q1L333 $ Q1L260Q;


--F1_oRxD_Ready is USB_JTAG:u1|oRxD_Ready at LCFF_X10_Y23_N19
F1_oRxD_Ready = DFFEAS(F1L5, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L215 is CMD_Decode:u5|f_VGA~53 at LCCOMB_X16_Y7_N20
K1L215 = F1_oRxD_Ready & K1_CMD_Tmp[47] & K1_CMD_Tmp[40] & !K1_CMD_Tmp[43];


--K1L203 is CMD_Decode:u5|f_SEG7~23 at LCCOMB_X14_Y8_N26
K1L203 = K1_CMD_Tmp[45] & K1L215 & !K1_CMD_Tmp[44] & !K1_CMD_Tmp[41];


--K1L212 is CMD_Decode:u5|f_SR_SEL~22 at LCCOMB_X15_Y8_N16
K1L212 = !K1_CMD_Tmp[42] & K1_CMD_Tmp[46];


--F1_oRxD_DATA[7] is USB_JTAG:u1|oRxD_DATA[7] at LCFF_X12_Y10_N9
F1_oRxD_DATA[7] = DFFEAS(F1L26, GLOBAL(A1L14),  ,  , F1L25,  ,  ,  ,  );


--F1_oRxD_DATA[3] is USB_JTAG:u1|oRxD_DATA[3] at LCFF_X12_Y10_N17
F1_oRxD_DATA[3] = DFFEAS(F1L17, GLOBAL(A1L14),  ,  , F1L25,  ,  ,  ,  );


--F1_oRxD_DATA[4] is USB_JTAG:u1|oRxD_DATA[4] at LCFF_X12_Y10_N5
F1_oRxD_DATA[4] = DFFEAS(F1L19, GLOBAL(A1L14),  ,  , F1L25,  ,  ,  ,  );


--F1_oRxD_DATA[0] is USB_JTAG:u1|oRxD_DATA[0] at LCFF_X12_Y10_N21
F1_oRxD_DATA[0] = DFFEAS(F1L11, GLOBAL(A1L14),  ,  , F1L25,  ,  ,  ,  );


--F1_oRxD_DATA[6] is USB_JTAG:u1|oRxD_DATA[6] at LCFF_X12_Y10_N19
F1_oRxD_DATA[6] = DFFEAS(F1L23, GLOBAL(A1L14),  ,  , F1L25,  ,  ,  ,  );


--F1_oRxD_DATA[2] is USB_JTAG:u1|oRxD_DATA[2] at LCFF_X12_Y10_N15
F1_oRxD_DATA[2] = DFFEAS(F1L15, GLOBAL(A1L14),  ,  , F1L25,  ,  ,  ,  );


--F1_oRxD_DATA[5] is USB_JTAG:u1|oRxD_DATA[5] at LCFF_X12_Y10_N7
F1_oRxD_DATA[5] = DFFEAS(F1L21, GLOBAL(A1L14),  ,  , F1L25,  ,  ,  ,  );


--F1_oRxD_DATA[1] is USB_JTAG:u1|oRxD_DATA[1] at LCFF_X12_Y10_N25
F1_oRxD_DATA[1] = DFFEAS(F1L13, GLOBAL(A1L14),  ,  , F1L25,  ,  ,  ,  );


--K1L216 is CMD_Decode:u5|f_VGA~54 at LCCOMB_X16_Y7_N14
K1L216 = K1_CMD_Tmp[47] & F1_oRxD_Ready & !K1_CMD_Tmp[43];


--K1L188 is CMD_Decode:u5|f_LED~32 at LCCOMB_X16_Y7_N22
K1L188 = !K1_CMD_Tmp[41] & K1L216 & K1_CMD_Tmp[45] & K1L161;


--BB1_SADDR[0] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[0] at LCFF_X14_Y7_N23
BB1_SADDR[0] = DFFEAS(Y1L13, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1_SADDR[8] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[8] at LCFF_X14_Y7_N15
BB1_SADDR[8] = DFFEAS(Y1L21, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1_do_writea is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea at LCFF_X9_Y8_N19
AB1_do_writea = DFFEAS(AB1L96, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1_do_reada is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada at LCFF_X9_Y9_N9
AB1_do_reada = DFFEAS(AB1L91, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L65 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|always4~0 at LCCOMB_X10_Y7_N18
AB1L65 = AB1_do_reada # AB1_do_writea;


--AB1L25 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[0]~341 at LCCOMB_X14_Y7_N8
AB1L25 = AB1L65 & BB1_SADDR[8] # !AB1L65 & (BB1_SADDR[0]);


--AB1_do_load_mode is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_load_mode at LCFF_X9_Y8_N13
AB1_do_load_mode = DFFEAS(AB1L61, GLOBAL(S1L2), KEY[0],  ,  ,  ,  , BB1_INIT_REQ,  );


--AB1L46 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA~784 at LCCOMB_X12_Y6_N8
AB1L46 = AB1_do_load_mode # !KEY[0];


--Z1L124 is Multi_Sdram:u3|Sdram_Controller:u1|add~736 at LCCOMB_X12_Y7_N12
Z1L124 = Z1_ST[0] $ VCC;

--Z1L125 is Multi_Sdram:u3|Sdram_Controller:u1|add~737 at LCCOMB_X12_Y7_N12
Z1L125 = CARRY(Z1_ST[0]);


--Z1L126 is Multi_Sdram:u3|Sdram_Controller:u1|add~738 at LCCOMB_X12_Y7_N14
Z1L126 = Z1_ST[1] & !Z1L125 # !Z1_ST[1] & (Z1L125 # GND);

--Z1L127 is Multi_Sdram:u3|Sdram_Controller:u1|add~739 at LCCOMB_X12_Y7_N14
Z1L127 = CARRY(!Z1L125 # !Z1_ST[1]);


--Z1L128 is Multi_Sdram:u3|Sdram_Controller:u1|add~740 at LCCOMB_X12_Y7_N16
Z1L128 = Z1_ST[2] & (Z1L127 $ GND) # !Z1_ST[2] & !Z1L127 & VCC;

--Z1L129 is Multi_Sdram:u3|Sdram_Controller:u1|add~741 at LCCOMB_X12_Y7_N16
Z1L129 = CARRY(Z1_ST[2] & !Z1L127);


--Z1L130 is Multi_Sdram:u3|Sdram_Controller:u1|add~742 at LCCOMB_X12_Y7_N18
Z1L130 = Z1_ST[3] & !Z1L129 # !Z1_ST[3] & (Z1L129 # GND);

--Z1L131 is Multi_Sdram:u3|Sdram_Controller:u1|add~743 at LCCOMB_X12_Y7_N18
Z1L131 = CARRY(!Z1L129 # !Z1_ST[3]);


--Z1L132 is Multi_Sdram:u3|Sdram_Controller:u1|add~744 at LCCOMB_X12_Y7_N20
Z1L132 = Z1_ST[4] & (Z1L131 $ GND) # !Z1_ST[4] & !Z1L131 & VCC;

--Z1L133 is Multi_Sdram:u3|Sdram_Controller:u1|add~745 at LCCOMB_X12_Y7_N20
Z1L133 = CARRY(Z1_ST[4] & !Z1L131);


--Z1L134 is Multi_Sdram:u3|Sdram_Controller:u1|add~746 at LCCOMB_X12_Y7_N22
Z1L134 = Z1_ST[5] & !Z1L133 # !Z1_ST[5] & (Z1L133 # GND);

--Z1L135 is Multi_Sdram:u3|Sdram_Controller:u1|add~747 at LCCOMB_X12_Y7_N22
Z1L135 = CARRY(!Z1L133 # !Z1_ST[5]);


--Z1L136 is Multi_Sdram:u3|Sdram_Controller:u1|add~748 at LCCOMB_X12_Y7_N24
Z1L136 = Z1_ST[6] & (Z1L135 $ GND) # !Z1_ST[6] & !Z1L135 & VCC;

--Z1L137 is Multi_Sdram:u3|Sdram_Controller:u1|add~749 at LCCOMB_X12_Y7_N24
Z1L137 = CARRY(Z1_ST[6] & !Z1L135);


--Z1L138 is Multi_Sdram:u3|Sdram_Controller:u1|add~750 at LCCOMB_X12_Y7_N26
Z1L138 = Z1_ST[7] & !Z1L137 # !Z1_ST[7] & (Z1L137 # GND);

--Z1L139 is Multi_Sdram:u3|Sdram_Controller:u1|add~751 at LCCOMB_X12_Y7_N26
Z1L139 = CARRY(!Z1L137 # !Z1_ST[7]);


--Z1L140 is Multi_Sdram:u3|Sdram_Controller:u1|add~752 at LCCOMB_X12_Y7_N28
Z1L140 = Z1_ST[8] $ !Z1L139;


--Z1L50 is Multi_Sdram:u3|Sdram_Controller:u1|Decoder~1172 at LCCOMB_X11_Y7_N18
Z1L50 = Z1L52 & !Z1_ST[2] & !Z1_ST[3];


--Z1L55 is Multi_Sdram:u3|Sdram_Controller:u1|Equal~496 at LCCOMB_X11_Y7_N26
Z1L55 = !Z1_ST[1] & Z1_ST[3] & !Z1_ST[2] & Z1L52;


--Z1L111 is Multi_Sdram:u3|Sdram_Controller:u1|ST[8]~1527 at LCCOMB_X11_Y7_N16
Z1L111 = Z1_ST[0] & !Z1L55 & (Z1_ST[1] # !Z1L50) # !Z1_ST[0] & (Z1_ST[1] # !Z1L50);


--K1_mSDR_Start is CMD_Decode:u5|mSDR_Start at LCFF_X12_Y8_N21
K1_mSDR_Start = DFFEAS(K1L142, GLOBAL(A1L14), KEY[0],  , K1_f_SDRAM,  ,  ,  ,  );


--Z1_Pre_WR is Multi_Sdram:u3|Sdram_Controller:u1|Pre_WR at LCFF_X11_Y8_N25
Z1_Pre_WR = DFFEAS(Y1L52, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--K1_oSDR_Select[1] is CMD_Decode:u5|oSDR_Select[1] at LCFF_X11_Y8_N7
K1_oSDR_Select[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L495, K1_CMD_Tmp[9],  ,  , VCC);


--K1_oSDR_Select[0] is CMD_Decode:u5|oSDR_Select[0] at LCFF_X11_Y8_N5
K1_oSDR_Select[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , K1L495, K1_CMD_Tmp[8],  ,  , VCC);


--Y1L1 is Multi_Sdram:u3|Sdram_Multiplexer:u0|Equal~87 at LCCOMB_X11_Y8_N6
Y1L1 = K1_oSDR_Select[0] # K1_oSDR_Select[1];


--Z1L112 is Multi_Sdram:u3|Sdram_Controller:u1|ST[8]~1528 at LCCOMB_X11_Y8_N0
Z1L112 = !Z1_Pre_WR & K1_mSDR_WRn & !Y1L1 & K1_mSDR_Start;


--Y1_mSDR_RD is Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD at LCFF_X10_Y8_N1
Y1_mSDR_RD = DFFEAS(Y1L12, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--Y1L51 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_RD~53 at LCCOMB_X11_Y8_N14
Y1L51 = Y1L1 & Y1_mSDR_RD # !Y1L1 & (!K1_mSDR_WRn & K1_mSDR_Start);


--Z1_Pre_RD is Multi_Sdram:u3|Sdram_Controller:u1|Pre_RD at LCFF_X11_Y8_N15
Z1_Pre_RD = DFFEAS(Y1L51, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1L56 is Multi_Sdram:u3|Sdram_Controller:u1|Equal~497 at LCCOMB_X11_Y8_N8
Z1L56 = !Z1_Pre_RD & Y1L51;


--BB1_CMD_ACK is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|CMD_ACK at LCFF_X11_Y8_N11
BB1_CMD_ACK = DFFEAS(BB1L58, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1L113 is Multi_Sdram:u3|Sdram_Controller:u1|ST[8]~1529 at LCCOMB_X11_Y8_N18
Z1L113 = Z1_ST[0] & !BB1_CMD_ACK # !Z1_ST[0] & (!Z1L112 & !Z1L56);


--Z1L114 is Multi_Sdram:u3|Sdram_Controller:u1|ST[8]~1530 at LCCOMB_X11_Y7_N20
Z1L114 = Z1L50 & Z1L113 & !Z1_ST[1];


--Z1L115 is Multi_Sdram:u3|Sdram_Controller:u1|ST[8]~1531 at LCCOMB_X12_Y7_N4
Z1L115 = Z1L111 & !Z1L114 & Z1L140;


--Z1L109 is Multi_Sdram:u3|Sdram_Controller:u1|ST[7]~1532 at LCCOMB_X12_Y7_N2
Z1L109 = Z1L111 & !Z1L114 & Z1L138;


--Z1L103 is Multi_Sdram:u3|Sdram_Controller:u1|ST[4]~1533 at LCCOMB_X12_Y7_N10
Z1L103 = !Z1L114 & Z1L132 & Z1L111;


--Z1L107 is Multi_Sdram:u3|Sdram_Controller:u1|ST[6]~1534 at LCCOMB_X12_Y7_N6
Z1L107 = !Z1L114 & Z1L136 & Z1L111;


--Z1L105 is Multi_Sdram:u3|Sdram_Controller:u1|ST[5]~1535 at LCCOMB_X12_Y7_N8
Z1L105 = Z1L111 & !Z1L114 & Z1L134;


--Z1L142 is Multi_Sdram:u3|Sdram_Controller:u1|add~754 at LCCOMB_X11_Y7_N12
Z1L142 = Z1L111 & (Z1L126) # !Z1L111 & !Z1L55 & (Z1_ST[0]);


--Z1L95 is Multi_Sdram:u3|Sdram_Controller:u1|ST[0]~969 at LCCOMB_X11_Y7_N6
Z1L95 = Z1L111 & Z1L124 # !Z1L111 & (!Z1_ST[0]);


--Z1L99 is Multi_Sdram:u3|Sdram_Controller:u1|ST[2]~1536 at LCCOMB_X11_Y7_N14
Z1L99 = Z1L111 & Z1L128 & !Z1L114;


--Z1L101 is Multi_Sdram:u3|Sdram_Controller:u1|ST[3]~1537 at LCCOMB_X11_Y7_N22
Z1L101 = Z1L111 & !Z1L114 & Z1L130;


--BB1_SADDR[1] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[1] at LCFF_X14_Y6_N7
BB1_SADDR[1] = DFFEAS(Y1L14, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1_SADDR[9] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[9] at LCFF_X14_Y6_N15
BB1_SADDR[9] = DFFEAS(Y1L22, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L28 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[1]~342 at LCCOMB_X14_Y6_N0
AB1L28 = AB1L65 & BB1_SADDR[9] # !AB1L65 & (BB1_SADDR[1]);


--BB1_SADDR[2] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[2] at LCFF_X14_Y6_N19
BB1_SADDR[2] = DFFEAS(Y1L15, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1_SADDR[10] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[10] at LCFF_X14_Y6_N27
BB1_SADDR[10] = DFFEAS(Y1L23, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L31 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[2]~343 at LCCOMB_X14_Y6_N28
AB1L31 = AB1L65 & BB1_SADDR[10] # !AB1L65 & (BB1_SADDR[2]);


--BB1_SADDR[11] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[11] at LCFF_X14_Y7_N11
BB1_SADDR[11] = DFFEAS(Y1L24, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1_SADDR[3] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[3] at LCFF_X14_Y7_N7
BB1_SADDR[3] = DFFEAS(Y1L16, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L47 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA~785 at LCCOMB_X14_Y7_N30
AB1L47 = !AB1L46 & (AB1L65 & (BB1_SADDR[11]) # !AB1L65 & BB1_SADDR[3]);


--BB1_SADDR[4] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[4] at LCFF_X13_Y7_N17
BB1_SADDR[4] = DFFEAS(Y1L17, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1_SADDR[12] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[12] at LCFF_X13_Y7_N13
BB1_SADDR[12] = DFFEAS(Y1L25, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L35 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[4]~344 at LCCOMB_X13_Y7_N18
AB1L35 = AB1L65 & (BB1_SADDR[12]) # !AB1L65 & BB1_SADDR[4];


--BB1_SADDR[5] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[5] at LCFF_X13_Y7_N21
BB1_SADDR[5] = DFFEAS(Y1L18, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1_SADDR[13] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[13] at LCFF_X13_Y7_N3
BB1_SADDR[13] = DFFEAS(Y1L26, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L38 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA[5]~345 at LCCOMB_X13_Y7_N0
AB1L38 = AB1L65 & (BB1_SADDR[13]) # !AB1L65 & BB1_SADDR[5];


--BB1_SADDR[14] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[14] at LCFF_X13_Y7_N15
BB1_SADDR[14] = DFFEAS(Y1L27, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1_SADDR[6] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[6] at LCFF_X14_Y7_N1
BB1_SADDR[6] = DFFEAS(Y1L19, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L48 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA~786 at LCCOMB_X14_Y7_N2
AB1L48 = !AB1L46 & (AB1L65 & BB1_SADDR[14] # !AB1L65 & (BB1_SADDR[6]));


--BB1_SADDR[15] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[15] at LCFF_X14_Y6_N13
BB1_SADDR[15] = DFFEAS(Y1L28, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1_SADDR[7] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[7] at LCFF_X14_Y6_N3
BB1_SADDR[7] = DFFEAS(Y1L20, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L49 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA~787 at LCCOMB_X14_Y6_N30
AB1L49 = !AB1L46 & (AB1L65 & (BB1_SADDR[15]) # !AB1L65 & BB1_SADDR[7]);


--BB1_SADDR[16] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[16] at LCFF_X10_Y7_N29
BB1_SADDR[16] = DFFEAS(Y1L29, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1_SADDR[17] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[17] at LCFF_X10_Y7_N15
BB1_SADDR[17] = DFFEAS(Y1L30, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1_do_precharge is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_precharge at LCFF_X9_Y8_N17
AB1_do_precharge = DFFEAS(AB1L62, GLOBAL(S1L2), KEY[0],  ,  ,  ,  , BB1_INIT_REQ,  );


--AB1L120 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag~35 at LCCOMB_X9_Y7_N26
AB1L120 = !AB1_do_load_mode & !AB1_do_precharge;


--BB1_SADDR[18] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[18] at LCFF_X12_Y6_N11
BB1_SADDR[18] = DFFEAS(Y1L31, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1_do_rw is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw at LCFF_X10_Y7_N25
AB1_do_rw = DFFEAS(AB1L94, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L50 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA~788 at LCCOMB_X10_Y7_N2
AB1L50 = AB1L65 & AB1L120 & BB1_SADDR[18] & !AB1_do_rw;


--BB1_SADDR[19] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[19] at LCFF_X13_Y7_N9
BB1_SADDR[19] = DFFEAS(Y1L32, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1L121 is Multi_Sdram:u3|Sdram_Controller:u1|Write~351 at LCCOMB_X11_Y8_N22
Z1L121 = Z1L67 & Z1L123 & !Z1L56 # !Z1L67 & (Z1_Write # Z1L123 & !Z1L56);


--Z1L122 is Multi_Sdram:u3|Sdram_Controller:u1|Write~352 at LCCOMB_X11_Y8_N28
Z1L122 = Z1L121 $ (Z1L54 & Z1L50 & Z1_Write);


--Z1L57 is Multi_Sdram:u3|Sdram_Controller:u1|Equal~498 at LCCOMB_X11_Y8_N26
Z1L57 = Z1L55 & Z1_ST[0];


--Z1L66 is Multi_Sdram:u3|Sdram_Controller:u1|Read~349 at LCCOMB_X11_Y8_N16
Z1L66 = Z1_Read & (Z1L57 $ (Z1L67 # !Z1L123)) # !Z1_Read & Z1L67;


--AB1_do_refresh is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_refresh at LCFF_X9_Y8_N7
AB1_do_refresh = DFFEAS(AB1L63, GLOBAL(S1L2), KEY[0],  ,  ,  ,  , BB1_INIT_REQ,  );


--AB1_rw_flag is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag at LCFF_X9_Y9_N13
AB1_rw_flag = DFFEAS(AB1L122, GLOBAL(S1L2), KEY[0],  ,  ,  ,  , BB1_INIT_REQ,  );


--AB1L55 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|WE_N~73 at LCCOMB_X9_Y7_N24
AB1L55 = !AB1_do_reada & !AB1_do_writea & AB1_do_rw;


--AB1L56 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|WE_N~74 at LCCOMB_X9_Y7_N8
AB1L56 = AB1_do_refresh # AB1L120 & (AB1_rw_flag # !AB1L55);


--AB1L7 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N~114 at LCCOMB_X9_Y7_N6
AB1L7 = !AB1_do_refresh & (AB1_do_precharge # !AB1L55 & !AB1_do_load_mode);


--AB1_oe4 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4 at LCFF_X9_Y7_N31
AB1_oe4 = DFFEAS(AB1L105, GLOBAL(S1L2),  ,  , KEY[0],  ,  ,  ,  );


--AB1L17 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N~164 at LCCOMB_X9_Y7_N20
AB1L17 = AB1_do_precharge & (AB1_rw_flag # AB1_oe4);


--AB1L18 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N~165 at LCCOMB_X9_Y7_N4
AB1L18 = !AB1_do_refresh & (AB1L17 # !AB1L65 & AB1L120);


--BB1_SADDR[20] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[20] at LCFF_X12_Y6_N13
BB1_SADDR[20] = DFFEAS(Y1L33, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L4 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA~43 at LCCOMB_X12_Y6_N18
AB1L4 = !AB1_do_load_mode & !AB1_do_precharge & KEY[0] & BB1_SADDR[20];


--BB1_SADDR[21] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|SADDR[21] at LCFF_X12_Y6_N27
BB1_SADDR[21] = DFFEAS(Y1L34, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L5 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|BA~44 at LCCOMB_X12_Y6_N6
AB1L5 = !AB1_do_load_mode & !AB1_do_precharge & KEY[0] & BB1_SADDR[21];


--Q1_LRCK_4X is AUDIO_DAC:u11|LRCK_4X at LCFF_X25_Y1_N23
Q1_LRCK_4X = DFFEAS(Q1L202, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1L10 is AUDIO_DAC:u11|FLASH_Cont[0]~426 at LCCOMB_X24_Y6_N10
Q1L10 = Q1_FLASH_Cont[0] $ VCC;

--Q1L11 is AUDIO_DAC:u11|FLASH_Cont[0]~427 at LCCOMB_X24_Y6_N10
Q1L11 = CARRY(Q1_FLASH_Cont[0]);


--Q1L209 is AUDIO_DAC:u11|LessThan~869 at LCCOMB_X24_Y6_N6
Q1L209 = !Q1_FLASH_Cont[0] # !Q1_FLASH_Cont[3] # !Q1_FLASH_Cont[2] # !Q1_FLASH_Cont[1];


--Q1L210 is AUDIO_DAC:u11|LessThan~870 at LCCOMB_X24_Y6_N2
Q1L210 = !Q1_FLASH_Cont[4] # !Q1_FLASH_Cont[5] # !Q1_FLASH_Cont[6] # !Q1_FLASH_Cont[7];


--Q1L211 is AUDIO_DAC:u11|LessThan~871 at LCCOMB_X24_Y5_N26
Q1L211 = !Q1_FLASH_Cont[10] # !Q1_FLASH_Cont[9] # !Q1_FLASH_Cont[11] # !Q1_FLASH_Cont[8];


--Q1L212 is AUDIO_DAC:u11|LessThan~872 at LCCOMB_X24_Y5_N28
Q1L212 = !Q1_FLASH_Cont[12] # !Q1_FLASH_Cont[13] # !Q1_FLASH_Cont[15] # !Q1_FLASH_Cont[14];


--Q1L213 is AUDIO_DAC:u11|LessThan~873 at LCCOMB_X24_Y5_N22
Q1L213 = Q1L210 # Q1L211 # Q1L209 # Q1L212;


--Q1L214 is AUDIO_DAC:u11|LessThan~874 at LCCOMB_X24_Y5_N24
Q1L214 = !Q1_FLASH_Cont[17] # !Q1_FLASH_Cont[19] # !Q1_FLASH_Cont[18] # !Q1_FLASH_Cont[16];


--Q1L215 is AUDIO_DAC:u11|LessThan~875 at LCCOMB_X24_Y5_N30
Q1L215 = !Q1L214 & Q1_FLASH_Cont[20] & Q1_FLASH_Cont[21] & !Q1L213;


--K1_f_FLASH is CMD_Decode:u5|f_FLASH at LCFF_X18_Y8_N19
K1_f_FLASH = DFFEAS(K1L183, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L175 is CMD_Decode:u5|always7~141 at LCCOMB_X13_Y8_N24
K1L175 = K1_CMD_Tmp[17] & K1_CMD_Tmp[16] & K1_CMD_Tmp[48] & !K1_CMD_Tmp[52];


--K1L176 is CMD_Decode:u5|always7~142 at LCCOMB_X15_Y7_N8
K1L176 = K1_CMD_Tmp[19] & K1_CMD_Tmp[20] & K1_CMD_Tmp[21] & K1_CMD_Tmp[18];


--K1L177 is CMD_Decode:u5|always7~143 at LCCOMB_X15_Y8_N10
K1L177 = K1_CMD_Tmp[23] & !K1_CMD_Tmp[53] & K1_CMD_Tmp[54] & K1_CMD_Tmp[22];


--K1L178 is CMD_Decode:u5|always7~144 at LCCOMB_X15_Y8_N26
K1L178 = K1L177 & K1_CMD_Tmp[49] & !K1_CMD_Tmp[50];


--K1L173 is CMD_Decode:u5|always7~2 at LCCOMB_X15_Y8_N24
K1L173 = K1L176 & K1L178 & K1L175 & K1L174;


--K1_mFL_ST.000 is CMD_Decode:u5|mFL_ST.000 at LCFF_X18_Y8_N21
K1_mFL_ST.000 = DFFEAS(K1L145, GLOBAL(A1L14), KEY[0],  , K1_f_FLASH,  ,  ,  ,  );


--K1L298 is CMD_Decode:u5|oFL_ADDR[0]~43 at LCCOMB_X18_Y8_N24
K1L298 = K1L173 & K1_f_FLASH & !K1_mFL_ST.000 & KEY[0];


--K1_f_FL_SEL is CMD_Decode:u5|f_FL_SEL at LCFF_X14_Y8_N15
K1_f_FL_SEL = DFFEAS(K1L186, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L361 is CMD_Decode:u5|oFL_Select[1]~2 at LCCOMB_X16_Y8_N0
K1L361 = K1L171 & K1_f_FL_SEL;


--W1_ST.10 is Multi_Flash:u2|Flash_Multiplexer:u0|ST.10 at LCFF_X20_Y8_N15
W1_ST.10 = DFFEAS(W1L10, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--W1_ST.11 is Multi_Flash:u2|Flash_Multiplexer:u0|ST.11 at LCFF_X20_Y8_N23
W1_ST.11 = DFFEAS(W1L7, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--W1_ST.01 is Multi_Flash:u2|Flash_Multiplexer:u0|ST.01 at LCFF_X20_Y8_N27
W1_ST.01 = DFFEAS(W1L8, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--W1L28 is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_Start~146 at LCCOMB_X20_Y8_N12
W1L28 = !W1_ST.01 & !W1_ST.10 & !W1_ST.11;


--X1_mFinish is Multi_Flash:u2|Flash_Controller:u1|mFinish at LCFF_X20_Y3_N23
X1_mFinish = DFFEAS(X1L206, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--W1L6 is Multi_Flash:u2|Flash_Multiplexer:u0|ST~164 at LCCOMB_X20_Y8_N8
W1L6 = X1_mFinish & !X1_mStart & W1_ST.01;


--W1L29 is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_Start~147 at LCCOMB_X20_Y8_N20
W1L29 = W1L1 & (W1L28 # !W1L6 & W1_mFL_Start);


--K1_mFL_ST.101 is CMD_Decode:u5|mFL_ST.101 at LCFF_X18_Y8_N31
K1_mFL_ST.101 = DFFEAS(K1L146, GLOBAL(A1L14), KEY[0],  , K1_f_FLASH,  ,  ,  ,  );


--K1_mFL_ST.011 is CMD_Decode:u5|mFL_ST.011 at LCFF_X18_Y8_N23
K1_mFL_ST.011 = DFFEAS(K1L147, GLOBAL(A1L14), KEY[0],  , K1_f_FLASH,  ,  ,  ,  );


--K1_mFL_ST.001 is CMD_Decode:u5|mFL_ST.001 at LCFF_X18_Y8_N13
K1_mFL_ST.001 = DFFEAS(K1L148, GLOBAL(A1L14), KEY[0],  , K1_f_FLASH,  ,  ,  ,  );


--K1L107 is CMD_Decode:u5|Select~2909 at LCCOMB_X18_Y8_N10
K1L107 = !K1_mFL_ST.001 & !K1_mFL_ST.101 & !K1_mFL_ST.011;


--K1_mFL_ST.110 is CMD_Decode:u5|mFL_ST.110 at LCFF_X18_Y8_N29
K1_mFL_ST.110 = DFFEAS(K1L149, GLOBAL(A1L14), KEY[0],  , K1_f_FLASH,  ,  ,  ,  );


--K1_mFL_ST.111 is CMD_Decode:u5|mFL_ST.111 at LCFF_X18_Y8_N15
K1_mFL_ST.111 = DFFEAS(K1L150, GLOBAL(A1L14), KEY[0],  , K1_f_FLASH,  ,  ,  ,  );


--K1L108 is CMD_Decode:u5|Select~2910 at LCCOMB_X18_Y8_N26
K1L108 = !K1_mFL_ST.110 & !K1_mFL_ST.111 & (K1_mFL_ST.000 # K1L173);


--W1L79 is Multi_Flash:u2|Flash_Multiplexer:u0|oHS_Ready~14 at LCCOMB_X20_Y8_N18
W1L79 = K1_oFL_Select[0] # K1_oFL_Select[1] # X1_mFinish & !X1_mStart;


--K1L109 is CMD_Decode:u5|Select~2911 at LCCOMB_X18_Y8_N8
K1L109 = K1_oFL_Start & (K1L107 # !W1L79) # !K1_oFL_Start & (K1L108 & K1L107);


--W1L70 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_Start~40 at LCCOMB_X20_Y8_N2
W1L70 = K1_oFL_Select[0] & W1_mFL_Start # !K1_oFL_Select[0] & (K1_oFL_Select[1] & W1_mFL_Start # !K1_oFL_Select[1] & (K1_oFL_Start));


--X1_Start_Delay[3] is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[3] at LCFF_X20_Y7_N7
X1_Start_Delay[3] = DFFEAS(X1L162, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , X1L83,  );


--X1_Start_Delay[4] is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[4] at LCFF_X20_Y7_N9
X1_Start_Delay[4] = DFFEAS(X1L165, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , X1L83,  );


--X1L109 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1955 at LCCOMB_X20_Y7_N24
X1L109 = X1_Start_Delay[4] # X1_Start_Delay[3];


--X1_Start_Delay[5] is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[5] at LCFF_X20_Y7_N11
X1_Start_Delay[5] = DFFEAS(X1L168, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , X1L83,  );


--X1_Start_Delay[6] is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[6] at LCFF_X20_Y7_N13
X1_Start_Delay[6] = DFFEAS(X1L171, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , X1L83,  );


--X1_Start_Delay[7] is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[7] at LCFF_X20_Y7_N15
X1_Start_Delay[7] = DFFEAS(X1L174, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , X1L83,  );


--X1_Start_Delay[8] is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[8] at LCFF_X20_Y7_N17
X1_Start_Delay[8] = DFFEAS(X1L177, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , X1L83,  );


--X1_Start_Delay[9] is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[9] at LCFF_X20_Y7_N19
X1_Start_Delay[9] = DFFEAS(X1L180, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , X1L83,  );


--X1_Start_Delay[10] is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[10] at LCFF_X20_Y7_N21
X1_Start_Delay[10] = DFFEAS(X1L183, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , X1L83,  );


--X1L110 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1956 at LCCOMB_X20_Y7_N30
X1L110 = X1_Start_Delay[10] # X1_Start_Delay[7] # X1_Start_Delay[8] # X1_Start_Delay[9];


--X1L111 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1957 at LCCOMB_X20_Y7_N22
X1L111 = X1_Start_Delay[5] # X1L110 # X1L109 # X1_Start_Delay[6];


--X1L208 is Multi_Flash:u2|Flash_Controller:u1|mStart~44 at LCCOMB_X20_Y7_N26
X1L208 = X1L83 # X1_mStart & !X1L111;


--X1_mCLK is Multi_Flash:u2|Flash_Controller:u1|mCLK at LCFF_X23_Y3_N31
X1_mCLK = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  ,  , X1_Cont_DIV[2],  ,  , VCC);


--X1_WE_CLK_Delay[1] is Multi_Flash:u2|Flash_Controller:u1|WE_CLK_Delay[1] at LCFF_X23_Y3_N7
X1_WE_CLK_Delay[1] = DFFEAS(X1L187, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--X1L84 is Multi_Flash:u2|Flash_Controller:u1|Equal~60 at LCCOMB_X23_Y3_N8
X1L84 = !X1_WE_CLK_Delay[1] & X1_mCLK;


--K1_oFL_CMD[0] is CMD_Decode:u5|oFL_CMD[0] at LCFF_X15_Y9_N21
K1_oFL_CMD[0] = DFFEAS(K1L98, GLOBAL(A1L14),  ,  , KEY[0],  ,  ,  ,  );


--W1L60 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_CMD[0]~27 at LCCOMB_X20_Y5_N0
W1L60 = !K1_oFL_Select[1] & !K1_oFL_Select[0] & K1_oFL_CMD[0];


--K1_oFL_CMD[2] is CMD_Decode:u5|oFL_CMD[2] at LCFF_X15_Y8_N3
K1_oFL_CMD[2] = DFFEAS(K1L103, GLOBAL(A1L14),  ,  , KEY[0],  ,  ,  ,  );


--W1L61 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_CMD[2]~28 at LCCOMB_X20_Y6_N22
W1L61 = !K1_oFL_Select[1] & K1_oFL_CMD[2] & !K1_oFL_Select[0];


--Q1L13 is AUDIO_DAC:u11|FLASH_Cont[1]~428 at LCCOMB_X24_Y6_N12
Q1L13 = Q1_FLASH_Cont[1] & !Q1L11 # !Q1_FLASH_Cont[1] & (Q1L11 # GND);

--Q1L14 is AUDIO_DAC:u11|FLASH_Cont[1]~429 at LCCOMB_X24_Y6_N12
Q1L14 = CARRY(!Q1L11 # !Q1_FLASH_Cont[1]);


--Q1L16 is AUDIO_DAC:u11|FLASH_Cont[2]~430 at LCCOMB_X24_Y6_N14
Q1L16 = Q1_FLASH_Cont[2] & (Q1L14 $ GND) # !Q1_FLASH_Cont[2] & !Q1L14 & VCC;

--Q1L17 is AUDIO_DAC:u11|FLASH_Cont[2]~431 at LCCOMB_X24_Y6_N14
Q1L17 = CARRY(Q1_FLASH_Cont[2] & !Q1L14);


--Q1L19 is AUDIO_DAC:u11|FLASH_Cont[3]~432 at LCCOMB_X24_Y6_N16
Q1L19 = Q1_FLASH_Cont[3] & !Q1L17 # !Q1_FLASH_Cont[3] & (Q1L17 # GND);

--Q1L20 is AUDIO_DAC:u11|FLASH_Cont[3]~433 at LCCOMB_X24_Y6_N16
Q1L20 = CARRY(!Q1L17 # !Q1_FLASH_Cont[3]);


--Q1L22 is AUDIO_DAC:u11|FLASH_Cont[4]~434 at LCCOMB_X24_Y6_N18
Q1L22 = Q1_FLASH_Cont[4] & (Q1L20 $ GND) # !Q1_FLASH_Cont[4] & !Q1L20 & VCC;

--Q1L23 is AUDIO_DAC:u11|FLASH_Cont[4]~435 at LCCOMB_X24_Y6_N18
Q1L23 = CARRY(Q1_FLASH_Cont[4] & !Q1L20);


--Q1L25 is AUDIO_DAC:u11|FLASH_Cont[5]~436 at LCCOMB_X24_Y6_N20
Q1L25 = Q1_FLASH_Cont[5] & !Q1L23 # !Q1_FLASH_Cont[5] & (Q1L23 # GND);

--Q1L26 is AUDIO_DAC:u11|FLASH_Cont[5]~437 at LCCOMB_X24_Y6_N20
Q1L26 = CARRY(!Q1L23 # !Q1_FLASH_Cont[5]);


--Q1L28 is AUDIO_DAC:u11|FLASH_Cont[6]~438 at LCCOMB_X24_Y6_N22
Q1L28 = Q1_FLASH_Cont[6] & (Q1L26 $ GND) # !Q1_FLASH_Cont[6] & !Q1L26 & VCC;

--Q1L29 is AUDIO_DAC:u11|FLASH_Cont[6]~439 at LCCOMB_X24_Y6_N22
Q1L29 = CARRY(Q1_FLASH_Cont[6] & !Q1L26);


--Q1L31 is AUDIO_DAC:u11|FLASH_Cont[7]~440 at LCCOMB_X24_Y6_N24
Q1L31 = Q1_FLASH_Cont[7] & !Q1L29 # !Q1_FLASH_Cont[7] & (Q1L29 # GND);

--Q1L32 is AUDIO_DAC:u11|FLASH_Cont[7]~441 at LCCOMB_X24_Y6_N24
Q1L32 = CARRY(!Q1L29 # !Q1_FLASH_Cont[7]);


--Q1L34 is AUDIO_DAC:u11|FLASH_Cont[8]~442 at LCCOMB_X24_Y6_N26
Q1L34 = Q1_FLASH_Cont[8] & (Q1L32 $ GND) # !Q1_FLASH_Cont[8] & !Q1L32 & VCC;

--Q1L35 is AUDIO_DAC:u11|FLASH_Cont[8]~443 at LCCOMB_X24_Y6_N26
Q1L35 = CARRY(Q1_FLASH_Cont[8] & !Q1L32);


--Q1L37 is AUDIO_DAC:u11|FLASH_Cont[9]~444 at LCCOMB_X24_Y6_N28
Q1L37 = Q1_FLASH_Cont[9] & !Q1L35 # !Q1_FLASH_Cont[9] & (Q1L35 # GND);

--Q1L38 is AUDIO_DAC:u11|FLASH_Cont[9]~445 at LCCOMB_X24_Y6_N28
Q1L38 = CARRY(!Q1L35 # !Q1_FLASH_Cont[9]);


--Q1L40 is AUDIO_DAC:u11|FLASH_Cont[10]~446 at LCCOMB_X24_Y6_N30
Q1L40 = Q1_FLASH_Cont[10] & (Q1L38 $ GND) # !Q1_FLASH_Cont[10] & !Q1L38 & VCC;

--Q1L41 is AUDIO_DAC:u11|FLASH_Cont[10]~447 at LCCOMB_X24_Y6_N30
Q1L41 = CARRY(Q1_FLASH_Cont[10] & !Q1L38);


--Q1L43 is AUDIO_DAC:u11|FLASH_Cont[11]~448 at LCCOMB_X24_Y5_N0
Q1L43 = Q1_FLASH_Cont[11] & !Q1L41 # !Q1_FLASH_Cont[11] & (Q1L41 # GND);

--Q1L44 is AUDIO_DAC:u11|FLASH_Cont[11]~449 at LCCOMB_X24_Y5_N0
Q1L44 = CARRY(!Q1L41 # !Q1_FLASH_Cont[11]);


--Q1L46 is AUDIO_DAC:u11|FLASH_Cont[12]~450 at LCCOMB_X24_Y5_N2
Q1L46 = Q1_FLASH_Cont[12] & (Q1L44 $ GND) # !Q1_FLASH_Cont[12] & !Q1L44 & VCC;

--Q1L47 is AUDIO_DAC:u11|FLASH_Cont[12]~451 at LCCOMB_X24_Y5_N2
Q1L47 = CARRY(Q1_FLASH_Cont[12] & !Q1L44);


--Q1L49 is AUDIO_DAC:u11|FLASH_Cont[13]~452 at LCCOMB_X24_Y5_N4
Q1L49 = Q1_FLASH_Cont[13] & !Q1L47 # !Q1_FLASH_Cont[13] & (Q1L47 # GND);

--Q1L50 is AUDIO_DAC:u11|FLASH_Cont[13]~453 at LCCOMB_X24_Y5_N4
Q1L50 = CARRY(!Q1L47 # !Q1_FLASH_Cont[13]);


--Q1L52 is AUDIO_DAC:u11|FLASH_Cont[14]~454 at LCCOMB_X24_Y5_N6
Q1L52 = Q1_FLASH_Cont[14] & (Q1L50 $ GND) # !Q1_FLASH_Cont[14] & !Q1L50 & VCC;

--Q1L53 is AUDIO_DAC:u11|FLASH_Cont[14]~455 at LCCOMB_X24_Y5_N6
Q1L53 = CARRY(Q1_FLASH_Cont[14] & !Q1L50);


--Q1L55 is AUDIO_DAC:u11|FLASH_Cont[15]~456 at LCCOMB_X24_Y5_N8
Q1L55 = Q1_FLASH_Cont[15] & !Q1L53 # !Q1_FLASH_Cont[15] & (Q1L53 # GND);

--Q1L56 is AUDIO_DAC:u11|FLASH_Cont[15]~457 at LCCOMB_X24_Y5_N8
Q1L56 = CARRY(!Q1L53 # !Q1_FLASH_Cont[15]);


--Q1L58 is AUDIO_DAC:u11|FLASH_Cont[16]~458 at LCCOMB_X24_Y5_N10
Q1L58 = Q1_FLASH_Cont[16] & (Q1L56 $ GND) # !Q1_FLASH_Cont[16] & !Q1L56 & VCC;

--Q1L59 is AUDIO_DAC:u11|FLASH_Cont[16]~459 at LCCOMB_X24_Y5_N10
Q1L59 = CARRY(Q1_FLASH_Cont[16] & !Q1L56);


--Q1L61 is AUDIO_DAC:u11|FLASH_Cont[17]~460 at LCCOMB_X24_Y5_N12
Q1L61 = Q1_FLASH_Cont[17] & !Q1L59 # !Q1_FLASH_Cont[17] & (Q1L59 # GND);

--Q1L62 is AUDIO_DAC:u11|FLASH_Cont[17]~461 at LCCOMB_X24_Y5_N12
Q1L62 = CARRY(!Q1L59 # !Q1_FLASH_Cont[17]);


--Q1L64 is AUDIO_DAC:u11|FLASH_Cont[18]~462 at LCCOMB_X24_Y5_N14
Q1L64 = Q1_FLASH_Cont[18] & (Q1L62 $ GND) # !Q1_FLASH_Cont[18] & !Q1L62 & VCC;

--Q1L65 is AUDIO_DAC:u11|FLASH_Cont[18]~463 at LCCOMB_X24_Y5_N14
Q1L65 = CARRY(Q1_FLASH_Cont[18] & !Q1L62);


--Q1L67 is AUDIO_DAC:u11|FLASH_Cont[19]~464 at LCCOMB_X24_Y5_N16
Q1L67 = Q1_FLASH_Cont[19] & !Q1L65 # !Q1_FLASH_Cont[19] & (Q1L65 # GND);

--Q1L68 is AUDIO_DAC:u11|FLASH_Cont[19]~465 at LCCOMB_X24_Y5_N16
Q1L68 = CARRY(!Q1L65 # !Q1_FLASH_Cont[19]);


--Q1L70 is AUDIO_DAC:u11|FLASH_Cont[20]~466 at LCCOMB_X24_Y5_N18
Q1L70 = Q1_FLASH_Cont[20] & (Q1L68 $ GND) # !Q1_FLASH_Cont[20] & !Q1L68 & VCC;

--Q1L71 is AUDIO_DAC:u11|FLASH_Cont[20]~467 at LCCOMB_X24_Y5_N18
Q1L71 = CARRY(Q1_FLASH_Cont[20] & !Q1L68);


--Q1L73 is AUDIO_DAC:u11|FLASH_Cont[21]~468 at LCCOMB_X24_Y5_N20
Q1L73 = Q1_FLASH_Cont[21] $ Q1L71;


--X1_WE_CLK_Delay[2] is Multi_Flash:u2|Flash_Controller:u1|WE_CLK_Delay[2] at LCFF_X23_Y3_N1
X1_WE_CLK_Delay[2] = DFFEAS(X1L189, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--B1_Cont[0] is Reset_Delay:d0|Cont[0] at LCFF_X49_Y15_N13
B1_Cont[0] = DFFEAS(B1L3, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[1] is Reset_Delay:d0|Cont[1] at LCFF_X49_Y15_N15
B1_Cont[1] = DFFEAS(B1L6, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1L62 is Reset_Delay:d0|Equal~192 at LCCOMB_X49_Y15_N10
B1L62 = B1_Cont[1] & B1_Cont[0];


--B1_Cont[2] is Reset_Delay:d0|Cont[2] at LCFF_X49_Y15_N17
B1_Cont[2] = DFFEAS(B1L9, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[3] is Reset_Delay:d0|Cont[3] at LCFF_X49_Y15_N19
B1_Cont[3] = DFFEAS(B1L12, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[4] is Reset_Delay:d0|Cont[4] at LCFF_X49_Y15_N21
B1_Cont[4] = DFFEAS(B1L15, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[5] is Reset_Delay:d0|Cont[5] at LCFF_X49_Y15_N23
B1_Cont[5] = DFFEAS(B1L18, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[6] is Reset_Delay:d0|Cont[6] at LCFF_X49_Y15_N25
B1_Cont[6] = DFFEAS(B1L21, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[7] is Reset_Delay:d0|Cont[7] at LCFF_X49_Y15_N27
B1_Cont[7] = DFFEAS(B1L24, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1L63 is Reset_Delay:d0|Equal~193 at LCCOMB_X49_Y15_N0
B1L63 = B1_Cont[6] & B1_Cont[7] & B1_Cont[4] & B1_Cont[5];


--B1L64 is Reset_Delay:d0|Equal~194 at LCCOMB_X49_Y15_N4
B1L64 = B1L62 & B1L63 & B1_Cont[2] & B1_Cont[3];


--B1_Cont[8] is Reset_Delay:d0|Cont[8] at LCFF_X49_Y15_N29
B1_Cont[8] = DFFEAS(B1L27, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[9] is Reset_Delay:d0|Cont[9] at LCFF_X49_Y15_N31
B1_Cont[9] = DFFEAS(B1L30, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[10] is Reset_Delay:d0|Cont[10] at LCFF_X49_Y14_N1
B1_Cont[10] = DFFEAS(B1L33, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[11] is Reset_Delay:d0|Cont[11] at LCFF_X49_Y14_N3
B1_Cont[11] = DFFEAS(B1L36, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1L65 is Reset_Delay:d0|Equal~195 at LCCOMB_X49_Y14_N26
B1L65 = B1_Cont[8] & B1_Cont[11] & B1_Cont[9] & B1_Cont[10];


--B1_Cont[12] is Reset_Delay:d0|Cont[12] at LCFF_X49_Y14_N5
B1_Cont[12] = DFFEAS(B1L39, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[13] is Reset_Delay:d0|Cont[13] at LCFF_X49_Y14_N7
B1_Cont[13] = DFFEAS(B1L42, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[14] is Reset_Delay:d0|Cont[14] at LCFF_X49_Y14_N9
B1_Cont[14] = DFFEAS(B1L45, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[15] is Reset_Delay:d0|Cont[15] at LCFF_X49_Y14_N11
B1_Cont[15] = DFFEAS(B1L48, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1L66 is Reset_Delay:d0|Equal~196 at LCCOMB_X49_Y14_N28
B1L66 = B1_Cont[15] & B1_Cont[14] & B1_Cont[12] & B1_Cont[13];


--B1_Cont[16] is Reset_Delay:d0|Cont[16] at LCFF_X49_Y14_N13
B1_Cont[16] = DFFEAS(B1L51, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[17] is Reset_Delay:d0|Cont[17] at LCFF_X49_Y14_N15
B1_Cont[17] = DFFEAS(B1L54, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[18] is Reset_Delay:d0|Cont[18] at LCFF_X49_Y14_N17
B1_Cont[18] = DFFEAS(B1L57, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1_Cont[19] is Reset_Delay:d0|Cont[19] at LCFF_X49_Y14_N19
B1_Cont[19] = DFFEAS(B1L60, GLOBAL(A1L14),  ,  , B1L68,  ,  ,  ,  );


--B1L67 is Reset_Delay:d0|Equal~197 at LCCOMB_X49_Y14_N24
B1L67 = B1_Cont[18] & B1_Cont[19] & B1_Cont[17] & B1_Cont[16];


--B1L68 is Reset_Delay:d0|Equal~198 at LCCOMB_X49_Y14_N22
B1L68 = !B1L66 # !B1L64 # !B1L65 # !B1L67;


--K1L110 is CMD_Decode:u5|Select~2912 at LCCOMB_X13_Y8_N26
K1L110 = F1_oTxD_Done & !K1_mSR_ST.101 & (!K1_mSDR_WRn # !K1_mSR_ST.001) # !F1_oTxD_Done & (!K1_mSDR_WRn # !K1_mSR_ST.001);


--K1L111 is CMD_Decode:u5|Select~2913 at LCCOMB_X13_Y8_N20
K1L111 = K1L110 & (K1L181 # K1_mSR_ST.000);


--K1L198 is CMD_Decode:u5|f_SDR_SEL~53 at LCCOMB_X15_Y8_N8
K1L198 = !K1_CMD_Tmp[46] & K1_CMD_Tmp[42];


--K1L210 is CMD_Decode:u5|f_SRAM~91 at LCCOMB_X14_Y8_N8
K1L210 = K1_f_SRAM & K1L111 # !K1_f_SRAM & (K1L198 & K1L203);


--K1L217 is CMD_Decode:u5|f_VGA~55 at LCCOMB_X15_Y8_N20
K1L217 = K1_CMD_Tmp[41] & !K1_CMD_Tmp[45];


--K1L199 is CMD_Decode:u5|f_SDR_SEL~54 at LCCOMB_X16_Y7_N30
K1L199 = F1_oRxD_Ready & !K1_CMD_Tmp[47] & K1_CMD_Tmp[43];


--K1L200 is CMD_Decode:u5|f_SDR_SEL~55 at LCCOMB_X14_Y8_N18
K1L200 = K1_CMD_Tmp[40] & K1L199 & K1_CMD_Tmp[44] & K1L217;


--M1L397 is VGA_Controller:u8|oCoord_X[2]~1233 at LCCOMB_X20_Y9_N2
M1L397 = M1_H_Cont[2] $ VCC;

--M1L398 is VGA_Controller:u8|oCoord_X[2]~1234 at LCCOMB_X20_Y9_N2
M1L398 = CARRY(M1_H_Cont[2]);


--M1L400 is VGA_Controller:u8|oCoord_X[3]~1235 at LCCOMB_X20_Y9_N4
M1L400 = M1_H_Cont[3] & M1L398 & VCC # !M1_H_Cont[3] & !M1L398;

--M1L401 is VGA_Controller:u8|oCoord_X[3]~1236 at LCCOMB_X20_Y9_N4
M1L401 = CARRY(!M1_H_Cont[3] & !M1L398);


--M1L403 is VGA_Controller:u8|oCoord_X[4]~1237 at LCCOMB_X20_Y9_N6
M1L403 = M1_H_Cont[4] & (M1L401 $ GND) # !M1_H_Cont[4] & !M1L401 & VCC;

--M1L404 is VGA_Controller:u8|oCoord_X[4]~1238 at LCCOMB_X20_Y9_N6
M1L404 = CARRY(M1_H_Cont[4] & !M1L401);


--M1L406 is VGA_Controller:u8|oCoord_X[5]~1239 at LCCOMB_X20_Y9_N8
M1L406 = M1_H_Cont[5] & M1L404 & VCC # !M1_H_Cont[5] & !M1L404;

--M1L407 is VGA_Controller:u8|oCoord_X[5]~1240 at LCCOMB_X20_Y9_N8
M1L407 = CARRY(!M1_H_Cont[5] & !M1L404);


--M1L409 is VGA_Controller:u8|oCoord_X[6]~1241 at LCCOMB_X20_Y9_N10
M1L409 = M1_H_Cont[6] & (GND # !M1L407) # !M1_H_Cont[6] & (M1L407 $ GND);

--M1L410 is VGA_Controller:u8|oCoord_X[6]~1242 at LCCOMB_X20_Y9_N10
M1L410 = CARRY(M1_H_Cont[6] # !M1L407);


--M1L412 is VGA_Controller:u8|oCoord_X[7]~1243 at LCCOMB_X20_Y9_N12
M1L412 = M1_H_Cont[7] & !M1L410 # !M1_H_Cont[7] & (M1L410 # GND);

--M1L413 is VGA_Controller:u8|oCoord_X[7]~1244 at LCCOMB_X20_Y9_N12
M1L413 = CARRY(!M1L410 # !M1_H_Cont[7]);


--M1L423 is VGA_Controller:u8|oCoord_Y[1]~184 at LCCOMB_X23_Y11_N8
M1L423 = M1_V_Cont[1] $ VCC;

--M1L424 is VGA_Controller:u8|oCoord_Y[1]~185 at LCCOMB_X23_Y11_N8
M1L424 = CARRY(M1_V_Cont[1]);


--M1L415 is VGA_Controller:u8|oCoord_X[8]~1245 at LCCOMB_X20_Y9_N14
M1L415 = M1_H_Cont[8] & (GND # !M1L413) # !M1_H_Cont[8] & (M1L413 $ GND);

--M1L416 is VGA_Controller:u8|oCoord_X[8]~1246 at LCCOMB_X20_Y9_N14
M1L416 = CARRY(M1_H_Cont[8] # !M1L413);


--M1L427 is VGA_Controller:u8|oCoord_Y[2]~186 at LCCOMB_X23_Y11_N10
M1L427 = M1_V_Cont[2] & M1L424 & VCC # !M1_V_Cont[2] & !M1L424;

--M1L428 is VGA_Controller:u8|oCoord_Y[2]~187 at LCCOMB_X23_Y11_N10
M1L428 = CARRY(!M1_V_Cont[2] & !M1L424);


--M1L418 is VGA_Controller:u8|oCoord_X[9]~1247 at LCCOMB_X20_Y9_N16
M1L418 = M1_H_Cont[9] $ !M1L416;


--M1L430 is VGA_Controller:u8|oCoord_Y[3]~188 at LCCOMB_X23_Y11_N12
M1L430 = M1_V_Cont[3] & (GND # !M1L428) # !M1_V_Cont[3] & (M1L428 $ GND);

--M1L431 is VGA_Controller:u8|oCoord_Y[3]~189 at LCCOMB_X23_Y11_N12
M1L431 = CARRY(M1_V_Cont[3] # !M1L428);


--M1L434 is VGA_Controller:u8|oCoord_Y[4]~190 at LCCOMB_X23_Y11_N14
M1L434 = M1_V_Cont[4] & M1L431 & VCC # !M1_V_Cont[4] & !M1L431;

--M1L435 is VGA_Controller:u8|oCoord_Y[4]~191 at LCCOMB_X23_Y11_N14
M1L435 = CARRY(!M1_V_Cont[4] & !M1L431);


--M1L437 is VGA_Controller:u8|oCoord_Y[5]~192 at LCCOMB_X23_Y11_N16
M1L437 = M1_V_Cont[5] & (M1L435 $ GND) # !M1_V_Cont[5] & !M1L435 & VCC;

--M1L438 is VGA_Controller:u8|oCoord_Y[5]~193 at LCCOMB_X23_Y11_N16
M1L438 = CARRY(M1_V_Cont[5] & !M1L435);


--M1L440 is VGA_Controller:u8|oCoord_Y[6]~194 at LCCOMB_X23_Y11_N18
M1L440 = M1_V_Cont[6] & M1L438 & VCC # !M1_V_Cont[6] & !M1L438;

--M1L441 is VGA_Controller:u8|oCoord_Y[6]~195 at LCCOMB_X23_Y11_N18
M1L441 = CARRY(!M1_V_Cont[6] & !M1L438);


--M1L443 is VGA_Controller:u8|oCoord_Y[7]~196 at LCCOMB_X23_Y11_N20
M1L443 = M1_V_Cont[7] & (GND # !M1L441) # !M1_V_Cont[7] & (M1L441 $ GND);

--M1L444 is VGA_Controller:u8|oCoord_Y[7]~197 at LCCOMB_X23_Y11_N20
M1L444 = CARRY(M1_V_Cont[7] # !M1L441);


--M1L446 is VGA_Controller:u8|oCoord_Y[8]~198 at LCCOMB_X23_Y11_N22
M1L446 = M1_V_Cont[8] & M1L444 & VCC # !M1_V_Cont[8] & !M1L444;

--M1L447 is VGA_Controller:u8|oCoord_Y[8]~199 at LCCOMB_X23_Y11_N22
M1L447 = CARRY(!M1_V_Cont[8] & !M1L444);


--M1L449 is VGA_Controller:u8|oCoord_Y[9]~200 at LCCOMB_X23_Y11_N24
M1L449 = M1_V_Cont[9] $ M1L447;


--K1L112 is CMD_Decode:u5|Select~2914 at LCCOMB_X14_Y8_N10
K1L112 = F1_oTxD_Done & K1_mSR_ST.011;


--K1L245 is CMD_Decode:u5|mSR_ST~167 at LCCOMB_X14_Y8_N16
K1L245 = K1_mSR_ST.100 # !F1_oTxD_Done & K1_mSR_ST.101;


--V1_oTxD_Done is USB_JTAG:u1|JTAG_TRANS:u1|oTxD_Done at LCFF_X10_Y23_N1
V1_oTxD_Done = DFFEAS(V1L1, GLOBAL(R1_wire_clkctrl1_outclk), !GLOBAL(A1L327),  ,  ,  ,  ,  ,  );


--F1_Pre_TxD_Done is USB_JTAG:u1|Pre_TxD_Done at LCFF_X20_Y8_N25
F1_Pre_TxD_Done = DFFEAS(F1L4, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--F1L1 is USB_JTAG:u1|Equal~21 at LCCOMB_X20_Y8_N4
F1L1 = !F1_Pre_TxD_Done & V1_oTxD_Done;


--K1L246 is CMD_Decode:u5|mSR_ST~168 at LCCOMB_X13_Y8_N14
K1L246 = K1_mSR_ST.010 # !F1_oTxD_Done & K1_mSR_ST.011;


--K1L113 is CMD_Decode:u5|Select~2915 at LCCOMB_X13_Y8_N0
K1L113 = !K1_mSDR_WRn & K1_mSR_ST.001;


--K1L114 is CMD_Decode:u5|Select~2916 at LCCOMB_X18_Y8_N0
K1L114 = K1_mFL_ST.111 & !F1_oTxD_Done & K1_oFL_TXD_Start # !K1_mFL_ST.111 & (K1_oFL_TXD_Start # K1_mFL_ST.110);


--K1_mSDR_ST.000 is CMD_Decode:u5|mSDR_ST.000 at LCFF_X12_Y8_N9
K1_mSDR_ST.000 = DFFEAS(K1L152, GLOBAL(A1L14), KEY[0],  , K1_f_SDRAM,  ,  ,  ,  );


--K1_mSDR_ST.001 is CMD_Decode:u5|mSDR_ST.001 at LCFF_X12_Y8_N23
K1_mSDR_ST.001 = DFFEAS(K1L154, GLOBAL(A1L14), KEY[0],  , K1_f_SDRAM,  ,  ,  ,  );


--K1_mSDR_ST.101 is CMD_Decode:u5|mSDR_ST.101 at LCFF_X12_Y8_N13
K1_mSDR_ST.101 = DFFEAS(K1L138, GLOBAL(A1L14), KEY[0],  , K1_f_SDRAM,  ,  ,  ,  );


--K1L115 is CMD_Decode:u5|Select~2917 at LCCOMB_X12_Y8_N18
K1L115 = !K1_mSDR_ST.101 & (K1_oSDR_TXD_Start # !K1_mSDR_ST.001 & K1_mSDR_ST.000);


--K1_mSDR_ST.011 is CMD_Decode:u5|mSDR_ST.011 at LCFF_X12_Y8_N29
K1_mSDR_ST.011 = DFFEAS(K1L155, GLOBAL(A1L14), KEY[0],  , K1_f_SDRAM,  ,  ,  ,  );


--K1L116 is CMD_Decode:u5|Select~2918 at LCCOMB_X12_Y8_N2
K1L116 = F1_oTxD_Done & !K1_mSDR_ST.011 & (K1L115) # !F1_oTxD_Done & (K1_oSDR_TXD_Start # !K1_mSDR_ST.011 & K1L115);


--K1_f_SDRAM is CMD_Decode:u5|f_SDRAM at LCFF_X12_Y8_N11
K1_f_SDRAM = DFFEAS(K1L196, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L117 is CMD_Decode:u5|Select~2919 at LCCOMB_X13_Y8_N28
K1L117 = !K1_mSR_ST.011 & (K1_oSR_TXD_Start # K1_mSR_ST.000 & !K1_mSR_ST.001);


--K1L118 is CMD_Decode:u5|Select~2920 at LCCOMB_X13_Y8_N10
K1L118 = K1_mSR_ST.101 & (K1_oSR_TXD_Start & !F1_oTxD_Done) # !K1_mSR_ST.101 & (K1L117 # K1_oSR_TXD_Start & !F1_oTxD_Done);


--K1_f_PS2 is CMD_Decode:u5|f_PS2 at LCFF_X20_Y16_N29
K1_f_PS2 = DFFEAS(K1L194, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1_mPS2_ST.001 is CMD_Decode:u5|mPS2_ST.001 at LCFF_X20_Y16_N27
K1_mPS2_ST.001 = DFFEAS(K1L229, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L416 is CMD_Decode:u5|oPS2_TXD_Start~60 at LCCOMB_X20_Y16_N22
K1L416 = K1_f_PS2 & (!F1_oTxD_Done & K1_oPS2_TXD_Start # !K1_mPS2_ST.001) # !K1_f_PS2 & (K1_oPS2_TXD_Start);


--K1L119 is CMD_Decode:u5|Select~2921 at LCCOMB_X16_Y8_N28
K1L119 = K1_CMD_Tmp[8] & !K1_CMD_Tmp[9];


--K1L607 is CMD_Decode:u5|sel_SR~141 at LCCOMB_X15_Y10_N14
K1L607 = K1_CMD_Tmp[10] & !K1_CMD_Tmp[14] & K1_CMD_Tmp[13] & !K1_CMD_Tmp[9] # !K1_CMD_Tmp[10] & K1_CMD_Tmp[14] & !K1_CMD_Tmp[13] & K1_CMD_Tmp[9];


--K1_f_SETUP is CMD_Decode:u5|f_SETUP at LCFF_X14_Y8_N31
K1_f_SETUP = DFFEAS(K1L208, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L608 is CMD_Decode:u5|sel_SR~142 at LCCOMB_X15_Y9_N8
K1L608 = K1_CMD_Tmp[15] & !K1_CMD_Tmp[11] & (K1_CMD_Tmp[8] $ K1_CMD_Tmp[12]);


--K1L609 is CMD_Decode:u5|sel_SR~143 at LCCOMB_X16_Y8_N10
K1L609 = K1L607 & K1L608 & K1L171 & K1_f_SETUP;


--K1L120 is CMD_Decode:u5|Select~2922 at LCCOMB_X16_Y8_N12
K1L120 = !K1_CMD_Tmp[8] & !K1_CMD_Tmp[9];


--K1L121 is CMD_Decode:u5|Select~2923 at LCCOMB_X16_Y8_N22
K1L121 = K1_CMD_Tmp[8] & K1_CMD_Tmp[9];


--X1_oDATA[5] is Multi_Flash:u2|Flash_Controller:u1|oDATA[5] at LCFF_X23_Y7_N5
X1_oDATA[5] = DFFEAS(X1L219, GLOBAL(A1L14), KEY[0],  , X1L193,  ,  ,  ,  );


--W1L76 is Multi_Flash:u2|Flash_Multiplexer:u0|oHS_DATA[5]~104 at LCCOMB_X18_Y9_N8
W1L76 = !K1_oFL_Select[0] & !K1_oFL_Select[1] & X1_oDATA[5];


--K1L372 is CMD_Decode:u5|oFL_TXD_DATA[7]~0 at LCCOMB_X18_Y8_N16
K1L372 = K1_mFL_ST.110 & KEY[0] & K1_f_FLASH;


--Z1_DATAOUT[13] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[13] at LCFF_X4_Y8_N11
Z1_DATAOUT[13] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , Y1L51, Z1_mDATAOUT[13],  ,  , VCC);


--Z1_DATAOUT[5] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[5] at LCFF_X4_Y8_N15
Z1_DATAOUT[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , Y1L51, Z1_mDATAOUT[5],  ,  , VCC);


--K1_mSDR_ST.100 is CMD_Decode:u5|mSDR_ST.100 at LCFF_X12_Y8_N27
K1_mSDR_ST.100 = DFFEAS(K1L156, GLOBAL(A1L14), KEY[0],  , K1_f_SDRAM,  ,  ,  ,  );


--K1L122 is CMD_Decode:u5|Select~2924 at LCCOMB_X5_Y9_N12
K1L122 = !Y1L1 & (K1_mSDR_ST.100 & (Z1_DATAOUT[13]) # !K1_mSDR_ST.100 & Z1_DATAOUT[5]);


--K1_mSDR_ST.010 is CMD_Decode:u5|mSDR_ST.010 at LCFF_X12_Y8_N5
K1_mSDR_ST.010 = DFFEAS(K1L157, GLOBAL(A1L14), KEY[0],  , K1_f_SDRAM,  ,  ,  ,  );


--K1L505 is CMD_Decode:u5|oSDR_TXD_DATA[7]~62 at LCCOMB_X12_Y8_N0
K1L505 = K1_f_SDRAM & KEY[0] & (K1_mSDR_ST.100 # K1_mSDR_ST.010);


--L1L2 is Multi_Sram:u6|Equal~144 at LCCOMB_X16_Y8_N24
L1L2 = K1_oSR_Select[0] # K1_oSR_Select[1];


--K1L123 is CMD_Decode:u5|Select~2925 at LCCOMB_X14_Y9_N10
K1L123 = !L1L2 & (K1_mSR_ST.100 & A1L305 # !K1_mSR_ST.100 & (A1L289));


--K1L576 is CMD_Decode:u5|oSR_TXD_DATA[7]~62 at LCCOMB_X13_Y8_N8
K1L576 = KEY[0] & K1_f_SRAM & (K1_mSR_ST.100 # K1_mSR_ST.010);


--J1_rx_ascii[5] is ps2_keyboard:u4|rx_ascii[5] at LCFF_X18_Y17_N3
J1_rx_ascii[5] = DFFEAS(J1L185, GLOBAL(A1L14),  ,  , J1L249,  ,  , !KEY[0],  );


--J1_m2_state is ps2_keyboard:u4|m2_state at LCFF_X19_Y16_N23
J1_m2_state = DFFEAS(J1L115, GLOBAL(A1L14),  ,  ,  ,  ,  , !KEY[0],  );


--J1_rx_ascii[6] is ps2_keyboard:u4|rx_ascii[6] at LCFF_X19_Y16_N27
J1_rx_ascii[6] = DFFEAS(J1L184, GLOBAL(A1L14),  ,  , J1L249,  ,  , !KEY[0],  );


--J1_rx_ascii[4] is ps2_keyboard:u4|rx_ascii[4] at LCFF_X19_Y16_N7
J1_rx_ascii[4] = DFFEAS(J1L231, GLOBAL(A1L14),  ,  , J1L249,  ,  , !KEY[0],  );


--J1_rx_ascii[2] is ps2_keyboard:u4|rx_ascii[2] at LCFF_X19_Y16_N3
J1_rx_ascii[2] = DFFEAS(J1L186, GLOBAL(A1L14),  ,  , J1L249,  ,  , !KEY[0],  );


--K1L191 is CMD_Decode:u5|f_PS2~215 at LCCOMB_X19_Y16_N12
K1L191 = J1_rx_ascii[4] # J1_rx_ascii[6] # !J1_rx_ascii[5] # !J1_rx_ascii[2];


--J1_rx_ascii[0] is ps2_keyboard:u4|rx_ascii[0] at LCFF_X19_Y16_N9
J1_rx_ascii[0] = DFFEAS(J1L187, GLOBAL(A1L14),  ,  , J1L249,  ,  , !KEY[0],  );


--J1_rx_ascii[1] is ps2_keyboard:u4|rx_ascii[1] at LCFF_X19_Y16_N31
J1_rx_ascii[1] = DFFEAS(J1L233, GLOBAL(A1L14),  ,  , J1L249,  ,  , !KEY[0],  );


--K1L192 is CMD_Decode:u5|f_PS2~216 at LCCOMB_X19_Y16_N18
K1L192 = J1_rx_ascii[0] # !J1_rx_ascii[1];


--J1_rx_ascii[3] is ps2_keyboard:u4|rx_ascii[3] at LCFF_X19_Y16_N17
J1_rx_ascii[3] = DFFEAS(J1L241, GLOBAL(A1L14),  ,  , J1L249,  ,  , !KEY[0],  );


--K1L193 is CMD_Decode:u5|f_PS2~217 at LCCOMB_X19_Y16_N14
K1L193 = J1_m2_state & (K1L191 # K1L192 # !J1_rx_ascii[3]);


--K1L414 is CMD_Decode:u5|oPS2_TXD_DATA[6]~1 at LCCOMB_X19_Y16_N0
K1L414 = KEY[0] & K1L193;


--V1L13 is USB_JTAG:u1|JTAG_TRANS:u1|rCont~150 at LCCOMB_X10_Y23_N16
V1L13 = !V1_rCont[0] & (K1_sel_FL & (K1_oFL_TXD_Start) # !K1_sel_FL & K1L602);


--X1_oDATA[6] is Multi_Flash:u2|Flash_Controller:u1|oDATA[6] at LCFF_X23_Y7_N31
X1_oDATA[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , X1L193, A1L111,  ,  , VCC);


--W1L77 is Multi_Flash:u2|Flash_Multiplexer:u0|oHS_DATA[6]~105 at LCCOMB_X18_Y9_N10
W1L77 = !K1_oFL_Select[0] & !K1_oFL_Select[1] & X1_oDATA[6];


--Z1_DATAOUT[14] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[14] at LCFF_X4_Y8_N13
Z1_DATAOUT[14] = DFFEAS(Z1L40, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--Z1_DATAOUT[6] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[6] at LCFF_X4_Y8_N21
Z1_DATAOUT[6] = DFFEAS(Z1L26, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--K1L124 is CMD_Decode:u5|Select~2926 at LCCOMB_X5_Y9_N26
K1L124 = !Y1L1 & (K1_mSDR_ST.100 & (Z1_DATAOUT[14]) # !K1_mSDR_ST.100 & Z1_DATAOUT[6]);


--K1L125 is CMD_Decode:u5|Select~2927 at LCCOMB_X14_Y9_N22
K1L125 = !L1L2 & (K1_mSR_ST.100 & (A1L307) # !K1_mSR_ST.100 & A1L291);


--V1L14 is USB_JTAG:u1|JTAG_TRANS:u1|rCont~151 at LCCOMB_X10_Y23_N28
V1L14 = K1L603 & (V1_rCont[0] $ V1_rCont[1]);


--X1_oDATA[4] is Multi_Flash:u2|Flash_Controller:u1|oDATA[4] at LCFF_X23_Y7_N23
X1_oDATA[4] = DFFEAS(X1L217, GLOBAL(A1L14), KEY[0],  , X1L193,  ,  ,  ,  );


--W1L75 is Multi_Flash:u2|Flash_Multiplexer:u0|oHS_DATA[4]~106 at LCCOMB_X18_Y9_N24
W1L75 = !K1_oFL_Select[0] & !K1_oFL_Select[1] & X1_oDATA[4];


--Z1_DATAOUT[12] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[12] at LCFF_X4_Y8_N31
Z1_DATAOUT[12] = DFFEAS(Z1L37, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--Z1_DATAOUT[4] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[4] at LCFF_X4_Y8_N17
Z1_DATAOUT[4] = DFFEAS(Z1L23, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--K1L126 is CMD_Decode:u5|Select~2928 at LCCOMB_X5_Y9_N10
K1L126 = !Y1L1 & (K1_mSDR_ST.100 & (Z1_DATAOUT[12]) # !K1_mSDR_ST.100 & Z1_DATAOUT[4]);


--K1L127 is CMD_Decode:u5|Select~2929 at LCCOMB_X14_Y9_N2
K1L127 = !L1L2 & (K1_mSR_ST.100 & A1L303 # !K1_mSR_ST.100 & (A1L287));


--X1_oDATA[7] is Multi_Flash:u2|Flash_Controller:u1|oDATA[7] at LCFF_X23_Y7_N29
X1_oDATA[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , X1L193, A1L113,  ,  , VCC);


--W1L78 is Multi_Flash:u2|Flash_Multiplexer:u0|oHS_DATA[7]~107 at LCCOMB_X18_Y9_N28
W1L78 = !K1_oFL_Select[1] & X1_oDATA[7] & !K1_oFL_Select[0];


--Z1_DATAOUT[15] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[15] at LCFF_X4_Y8_N29
Z1_DATAOUT[15] = DFFEAS(Z1L42, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--Z1_DATAOUT[7] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[7] at LCFF_X4_Y8_N25
Z1_DATAOUT[7] = DFFEAS(Z1L28, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--K1L128 is CMD_Decode:u5|Select~2930 at LCCOMB_X5_Y9_N22
K1L128 = !Y1L1 & (K1_mSDR_ST.100 & Z1_DATAOUT[15] # !K1_mSDR_ST.100 & (Z1_DATAOUT[7]));


--K1L129 is CMD_Decode:u5|Select~2931 at LCCOMB_X14_Y9_N26
K1L129 = !L1L2 & (K1_mSR_ST.100 & (A1L309) # !K1_mSR_ST.100 & A1L293);


--X1_oDATA[2] is Multi_Flash:u2|Flash_Controller:u1|oDATA[2] at LCFF_X23_Y7_N27
X1_oDATA[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , X1L193, A1L103,  ,  , VCC);


--W1L73 is Multi_Flash:u2|Flash_Multiplexer:u0|oHS_DATA[2]~108 at LCCOMB_X18_Y9_N30
W1L73 = !K1_oFL_Select[0] & !K1_oFL_Select[1] & X1_oDATA[2];


--Z1_DATAOUT[10] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[10] at LCFF_X4_Y9_N15
Z1_DATAOUT[10] = DFFEAS(Z1L33, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--Z1_DATAOUT[2] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[2] at LCFF_X4_Y9_N25
Z1_DATAOUT[2] = DFFEAS(Z1L20, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--K1L130 is CMD_Decode:u5|Select~2932 at LCCOMB_X5_Y9_N4
K1L130 = !Y1L1 & (K1_mSDR_ST.100 & Z1_DATAOUT[10] # !K1_mSDR_ST.100 & (Z1_DATAOUT[2]));


--K1L131 is CMD_Decode:u5|Select~2933 at LCCOMB_X12_Y9_N30
K1L131 = !L1L2 & (K1_mSR_ST.100 & A1L299 # !K1_mSR_ST.100 & (A1L283));


--X1_oDATA[1] is Multi_Flash:u2|Flash_Controller:u1|oDATA[1] at LCFF_X23_Y7_N3
X1_oDATA[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , X1L193, A1L101,  ,  , VCC);


--W1L72 is Multi_Flash:u2|Flash_Multiplexer:u0|oHS_DATA[1]~109 at LCCOMB_X18_Y9_N6
W1L72 = !K1_oFL_Select[0] & !K1_oFL_Select[1] & X1_oDATA[1];


--Z1_DATAOUT[9] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[9] at LCFF_X4_Y9_N1
Z1_DATAOUT[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , Y1L51, Z1_mDATAOUT[9],  ,  , VCC);


--Z1_DATAOUT[1] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[1] at LCFF_X4_Y9_N27
Z1_DATAOUT[1] = DFFEAS(Z1L18, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--K1L132 is CMD_Decode:u5|Select~2934 at LCCOMB_X5_Y9_N20
K1L132 = !Y1L1 & (K1_mSDR_ST.100 & Z1_DATAOUT[9] # !K1_mSDR_ST.100 & (Z1_DATAOUT[1]));


--K1L133 is CMD_Decode:u5|Select~2935 at LCCOMB_X12_Y9_N18
K1L133 = !L1L2 & (K1_mSR_ST.100 & A1L297 # !K1_mSR_ST.100 & (A1L281));


--X1_oDATA[0] is Multi_Flash:u2|Flash_Controller:u1|oDATA[0] at LCFF_X23_Y7_N7
X1_oDATA[0] = DFFEAS(X1L211, GLOBAL(A1L14), KEY[0],  , X1L193,  ,  ,  ,  );


--W1L71 is Multi_Flash:u2|Flash_Multiplexer:u0|oHS_DATA[0]~110 at LCCOMB_X18_Y9_N2
W1L71 = !K1_oFL_Select[1] & X1_oDATA[0] & !K1_oFL_Select[0];


--Z1_DATAOUT[8] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[8] at LCFF_X4_Y9_N31
Z1_DATAOUT[8] = DFFEAS(Z1L30, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--Z1_DATAOUT[0] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[0] at LCFF_X4_Y9_N23
Z1_DATAOUT[0] = DFFEAS(Z1L16, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--K1L134 is CMD_Decode:u5|Select~2936 at LCCOMB_X5_Y9_N18
K1L134 = !Y1L1 & (K1_mSDR_ST.100 & Z1_DATAOUT[8] # !K1_mSDR_ST.100 & (Z1_DATAOUT[0]));


--K1L135 is CMD_Decode:u5|Select~2937 at LCCOMB_X12_Y9_N22
K1L135 = !L1L2 & (K1_mSR_ST.100 & (A1L295) # !K1_mSR_ST.100 & A1L279);


--X1_oDATA[3] is Multi_Flash:u2|Flash_Controller:u1|oDATA[3] at LCFF_X23_Y7_N1
X1_oDATA[3] = DFFEAS(X1L215, GLOBAL(A1L14), KEY[0],  , X1L193,  ,  ,  ,  );


--W1L74 is Multi_Flash:u2|Flash_Multiplexer:u0|oHS_DATA[3]~111 at LCCOMB_X18_Y9_N26
W1L74 = !K1_oFL_Select[0] & !K1_oFL_Select[1] & X1_oDATA[3];


--Z1_DATAOUT[11] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[11] at LCFF_X4_Y9_N5
Z1_DATAOUT[11] = DFFEAS(Z1L35, GLOBAL(A1L14), KEY[0],  , Y1L51,  ,  ,  ,  );


--Z1_DATAOUT[3] is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[3] at LCFF_X4_Y9_N9
Z1_DATAOUT[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , Y1L51, Z1_mDATAOUT[3],  ,  , VCC);


--K1L136 is CMD_Decode:u5|Select~2938 at LCCOMB_X5_Y9_N8
K1L136 = !Y1L1 & (K1_mSDR_ST.100 & Z1_DATAOUT[11] # !K1_mSDR_ST.100 & (Z1_DATAOUT[3]));


--K1L137 is CMD_Decode:u5|Select~2939 at LCCOMB_X12_Y9_N2
K1L137 = !L1L2 & (K1_mSR_ST.100 & A1L301 # !K1_mSR_ST.100 & (A1L285));


--V1L15 is USB_JTAG:u1|JTAG_TRANS:u1|rCont~152 at LCCOMB_X10_Y23_N12
V1L15 = K1L603 & (V1_rCont[2] $ (V1_rCont[1] & V1_rCont[0]));


--MB1_END is I2C_AV_Config:u10|I2C_Controller:u0|END at LCFF_X20_Y23_N27
MB1_END = DFFEAS(MB1L14, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--P1_mSetup_ST.10 is I2C_AV_Config:u10|mSetup_ST.10 at LCFF_X20_Y23_N7
P1_mSetup_ST.10 = DFFEAS(P1L91, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--P1_mSetup_ST.01 is I2C_AV_Config:u10|mSetup_ST.01 at LCFF_X20_Y23_N11
P1_mSetup_ST.01 = DFFEAS(P1L20, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--P1L19 is I2C_AV_Config:u10|Select~135 at LCCOMB_X20_Y23_N14
P1L19 = P1_mI2C_GO & (MB1_END # !P1_mSetup_ST.01) # !P1_mI2C_GO & !P1_mSetup_ST.10 & (!P1_mSetup_ST.01);


--P1_mI2C_CLK_DIV[1] is I2C_AV_Config:u10|mI2C_CLK_DIV[1] at LCFF_X21_Y23_N3
P1_mI2C_CLK_DIV[1] = DFFEAS(P1L27, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1_mI2C_CLK_DIV[0] is I2C_AV_Config:u10|mI2C_CLK_DIV[0] at LCFF_X21_Y23_N1
P1_mI2C_CLK_DIV[0] = DFFEAS(P1L24, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , P1L18,  );


--P1L24 is I2C_AV_Config:u10|mI2C_CLK_DIV[0]~239 at LCCOMB_X21_Y23_N0
P1L24 = P1_mI2C_CLK_DIV[0] $ VCC;

--P1L25 is I2C_AV_Config:u10|mI2C_CLK_DIV[0]~240 at LCCOMB_X21_Y23_N0
P1L25 = CARRY(P1_mI2C_CLK_DIV[0]);


--P1L27 is I2C_AV_Config:u10|mI2C_CLK_DIV[1]~241 at LCCOMB_X21_Y23_N2
P1L27 = P1_mI2C_CLK_DIV[1] & !P1L25 # !P1_mI2C_CLK_DIV[1] & (P1L25 # GND);

--P1L28 is I2C_AV_Config:u10|mI2C_CLK_DIV[1]~242 at LCCOMB_X21_Y23_N2
P1L28 = CARRY(!P1L25 # !P1_mI2C_CLK_DIV[1]);


--P1L30 is I2C_AV_Config:u10|mI2C_CLK_DIV[2]~243 at LCCOMB_X21_Y23_N4
P1L30 = P1_mI2C_CLK_DIV[2] & (P1L28 $ GND) # !P1_mI2C_CLK_DIV[2] & !P1L28 & VCC;

--P1L31 is I2C_AV_Config:u10|mI2C_CLK_DIV[2]~244 at LCCOMB_X21_Y23_N4
P1L31 = CARRY(P1_mI2C_CLK_DIV[2] & !P1L28);


--P1L33 is I2C_AV_Config:u10|mI2C_CLK_DIV[3]~245 at LCCOMB_X21_Y23_N6
P1L33 = P1_mI2C_CLK_DIV[3] & !P1L31 # !P1_mI2C_CLK_DIV[3] & (P1L31 # GND);

--P1L34 is I2C_AV_Config:u10|mI2C_CLK_DIV[3]~246 at LCCOMB_X21_Y23_N6
P1L34 = CARRY(!P1L31 # !P1_mI2C_CLK_DIV[3]);


--P1L36 is I2C_AV_Config:u10|mI2C_CLK_DIV[4]~247 at LCCOMB_X21_Y23_N8
P1L36 = P1_mI2C_CLK_DIV[4] & (P1L34 $ GND) # !P1_mI2C_CLK_DIV[4] & !P1L34 & VCC;

--P1L37 is I2C_AV_Config:u10|mI2C_CLK_DIV[4]~248 at LCCOMB_X21_Y23_N8
P1L37 = CARRY(P1_mI2C_CLK_DIV[4] & !P1L34);


--P1L39 is I2C_AV_Config:u10|mI2C_CLK_DIV[5]~249 at LCCOMB_X21_Y23_N10
P1L39 = P1_mI2C_CLK_DIV[5] & !P1L37 # !P1_mI2C_CLK_DIV[5] & (P1L37 # GND);

--P1L40 is I2C_AV_Config:u10|mI2C_CLK_DIV[5]~250 at LCCOMB_X21_Y23_N10
P1L40 = CARRY(!P1L37 # !P1_mI2C_CLK_DIV[5]);


--P1L42 is I2C_AV_Config:u10|mI2C_CLK_DIV[6]~251 at LCCOMB_X21_Y23_N12
P1L42 = P1_mI2C_CLK_DIV[6] & (P1L40 $ GND) # !P1_mI2C_CLK_DIV[6] & !P1L40 & VCC;

--P1L43 is I2C_AV_Config:u10|mI2C_CLK_DIV[6]~252 at LCCOMB_X21_Y23_N12
P1L43 = CARRY(P1_mI2C_CLK_DIV[6] & !P1L40);


--P1L45 is I2C_AV_Config:u10|mI2C_CLK_DIV[7]~253 at LCCOMB_X21_Y23_N14
P1L45 = P1_mI2C_CLK_DIV[7] & !P1L43 # !P1_mI2C_CLK_DIV[7] & (P1L43 # GND);

--P1L46 is I2C_AV_Config:u10|mI2C_CLK_DIV[7]~254 at LCCOMB_X21_Y23_N14
P1L46 = CARRY(!P1L43 # !P1_mI2C_CLK_DIV[7]);


--P1L48 is I2C_AV_Config:u10|mI2C_CLK_DIV[8]~255 at LCCOMB_X21_Y23_N16
P1L48 = P1_mI2C_CLK_DIV[8] & (P1L46 $ GND) # !P1_mI2C_CLK_DIV[8] & !P1L46 & VCC;

--P1L49 is I2C_AV_Config:u10|mI2C_CLK_DIV[8]~256 at LCCOMB_X21_Y23_N16
P1L49 = CARRY(P1_mI2C_CLK_DIV[8] & !P1L46);


--P1L51 is I2C_AV_Config:u10|mI2C_CLK_DIV[9]~257 at LCCOMB_X21_Y23_N18
P1L51 = P1_mI2C_CLK_DIV[9] & !P1L49 # !P1_mI2C_CLK_DIV[9] & (P1L49 # GND);

--P1L52 is I2C_AV_Config:u10|mI2C_CLK_DIV[9]~258 at LCCOMB_X21_Y23_N18
P1L52 = CARRY(!P1L49 # !P1_mI2C_CLK_DIV[9]);


--P1L54 is I2C_AV_Config:u10|mI2C_CLK_DIV[10]~259 at LCCOMB_X21_Y23_N20
P1L54 = P1_mI2C_CLK_DIV[10] & (P1L52 $ GND) # !P1_mI2C_CLK_DIV[10] & !P1L52 & VCC;

--P1L55 is I2C_AV_Config:u10|mI2C_CLK_DIV[10]~260 at LCCOMB_X21_Y23_N20
P1L55 = CARRY(P1_mI2C_CLK_DIV[10] & !P1L52);


--P1L57 is I2C_AV_Config:u10|mI2C_CLK_DIV[11]~261 at LCCOMB_X21_Y23_N22
P1L57 = P1_mI2C_CLK_DIV[11] & !P1L55 # !P1_mI2C_CLK_DIV[11] & (P1L55 # GND);

--P1L58 is I2C_AV_Config:u10|mI2C_CLK_DIV[11]~262 at LCCOMB_X21_Y23_N22
P1L58 = CARRY(!P1L55 # !P1_mI2C_CLK_DIV[11]);


--P1L60 is I2C_AV_Config:u10|mI2C_CLK_DIV[12]~263 at LCCOMB_X21_Y23_N24
P1L60 = P1_mI2C_CLK_DIV[12] & (P1L58 $ GND) # !P1_mI2C_CLK_DIV[12] & !P1L58 & VCC;

--P1L61 is I2C_AV_Config:u10|mI2C_CLK_DIV[12]~264 at LCCOMB_X21_Y23_N24
P1L61 = CARRY(P1_mI2C_CLK_DIV[12] & !P1L58);


--P1L63 is I2C_AV_Config:u10|mI2C_CLK_DIV[13]~265 at LCCOMB_X21_Y23_N26
P1L63 = P1_mI2C_CLK_DIV[13] & !P1L61 # !P1_mI2C_CLK_DIV[13] & (P1L61 # GND);

--P1L64 is I2C_AV_Config:u10|mI2C_CLK_DIV[13]~266 at LCCOMB_X21_Y23_N26
P1L64 = CARRY(!P1L61 # !P1_mI2C_CLK_DIV[13]);


--P1L66 is I2C_AV_Config:u10|mI2C_CLK_DIV[14]~267 at LCCOMB_X21_Y23_N28
P1L66 = P1_mI2C_CLK_DIV[14] & (P1L64 $ GND) # !P1_mI2C_CLK_DIV[14] & !P1L64 & VCC;

--P1L67 is I2C_AV_Config:u10|mI2C_CLK_DIV[14]~268 at LCCOMB_X21_Y23_N28
P1L67 = CARRY(P1_mI2C_CLK_DIV[14] & !P1L64);


--P1L69 is I2C_AV_Config:u10|mI2C_CLK_DIV[15]~269 at LCCOMB_X21_Y23_N30
P1L69 = P1L67 $ P1_mI2C_CLK_DIV[15];


--N1L12 is VGA_OSD_RAM:u9|LessThan~477 at LCCOMB_X20_Y9_N0
N1L12 = !M1_oCoord_X[4] & !M1_oCoord_X[5] & !M1_oCoord_X[3] & !M1_oCoord_X[2];


--N1L13 is VGA_OSD_RAM:u9|LessThan~478 at LCCOMB_X20_Y9_N18
N1L13 = !M1_oCoord_X[7] & !M1_oCoord_X[8] & (N1L12 # !M1_oCoord_X[6]);


--N1L14 is VGA_OSD_RAM:u9|LessThan~479 at LCCOMB_X23_Y9_N0
N1L14 = !M1_oCoord_Y[6] & !M1_oCoord_Y[8] & !M1_oCoord_Y[7];


--M1L432 is VGA_Controller:u8|oCoord_Y[3]~202 at LCCOMB_X23_Y9_N4
M1L432 = !M1_oCoord_Y[2] & !M1_oCoord_Y[1] & !M1_oCoord_Y[3];


--N1L15 is VGA_OSD_RAM:u9|LessThan~480 at LCCOMB_X23_Y9_N28
N1L15 = N1L14 & (M1L432 # !M1_oCoord_Y[5] # !M1_oCoord_Y[4]);


--N1L139 is VGA_OSD_RAM:u9|oRed~81 at LCCOMB_X22_Y9_N26
N1L139 = !N1L15 & !M1_oCoord_Y[9] & (N1L13 # !M1_oCoord_X[9]);


--N1L16 is VGA_OSD_RAM:u9|LessThan~481 at LCCOMB_X23_Y9_N6
N1L16 = !M1_oCoord_Y[7] # !M1_oCoord_Y[8] # !M1_oCoord_Y[6];


--N1L17 is VGA_OSD_RAM:u9|LessThan~482 at LCCOMB_X23_Y9_N30
N1L17 = N1L16 # !M1_oCoord_Y[5] & !M1_oCoord_Y[4] & M1L432;


--N1L18 is VGA_OSD_RAM:u9|LessThan~483 at LCCOMB_X21_Y9_N12
N1L18 = !M1_oCoord_X[2] # !M1_oCoord_X[3] # !M1_oCoord_X[4] # !M1_oCoord_X[5];


--N1L19 is VGA_OSD_RAM:u9|LessThan~484 at LCCOMB_X22_Y9_N30
N1L19 = !M1_oCoord_X[9] & !M1_oCoord_X[8] & !M1_oCoord_X[7] & !M1_oCoord_X[6];


--N1L140 is VGA_OSD_RAM:u9|oRed~82 at LCCOMB_X22_Y9_N28
N1L140 = N1L17 & N1L139 & (!N1L19 # !N1L18);


--HB1_address_reg_a[9] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[9] at LCFF_X18_Y12_N19
HB1_address_reg_a[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S2L2),  ,  ,  , HB1_address_reg_a[3],  ,  , VCC);


--HB1_address_reg_a[8] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[8] at LCFF_X22_Y12_N23
HB1_address_reg_a[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S2L2),  ,  ,  , HB1_address_reg_a[2],  ,  , VCC);


--HB1_address_reg_a[7] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[7] at LCFF_X18_Y14_N21
HB1_address_reg_a[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S2L2),  ,  ,  , HB1_address_reg_a[1],  ,  , VCC);


--HB1_ram_block2a50 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a50 at M4K_X41_Y21
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a50_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a50_PORT_A_data_in_reg = DFFE(HB1_ram_block2a50_PORT_A_data_in, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_data_in = ~GND;
HB1_ram_block2a50_PORT_B_data_in_reg = DFFE(HB1_ram_block2a50_PORT_B_data_in, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a50_PORT_A_address_reg = DFFE(HB1_ram_block2a50_PORT_A_address, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a50_PORT_B_address_reg = DFFE(HB1_ram_block2a50_PORT_B_address, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_write_enable = GND;
HB1_ram_block2a50_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_A_write_enable, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_write_enable = GND;
HB1_ram_block2a50_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_B_write_enable, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a50_clock_1 = GND;
HB1_ram_block2a50_clock_enable_0 = JB3L106;
HB1_ram_block2a50_clock_enable_1 = GND;
HB1_ram_block2a50_PORT_A_data_out = MEMORY(HB1_ram_block2a50_PORT_A_data_in_reg, HB1_ram_block2a50_PORT_B_data_in_reg, HB1_ram_block2a50_PORT_A_address_reg, HB1_ram_block2a50_PORT_B_address_reg, HB1_ram_block2a50_PORT_A_write_enable_reg, HB1_ram_block2a50_PORT_B_write_enable_reg, , , HB1_ram_block2a50_clock_0, HB1_ram_block2a50_clock_1, HB1_ram_block2a50_clock_enable_0, HB1_ram_block2a50_clock_enable_1, , );
HB1_ram_block2a50_PORT_A_data_out_reg = DFFE(HB1_ram_block2a50_PORT_A_data_out, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50 = HB1_ram_block2a50_PORT_A_data_out_reg[0];

--HB1M2695Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a50~PORTADATAOUT1 at M4K_X41_Y21
HB1_ram_block2a50_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a50_PORT_A_data_in_reg = DFFE(HB1_ram_block2a50_PORT_A_data_in, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_data_in = ~GND;
HB1_ram_block2a50_PORT_B_data_in_reg = DFFE(HB1_ram_block2a50_PORT_B_data_in, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a50_PORT_A_address_reg = DFFE(HB1_ram_block2a50_PORT_A_address, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a50_PORT_B_address_reg = DFFE(HB1_ram_block2a50_PORT_B_address, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_write_enable = GND;
HB1_ram_block2a50_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_A_write_enable, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_write_enable = GND;
HB1_ram_block2a50_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_B_write_enable, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a50_clock_1 = GND;
HB1_ram_block2a50_clock_enable_0 = JB3L106;
HB1_ram_block2a50_clock_enable_1 = GND;
HB1_ram_block2a50_PORT_A_data_out = MEMORY(HB1_ram_block2a50_PORT_A_data_in_reg, HB1_ram_block2a50_PORT_B_data_in_reg, HB1_ram_block2a50_PORT_A_address_reg, HB1_ram_block2a50_PORT_B_address_reg, HB1_ram_block2a50_PORT_A_write_enable_reg, HB1_ram_block2a50_PORT_B_write_enable_reg, , , HB1_ram_block2a50_clock_0, HB1_ram_block2a50_clock_1, HB1_ram_block2a50_clock_enable_0, HB1_ram_block2a50_clock_enable_1, , );
HB1_ram_block2a50_PORT_A_data_out_reg = DFFE(HB1_ram_block2a50_PORT_A_data_out, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1M2695Q = HB1_ram_block2a50_PORT_A_data_out_reg[1];

--HB1M2696Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a50~PORTADATAOUT2 at M4K_X41_Y21
HB1_ram_block2a50_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a50_PORT_A_data_in_reg = DFFE(HB1_ram_block2a50_PORT_A_data_in, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_data_in = ~GND;
HB1_ram_block2a50_PORT_B_data_in_reg = DFFE(HB1_ram_block2a50_PORT_B_data_in, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a50_PORT_A_address_reg = DFFE(HB1_ram_block2a50_PORT_A_address, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a50_PORT_B_address_reg = DFFE(HB1_ram_block2a50_PORT_B_address, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_write_enable = GND;
HB1_ram_block2a50_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_A_write_enable, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_write_enable = GND;
HB1_ram_block2a50_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_B_write_enable, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a50_clock_1 = GND;
HB1_ram_block2a50_clock_enable_0 = JB3L106;
HB1_ram_block2a50_clock_enable_1 = GND;
HB1_ram_block2a50_PORT_A_data_out = MEMORY(HB1_ram_block2a50_PORT_A_data_in_reg, HB1_ram_block2a50_PORT_B_data_in_reg, HB1_ram_block2a50_PORT_A_address_reg, HB1_ram_block2a50_PORT_B_address_reg, HB1_ram_block2a50_PORT_A_write_enable_reg, HB1_ram_block2a50_PORT_B_write_enable_reg, , , HB1_ram_block2a50_clock_0, HB1_ram_block2a50_clock_1, HB1_ram_block2a50_clock_enable_0, HB1_ram_block2a50_clock_enable_1, , );
HB1_ram_block2a50_PORT_A_data_out_reg = DFFE(HB1_ram_block2a50_PORT_A_data_out, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1M2696Q = HB1_ram_block2a50_PORT_A_data_out_reg[2];

--HB1M2697Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a50~PORTADATAOUT3 at M4K_X41_Y21
HB1_ram_block2a50_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a50_PORT_A_data_in_reg = DFFE(HB1_ram_block2a50_PORT_A_data_in, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_data_in = ~GND;
HB1_ram_block2a50_PORT_B_data_in_reg = DFFE(HB1_ram_block2a50_PORT_B_data_in, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a50_PORT_A_address_reg = DFFE(HB1_ram_block2a50_PORT_A_address, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a50_PORT_B_address_reg = DFFE(HB1_ram_block2a50_PORT_B_address, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_write_enable = GND;
HB1_ram_block2a50_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_A_write_enable, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_write_enable = GND;
HB1_ram_block2a50_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_B_write_enable, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a50_clock_1 = GND;
HB1_ram_block2a50_clock_enable_0 = JB3L106;
HB1_ram_block2a50_clock_enable_1 = GND;
HB1_ram_block2a50_PORT_A_data_out = MEMORY(HB1_ram_block2a50_PORT_A_data_in_reg, HB1_ram_block2a50_PORT_B_data_in_reg, HB1_ram_block2a50_PORT_A_address_reg, HB1_ram_block2a50_PORT_B_address_reg, HB1_ram_block2a50_PORT_A_write_enable_reg, HB1_ram_block2a50_PORT_B_write_enable_reg, , , HB1_ram_block2a50_clock_0, HB1_ram_block2a50_clock_1, HB1_ram_block2a50_clock_enable_0, HB1_ram_block2a50_clock_enable_1, , );
HB1_ram_block2a50_PORT_A_data_out_reg = DFFE(HB1_ram_block2a50_PORT_A_data_out, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1M2697Q = HB1_ram_block2a50_PORT_A_data_out_reg[3];

--HB1M2698Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a50~PORTADATAOUT4 at M4K_X41_Y21
HB1_ram_block2a50_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a50_PORT_A_data_in_reg = DFFE(HB1_ram_block2a50_PORT_A_data_in, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_data_in = ~GND;
HB1_ram_block2a50_PORT_B_data_in_reg = DFFE(HB1_ram_block2a50_PORT_B_data_in, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a50_PORT_A_address_reg = DFFE(HB1_ram_block2a50_PORT_A_address, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a50_PORT_B_address_reg = DFFE(HB1_ram_block2a50_PORT_B_address, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_write_enable = GND;
HB1_ram_block2a50_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_A_write_enable, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_write_enable = GND;
HB1_ram_block2a50_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_B_write_enable, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a50_clock_1 = GND;
HB1_ram_block2a50_clock_enable_0 = JB3L106;
HB1_ram_block2a50_clock_enable_1 = GND;
HB1_ram_block2a50_PORT_A_data_out = MEMORY(HB1_ram_block2a50_PORT_A_data_in_reg, HB1_ram_block2a50_PORT_B_data_in_reg, HB1_ram_block2a50_PORT_A_address_reg, HB1_ram_block2a50_PORT_B_address_reg, HB1_ram_block2a50_PORT_A_write_enable_reg, HB1_ram_block2a50_PORT_B_write_enable_reg, , , HB1_ram_block2a50_clock_0, HB1_ram_block2a50_clock_1, HB1_ram_block2a50_clock_enable_0, HB1_ram_block2a50_clock_enable_1, , );
HB1_ram_block2a50_PORT_A_data_out_reg = DFFE(HB1_ram_block2a50_PORT_A_data_out, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1M2698Q = HB1_ram_block2a50_PORT_A_data_out_reg[4];

--HB1M2699Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a50~PORTADATAOUT5 at M4K_X41_Y21
HB1_ram_block2a50_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a50_PORT_A_data_in_reg = DFFE(HB1_ram_block2a50_PORT_A_data_in, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_data_in = ~GND;
HB1_ram_block2a50_PORT_B_data_in_reg = DFFE(HB1_ram_block2a50_PORT_B_data_in, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a50_PORT_A_address_reg = DFFE(HB1_ram_block2a50_PORT_A_address, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a50_PORT_B_address_reg = DFFE(HB1_ram_block2a50_PORT_B_address, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_write_enable = GND;
HB1_ram_block2a50_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_A_write_enable, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_write_enable = GND;
HB1_ram_block2a50_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_B_write_enable, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a50_clock_1 = GND;
HB1_ram_block2a50_clock_enable_0 = JB3L106;
HB1_ram_block2a50_clock_enable_1 = GND;
HB1_ram_block2a50_PORT_A_data_out = MEMORY(HB1_ram_block2a50_PORT_A_data_in_reg, HB1_ram_block2a50_PORT_B_data_in_reg, HB1_ram_block2a50_PORT_A_address_reg, HB1_ram_block2a50_PORT_B_address_reg, HB1_ram_block2a50_PORT_A_write_enable_reg, HB1_ram_block2a50_PORT_B_write_enable_reg, , , HB1_ram_block2a50_clock_0, HB1_ram_block2a50_clock_1, HB1_ram_block2a50_clock_enable_0, HB1_ram_block2a50_clock_enable_1, , );
HB1_ram_block2a50_PORT_A_data_out_reg = DFFE(HB1_ram_block2a50_PORT_A_data_out, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1M2699Q = HB1_ram_block2a50_PORT_A_data_out_reg[5];

--HB1M2700Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a50~PORTADATAOUT6 at M4K_X41_Y21
HB1_ram_block2a50_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a50_PORT_A_data_in_reg = DFFE(HB1_ram_block2a50_PORT_A_data_in, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_data_in = ~GND;
HB1_ram_block2a50_PORT_B_data_in_reg = DFFE(HB1_ram_block2a50_PORT_B_data_in, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a50_PORT_A_address_reg = DFFE(HB1_ram_block2a50_PORT_A_address, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a50_PORT_B_address_reg = DFFE(HB1_ram_block2a50_PORT_B_address, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_write_enable = GND;
HB1_ram_block2a50_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_A_write_enable, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_write_enable = GND;
HB1_ram_block2a50_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_B_write_enable, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a50_clock_1 = GND;
HB1_ram_block2a50_clock_enable_0 = JB3L106;
HB1_ram_block2a50_clock_enable_1 = GND;
HB1_ram_block2a50_PORT_A_data_out = MEMORY(HB1_ram_block2a50_PORT_A_data_in_reg, HB1_ram_block2a50_PORT_B_data_in_reg, HB1_ram_block2a50_PORT_A_address_reg, HB1_ram_block2a50_PORT_B_address_reg, HB1_ram_block2a50_PORT_A_write_enable_reg, HB1_ram_block2a50_PORT_B_write_enable_reg, , , HB1_ram_block2a50_clock_0, HB1_ram_block2a50_clock_1, HB1_ram_block2a50_clock_enable_0, HB1_ram_block2a50_clock_enable_1, , );
HB1_ram_block2a50_PORT_A_data_out_reg = DFFE(HB1_ram_block2a50_PORT_A_data_out, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1M2700Q = HB1_ram_block2a50_PORT_A_data_out_reg[6];

--HB1M2701Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a50~PORTADATAOUT7 at M4K_X41_Y21
HB1_ram_block2a50_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a50_PORT_A_data_in_reg = DFFE(HB1_ram_block2a50_PORT_A_data_in, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_data_in = ~GND;
HB1_ram_block2a50_PORT_B_data_in_reg = DFFE(HB1_ram_block2a50_PORT_B_data_in, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a50_PORT_A_address_reg = DFFE(HB1_ram_block2a50_PORT_A_address, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a50_PORT_B_address_reg = DFFE(HB1_ram_block2a50_PORT_B_address, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_PORT_A_write_enable = GND;
HB1_ram_block2a50_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_A_write_enable, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1_ram_block2a50_PORT_B_write_enable = GND;
HB1_ram_block2a50_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a50_PORT_B_write_enable, HB1_ram_block2a50_clock_1, , , HB1_ram_block2a50_clock_enable_1);
HB1_ram_block2a50_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a50_clock_1 = GND;
HB1_ram_block2a50_clock_enable_0 = JB3L106;
HB1_ram_block2a50_clock_enable_1 = GND;
HB1_ram_block2a50_PORT_A_data_out = MEMORY(HB1_ram_block2a50_PORT_A_data_in_reg, HB1_ram_block2a50_PORT_B_data_in_reg, HB1_ram_block2a50_PORT_A_address_reg, HB1_ram_block2a50_PORT_B_address_reg, HB1_ram_block2a50_PORT_A_write_enable_reg, HB1_ram_block2a50_PORT_B_write_enable_reg, , , HB1_ram_block2a50_clock_0, HB1_ram_block2a50_clock_1, HB1_ram_block2a50_clock_enable_0, HB1_ram_block2a50_clock_enable_1, , );
HB1_ram_block2a50_PORT_A_data_out_reg = DFFE(HB1_ram_block2a50_PORT_A_data_out, HB1_ram_block2a50_clock_0, , , HB1_ram_block2a50_clock_enable_0);
HB1M2701Q = HB1_ram_block2a50_PORT_A_data_out_reg[7];


--KB1L46 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[5]~5031 at LCCOMB_X40_Y19_N12
KB1L46 = HB1_address_reg_a[7] & !HB1_address_reg_a[8] & HB1M2699Q # !HB1_address_reg_a[7] & HB1_address_reg_a[8];


--HB1_ram_block2a49 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a49 at M4K_X41_Y22
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a49_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a49_PORT_A_data_in_reg = DFFE(HB1_ram_block2a49_PORT_A_data_in, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_data_in = ~GND;
HB1_ram_block2a49_PORT_B_data_in_reg = DFFE(HB1_ram_block2a49_PORT_B_data_in, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a49_PORT_A_address_reg = DFFE(HB1_ram_block2a49_PORT_A_address, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a49_PORT_B_address_reg = DFFE(HB1_ram_block2a49_PORT_B_address, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_write_enable = GND;
HB1_ram_block2a49_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_A_write_enable, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_write_enable = GND;
HB1_ram_block2a49_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_B_write_enable, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a49_clock_1 = GND;
HB1_ram_block2a49_clock_enable_0 = JB3L105;
HB1_ram_block2a49_clock_enable_1 = GND;
HB1_ram_block2a49_PORT_A_data_out = MEMORY(HB1_ram_block2a49_PORT_A_data_in_reg, HB1_ram_block2a49_PORT_B_data_in_reg, HB1_ram_block2a49_PORT_A_address_reg, HB1_ram_block2a49_PORT_B_address_reg, HB1_ram_block2a49_PORT_A_write_enable_reg, HB1_ram_block2a49_PORT_B_write_enable_reg, , , HB1_ram_block2a49_clock_0, HB1_ram_block2a49_clock_1, HB1_ram_block2a49_clock_enable_0, HB1_ram_block2a49_clock_enable_1, , );
HB1_ram_block2a49_PORT_A_data_out_reg = DFFE(HB1_ram_block2a49_PORT_A_data_out, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49 = HB1_ram_block2a49_PORT_A_data_out_reg[0];

--HB1M2642Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a49~PORTADATAOUT1 at M4K_X41_Y22
HB1_ram_block2a49_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a49_PORT_A_data_in_reg = DFFE(HB1_ram_block2a49_PORT_A_data_in, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_data_in = ~GND;
HB1_ram_block2a49_PORT_B_data_in_reg = DFFE(HB1_ram_block2a49_PORT_B_data_in, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a49_PORT_A_address_reg = DFFE(HB1_ram_block2a49_PORT_A_address, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a49_PORT_B_address_reg = DFFE(HB1_ram_block2a49_PORT_B_address, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_write_enable = GND;
HB1_ram_block2a49_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_A_write_enable, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_write_enable = GND;
HB1_ram_block2a49_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_B_write_enable, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a49_clock_1 = GND;
HB1_ram_block2a49_clock_enable_0 = JB3L105;
HB1_ram_block2a49_clock_enable_1 = GND;
HB1_ram_block2a49_PORT_A_data_out = MEMORY(HB1_ram_block2a49_PORT_A_data_in_reg, HB1_ram_block2a49_PORT_B_data_in_reg, HB1_ram_block2a49_PORT_A_address_reg, HB1_ram_block2a49_PORT_B_address_reg, HB1_ram_block2a49_PORT_A_write_enable_reg, HB1_ram_block2a49_PORT_B_write_enable_reg, , , HB1_ram_block2a49_clock_0, HB1_ram_block2a49_clock_1, HB1_ram_block2a49_clock_enable_0, HB1_ram_block2a49_clock_enable_1, , );
HB1_ram_block2a49_PORT_A_data_out_reg = DFFE(HB1_ram_block2a49_PORT_A_data_out, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1M2642Q = HB1_ram_block2a49_PORT_A_data_out_reg[1];

--HB1M2643Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a49~PORTADATAOUT2 at M4K_X41_Y22
HB1_ram_block2a49_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a49_PORT_A_data_in_reg = DFFE(HB1_ram_block2a49_PORT_A_data_in, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_data_in = ~GND;
HB1_ram_block2a49_PORT_B_data_in_reg = DFFE(HB1_ram_block2a49_PORT_B_data_in, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a49_PORT_A_address_reg = DFFE(HB1_ram_block2a49_PORT_A_address, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a49_PORT_B_address_reg = DFFE(HB1_ram_block2a49_PORT_B_address, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_write_enable = GND;
HB1_ram_block2a49_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_A_write_enable, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_write_enable = GND;
HB1_ram_block2a49_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_B_write_enable, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a49_clock_1 = GND;
HB1_ram_block2a49_clock_enable_0 = JB3L105;
HB1_ram_block2a49_clock_enable_1 = GND;
HB1_ram_block2a49_PORT_A_data_out = MEMORY(HB1_ram_block2a49_PORT_A_data_in_reg, HB1_ram_block2a49_PORT_B_data_in_reg, HB1_ram_block2a49_PORT_A_address_reg, HB1_ram_block2a49_PORT_B_address_reg, HB1_ram_block2a49_PORT_A_write_enable_reg, HB1_ram_block2a49_PORT_B_write_enable_reg, , , HB1_ram_block2a49_clock_0, HB1_ram_block2a49_clock_1, HB1_ram_block2a49_clock_enable_0, HB1_ram_block2a49_clock_enable_1, , );
HB1_ram_block2a49_PORT_A_data_out_reg = DFFE(HB1_ram_block2a49_PORT_A_data_out, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1M2643Q = HB1_ram_block2a49_PORT_A_data_out_reg[2];

--HB1M2644Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a49~PORTADATAOUT3 at M4K_X41_Y22
HB1_ram_block2a49_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a49_PORT_A_data_in_reg = DFFE(HB1_ram_block2a49_PORT_A_data_in, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_data_in = ~GND;
HB1_ram_block2a49_PORT_B_data_in_reg = DFFE(HB1_ram_block2a49_PORT_B_data_in, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a49_PORT_A_address_reg = DFFE(HB1_ram_block2a49_PORT_A_address, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a49_PORT_B_address_reg = DFFE(HB1_ram_block2a49_PORT_B_address, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_write_enable = GND;
HB1_ram_block2a49_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_A_write_enable, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_write_enable = GND;
HB1_ram_block2a49_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_B_write_enable, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a49_clock_1 = GND;
HB1_ram_block2a49_clock_enable_0 = JB3L105;
HB1_ram_block2a49_clock_enable_1 = GND;
HB1_ram_block2a49_PORT_A_data_out = MEMORY(HB1_ram_block2a49_PORT_A_data_in_reg, HB1_ram_block2a49_PORT_B_data_in_reg, HB1_ram_block2a49_PORT_A_address_reg, HB1_ram_block2a49_PORT_B_address_reg, HB1_ram_block2a49_PORT_A_write_enable_reg, HB1_ram_block2a49_PORT_B_write_enable_reg, , , HB1_ram_block2a49_clock_0, HB1_ram_block2a49_clock_1, HB1_ram_block2a49_clock_enable_0, HB1_ram_block2a49_clock_enable_1, , );
HB1_ram_block2a49_PORT_A_data_out_reg = DFFE(HB1_ram_block2a49_PORT_A_data_out, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1M2644Q = HB1_ram_block2a49_PORT_A_data_out_reg[3];

--HB1M2645Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a49~PORTADATAOUT4 at M4K_X41_Y22
HB1_ram_block2a49_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a49_PORT_A_data_in_reg = DFFE(HB1_ram_block2a49_PORT_A_data_in, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_data_in = ~GND;
HB1_ram_block2a49_PORT_B_data_in_reg = DFFE(HB1_ram_block2a49_PORT_B_data_in, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a49_PORT_A_address_reg = DFFE(HB1_ram_block2a49_PORT_A_address, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a49_PORT_B_address_reg = DFFE(HB1_ram_block2a49_PORT_B_address, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_write_enable = GND;
HB1_ram_block2a49_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_A_write_enable, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_write_enable = GND;
HB1_ram_block2a49_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_B_write_enable, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a49_clock_1 = GND;
HB1_ram_block2a49_clock_enable_0 = JB3L105;
HB1_ram_block2a49_clock_enable_1 = GND;
HB1_ram_block2a49_PORT_A_data_out = MEMORY(HB1_ram_block2a49_PORT_A_data_in_reg, HB1_ram_block2a49_PORT_B_data_in_reg, HB1_ram_block2a49_PORT_A_address_reg, HB1_ram_block2a49_PORT_B_address_reg, HB1_ram_block2a49_PORT_A_write_enable_reg, HB1_ram_block2a49_PORT_B_write_enable_reg, , , HB1_ram_block2a49_clock_0, HB1_ram_block2a49_clock_1, HB1_ram_block2a49_clock_enable_0, HB1_ram_block2a49_clock_enable_1, , );
HB1_ram_block2a49_PORT_A_data_out_reg = DFFE(HB1_ram_block2a49_PORT_A_data_out, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1M2645Q = HB1_ram_block2a49_PORT_A_data_out_reg[4];

--HB1M2646Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a49~PORTADATAOUT5 at M4K_X41_Y22
HB1_ram_block2a49_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a49_PORT_A_data_in_reg = DFFE(HB1_ram_block2a49_PORT_A_data_in, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_data_in = ~GND;
HB1_ram_block2a49_PORT_B_data_in_reg = DFFE(HB1_ram_block2a49_PORT_B_data_in, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a49_PORT_A_address_reg = DFFE(HB1_ram_block2a49_PORT_A_address, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a49_PORT_B_address_reg = DFFE(HB1_ram_block2a49_PORT_B_address, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_write_enable = GND;
HB1_ram_block2a49_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_A_write_enable, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_write_enable = GND;
HB1_ram_block2a49_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_B_write_enable, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a49_clock_1 = GND;
HB1_ram_block2a49_clock_enable_0 = JB3L105;
HB1_ram_block2a49_clock_enable_1 = GND;
HB1_ram_block2a49_PORT_A_data_out = MEMORY(HB1_ram_block2a49_PORT_A_data_in_reg, HB1_ram_block2a49_PORT_B_data_in_reg, HB1_ram_block2a49_PORT_A_address_reg, HB1_ram_block2a49_PORT_B_address_reg, HB1_ram_block2a49_PORT_A_write_enable_reg, HB1_ram_block2a49_PORT_B_write_enable_reg, , , HB1_ram_block2a49_clock_0, HB1_ram_block2a49_clock_1, HB1_ram_block2a49_clock_enable_0, HB1_ram_block2a49_clock_enable_1, , );
HB1_ram_block2a49_PORT_A_data_out_reg = DFFE(HB1_ram_block2a49_PORT_A_data_out, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1M2646Q = HB1_ram_block2a49_PORT_A_data_out_reg[5];

--HB1M2647Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a49~PORTADATAOUT6 at M4K_X41_Y22
HB1_ram_block2a49_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a49_PORT_A_data_in_reg = DFFE(HB1_ram_block2a49_PORT_A_data_in, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_data_in = ~GND;
HB1_ram_block2a49_PORT_B_data_in_reg = DFFE(HB1_ram_block2a49_PORT_B_data_in, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a49_PORT_A_address_reg = DFFE(HB1_ram_block2a49_PORT_A_address, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a49_PORT_B_address_reg = DFFE(HB1_ram_block2a49_PORT_B_address, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_write_enable = GND;
HB1_ram_block2a49_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_A_write_enable, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_write_enable = GND;
HB1_ram_block2a49_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_B_write_enable, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a49_clock_1 = GND;
HB1_ram_block2a49_clock_enable_0 = JB3L105;
HB1_ram_block2a49_clock_enable_1 = GND;
HB1_ram_block2a49_PORT_A_data_out = MEMORY(HB1_ram_block2a49_PORT_A_data_in_reg, HB1_ram_block2a49_PORT_B_data_in_reg, HB1_ram_block2a49_PORT_A_address_reg, HB1_ram_block2a49_PORT_B_address_reg, HB1_ram_block2a49_PORT_A_write_enable_reg, HB1_ram_block2a49_PORT_B_write_enable_reg, , , HB1_ram_block2a49_clock_0, HB1_ram_block2a49_clock_1, HB1_ram_block2a49_clock_enable_0, HB1_ram_block2a49_clock_enable_1, , );
HB1_ram_block2a49_PORT_A_data_out_reg = DFFE(HB1_ram_block2a49_PORT_A_data_out, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1M2647Q = HB1_ram_block2a49_PORT_A_data_out_reg[6];

--HB1M2648Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a49~PORTADATAOUT7 at M4K_X41_Y22
HB1_ram_block2a49_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a49_PORT_A_data_in_reg = DFFE(HB1_ram_block2a49_PORT_A_data_in, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_data_in = ~GND;
HB1_ram_block2a49_PORT_B_data_in_reg = DFFE(HB1_ram_block2a49_PORT_B_data_in, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a49_PORT_A_address_reg = DFFE(HB1_ram_block2a49_PORT_A_address, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a49_PORT_B_address_reg = DFFE(HB1_ram_block2a49_PORT_B_address, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_PORT_A_write_enable = GND;
HB1_ram_block2a49_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_A_write_enable, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1_ram_block2a49_PORT_B_write_enable = GND;
HB1_ram_block2a49_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a49_PORT_B_write_enable, HB1_ram_block2a49_clock_1, , , HB1_ram_block2a49_clock_enable_1);
HB1_ram_block2a49_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a49_clock_1 = GND;
HB1_ram_block2a49_clock_enable_0 = JB3L105;
HB1_ram_block2a49_clock_enable_1 = GND;
HB1_ram_block2a49_PORT_A_data_out = MEMORY(HB1_ram_block2a49_PORT_A_data_in_reg, HB1_ram_block2a49_PORT_B_data_in_reg, HB1_ram_block2a49_PORT_A_address_reg, HB1_ram_block2a49_PORT_B_address_reg, HB1_ram_block2a49_PORT_A_write_enable_reg, HB1_ram_block2a49_PORT_B_write_enable_reg, , , HB1_ram_block2a49_clock_0, HB1_ram_block2a49_clock_1, HB1_ram_block2a49_clock_enable_0, HB1_ram_block2a49_clock_enable_1, , );
HB1_ram_block2a49_PORT_A_data_out_reg = DFFE(HB1_ram_block2a49_PORT_A_data_out, HB1_ram_block2a49_clock_0, , , HB1_ram_block2a49_clock_enable_0);
HB1M2648Q = HB1_ram_block2a49_PORT_A_data_out_reg[7];


--HB1_ram_block2a48 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a48 at M4K_X41_Y23
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a48_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a48_PORT_A_data_in_reg = DFFE(HB1_ram_block2a48_PORT_A_data_in, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_data_in = ~GND;
HB1_ram_block2a48_PORT_B_data_in_reg = DFFE(HB1_ram_block2a48_PORT_B_data_in, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a48_PORT_A_address_reg = DFFE(HB1_ram_block2a48_PORT_A_address, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a48_PORT_B_address_reg = DFFE(HB1_ram_block2a48_PORT_B_address, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_write_enable = GND;
HB1_ram_block2a48_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_A_write_enable, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_write_enable = GND;
HB1_ram_block2a48_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_B_write_enable, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a48_clock_1 = GND;
HB1_ram_block2a48_clock_enable_0 = JB3L104;
HB1_ram_block2a48_clock_enable_1 = GND;
HB1_ram_block2a48_PORT_A_data_out = MEMORY(HB1_ram_block2a48_PORT_A_data_in_reg, HB1_ram_block2a48_PORT_B_data_in_reg, HB1_ram_block2a48_PORT_A_address_reg, HB1_ram_block2a48_PORT_B_address_reg, HB1_ram_block2a48_PORT_A_write_enable_reg, HB1_ram_block2a48_PORT_B_write_enable_reg, , , HB1_ram_block2a48_clock_0, HB1_ram_block2a48_clock_1, HB1_ram_block2a48_clock_enable_0, HB1_ram_block2a48_clock_enable_1, , );
HB1_ram_block2a48_PORT_A_data_out_reg = DFFE(HB1_ram_block2a48_PORT_A_data_out, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48 = HB1_ram_block2a48_PORT_A_data_out_reg[0];

--HB1M2589Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a48~PORTADATAOUT1 at M4K_X41_Y23
HB1_ram_block2a48_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a48_PORT_A_data_in_reg = DFFE(HB1_ram_block2a48_PORT_A_data_in, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_data_in = ~GND;
HB1_ram_block2a48_PORT_B_data_in_reg = DFFE(HB1_ram_block2a48_PORT_B_data_in, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a48_PORT_A_address_reg = DFFE(HB1_ram_block2a48_PORT_A_address, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a48_PORT_B_address_reg = DFFE(HB1_ram_block2a48_PORT_B_address, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_write_enable = GND;
HB1_ram_block2a48_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_A_write_enable, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_write_enable = GND;
HB1_ram_block2a48_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_B_write_enable, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a48_clock_1 = GND;
HB1_ram_block2a48_clock_enable_0 = JB3L104;
HB1_ram_block2a48_clock_enable_1 = GND;
HB1_ram_block2a48_PORT_A_data_out = MEMORY(HB1_ram_block2a48_PORT_A_data_in_reg, HB1_ram_block2a48_PORT_B_data_in_reg, HB1_ram_block2a48_PORT_A_address_reg, HB1_ram_block2a48_PORT_B_address_reg, HB1_ram_block2a48_PORT_A_write_enable_reg, HB1_ram_block2a48_PORT_B_write_enable_reg, , , HB1_ram_block2a48_clock_0, HB1_ram_block2a48_clock_1, HB1_ram_block2a48_clock_enable_0, HB1_ram_block2a48_clock_enable_1, , );
HB1_ram_block2a48_PORT_A_data_out_reg = DFFE(HB1_ram_block2a48_PORT_A_data_out, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1M2589Q = HB1_ram_block2a48_PORT_A_data_out_reg[1];

--HB1M2590Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a48~PORTADATAOUT2 at M4K_X41_Y23
HB1_ram_block2a48_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a48_PORT_A_data_in_reg = DFFE(HB1_ram_block2a48_PORT_A_data_in, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_data_in = ~GND;
HB1_ram_block2a48_PORT_B_data_in_reg = DFFE(HB1_ram_block2a48_PORT_B_data_in, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a48_PORT_A_address_reg = DFFE(HB1_ram_block2a48_PORT_A_address, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a48_PORT_B_address_reg = DFFE(HB1_ram_block2a48_PORT_B_address, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_write_enable = GND;
HB1_ram_block2a48_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_A_write_enable, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_write_enable = GND;
HB1_ram_block2a48_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_B_write_enable, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a48_clock_1 = GND;
HB1_ram_block2a48_clock_enable_0 = JB3L104;
HB1_ram_block2a48_clock_enable_1 = GND;
HB1_ram_block2a48_PORT_A_data_out = MEMORY(HB1_ram_block2a48_PORT_A_data_in_reg, HB1_ram_block2a48_PORT_B_data_in_reg, HB1_ram_block2a48_PORT_A_address_reg, HB1_ram_block2a48_PORT_B_address_reg, HB1_ram_block2a48_PORT_A_write_enable_reg, HB1_ram_block2a48_PORT_B_write_enable_reg, , , HB1_ram_block2a48_clock_0, HB1_ram_block2a48_clock_1, HB1_ram_block2a48_clock_enable_0, HB1_ram_block2a48_clock_enable_1, , );
HB1_ram_block2a48_PORT_A_data_out_reg = DFFE(HB1_ram_block2a48_PORT_A_data_out, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1M2590Q = HB1_ram_block2a48_PORT_A_data_out_reg[2];

--HB1M2591Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a48~PORTADATAOUT3 at M4K_X41_Y23
HB1_ram_block2a48_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a48_PORT_A_data_in_reg = DFFE(HB1_ram_block2a48_PORT_A_data_in, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_data_in = ~GND;
HB1_ram_block2a48_PORT_B_data_in_reg = DFFE(HB1_ram_block2a48_PORT_B_data_in, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a48_PORT_A_address_reg = DFFE(HB1_ram_block2a48_PORT_A_address, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a48_PORT_B_address_reg = DFFE(HB1_ram_block2a48_PORT_B_address, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_write_enable = GND;
HB1_ram_block2a48_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_A_write_enable, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_write_enable = GND;
HB1_ram_block2a48_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_B_write_enable, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a48_clock_1 = GND;
HB1_ram_block2a48_clock_enable_0 = JB3L104;
HB1_ram_block2a48_clock_enable_1 = GND;
HB1_ram_block2a48_PORT_A_data_out = MEMORY(HB1_ram_block2a48_PORT_A_data_in_reg, HB1_ram_block2a48_PORT_B_data_in_reg, HB1_ram_block2a48_PORT_A_address_reg, HB1_ram_block2a48_PORT_B_address_reg, HB1_ram_block2a48_PORT_A_write_enable_reg, HB1_ram_block2a48_PORT_B_write_enable_reg, , , HB1_ram_block2a48_clock_0, HB1_ram_block2a48_clock_1, HB1_ram_block2a48_clock_enable_0, HB1_ram_block2a48_clock_enable_1, , );
HB1_ram_block2a48_PORT_A_data_out_reg = DFFE(HB1_ram_block2a48_PORT_A_data_out, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1M2591Q = HB1_ram_block2a48_PORT_A_data_out_reg[3];

--HB1M2592Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a48~PORTADATAOUT4 at M4K_X41_Y23
HB1_ram_block2a48_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a48_PORT_A_data_in_reg = DFFE(HB1_ram_block2a48_PORT_A_data_in, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_data_in = ~GND;
HB1_ram_block2a48_PORT_B_data_in_reg = DFFE(HB1_ram_block2a48_PORT_B_data_in, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a48_PORT_A_address_reg = DFFE(HB1_ram_block2a48_PORT_A_address, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a48_PORT_B_address_reg = DFFE(HB1_ram_block2a48_PORT_B_address, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_write_enable = GND;
HB1_ram_block2a48_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_A_write_enable, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_write_enable = GND;
HB1_ram_block2a48_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_B_write_enable, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a48_clock_1 = GND;
HB1_ram_block2a48_clock_enable_0 = JB3L104;
HB1_ram_block2a48_clock_enable_1 = GND;
HB1_ram_block2a48_PORT_A_data_out = MEMORY(HB1_ram_block2a48_PORT_A_data_in_reg, HB1_ram_block2a48_PORT_B_data_in_reg, HB1_ram_block2a48_PORT_A_address_reg, HB1_ram_block2a48_PORT_B_address_reg, HB1_ram_block2a48_PORT_A_write_enable_reg, HB1_ram_block2a48_PORT_B_write_enable_reg, , , HB1_ram_block2a48_clock_0, HB1_ram_block2a48_clock_1, HB1_ram_block2a48_clock_enable_0, HB1_ram_block2a48_clock_enable_1, , );
HB1_ram_block2a48_PORT_A_data_out_reg = DFFE(HB1_ram_block2a48_PORT_A_data_out, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1M2592Q = HB1_ram_block2a48_PORT_A_data_out_reg[4];

--HB1M2593Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a48~PORTADATAOUT5 at M4K_X41_Y23
HB1_ram_block2a48_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a48_PORT_A_data_in_reg = DFFE(HB1_ram_block2a48_PORT_A_data_in, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_data_in = ~GND;
HB1_ram_block2a48_PORT_B_data_in_reg = DFFE(HB1_ram_block2a48_PORT_B_data_in, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a48_PORT_A_address_reg = DFFE(HB1_ram_block2a48_PORT_A_address, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a48_PORT_B_address_reg = DFFE(HB1_ram_block2a48_PORT_B_address, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_write_enable = GND;
HB1_ram_block2a48_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_A_write_enable, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_write_enable = GND;
HB1_ram_block2a48_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_B_write_enable, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a48_clock_1 = GND;
HB1_ram_block2a48_clock_enable_0 = JB3L104;
HB1_ram_block2a48_clock_enable_1 = GND;
HB1_ram_block2a48_PORT_A_data_out = MEMORY(HB1_ram_block2a48_PORT_A_data_in_reg, HB1_ram_block2a48_PORT_B_data_in_reg, HB1_ram_block2a48_PORT_A_address_reg, HB1_ram_block2a48_PORT_B_address_reg, HB1_ram_block2a48_PORT_A_write_enable_reg, HB1_ram_block2a48_PORT_B_write_enable_reg, , , HB1_ram_block2a48_clock_0, HB1_ram_block2a48_clock_1, HB1_ram_block2a48_clock_enable_0, HB1_ram_block2a48_clock_enable_1, , );
HB1_ram_block2a48_PORT_A_data_out_reg = DFFE(HB1_ram_block2a48_PORT_A_data_out, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1M2593Q = HB1_ram_block2a48_PORT_A_data_out_reg[5];

--HB1M2594Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a48~PORTADATAOUT6 at M4K_X41_Y23
HB1_ram_block2a48_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a48_PORT_A_data_in_reg = DFFE(HB1_ram_block2a48_PORT_A_data_in, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_data_in = ~GND;
HB1_ram_block2a48_PORT_B_data_in_reg = DFFE(HB1_ram_block2a48_PORT_B_data_in, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a48_PORT_A_address_reg = DFFE(HB1_ram_block2a48_PORT_A_address, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a48_PORT_B_address_reg = DFFE(HB1_ram_block2a48_PORT_B_address, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_write_enable = GND;
HB1_ram_block2a48_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_A_write_enable, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_write_enable = GND;
HB1_ram_block2a48_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_B_write_enable, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a48_clock_1 = GND;
HB1_ram_block2a48_clock_enable_0 = JB3L104;
HB1_ram_block2a48_clock_enable_1 = GND;
HB1_ram_block2a48_PORT_A_data_out = MEMORY(HB1_ram_block2a48_PORT_A_data_in_reg, HB1_ram_block2a48_PORT_B_data_in_reg, HB1_ram_block2a48_PORT_A_address_reg, HB1_ram_block2a48_PORT_B_address_reg, HB1_ram_block2a48_PORT_A_write_enable_reg, HB1_ram_block2a48_PORT_B_write_enable_reg, , , HB1_ram_block2a48_clock_0, HB1_ram_block2a48_clock_1, HB1_ram_block2a48_clock_enable_0, HB1_ram_block2a48_clock_enable_1, , );
HB1_ram_block2a48_PORT_A_data_out_reg = DFFE(HB1_ram_block2a48_PORT_A_data_out, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1M2594Q = HB1_ram_block2a48_PORT_A_data_out_reg[6];

--HB1M2595Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a48~PORTADATAOUT7 at M4K_X41_Y23
HB1_ram_block2a48_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a48_PORT_A_data_in_reg = DFFE(HB1_ram_block2a48_PORT_A_data_in, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_data_in = ~GND;
HB1_ram_block2a48_PORT_B_data_in_reg = DFFE(HB1_ram_block2a48_PORT_B_data_in, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a48_PORT_A_address_reg = DFFE(HB1_ram_block2a48_PORT_A_address, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a48_PORT_B_address_reg = DFFE(HB1_ram_block2a48_PORT_B_address, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_PORT_A_write_enable = GND;
HB1_ram_block2a48_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_A_write_enable, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1_ram_block2a48_PORT_B_write_enable = GND;
HB1_ram_block2a48_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a48_PORT_B_write_enable, HB1_ram_block2a48_clock_1, , , HB1_ram_block2a48_clock_enable_1);
HB1_ram_block2a48_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a48_clock_1 = GND;
HB1_ram_block2a48_clock_enable_0 = JB3L104;
HB1_ram_block2a48_clock_enable_1 = GND;
HB1_ram_block2a48_PORT_A_data_out = MEMORY(HB1_ram_block2a48_PORT_A_data_in_reg, HB1_ram_block2a48_PORT_B_data_in_reg, HB1_ram_block2a48_PORT_A_address_reg, HB1_ram_block2a48_PORT_B_address_reg, HB1_ram_block2a48_PORT_A_write_enable_reg, HB1_ram_block2a48_PORT_B_write_enable_reg, , , HB1_ram_block2a48_clock_0, HB1_ram_block2a48_clock_1, HB1_ram_block2a48_clock_enable_0, HB1_ram_block2a48_clock_enable_1, , );
HB1_ram_block2a48_PORT_A_data_out_reg = DFFE(HB1_ram_block2a48_PORT_A_data_out, HB1_ram_block2a48_clock_0, , , HB1_ram_block2a48_clock_enable_0);
HB1M2595Q = HB1_ram_block2a48_PORT_A_data_out_reg[7];


--HB1_address_reg_a[6] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[6] at LCFF_X18_Y12_N29
HB1_address_reg_a[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S2L2),  ,  ,  , HB1_address_reg_a[0],  ,  , VCC);


--KB1L47 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[5]~5032 at LCCOMB_X40_Y22_N8
KB1L47 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M2646Q) # !HB1_address_reg_a[6] & HB1M2593Q);


--KB1L48 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[5]~5033 at LCCOMB_X40_Y19_N4
KB1L48 = !HB1_address_reg_a[9] & (HB1_address_reg_a[7] & !KB1L47 & KB1L46 # !HB1_address_reg_a[7] & KB1L47 & !KB1L46);


--HB1_ram_block2a30 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a30 at M4K_X17_Y21
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a30_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a30_PORT_A_data_in_reg = DFFE(HB1_ram_block2a30_PORT_A_data_in, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_data_in = ~GND;
HB1_ram_block2a30_PORT_B_data_in_reg = DFFE(HB1_ram_block2a30_PORT_B_data_in, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a30_PORT_A_address_reg = DFFE(HB1_ram_block2a30_PORT_A_address, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a30_PORT_B_address_reg = DFFE(HB1_ram_block2a30_PORT_B_address, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_write_enable = GND;
HB1_ram_block2a30_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_A_write_enable, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_write_enable = GND;
HB1_ram_block2a30_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_B_write_enable, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a30_clock_1 = GND;
HB1_ram_block2a30_clock_enable_0 = JB3_w_anode3199w[3];
HB1_ram_block2a30_clock_enable_1 = GND;
HB1_ram_block2a30_PORT_A_data_out = MEMORY(HB1_ram_block2a30_PORT_A_data_in_reg, HB1_ram_block2a30_PORT_B_data_in_reg, HB1_ram_block2a30_PORT_A_address_reg, HB1_ram_block2a30_PORT_B_address_reg, HB1_ram_block2a30_PORT_A_write_enable_reg, HB1_ram_block2a30_PORT_B_write_enable_reg, , , HB1_ram_block2a30_clock_0, HB1_ram_block2a30_clock_1, HB1_ram_block2a30_clock_enable_0, HB1_ram_block2a30_clock_enable_1, , );
HB1_ram_block2a30_PORT_A_data_out_reg = DFFE(HB1_ram_block2a30_PORT_A_data_out, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30 = HB1_ram_block2a30_PORT_A_data_out_reg[0];

--HB1M1635Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a30~PORTADATAOUT1 at M4K_X17_Y21
HB1_ram_block2a30_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a30_PORT_A_data_in_reg = DFFE(HB1_ram_block2a30_PORT_A_data_in, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_data_in = ~GND;
HB1_ram_block2a30_PORT_B_data_in_reg = DFFE(HB1_ram_block2a30_PORT_B_data_in, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a30_PORT_A_address_reg = DFFE(HB1_ram_block2a30_PORT_A_address, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a30_PORT_B_address_reg = DFFE(HB1_ram_block2a30_PORT_B_address, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_write_enable = GND;
HB1_ram_block2a30_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_A_write_enable, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_write_enable = GND;
HB1_ram_block2a30_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_B_write_enable, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a30_clock_1 = GND;
HB1_ram_block2a30_clock_enable_0 = JB3_w_anode3199w[3];
HB1_ram_block2a30_clock_enable_1 = GND;
HB1_ram_block2a30_PORT_A_data_out = MEMORY(HB1_ram_block2a30_PORT_A_data_in_reg, HB1_ram_block2a30_PORT_B_data_in_reg, HB1_ram_block2a30_PORT_A_address_reg, HB1_ram_block2a30_PORT_B_address_reg, HB1_ram_block2a30_PORT_A_write_enable_reg, HB1_ram_block2a30_PORT_B_write_enable_reg, , , HB1_ram_block2a30_clock_0, HB1_ram_block2a30_clock_1, HB1_ram_block2a30_clock_enable_0, HB1_ram_block2a30_clock_enable_1, , );
HB1_ram_block2a30_PORT_A_data_out_reg = DFFE(HB1_ram_block2a30_PORT_A_data_out, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1M1635Q = HB1_ram_block2a30_PORT_A_data_out_reg[1];

--HB1M1636Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a30~PORTADATAOUT2 at M4K_X17_Y21
HB1_ram_block2a30_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a30_PORT_A_data_in_reg = DFFE(HB1_ram_block2a30_PORT_A_data_in, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_data_in = ~GND;
HB1_ram_block2a30_PORT_B_data_in_reg = DFFE(HB1_ram_block2a30_PORT_B_data_in, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a30_PORT_A_address_reg = DFFE(HB1_ram_block2a30_PORT_A_address, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a30_PORT_B_address_reg = DFFE(HB1_ram_block2a30_PORT_B_address, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_write_enable = GND;
HB1_ram_block2a30_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_A_write_enable, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_write_enable = GND;
HB1_ram_block2a30_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_B_write_enable, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a30_clock_1 = GND;
HB1_ram_block2a30_clock_enable_0 = JB3_w_anode3199w[3];
HB1_ram_block2a30_clock_enable_1 = GND;
HB1_ram_block2a30_PORT_A_data_out = MEMORY(HB1_ram_block2a30_PORT_A_data_in_reg, HB1_ram_block2a30_PORT_B_data_in_reg, HB1_ram_block2a30_PORT_A_address_reg, HB1_ram_block2a30_PORT_B_address_reg, HB1_ram_block2a30_PORT_A_write_enable_reg, HB1_ram_block2a30_PORT_B_write_enable_reg, , , HB1_ram_block2a30_clock_0, HB1_ram_block2a30_clock_1, HB1_ram_block2a30_clock_enable_0, HB1_ram_block2a30_clock_enable_1, , );
HB1_ram_block2a30_PORT_A_data_out_reg = DFFE(HB1_ram_block2a30_PORT_A_data_out, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1M1636Q = HB1_ram_block2a30_PORT_A_data_out_reg[2];

--HB1M1637Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a30~PORTADATAOUT3 at M4K_X17_Y21
HB1_ram_block2a30_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a30_PORT_A_data_in_reg = DFFE(HB1_ram_block2a30_PORT_A_data_in, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_data_in = ~GND;
HB1_ram_block2a30_PORT_B_data_in_reg = DFFE(HB1_ram_block2a30_PORT_B_data_in, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a30_PORT_A_address_reg = DFFE(HB1_ram_block2a30_PORT_A_address, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a30_PORT_B_address_reg = DFFE(HB1_ram_block2a30_PORT_B_address, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_write_enable = GND;
HB1_ram_block2a30_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_A_write_enable, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_write_enable = GND;
HB1_ram_block2a30_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_B_write_enable, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a30_clock_1 = GND;
HB1_ram_block2a30_clock_enable_0 = JB3_w_anode3199w[3];
HB1_ram_block2a30_clock_enable_1 = GND;
HB1_ram_block2a30_PORT_A_data_out = MEMORY(HB1_ram_block2a30_PORT_A_data_in_reg, HB1_ram_block2a30_PORT_B_data_in_reg, HB1_ram_block2a30_PORT_A_address_reg, HB1_ram_block2a30_PORT_B_address_reg, HB1_ram_block2a30_PORT_A_write_enable_reg, HB1_ram_block2a30_PORT_B_write_enable_reg, , , HB1_ram_block2a30_clock_0, HB1_ram_block2a30_clock_1, HB1_ram_block2a30_clock_enable_0, HB1_ram_block2a30_clock_enable_1, , );
HB1_ram_block2a30_PORT_A_data_out_reg = DFFE(HB1_ram_block2a30_PORT_A_data_out, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1M1637Q = HB1_ram_block2a30_PORT_A_data_out_reg[3];

--HB1M1638Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a30~PORTADATAOUT4 at M4K_X17_Y21
HB1_ram_block2a30_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a30_PORT_A_data_in_reg = DFFE(HB1_ram_block2a30_PORT_A_data_in, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_data_in = ~GND;
HB1_ram_block2a30_PORT_B_data_in_reg = DFFE(HB1_ram_block2a30_PORT_B_data_in, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a30_PORT_A_address_reg = DFFE(HB1_ram_block2a30_PORT_A_address, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a30_PORT_B_address_reg = DFFE(HB1_ram_block2a30_PORT_B_address, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_write_enable = GND;
HB1_ram_block2a30_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_A_write_enable, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_write_enable = GND;
HB1_ram_block2a30_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_B_write_enable, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a30_clock_1 = GND;
HB1_ram_block2a30_clock_enable_0 = JB3_w_anode3199w[3];
HB1_ram_block2a30_clock_enable_1 = GND;
HB1_ram_block2a30_PORT_A_data_out = MEMORY(HB1_ram_block2a30_PORT_A_data_in_reg, HB1_ram_block2a30_PORT_B_data_in_reg, HB1_ram_block2a30_PORT_A_address_reg, HB1_ram_block2a30_PORT_B_address_reg, HB1_ram_block2a30_PORT_A_write_enable_reg, HB1_ram_block2a30_PORT_B_write_enable_reg, , , HB1_ram_block2a30_clock_0, HB1_ram_block2a30_clock_1, HB1_ram_block2a30_clock_enable_0, HB1_ram_block2a30_clock_enable_1, , );
HB1_ram_block2a30_PORT_A_data_out_reg = DFFE(HB1_ram_block2a30_PORT_A_data_out, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1M1638Q = HB1_ram_block2a30_PORT_A_data_out_reg[4];

--HB1M1639Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a30~PORTADATAOUT5 at M4K_X17_Y21
HB1_ram_block2a30_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a30_PORT_A_data_in_reg = DFFE(HB1_ram_block2a30_PORT_A_data_in, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_data_in = ~GND;
HB1_ram_block2a30_PORT_B_data_in_reg = DFFE(HB1_ram_block2a30_PORT_B_data_in, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a30_PORT_A_address_reg = DFFE(HB1_ram_block2a30_PORT_A_address, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a30_PORT_B_address_reg = DFFE(HB1_ram_block2a30_PORT_B_address, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_write_enable = GND;
HB1_ram_block2a30_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_A_write_enable, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_write_enable = GND;
HB1_ram_block2a30_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_B_write_enable, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a30_clock_1 = GND;
HB1_ram_block2a30_clock_enable_0 = JB3_w_anode3199w[3];
HB1_ram_block2a30_clock_enable_1 = GND;
HB1_ram_block2a30_PORT_A_data_out = MEMORY(HB1_ram_block2a30_PORT_A_data_in_reg, HB1_ram_block2a30_PORT_B_data_in_reg, HB1_ram_block2a30_PORT_A_address_reg, HB1_ram_block2a30_PORT_B_address_reg, HB1_ram_block2a30_PORT_A_write_enable_reg, HB1_ram_block2a30_PORT_B_write_enable_reg, , , HB1_ram_block2a30_clock_0, HB1_ram_block2a30_clock_1, HB1_ram_block2a30_clock_enable_0, HB1_ram_block2a30_clock_enable_1, , );
HB1_ram_block2a30_PORT_A_data_out_reg = DFFE(HB1_ram_block2a30_PORT_A_data_out, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1M1639Q = HB1_ram_block2a30_PORT_A_data_out_reg[5];

--HB1M1640Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a30~PORTADATAOUT6 at M4K_X17_Y21
HB1_ram_block2a30_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a30_PORT_A_data_in_reg = DFFE(HB1_ram_block2a30_PORT_A_data_in, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_data_in = ~GND;
HB1_ram_block2a30_PORT_B_data_in_reg = DFFE(HB1_ram_block2a30_PORT_B_data_in, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a30_PORT_A_address_reg = DFFE(HB1_ram_block2a30_PORT_A_address, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a30_PORT_B_address_reg = DFFE(HB1_ram_block2a30_PORT_B_address, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_write_enable = GND;
HB1_ram_block2a30_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_A_write_enable, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_write_enable = GND;
HB1_ram_block2a30_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_B_write_enable, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a30_clock_1 = GND;
HB1_ram_block2a30_clock_enable_0 = JB3_w_anode3199w[3];
HB1_ram_block2a30_clock_enable_1 = GND;
HB1_ram_block2a30_PORT_A_data_out = MEMORY(HB1_ram_block2a30_PORT_A_data_in_reg, HB1_ram_block2a30_PORT_B_data_in_reg, HB1_ram_block2a30_PORT_A_address_reg, HB1_ram_block2a30_PORT_B_address_reg, HB1_ram_block2a30_PORT_A_write_enable_reg, HB1_ram_block2a30_PORT_B_write_enable_reg, , , HB1_ram_block2a30_clock_0, HB1_ram_block2a30_clock_1, HB1_ram_block2a30_clock_enable_0, HB1_ram_block2a30_clock_enable_1, , );
HB1_ram_block2a30_PORT_A_data_out_reg = DFFE(HB1_ram_block2a30_PORT_A_data_out, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1M1640Q = HB1_ram_block2a30_PORT_A_data_out_reg[6];

--HB1M1641Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a30~PORTADATAOUT7 at M4K_X17_Y21
HB1_ram_block2a30_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a30_PORT_A_data_in_reg = DFFE(HB1_ram_block2a30_PORT_A_data_in, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_data_in = ~GND;
HB1_ram_block2a30_PORT_B_data_in_reg = DFFE(HB1_ram_block2a30_PORT_B_data_in, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a30_PORT_A_address_reg = DFFE(HB1_ram_block2a30_PORT_A_address, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a30_PORT_B_address_reg = DFFE(HB1_ram_block2a30_PORT_B_address, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_PORT_A_write_enable = GND;
HB1_ram_block2a30_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_A_write_enable, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1_ram_block2a30_PORT_B_write_enable = GND;
HB1_ram_block2a30_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a30_PORT_B_write_enable, HB1_ram_block2a30_clock_1, , , HB1_ram_block2a30_clock_enable_1);
HB1_ram_block2a30_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a30_clock_1 = GND;
HB1_ram_block2a30_clock_enable_0 = JB3_w_anode3199w[3];
HB1_ram_block2a30_clock_enable_1 = GND;
HB1_ram_block2a30_PORT_A_data_out = MEMORY(HB1_ram_block2a30_PORT_A_data_in_reg, HB1_ram_block2a30_PORT_B_data_in_reg, HB1_ram_block2a30_PORT_A_address_reg, HB1_ram_block2a30_PORT_B_address_reg, HB1_ram_block2a30_PORT_A_write_enable_reg, HB1_ram_block2a30_PORT_B_write_enable_reg, , , HB1_ram_block2a30_clock_0, HB1_ram_block2a30_clock_1, HB1_ram_block2a30_clock_enable_0, HB1_ram_block2a30_clock_enable_1, , );
HB1_ram_block2a30_PORT_A_data_out_reg = DFFE(HB1_ram_block2a30_PORT_A_data_out, HB1_ram_block2a30_clock_0, , , HB1_ram_block2a30_clock_enable_0);
HB1M1641Q = HB1_ram_block2a30_PORT_A_data_out_reg[7];


--HB1_ram_block2a29 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a29 at M4K_X17_Y19
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a29_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a29_PORT_A_data_in_reg = DFFE(HB1_ram_block2a29_PORT_A_data_in, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_data_in = ~GND;
HB1_ram_block2a29_PORT_B_data_in_reg = DFFE(HB1_ram_block2a29_PORT_B_data_in, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a29_PORT_A_address_reg = DFFE(HB1_ram_block2a29_PORT_A_address, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a29_PORT_B_address_reg = DFFE(HB1_ram_block2a29_PORT_B_address, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_write_enable = GND;
HB1_ram_block2a29_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_A_write_enable, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_write_enable = GND;
HB1_ram_block2a29_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_B_write_enable, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a29_clock_1 = GND;
HB1_ram_block2a29_clock_enable_0 = JB3_w_anode3189w[3];
HB1_ram_block2a29_clock_enable_1 = GND;
HB1_ram_block2a29_PORT_A_data_out = MEMORY(HB1_ram_block2a29_PORT_A_data_in_reg, HB1_ram_block2a29_PORT_B_data_in_reg, HB1_ram_block2a29_PORT_A_address_reg, HB1_ram_block2a29_PORT_B_address_reg, HB1_ram_block2a29_PORT_A_write_enable_reg, HB1_ram_block2a29_PORT_B_write_enable_reg, , , HB1_ram_block2a29_clock_0, HB1_ram_block2a29_clock_1, HB1_ram_block2a29_clock_enable_0, HB1_ram_block2a29_clock_enable_1, , );
HB1_ram_block2a29_PORT_A_data_out_reg = DFFE(HB1_ram_block2a29_PORT_A_data_out, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29 = HB1_ram_block2a29_PORT_A_data_out_reg[0];

--HB1M1582Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a29~PORTADATAOUT1 at M4K_X17_Y19
HB1_ram_block2a29_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a29_PORT_A_data_in_reg = DFFE(HB1_ram_block2a29_PORT_A_data_in, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_data_in = ~GND;
HB1_ram_block2a29_PORT_B_data_in_reg = DFFE(HB1_ram_block2a29_PORT_B_data_in, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a29_PORT_A_address_reg = DFFE(HB1_ram_block2a29_PORT_A_address, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a29_PORT_B_address_reg = DFFE(HB1_ram_block2a29_PORT_B_address, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_write_enable = GND;
HB1_ram_block2a29_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_A_write_enable, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_write_enable = GND;
HB1_ram_block2a29_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_B_write_enable, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a29_clock_1 = GND;
HB1_ram_block2a29_clock_enable_0 = JB3_w_anode3189w[3];
HB1_ram_block2a29_clock_enable_1 = GND;
HB1_ram_block2a29_PORT_A_data_out = MEMORY(HB1_ram_block2a29_PORT_A_data_in_reg, HB1_ram_block2a29_PORT_B_data_in_reg, HB1_ram_block2a29_PORT_A_address_reg, HB1_ram_block2a29_PORT_B_address_reg, HB1_ram_block2a29_PORT_A_write_enable_reg, HB1_ram_block2a29_PORT_B_write_enable_reg, , , HB1_ram_block2a29_clock_0, HB1_ram_block2a29_clock_1, HB1_ram_block2a29_clock_enable_0, HB1_ram_block2a29_clock_enable_1, , );
HB1_ram_block2a29_PORT_A_data_out_reg = DFFE(HB1_ram_block2a29_PORT_A_data_out, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1M1582Q = HB1_ram_block2a29_PORT_A_data_out_reg[1];

--HB1M1583Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a29~PORTADATAOUT2 at M4K_X17_Y19
HB1_ram_block2a29_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a29_PORT_A_data_in_reg = DFFE(HB1_ram_block2a29_PORT_A_data_in, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_data_in = ~GND;
HB1_ram_block2a29_PORT_B_data_in_reg = DFFE(HB1_ram_block2a29_PORT_B_data_in, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a29_PORT_A_address_reg = DFFE(HB1_ram_block2a29_PORT_A_address, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a29_PORT_B_address_reg = DFFE(HB1_ram_block2a29_PORT_B_address, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_write_enable = GND;
HB1_ram_block2a29_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_A_write_enable, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_write_enable = GND;
HB1_ram_block2a29_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_B_write_enable, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a29_clock_1 = GND;
HB1_ram_block2a29_clock_enable_0 = JB3_w_anode3189w[3];
HB1_ram_block2a29_clock_enable_1 = GND;
HB1_ram_block2a29_PORT_A_data_out = MEMORY(HB1_ram_block2a29_PORT_A_data_in_reg, HB1_ram_block2a29_PORT_B_data_in_reg, HB1_ram_block2a29_PORT_A_address_reg, HB1_ram_block2a29_PORT_B_address_reg, HB1_ram_block2a29_PORT_A_write_enable_reg, HB1_ram_block2a29_PORT_B_write_enable_reg, , , HB1_ram_block2a29_clock_0, HB1_ram_block2a29_clock_1, HB1_ram_block2a29_clock_enable_0, HB1_ram_block2a29_clock_enable_1, , );
HB1_ram_block2a29_PORT_A_data_out_reg = DFFE(HB1_ram_block2a29_PORT_A_data_out, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1M1583Q = HB1_ram_block2a29_PORT_A_data_out_reg[2];

--HB1M1584Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a29~PORTADATAOUT3 at M4K_X17_Y19
HB1_ram_block2a29_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a29_PORT_A_data_in_reg = DFFE(HB1_ram_block2a29_PORT_A_data_in, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_data_in = ~GND;
HB1_ram_block2a29_PORT_B_data_in_reg = DFFE(HB1_ram_block2a29_PORT_B_data_in, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a29_PORT_A_address_reg = DFFE(HB1_ram_block2a29_PORT_A_address, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a29_PORT_B_address_reg = DFFE(HB1_ram_block2a29_PORT_B_address, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_write_enable = GND;
HB1_ram_block2a29_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_A_write_enable, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_write_enable = GND;
HB1_ram_block2a29_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_B_write_enable, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a29_clock_1 = GND;
HB1_ram_block2a29_clock_enable_0 = JB3_w_anode3189w[3];
HB1_ram_block2a29_clock_enable_1 = GND;
HB1_ram_block2a29_PORT_A_data_out = MEMORY(HB1_ram_block2a29_PORT_A_data_in_reg, HB1_ram_block2a29_PORT_B_data_in_reg, HB1_ram_block2a29_PORT_A_address_reg, HB1_ram_block2a29_PORT_B_address_reg, HB1_ram_block2a29_PORT_A_write_enable_reg, HB1_ram_block2a29_PORT_B_write_enable_reg, , , HB1_ram_block2a29_clock_0, HB1_ram_block2a29_clock_1, HB1_ram_block2a29_clock_enable_0, HB1_ram_block2a29_clock_enable_1, , );
HB1_ram_block2a29_PORT_A_data_out_reg = DFFE(HB1_ram_block2a29_PORT_A_data_out, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1M1584Q = HB1_ram_block2a29_PORT_A_data_out_reg[3];

--HB1M1585Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a29~PORTADATAOUT4 at M4K_X17_Y19
HB1_ram_block2a29_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a29_PORT_A_data_in_reg = DFFE(HB1_ram_block2a29_PORT_A_data_in, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_data_in = ~GND;
HB1_ram_block2a29_PORT_B_data_in_reg = DFFE(HB1_ram_block2a29_PORT_B_data_in, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a29_PORT_A_address_reg = DFFE(HB1_ram_block2a29_PORT_A_address, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a29_PORT_B_address_reg = DFFE(HB1_ram_block2a29_PORT_B_address, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_write_enable = GND;
HB1_ram_block2a29_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_A_write_enable, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_write_enable = GND;
HB1_ram_block2a29_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_B_write_enable, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a29_clock_1 = GND;
HB1_ram_block2a29_clock_enable_0 = JB3_w_anode3189w[3];
HB1_ram_block2a29_clock_enable_1 = GND;
HB1_ram_block2a29_PORT_A_data_out = MEMORY(HB1_ram_block2a29_PORT_A_data_in_reg, HB1_ram_block2a29_PORT_B_data_in_reg, HB1_ram_block2a29_PORT_A_address_reg, HB1_ram_block2a29_PORT_B_address_reg, HB1_ram_block2a29_PORT_A_write_enable_reg, HB1_ram_block2a29_PORT_B_write_enable_reg, , , HB1_ram_block2a29_clock_0, HB1_ram_block2a29_clock_1, HB1_ram_block2a29_clock_enable_0, HB1_ram_block2a29_clock_enable_1, , );
HB1_ram_block2a29_PORT_A_data_out_reg = DFFE(HB1_ram_block2a29_PORT_A_data_out, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1M1585Q = HB1_ram_block2a29_PORT_A_data_out_reg[4];

--HB1M1586Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a29~PORTADATAOUT5 at M4K_X17_Y19
HB1_ram_block2a29_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a29_PORT_A_data_in_reg = DFFE(HB1_ram_block2a29_PORT_A_data_in, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_data_in = ~GND;
HB1_ram_block2a29_PORT_B_data_in_reg = DFFE(HB1_ram_block2a29_PORT_B_data_in, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a29_PORT_A_address_reg = DFFE(HB1_ram_block2a29_PORT_A_address, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a29_PORT_B_address_reg = DFFE(HB1_ram_block2a29_PORT_B_address, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_write_enable = GND;
HB1_ram_block2a29_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_A_write_enable, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_write_enable = GND;
HB1_ram_block2a29_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_B_write_enable, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a29_clock_1 = GND;
HB1_ram_block2a29_clock_enable_0 = JB3_w_anode3189w[3];
HB1_ram_block2a29_clock_enable_1 = GND;
HB1_ram_block2a29_PORT_A_data_out = MEMORY(HB1_ram_block2a29_PORT_A_data_in_reg, HB1_ram_block2a29_PORT_B_data_in_reg, HB1_ram_block2a29_PORT_A_address_reg, HB1_ram_block2a29_PORT_B_address_reg, HB1_ram_block2a29_PORT_A_write_enable_reg, HB1_ram_block2a29_PORT_B_write_enable_reg, , , HB1_ram_block2a29_clock_0, HB1_ram_block2a29_clock_1, HB1_ram_block2a29_clock_enable_0, HB1_ram_block2a29_clock_enable_1, , );
HB1_ram_block2a29_PORT_A_data_out_reg = DFFE(HB1_ram_block2a29_PORT_A_data_out, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1M1586Q = HB1_ram_block2a29_PORT_A_data_out_reg[5];

--HB1M1587Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a29~PORTADATAOUT6 at M4K_X17_Y19
HB1_ram_block2a29_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a29_PORT_A_data_in_reg = DFFE(HB1_ram_block2a29_PORT_A_data_in, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_data_in = ~GND;
HB1_ram_block2a29_PORT_B_data_in_reg = DFFE(HB1_ram_block2a29_PORT_B_data_in, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a29_PORT_A_address_reg = DFFE(HB1_ram_block2a29_PORT_A_address, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a29_PORT_B_address_reg = DFFE(HB1_ram_block2a29_PORT_B_address, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_write_enable = GND;
HB1_ram_block2a29_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_A_write_enable, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_write_enable = GND;
HB1_ram_block2a29_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_B_write_enable, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a29_clock_1 = GND;
HB1_ram_block2a29_clock_enable_0 = JB3_w_anode3189w[3];
HB1_ram_block2a29_clock_enable_1 = GND;
HB1_ram_block2a29_PORT_A_data_out = MEMORY(HB1_ram_block2a29_PORT_A_data_in_reg, HB1_ram_block2a29_PORT_B_data_in_reg, HB1_ram_block2a29_PORT_A_address_reg, HB1_ram_block2a29_PORT_B_address_reg, HB1_ram_block2a29_PORT_A_write_enable_reg, HB1_ram_block2a29_PORT_B_write_enable_reg, , , HB1_ram_block2a29_clock_0, HB1_ram_block2a29_clock_1, HB1_ram_block2a29_clock_enable_0, HB1_ram_block2a29_clock_enable_1, , );
HB1_ram_block2a29_PORT_A_data_out_reg = DFFE(HB1_ram_block2a29_PORT_A_data_out, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1M1587Q = HB1_ram_block2a29_PORT_A_data_out_reg[6];

--HB1M1588Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a29~PORTADATAOUT7 at M4K_X17_Y19
HB1_ram_block2a29_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a29_PORT_A_data_in_reg = DFFE(HB1_ram_block2a29_PORT_A_data_in, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_data_in = ~GND;
HB1_ram_block2a29_PORT_B_data_in_reg = DFFE(HB1_ram_block2a29_PORT_B_data_in, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a29_PORT_A_address_reg = DFFE(HB1_ram_block2a29_PORT_A_address, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a29_PORT_B_address_reg = DFFE(HB1_ram_block2a29_PORT_B_address, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_PORT_A_write_enable = GND;
HB1_ram_block2a29_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_A_write_enable, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1_ram_block2a29_PORT_B_write_enable = GND;
HB1_ram_block2a29_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a29_PORT_B_write_enable, HB1_ram_block2a29_clock_1, , , HB1_ram_block2a29_clock_enable_1);
HB1_ram_block2a29_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a29_clock_1 = GND;
HB1_ram_block2a29_clock_enable_0 = JB3_w_anode3189w[3];
HB1_ram_block2a29_clock_enable_1 = GND;
HB1_ram_block2a29_PORT_A_data_out = MEMORY(HB1_ram_block2a29_PORT_A_data_in_reg, HB1_ram_block2a29_PORT_B_data_in_reg, HB1_ram_block2a29_PORT_A_address_reg, HB1_ram_block2a29_PORT_B_address_reg, HB1_ram_block2a29_PORT_A_write_enable_reg, HB1_ram_block2a29_PORT_B_write_enable_reg, , , HB1_ram_block2a29_clock_0, HB1_ram_block2a29_clock_1, HB1_ram_block2a29_clock_enable_0, HB1_ram_block2a29_clock_enable_1, , );
HB1_ram_block2a29_PORT_A_data_out_reg = DFFE(HB1_ram_block2a29_PORT_A_data_out, HB1_ram_block2a29_clock_0, , , HB1_ram_block2a29_clock_enable_0);
HB1M1588Q = HB1_ram_block2a29_PORT_A_data_out_reg[7];


--HB1_ram_block2a28 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a28 at M4K_X17_Y20
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a28_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a28_PORT_A_data_in_reg = DFFE(HB1_ram_block2a28_PORT_A_data_in, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_data_in = ~GND;
HB1_ram_block2a28_PORT_B_data_in_reg = DFFE(HB1_ram_block2a28_PORT_B_data_in, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a28_PORT_A_address_reg = DFFE(HB1_ram_block2a28_PORT_A_address, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a28_PORT_B_address_reg = DFFE(HB1_ram_block2a28_PORT_B_address, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_write_enable = GND;
HB1_ram_block2a28_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_A_write_enable, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_write_enable = GND;
HB1_ram_block2a28_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_B_write_enable, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a28_clock_1 = GND;
HB1_ram_block2a28_clock_enable_0 = JB3_w_anode3179w[3];
HB1_ram_block2a28_clock_enable_1 = GND;
HB1_ram_block2a28_PORT_A_data_out = MEMORY(HB1_ram_block2a28_PORT_A_data_in_reg, HB1_ram_block2a28_PORT_B_data_in_reg, HB1_ram_block2a28_PORT_A_address_reg, HB1_ram_block2a28_PORT_B_address_reg, HB1_ram_block2a28_PORT_A_write_enable_reg, HB1_ram_block2a28_PORT_B_write_enable_reg, , , HB1_ram_block2a28_clock_0, HB1_ram_block2a28_clock_1, HB1_ram_block2a28_clock_enable_0, HB1_ram_block2a28_clock_enable_1, , );
HB1_ram_block2a28_PORT_A_data_out_reg = DFFE(HB1_ram_block2a28_PORT_A_data_out, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28 = HB1_ram_block2a28_PORT_A_data_out_reg[0];

--HB1M1529Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a28~PORTADATAOUT1 at M4K_X17_Y20
HB1_ram_block2a28_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a28_PORT_A_data_in_reg = DFFE(HB1_ram_block2a28_PORT_A_data_in, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_data_in = ~GND;
HB1_ram_block2a28_PORT_B_data_in_reg = DFFE(HB1_ram_block2a28_PORT_B_data_in, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a28_PORT_A_address_reg = DFFE(HB1_ram_block2a28_PORT_A_address, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a28_PORT_B_address_reg = DFFE(HB1_ram_block2a28_PORT_B_address, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_write_enable = GND;
HB1_ram_block2a28_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_A_write_enable, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_write_enable = GND;
HB1_ram_block2a28_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_B_write_enable, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a28_clock_1 = GND;
HB1_ram_block2a28_clock_enable_0 = JB3_w_anode3179w[3];
HB1_ram_block2a28_clock_enable_1 = GND;
HB1_ram_block2a28_PORT_A_data_out = MEMORY(HB1_ram_block2a28_PORT_A_data_in_reg, HB1_ram_block2a28_PORT_B_data_in_reg, HB1_ram_block2a28_PORT_A_address_reg, HB1_ram_block2a28_PORT_B_address_reg, HB1_ram_block2a28_PORT_A_write_enable_reg, HB1_ram_block2a28_PORT_B_write_enable_reg, , , HB1_ram_block2a28_clock_0, HB1_ram_block2a28_clock_1, HB1_ram_block2a28_clock_enable_0, HB1_ram_block2a28_clock_enable_1, , );
HB1_ram_block2a28_PORT_A_data_out_reg = DFFE(HB1_ram_block2a28_PORT_A_data_out, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1M1529Q = HB1_ram_block2a28_PORT_A_data_out_reg[1];

--HB1M1530Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a28~PORTADATAOUT2 at M4K_X17_Y20
HB1_ram_block2a28_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a28_PORT_A_data_in_reg = DFFE(HB1_ram_block2a28_PORT_A_data_in, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_data_in = ~GND;
HB1_ram_block2a28_PORT_B_data_in_reg = DFFE(HB1_ram_block2a28_PORT_B_data_in, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a28_PORT_A_address_reg = DFFE(HB1_ram_block2a28_PORT_A_address, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a28_PORT_B_address_reg = DFFE(HB1_ram_block2a28_PORT_B_address, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_write_enable = GND;
HB1_ram_block2a28_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_A_write_enable, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_write_enable = GND;
HB1_ram_block2a28_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_B_write_enable, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a28_clock_1 = GND;
HB1_ram_block2a28_clock_enable_0 = JB3_w_anode3179w[3];
HB1_ram_block2a28_clock_enable_1 = GND;
HB1_ram_block2a28_PORT_A_data_out = MEMORY(HB1_ram_block2a28_PORT_A_data_in_reg, HB1_ram_block2a28_PORT_B_data_in_reg, HB1_ram_block2a28_PORT_A_address_reg, HB1_ram_block2a28_PORT_B_address_reg, HB1_ram_block2a28_PORT_A_write_enable_reg, HB1_ram_block2a28_PORT_B_write_enable_reg, , , HB1_ram_block2a28_clock_0, HB1_ram_block2a28_clock_1, HB1_ram_block2a28_clock_enable_0, HB1_ram_block2a28_clock_enable_1, , );
HB1_ram_block2a28_PORT_A_data_out_reg = DFFE(HB1_ram_block2a28_PORT_A_data_out, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1M1530Q = HB1_ram_block2a28_PORT_A_data_out_reg[2];

--HB1M1531Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a28~PORTADATAOUT3 at M4K_X17_Y20
HB1_ram_block2a28_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a28_PORT_A_data_in_reg = DFFE(HB1_ram_block2a28_PORT_A_data_in, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_data_in = ~GND;
HB1_ram_block2a28_PORT_B_data_in_reg = DFFE(HB1_ram_block2a28_PORT_B_data_in, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a28_PORT_A_address_reg = DFFE(HB1_ram_block2a28_PORT_A_address, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a28_PORT_B_address_reg = DFFE(HB1_ram_block2a28_PORT_B_address, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_write_enable = GND;
HB1_ram_block2a28_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_A_write_enable, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_write_enable = GND;
HB1_ram_block2a28_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_B_write_enable, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a28_clock_1 = GND;
HB1_ram_block2a28_clock_enable_0 = JB3_w_anode3179w[3];
HB1_ram_block2a28_clock_enable_1 = GND;
HB1_ram_block2a28_PORT_A_data_out = MEMORY(HB1_ram_block2a28_PORT_A_data_in_reg, HB1_ram_block2a28_PORT_B_data_in_reg, HB1_ram_block2a28_PORT_A_address_reg, HB1_ram_block2a28_PORT_B_address_reg, HB1_ram_block2a28_PORT_A_write_enable_reg, HB1_ram_block2a28_PORT_B_write_enable_reg, , , HB1_ram_block2a28_clock_0, HB1_ram_block2a28_clock_1, HB1_ram_block2a28_clock_enable_0, HB1_ram_block2a28_clock_enable_1, , );
HB1_ram_block2a28_PORT_A_data_out_reg = DFFE(HB1_ram_block2a28_PORT_A_data_out, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1M1531Q = HB1_ram_block2a28_PORT_A_data_out_reg[3];

--HB1M1532Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a28~PORTADATAOUT4 at M4K_X17_Y20
HB1_ram_block2a28_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a28_PORT_A_data_in_reg = DFFE(HB1_ram_block2a28_PORT_A_data_in, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_data_in = ~GND;
HB1_ram_block2a28_PORT_B_data_in_reg = DFFE(HB1_ram_block2a28_PORT_B_data_in, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a28_PORT_A_address_reg = DFFE(HB1_ram_block2a28_PORT_A_address, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a28_PORT_B_address_reg = DFFE(HB1_ram_block2a28_PORT_B_address, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_write_enable = GND;
HB1_ram_block2a28_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_A_write_enable, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_write_enable = GND;
HB1_ram_block2a28_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_B_write_enable, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a28_clock_1 = GND;
HB1_ram_block2a28_clock_enable_0 = JB3_w_anode3179w[3];
HB1_ram_block2a28_clock_enable_1 = GND;
HB1_ram_block2a28_PORT_A_data_out = MEMORY(HB1_ram_block2a28_PORT_A_data_in_reg, HB1_ram_block2a28_PORT_B_data_in_reg, HB1_ram_block2a28_PORT_A_address_reg, HB1_ram_block2a28_PORT_B_address_reg, HB1_ram_block2a28_PORT_A_write_enable_reg, HB1_ram_block2a28_PORT_B_write_enable_reg, , , HB1_ram_block2a28_clock_0, HB1_ram_block2a28_clock_1, HB1_ram_block2a28_clock_enable_0, HB1_ram_block2a28_clock_enable_1, , );
HB1_ram_block2a28_PORT_A_data_out_reg = DFFE(HB1_ram_block2a28_PORT_A_data_out, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1M1532Q = HB1_ram_block2a28_PORT_A_data_out_reg[4];

--HB1M1533Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a28~PORTADATAOUT5 at M4K_X17_Y20
HB1_ram_block2a28_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a28_PORT_A_data_in_reg = DFFE(HB1_ram_block2a28_PORT_A_data_in, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_data_in = ~GND;
HB1_ram_block2a28_PORT_B_data_in_reg = DFFE(HB1_ram_block2a28_PORT_B_data_in, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a28_PORT_A_address_reg = DFFE(HB1_ram_block2a28_PORT_A_address, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a28_PORT_B_address_reg = DFFE(HB1_ram_block2a28_PORT_B_address, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_write_enable = GND;
HB1_ram_block2a28_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_A_write_enable, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_write_enable = GND;
HB1_ram_block2a28_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_B_write_enable, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a28_clock_1 = GND;
HB1_ram_block2a28_clock_enable_0 = JB3_w_anode3179w[3];
HB1_ram_block2a28_clock_enable_1 = GND;
HB1_ram_block2a28_PORT_A_data_out = MEMORY(HB1_ram_block2a28_PORT_A_data_in_reg, HB1_ram_block2a28_PORT_B_data_in_reg, HB1_ram_block2a28_PORT_A_address_reg, HB1_ram_block2a28_PORT_B_address_reg, HB1_ram_block2a28_PORT_A_write_enable_reg, HB1_ram_block2a28_PORT_B_write_enable_reg, , , HB1_ram_block2a28_clock_0, HB1_ram_block2a28_clock_1, HB1_ram_block2a28_clock_enable_0, HB1_ram_block2a28_clock_enable_1, , );
HB1_ram_block2a28_PORT_A_data_out_reg = DFFE(HB1_ram_block2a28_PORT_A_data_out, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1M1533Q = HB1_ram_block2a28_PORT_A_data_out_reg[5];

--HB1M1534Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a28~PORTADATAOUT6 at M4K_X17_Y20
HB1_ram_block2a28_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a28_PORT_A_data_in_reg = DFFE(HB1_ram_block2a28_PORT_A_data_in, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_data_in = ~GND;
HB1_ram_block2a28_PORT_B_data_in_reg = DFFE(HB1_ram_block2a28_PORT_B_data_in, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a28_PORT_A_address_reg = DFFE(HB1_ram_block2a28_PORT_A_address, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a28_PORT_B_address_reg = DFFE(HB1_ram_block2a28_PORT_B_address, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_write_enable = GND;
HB1_ram_block2a28_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_A_write_enable, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_write_enable = GND;
HB1_ram_block2a28_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_B_write_enable, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a28_clock_1 = GND;
HB1_ram_block2a28_clock_enable_0 = JB3_w_anode3179w[3];
HB1_ram_block2a28_clock_enable_1 = GND;
HB1_ram_block2a28_PORT_A_data_out = MEMORY(HB1_ram_block2a28_PORT_A_data_in_reg, HB1_ram_block2a28_PORT_B_data_in_reg, HB1_ram_block2a28_PORT_A_address_reg, HB1_ram_block2a28_PORT_B_address_reg, HB1_ram_block2a28_PORT_A_write_enable_reg, HB1_ram_block2a28_PORT_B_write_enable_reg, , , HB1_ram_block2a28_clock_0, HB1_ram_block2a28_clock_1, HB1_ram_block2a28_clock_enable_0, HB1_ram_block2a28_clock_enable_1, , );
HB1_ram_block2a28_PORT_A_data_out_reg = DFFE(HB1_ram_block2a28_PORT_A_data_out, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1M1534Q = HB1_ram_block2a28_PORT_A_data_out_reg[6];

--HB1M1535Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a28~PORTADATAOUT7 at M4K_X17_Y20
HB1_ram_block2a28_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a28_PORT_A_data_in_reg = DFFE(HB1_ram_block2a28_PORT_A_data_in, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_data_in = ~GND;
HB1_ram_block2a28_PORT_B_data_in_reg = DFFE(HB1_ram_block2a28_PORT_B_data_in, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a28_PORT_A_address_reg = DFFE(HB1_ram_block2a28_PORT_A_address, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a28_PORT_B_address_reg = DFFE(HB1_ram_block2a28_PORT_B_address, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_PORT_A_write_enable = GND;
HB1_ram_block2a28_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_A_write_enable, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1_ram_block2a28_PORT_B_write_enable = GND;
HB1_ram_block2a28_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a28_PORT_B_write_enable, HB1_ram_block2a28_clock_1, , , HB1_ram_block2a28_clock_enable_1);
HB1_ram_block2a28_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a28_clock_1 = GND;
HB1_ram_block2a28_clock_enable_0 = JB3_w_anode3179w[3];
HB1_ram_block2a28_clock_enable_1 = GND;
HB1_ram_block2a28_PORT_A_data_out = MEMORY(HB1_ram_block2a28_PORT_A_data_in_reg, HB1_ram_block2a28_PORT_B_data_in_reg, HB1_ram_block2a28_PORT_A_address_reg, HB1_ram_block2a28_PORT_B_address_reg, HB1_ram_block2a28_PORT_A_write_enable_reg, HB1_ram_block2a28_PORT_B_write_enable_reg, , , HB1_ram_block2a28_clock_0, HB1_ram_block2a28_clock_1, HB1_ram_block2a28_clock_enable_0, HB1_ram_block2a28_clock_enable_1, , );
HB1_ram_block2a28_PORT_A_data_out_reg = DFFE(HB1_ram_block2a28_PORT_A_data_out, HB1_ram_block2a28_clock_0, , , HB1_ram_block2a28_clock_enable_0);
HB1M1535Q = HB1_ram_block2a28_PORT_A_data_out_reg[7];


--KB1L222 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6493w~49 at LCCOMB_X18_Y20_N30
KB1L222 = HB1_address_reg_a[6] & (HB1M1586Q # HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (!HB1_address_reg_a[7] & HB1M1533Q);


--HB1_ram_block2a31 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a31 at M4K_X17_Y25
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a31_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a31_PORT_A_data_in_reg = DFFE(HB1_ram_block2a31_PORT_A_data_in, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_data_in = ~GND;
HB1_ram_block2a31_PORT_B_data_in_reg = DFFE(HB1_ram_block2a31_PORT_B_data_in, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a31_PORT_A_address_reg = DFFE(HB1_ram_block2a31_PORT_A_address, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a31_PORT_B_address_reg = DFFE(HB1_ram_block2a31_PORT_B_address, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_write_enable = GND;
HB1_ram_block2a31_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_A_write_enable, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_write_enable = GND;
HB1_ram_block2a31_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_B_write_enable, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a31_clock_1 = GND;
HB1_ram_block2a31_clock_enable_0 = JB3_w_anode3209w[3];
HB1_ram_block2a31_clock_enable_1 = GND;
HB1_ram_block2a31_PORT_A_data_out = MEMORY(HB1_ram_block2a31_PORT_A_data_in_reg, HB1_ram_block2a31_PORT_B_data_in_reg, HB1_ram_block2a31_PORT_A_address_reg, HB1_ram_block2a31_PORT_B_address_reg, HB1_ram_block2a31_PORT_A_write_enable_reg, HB1_ram_block2a31_PORT_B_write_enable_reg, , , HB1_ram_block2a31_clock_0, HB1_ram_block2a31_clock_1, HB1_ram_block2a31_clock_enable_0, HB1_ram_block2a31_clock_enable_1, , );
HB1_ram_block2a31_PORT_A_data_out_reg = DFFE(HB1_ram_block2a31_PORT_A_data_out, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31 = HB1_ram_block2a31_PORT_A_data_out_reg[0];

--HB1M1688Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a31~PORTADATAOUT1 at M4K_X17_Y25
HB1_ram_block2a31_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a31_PORT_A_data_in_reg = DFFE(HB1_ram_block2a31_PORT_A_data_in, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_data_in = ~GND;
HB1_ram_block2a31_PORT_B_data_in_reg = DFFE(HB1_ram_block2a31_PORT_B_data_in, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a31_PORT_A_address_reg = DFFE(HB1_ram_block2a31_PORT_A_address, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a31_PORT_B_address_reg = DFFE(HB1_ram_block2a31_PORT_B_address, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_write_enable = GND;
HB1_ram_block2a31_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_A_write_enable, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_write_enable = GND;
HB1_ram_block2a31_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_B_write_enable, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a31_clock_1 = GND;
HB1_ram_block2a31_clock_enable_0 = JB3_w_anode3209w[3];
HB1_ram_block2a31_clock_enable_1 = GND;
HB1_ram_block2a31_PORT_A_data_out = MEMORY(HB1_ram_block2a31_PORT_A_data_in_reg, HB1_ram_block2a31_PORT_B_data_in_reg, HB1_ram_block2a31_PORT_A_address_reg, HB1_ram_block2a31_PORT_B_address_reg, HB1_ram_block2a31_PORT_A_write_enable_reg, HB1_ram_block2a31_PORT_B_write_enable_reg, , , HB1_ram_block2a31_clock_0, HB1_ram_block2a31_clock_1, HB1_ram_block2a31_clock_enable_0, HB1_ram_block2a31_clock_enable_1, , );
HB1_ram_block2a31_PORT_A_data_out_reg = DFFE(HB1_ram_block2a31_PORT_A_data_out, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1M1688Q = HB1_ram_block2a31_PORT_A_data_out_reg[1];

--HB1M1689Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a31~PORTADATAOUT2 at M4K_X17_Y25
HB1_ram_block2a31_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a31_PORT_A_data_in_reg = DFFE(HB1_ram_block2a31_PORT_A_data_in, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_data_in = ~GND;
HB1_ram_block2a31_PORT_B_data_in_reg = DFFE(HB1_ram_block2a31_PORT_B_data_in, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a31_PORT_A_address_reg = DFFE(HB1_ram_block2a31_PORT_A_address, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a31_PORT_B_address_reg = DFFE(HB1_ram_block2a31_PORT_B_address, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_write_enable = GND;
HB1_ram_block2a31_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_A_write_enable, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_write_enable = GND;
HB1_ram_block2a31_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_B_write_enable, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a31_clock_1 = GND;
HB1_ram_block2a31_clock_enable_0 = JB3_w_anode3209w[3];
HB1_ram_block2a31_clock_enable_1 = GND;
HB1_ram_block2a31_PORT_A_data_out = MEMORY(HB1_ram_block2a31_PORT_A_data_in_reg, HB1_ram_block2a31_PORT_B_data_in_reg, HB1_ram_block2a31_PORT_A_address_reg, HB1_ram_block2a31_PORT_B_address_reg, HB1_ram_block2a31_PORT_A_write_enable_reg, HB1_ram_block2a31_PORT_B_write_enable_reg, , , HB1_ram_block2a31_clock_0, HB1_ram_block2a31_clock_1, HB1_ram_block2a31_clock_enable_0, HB1_ram_block2a31_clock_enable_1, , );
HB1_ram_block2a31_PORT_A_data_out_reg = DFFE(HB1_ram_block2a31_PORT_A_data_out, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1M1689Q = HB1_ram_block2a31_PORT_A_data_out_reg[2];

--HB1M1690Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a31~PORTADATAOUT3 at M4K_X17_Y25
HB1_ram_block2a31_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a31_PORT_A_data_in_reg = DFFE(HB1_ram_block2a31_PORT_A_data_in, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_data_in = ~GND;
HB1_ram_block2a31_PORT_B_data_in_reg = DFFE(HB1_ram_block2a31_PORT_B_data_in, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a31_PORT_A_address_reg = DFFE(HB1_ram_block2a31_PORT_A_address, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a31_PORT_B_address_reg = DFFE(HB1_ram_block2a31_PORT_B_address, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_write_enable = GND;
HB1_ram_block2a31_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_A_write_enable, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_write_enable = GND;
HB1_ram_block2a31_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_B_write_enable, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a31_clock_1 = GND;
HB1_ram_block2a31_clock_enable_0 = JB3_w_anode3209w[3];
HB1_ram_block2a31_clock_enable_1 = GND;
HB1_ram_block2a31_PORT_A_data_out = MEMORY(HB1_ram_block2a31_PORT_A_data_in_reg, HB1_ram_block2a31_PORT_B_data_in_reg, HB1_ram_block2a31_PORT_A_address_reg, HB1_ram_block2a31_PORT_B_address_reg, HB1_ram_block2a31_PORT_A_write_enable_reg, HB1_ram_block2a31_PORT_B_write_enable_reg, , , HB1_ram_block2a31_clock_0, HB1_ram_block2a31_clock_1, HB1_ram_block2a31_clock_enable_0, HB1_ram_block2a31_clock_enable_1, , );
HB1_ram_block2a31_PORT_A_data_out_reg = DFFE(HB1_ram_block2a31_PORT_A_data_out, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1M1690Q = HB1_ram_block2a31_PORT_A_data_out_reg[3];

--HB1M1691Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a31~PORTADATAOUT4 at M4K_X17_Y25
HB1_ram_block2a31_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a31_PORT_A_data_in_reg = DFFE(HB1_ram_block2a31_PORT_A_data_in, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_data_in = ~GND;
HB1_ram_block2a31_PORT_B_data_in_reg = DFFE(HB1_ram_block2a31_PORT_B_data_in, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a31_PORT_A_address_reg = DFFE(HB1_ram_block2a31_PORT_A_address, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a31_PORT_B_address_reg = DFFE(HB1_ram_block2a31_PORT_B_address, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_write_enable = GND;
HB1_ram_block2a31_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_A_write_enable, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_write_enable = GND;
HB1_ram_block2a31_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_B_write_enable, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a31_clock_1 = GND;
HB1_ram_block2a31_clock_enable_0 = JB3_w_anode3209w[3];
HB1_ram_block2a31_clock_enable_1 = GND;
HB1_ram_block2a31_PORT_A_data_out = MEMORY(HB1_ram_block2a31_PORT_A_data_in_reg, HB1_ram_block2a31_PORT_B_data_in_reg, HB1_ram_block2a31_PORT_A_address_reg, HB1_ram_block2a31_PORT_B_address_reg, HB1_ram_block2a31_PORT_A_write_enable_reg, HB1_ram_block2a31_PORT_B_write_enable_reg, , , HB1_ram_block2a31_clock_0, HB1_ram_block2a31_clock_1, HB1_ram_block2a31_clock_enable_0, HB1_ram_block2a31_clock_enable_1, , );
HB1_ram_block2a31_PORT_A_data_out_reg = DFFE(HB1_ram_block2a31_PORT_A_data_out, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1M1691Q = HB1_ram_block2a31_PORT_A_data_out_reg[4];

--HB1M1692Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a31~PORTADATAOUT5 at M4K_X17_Y25
HB1_ram_block2a31_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a31_PORT_A_data_in_reg = DFFE(HB1_ram_block2a31_PORT_A_data_in, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_data_in = ~GND;
HB1_ram_block2a31_PORT_B_data_in_reg = DFFE(HB1_ram_block2a31_PORT_B_data_in, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a31_PORT_A_address_reg = DFFE(HB1_ram_block2a31_PORT_A_address, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a31_PORT_B_address_reg = DFFE(HB1_ram_block2a31_PORT_B_address, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_write_enable = GND;
HB1_ram_block2a31_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_A_write_enable, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_write_enable = GND;
HB1_ram_block2a31_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_B_write_enable, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a31_clock_1 = GND;
HB1_ram_block2a31_clock_enable_0 = JB3_w_anode3209w[3];
HB1_ram_block2a31_clock_enable_1 = GND;
HB1_ram_block2a31_PORT_A_data_out = MEMORY(HB1_ram_block2a31_PORT_A_data_in_reg, HB1_ram_block2a31_PORT_B_data_in_reg, HB1_ram_block2a31_PORT_A_address_reg, HB1_ram_block2a31_PORT_B_address_reg, HB1_ram_block2a31_PORT_A_write_enable_reg, HB1_ram_block2a31_PORT_B_write_enable_reg, , , HB1_ram_block2a31_clock_0, HB1_ram_block2a31_clock_1, HB1_ram_block2a31_clock_enable_0, HB1_ram_block2a31_clock_enable_1, , );
HB1_ram_block2a31_PORT_A_data_out_reg = DFFE(HB1_ram_block2a31_PORT_A_data_out, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1M1692Q = HB1_ram_block2a31_PORT_A_data_out_reg[5];

--HB1M1693Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a31~PORTADATAOUT6 at M4K_X17_Y25
HB1_ram_block2a31_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a31_PORT_A_data_in_reg = DFFE(HB1_ram_block2a31_PORT_A_data_in, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_data_in = ~GND;
HB1_ram_block2a31_PORT_B_data_in_reg = DFFE(HB1_ram_block2a31_PORT_B_data_in, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a31_PORT_A_address_reg = DFFE(HB1_ram_block2a31_PORT_A_address, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a31_PORT_B_address_reg = DFFE(HB1_ram_block2a31_PORT_B_address, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_write_enable = GND;
HB1_ram_block2a31_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_A_write_enable, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_write_enable = GND;
HB1_ram_block2a31_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_B_write_enable, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a31_clock_1 = GND;
HB1_ram_block2a31_clock_enable_0 = JB3_w_anode3209w[3];
HB1_ram_block2a31_clock_enable_1 = GND;
HB1_ram_block2a31_PORT_A_data_out = MEMORY(HB1_ram_block2a31_PORT_A_data_in_reg, HB1_ram_block2a31_PORT_B_data_in_reg, HB1_ram_block2a31_PORT_A_address_reg, HB1_ram_block2a31_PORT_B_address_reg, HB1_ram_block2a31_PORT_A_write_enable_reg, HB1_ram_block2a31_PORT_B_write_enable_reg, , , HB1_ram_block2a31_clock_0, HB1_ram_block2a31_clock_1, HB1_ram_block2a31_clock_enable_0, HB1_ram_block2a31_clock_enable_1, , );
HB1_ram_block2a31_PORT_A_data_out_reg = DFFE(HB1_ram_block2a31_PORT_A_data_out, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1M1693Q = HB1_ram_block2a31_PORT_A_data_out_reg[6];

--HB1M1694Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a31~PORTADATAOUT7 at M4K_X17_Y25
HB1_ram_block2a31_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a31_PORT_A_data_in_reg = DFFE(HB1_ram_block2a31_PORT_A_data_in, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_data_in = ~GND;
HB1_ram_block2a31_PORT_B_data_in_reg = DFFE(HB1_ram_block2a31_PORT_B_data_in, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a31_PORT_A_address_reg = DFFE(HB1_ram_block2a31_PORT_A_address, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a31_PORT_B_address_reg = DFFE(HB1_ram_block2a31_PORT_B_address, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_PORT_A_write_enable = GND;
HB1_ram_block2a31_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_A_write_enable, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1_ram_block2a31_PORT_B_write_enable = GND;
HB1_ram_block2a31_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a31_PORT_B_write_enable, HB1_ram_block2a31_clock_1, , , HB1_ram_block2a31_clock_enable_1);
HB1_ram_block2a31_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a31_clock_1 = GND;
HB1_ram_block2a31_clock_enable_0 = JB3_w_anode3209w[3];
HB1_ram_block2a31_clock_enable_1 = GND;
HB1_ram_block2a31_PORT_A_data_out = MEMORY(HB1_ram_block2a31_PORT_A_data_in_reg, HB1_ram_block2a31_PORT_B_data_in_reg, HB1_ram_block2a31_PORT_A_address_reg, HB1_ram_block2a31_PORT_B_address_reg, HB1_ram_block2a31_PORT_A_write_enable_reg, HB1_ram_block2a31_PORT_B_write_enable_reg, , , HB1_ram_block2a31_clock_0, HB1_ram_block2a31_clock_1, HB1_ram_block2a31_clock_enable_0, HB1_ram_block2a31_clock_enable_1, , );
HB1_ram_block2a31_PORT_A_data_out_reg = DFFE(HB1_ram_block2a31_PORT_A_data_out, HB1_ram_block2a31_clock_0, , , HB1_ram_block2a31_clock_enable_0);
HB1M1694Q = HB1_ram_block2a31_PORT_A_data_out_reg[7];


--KB1L223 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6493w~50 at LCCOMB_X18_Y20_N12
KB1L223 = KB1L222 & (HB1M1692Q # !HB1_address_reg_a[7]) # !KB1L222 & (HB1_address_reg_a[7] & HB1M1639Q);


--HB1_ram_block2a21 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a21 at M4K_X17_Y24
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a21_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a21_PORT_A_data_in_reg = DFFE(HB1_ram_block2a21_PORT_A_data_in, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_data_in = ~GND;
HB1_ram_block2a21_PORT_B_data_in_reg = DFFE(HB1_ram_block2a21_PORT_B_data_in, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a21_PORT_A_address_reg = DFFE(HB1_ram_block2a21_PORT_A_address, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a21_PORT_B_address_reg = DFFE(HB1_ram_block2a21_PORT_B_address, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_write_enable = GND;
HB1_ram_block2a21_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_A_write_enable, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_write_enable = GND;
HB1_ram_block2a21_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_B_write_enable, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a21_clock_1 = GND;
HB1_ram_block2a21_clock_enable_0 = JB3_w_anode3096w[3];
HB1_ram_block2a21_clock_enable_1 = GND;
HB1_ram_block2a21_PORT_A_data_out = MEMORY(HB1_ram_block2a21_PORT_A_data_in_reg, HB1_ram_block2a21_PORT_B_data_in_reg, HB1_ram_block2a21_PORT_A_address_reg, HB1_ram_block2a21_PORT_B_address_reg, HB1_ram_block2a21_PORT_A_write_enable_reg, HB1_ram_block2a21_PORT_B_write_enable_reg, , , HB1_ram_block2a21_clock_0, HB1_ram_block2a21_clock_1, HB1_ram_block2a21_clock_enable_0, HB1_ram_block2a21_clock_enable_1, , );
HB1_ram_block2a21_PORT_A_data_out_reg = DFFE(HB1_ram_block2a21_PORT_A_data_out, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21 = HB1_ram_block2a21_PORT_A_data_out_reg[0];

--HB1M1158Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a21~PORTADATAOUT1 at M4K_X17_Y24
HB1_ram_block2a21_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a21_PORT_A_data_in_reg = DFFE(HB1_ram_block2a21_PORT_A_data_in, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_data_in = ~GND;
HB1_ram_block2a21_PORT_B_data_in_reg = DFFE(HB1_ram_block2a21_PORT_B_data_in, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a21_PORT_A_address_reg = DFFE(HB1_ram_block2a21_PORT_A_address, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a21_PORT_B_address_reg = DFFE(HB1_ram_block2a21_PORT_B_address, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_write_enable = GND;
HB1_ram_block2a21_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_A_write_enable, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_write_enable = GND;
HB1_ram_block2a21_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_B_write_enable, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a21_clock_1 = GND;
HB1_ram_block2a21_clock_enable_0 = JB3_w_anode3096w[3];
HB1_ram_block2a21_clock_enable_1 = GND;
HB1_ram_block2a21_PORT_A_data_out = MEMORY(HB1_ram_block2a21_PORT_A_data_in_reg, HB1_ram_block2a21_PORT_B_data_in_reg, HB1_ram_block2a21_PORT_A_address_reg, HB1_ram_block2a21_PORT_B_address_reg, HB1_ram_block2a21_PORT_A_write_enable_reg, HB1_ram_block2a21_PORT_B_write_enable_reg, , , HB1_ram_block2a21_clock_0, HB1_ram_block2a21_clock_1, HB1_ram_block2a21_clock_enable_0, HB1_ram_block2a21_clock_enable_1, , );
HB1_ram_block2a21_PORT_A_data_out_reg = DFFE(HB1_ram_block2a21_PORT_A_data_out, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1M1158Q = HB1_ram_block2a21_PORT_A_data_out_reg[1];

--HB1M1159Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a21~PORTADATAOUT2 at M4K_X17_Y24
HB1_ram_block2a21_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a21_PORT_A_data_in_reg = DFFE(HB1_ram_block2a21_PORT_A_data_in, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_data_in = ~GND;
HB1_ram_block2a21_PORT_B_data_in_reg = DFFE(HB1_ram_block2a21_PORT_B_data_in, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a21_PORT_A_address_reg = DFFE(HB1_ram_block2a21_PORT_A_address, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a21_PORT_B_address_reg = DFFE(HB1_ram_block2a21_PORT_B_address, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_write_enable = GND;
HB1_ram_block2a21_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_A_write_enable, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_write_enable = GND;
HB1_ram_block2a21_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_B_write_enable, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a21_clock_1 = GND;
HB1_ram_block2a21_clock_enable_0 = JB3_w_anode3096w[3];
HB1_ram_block2a21_clock_enable_1 = GND;
HB1_ram_block2a21_PORT_A_data_out = MEMORY(HB1_ram_block2a21_PORT_A_data_in_reg, HB1_ram_block2a21_PORT_B_data_in_reg, HB1_ram_block2a21_PORT_A_address_reg, HB1_ram_block2a21_PORT_B_address_reg, HB1_ram_block2a21_PORT_A_write_enable_reg, HB1_ram_block2a21_PORT_B_write_enable_reg, , , HB1_ram_block2a21_clock_0, HB1_ram_block2a21_clock_1, HB1_ram_block2a21_clock_enable_0, HB1_ram_block2a21_clock_enable_1, , );
HB1_ram_block2a21_PORT_A_data_out_reg = DFFE(HB1_ram_block2a21_PORT_A_data_out, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1M1159Q = HB1_ram_block2a21_PORT_A_data_out_reg[2];

--HB1M1160Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a21~PORTADATAOUT3 at M4K_X17_Y24
HB1_ram_block2a21_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a21_PORT_A_data_in_reg = DFFE(HB1_ram_block2a21_PORT_A_data_in, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_data_in = ~GND;
HB1_ram_block2a21_PORT_B_data_in_reg = DFFE(HB1_ram_block2a21_PORT_B_data_in, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a21_PORT_A_address_reg = DFFE(HB1_ram_block2a21_PORT_A_address, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a21_PORT_B_address_reg = DFFE(HB1_ram_block2a21_PORT_B_address, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_write_enable = GND;
HB1_ram_block2a21_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_A_write_enable, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_write_enable = GND;
HB1_ram_block2a21_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_B_write_enable, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a21_clock_1 = GND;
HB1_ram_block2a21_clock_enable_0 = JB3_w_anode3096w[3];
HB1_ram_block2a21_clock_enable_1 = GND;
HB1_ram_block2a21_PORT_A_data_out = MEMORY(HB1_ram_block2a21_PORT_A_data_in_reg, HB1_ram_block2a21_PORT_B_data_in_reg, HB1_ram_block2a21_PORT_A_address_reg, HB1_ram_block2a21_PORT_B_address_reg, HB1_ram_block2a21_PORT_A_write_enable_reg, HB1_ram_block2a21_PORT_B_write_enable_reg, , , HB1_ram_block2a21_clock_0, HB1_ram_block2a21_clock_1, HB1_ram_block2a21_clock_enable_0, HB1_ram_block2a21_clock_enable_1, , );
HB1_ram_block2a21_PORT_A_data_out_reg = DFFE(HB1_ram_block2a21_PORT_A_data_out, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1M1160Q = HB1_ram_block2a21_PORT_A_data_out_reg[3];

--HB1M1161Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a21~PORTADATAOUT4 at M4K_X17_Y24
HB1_ram_block2a21_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a21_PORT_A_data_in_reg = DFFE(HB1_ram_block2a21_PORT_A_data_in, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_data_in = ~GND;
HB1_ram_block2a21_PORT_B_data_in_reg = DFFE(HB1_ram_block2a21_PORT_B_data_in, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a21_PORT_A_address_reg = DFFE(HB1_ram_block2a21_PORT_A_address, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a21_PORT_B_address_reg = DFFE(HB1_ram_block2a21_PORT_B_address, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_write_enable = GND;
HB1_ram_block2a21_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_A_write_enable, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_write_enable = GND;
HB1_ram_block2a21_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_B_write_enable, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a21_clock_1 = GND;
HB1_ram_block2a21_clock_enable_0 = JB3_w_anode3096w[3];
HB1_ram_block2a21_clock_enable_1 = GND;
HB1_ram_block2a21_PORT_A_data_out = MEMORY(HB1_ram_block2a21_PORT_A_data_in_reg, HB1_ram_block2a21_PORT_B_data_in_reg, HB1_ram_block2a21_PORT_A_address_reg, HB1_ram_block2a21_PORT_B_address_reg, HB1_ram_block2a21_PORT_A_write_enable_reg, HB1_ram_block2a21_PORT_B_write_enable_reg, , , HB1_ram_block2a21_clock_0, HB1_ram_block2a21_clock_1, HB1_ram_block2a21_clock_enable_0, HB1_ram_block2a21_clock_enable_1, , );
HB1_ram_block2a21_PORT_A_data_out_reg = DFFE(HB1_ram_block2a21_PORT_A_data_out, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1M1161Q = HB1_ram_block2a21_PORT_A_data_out_reg[4];

--HB1M1162Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a21~PORTADATAOUT5 at M4K_X17_Y24
HB1_ram_block2a21_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a21_PORT_A_data_in_reg = DFFE(HB1_ram_block2a21_PORT_A_data_in, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_data_in = ~GND;
HB1_ram_block2a21_PORT_B_data_in_reg = DFFE(HB1_ram_block2a21_PORT_B_data_in, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a21_PORT_A_address_reg = DFFE(HB1_ram_block2a21_PORT_A_address, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a21_PORT_B_address_reg = DFFE(HB1_ram_block2a21_PORT_B_address, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_write_enable = GND;
HB1_ram_block2a21_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_A_write_enable, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_write_enable = GND;
HB1_ram_block2a21_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_B_write_enable, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a21_clock_1 = GND;
HB1_ram_block2a21_clock_enable_0 = JB3_w_anode3096w[3];
HB1_ram_block2a21_clock_enable_1 = GND;
HB1_ram_block2a21_PORT_A_data_out = MEMORY(HB1_ram_block2a21_PORT_A_data_in_reg, HB1_ram_block2a21_PORT_B_data_in_reg, HB1_ram_block2a21_PORT_A_address_reg, HB1_ram_block2a21_PORT_B_address_reg, HB1_ram_block2a21_PORT_A_write_enable_reg, HB1_ram_block2a21_PORT_B_write_enable_reg, , , HB1_ram_block2a21_clock_0, HB1_ram_block2a21_clock_1, HB1_ram_block2a21_clock_enable_0, HB1_ram_block2a21_clock_enable_1, , );
HB1_ram_block2a21_PORT_A_data_out_reg = DFFE(HB1_ram_block2a21_PORT_A_data_out, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1M1162Q = HB1_ram_block2a21_PORT_A_data_out_reg[5];

--HB1M1163Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a21~PORTADATAOUT6 at M4K_X17_Y24
HB1_ram_block2a21_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a21_PORT_A_data_in_reg = DFFE(HB1_ram_block2a21_PORT_A_data_in, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_data_in = ~GND;
HB1_ram_block2a21_PORT_B_data_in_reg = DFFE(HB1_ram_block2a21_PORT_B_data_in, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a21_PORT_A_address_reg = DFFE(HB1_ram_block2a21_PORT_A_address, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a21_PORT_B_address_reg = DFFE(HB1_ram_block2a21_PORT_B_address, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_write_enable = GND;
HB1_ram_block2a21_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_A_write_enable, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_write_enable = GND;
HB1_ram_block2a21_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_B_write_enable, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a21_clock_1 = GND;
HB1_ram_block2a21_clock_enable_0 = JB3_w_anode3096w[3];
HB1_ram_block2a21_clock_enable_1 = GND;
HB1_ram_block2a21_PORT_A_data_out = MEMORY(HB1_ram_block2a21_PORT_A_data_in_reg, HB1_ram_block2a21_PORT_B_data_in_reg, HB1_ram_block2a21_PORT_A_address_reg, HB1_ram_block2a21_PORT_B_address_reg, HB1_ram_block2a21_PORT_A_write_enable_reg, HB1_ram_block2a21_PORT_B_write_enable_reg, , , HB1_ram_block2a21_clock_0, HB1_ram_block2a21_clock_1, HB1_ram_block2a21_clock_enable_0, HB1_ram_block2a21_clock_enable_1, , );
HB1_ram_block2a21_PORT_A_data_out_reg = DFFE(HB1_ram_block2a21_PORT_A_data_out, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1M1163Q = HB1_ram_block2a21_PORT_A_data_out_reg[6];

--HB1M1164Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a21~PORTADATAOUT7 at M4K_X17_Y24
HB1_ram_block2a21_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a21_PORT_A_data_in_reg = DFFE(HB1_ram_block2a21_PORT_A_data_in, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_data_in = ~GND;
HB1_ram_block2a21_PORT_B_data_in_reg = DFFE(HB1_ram_block2a21_PORT_B_data_in, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a21_PORT_A_address_reg = DFFE(HB1_ram_block2a21_PORT_A_address, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a21_PORT_B_address_reg = DFFE(HB1_ram_block2a21_PORT_B_address, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_PORT_A_write_enable = GND;
HB1_ram_block2a21_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_A_write_enable, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1_ram_block2a21_PORT_B_write_enable = GND;
HB1_ram_block2a21_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a21_PORT_B_write_enable, HB1_ram_block2a21_clock_1, , , HB1_ram_block2a21_clock_enable_1);
HB1_ram_block2a21_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a21_clock_1 = GND;
HB1_ram_block2a21_clock_enable_0 = JB3_w_anode3096w[3];
HB1_ram_block2a21_clock_enable_1 = GND;
HB1_ram_block2a21_PORT_A_data_out = MEMORY(HB1_ram_block2a21_PORT_A_data_in_reg, HB1_ram_block2a21_PORT_B_data_in_reg, HB1_ram_block2a21_PORT_A_address_reg, HB1_ram_block2a21_PORT_B_address_reg, HB1_ram_block2a21_PORT_A_write_enable_reg, HB1_ram_block2a21_PORT_B_write_enable_reg, , , HB1_ram_block2a21_clock_0, HB1_ram_block2a21_clock_1, HB1_ram_block2a21_clock_enable_0, HB1_ram_block2a21_clock_enable_1, , );
HB1_ram_block2a21_PORT_A_data_out_reg = DFFE(HB1_ram_block2a21_PORT_A_data_out, HB1_ram_block2a21_clock_0, , , HB1_ram_block2a21_clock_enable_0);
HB1M1164Q = HB1_ram_block2a21_PORT_A_data_out_reg[7];


--HB1_ram_block2a22 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a22 at M4K_X17_Y23
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a22_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a22_PORT_A_data_in_reg = DFFE(HB1_ram_block2a22_PORT_A_data_in, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_data_in = ~GND;
HB1_ram_block2a22_PORT_B_data_in_reg = DFFE(HB1_ram_block2a22_PORT_B_data_in, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a22_PORT_A_address_reg = DFFE(HB1_ram_block2a22_PORT_A_address, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a22_PORT_B_address_reg = DFFE(HB1_ram_block2a22_PORT_B_address, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_write_enable = GND;
HB1_ram_block2a22_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_A_write_enable, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_write_enable = GND;
HB1_ram_block2a22_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_B_write_enable, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a22_clock_1 = GND;
HB1_ram_block2a22_clock_enable_0 = JB3_w_anode3106w[3];
HB1_ram_block2a22_clock_enable_1 = GND;
HB1_ram_block2a22_PORT_A_data_out = MEMORY(HB1_ram_block2a22_PORT_A_data_in_reg, HB1_ram_block2a22_PORT_B_data_in_reg, HB1_ram_block2a22_PORT_A_address_reg, HB1_ram_block2a22_PORT_B_address_reg, HB1_ram_block2a22_PORT_A_write_enable_reg, HB1_ram_block2a22_PORT_B_write_enable_reg, , , HB1_ram_block2a22_clock_0, HB1_ram_block2a22_clock_1, HB1_ram_block2a22_clock_enable_0, HB1_ram_block2a22_clock_enable_1, , );
HB1_ram_block2a22_PORT_A_data_out_reg = DFFE(HB1_ram_block2a22_PORT_A_data_out, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22 = HB1_ram_block2a22_PORT_A_data_out_reg[0];

--HB1M1211Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a22~PORTADATAOUT1 at M4K_X17_Y23
HB1_ram_block2a22_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a22_PORT_A_data_in_reg = DFFE(HB1_ram_block2a22_PORT_A_data_in, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_data_in = ~GND;
HB1_ram_block2a22_PORT_B_data_in_reg = DFFE(HB1_ram_block2a22_PORT_B_data_in, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a22_PORT_A_address_reg = DFFE(HB1_ram_block2a22_PORT_A_address, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a22_PORT_B_address_reg = DFFE(HB1_ram_block2a22_PORT_B_address, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_write_enable = GND;
HB1_ram_block2a22_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_A_write_enable, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_write_enable = GND;
HB1_ram_block2a22_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_B_write_enable, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a22_clock_1 = GND;
HB1_ram_block2a22_clock_enable_0 = JB3_w_anode3106w[3];
HB1_ram_block2a22_clock_enable_1 = GND;
HB1_ram_block2a22_PORT_A_data_out = MEMORY(HB1_ram_block2a22_PORT_A_data_in_reg, HB1_ram_block2a22_PORT_B_data_in_reg, HB1_ram_block2a22_PORT_A_address_reg, HB1_ram_block2a22_PORT_B_address_reg, HB1_ram_block2a22_PORT_A_write_enable_reg, HB1_ram_block2a22_PORT_B_write_enable_reg, , , HB1_ram_block2a22_clock_0, HB1_ram_block2a22_clock_1, HB1_ram_block2a22_clock_enable_0, HB1_ram_block2a22_clock_enable_1, , );
HB1_ram_block2a22_PORT_A_data_out_reg = DFFE(HB1_ram_block2a22_PORT_A_data_out, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1M1211Q = HB1_ram_block2a22_PORT_A_data_out_reg[1];

--HB1M1212Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a22~PORTADATAOUT2 at M4K_X17_Y23
HB1_ram_block2a22_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a22_PORT_A_data_in_reg = DFFE(HB1_ram_block2a22_PORT_A_data_in, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_data_in = ~GND;
HB1_ram_block2a22_PORT_B_data_in_reg = DFFE(HB1_ram_block2a22_PORT_B_data_in, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a22_PORT_A_address_reg = DFFE(HB1_ram_block2a22_PORT_A_address, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a22_PORT_B_address_reg = DFFE(HB1_ram_block2a22_PORT_B_address, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_write_enable = GND;
HB1_ram_block2a22_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_A_write_enable, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_write_enable = GND;
HB1_ram_block2a22_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_B_write_enable, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a22_clock_1 = GND;
HB1_ram_block2a22_clock_enable_0 = JB3_w_anode3106w[3];
HB1_ram_block2a22_clock_enable_1 = GND;
HB1_ram_block2a22_PORT_A_data_out = MEMORY(HB1_ram_block2a22_PORT_A_data_in_reg, HB1_ram_block2a22_PORT_B_data_in_reg, HB1_ram_block2a22_PORT_A_address_reg, HB1_ram_block2a22_PORT_B_address_reg, HB1_ram_block2a22_PORT_A_write_enable_reg, HB1_ram_block2a22_PORT_B_write_enable_reg, , , HB1_ram_block2a22_clock_0, HB1_ram_block2a22_clock_1, HB1_ram_block2a22_clock_enable_0, HB1_ram_block2a22_clock_enable_1, , );
HB1_ram_block2a22_PORT_A_data_out_reg = DFFE(HB1_ram_block2a22_PORT_A_data_out, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1M1212Q = HB1_ram_block2a22_PORT_A_data_out_reg[2];

--HB1M1213Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a22~PORTADATAOUT3 at M4K_X17_Y23
HB1_ram_block2a22_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a22_PORT_A_data_in_reg = DFFE(HB1_ram_block2a22_PORT_A_data_in, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_data_in = ~GND;
HB1_ram_block2a22_PORT_B_data_in_reg = DFFE(HB1_ram_block2a22_PORT_B_data_in, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a22_PORT_A_address_reg = DFFE(HB1_ram_block2a22_PORT_A_address, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a22_PORT_B_address_reg = DFFE(HB1_ram_block2a22_PORT_B_address, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_write_enable = GND;
HB1_ram_block2a22_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_A_write_enable, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_write_enable = GND;
HB1_ram_block2a22_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_B_write_enable, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a22_clock_1 = GND;
HB1_ram_block2a22_clock_enable_0 = JB3_w_anode3106w[3];
HB1_ram_block2a22_clock_enable_1 = GND;
HB1_ram_block2a22_PORT_A_data_out = MEMORY(HB1_ram_block2a22_PORT_A_data_in_reg, HB1_ram_block2a22_PORT_B_data_in_reg, HB1_ram_block2a22_PORT_A_address_reg, HB1_ram_block2a22_PORT_B_address_reg, HB1_ram_block2a22_PORT_A_write_enable_reg, HB1_ram_block2a22_PORT_B_write_enable_reg, , , HB1_ram_block2a22_clock_0, HB1_ram_block2a22_clock_1, HB1_ram_block2a22_clock_enable_0, HB1_ram_block2a22_clock_enable_1, , );
HB1_ram_block2a22_PORT_A_data_out_reg = DFFE(HB1_ram_block2a22_PORT_A_data_out, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1M1213Q = HB1_ram_block2a22_PORT_A_data_out_reg[3];

--HB1M1214Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a22~PORTADATAOUT4 at M4K_X17_Y23
HB1_ram_block2a22_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a22_PORT_A_data_in_reg = DFFE(HB1_ram_block2a22_PORT_A_data_in, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_data_in = ~GND;
HB1_ram_block2a22_PORT_B_data_in_reg = DFFE(HB1_ram_block2a22_PORT_B_data_in, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a22_PORT_A_address_reg = DFFE(HB1_ram_block2a22_PORT_A_address, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a22_PORT_B_address_reg = DFFE(HB1_ram_block2a22_PORT_B_address, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_write_enable = GND;
HB1_ram_block2a22_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_A_write_enable, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_write_enable = GND;
HB1_ram_block2a22_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_B_write_enable, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a22_clock_1 = GND;
HB1_ram_block2a22_clock_enable_0 = JB3_w_anode3106w[3];
HB1_ram_block2a22_clock_enable_1 = GND;
HB1_ram_block2a22_PORT_A_data_out = MEMORY(HB1_ram_block2a22_PORT_A_data_in_reg, HB1_ram_block2a22_PORT_B_data_in_reg, HB1_ram_block2a22_PORT_A_address_reg, HB1_ram_block2a22_PORT_B_address_reg, HB1_ram_block2a22_PORT_A_write_enable_reg, HB1_ram_block2a22_PORT_B_write_enable_reg, , , HB1_ram_block2a22_clock_0, HB1_ram_block2a22_clock_1, HB1_ram_block2a22_clock_enable_0, HB1_ram_block2a22_clock_enable_1, , );
HB1_ram_block2a22_PORT_A_data_out_reg = DFFE(HB1_ram_block2a22_PORT_A_data_out, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1M1214Q = HB1_ram_block2a22_PORT_A_data_out_reg[4];

--HB1M1215Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a22~PORTADATAOUT5 at M4K_X17_Y23
HB1_ram_block2a22_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a22_PORT_A_data_in_reg = DFFE(HB1_ram_block2a22_PORT_A_data_in, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_data_in = ~GND;
HB1_ram_block2a22_PORT_B_data_in_reg = DFFE(HB1_ram_block2a22_PORT_B_data_in, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a22_PORT_A_address_reg = DFFE(HB1_ram_block2a22_PORT_A_address, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a22_PORT_B_address_reg = DFFE(HB1_ram_block2a22_PORT_B_address, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_write_enable = GND;
HB1_ram_block2a22_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_A_write_enable, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_write_enable = GND;
HB1_ram_block2a22_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_B_write_enable, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a22_clock_1 = GND;
HB1_ram_block2a22_clock_enable_0 = JB3_w_anode3106w[3];
HB1_ram_block2a22_clock_enable_1 = GND;
HB1_ram_block2a22_PORT_A_data_out = MEMORY(HB1_ram_block2a22_PORT_A_data_in_reg, HB1_ram_block2a22_PORT_B_data_in_reg, HB1_ram_block2a22_PORT_A_address_reg, HB1_ram_block2a22_PORT_B_address_reg, HB1_ram_block2a22_PORT_A_write_enable_reg, HB1_ram_block2a22_PORT_B_write_enable_reg, , , HB1_ram_block2a22_clock_0, HB1_ram_block2a22_clock_1, HB1_ram_block2a22_clock_enable_0, HB1_ram_block2a22_clock_enable_1, , );
HB1_ram_block2a22_PORT_A_data_out_reg = DFFE(HB1_ram_block2a22_PORT_A_data_out, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1M1215Q = HB1_ram_block2a22_PORT_A_data_out_reg[5];

--HB1M1216Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a22~PORTADATAOUT6 at M4K_X17_Y23
HB1_ram_block2a22_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a22_PORT_A_data_in_reg = DFFE(HB1_ram_block2a22_PORT_A_data_in, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_data_in = ~GND;
HB1_ram_block2a22_PORT_B_data_in_reg = DFFE(HB1_ram_block2a22_PORT_B_data_in, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a22_PORT_A_address_reg = DFFE(HB1_ram_block2a22_PORT_A_address, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a22_PORT_B_address_reg = DFFE(HB1_ram_block2a22_PORT_B_address, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_write_enable = GND;
HB1_ram_block2a22_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_A_write_enable, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_write_enable = GND;
HB1_ram_block2a22_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_B_write_enable, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a22_clock_1 = GND;
HB1_ram_block2a22_clock_enable_0 = JB3_w_anode3106w[3];
HB1_ram_block2a22_clock_enable_1 = GND;
HB1_ram_block2a22_PORT_A_data_out = MEMORY(HB1_ram_block2a22_PORT_A_data_in_reg, HB1_ram_block2a22_PORT_B_data_in_reg, HB1_ram_block2a22_PORT_A_address_reg, HB1_ram_block2a22_PORT_B_address_reg, HB1_ram_block2a22_PORT_A_write_enable_reg, HB1_ram_block2a22_PORT_B_write_enable_reg, , , HB1_ram_block2a22_clock_0, HB1_ram_block2a22_clock_1, HB1_ram_block2a22_clock_enable_0, HB1_ram_block2a22_clock_enable_1, , );
HB1_ram_block2a22_PORT_A_data_out_reg = DFFE(HB1_ram_block2a22_PORT_A_data_out, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1M1216Q = HB1_ram_block2a22_PORT_A_data_out_reg[6];

--HB1M1217Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a22~PORTADATAOUT7 at M4K_X17_Y23
HB1_ram_block2a22_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a22_PORT_A_data_in_reg = DFFE(HB1_ram_block2a22_PORT_A_data_in, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_data_in = ~GND;
HB1_ram_block2a22_PORT_B_data_in_reg = DFFE(HB1_ram_block2a22_PORT_B_data_in, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a22_PORT_A_address_reg = DFFE(HB1_ram_block2a22_PORT_A_address, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a22_PORT_B_address_reg = DFFE(HB1_ram_block2a22_PORT_B_address, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_PORT_A_write_enable = GND;
HB1_ram_block2a22_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_A_write_enable, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1_ram_block2a22_PORT_B_write_enable = GND;
HB1_ram_block2a22_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a22_PORT_B_write_enable, HB1_ram_block2a22_clock_1, , , HB1_ram_block2a22_clock_enable_1);
HB1_ram_block2a22_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a22_clock_1 = GND;
HB1_ram_block2a22_clock_enable_0 = JB3_w_anode3106w[3];
HB1_ram_block2a22_clock_enable_1 = GND;
HB1_ram_block2a22_PORT_A_data_out = MEMORY(HB1_ram_block2a22_PORT_A_data_in_reg, HB1_ram_block2a22_PORT_B_data_in_reg, HB1_ram_block2a22_PORT_A_address_reg, HB1_ram_block2a22_PORT_B_address_reg, HB1_ram_block2a22_PORT_A_write_enable_reg, HB1_ram_block2a22_PORT_B_write_enable_reg, , , HB1_ram_block2a22_clock_0, HB1_ram_block2a22_clock_1, HB1_ram_block2a22_clock_enable_0, HB1_ram_block2a22_clock_enable_1, , );
HB1_ram_block2a22_PORT_A_data_out_reg = DFFE(HB1_ram_block2a22_PORT_A_data_out, HB1_ram_block2a22_clock_0, , , HB1_ram_block2a22_clock_enable_0);
HB1M1217Q = HB1_ram_block2a22_PORT_A_data_out_reg[7];


--HB1_ram_block2a20 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a20 at M4K_X17_Y26
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a20_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a20_PORT_A_data_in_reg = DFFE(HB1_ram_block2a20_PORT_A_data_in, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_data_in = ~GND;
HB1_ram_block2a20_PORT_B_data_in_reg = DFFE(HB1_ram_block2a20_PORT_B_data_in, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a20_PORT_A_address_reg = DFFE(HB1_ram_block2a20_PORT_A_address, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a20_PORT_B_address_reg = DFFE(HB1_ram_block2a20_PORT_B_address, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_write_enable = GND;
HB1_ram_block2a20_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_A_write_enable, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_write_enable = GND;
HB1_ram_block2a20_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_B_write_enable, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a20_clock_1 = GND;
HB1_ram_block2a20_clock_enable_0 = JB3_w_anode3086w[3];
HB1_ram_block2a20_clock_enable_1 = GND;
HB1_ram_block2a20_PORT_A_data_out = MEMORY(HB1_ram_block2a20_PORT_A_data_in_reg, HB1_ram_block2a20_PORT_B_data_in_reg, HB1_ram_block2a20_PORT_A_address_reg, HB1_ram_block2a20_PORT_B_address_reg, HB1_ram_block2a20_PORT_A_write_enable_reg, HB1_ram_block2a20_PORT_B_write_enable_reg, , , HB1_ram_block2a20_clock_0, HB1_ram_block2a20_clock_1, HB1_ram_block2a20_clock_enable_0, HB1_ram_block2a20_clock_enable_1, , );
HB1_ram_block2a20_PORT_A_data_out_reg = DFFE(HB1_ram_block2a20_PORT_A_data_out, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20 = HB1_ram_block2a20_PORT_A_data_out_reg[0];

--HB1M1105Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a20~PORTADATAOUT1 at M4K_X17_Y26
HB1_ram_block2a20_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a20_PORT_A_data_in_reg = DFFE(HB1_ram_block2a20_PORT_A_data_in, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_data_in = ~GND;
HB1_ram_block2a20_PORT_B_data_in_reg = DFFE(HB1_ram_block2a20_PORT_B_data_in, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a20_PORT_A_address_reg = DFFE(HB1_ram_block2a20_PORT_A_address, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a20_PORT_B_address_reg = DFFE(HB1_ram_block2a20_PORT_B_address, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_write_enable = GND;
HB1_ram_block2a20_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_A_write_enable, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_write_enable = GND;
HB1_ram_block2a20_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_B_write_enable, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a20_clock_1 = GND;
HB1_ram_block2a20_clock_enable_0 = JB3_w_anode3086w[3];
HB1_ram_block2a20_clock_enable_1 = GND;
HB1_ram_block2a20_PORT_A_data_out = MEMORY(HB1_ram_block2a20_PORT_A_data_in_reg, HB1_ram_block2a20_PORT_B_data_in_reg, HB1_ram_block2a20_PORT_A_address_reg, HB1_ram_block2a20_PORT_B_address_reg, HB1_ram_block2a20_PORT_A_write_enable_reg, HB1_ram_block2a20_PORT_B_write_enable_reg, , , HB1_ram_block2a20_clock_0, HB1_ram_block2a20_clock_1, HB1_ram_block2a20_clock_enable_0, HB1_ram_block2a20_clock_enable_1, , );
HB1_ram_block2a20_PORT_A_data_out_reg = DFFE(HB1_ram_block2a20_PORT_A_data_out, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1M1105Q = HB1_ram_block2a20_PORT_A_data_out_reg[1];

--HB1M1106Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a20~PORTADATAOUT2 at M4K_X17_Y26
HB1_ram_block2a20_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a20_PORT_A_data_in_reg = DFFE(HB1_ram_block2a20_PORT_A_data_in, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_data_in = ~GND;
HB1_ram_block2a20_PORT_B_data_in_reg = DFFE(HB1_ram_block2a20_PORT_B_data_in, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a20_PORT_A_address_reg = DFFE(HB1_ram_block2a20_PORT_A_address, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a20_PORT_B_address_reg = DFFE(HB1_ram_block2a20_PORT_B_address, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_write_enable = GND;
HB1_ram_block2a20_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_A_write_enable, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_write_enable = GND;
HB1_ram_block2a20_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_B_write_enable, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a20_clock_1 = GND;
HB1_ram_block2a20_clock_enable_0 = JB3_w_anode3086w[3];
HB1_ram_block2a20_clock_enable_1 = GND;
HB1_ram_block2a20_PORT_A_data_out = MEMORY(HB1_ram_block2a20_PORT_A_data_in_reg, HB1_ram_block2a20_PORT_B_data_in_reg, HB1_ram_block2a20_PORT_A_address_reg, HB1_ram_block2a20_PORT_B_address_reg, HB1_ram_block2a20_PORT_A_write_enable_reg, HB1_ram_block2a20_PORT_B_write_enable_reg, , , HB1_ram_block2a20_clock_0, HB1_ram_block2a20_clock_1, HB1_ram_block2a20_clock_enable_0, HB1_ram_block2a20_clock_enable_1, , );
HB1_ram_block2a20_PORT_A_data_out_reg = DFFE(HB1_ram_block2a20_PORT_A_data_out, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1M1106Q = HB1_ram_block2a20_PORT_A_data_out_reg[2];

--HB1M1107Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a20~PORTADATAOUT3 at M4K_X17_Y26
HB1_ram_block2a20_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a20_PORT_A_data_in_reg = DFFE(HB1_ram_block2a20_PORT_A_data_in, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_data_in = ~GND;
HB1_ram_block2a20_PORT_B_data_in_reg = DFFE(HB1_ram_block2a20_PORT_B_data_in, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a20_PORT_A_address_reg = DFFE(HB1_ram_block2a20_PORT_A_address, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a20_PORT_B_address_reg = DFFE(HB1_ram_block2a20_PORT_B_address, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_write_enable = GND;
HB1_ram_block2a20_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_A_write_enable, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_write_enable = GND;
HB1_ram_block2a20_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_B_write_enable, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a20_clock_1 = GND;
HB1_ram_block2a20_clock_enable_0 = JB3_w_anode3086w[3];
HB1_ram_block2a20_clock_enable_1 = GND;
HB1_ram_block2a20_PORT_A_data_out = MEMORY(HB1_ram_block2a20_PORT_A_data_in_reg, HB1_ram_block2a20_PORT_B_data_in_reg, HB1_ram_block2a20_PORT_A_address_reg, HB1_ram_block2a20_PORT_B_address_reg, HB1_ram_block2a20_PORT_A_write_enable_reg, HB1_ram_block2a20_PORT_B_write_enable_reg, , , HB1_ram_block2a20_clock_0, HB1_ram_block2a20_clock_1, HB1_ram_block2a20_clock_enable_0, HB1_ram_block2a20_clock_enable_1, , );
HB1_ram_block2a20_PORT_A_data_out_reg = DFFE(HB1_ram_block2a20_PORT_A_data_out, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1M1107Q = HB1_ram_block2a20_PORT_A_data_out_reg[3];

--HB1M1108Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a20~PORTADATAOUT4 at M4K_X17_Y26
HB1_ram_block2a20_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a20_PORT_A_data_in_reg = DFFE(HB1_ram_block2a20_PORT_A_data_in, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_data_in = ~GND;
HB1_ram_block2a20_PORT_B_data_in_reg = DFFE(HB1_ram_block2a20_PORT_B_data_in, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a20_PORT_A_address_reg = DFFE(HB1_ram_block2a20_PORT_A_address, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a20_PORT_B_address_reg = DFFE(HB1_ram_block2a20_PORT_B_address, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_write_enable = GND;
HB1_ram_block2a20_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_A_write_enable, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_write_enable = GND;
HB1_ram_block2a20_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_B_write_enable, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a20_clock_1 = GND;
HB1_ram_block2a20_clock_enable_0 = JB3_w_anode3086w[3];
HB1_ram_block2a20_clock_enable_1 = GND;
HB1_ram_block2a20_PORT_A_data_out = MEMORY(HB1_ram_block2a20_PORT_A_data_in_reg, HB1_ram_block2a20_PORT_B_data_in_reg, HB1_ram_block2a20_PORT_A_address_reg, HB1_ram_block2a20_PORT_B_address_reg, HB1_ram_block2a20_PORT_A_write_enable_reg, HB1_ram_block2a20_PORT_B_write_enable_reg, , , HB1_ram_block2a20_clock_0, HB1_ram_block2a20_clock_1, HB1_ram_block2a20_clock_enable_0, HB1_ram_block2a20_clock_enable_1, , );
HB1_ram_block2a20_PORT_A_data_out_reg = DFFE(HB1_ram_block2a20_PORT_A_data_out, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1M1108Q = HB1_ram_block2a20_PORT_A_data_out_reg[4];

--HB1M1109Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a20~PORTADATAOUT5 at M4K_X17_Y26
HB1_ram_block2a20_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a20_PORT_A_data_in_reg = DFFE(HB1_ram_block2a20_PORT_A_data_in, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_data_in = ~GND;
HB1_ram_block2a20_PORT_B_data_in_reg = DFFE(HB1_ram_block2a20_PORT_B_data_in, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a20_PORT_A_address_reg = DFFE(HB1_ram_block2a20_PORT_A_address, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a20_PORT_B_address_reg = DFFE(HB1_ram_block2a20_PORT_B_address, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_write_enable = GND;
HB1_ram_block2a20_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_A_write_enable, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_write_enable = GND;
HB1_ram_block2a20_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_B_write_enable, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a20_clock_1 = GND;
HB1_ram_block2a20_clock_enable_0 = JB3_w_anode3086w[3];
HB1_ram_block2a20_clock_enable_1 = GND;
HB1_ram_block2a20_PORT_A_data_out = MEMORY(HB1_ram_block2a20_PORT_A_data_in_reg, HB1_ram_block2a20_PORT_B_data_in_reg, HB1_ram_block2a20_PORT_A_address_reg, HB1_ram_block2a20_PORT_B_address_reg, HB1_ram_block2a20_PORT_A_write_enable_reg, HB1_ram_block2a20_PORT_B_write_enable_reg, , , HB1_ram_block2a20_clock_0, HB1_ram_block2a20_clock_1, HB1_ram_block2a20_clock_enable_0, HB1_ram_block2a20_clock_enable_1, , );
HB1_ram_block2a20_PORT_A_data_out_reg = DFFE(HB1_ram_block2a20_PORT_A_data_out, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1M1109Q = HB1_ram_block2a20_PORT_A_data_out_reg[5];

--HB1M1110Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a20~PORTADATAOUT6 at M4K_X17_Y26
HB1_ram_block2a20_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a20_PORT_A_data_in_reg = DFFE(HB1_ram_block2a20_PORT_A_data_in, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_data_in = ~GND;
HB1_ram_block2a20_PORT_B_data_in_reg = DFFE(HB1_ram_block2a20_PORT_B_data_in, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a20_PORT_A_address_reg = DFFE(HB1_ram_block2a20_PORT_A_address, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a20_PORT_B_address_reg = DFFE(HB1_ram_block2a20_PORT_B_address, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_write_enable = GND;
HB1_ram_block2a20_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_A_write_enable, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_write_enable = GND;
HB1_ram_block2a20_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_B_write_enable, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a20_clock_1 = GND;
HB1_ram_block2a20_clock_enable_0 = JB3_w_anode3086w[3];
HB1_ram_block2a20_clock_enable_1 = GND;
HB1_ram_block2a20_PORT_A_data_out = MEMORY(HB1_ram_block2a20_PORT_A_data_in_reg, HB1_ram_block2a20_PORT_B_data_in_reg, HB1_ram_block2a20_PORT_A_address_reg, HB1_ram_block2a20_PORT_B_address_reg, HB1_ram_block2a20_PORT_A_write_enable_reg, HB1_ram_block2a20_PORT_B_write_enable_reg, , , HB1_ram_block2a20_clock_0, HB1_ram_block2a20_clock_1, HB1_ram_block2a20_clock_enable_0, HB1_ram_block2a20_clock_enable_1, , );
HB1_ram_block2a20_PORT_A_data_out_reg = DFFE(HB1_ram_block2a20_PORT_A_data_out, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1M1110Q = HB1_ram_block2a20_PORT_A_data_out_reg[6];

--HB1M1111Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a20~PORTADATAOUT7 at M4K_X17_Y26
HB1_ram_block2a20_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a20_PORT_A_data_in_reg = DFFE(HB1_ram_block2a20_PORT_A_data_in, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_data_in = ~GND;
HB1_ram_block2a20_PORT_B_data_in_reg = DFFE(HB1_ram_block2a20_PORT_B_data_in, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a20_PORT_A_address_reg = DFFE(HB1_ram_block2a20_PORT_A_address, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a20_PORT_B_address_reg = DFFE(HB1_ram_block2a20_PORT_B_address, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_PORT_A_write_enable = GND;
HB1_ram_block2a20_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_A_write_enable, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1_ram_block2a20_PORT_B_write_enable = GND;
HB1_ram_block2a20_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a20_PORT_B_write_enable, HB1_ram_block2a20_clock_1, , , HB1_ram_block2a20_clock_enable_1);
HB1_ram_block2a20_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a20_clock_1 = GND;
HB1_ram_block2a20_clock_enable_0 = JB3_w_anode3086w[3];
HB1_ram_block2a20_clock_enable_1 = GND;
HB1_ram_block2a20_PORT_A_data_out = MEMORY(HB1_ram_block2a20_PORT_A_data_in_reg, HB1_ram_block2a20_PORT_B_data_in_reg, HB1_ram_block2a20_PORT_A_address_reg, HB1_ram_block2a20_PORT_B_address_reg, HB1_ram_block2a20_PORT_A_write_enable_reg, HB1_ram_block2a20_PORT_B_write_enable_reg, , , HB1_ram_block2a20_clock_0, HB1_ram_block2a20_clock_1, HB1_ram_block2a20_clock_enable_0, HB1_ram_block2a20_clock_enable_1, , );
HB1_ram_block2a20_PORT_A_data_out_reg = DFFE(HB1_ram_block2a20_PORT_A_data_out, HB1_ram_block2a20_clock_0, , , HB1_ram_block2a20_clock_enable_0);
HB1M1111Q = HB1_ram_block2a20_PORT_A_data_out_reg[7];


--KB1L220 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6491w~44 at LCCOMB_X18_Y22_N14
KB1L220 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] # HB1M1215Q) # !HB1_address_reg_a[7] & !HB1_address_reg_a[6] & (HB1M1109Q);


--HB1_ram_block2a23 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a23 at M4K_X17_Y22
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a23_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a23_PORT_A_data_in_reg = DFFE(HB1_ram_block2a23_PORT_A_data_in, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_data_in = ~GND;
HB1_ram_block2a23_PORT_B_data_in_reg = DFFE(HB1_ram_block2a23_PORT_B_data_in, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a23_PORT_A_address_reg = DFFE(HB1_ram_block2a23_PORT_A_address, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a23_PORT_B_address_reg = DFFE(HB1_ram_block2a23_PORT_B_address, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_write_enable = GND;
HB1_ram_block2a23_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_A_write_enable, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_write_enable = GND;
HB1_ram_block2a23_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_B_write_enable, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a23_clock_1 = GND;
HB1_ram_block2a23_clock_enable_0 = JB3_w_anode3116w[3];
HB1_ram_block2a23_clock_enable_1 = GND;
HB1_ram_block2a23_PORT_A_data_out = MEMORY(HB1_ram_block2a23_PORT_A_data_in_reg, HB1_ram_block2a23_PORT_B_data_in_reg, HB1_ram_block2a23_PORT_A_address_reg, HB1_ram_block2a23_PORT_B_address_reg, HB1_ram_block2a23_PORT_A_write_enable_reg, HB1_ram_block2a23_PORT_B_write_enable_reg, , , HB1_ram_block2a23_clock_0, HB1_ram_block2a23_clock_1, HB1_ram_block2a23_clock_enable_0, HB1_ram_block2a23_clock_enable_1, , );
HB1_ram_block2a23_PORT_A_data_out_reg = DFFE(HB1_ram_block2a23_PORT_A_data_out, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23 = HB1_ram_block2a23_PORT_A_data_out_reg[0];

--HB1M1264Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a23~PORTADATAOUT1 at M4K_X17_Y22
HB1_ram_block2a23_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a23_PORT_A_data_in_reg = DFFE(HB1_ram_block2a23_PORT_A_data_in, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_data_in = ~GND;
HB1_ram_block2a23_PORT_B_data_in_reg = DFFE(HB1_ram_block2a23_PORT_B_data_in, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a23_PORT_A_address_reg = DFFE(HB1_ram_block2a23_PORT_A_address, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a23_PORT_B_address_reg = DFFE(HB1_ram_block2a23_PORT_B_address, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_write_enable = GND;
HB1_ram_block2a23_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_A_write_enable, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_write_enable = GND;
HB1_ram_block2a23_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_B_write_enable, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a23_clock_1 = GND;
HB1_ram_block2a23_clock_enable_0 = JB3_w_anode3116w[3];
HB1_ram_block2a23_clock_enable_1 = GND;
HB1_ram_block2a23_PORT_A_data_out = MEMORY(HB1_ram_block2a23_PORT_A_data_in_reg, HB1_ram_block2a23_PORT_B_data_in_reg, HB1_ram_block2a23_PORT_A_address_reg, HB1_ram_block2a23_PORT_B_address_reg, HB1_ram_block2a23_PORT_A_write_enable_reg, HB1_ram_block2a23_PORT_B_write_enable_reg, , , HB1_ram_block2a23_clock_0, HB1_ram_block2a23_clock_1, HB1_ram_block2a23_clock_enable_0, HB1_ram_block2a23_clock_enable_1, , );
HB1_ram_block2a23_PORT_A_data_out_reg = DFFE(HB1_ram_block2a23_PORT_A_data_out, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1M1264Q = HB1_ram_block2a23_PORT_A_data_out_reg[1];

--HB1M1265Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a23~PORTADATAOUT2 at M4K_X17_Y22
HB1_ram_block2a23_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a23_PORT_A_data_in_reg = DFFE(HB1_ram_block2a23_PORT_A_data_in, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_data_in = ~GND;
HB1_ram_block2a23_PORT_B_data_in_reg = DFFE(HB1_ram_block2a23_PORT_B_data_in, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a23_PORT_A_address_reg = DFFE(HB1_ram_block2a23_PORT_A_address, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a23_PORT_B_address_reg = DFFE(HB1_ram_block2a23_PORT_B_address, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_write_enable = GND;
HB1_ram_block2a23_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_A_write_enable, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_write_enable = GND;
HB1_ram_block2a23_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_B_write_enable, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a23_clock_1 = GND;
HB1_ram_block2a23_clock_enable_0 = JB3_w_anode3116w[3];
HB1_ram_block2a23_clock_enable_1 = GND;
HB1_ram_block2a23_PORT_A_data_out = MEMORY(HB1_ram_block2a23_PORT_A_data_in_reg, HB1_ram_block2a23_PORT_B_data_in_reg, HB1_ram_block2a23_PORT_A_address_reg, HB1_ram_block2a23_PORT_B_address_reg, HB1_ram_block2a23_PORT_A_write_enable_reg, HB1_ram_block2a23_PORT_B_write_enable_reg, , , HB1_ram_block2a23_clock_0, HB1_ram_block2a23_clock_1, HB1_ram_block2a23_clock_enable_0, HB1_ram_block2a23_clock_enable_1, , );
HB1_ram_block2a23_PORT_A_data_out_reg = DFFE(HB1_ram_block2a23_PORT_A_data_out, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1M1265Q = HB1_ram_block2a23_PORT_A_data_out_reg[2];

--HB1M1266Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a23~PORTADATAOUT3 at M4K_X17_Y22
HB1_ram_block2a23_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a23_PORT_A_data_in_reg = DFFE(HB1_ram_block2a23_PORT_A_data_in, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_data_in = ~GND;
HB1_ram_block2a23_PORT_B_data_in_reg = DFFE(HB1_ram_block2a23_PORT_B_data_in, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a23_PORT_A_address_reg = DFFE(HB1_ram_block2a23_PORT_A_address, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a23_PORT_B_address_reg = DFFE(HB1_ram_block2a23_PORT_B_address, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_write_enable = GND;
HB1_ram_block2a23_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_A_write_enable, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_write_enable = GND;
HB1_ram_block2a23_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_B_write_enable, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a23_clock_1 = GND;
HB1_ram_block2a23_clock_enable_0 = JB3_w_anode3116w[3];
HB1_ram_block2a23_clock_enable_1 = GND;
HB1_ram_block2a23_PORT_A_data_out = MEMORY(HB1_ram_block2a23_PORT_A_data_in_reg, HB1_ram_block2a23_PORT_B_data_in_reg, HB1_ram_block2a23_PORT_A_address_reg, HB1_ram_block2a23_PORT_B_address_reg, HB1_ram_block2a23_PORT_A_write_enable_reg, HB1_ram_block2a23_PORT_B_write_enable_reg, , , HB1_ram_block2a23_clock_0, HB1_ram_block2a23_clock_1, HB1_ram_block2a23_clock_enable_0, HB1_ram_block2a23_clock_enable_1, , );
HB1_ram_block2a23_PORT_A_data_out_reg = DFFE(HB1_ram_block2a23_PORT_A_data_out, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1M1266Q = HB1_ram_block2a23_PORT_A_data_out_reg[3];

--HB1M1267Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a23~PORTADATAOUT4 at M4K_X17_Y22
HB1_ram_block2a23_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a23_PORT_A_data_in_reg = DFFE(HB1_ram_block2a23_PORT_A_data_in, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_data_in = ~GND;
HB1_ram_block2a23_PORT_B_data_in_reg = DFFE(HB1_ram_block2a23_PORT_B_data_in, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a23_PORT_A_address_reg = DFFE(HB1_ram_block2a23_PORT_A_address, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a23_PORT_B_address_reg = DFFE(HB1_ram_block2a23_PORT_B_address, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_write_enable = GND;
HB1_ram_block2a23_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_A_write_enable, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_write_enable = GND;
HB1_ram_block2a23_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_B_write_enable, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a23_clock_1 = GND;
HB1_ram_block2a23_clock_enable_0 = JB3_w_anode3116w[3];
HB1_ram_block2a23_clock_enable_1 = GND;
HB1_ram_block2a23_PORT_A_data_out = MEMORY(HB1_ram_block2a23_PORT_A_data_in_reg, HB1_ram_block2a23_PORT_B_data_in_reg, HB1_ram_block2a23_PORT_A_address_reg, HB1_ram_block2a23_PORT_B_address_reg, HB1_ram_block2a23_PORT_A_write_enable_reg, HB1_ram_block2a23_PORT_B_write_enable_reg, , , HB1_ram_block2a23_clock_0, HB1_ram_block2a23_clock_1, HB1_ram_block2a23_clock_enable_0, HB1_ram_block2a23_clock_enable_1, , );
HB1_ram_block2a23_PORT_A_data_out_reg = DFFE(HB1_ram_block2a23_PORT_A_data_out, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1M1267Q = HB1_ram_block2a23_PORT_A_data_out_reg[4];

--HB1M1268Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a23~PORTADATAOUT5 at M4K_X17_Y22
HB1_ram_block2a23_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a23_PORT_A_data_in_reg = DFFE(HB1_ram_block2a23_PORT_A_data_in, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_data_in = ~GND;
HB1_ram_block2a23_PORT_B_data_in_reg = DFFE(HB1_ram_block2a23_PORT_B_data_in, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a23_PORT_A_address_reg = DFFE(HB1_ram_block2a23_PORT_A_address, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a23_PORT_B_address_reg = DFFE(HB1_ram_block2a23_PORT_B_address, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_write_enable = GND;
HB1_ram_block2a23_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_A_write_enable, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_write_enable = GND;
HB1_ram_block2a23_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_B_write_enable, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a23_clock_1 = GND;
HB1_ram_block2a23_clock_enable_0 = JB3_w_anode3116w[3];
HB1_ram_block2a23_clock_enable_1 = GND;
HB1_ram_block2a23_PORT_A_data_out = MEMORY(HB1_ram_block2a23_PORT_A_data_in_reg, HB1_ram_block2a23_PORT_B_data_in_reg, HB1_ram_block2a23_PORT_A_address_reg, HB1_ram_block2a23_PORT_B_address_reg, HB1_ram_block2a23_PORT_A_write_enable_reg, HB1_ram_block2a23_PORT_B_write_enable_reg, , , HB1_ram_block2a23_clock_0, HB1_ram_block2a23_clock_1, HB1_ram_block2a23_clock_enable_0, HB1_ram_block2a23_clock_enable_1, , );
HB1_ram_block2a23_PORT_A_data_out_reg = DFFE(HB1_ram_block2a23_PORT_A_data_out, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1M1268Q = HB1_ram_block2a23_PORT_A_data_out_reg[5];

--HB1M1269Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a23~PORTADATAOUT6 at M4K_X17_Y22
HB1_ram_block2a23_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a23_PORT_A_data_in_reg = DFFE(HB1_ram_block2a23_PORT_A_data_in, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_data_in = ~GND;
HB1_ram_block2a23_PORT_B_data_in_reg = DFFE(HB1_ram_block2a23_PORT_B_data_in, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a23_PORT_A_address_reg = DFFE(HB1_ram_block2a23_PORT_A_address, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a23_PORT_B_address_reg = DFFE(HB1_ram_block2a23_PORT_B_address, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_write_enable = GND;
HB1_ram_block2a23_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_A_write_enable, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_write_enable = GND;
HB1_ram_block2a23_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_B_write_enable, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a23_clock_1 = GND;
HB1_ram_block2a23_clock_enable_0 = JB3_w_anode3116w[3];
HB1_ram_block2a23_clock_enable_1 = GND;
HB1_ram_block2a23_PORT_A_data_out = MEMORY(HB1_ram_block2a23_PORT_A_data_in_reg, HB1_ram_block2a23_PORT_B_data_in_reg, HB1_ram_block2a23_PORT_A_address_reg, HB1_ram_block2a23_PORT_B_address_reg, HB1_ram_block2a23_PORT_A_write_enable_reg, HB1_ram_block2a23_PORT_B_write_enable_reg, , , HB1_ram_block2a23_clock_0, HB1_ram_block2a23_clock_1, HB1_ram_block2a23_clock_enable_0, HB1_ram_block2a23_clock_enable_1, , );
HB1_ram_block2a23_PORT_A_data_out_reg = DFFE(HB1_ram_block2a23_PORT_A_data_out, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1M1269Q = HB1_ram_block2a23_PORT_A_data_out_reg[6];

--HB1M1270Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a23~PORTADATAOUT7 at M4K_X17_Y22
HB1_ram_block2a23_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a23_PORT_A_data_in_reg = DFFE(HB1_ram_block2a23_PORT_A_data_in, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_data_in = ~GND;
HB1_ram_block2a23_PORT_B_data_in_reg = DFFE(HB1_ram_block2a23_PORT_B_data_in, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a23_PORT_A_address_reg = DFFE(HB1_ram_block2a23_PORT_A_address, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a23_PORT_B_address_reg = DFFE(HB1_ram_block2a23_PORT_B_address, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_PORT_A_write_enable = GND;
HB1_ram_block2a23_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_A_write_enable, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1_ram_block2a23_PORT_B_write_enable = GND;
HB1_ram_block2a23_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a23_PORT_B_write_enable, HB1_ram_block2a23_clock_1, , , HB1_ram_block2a23_clock_enable_1);
HB1_ram_block2a23_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a23_clock_1 = GND;
HB1_ram_block2a23_clock_enable_0 = JB3_w_anode3116w[3];
HB1_ram_block2a23_clock_enable_1 = GND;
HB1_ram_block2a23_PORT_A_data_out = MEMORY(HB1_ram_block2a23_PORT_A_data_in_reg, HB1_ram_block2a23_PORT_B_data_in_reg, HB1_ram_block2a23_PORT_A_address_reg, HB1_ram_block2a23_PORT_B_address_reg, HB1_ram_block2a23_PORT_A_write_enable_reg, HB1_ram_block2a23_PORT_B_write_enable_reg, , , HB1_ram_block2a23_clock_0, HB1_ram_block2a23_clock_1, HB1_ram_block2a23_clock_enable_0, HB1_ram_block2a23_clock_enable_1, , );
HB1_ram_block2a23_PORT_A_data_out_reg = DFFE(HB1_ram_block2a23_PORT_A_data_out, HB1_ram_block2a23_clock_0, , , HB1_ram_block2a23_clock_enable_0);
HB1M1270Q = HB1_ram_block2a23_PORT_A_data_out_reg[7];


--KB1L221 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6491w~45 at LCCOMB_X18_Y22_N0
KB1L221 = KB1L220 & (HB1M1268Q # !HB1_address_reg_a[6]) # !KB1L220 & HB1M1162Q & HB1_address_reg_a[6];


--KB1L49 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[5]~5034 at LCCOMB_X18_Y20_N16
KB1L49 = HB1_address_reg_a[9] & (KB1L223) # !HB1_address_reg_a[9] & KB1L221;


--HB1_ram_block2a17 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a17 at M4K_X41_Y19
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a17_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a17_PORT_A_data_in_reg = DFFE(HB1_ram_block2a17_PORT_A_data_in, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_data_in = ~GND;
HB1_ram_block2a17_PORT_B_data_in_reg = DFFE(HB1_ram_block2a17_PORT_B_data_in, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a17_PORT_A_address_reg = DFFE(HB1_ram_block2a17_PORT_A_address, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a17_PORT_B_address_reg = DFFE(HB1_ram_block2a17_PORT_B_address, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_write_enable = GND;
HB1_ram_block2a17_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_A_write_enable, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_write_enable = GND;
HB1_ram_block2a17_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_B_write_enable, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a17_clock_1 = GND;
HB1_ram_block2a17_clock_enable_0 = JB3_w_anode3056w[3];
HB1_ram_block2a17_clock_enable_1 = GND;
HB1_ram_block2a17_PORT_A_data_out = MEMORY(HB1_ram_block2a17_PORT_A_data_in_reg, HB1_ram_block2a17_PORT_B_data_in_reg, HB1_ram_block2a17_PORT_A_address_reg, HB1_ram_block2a17_PORT_B_address_reg, HB1_ram_block2a17_PORT_A_write_enable_reg, HB1_ram_block2a17_PORT_B_write_enable_reg, , , HB1_ram_block2a17_clock_0, HB1_ram_block2a17_clock_1, HB1_ram_block2a17_clock_enable_0, HB1_ram_block2a17_clock_enable_1, , );
HB1_ram_block2a17_PORT_A_data_out_reg = DFFE(HB1_ram_block2a17_PORT_A_data_out, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17 = HB1_ram_block2a17_PORT_A_data_out_reg[0];

--HB1M946Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a17~PORTADATAOUT1 at M4K_X41_Y19
HB1_ram_block2a17_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a17_PORT_A_data_in_reg = DFFE(HB1_ram_block2a17_PORT_A_data_in, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_data_in = ~GND;
HB1_ram_block2a17_PORT_B_data_in_reg = DFFE(HB1_ram_block2a17_PORT_B_data_in, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a17_PORT_A_address_reg = DFFE(HB1_ram_block2a17_PORT_A_address, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a17_PORT_B_address_reg = DFFE(HB1_ram_block2a17_PORT_B_address, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_write_enable = GND;
HB1_ram_block2a17_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_A_write_enable, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_write_enable = GND;
HB1_ram_block2a17_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_B_write_enable, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a17_clock_1 = GND;
HB1_ram_block2a17_clock_enable_0 = JB3_w_anode3056w[3];
HB1_ram_block2a17_clock_enable_1 = GND;
HB1_ram_block2a17_PORT_A_data_out = MEMORY(HB1_ram_block2a17_PORT_A_data_in_reg, HB1_ram_block2a17_PORT_B_data_in_reg, HB1_ram_block2a17_PORT_A_address_reg, HB1_ram_block2a17_PORT_B_address_reg, HB1_ram_block2a17_PORT_A_write_enable_reg, HB1_ram_block2a17_PORT_B_write_enable_reg, , , HB1_ram_block2a17_clock_0, HB1_ram_block2a17_clock_1, HB1_ram_block2a17_clock_enable_0, HB1_ram_block2a17_clock_enable_1, , );
HB1_ram_block2a17_PORT_A_data_out_reg = DFFE(HB1_ram_block2a17_PORT_A_data_out, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1M946Q = HB1_ram_block2a17_PORT_A_data_out_reg[1];

--HB1M947Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a17~PORTADATAOUT2 at M4K_X41_Y19
HB1_ram_block2a17_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a17_PORT_A_data_in_reg = DFFE(HB1_ram_block2a17_PORT_A_data_in, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_data_in = ~GND;
HB1_ram_block2a17_PORT_B_data_in_reg = DFFE(HB1_ram_block2a17_PORT_B_data_in, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a17_PORT_A_address_reg = DFFE(HB1_ram_block2a17_PORT_A_address, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a17_PORT_B_address_reg = DFFE(HB1_ram_block2a17_PORT_B_address, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_write_enable = GND;
HB1_ram_block2a17_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_A_write_enable, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_write_enable = GND;
HB1_ram_block2a17_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_B_write_enable, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a17_clock_1 = GND;
HB1_ram_block2a17_clock_enable_0 = JB3_w_anode3056w[3];
HB1_ram_block2a17_clock_enable_1 = GND;
HB1_ram_block2a17_PORT_A_data_out = MEMORY(HB1_ram_block2a17_PORT_A_data_in_reg, HB1_ram_block2a17_PORT_B_data_in_reg, HB1_ram_block2a17_PORT_A_address_reg, HB1_ram_block2a17_PORT_B_address_reg, HB1_ram_block2a17_PORT_A_write_enable_reg, HB1_ram_block2a17_PORT_B_write_enable_reg, , , HB1_ram_block2a17_clock_0, HB1_ram_block2a17_clock_1, HB1_ram_block2a17_clock_enable_0, HB1_ram_block2a17_clock_enable_1, , );
HB1_ram_block2a17_PORT_A_data_out_reg = DFFE(HB1_ram_block2a17_PORT_A_data_out, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1M947Q = HB1_ram_block2a17_PORT_A_data_out_reg[2];

--HB1M948Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a17~PORTADATAOUT3 at M4K_X41_Y19
HB1_ram_block2a17_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a17_PORT_A_data_in_reg = DFFE(HB1_ram_block2a17_PORT_A_data_in, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_data_in = ~GND;
HB1_ram_block2a17_PORT_B_data_in_reg = DFFE(HB1_ram_block2a17_PORT_B_data_in, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a17_PORT_A_address_reg = DFFE(HB1_ram_block2a17_PORT_A_address, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a17_PORT_B_address_reg = DFFE(HB1_ram_block2a17_PORT_B_address, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_write_enable = GND;
HB1_ram_block2a17_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_A_write_enable, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_write_enable = GND;
HB1_ram_block2a17_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_B_write_enable, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a17_clock_1 = GND;
HB1_ram_block2a17_clock_enable_0 = JB3_w_anode3056w[3];
HB1_ram_block2a17_clock_enable_1 = GND;
HB1_ram_block2a17_PORT_A_data_out = MEMORY(HB1_ram_block2a17_PORT_A_data_in_reg, HB1_ram_block2a17_PORT_B_data_in_reg, HB1_ram_block2a17_PORT_A_address_reg, HB1_ram_block2a17_PORT_B_address_reg, HB1_ram_block2a17_PORT_A_write_enable_reg, HB1_ram_block2a17_PORT_B_write_enable_reg, , , HB1_ram_block2a17_clock_0, HB1_ram_block2a17_clock_1, HB1_ram_block2a17_clock_enable_0, HB1_ram_block2a17_clock_enable_1, , );
HB1_ram_block2a17_PORT_A_data_out_reg = DFFE(HB1_ram_block2a17_PORT_A_data_out, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1M948Q = HB1_ram_block2a17_PORT_A_data_out_reg[3];

--HB1M949Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a17~PORTADATAOUT4 at M4K_X41_Y19
HB1_ram_block2a17_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a17_PORT_A_data_in_reg = DFFE(HB1_ram_block2a17_PORT_A_data_in, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_data_in = ~GND;
HB1_ram_block2a17_PORT_B_data_in_reg = DFFE(HB1_ram_block2a17_PORT_B_data_in, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a17_PORT_A_address_reg = DFFE(HB1_ram_block2a17_PORT_A_address, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a17_PORT_B_address_reg = DFFE(HB1_ram_block2a17_PORT_B_address, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_write_enable = GND;
HB1_ram_block2a17_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_A_write_enable, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_write_enable = GND;
HB1_ram_block2a17_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_B_write_enable, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a17_clock_1 = GND;
HB1_ram_block2a17_clock_enable_0 = JB3_w_anode3056w[3];
HB1_ram_block2a17_clock_enable_1 = GND;
HB1_ram_block2a17_PORT_A_data_out = MEMORY(HB1_ram_block2a17_PORT_A_data_in_reg, HB1_ram_block2a17_PORT_B_data_in_reg, HB1_ram_block2a17_PORT_A_address_reg, HB1_ram_block2a17_PORT_B_address_reg, HB1_ram_block2a17_PORT_A_write_enable_reg, HB1_ram_block2a17_PORT_B_write_enable_reg, , , HB1_ram_block2a17_clock_0, HB1_ram_block2a17_clock_1, HB1_ram_block2a17_clock_enable_0, HB1_ram_block2a17_clock_enable_1, , );
HB1_ram_block2a17_PORT_A_data_out_reg = DFFE(HB1_ram_block2a17_PORT_A_data_out, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1M949Q = HB1_ram_block2a17_PORT_A_data_out_reg[4];

--HB1M950Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a17~PORTADATAOUT5 at M4K_X41_Y19
HB1_ram_block2a17_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a17_PORT_A_data_in_reg = DFFE(HB1_ram_block2a17_PORT_A_data_in, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_data_in = ~GND;
HB1_ram_block2a17_PORT_B_data_in_reg = DFFE(HB1_ram_block2a17_PORT_B_data_in, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a17_PORT_A_address_reg = DFFE(HB1_ram_block2a17_PORT_A_address, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a17_PORT_B_address_reg = DFFE(HB1_ram_block2a17_PORT_B_address, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_write_enable = GND;
HB1_ram_block2a17_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_A_write_enable, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_write_enable = GND;
HB1_ram_block2a17_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_B_write_enable, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a17_clock_1 = GND;
HB1_ram_block2a17_clock_enable_0 = JB3_w_anode3056w[3];
HB1_ram_block2a17_clock_enable_1 = GND;
HB1_ram_block2a17_PORT_A_data_out = MEMORY(HB1_ram_block2a17_PORT_A_data_in_reg, HB1_ram_block2a17_PORT_B_data_in_reg, HB1_ram_block2a17_PORT_A_address_reg, HB1_ram_block2a17_PORT_B_address_reg, HB1_ram_block2a17_PORT_A_write_enable_reg, HB1_ram_block2a17_PORT_B_write_enable_reg, , , HB1_ram_block2a17_clock_0, HB1_ram_block2a17_clock_1, HB1_ram_block2a17_clock_enable_0, HB1_ram_block2a17_clock_enable_1, , );
HB1_ram_block2a17_PORT_A_data_out_reg = DFFE(HB1_ram_block2a17_PORT_A_data_out, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1M950Q = HB1_ram_block2a17_PORT_A_data_out_reg[5];

--HB1M951Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a17~PORTADATAOUT6 at M4K_X41_Y19
HB1_ram_block2a17_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a17_PORT_A_data_in_reg = DFFE(HB1_ram_block2a17_PORT_A_data_in, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_data_in = ~GND;
HB1_ram_block2a17_PORT_B_data_in_reg = DFFE(HB1_ram_block2a17_PORT_B_data_in, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a17_PORT_A_address_reg = DFFE(HB1_ram_block2a17_PORT_A_address, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a17_PORT_B_address_reg = DFFE(HB1_ram_block2a17_PORT_B_address, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_write_enable = GND;
HB1_ram_block2a17_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_A_write_enable, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_write_enable = GND;
HB1_ram_block2a17_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_B_write_enable, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a17_clock_1 = GND;
HB1_ram_block2a17_clock_enable_0 = JB3_w_anode3056w[3];
HB1_ram_block2a17_clock_enable_1 = GND;
HB1_ram_block2a17_PORT_A_data_out = MEMORY(HB1_ram_block2a17_PORT_A_data_in_reg, HB1_ram_block2a17_PORT_B_data_in_reg, HB1_ram_block2a17_PORT_A_address_reg, HB1_ram_block2a17_PORT_B_address_reg, HB1_ram_block2a17_PORT_A_write_enable_reg, HB1_ram_block2a17_PORT_B_write_enable_reg, , , HB1_ram_block2a17_clock_0, HB1_ram_block2a17_clock_1, HB1_ram_block2a17_clock_enable_0, HB1_ram_block2a17_clock_enable_1, , );
HB1_ram_block2a17_PORT_A_data_out_reg = DFFE(HB1_ram_block2a17_PORT_A_data_out, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1M951Q = HB1_ram_block2a17_PORT_A_data_out_reg[6];

--HB1M952Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a17~PORTADATAOUT7 at M4K_X41_Y19
HB1_ram_block2a17_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a17_PORT_A_data_in_reg = DFFE(HB1_ram_block2a17_PORT_A_data_in, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_data_in = ~GND;
HB1_ram_block2a17_PORT_B_data_in_reg = DFFE(HB1_ram_block2a17_PORT_B_data_in, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a17_PORT_A_address_reg = DFFE(HB1_ram_block2a17_PORT_A_address, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a17_PORT_B_address_reg = DFFE(HB1_ram_block2a17_PORT_B_address, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_PORT_A_write_enable = GND;
HB1_ram_block2a17_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_A_write_enable, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1_ram_block2a17_PORT_B_write_enable = GND;
HB1_ram_block2a17_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a17_PORT_B_write_enable, HB1_ram_block2a17_clock_1, , , HB1_ram_block2a17_clock_enable_1);
HB1_ram_block2a17_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a17_clock_1 = GND;
HB1_ram_block2a17_clock_enable_0 = JB3_w_anode3056w[3];
HB1_ram_block2a17_clock_enable_1 = GND;
HB1_ram_block2a17_PORT_A_data_out = MEMORY(HB1_ram_block2a17_PORT_A_data_in_reg, HB1_ram_block2a17_PORT_B_data_in_reg, HB1_ram_block2a17_PORT_A_address_reg, HB1_ram_block2a17_PORT_B_address_reg, HB1_ram_block2a17_PORT_A_write_enable_reg, HB1_ram_block2a17_PORT_B_write_enable_reg, , , HB1_ram_block2a17_clock_0, HB1_ram_block2a17_clock_1, HB1_ram_block2a17_clock_enable_0, HB1_ram_block2a17_clock_enable_1, , );
HB1_ram_block2a17_PORT_A_data_out_reg = DFFE(HB1_ram_block2a17_PORT_A_data_out, HB1_ram_block2a17_clock_0, , , HB1_ram_block2a17_clock_enable_0);
HB1M952Q = HB1_ram_block2a17_PORT_A_data_out_reg[7];


--HB1_ram_block2a18 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a18 at M4K_X41_Y25
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a18_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a18_PORT_A_data_in_reg = DFFE(HB1_ram_block2a18_PORT_A_data_in, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_data_in = ~GND;
HB1_ram_block2a18_PORT_B_data_in_reg = DFFE(HB1_ram_block2a18_PORT_B_data_in, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a18_PORT_A_address_reg = DFFE(HB1_ram_block2a18_PORT_A_address, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a18_PORT_B_address_reg = DFFE(HB1_ram_block2a18_PORT_B_address, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_write_enable = GND;
HB1_ram_block2a18_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_A_write_enable, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_write_enable = GND;
HB1_ram_block2a18_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_B_write_enable, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a18_clock_1 = GND;
HB1_ram_block2a18_clock_enable_0 = JB3_w_anode3066w[3];
HB1_ram_block2a18_clock_enable_1 = GND;
HB1_ram_block2a18_PORT_A_data_out = MEMORY(HB1_ram_block2a18_PORT_A_data_in_reg, HB1_ram_block2a18_PORT_B_data_in_reg, HB1_ram_block2a18_PORT_A_address_reg, HB1_ram_block2a18_PORT_B_address_reg, HB1_ram_block2a18_PORT_A_write_enable_reg, HB1_ram_block2a18_PORT_B_write_enable_reg, , , HB1_ram_block2a18_clock_0, HB1_ram_block2a18_clock_1, HB1_ram_block2a18_clock_enable_0, HB1_ram_block2a18_clock_enable_1, , );
HB1_ram_block2a18_PORT_A_data_out_reg = DFFE(HB1_ram_block2a18_PORT_A_data_out, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18 = HB1_ram_block2a18_PORT_A_data_out_reg[0];

--HB1M999Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a18~PORTADATAOUT1 at M4K_X41_Y25
HB1_ram_block2a18_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a18_PORT_A_data_in_reg = DFFE(HB1_ram_block2a18_PORT_A_data_in, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_data_in = ~GND;
HB1_ram_block2a18_PORT_B_data_in_reg = DFFE(HB1_ram_block2a18_PORT_B_data_in, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a18_PORT_A_address_reg = DFFE(HB1_ram_block2a18_PORT_A_address, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a18_PORT_B_address_reg = DFFE(HB1_ram_block2a18_PORT_B_address, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_write_enable = GND;
HB1_ram_block2a18_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_A_write_enable, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_write_enable = GND;
HB1_ram_block2a18_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_B_write_enable, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a18_clock_1 = GND;
HB1_ram_block2a18_clock_enable_0 = JB3_w_anode3066w[3];
HB1_ram_block2a18_clock_enable_1 = GND;
HB1_ram_block2a18_PORT_A_data_out = MEMORY(HB1_ram_block2a18_PORT_A_data_in_reg, HB1_ram_block2a18_PORT_B_data_in_reg, HB1_ram_block2a18_PORT_A_address_reg, HB1_ram_block2a18_PORT_B_address_reg, HB1_ram_block2a18_PORT_A_write_enable_reg, HB1_ram_block2a18_PORT_B_write_enable_reg, , , HB1_ram_block2a18_clock_0, HB1_ram_block2a18_clock_1, HB1_ram_block2a18_clock_enable_0, HB1_ram_block2a18_clock_enable_1, , );
HB1_ram_block2a18_PORT_A_data_out_reg = DFFE(HB1_ram_block2a18_PORT_A_data_out, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1M999Q = HB1_ram_block2a18_PORT_A_data_out_reg[1];

--HB1M1000Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a18~PORTADATAOUT2 at M4K_X41_Y25
HB1_ram_block2a18_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a18_PORT_A_data_in_reg = DFFE(HB1_ram_block2a18_PORT_A_data_in, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_data_in = ~GND;
HB1_ram_block2a18_PORT_B_data_in_reg = DFFE(HB1_ram_block2a18_PORT_B_data_in, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a18_PORT_A_address_reg = DFFE(HB1_ram_block2a18_PORT_A_address, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a18_PORT_B_address_reg = DFFE(HB1_ram_block2a18_PORT_B_address, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_write_enable = GND;
HB1_ram_block2a18_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_A_write_enable, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_write_enable = GND;
HB1_ram_block2a18_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_B_write_enable, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a18_clock_1 = GND;
HB1_ram_block2a18_clock_enable_0 = JB3_w_anode3066w[3];
HB1_ram_block2a18_clock_enable_1 = GND;
HB1_ram_block2a18_PORT_A_data_out = MEMORY(HB1_ram_block2a18_PORT_A_data_in_reg, HB1_ram_block2a18_PORT_B_data_in_reg, HB1_ram_block2a18_PORT_A_address_reg, HB1_ram_block2a18_PORT_B_address_reg, HB1_ram_block2a18_PORT_A_write_enable_reg, HB1_ram_block2a18_PORT_B_write_enable_reg, , , HB1_ram_block2a18_clock_0, HB1_ram_block2a18_clock_1, HB1_ram_block2a18_clock_enable_0, HB1_ram_block2a18_clock_enable_1, , );
HB1_ram_block2a18_PORT_A_data_out_reg = DFFE(HB1_ram_block2a18_PORT_A_data_out, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1M1000Q = HB1_ram_block2a18_PORT_A_data_out_reg[2];

--HB1M1001Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a18~PORTADATAOUT3 at M4K_X41_Y25
HB1_ram_block2a18_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a18_PORT_A_data_in_reg = DFFE(HB1_ram_block2a18_PORT_A_data_in, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_data_in = ~GND;
HB1_ram_block2a18_PORT_B_data_in_reg = DFFE(HB1_ram_block2a18_PORT_B_data_in, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a18_PORT_A_address_reg = DFFE(HB1_ram_block2a18_PORT_A_address, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a18_PORT_B_address_reg = DFFE(HB1_ram_block2a18_PORT_B_address, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_write_enable = GND;
HB1_ram_block2a18_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_A_write_enable, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_write_enable = GND;
HB1_ram_block2a18_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_B_write_enable, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a18_clock_1 = GND;
HB1_ram_block2a18_clock_enable_0 = JB3_w_anode3066w[3];
HB1_ram_block2a18_clock_enable_1 = GND;
HB1_ram_block2a18_PORT_A_data_out = MEMORY(HB1_ram_block2a18_PORT_A_data_in_reg, HB1_ram_block2a18_PORT_B_data_in_reg, HB1_ram_block2a18_PORT_A_address_reg, HB1_ram_block2a18_PORT_B_address_reg, HB1_ram_block2a18_PORT_A_write_enable_reg, HB1_ram_block2a18_PORT_B_write_enable_reg, , , HB1_ram_block2a18_clock_0, HB1_ram_block2a18_clock_1, HB1_ram_block2a18_clock_enable_0, HB1_ram_block2a18_clock_enable_1, , );
HB1_ram_block2a18_PORT_A_data_out_reg = DFFE(HB1_ram_block2a18_PORT_A_data_out, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1M1001Q = HB1_ram_block2a18_PORT_A_data_out_reg[3];

--HB1M1002Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a18~PORTADATAOUT4 at M4K_X41_Y25
HB1_ram_block2a18_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a18_PORT_A_data_in_reg = DFFE(HB1_ram_block2a18_PORT_A_data_in, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_data_in = ~GND;
HB1_ram_block2a18_PORT_B_data_in_reg = DFFE(HB1_ram_block2a18_PORT_B_data_in, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a18_PORT_A_address_reg = DFFE(HB1_ram_block2a18_PORT_A_address, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a18_PORT_B_address_reg = DFFE(HB1_ram_block2a18_PORT_B_address, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_write_enable = GND;
HB1_ram_block2a18_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_A_write_enable, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_write_enable = GND;
HB1_ram_block2a18_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_B_write_enable, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a18_clock_1 = GND;
HB1_ram_block2a18_clock_enable_0 = JB3_w_anode3066w[3];
HB1_ram_block2a18_clock_enable_1 = GND;
HB1_ram_block2a18_PORT_A_data_out = MEMORY(HB1_ram_block2a18_PORT_A_data_in_reg, HB1_ram_block2a18_PORT_B_data_in_reg, HB1_ram_block2a18_PORT_A_address_reg, HB1_ram_block2a18_PORT_B_address_reg, HB1_ram_block2a18_PORT_A_write_enable_reg, HB1_ram_block2a18_PORT_B_write_enable_reg, , , HB1_ram_block2a18_clock_0, HB1_ram_block2a18_clock_1, HB1_ram_block2a18_clock_enable_0, HB1_ram_block2a18_clock_enable_1, , );
HB1_ram_block2a18_PORT_A_data_out_reg = DFFE(HB1_ram_block2a18_PORT_A_data_out, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1M1002Q = HB1_ram_block2a18_PORT_A_data_out_reg[4];

--HB1M1003Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a18~PORTADATAOUT5 at M4K_X41_Y25
HB1_ram_block2a18_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a18_PORT_A_data_in_reg = DFFE(HB1_ram_block2a18_PORT_A_data_in, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_data_in = ~GND;
HB1_ram_block2a18_PORT_B_data_in_reg = DFFE(HB1_ram_block2a18_PORT_B_data_in, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a18_PORT_A_address_reg = DFFE(HB1_ram_block2a18_PORT_A_address, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a18_PORT_B_address_reg = DFFE(HB1_ram_block2a18_PORT_B_address, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_write_enable = GND;
HB1_ram_block2a18_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_A_write_enable, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_write_enable = GND;
HB1_ram_block2a18_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_B_write_enable, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a18_clock_1 = GND;
HB1_ram_block2a18_clock_enable_0 = JB3_w_anode3066w[3];
HB1_ram_block2a18_clock_enable_1 = GND;
HB1_ram_block2a18_PORT_A_data_out = MEMORY(HB1_ram_block2a18_PORT_A_data_in_reg, HB1_ram_block2a18_PORT_B_data_in_reg, HB1_ram_block2a18_PORT_A_address_reg, HB1_ram_block2a18_PORT_B_address_reg, HB1_ram_block2a18_PORT_A_write_enable_reg, HB1_ram_block2a18_PORT_B_write_enable_reg, , , HB1_ram_block2a18_clock_0, HB1_ram_block2a18_clock_1, HB1_ram_block2a18_clock_enable_0, HB1_ram_block2a18_clock_enable_1, , );
HB1_ram_block2a18_PORT_A_data_out_reg = DFFE(HB1_ram_block2a18_PORT_A_data_out, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1M1003Q = HB1_ram_block2a18_PORT_A_data_out_reg[5];

--HB1M1004Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a18~PORTADATAOUT6 at M4K_X41_Y25
HB1_ram_block2a18_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a18_PORT_A_data_in_reg = DFFE(HB1_ram_block2a18_PORT_A_data_in, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_data_in = ~GND;
HB1_ram_block2a18_PORT_B_data_in_reg = DFFE(HB1_ram_block2a18_PORT_B_data_in, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a18_PORT_A_address_reg = DFFE(HB1_ram_block2a18_PORT_A_address, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a18_PORT_B_address_reg = DFFE(HB1_ram_block2a18_PORT_B_address, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_write_enable = GND;
HB1_ram_block2a18_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_A_write_enable, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_write_enable = GND;
HB1_ram_block2a18_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_B_write_enable, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a18_clock_1 = GND;
HB1_ram_block2a18_clock_enable_0 = JB3_w_anode3066w[3];
HB1_ram_block2a18_clock_enable_1 = GND;
HB1_ram_block2a18_PORT_A_data_out = MEMORY(HB1_ram_block2a18_PORT_A_data_in_reg, HB1_ram_block2a18_PORT_B_data_in_reg, HB1_ram_block2a18_PORT_A_address_reg, HB1_ram_block2a18_PORT_B_address_reg, HB1_ram_block2a18_PORT_A_write_enable_reg, HB1_ram_block2a18_PORT_B_write_enable_reg, , , HB1_ram_block2a18_clock_0, HB1_ram_block2a18_clock_1, HB1_ram_block2a18_clock_enable_0, HB1_ram_block2a18_clock_enable_1, , );
HB1_ram_block2a18_PORT_A_data_out_reg = DFFE(HB1_ram_block2a18_PORT_A_data_out, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1M1004Q = HB1_ram_block2a18_PORT_A_data_out_reg[6];

--HB1M1005Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a18~PORTADATAOUT7 at M4K_X41_Y25
HB1_ram_block2a18_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a18_PORT_A_data_in_reg = DFFE(HB1_ram_block2a18_PORT_A_data_in, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_data_in = ~GND;
HB1_ram_block2a18_PORT_B_data_in_reg = DFFE(HB1_ram_block2a18_PORT_B_data_in, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a18_PORT_A_address_reg = DFFE(HB1_ram_block2a18_PORT_A_address, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a18_PORT_B_address_reg = DFFE(HB1_ram_block2a18_PORT_B_address, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_PORT_A_write_enable = GND;
HB1_ram_block2a18_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_A_write_enable, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1_ram_block2a18_PORT_B_write_enable = GND;
HB1_ram_block2a18_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a18_PORT_B_write_enable, HB1_ram_block2a18_clock_1, , , HB1_ram_block2a18_clock_enable_1);
HB1_ram_block2a18_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a18_clock_1 = GND;
HB1_ram_block2a18_clock_enable_0 = JB3_w_anode3066w[3];
HB1_ram_block2a18_clock_enable_1 = GND;
HB1_ram_block2a18_PORT_A_data_out = MEMORY(HB1_ram_block2a18_PORT_A_data_in_reg, HB1_ram_block2a18_PORT_B_data_in_reg, HB1_ram_block2a18_PORT_A_address_reg, HB1_ram_block2a18_PORT_B_address_reg, HB1_ram_block2a18_PORT_A_write_enable_reg, HB1_ram_block2a18_PORT_B_write_enable_reg, , , HB1_ram_block2a18_clock_0, HB1_ram_block2a18_clock_1, HB1_ram_block2a18_clock_enable_0, HB1_ram_block2a18_clock_enable_1, , );
HB1_ram_block2a18_PORT_A_data_out_reg = DFFE(HB1_ram_block2a18_PORT_A_data_out, HB1_ram_block2a18_clock_0, , , HB1_ram_block2a18_clock_enable_0);
HB1M1005Q = HB1_ram_block2a18_PORT_A_data_out_reg[7];


--HB1_ram_block2a16 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a16 at M4K_X41_Y16
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a16_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a16_PORT_A_data_in_reg = DFFE(HB1_ram_block2a16_PORT_A_data_in, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_data_in = ~GND;
HB1_ram_block2a16_PORT_B_data_in_reg = DFFE(HB1_ram_block2a16_PORT_B_data_in, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a16_PORT_A_address_reg = DFFE(HB1_ram_block2a16_PORT_A_address, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a16_PORT_B_address_reg = DFFE(HB1_ram_block2a16_PORT_B_address, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_write_enable = GND;
HB1_ram_block2a16_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_A_write_enable, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_write_enable = GND;
HB1_ram_block2a16_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_B_write_enable, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a16_clock_1 = GND;
HB1_ram_block2a16_clock_enable_0 = JB3_w_anode3045w[3];
HB1_ram_block2a16_clock_enable_1 = GND;
HB1_ram_block2a16_PORT_A_data_out = MEMORY(HB1_ram_block2a16_PORT_A_data_in_reg, HB1_ram_block2a16_PORT_B_data_in_reg, HB1_ram_block2a16_PORT_A_address_reg, HB1_ram_block2a16_PORT_B_address_reg, HB1_ram_block2a16_PORT_A_write_enable_reg, HB1_ram_block2a16_PORT_B_write_enable_reg, , , HB1_ram_block2a16_clock_0, HB1_ram_block2a16_clock_1, HB1_ram_block2a16_clock_enable_0, HB1_ram_block2a16_clock_enable_1, , );
HB1_ram_block2a16_PORT_A_data_out_reg = DFFE(HB1_ram_block2a16_PORT_A_data_out, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16 = HB1_ram_block2a16_PORT_A_data_out_reg[0];

--HB1M893Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a16~PORTADATAOUT1 at M4K_X41_Y16
HB1_ram_block2a16_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a16_PORT_A_data_in_reg = DFFE(HB1_ram_block2a16_PORT_A_data_in, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_data_in = ~GND;
HB1_ram_block2a16_PORT_B_data_in_reg = DFFE(HB1_ram_block2a16_PORT_B_data_in, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a16_PORT_A_address_reg = DFFE(HB1_ram_block2a16_PORT_A_address, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a16_PORT_B_address_reg = DFFE(HB1_ram_block2a16_PORT_B_address, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_write_enable = GND;
HB1_ram_block2a16_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_A_write_enable, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_write_enable = GND;
HB1_ram_block2a16_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_B_write_enable, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a16_clock_1 = GND;
HB1_ram_block2a16_clock_enable_0 = JB3_w_anode3045w[3];
HB1_ram_block2a16_clock_enable_1 = GND;
HB1_ram_block2a16_PORT_A_data_out = MEMORY(HB1_ram_block2a16_PORT_A_data_in_reg, HB1_ram_block2a16_PORT_B_data_in_reg, HB1_ram_block2a16_PORT_A_address_reg, HB1_ram_block2a16_PORT_B_address_reg, HB1_ram_block2a16_PORT_A_write_enable_reg, HB1_ram_block2a16_PORT_B_write_enable_reg, , , HB1_ram_block2a16_clock_0, HB1_ram_block2a16_clock_1, HB1_ram_block2a16_clock_enable_0, HB1_ram_block2a16_clock_enable_1, , );
HB1_ram_block2a16_PORT_A_data_out_reg = DFFE(HB1_ram_block2a16_PORT_A_data_out, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1M893Q = HB1_ram_block2a16_PORT_A_data_out_reg[1];

--HB1M894Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a16~PORTADATAOUT2 at M4K_X41_Y16
HB1_ram_block2a16_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a16_PORT_A_data_in_reg = DFFE(HB1_ram_block2a16_PORT_A_data_in, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_data_in = ~GND;
HB1_ram_block2a16_PORT_B_data_in_reg = DFFE(HB1_ram_block2a16_PORT_B_data_in, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a16_PORT_A_address_reg = DFFE(HB1_ram_block2a16_PORT_A_address, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a16_PORT_B_address_reg = DFFE(HB1_ram_block2a16_PORT_B_address, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_write_enable = GND;
HB1_ram_block2a16_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_A_write_enable, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_write_enable = GND;
HB1_ram_block2a16_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_B_write_enable, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a16_clock_1 = GND;
HB1_ram_block2a16_clock_enable_0 = JB3_w_anode3045w[3];
HB1_ram_block2a16_clock_enable_1 = GND;
HB1_ram_block2a16_PORT_A_data_out = MEMORY(HB1_ram_block2a16_PORT_A_data_in_reg, HB1_ram_block2a16_PORT_B_data_in_reg, HB1_ram_block2a16_PORT_A_address_reg, HB1_ram_block2a16_PORT_B_address_reg, HB1_ram_block2a16_PORT_A_write_enable_reg, HB1_ram_block2a16_PORT_B_write_enable_reg, , , HB1_ram_block2a16_clock_0, HB1_ram_block2a16_clock_1, HB1_ram_block2a16_clock_enable_0, HB1_ram_block2a16_clock_enable_1, , );
HB1_ram_block2a16_PORT_A_data_out_reg = DFFE(HB1_ram_block2a16_PORT_A_data_out, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1M894Q = HB1_ram_block2a16_PORT_A_data_out_reg[2];

--HB1M895Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a16~PORTADATAOUT3 at M4K_X41_Y16
HB1_ram_block2a16_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a16_PORT_A_data_in_reg = DFFE(HB1_ram_block2a16_PORT_A_data_in, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_data_in = ~GND;
HB1_ram_block2a16_PORT_B_data_in_reg = DFFE(HB1_ram_block2a16_PORT_B_data_in, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a16_PORT_A_address_reg = DFFE(HB1_ram_block2a16_PORT_A_address, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a16_PORT_B_address_reg = DFFE(HB1_ram_block2a16_PORT_B_address, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_write_enable = GND;
HB1_ram_block2a16_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_A_write_enable, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_write_enable = GND;
HB1_ram_block2a16_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_B_write_enable, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a16_clock_1 = GND;
HB1_ram_block2a16_clock_enable_0 = JB3_w_anode3045w[3];
HB1_ram_block2a16_clock_enable_1 = GND;
HB1_ram_block2a16_PORT_A_data_out = MEMORY(HB1_ram_block2a16_PORT_A_data_in_reg, HB1_ram_block2a16_PORT_B_data_in_reg, HB1_ram_block2a16_PORT_A_address_reg, HB1_ram_block2a16_PORT_B_address_reg, HB1_ram_block2a16_PORT_A_write_enable_reg, HB1_ram_block2a16_PORT_B_write_enable_reg, , , HB1_ram_block2a16_clock_0, HB1_ram_block2a16_clock_1, HB1_ram_block2a16_clock_enable_0, HB1_ram_block2a16_clock_enable_1, , );
HB1_ram_block2a16_PORT_A_data_out_reg = DFFE(HB1_ram_block2a16_PORT_A_data_out, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1M895Q = HB1_ram_block2a16_PORT_A_data_out_reg[3];

--HB1M896Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a16~PORTADATAOUT4 at M4K_X41_Y16
HB1_ram_block2a16_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a16_PORT_A_data_in_reg = DFFE(HB1_ram_block2a16_PORT_A_data_in, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_data_in = ~GND;
HB1_ram_block2a16_PORT_B_data_in_reg = DFFE(HB1_ram_block2a16_PORT_B_data_in, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a16_PORT_A_address_reg = DFFE(HB1_ram_block2a16_PORT_A_address, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a16_PORT_B_address_reg = DFFE(HB1_ram_block2a16_PORT_B_address, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_write_enable = GND;
HB1_ram_block2a16_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_A_write_enable, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_write_enable = GND;
HB1_ram_block2a16_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_B_write_enable, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a16_clock_1 = GND;
HB1_ram_block2a16_clock_enable_0 = JB3_w_anode3045w[3];
HB1_ram_block2a16_clock_enable_1 = GND;
HB1_ram_block2a16_PORT_A_data_out = MEMORY(HB1_ram_block2a16_PORT_A_data_in_reg, HB1_ram_block2a16_PORT_B_data_in_reg, HB1_ram_block2a16_PORT_A_address_reg, HB1_ram_block2a16_PORT_B_address_reg, HB1_ram_block2a16_PORT_A_write_enable_reg, HB1_ram_block2a16_PORT_B_write_enable_reg, , , HB1_ram_block2a16_clock_0, HB1_ram_block2a16_clock_1, HB1_ram_block2a16_clock_enable_0, HB1_ram_block2a16_clock_enable_1, , );
HB1_ram_block2a16_PORT_A_data_out_reg = DFFE(HB1_ram_block2a16_PORT_A_data_out, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1M896Q = HB1_ram_block2a16_PORT_A_data_out_reg[4];

--HB1M897Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a16~PORTADATAOUT5 at M4K_X41_Y16
HB1_ram_block2a16_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a16_PORT_A_data_in_reg = DFFE(HB1_ram_block2a16_PORT_A_data_in, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_data_in = ~GND;
HB1_ram_block2a16_PORT_B_data_in_reg = DFFE(HB1_ram_block2a16_PORT_B_data_in, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a16_PORT_A_address_reg = DFFE(HB1_ram_block2a16_PORT_A_address, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a16_PORT_B_address_reg = DFFE(HB1_ram_block2a16_PORT_B_address, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_write_enable = GND;
HB1_ram_block2a16_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_A_write_enable, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_write_enable = GND;
HB1_ram_block2a16_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_B_write_enable, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a16_clock_1 = GND;
HB1_ram_block2a16_clock_enable_0 = JB3_w_anode3045w[3];
HB1_ram_block2a16_clock_enable_1 = GND;
HB1_ram_block2a16_PORT_A_data_out = MEMORY(HB1_ram_block2a16_PORT_A_data_in_reg, HB1_ram_block2a16_PORT_B_data_in_reg, HB1_ram_block2a16_PORT_A_address_reg, HB1_ram_block2a16_PORT_B_address_reg, HB1_ram_block2a16_PORT_A_write_enable_reg, HB1_ram_block2a16_PORT_B_write_enable_reg, , , HB1_ram_block2a16_clock_0, HB1_ram_block2a16_clock_1, HB1_ram_block2a16_clock_enable_0, HB1_ram_block2a16_clock_enable_1, , );
HB1_ram_block2a16_PORT_A_data_out_reg = DFFE(HB1_ram_block2a16_PORT_A_data_out, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1M897Q = HB1_ram_block2a16_PORT_A_data_out_reg[5];

--HB1M898Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a16~PORTADATAOUT6 at M4K_X41_Y16
HB1_ram_block2a16_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a16_PORT_A_data_in_reg = DFFE(HB1_ram_block2a16_PORT_A_data_in, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_data_in = ~GND;
HB1_ram_block2a16_PORT_B_data_in_reg = DFFE(HB1_ram_block2a16_PORT_B_data_in, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a16_PORT_A_address_reg = DFFE(HB1_ram_block2a16_PORT_A_address, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a16_PORT_B_address_reg = DFFE(HB1_ram_block2a16_PORT_B_address, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_write_enable = GND;
HB1_ram_block2a16_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_A_write_enable, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_write_enable = GND;
HB1_ram_block2a16_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_B_write_enable, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a16_clock_1 = GND;
HB1_ram_block2a16_clock_enable_0 = JB3_w_anode3045w[3];
HB1_ram_block2a16_clock_enable_1 = GND;
HB1_ram_block2a16_PORT_A_data_out = MEMORY(HB1_ram_block2a16_PORT_A_data_in_reg, HB1_ram_block2a16_PORT_B_data_in_reg, HB1_ram_block2a16_PORT_A_address_reg, HB1_ram_block2a16_PORT_B_address_reg, HB1_ram_block2a16_PORT_A_write_enable_reg, HB1_ram_block2a16_PORT_B_write_enable_reg, , , HB1_ram_block2a16_clock_0, HB1_ram_block2a16_clock_1, HB1_ram_block2a16_clock_enable_0, HB1_ram_block2a16_clock_enable_1, , );
HB1_ram_block2a16_PORT_A_data_out_reg = DFFE(HB1_ram_block2a16_PORT_A_data_out, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1M898Q = HB1_ram_block2a16_PORT_A_data_out_reg[6];

--HB1M899Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a16~PORTADATAOUT7 at M4K_X41_Y16
HB1_ram_block2a16_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a16_PORT_A_data_in_reg = DFFE(HB1_ram_block2a16_PORT_A_data_in, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_data_in = ~GND;
HB1_ram_block2a16_PORT_B_data_in_reg = DFFE(HB1_ram_block2a16_PORT_B_data_in, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a16_PORT_A_address_reg = DFFE(HB1_ram_block2a16_PORT_A_address, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a16_PORT_B_address_reg = DFFE(HB1_ram_block2a16_PORT_B_address, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_PORT_A_write_enable = GND;
HB1_ram_block2a16_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_A_write_enable, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1_ram_block2a16_PORT_B_write_enable = GND;
HB1_ram_block2a16_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a16_PORT_B_write_enable, HB1_ram_block2a16_clock_1, , , HB1_ram_block2a16_clock_enable_1);
HB1_ram_block2a16_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a16_clock_1 = GND;
HB1_ram_block2a16_clock_enable_0 = JB3_w_anode3045w[3];
HB1_ram_block2a16_clock_enable_1 = GND;
HB1_ram_block2a16_PORT_A_data_out = MEMORY(HB1_ram_block2a16_PORT_A_data_in_reg, HB1_ram_block2a16_PORT_B_data_in_reg, HB1_ram_block2a16_PORT_A_address_reg, HB1_ram_block2a16_PORT_B_address_reg, HB1_ram_block2a16_PORT_A_write_enable_reg, HB1_ram_block2a16_PORT_B_write_enable_reg, , , HB1_ram_block2a16_clock_0, HB1_ram_block2a16_clock_1, HB1_ram_block2a16_clock_enable_0, HB1_ram_block2a16_clock_enable_1, , );
HB1_ram_block2a16_PORT_A_data_out_reg = DFFE(HB1_ram_block2a16_PORT_A_data_out, HB1_ram_block2a16_clock_0, , , HB1_ram_block2a16_clock_enable_0);
HB1M899Q = HB1_ram_block2a16_PORT_A_data_out_reg[7];


--KB1L224 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6575w~407 at LCCOMB_X40_Y19_N8
KB1L224 = HB1_address_reg_a[6] & HB1_address_reg_a[7] # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & (HB1M1003Q) # !HB1_address_reg_a[7] & HB1M897Q);


--HB1_ram_block2a19 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a19 at M4K_X41_Y20
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a19_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a19_PORT_A_data_in_reg = DFFE(HB1_ram_block2a19_PORT_A_data_in, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_data_in = ~GND;
HB1_ram_block2a19_PORT_B_data_in_reg = DFFE(HB1_ram_block2a19_PORT_B_data_in, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a19_PORT_A_address_reg = DFFE(HB1_ram_block2a19_PORT_A_address, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a19_PORT_B_address_reg = DFFE(HB1_ram_block2a19_PORT_B_address, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_write_enable = GND;
HB1_ram_block2a19_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_A_write_enable, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_write_enable = GND;
HB1_ram_block2a19_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_B_write_enable, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a19_clock_1 = GND;
HB1_ram_block2a19_clock_enable_0 = JB3_w_anode3076w[3];
HB1_ram_block2a19_clock_enable_1 = GND;
HB1_ram_block2a19_PORT_A_data_out = MEMORY(HB1_ram_block2a19_PORT_A_data_in_reg, HB1_ram_block2a19_PORT_B_data_in_reg, HB1_ram_block2a19_PORT_A_address_reg, HB1_ram_block2a19_PORT_B_address_reg, HB1_ram_block2a19_PORT_A_write_enable_reg, HB1_ram_block2a19_PORT_B_write_enable_reg, , , HB1_ram_block2a19_clock_0, HB1_ram_block2a19_clock_1, HB1_ram_block2a19_clock_enable_0, HB1_ram_block2a19_clock_enable_1, , );
HB1_ram_block2a19_PORT_A_data_out_reg = DFFE(HB1_ram_block2a19_PORT_A_data_out, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19 = HB1_ram_block2a19_PORT_A_data_out_reg[0];

--HB1M1052Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a19~PORTADATAOUT1 at M4K_X41_Y20
HB1_ram_block2a19_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a19_PORT_A_data_in_reg = DFFE(HB1_ram_block2a19_PORT_A_data_in, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_data_in = ~GND;
HB1_ram_block2a19_PORT_B_data_in_reg = DFFE(HB1_ram_block2a19_PORT_B_data_in, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a19_PORT_A_address_reg = DFFE(HB1_ram_block2a19_PORT_A_address, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a19_PORT_B_address_reg = DFFE(HB1_ram_block2a19_PORT_B_address, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_write_enable = GND;
HB1_ram_block2a19_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_A_write_enable, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_write_enable = GND;
HB1_ram_block2a19_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_B_write_enable, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a19_clock_1 = GND;
HB1_ram_block2a19_clock_enable_0 = JB3_w_anode3076w[3];
HB1_ram_block2a19_clock_enable_1 = GND;
HB1_ram_block2a19_PORT_A_data_out = MEMORY(HB1_ram_block2a19_PORT_A_data_in_reg, HB1_ram_block2a19_PORT_B_data_in_reg, HB1_ram_block2a19_PORT_A_address_reg, HB1_ram_block2a19_PORT_B_address_reg, HB1_ram_block2a19_PORT_A_write_enable_reg, HB1_ram_block2a19_PORT_B_write_enable_reg, , , HB1_ram_block2a19_clock_0, HB1_ram_block2a19_clock_1, HB1_ram_block2a19_clock_enable_0, HB1_ram_block2a19_clock_enable_1, , );
HB1_ram_block2a19_PORT_A_data_out_reg = DFFE(HB1_ram_block2a19_PORT_A_data_out, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1M1052Q = HB1_ram_block2a19_PORT_A_data_out_reg[1];

--HB1M1053Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a19~PORTADATAOUT2 at M4K_X41_Y20
HB1_ram_block2a19_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a19_PORT_A_data_in_reg = DFFE(HB1_ram_block2a19_PORT_A_data_in, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_data_in = ~GND;
HB1_ram_block2a19_PORT_B_data_in_reg = DFFE(HB1_ram_block2a19_PORT_B_data_in, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a19_PORT_A_address_reg = DFFE(HB1_ram_block2a19_PORT_A_address, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a19_PORT_B_address_reg = DFFE(HB1_ram_block2a19_PORT_B_address, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_write_enable = GND;
HB1_ram_block2a19_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_A_write_enable, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_write_enable = GND;
HB1_ram_block2a19_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_B_write_enable, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a19_clock_1 = GND;
HB1_ram_block2a19_clock_enable_0 = JB3_w_anode3076w[3];
HB1_ram_block2a19_clock_enable_1 = GND;
HB1_ram_block2a19_PORT_A_data_out = MEMORY(HB1_ram_block2a19_PORT_A_data_in_reg, HB1_ram_block2a19_PORT_B_data_in_reg, HB1_ram_block2a19_PORT_A_address_reg, HB1_ram_block2a19_PORT_B_address_reg, HB1_ram_block2a19_PORT_A_write_enable_reg, HB1_ram_block2a19_PORT_B_write_enable_reg, , , HB1_ram_block2a19_clock_0, HB1_ram_block2a19_clock_1, HB1_ram_block2a19_clock_enable_0, HB1_ram_block2a19_clock_enable_1, , );
HB1_ram_block2a19_PORT_A_data_out_reg = DFFE(HB1_ram_block2a19_PORT_A_data_out, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1M1053Q = HB1_ram_block2a19_PORT_A_data_out_reg[2];

--HB1M1054Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a19~PORTADATAOUT3 at M4K_X41_Y20
HB1_ram_block2a19_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a19_PORT_A_data_in_reg = DFFE(HB1_ram_block2a19_PORT_A_data_in, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_data_in = ~GND;
HB1_ram_block2a19_PORT_B_data_in_reg = DFFE(HB1_ram_block2a19_PORT_B_data_in, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a19_PORT_A_address_reg = DFFE(HB1_ram_block2a19_PORT_A_address, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a19_PORT_B_address_reg = DFFE(HB1_ram_block2a19_PORT_B_address, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_write_enable = GND;
HB1_ram_block2a19_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_A_write_enable, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_write_enable = GND;
HB1_ram_block2a19_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_B_write_enable, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a19_clock_1 = GND;
HB1_ram_block2a19_clock_enable_0 = JB3_w_anode3076w[3];
HB1_ram_block2a19_clock_enable_1 = GND;
HB1_ram_block2a19_PORT_A_data_out = MEMORY(HB1_ram_block2a19_PORT_A_data_in_reg, HB1_ram_block2a19_PORT_B_data_in_reg, HB1_ram_block2a19_PORT_A_address_reg, HB1_ram_block2a19_PORT_B_address_reg, HB1_ram_block2a19_PORT_A_write_enable_reg, HB1_ram_block2a19_PORT_B_write_enable_reg, , , HB1_ram_block2a19_clock_0, HB1_ram_block2a19_clock_1, HB1_ram_block2a19_clock_enable_0, HB1_ram_block2a19_clock_enable_1, , );
HB1_ram_block2a19_PORT_A_data_out_reg = DFFE(HB1_ram_block2a19_PORT_A_data_out, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1M1054Q = HB1_ram_block2a19_PORT_A_data_out_reg[3];

--HB1M1055Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a19~PORTADATAOUT4 at M4K_X41_Y20
HB1_ram_block2a19_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a19_PORT_A_data_in_reg = DFFE(HB1_ram_block2a19_PORT_A_data_in, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_data_in = ~GND;
HB1_ram_block2a19_PORT_B_data_in_reg = DFFE(HB1_ram_block2a19_PORT_B_data_in, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a19_PORT_A_address_reg = DFFE(HB1_ram_block2a19_PORT_A_address, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a19_PORT_B_address_reg = DFFE(HB1_ram_block2a19_PORT_B_address, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_write_enable = GND;
HB1_ram_block2a19_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_A_write_enable, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_write_enable = GND;
HB1_ram_block2a19_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_B_write_enable, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a19_clock_1 = GND;
HB1_ram_block2a19_clock_enable_0 = JB3_w_anode3076w[3];
HB1_ram_block2a19_clock_enable_1 = GND;
HB1_ram_block2a19_PORT_A_data_out = MEMORY(HB1_ram_block2a19_PORT_A_data_in_reg, HB1_ram_block2a19_PORT_B_data_in_reg, HB1_ram_block2a19_PORT_A_address_reg, HB1_ram_block2a19_PORT_B_address_reg, HB1_ram_block2a19_PORT_A_write_enable_reg, HB1_ram_block2a19_PORT_B_write_enable_reg, , , HB1_ram_block2a19_clock_0, HB1_ram_block2a19_clock_1, HB1_ram_block2a19_clock_enable_0, HB1_ram_block2a19_clock_enable_1, , );
HB1_ram_block2a19_PORT_A_data_out_reg = DFFE(HB1_ram_block2a19_PORT_A_data_out, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1M1055Q = HB1_ram_block2a19_PORT_A_data_out_reg[4];

--HB1M1056Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a19~PORTADATAOUT5 at M4K_X41_Y20
HB1_ram_block2a19_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a19_PORT_A_data_in_reg = DFFE(HB1_ram_block2a19_PORT_A_data_in, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_data_in = ~GND;
HB1_ram_block2a19_PORT_B_data_in_reg = DFFE(HB1_ram_block2a19_PORT_B_data_in, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a19_PORT_A_address_reg = DFFE(HB1_ram_block2a19_PORT_A_address, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a19_PORT_B_address_reg = DFFE(HB1_ram_block2a19_PORT_B_address, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_write_enable = GND;
HB1_ram_block2a19_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_A_write_enable, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_write_enable = GND;
HB1_ram_block2a19_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_B_write_enable, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a19_clock_1 = GND;
HB1_ram_block2a19_clock_enable_0 = JB3_w_anode3076w[3];
HB1_ram_block2a19_clock_enable_1 = GND;
HB1_ram_block2a19_PORT_A_data_out = MEMORY(HB1_ram_block2a19_PORT_A_data_in_reg, HB1_ram_block2a19_PORT_B_data_in_reg, HB1_ram_block2a19_PORT_A_address_reg, HB1_ram_block2a19_PORT_B_address_reg, HB1_ram_block2a19_PORT_A_write_enable_reg, HB1_ram_block2a19_PORT_B_write_enable_reg, , , HB1_ram_block2a19_clock_0, HB1_ram_block2a19_clock_1, HB1_ram_block2a19_clock_enable_0, HB1_ram_block2a19_clock_enable_1, , );
HB1_ram_block2a19_PORT_A_data_out_reg = DFFE(HB1_ram_block2a19_PORT_A_data_out, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1M1056Q = HB1_ram_block2a19_PORT_A_data_out_reg[5];

--HB1M1057Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a19~PORTADATAOUT6 at M4K_X41_Y20
HB1_ram_block2a19_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a19_PORT_A_data_in_reg = DFFE(HB1_ram_block2a19_PORT_A_data_in, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_data_in = ~GND;
HB1_ram_block2a19_PORT_B_data_in_reg = DFFE(HB1_ram_block2a19_PORT_B_data_in, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a19_PORT_A_address_reg = DFFE(HB1_ram_block2a19_PORT_A_address, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a19_PORT_B_address_reg = DFFE(HB1_ram_block2a19_PORT_B_address, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_write_enable = GND;
HB1_ram_block2a19_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_A_write_enable, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_write_enable = GND;
HB1_ram_block2a19_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_B_write_enable, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a19_clock_1 = GND;
HB1_ram_block2a19_clock_enable_0 = JB3_w_anode3076w[3];
HB1_ram_block2a19_clock_enable_1 = GND;
HB1_ram_block2a19_PORT_A_data_out = MEMORY(HB1_ram_block2a19_PORT_A_data_in_reg, HB1_ram_block2a19_PORT_B_data_in_reg, HB1_ram_block2a19_PORT_A_address_reg, HB1_ram_block2a19_PORT_B_address_reg, HB1_ram_block2a19_PORT_A_write_enable_reg, HB1_ram_block2a19_PORT_B_write_enable_reg, , , HB1_ram_block2a19_clock_0, HB1_ram_block2a19_clock_1, HB1_ram_block2a19_clock_enable_0, HB1_ram_block2a19_clock_enable_1, , );
HB1_ram_block2a19_PORT_A_data_out_reg = DFFE(HB1_ram_block2a19_PORT_A_data_out, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1M1057Q = HB1_ram_block2a19_PORT_A_data_out_reg[6];

--HB1M1058Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a19~PORTADATAOUT7 at M4K_X41_Y20
HB1_ram_block2a19_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a19_PORT_A_data_in_reg = DFFE(HB1_ram_block2a19_PORT_A_data_in, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_data_in = ~GND;
HB1_ram_block2a19_PORT_B_data_in_reg = DFFE(HB1_ram_block2a19_PORT_B_data_in, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a19_PORT_A_address_reg = DFFE(HB1_ram_block2a19_PORT_A_address, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a19_PORT_B_address_reg = DFFE(HB1_ram_block2a19_PORT_B_address, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_PORT_A_write_enable = GND;
HB1_ram_block2a19_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_A_write_enable, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1_ram_block2a19_PORT_B_write_enable = GND;
HB1_ram_block2a19_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a19_PORT_B_write_enable, HB1_ram_block2a19_clock_1, , , HB1_ram_block2a19_clock_enable_1);
HB1_ram_block2a19_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a19_clock_1 = GND;
HB1_ram_block2a19_clock_enable_0 = JB3_w_anode3076w[3];
HB1_ram_block2a19_clock_enable_1 = GND;
HB1_ram_block2a19_PORT_A_data_out = MEMORY(HB1_ram_block2a19_PORT_A_data_in_reg, HB1_ram_block2a19_PORT_B_data_in_reg, HB1_ram_block2a19_PORT_A_address_reg, HB1_ram_block2a19_PORT_B_address_reg, HB1_ram_block2a19_PORT_A_write_enable_reg, HB1_ram_block2a19_PORT_B_write_enable_reg, , , HB1_ram_block2a19_clock_0, HB1_ram_block2a19_clock_1, HB1_ram_block2a19_clock_enable_0, HB1_ram_block2a19_clock_enable_1, , );
HB1_ram_block2a19_PORT_A_data_out_reg = DFFE(HB1_ram_block2a19_PORT_A_data_out, HB1_ram_block2a19_clock_0, , , HB1_ram_block2a19_clock_enable_0);
HB1M1058Q = HB1_ram_block2a19_PORT_A_data_out_reg[7];


--KB1L225 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6575w~408 at LCCOMB_X40_Y19_N2
KB1L225 = KB1L224 & (HB1M1056Q # !HB1_address_reg_a[6]) # !KB1L224 & (HB1M950Q & HB1_address_reg_a[6]);


--HB1_ram_block2a27 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a27 at M4K_X41_Y18
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a27_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a27_PORT_A_data_in_reg = DFFE(HB1_ram_block2a27_PORT_A_data_in, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_data_in = ~GND;
HB1_ram_block2a27_PORT_B_data_in_reg = DFFE(HB1_ram_block2a27_PORT_B_data_in, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a27_PORT_A_address_reg = DFFE(HB1_ram_block2a27_PORT_A_address, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a27_PORT_B_address_reg = DFFE(HB1_ram_block2a27_PORT_B_address, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_write_enable = GND;
HB1_ram_block2a27_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_A_write_enable, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_write_enable = GND;
HB1_ram_block2a27_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_B_write_enable, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a27_clock_1 = GND;
HB1_ram_block2a27_clock_enable_0 = JB3_w_anode3169w[3];
HB1_ram_block2a27_clock_enable_1 = GND;
HB1_ram_block2a27_PORT_A_data_out = MEMORY(HB1_ram_block2a27_PORT_A_data_in_reg, HB1_ram_block2a27_PORT_B_data_in_reg, HB1_ram_block2a27_PORT_A_address_reg, HB1_ram_block2a27_PORT_B_address_reg, HB1_ram_block2a27_PORT_A_write_enable_reg, HB1_ram_block2a27_PORT_B_write_enable_reg, , , HB1_ram_block2a27_clock_0, HB1_ram_block2a27_clock_1, HB1_ram_block2a27_clock_enable_0, HB1_ram_block2a27_clock_enable_1, , );
HB1_ram_block2a27_PORT_A_data_out_reg = DFFE(HB1_ram_block2a27_PORT_A_data_out, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27 = HB1_ram_block2a27_PORT_A_data_out_reg[0];

--HB1M1476Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a27~PORTADATAOUT1 at M4K_X41_Y18
HB1_ram_block2a27_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a27_PORT_A_data_in_reg = DFFE(HB1_ram_block2a27_PORT_A_data_in, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_data_in = ~GND;
HB1_ram_block2a27_PORT_B_data_in_reg = DFFE(HB1_ram_block2a27_PORT_B_data_in, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a27_PORT_A_address_reg = DFFE(HB1_ram_block2a27_PORT_A_address, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a27_PORT_B_address_reg = DFFE(HB1_ram_block2a27_PORT_B_address, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_write_enable = GND;
HB1_ram_block2a27_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_A_write_enable, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_write_enable = GND;
HB1_ram_block2a27_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_B_write_enable, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a27_clock_1 = GND;
HB1_ram_block2a27_clock_enable_0 = JB3_w_anode3169w[3];
HB1_ram_block2a27_clock_enable_1 = GND;
HB1_ram_block2a27_PORT_A_data_out = MEMORY(HB1_ram_block2a27_PORT_A_data_in_reg, HB1_ram_block2a27_PORT_B_data_in_reg, HB1_ram_block2a27_PORT_A_address_reg, HB1_ram_block2a27_PORT_B_address_reg, HB1_ram_block2a27_PORT_A_write_enable_reg, HB1_ram_block2a27_PORT_B_write_enable_reg, , , HB1_ram_block2a27_clock_0, HB1_ram_block2a27_clock_1, HB1_ram_block2a27_clock_enable_0, HB1_ram_block2a27_clock_enable_1, , );
HB1_ram_block2a27_PORT_A_data_out_reg = DFFE(HB1_ram_block2a27_PORT_A_data_out, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1M1476Q = HB1_ram_block2a27_PORT_A_data_out_reg[1];

--HB1M1477Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a27~PORTADATAOUT2 at M4K_X41_Y18
HB1_ram_block2a27_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a27_PORT_A_data_in_reg = DFFE(HB1_ram_block2a27_PORT_A_data_in, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_data_in = ~GND;
HB1_ram_block2a27_PORT_B_data_in_reg = DFFE(HB1_ram_block2a27_PORT_B_data_in, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a27_PORT_A_address_reg = DFFE(HB1_ram_block2a27_PORT_A_address, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a27_PORT_B_address_reg = DFFE(HB1_ram_block2a27_PORT_B_address, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_write_enable = GND;
HB1_ram_block2a27_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_A_write_enable, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_write_enable = GND;
HB1_ram_block2a27_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_B_write_enable, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a27_clock_1 = GND;
HB1_ram_block2a27_clock_enable_0 = JB3_w_anode3169w[3];
HB1_ram_block2a27_clock_enable_1 = GND;
HB1_ram_block2a27_PORT_A_data_out = MEMORY(HB1_ram_block2a27_PORT_A_data_in_reg, HB1_ram_block2a27_PORT_B_data_in_reg, HB1_ram_block2a27_PORT_A_address_reg, HB1_ram_block2a27_PORT_B_address_reg, HB1_ram_block2a27_PORT_A_write_enable_reg, HB1_ram_block2a27_PORT_B_write_enable_reg, , , HB1_ram_block2a27_clock_0, HB1_ram_block2a27_clock_1, HB1_ram_block2a27_clock_enable_0, HB1_ram_block2a27_clock_enable_1, , );
HB1_ram_block2a27_PORT_A_data_out_reg = DFFE(HB1_ram_block2a27_PORT_A_data_out, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1M1477Q = HB1_ram_block2a27_PORT_A_data_out_reg[2];

--HB1M1478Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a27~PORTADATAOUT3 at M4K_X41_Y18
HB1_ram_block2a27_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a27_PORT_A_data_in_reg = DFFE(HB1_ram_block2a27_PORT_A_data_in, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_data_in = ~GND;
HB1_ram_block2a27_PORT_B_data_in_reg = DFFE(HB1_ram_block2a27_PORT_B_data_in, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a27_PORT_A_address_reg = DFFE(HB1_ram_block2a27_PORT_A_address, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a27_PORT_B_address_reg = DFFE(HB1_ram_block2a27_PORT_B_address, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_write_enable = GND;
HB1_ram_block2a27_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_A_write_enable, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_write_enable = GND;
HB1_ram_block2a27_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_B_write_enable, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a27_clock_1 = GND;
HB1_ram_block2a27_clock_enable_0 = JB3_w_anode3169w[3];
HB1_ram_block2a27_clock_enable_1 = GND;
HB1_ram_block2a27_PORT_A_data_out = MEMORY(HB1_ram_block2a27_PORT_A_data_in_reg, HB1_ram_block2a27_PORT_B_data_in_reg, HB1_ram_block2a27_PORT_A_address_reg, HB1_ram_block2a27_PORT_B_address_reg, HB1_ram_block2a27_PORT_A_write_enable_reg, HB1_ram_block2a27_PORT_B_write_enable_reg, , , HB1_ram_block2a27_clock_0, HB1_ram_block2a27_clock_1, HB1_ram_block2a27_clock_enable_0, HB1_ram_block2a27_clock_enable_1, , );
HB1_ram_block2a27_PORT_A_data_out_reg = DFFE(HB1_ram_block2a27_PORT_A_data_out, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1M1478Q = HB1_ram_block2a27_PORT_A_data_out_reg[3];

--HB1M1479Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a27~PORTADATAOUT4 at M4K_X41_Y18
HB1_ram_block2a27_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a27_PORT_A_data_in_reg = DFFE(HB1_ram_block2a27_PORT_A_data_in, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_data_in = ~GND;
HB1_ram_block2a27_PORT_B_data_in_reg = DFFE(HB1_ram_block2a27_PORT_B_data_in, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a27_PORT_A_address_reg = DFFE(HB1_ram_block2a27_PORT_A_address, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a27_PORT_B_address_reg = DFFE(HB1_ram_block2a27_PORT_B_address, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_write_enable = GND;
HB1_ram_block2a27_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_A_write_enable, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_write_enable = GND;
HB1_ram_block2a27_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_B_write_enable, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a27_clock_1 = GND;
HB1_ram_block2a27_clock_enable_0 = JB3_w_anode3169w[3];
HB1_ram_block2a27_clock_enable_1 = GND;
HB1_ram_block2a27_PORT_A_data_out = MEMORY(HB1_ram_block2a27_PORT_A_data_in_reg, HB1_ram_block2a27_PORT_B_data_in_reg, HB1_ram_block2a27_PORT_A_address_reg, HB1_ram_block2a27_PORT_B_address_reg, HB1_ram_block2a27_PORT_A_write_enable_reg, HB1_ram_block2a27_PORT_B_write_enable_reg, , , HB1_ram_block2a27_clock_0, HB1_ram_block2a27_clock_1, HB1_ram_block2a27_clock_enable_0, HB1_ram_block2a27_clock_enable_1, , );
HB1_ram_block2a27_PORT_A_data_out_reg = DFFE(HB1_ram_block2a27_PORT_A_data_out, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1M1479Q = HB1_ram_block2a27_PORT_A_data_out_reg[4];

--HB1M1480Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a27~PORTADATAOUT5 at M4K_X41_Y18
HB1_ram_block2a27_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a27_PORT_A_data_in_reg = DFFE(HB1_ram_block2a27_PORT_A_data_in, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_data_in = ~GND;
HB1_ram_block2a27_PORT_B_data_in_reg = DFFE(HB1_ram_block2a27_PORT_B_data_in, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a27_PORT_A_address_reg = DFFE(HB1_ram_block2a27_PORT_A_address, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a27_PORT_B_address_reg = DFFE(HB1_ram_block2a27_PORT_B_address, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_write_enable = GND;
HB1_ram_block2a27_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_A_write_enable, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_write_enable = GND;
HB1_ram_block2a27_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_B_write_enable, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a27_clock_1 = GND;
HB1_ram_block2a27_clock_enable_0 = JB3_w_anode3169w[3];
HB1_ram_block2a27_clock_enable_1 = GND;
HB1_ram_block2a27_PORT_A_data_out = MEMORY(HB1_ram_block2a27_PORT_A_data_in_reg, HB1_ram_block2a27_PORT_B_data_in_reg, HB1_ram_block2a27_PORT_A_address_reg, HB1_ram_block2a27_PORT_B_address_reg, HB1_ram_block2a27_PORT_A_write_enable_reg, HB1_ram_block2a27_PORT_B_write_enable_reg, , , HB1_ram_block2a27_clock_0, HB1_ram_block2a27_clock_1, HB1_ram_block2a27_clock_enable_0, HB1_ram_block2a27_clock_enable_1, , );
HB1_ram_block2a27_PORT_A_data_out_reg = DFFE(HB1_ram_block2a27_PORT_A_data_out, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1M1480Q = HB1_ram_block2a27_PORT_A_data_out_reg[5];

--HB1M1481Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a27~PORTADATAOUT6 at M4K_X41_Y18
HB1_ram_block2a27_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a27_PORT_A_data_in_reg = DFFE(HB1_ram_block2a27_PORT_A_data_in, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_data_in = ~GND;
HB1_ram_block2a27_PORT_B_data_in_reg = DFFE(HB1_ram_block2a27_PORT_B_data_in, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a27_PORT_A_address_reg = DFFE(HB1_ram_block2a27_PORT_A_address, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a27_PORT_B_address_reg = DFFE(HB1_ram_block2a27_PORT_B_address, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_write_enable = GND;
HB1_ram_block2a27_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_A_write_enable, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_write_enable = GND;
HB1_ram_block2a27_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_B_write_enable, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a27_clock_1 = GND;
HB1_ram_block2a27_clock_enable_0 = JB3_w_anode3169w[3];
HB1_ram_block2a27_clock_enable_1 = GND;
HB1_ram_block2a27_PORT_A_data_out = MEMORY(HB1_ram_block2a27_PORT_A_data_in_reg, HB1_ram_block2a27_PORT_B_data_in_reg, HB1_ram_block2a27_PORT_A_address_reg, HB1_ram_block2a27_PORT_B_address_reg, HB1_ram_block2a27_PORT_A_write_enable_reg, HB1_ram_block2a27_PORT_B_write_enable_reg, , , HB1_ram_block2a27_clock_0, HB1_ram_block2a27_clock_1, HB1_ram_block2a27_clock_enable_0, HB1_ram_block2a27_clock_enable_1, , );
HB1_ram_block2a27_PORT_A_data_out_reg = DFFE(HB1_ram_block2a27_PORT_A_data_out, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1M1481Q = HB1_ram_block2a27_PORT_A_data_out_reg[6];

--HB1M1482Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a27~PORTADATAOUT7 at M4K_X41_Y18
HB1_ram_block2a27_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a27_PORT_A_data_in_reg = DFFE(HB1_ram_block2a27_PORT_A_data_in, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_data_in = ~GND;
HB1_ram_block2a27_PORT_B_data_in_reg = DFFE(HB1_ram_block2a27_PORT_B_data_in, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a27_PORT_A_address_reg = DFFE(HB1_ram_block2a27_PORT_A_address, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a27_PORT_B_address_reg = DFFE(HB1_ram_block2a27_PORT_B_address, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_PORT_A_write_enable = GND;
HB1_ram_block2a27_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_A_write_enable, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1_ram_block2a27_PORT_B_write_enable = GND;
HB1_ram_block2a27_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a27_PORT_B_write_enable, HB1_ram_block2a27_clock_1, , , HB1_ram_block2a27_clock_enable_1);
HB1_ram_block2a27_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a27_clock_1 = GND;
HB1_ram_block2a27_clock_enable_0 = JB3_w_anode3169w[3];
HB1_ram_block2a27_clock_enable_1 = GND;
HB1_ram_block2a27_PORT_A_data_out = MEMORY(HB1_ram_block2a27_PORT_A_data_in_reg, HB1_ram_block2a27_PORT_B_data_in_reg, HB1_ram_block2a27_PORT_A_address_reg, HB1_ram_block2a27_PORT_B_address_reg, HB1_ram_block2a27_PORT_A_write_enable_reg, HB1_ram_block2a27_PORT_B_write_enable_reg, , , HB1_ram_block2a27_clock_0, HB1_ram_block2a27_clock_1, HB1_ram_block2a27_clock_enable_0, HB1_ram_block2a27_clock_enable_1, , );
HB1_ram_block2a27_PORT_A_data_out_reg = DFFE(HB1_ram_block2a27_PORT_A_data_out, HB1_ram_block2a27_clock_0, , , HB1_ram_block2a27_clock_enable_0);
HB1M1482Q = HB1_ram_block2a27_PORT_A_data_out_reg[7];


--HB1_ram_block2a26 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a26 at M4K_X41_Y17
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a26_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a26_PORT_A_data_in_reg = DFFE(HB1_ram_block2a26_PORT_A_data_in, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_data_in = ~GND;
HB1_ram_block2a26_PORT_B_data_in_reg = DFFE(HB1_ram_block2a26_PORT_B_data_in, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a26_PORT_A_address_reg = DFFE(HB1_ram_block2a26_PORT_A_address, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a26_PORT_B_address_reg = DFFE(HB1_ram_block2a26_PORT_B_address, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_write_enable = GND;
HB1_ram_block2a26_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_A_write_enable, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_write_enable = GND;
HB1_ram_block2a26_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_B_write_enable, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a26_clock_1 = GND;
HB1_ram_block2a26_clock_enable_0 = JB3_w_anode3159w[3];
HB1_ram_block2a26_clock_enable_1 = GND;
HB1_ram_block2a26_PORT_A_data_out = MEMORY(HB1_ram_block2a26_PORT_A_data_in_reg, HB1_ram_block2a26_PORT_B_data_in_reg, HB1_ram_block2a26_PORT_A_address_reg, HB1_ram_block2a26_PORT_B_address_reg, HB1_ram_block2a26_PORT_A_write_enable_reg, HB1_ram_block2a26_PORT_B_write_enable_reg, , , HB1_ram_block2a26_clock_0, HB1_ram_block2a26_clock_1, HB1_ram_block2a26_clock_enable_0, HB1_ram_block2a26_clock_enable_1, , );
HB1_ram_block2a26_PORT_A_data_out_reg = DFFE(HB1_ram_block2a26_PORT_A_data_out, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26 = HB1_ram_block2a26_PORT_A_data_out_reg[0];

--HB1M1423Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a26~PORTADATAOUT1 at M4K_X41_Y17
HB1_ram_block2a26_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a26_PORT_A_data_in_reg = DFFE(HB1_ram_block2a26_PORT_A_data_in, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_data_in = ~GND;
HB1_ram_block2a26_PORT_B_data_in_reg = DFFE(HB1_ram_block2a26_PORT_B_data_in, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a26_PORT_A_address_reg = DFFE(HB1_ram_block2a26_PORT_A_address, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a26_PORT_B_address_reg = DFFE(HB1_ram_block2a26_PORT_B_address, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_write_enable = GND;
HB1_ram_block2a26_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_A_write_enable, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_write_enable = GND;
HB1_ram_block2a26_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_B_write_enable, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a26_clock_1 = GND;
HB1_ram_block2a26_clock_enable_0 = JB3_w_anode3159w[3];
HB1_ram_block2a26_clock_enable_1 = GND;
HB1_ram_block2a26_PORT_A_data_out = MEMORY(HB1_ram_block2a26_PORT_A_data_in_reg, HB1_ram_block2a26_PORT_B_data_in_reg, HB1_ram_block2a26_PORT_A_address_reg, HB1_ram_block2a26_PORT_B_address_reg, HB1_ram_block2a26_PORT_A_write_enable_reg, HB1_ram_block2a26_PORT_B_write_enable_reg, , , HB1_ram_block2a26_clock_0, HB1_ram_block2a26_clock_1, HB1_ram_block2a26_clock_enable_0, HB1_ram_block2a26_clock_enable_1, , );
HB1_ram_block2a26_PORT_A_data_out_reg = DFFE(HB1_ram_block2a26_PORT_A_data_out, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1M1423Q = HB1_ram_block2a26_PORT_A_data_out_reg[1];

--HB1M1424Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a26~PORTADATAOUT2 at M4K_X41_Y17
HB1_ram_block2a26_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a26_PORT_A_data_in_reg = DFFE(HB1_ram_block2a26_PORT_A_data_in, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_data_in = ~GND;
HB1_ram_block2a26_PORT_B_data_in_reg = DFFE(HB1_ram_block2a26_PORT_B_data_in, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a26_PORT_A_address_reg = DFFE(HB1_ram_block2a26_PORT_A_address, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a26_PORT_B_address_reg = DFFE(HB1_ram_block2a26_PORT_B_address, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_write_enable = GND;
HB1_ram_block2a26_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_A_write_enable, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_write_enable = GND;
HB1_ram_block2a26_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_B_write_enable, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a26_clock_1 = GND;
HB1_ram_block2a26_clock_enable_0 = JB3_w_anode3159w[3];
HB1_ram_block2a26_clock_enable_1 = GND;
HB1_ram_block2a26_PORT_A_data_out = MEMORY(HB1_ram_block2a26_PORT_A_data_in_reg, HB1_ram_block2a26_PORT_B_data_in_reg, HB1_ram_block2a26_PORT_A_address_reg, HB1_ram_block2a26_PORT_B_address_reg, HB1_ram_block2a26_PORT_A_write_enable_reg, HB1_ram_block2a26_PORT_B_write_enable_reg, , , HB1_ram_block2a26_clock_0, HB1_ram_block2a26_clock_1, HB1_ram_block2a26_clock_enable_0, HB1_ram_block2a26_clock_enable_1, , );
HB1_ram_block2a26_PORT_A_data_out_reg = DFFE(HB1_ram_block2a26_PORT_A_data_out, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1M1424Q = HB1_ram_block2a26_PORT_A_data_out_reg[2];

--HB1M1425Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a26~PORTADATAOUT3 at M4K_X41_Y17
HB1_ram_block2a26_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a26_PORT_A_data_in_reg = DFFE(HB1_ram_block2a26_PORT_A_data_in, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_data_in = ~GND;
HB1_ram_block2a26_PORT_B_data_in_reg = DFFE(HB1_ram_block2a26_PORT_B_data_in, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a26_PORT_A_address_reg = DFFE(HB1_ram_block2a26_PORT_A_address, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a26_PORT_B_address_reg = DFFE(HB1_ram_block2a26_PORT_B_address, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_write_enable = GND;
HB1_ram_block2a26_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_A_write_enable, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_write_enable = GND;
HB1_ram_block2a26_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_B_write_enable, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a26_clock_1 = GND;
HB1_ram_block2a26_clock_enable_0 = JB3_w_anode3159w[3];
HB1_ram_block2a26_clock_enable_1 = GND;
HB1_ram_block2a26_PORT_A_data_out = MEMORY(HB1_ram_block2a26_PORT_A_data_in_reg, HB1_ram_block2a26_PORT_B_data_in_reg, HB1_ram_block2a26_PORT_A_address_reg, HB1_ram_block2a26_PORT_B_address_reg, HB1_ram_block2a26_PORT_A_write_enable_reg, HB1_ram_block2a26_PORT_B_write_enable_reg, , , HB1_ram_block2a26_clock_0, HB1_ram_block2a26_clock_1, HB1_ram_block2a26_clock_enable_0, HB1_ram_block2a26_clock_enable_1, , );
HB1_ram_block2a26_PORT_A_data_out_reg = DFFE(HB1_ram_block2a26_PORT_A_data_out, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1M1425Q = HB1_ram_block2a26_PORT_A_data_out_reg[3];

--HB1M1426Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a26~PORTADATAOUT4 at M4K_X41_Y17
HB1_ram_block2a26_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a26_PORT_A_data_in_reg = DFFE(HB1_ram_block2a26_PORT_A_data_in, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_data_in = ~GND;
HB1_ram_block2a26_PORT_B_data_in_reg = DFFE(HB1_ram_block2a26_PORT_B_data_in, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a26_PORT_A_address_reg = DFFE(HB1_ram_block2a26_PORT_A_address, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a26_PORT_B_address_reg = DFFE(HB1_ram_block2a26_PORT_B_address, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_write_enable = GND;
HB1_ram_block2a26_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_A_write_enable, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_write_enable = GND;
HB1_ram_block2a26_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_B_write_enable, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a26_clock_1 = GND;
HB1_ram_block2a26_clock_enable_0 = JB3_w_anode3159w[3];
HB1_ram_block2a26_clock_enable_1 = GND;
HB1_ram_block2a26_PORT_A_data_out = MEMORY(HB1_ram_block2a26_PORT_A_data_in_reg, HB1_ram_block2a26_PORT_B_data_in_reg, HB1_ram_block2a26_PORT_A_address_reg, HB1_ram_block2a26_PORT_B_address_reg, HB1_ram_block2a26_PORT_A_write_enable_reg, HB1_ram_block2a26_PORT_B_write_enable_reg, , , HB1_ram_block2a26_clock_0, HB1_ram_block2a26_clock_1, HB1_ram_block2a26_clock_enable_0, HB1_ram_block2a26_clock_enable_1, , );
HB1_ram_block2a26_PORT_A_data_out_reg = DFFE(HB1_ram_block2a26_PORT_A_data_out, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1M1426Q = HB1_ram_block2a26_PORT_A_data_out_reg[4];

--HB1M1427Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a26~PORTADATAOUT5 at M4K_X41_Y17
HB1_ram_block2a26_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a26_PORT_A_data_in_reg = DFFE(HB1_ram_block2a26_PORT_A_data_in, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_data_in = ~GND;
HB1_ram_block2a26_PORT_B_data_in_reg = DFFE(HB1_ram_block2a26_PORT_B_data_in, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a26_PORT_A_address_reg = DFFE(HB1_ram_block2a26_PORT_A_address, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a26_PORT_B_address_reg = DFFE(HB1_ram_block2a26_PORT_B_address, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_write_enable = GND;
HB1_ram_block2a26_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_A_write_enable, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_write_enable = GND;
HB1_ram_block2a26_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_B_write_enable, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a26_clock_1 = GND;
HB1_ram_block2a26_clock_enable_0 = JB3_w_anode3159w[3];
HB1_ram_block2a26_clock_enable_1 = GND;
HB1_ram_block2a26_PORT_A_data_out = MEMORY(HB1_ram_block2a26_PORT_A_data_in_reg, HB1_ram_block2a26_PORT_B_data_in_reg, HB1_ram_block2a26_PORT_A_address_reg, HB1_ram_block2a26_PORT_B_address_reg, HB1_ram_block2a26_PORT_A_write_enable_reg, HB1_ram_block2a26_PORT_B_write_enable_reg, , , HB1_ram_block2a26_clock_0, HB1_ram_block2a26_clock_1, HB1_ram_block2a26_clock_enable_0, HB1_ram_block2a26_clock_enable_1, , );
HB1_ram_block2a26_PORT_A_data_out_reg = DFFE(HB1_ram_block2a26_PORT_A_data_out, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1M1427Q = HB1_ram_block2a26_PORT_A_data_out_reg[5];

--HB1M1428Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a26~PORTADATAOUT6 at M4K_X41_Y17
HB1_ram_block2a26_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a26_PORT_A_data_in_reg = DFFE(HB1_ram_block2a26_PORT_A_data_in, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_data_in = ~GND;
HB1_ram_block2a26_PORT_B_data_in_reg = DFFE(HB1_ram_block2a26_PORT_B_data_in, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a26_PORT_A_address_reg = DFFE(HB1_ram_block2a26_PORT_A_address, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a26_PORT_B_address_reg = DFFE(HB1_ram_block2a26_PORT_B_address, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_write_enable = GND;
HB1_ram_block2a26_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_A_write_enable, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_write_enable = GND;
HB1_ram_block2a26_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_B_write_enable, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a26_clock_1 = GND;
HB1_ram_block2a26_clock_enable_0 = JB3_w_anode3159w[3];
HB1_ram_block2a26_clock_enable_1 = GND;
HB1_ram_block2a26_PORT_A_data_out = MEMORY(HB1_ram_block2a26_PORT_A_data_in_reg, HB1_ram_block2a26_PORT_B_data_in_reg, HB1_ram_block2a26_PORT_A_address_reg, HB1_ram_block2a26_PORT_B_address_reg, HB1_ram_block2a26_PORT_A_write_enable_reg, HB1_ram_block2a26_PORT_B_write_enable_reg, , , HB1_ram_block2a26_clock_0, HB1_ram_block2a26_clock_1, HB1_ram_block2a26_clock_enable_0, HB1_ram_block2a26_clock_enable_1, , );
HB1_ram_block2a26_PORT_A_data_out_reg = DFFE(HB1_ram_block2a26_PORT_A_data_out, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1M1428Q = HB1_ram_block2a26_PORT_A_data_out_reg[6];

--HB1M1429Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a26~PORTADATAOUT7 at M4K_X41_Y17
HB1_ram_block2a26_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a26_PORT_A_data_in_reg = DFFE(HB1_ram_block2a26_PORT_A_data_in, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_data_in = ~GND;
HB1_ram_block2a26_PORT_B_data_in_reg = DFFE(HB1_ram_block2a26_PORT_B_data_in, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a26_PORT_A_address_reg = DFFE(HB1_ram_block2a26_PORT_A_address, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a26_PORT_B_address_reg = DFFE(HB1_ram_block2a26_PORT_B_address, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_PORT_A_write_enable = GND;
HB1_ram_block2a26_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_A_write_enable, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1_ram_block2a26_PORT_B_write_enable = GND;
HB1_ram_block2a26_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a26_PORT_B_write_enable, HB1_ram_block2a26_clock_1, , , HB1_ram_block2a26_clock_enable_1);
HB1_ram_block2a26_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a26_clock_1 = GND;
HB1_ram_block2a26_clock_enable_0 = JB3_w_anode3159w[3];
HB1_ram_block2a26_clock_enable_1 = GND;
HB1_ram_block2a26_PORT_A_data_out = MEMORY(HB1_ram_block2a26_PORT_A_data_in_reg, HB1_ram_block2a26_PORT_B_data_in_reg, HB1_ram_block2a26_PORT_A_address_reg, HB1_ram_block2a26_PORT_B_address_reg, HB1_ram_block2a26_PORT_A_write_enable_reg, HB1_ram_block2a26_PORT_B_write_enable_reg, , , HB1_ram_block2a26_clock_0, HB1_ram_block2a26_clock_1, HB1_ram_block2a26_clock_enable_0, HB1_ram_block2a26_clock_enable_1, , );
HB1_ram_block2a26_PORT_A_data_out_reg = DFFE(HB1_ram_block2a26_PORT_A_data_out, HB1_ram_block2a26_clock_0, , , HB1_ram_block2a26_clock_enable_0);
HB1M1429Q = HB1_ram_block2a26_PORT_A_data_out_reg[7];


--KB1L50 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[5]~5035 at LCCOMB_X40_Y18_N0
KB1L50 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1480Q) # !HB1_address_reg_a[6] & HB1M1427Q);


--HB1_ram_block2a25 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a25 at M4K_X41_Y26
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a25_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a25_PORT_A_data_in_reg = DFFE(HB1_ram_block2a25_PORT_A_data_in, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_data_in = ~GND;
HB1_ram_block2a25_PORT_B_data_in_reg = DFFE(HB1_ram_block2a25_PORT_B_data_in, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a25_PORT_A_address_reg = DFFE(HB1_ram_block2a25_PORT_A_address, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a25_PORT_B_address_reg = DFFE(HB1_ram_block2a25_PORT_B_address, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_write_enable = GND;
HB1_ram_block2a25_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_A_write_enable, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_write_enable = GND;
HB1_ram_block2a25_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_B_write_enable, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a25_clock_1 = GND;
HB1_ram_block2a25_clock_enable_0 = JB3_w_anode3149w[3];
HB1_ram_block2a25_clock_enable_1 = GND;
HB1_ram_block2a25_PORT_A_data_out = MEMORY(HB1_ram_block2a25_PORT_A_data_in_reg, HB1_ram_block2a25_PORT_B_data_in_reg, HB1_ram_block2a25_PORT_A_address_reg, HB1_ram_block2a25_PORT_B_address_reg, HB1_ram_block2a25_PORT_A_write_enable_reg, HB1_ram_block2a25_PORT_B_write_enable_reg, , , HB1_ram_block2a25_clock_0, HB1_ram_block2a25_clock_1, HB1_ram_block2a25_clock_enable_0, HB1_ram_block2a25_clock_enable_1, , );
HB1_ram_block2a25_PORT_A_data_out_reg = DFFE(HB1_ram_block2a25_PORT_A_data_out, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25 = HB1_ram_block2a25_PORT_A_data_out_reg[0];

--HB1M1370Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a25~PORTADATAOUT1 at M4K_X41_Y26
HB1_ram_block2a25_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a25_PORT_A_data_in_reg = DFFE(HB1_ram_block2a25_PORT_A_data_in, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_data_in = ~GND;
HB1_ram_block2a25_PORT_B_data_in_reg = DFFE(HB1_ram_block2a25_PORT_B_data_in, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a25_PORT_A_address_reg = DFFE(HB1_ram_block2a25_PORT_A_address, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a25_PORT_B_address_reg = DFFE(HB1_ram_block2a25_PORT_B_address, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_write_enable = GND;
HB1_ram_block2a25_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_A_write_enable, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_write_enable = GND;
HB1_ram_block2a25_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_B_write_enable, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a25_clock_1 = GND;
HB1_ram_block2a25_clock_enable_0 = JB3_w_anode3149w[3];
HB1_ram_block2a25_clock_enable_1 = GND;
HB1_ram_block2a25_PORT_A_data_out = MEMORY(HB1_ram_block2a25_PORT_A_data_in_reg, HB1_ram_block2a25_PORT_B_data_in_reg, HB1_ram_block2a25_PORT_A_address_reg, HB1_ram_block2a25_PORT_B_address_reg, HB1_ram_block2a25_PORT_A_write_enable_reg, HB1_ram_block2a25_PORT_B_write_enable_reg, , , HB1_ram_block2a25_clock_0, HB1_ram_block2a25_clock_1, HB1_ram_block2a25_clock_enable_0, HB1_ram_block2a25_clock_enable_1, , );
HB1_ram_block2a25_PORT_A_data_out_reg = DFFE(HB1_ram_block2a25_PORT_A_data_out, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1M1370Q = HB1_ram_block2a25_PORT_A_data_out_reg[1];

--HB1M1371Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a25~PORTADATAOUT2 at M4K_X41_Y26
HB1_ram_block2a25_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a25_PORT_A_data_in_reg = DFFE(HB1_ram_block2a25_PORT_A_data_in, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_data_in = ~GND;
HB1_ram_block2a25_PORT_B_data_in_reg = DFFE(HB1_ram_block2a25_PORT_B_data_in, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a25_PORT_A_address_reg = DFFE(HB1_ram_block2a25_PORT_A_address, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a25_PORT_B_address_reg = DFFE(HB1_ram_block2a25_PORT_B_address, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_write_enable = GND;
HB1_ram_block2a25_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_A_write_enable, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_write_enable = GND;
HB1_ram_block2a25_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_B_write_enable, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a25_clock_1 = GND;
HB1_ram_block2a25_clock_enable_0 = JB3_w_anode3149w[3];
HB1_ram_block2a25_clock_enable_1 = GND;
HB1_ram_block2a25_PORT_A_data_out = MEMORY(HB1_ram_block2a25_PORT_A_data_in_reg, HB1_ram_block2a25_PORT_B_data_in_reg, HB1_ram_block2a25_PORT_A_address_reg, HB1_ram_block2a25_PORT_B_address_reg, HB1_ram_block2a25_PORT_A_write_enable_reg, HB1_ram_block2a25_PORT_B_write_enable_reg, , , HB1_ram_block2a25_clock_0, HB1_ram_block2a25_clock_1, HB1_ram_block2a25_clock_enable_0, HB1_ram_block2a25_clock_enable_1, , );
HB1_ram_block2a25_PORT_A_data_out_reg = DFFE(HB1_ram_block2a25_PORT_A_data_out, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1M1371Q = HB1_ram_block2a25_PORT_A_data_out_reg[2];

--HB1M1372Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a25~PORTADATAOUT3 at M4K_X41_Y26
HB1_ram_block2a25_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a25_PORT_A_data_in_reg = DFFE(HB1_ram_block2a25_PORT_A_data_in, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_data_in = ~GND;
HB1_ram_block2a25_PORT_B_data_in_reg = DFFE(HB1_ram_block2a25_PORT_B_data_in, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a25_PORT_A_address_reg = DFFE(HB1_ram_block2a25_PORT_A_address, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a25_PORT_B_address_reg = DFFE(HB1_ram_block2a25_PORT_B_address, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_write_enable = GND;
HB1_ram_block2a25_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_A_write_enable, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_write_enable = GND;
HB1_ram_block2a25_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_B_write_enable, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a25_clock_1 = GND;
HB1_ram_block2a25_clock_enable_0 = JB3_w_anode3149w[3];
HB1_ram_block2a25_clock_enable_1 = GND;
HB1_ram_block2a25_PORT_A_data_out = MEMORY(HB1_ram_block2a25_PORT_A_data_in_reg, HB1_ram_block2a25_PORT_B_data_in_reg, HB1_ram_block2a25_PORT_A_address_reg, HB1_ram_block2a25_PORT_B_address_reg, HB1_ram_block2a25_PORT_A_write_enable_reg, HB1_ram_block2a25_PORT_B_write_enable_reg, , , HB1_ram_block2a25_clock_0, HB1_ram_block2a25_clock_1, HB1_ram_block2a25_clock_enable_0, HB1_ram_block2a25_clock_enable_1, , );
HB1_ram_block2a25_PORT_A_data_out_reg = DFFE(HB1_ram_block2a25_PORT_A_data_out, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1M1372Q = HB1_ram_block2a25_PORT_A_data_out_reg[3];

--HB1M1373Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a25~PORTADATAOUT4 at M4K_X41_Y26
HB1_ram_block2a25_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a25_PORT_A_data_in_reg = DFFE(HB1_ram_block2a25_PORT_A_data_in, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_data_in = ~GND;
HB1_ram_block2a25_PORT_B_data_in_reg = DFFE(HB1_ram_block2a25_PORT_B_data_in, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a25_PORT_A_address_reg = DFFE(HB1_ram_block2a25_PORT_A_address, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a25_PORT_B_address_reg = DFFE(HB1_ram_block2a25_PORT_B_address, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_write_enable = GND;
HB1_ram_block2a25_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_A_write_enable, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_write_enable = GND;
HB1_ram_block2a25_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_B_write_enable, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a25_clock_1 = GND;
HB1_ram_block2a25_clock_enable_0 = JB3_w_anode3149w[3];
HB1_ram_block2a25_clock_enable_1 = GND;
HB1_ram_block2a25_PORT_A_data_out = MEMORY(HB1_ram_block2a25_PORT_A_data_in_reg, HB1_ram_block2a25_PORT_B_data_in_reg, HB1_ram_block2a25_PORT_A_address_reg, HB1_ram_block2a25_PORT_B_address_reg, HB1_ram_block2a25_PORT_A_write_enable_reg, HB1_ram_block2a25_PORT_B_write_enable_reg, , , HB1_ram_block2a25_clock_0, HB1_ram_block2a25_clock_1, HB1_ram_block2a25_clock_enable_0, HB1_ram_block2a25_clock_enable_1, , );
HB1_ram_block2a25_PORT_A_data_out_reg = DFFE(HB1_ram_block2a25_PORT_A_data_out, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1M1373Q = HB1_ram_block2a25_PORT_A_data_out_reg[4];

--HB1M1374Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a25~PORTADATAOUT5 at M4K_X41_Y26
HB1_ram_block2a25_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a25_PORT_A_data_in_reg = DFFE(HB1_ram_block2a25_PORT_A_data_in, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_data_in = ~GND;
HB1_ram_block2a25_PORT_B_data_in_reg = DFFE(HB1_ram_block2a25_PORT_B_data_in, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a25_PORT_A_address_reg = DFFE(HB1_ram_block2a25_PORT_A_address, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a25_PORT_B_address_reg = DFFE(HB1_ram_block2a25_PORT_B_address, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_write_enable = GND;
HB1_ram_block2a25_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_A_write_enable, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_write_enable = GND;
HB1_ram_block2a25_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_B_write_enable, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a25_clock_1 = GND;
HB1_ram_block2a25_clock_enable_0 = JB3_w_anode3149w[3];
HB1_ram_block2a25_clock_enable_1 = GND;
HB1_ram_block2a25_PORT_A_data_out = MEMORY(HB1_ram_block2a25_PORT_A_data_in_reg, HB1_ram_block2a25_PORT_B_data_in_reg, HB1_ram_block2a25_PORT_A_address_reg, HB1_ram_block2a25_PORT_B_address_reg, HB1_ram_block2a25_PORT_A_write_enable_reg, HB1_ram_block2a25_PORT_B_write_enable_reg, , , HB1_ram_block2a25_clock_0, HB1_ram_block2a25_clock_1, HB1_ram_block2a25_clock_enable_0, HB1_ram_block2a25_clock_enable_1, , );
HB1_ram_block2a25_PORT_A_data_out_reg = DFFE(HB1_ram_block2a25_PORT_A_data_out, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1M1374Q = HB1_ram_block2a25_PORT_A_data_out_reg[5];

--HB1M1375Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a25~PORTADATAOUT6 at M4K_X41_Y26
HB1_ram_block2a25_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a25_PORT_A_data_in_reg = DFFE(HB1_ram_block2a25_PORT_A_data_in, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_data_in = ~GND;
HB1_ram_block2a25_PORT_B_data_in_reg = DFFE(HB1_ram_block2a25_PORT_B_data_in, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a25_PORT_A_address_reg = DFFE(HB1_ram_block2a25_PORT_A_address, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a25_PORT_B_address_reg = DFFE(HB1_ram_block2a25_PORT_B_address, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_write_enable = GND;
HB1_ram_block2a25_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_A_write_enable, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_write_enable = GND;
HB1_ram_block2a25_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_B_write_enable, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a25_clock_1 = GND;
HB1_ram_block2a25_clock_enable_0 = JB3_w_anode3149w[3];
HB1_ram_block2a25_clock_enable_1 = GND;
HB1_ram_block2a25_PORT_A_data_out = MEMORY(HB1_ram_block2a25_PORT_A_data_in_reg, HB1_ram_block2a25_PORT_B_data_in_reg, HB1_ram_block2a25_PORT_A_address_reg, HB1_ram_block2a25_PORT_B_address_reg, HB1_ram_block2a25_PORT_A_write_enable_reg, HB1_ram_block2a25_PORT_B_write_enable_reg, , , HB1_ram_block2a25_clock_0, HB1_ram_block2a25_clock_1, HB1_ram_block2a25_clock_enable_0, HB1_ram_block2a25_clock_enable_1, , );
HB1_ram_block2a25_PORT_A_data_out_reg = DFFE(HB1_ram_block2a25_PORT_A_data_out, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1M1375Q = HB1_ram_block2a25_PORT_A_data_out_reg[6];

--HB1M1376Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a25~PORTADATAOUT7 at M4K_X41_Y26
HB1_ram_block2a25_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a25_PORT_A_data_in_reg = DFFE(HB1_ram_block2a25_PORT_A_data_in, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_data_in = ~GND;
HB1_ram_block2a25_PORT_B_data_in_reg = DFFE(HB1_ram_block2a25_PORT_B_data_in, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a25_PORT_A_address_reg = DFFE(HB1_ram_block2a25_PORT_A_address, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a25_PORT_B_address_reg = DFFE(HB1_ram_block2a25_PORT_B_address, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_PORT_A_write_enable = GND;
HB1_ram_block2a25_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_A_write_enable, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1_ram_block2a25_PORT_B_write_enable = GND;
HB1_ram_block2a25_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a25_PORT_B_write_enable, HB1_ram_block2a25_clock_1, , , HB1_ram_block2a25_clock_enable_1);
HB1_ram_block2a25_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a25_clock_1 = GND;
HB1_ram_block2a25_clock_enable_0 = JB3_w_anode3149w[3];
HB1_ram_block2a25_clock_enable_1 = GND;
HB1_ram_block2a25_PORT_A_data_out = MEMORY(HB1_ram_block2a25_PORT_A_data_in_reg, HB1_ram_block2a25_PORT_B_data_in_reg, HB1_ram_block2a25_PORT_A_address_reg, HB1_ram_block2a25_PORT_B_address_reg, HB1_ram_block2a25_PORT_A_write_enable_reg, HB1_ram_block2a25_PORT_B_write_enable_reg, , , HB1_ram_block2a25_clock_0, HB1_ram_block2a25_clock_1, HB1_ram_block2a25_clock_enable_0, HB1_ram_block2a25_clock_enable_1, , );
HB1_ram_block2a25_PORT_A_data_out_reg = DFFE(HB1_ram_block2a25_PORT_A_data_out, HB1_ram_block2a25_clock_0, , , HB1_ram_block2a25_clock_enable_0);
HB1M1376Q = HB1_ram_block2a25_PORT_A_data_out_reg[7];


--HB1_ram_block2a24 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a24 at M4K_X41_Y24
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a24_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a24_PORT_A_data_in_reg = DFFE(HB1_ram_block2a24_PORT_A_data_in, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_data_in = ~GND;
HB1_ram_block2a24_PORT_B_data_in_reg = DFFE(HB1_ram_block2a24_PORT_B_data_in, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a24_PORT_A_address_reg = DFFE(HB1_ram_block2a24_PORT_A_address, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a24_PORT_B_address_reg = DFFE(HB1_ram_block2a24_PORT_B_address, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_write_enable = GND;
HB1_ram_block2a24_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_A_write_enable, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_write_enable = GND;
HB1_ram_block2a24_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_B_write_enable, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a24_clock_1 = GND;
HB1_ram_block2a24_clock_enable_0 = JB3_w_anode3138w[3];
HB1_ram_block2a24_clock_enable_1 = GND;
HB1_ram_block2a24_PORT_A_data_out = MEMORY(HB1_ram_block2a24_PORT_A_data_in_reg, HB1_ram_block2a24_PORT_B_data_in_reg, HB1_ram_block2a24_PORT_A_address_reg, HB1_ram_block2a24_PORT_B_address_reg, HB1_ram_block2a24_PORT_A_write_enable_reg, HB1_ram_block2a24_PORT_B_write_enable_reg, , , HB1_ram_block2a24_clock_0, HB1_ram_block2a24_clock_1, HB1_ram_block2a24_clock_enable_0, HB1_ram_block2a24_clock_enable_1, , );
HB1_ram_block2a24_PORT_A_data_out_reg = DFFE(HB1_ram_block2a24_PORT_A_data_out, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24 = HB1_ram_block2a24_PORT_A_data_out_reg[0];

--HB1M1317Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a24~PORTADATAOUT1 at M4K_X41_Y24
HB1_ram_block2a24_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a24_PORT_A_data_in_reg = DFFE(HB1_ram_block2a24_PORT_A_data_in, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_data_in = ~GND;
HB1_ram_block2a24_PORT_B_data_in_reg = DFFE(HB1_ram_block2a24_PORT_B_data_in, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a24_PORT_A_address_reg = DFFE(HB1_ram_block2a24_PORT_A_address, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a24_PORT_B_address_reg = DFFE(HB1_ram_block2a24_PORT_B_address, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_write_enable = GND;
HB1_ram_block2a24_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_A_write_enable, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_write_enable = GND;
HB1_ram_block2a24_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_B_write_enable, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a24_clock_1 = GND;
HB1_ram_block2a24_clock_enable_0 = JB3_w_anode3138w[3];
HB1_ram_block2a24_clock_enable_1 = GND;
HB1_ram_block2a24_PORT_A_data_out = MEMORY(HB1_ram_block2a24_PORT_A_data_in_reg, HB1_ram_block2a24_PORT_B_data_in_reg, HB1_ram_block2a24_PORT_A_address_reg, HB1_ram_block2a24_PORT_B_address_reg, HB1_ram_block2a24_PORT_A_write_enable_reg, HB1_ram_block2a24_PORT_B_write_enable_reg, , , HB1_ram_block2a24_clock_0, HB1_ram_block2a24_clock_1, HB1_ram_block2a24_clock_enable_0, HB1_ram_block2a24_clock_enable_1, , );
HB1_ram_block2a24_PORT_A_data_out_reg = DFFE(HB1_ram_block2a24_PORT_A_data_out, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1M1317Q = HB1_ram_block2a24_PORT_A_data_out_reg[1];

--HB1M1318Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a24~PORTADATAOUT2 at M4K_X41_Y24
HB1_ram_block2a24_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a24_PORT_A_data_in_reg = DFFE(HB1_ram_block2a24_PORT_A_data_in, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_data_in = ~GND;
HB1_ram_block2a24_PORT_B_data_in_reg = DFFE(HB1_ram_block2a24_PORT_B_data_in, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a24_PORT_A_address_reg = DFFE(HB1_ram_block2a24_PORT_A_address, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a24_PORT_B_address_reg = DFFE(HB1_ram_block2a24_PORT_B_address, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_write_enable = GND;
HB1_ram_block2a24_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_A_write_enable, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_write_enable = GND;
HB1_ram_block2a24_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_B_write_enable, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a24_clock_1 = GND;
HB1_ram_block2a24_clock_enable_0 = JB3_w_anode3138w[3];
HB1_ram_block2a24_clock_enable_1 = GND;
HB1_ram_block2a24_PORT_A_data_out = MEMORY(HB1_ram_block2a24_PORT_A_data_in_reg, HB1_ram_block2a24_PORT_B_data_in_reg, HB1_ram_block2a24_PORT_A_address_reg, HB1_ram_block2a24_PORT_B_address_reg, HB1_ram_block2a24_PORT_A_write_enable_reg, HB1_ram_block2a24_PORT_B_write_enable_reg, , , HB1_ram_block2a24_clock_0, HB1_ram_block2a24_clock_1, HB1_ram_block2a24_clock_enable_0, HB1_ram_block2a24_clock_enable_1, , );
HB1_ram_block2a24_PORT_A_data_out_reg = DFFE(HB1_ram_block2a24_PORT_A_data_out, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1M1318Q = HB1_ram_block2a24_PORT_A_data_out_reg[2];

--HB1M1319Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a24~PORTADATAOUT3 at M4K_X41_Y24
HB1_ram_block2a24_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a24_PORT_A_data_in_reg = DFFE(HB1_ram_block2a24_PORT_A_data_in, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_data_in = ~GND;
HB1_ram_block2a24_PORT_B_data_in_reg = DFFE(HB1_ram_block2a24_PORT_B_data_in, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a24_PORT_A_address_reg = DFFE(HB1_ram_block2a24_PORT_A_address, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a24_PORT_B_address_reg = DFFE(HB1_ram_block2a24_PORT_B_address, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_write_enable = GND;
HB1_ram_block2a24_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_A_write_enable, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_write_enable = GND;
HB1_ram_block2a24_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_B_write_enable, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a24_clock_1 = GND;
HB1_ram_block2a24_clock_enable_0 = JB3_w_anode3138w[3];
HB1_ram_block2a24_clock_enable_1 = GND;
HB1_ram_block2a24_PORT_A_data_out = MEMORY(HB1_ram_block2a24_PORT_A_data_in_reg, HB1_ram_block2a24_PORT_B_data_in_reg, HB1_ram_block2a24_PORT_A_address_reg, HB1_ram_block2a24_PORT_B_address_reg, HB1_ram_block2a24_PORT_A_write_enable_reg, HB1_ram_block2a24_PORT_B_write_enable_reg, , , HB1_ram_block2a24_clock_0, HB1_ram_block2a24_clock_1, HB1_ram_block2a24_clock_enable_0, HB1_ram_block2a24_clock_enable_1, , );
HB1_ram_block2a24_PORT_A_data_out_reg = DFFE(HB1_ram_block2a24_PORT_A_data_out, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1M1319Q = HB1_ram_block2a24_PORT_A_data_out_reg[3];

--HB1M1320Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a24~PORTADATAOUT4 at M4K_X41_Y24
HB1_ram_block2a24_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a24_PORT_A_data_in_reg = DFFE(HB1_ram_block2a24_PORT_A_data_in, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_data_in = ~GND;
HB1_ram_block2a24_PORT_B_data_in_reg = DFFE(HB1_ram_block2a24_PORT_B_data_in, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a24_PORT_A_address_reg = DFFE(HB1_ram_block2a24_PORT_A_address, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a24_PORT_B_address_reg = DFFE(HB1_ram_block2a24_PORT_B_address, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_write_enable = GND;
HB1_ram_block2a24_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_A_write_enable, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_write_enable = GND;
HB1_ram_block2a24_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_B_write_enable, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a24_clock_1 = GND;
HB1_ram_block2a24_clock_enable_0 = JB3_w_anode3138w[3];
HB1_ram_block2a24_clock_enable_1 = GND;
HB1_ram_block2a24_PORT_A_data_out = MEMORY(HB1_ram_block2a24_PORT_A_data_in_reg, HB1_ram_block2a24_PORT_B_data_in_reg, HB1_ram_block2a24_PORT_A_address_reg, HB1_ram_block2a24_PORT_B_address_reg, HB1_ram_block2a24_PORT_A_write_enable_reg, HB1_ram_block2a24_PORT_B_write_enable_reg, , , HB1_ram_block2a24_clock_0, HB1_ram_block2a24_clock_1, HB1_ram_block2a24_clock_enable_0, HB1_ram_block2a24_clock_enable_1, , );
HB1_ram_block2a24_PORT_A_data_out_reg = DFFE(HB1_ram_block2a24_PORT_A_data_out, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1M1320Q = HB1_ram_block2a24_PORT_A_data_out_reg[4];

--HB1M1321Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a24~PORTADATAOUT5 at M4K_X41_Y24
HB1_ram_block2a24_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a24_PORT_A_data_in_reg = DFFE(HB1_ram_block2a24_PORT_A_data_in, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_data_in = ~GND;
HB1_ram_block2a24_PORT_B_data_in_reg = DFFE(HB1_ram_block2a24_PORT_B_data_in, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a24_PORT_A_address_reg = DFFE(HB1_ram_block2a24_PORT_A_address, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a24_PORT_B_address_reg = DFFE(HB1_ram_block2a24_PORT_B_address, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_write_enable = GND;
HB1_ram_block2a24_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_A_write_enable, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_write_enable = GND;
HB1_ram_block2a24_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_B_write_enable, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a24_clock_1 = GND;
HB1_ram_block2a24_clock_enable_0 = JB3_w_anode3138w[3];
HB1_ram_block2a24_clock_enable_1 = GND;
HB1_ram_block2a24_PORT_A_data_out = MEMORY(HB1_ram_block2a24_PORT_A_data_in_reg, HB1_ram_block2a24_PORT_B_data_in_reg, HB1_ram_block2a24_PORT_A_address_reg, HB1_ram_block2a24_PORT_B_address_reg, HB1_ram_block2a24_PORT_A_write_enable_reg, HB1_ram_block2a24_PORT_B_write_enable_reg, , , HB1_ram_block2a24_clock_0, HB1_ram_block2a24_clock_1, HB1_ram_block2a24_clock_enable_0, HB1_ram_block2a24_clock_enable_1, , );
HB1_ram_block2a24_PORT_A_data_out_reg = DFFE(HB1_ram_block2a24_PORT_A_data_out, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1M1321Q = HB1_ram_block2a24_PORT_A_data_out_reg[5];

--HB1M1322Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a24~PORTADATAOUT6 at M4K_X41_Y24
HB1_ram_block2a24_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a24_PORT_A_data_in_reg = DFFE(HB1_ram_block2a24_PORT_A_data_in, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_data_in = ~GND;
HB1_ram_block2a24_PORT_B_data_in_reg = DFFE(HB1_ram_block2a24_PORT_B_data_in, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a24_PORT_A_address_reg = DFFE(HB1_ram_block2a24_PORT_A_address, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a24_PORT_B_address_reg = DFFE(HB1_ram_block2a24_PORT_B_address, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_write_enable = GND;
HB1_ram_block2a24_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_A_write_enable, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_write_enable = GND;
HB1_ram_block2a24_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_B_write_enable, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a24_clock_1 = GND;
HB1_ram_block2a24_clock_enable_0 = JB3_w_anode3138w[3];
HB1_ram_block2a24_clock_enable_1 = GND;
HB1_ram_block2a24_PORT_A_data_out = MEMORY(HB1_ram_block2a24_PORT_A_data_in_reg, HB1_ram_block2a24_PORT_B_data_in_reg, HB1_ram_block2a24_PORT_A_address_reg, HB1_ram_block2a24_PORT_B_address_reg, HB1_ram_block2a24_PORT_A_write_enable_reg, HB1_ram_block2a24_PORT_B_write_enable_reg, , , HB1_ram_block2a24_clock_0, HB1_ram_block2a24_clock_1, HB1_ram_block2a24_clock_enable_0, HB1_ram_block2a24_clock_enable_1, , );
HB1_ram_block2a24_PORT_A_data_out_reg = DFFE(HB1_ram_block2a24_PORT_A_data_out, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1M1322Q = HB1_ram_block2a24_PORT_A_data_out_reg[6];

--HB1M1323Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a24~PORTADATAOUT7 at M4K_X41_Y24
HB1_ram_block2a24_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a24_PORT_A_data_in_reg = DFFE(HB1_ram_block2a24_PORT_A_data_in, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_data_in = ~GND;
HB1_ram_block2a24_PORT_B_data_in_reg = DFFE(HB1_ram_block2a24_PORT_B_data_in, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a24_PORT_A_address_reg = DFFE(HB1_ram_block2a24_PORT_A_address, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a24_PORT_B_address_reg = DFFE(HB1_ram_block2a24_PORT_B_address, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_PORT_A_write_enable = GND;
HB1_ram_block2a24_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_A_write_enable, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1_ram_block2a24_PORT_B_write_enable = GND;
HB1_ram_block2a24_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a24_PORT_B_write_enable, HB1_ram_block2a24_clock_1, , , HB1_ram_block2a24_clock_enable_1);
HB1_ram_block2a24_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a24_clock_1 = GND;
HB1_ram_block2a24_clock_enable_0 = JB3_w_anode3138w[3];
HB1_ram_block2a24_clock_enable_1 = GND;
HB1_ram_block2a24_PORT_A_data_out = MEMORY(HB1_ram_block2a24_PORT_A_data_in_reg, HB1_ram_block2a24_PORT_B_data_in_reg, HB1_ram_block2a24_PORT_A_address_reg, HB1_ram_block2a24_PORT_B_address_reg, HB1_ram_block2a24_PORT_A_write_enable_reg, HB1_ram_block2a24_PORT_B_write_enable_reg, , , HB1_ram_block2a24_clock_0, HB1_ram_block2a24_clock_1, HB1_ram_block2a24_clock_enable_0, HB1_ram_block2a24_clock_enable_1, , );
HB1_ram_block2a24_PORT_A_data_out_reg = DFFE(HB1_ram_block2a24_PORT_A_data_out, HB1_ram_block2a24_clock_0, , , HB1_ram_block2a24_clock_enable_0);
HB1M1323Q = HB1_ram_block2a24_PORT_A_data_out_reg[7];


--KB1L51 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[5]~5036 at LCCOMB_X40_Y22_N10
KB1L51 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M1374Q # !HB1_address_reg_a[6] & (HB1M1321Q));


--KB1L52 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[5]~5037 at LCCOMB_X40_Y19_N6
KB1L52 = HB1_address_reg_a[9] & (KB1L51 # KB1L50) # !HB1_address_reg_a[9] & KB1L225;


--KB1L53 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[5]~5038 at LCCOMB_X40_Y19_N28
KB1L53 = HB1_address_reg_a[8] & KB1L49 # !HB1_address_reg_a[8] & (KB1L52);


--HB1_address_reg_a[11] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[11] at LCFF_X18_Y12_N21
HB1_address_reg_a[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S2L2),  ,  ,  , HB1_address_reg_a[5],  ,  , VCC);


--HB1_address_reg_a[10] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[10] at LCFF_X18_Y12_N25
HB1_address_reg_a[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S2L2),  ,  ,  , HB1_address_reg_a[4],  ,  , VCC);


--KB1L147 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5190w~608 at LCCOMB_X18_Y12_N24
KB1L147 = HB1_address_reg_a[11] & HB1_address_reg_a[10];


--KB1L232 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~573 at LCCOMB_X22_Y12_N22
KB1L232 = HB1_address_reg_a[8] & !HB1_address_reg_a[10];


--HB1_ram_block2a46 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a46 at M4K_X17_Y9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a46_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a46_PORT_A_data_in_reg = DFFE(HB1_ram_block2a46_PORT_A_data_in, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_data_in = ~GND;
HB1_ram_block2a46_PORT_B_data_in_reg = DFFE(HB1_ram_block2a46_PORT_B_data_in, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a46_PORT_A_address_reg = DFFE(HB1_ram_block2a46_PORT_A_address, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a46_PORT_B_address_reg = DFFE(HB1_ram_block2a46_PORT_B_address, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_write_enable = GND;
HB1_ram_block2a46_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_A_write_enable, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_write_enable = GND;
HB1_ram_block2a46_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_B_write_enable, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a46_clock_1 = GND;
HB1_ram_block2a46_clock_enable_0 = JB3_w_anode3385w[3];
HB1_ram_block2a46_clock_enable_1 = GND;
HB1_ram_block2a46_PORT_A_data_out = MEMORY(HB1_ram_block2a46_PORT_A_data_in_reg, HB1_ram_block2a46_PORT_B_data_in_reg, HB1_ram_block2a46_PORT_A_address_reg, HB1_ram_block2a46_PORT_B_address_reg, HB1_ram_block2a46_PORT_A_write_enable_reg, HB1_ram_block2a46_PORT_B_write_enable_reg, , , HB1_ram_block2a46_clock_0, HB1_ram_block2a46_clock_1, HB1_ram_block2a46_clock_enable_0, HB1_ram_block2a46_clock_enable_1, , );
HB1_ram_block2a46_PORT_A_data_out_reg = DFFE(HB1_ram_block2a46_PORT_A_data_out, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46 = HB1_ram_block2a46_PORT_A_data_out_reg[0];

--HB1M2483Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a46~PORTADATAOUT1 at M4K_X17_Y9
HB1_ram_block2a46_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a46_PORT_A_data_in_reg = DFFE(HB1_ram_block2a46_PORT_A_data_in, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_data_in = ~GND;
HB1_ram_block2a46_PORT_B_data_in_reg = DFFE(HB1_ram_block2a46_PORT_B_data_in, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a46_PORT_A_address_reg = DFFE(HB1_ram_block2a46_PORT_A_address, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a46_PORT_B_address_reg = DFFE(HB1_ram_block2a46_PORT_B_address, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_write_enable = GND;
HB1_ram_block2a46_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_A_write_enable, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_write_enable = GND;
HB1_ram_block2a46_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_B_write_enable, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a46_clock_1 = GND;
HB1_ram_block2a46_clock_enable_0 = JB3_w_anode3385w[3];
HB1_ram_block2a46_clock_enable_1 = GND;
HB1_ram_block2a46_PORT_A_data_out = MEMORY(HB1_ram_block2a46_PORT_A_data_in_reg, HB1_ram_block2a46_PORT_B_data_in_reg, HB1_ram_block2a46_PORT_A_address_reg, HB1_ram_block2a46_PORT_B_address_reg, HB1_ram_block2a46_PORT_A_write_enable_reg, HB1_ram_block2a46_PORT_B_write_enable_reg, , , HB1_ram_block2a46_clock_0, HB1_ram_block2a46_clock_1, HB1_ram_block2a46_clock_enable_0, HB1_ram_block2a46_clock_enable_1, , );
HB1_ram_block2a46_PORT_A_data_out_reg = DFFE(HB1_ram_block2a46_PORT_A_data_out, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1M2483Q = HB1_ram_block2a46_PORT_A_data_out_reg[1];

--HB1M2484Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a46~PORTADATAOUT2 at M4K_X17_Y9
HB1_ram_block2a46_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a46_PORT_A_data_in_reg = DFFE(HB1_ram_block2a46_PORT_A_data_in, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_data_in = ~GND;
HB1_ram_block2a46_PORT_B_data_in_reg = DFFE(HB1_ram_block2a46_PORT_B_data_in, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a46_PORT_A_address_reg = DFFE(HB1_ram_block2a46_PORT_A_address, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a46_PORT_B_address_reg = DFFE(HB1_ram_block2a46_PORT_B_address, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_write_enable = GND;
HB1_ram_block2a46_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_A_write_enable, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_write_enable = GND;
HB1_ram_block2a46_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_B_write_enable, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a46_clock_1 = GND;
HB1_ram_block2a46_clock_enable_0 = JB3_w_anode3385w[3];
HB1_ram_block2a46_clock_enable_1 = GND;
HB1_ram_block2a46_PORT_A_data_out = MEMORY(HB1_ram_block2a46_PORT_A_data_in_reg, HB1_ram_block2a46_PORT_B_data_in_reg, HB1_ram_block2a46_PORT_A_address_reg, HB1_ram_block2a46_PORT_B_address_reg, HB1_ram_block2a46_PORT_A_write_enable_reg, HB1_ram_block2a46_PORT_B_write_enable_reg, , , HB1_ram_block2a46_clock_0, HB1_ram_block2a46_clock_1, HB1_ram_block2a46_clock_enable_0, HB1_ram_block2a46_clock_enable_1, , );
HB1_ram_block2a46_PORT_A_data_out_reg = DFFE(HB1_ram_block2a46_PORT_A_data_out, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1M2484Q = HB1_ram_block2a46_PORT_A_data_out_reg[2];

--HB1M2485Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a46~PORTADATAOUT3 at M4K_X17_Y9
HB1_ram_block2a46_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a46_PORT_A_data_in_reg = DFFE(HB1_ram_block2a46_PORT_A_data_in, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_data_in = ~GND;
HB1_ram_block2a46_PORT_B_data_in_reg = DFFE(HB1_ram_block2a46_PORT_B_data_in, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a46_PORT_A_address_reg = DFFE(HB1_ram_block2a46_PORT_A_address, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a46_PORT_B_address_reg = DFFE(HB1_ram_block2a46_PORT_B_address, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_write_enable = GND;
HB1_ram_block2a46_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_A_write_enable, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_write_enable = GND;
HB1_ram_block2a46_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_B_write_enable, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a46_clock_1 = GND;
HB1_ram_block2a46_clock_enable_0 = JB3_w_anode3385w[3];
HB1_ram_block2a46_clock_enable_1 = GND;
HB1_ram_block2a46_PORT_A_data_out = MEMORY(HB1_ram_block2a46_PORT_A_data_in_reg, HB1_ram_block2a46_PORT_B_data_in_reg, HB1_ram_block2a46_PORT_A_address_reg, HB1_ram_block2a46_PORT_B_address_reg, HB1_ram_block2a46_PORT_A_write_enable_reg, HB1_ram_block2a46_PORT_B_write_enable_reg, , , HB1_ram_block2a46_clock_0, HB1_ram_block2a46_clock_1, HB1_ram_block2a46_clock_enable_0, HB1_ram_block2a46_clock_enable_1, , );
HB1_ram_block2a46_PORT_A_data_out_reg = DFFE(HB1_ram_block2a46_PORT_A_data_out, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1M2485Q = HB1_ram_block2a46_PORT_A_data_out_reg[3];

--HB1M2486Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a46~PORTADATAOUT4 at M4K_X17_Y9
HB1_ram_block2a46_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a46_PORT_A_data_in_reg = DFFE(HB1_ram_block2a46_PORT_A_data_in, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_data_in = ~GND;
HB1_ram_block2a46_PORT_B_data_in_reg = DFFE(HB1_ram_block2a46_PORT_B_data_in, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a46_PORT_A_address_reg = DFFE(HB1_ram_block2a46_PORT_A_address, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a46_PORT_B_address_reg = DFFE(HB1_ram_block2a46_PORT_B_address, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_write_enable = GND;
HB1_ram_block2a46_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_A_write_enable, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_write_enable = GND;
HB1_ram_block2a46_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_B_write_enable, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a46_clock_1 = GND;
HB1_ram_block2a46_clock_enable_0 = JB3_w_anode3385w[3];
HB1_ram_block2a46_clock_enable_1 = GND;
HB1_ram_block2a46_PORT_A_data_out = MEMORY(HB1_ram_block2a46_PORT_A_data_in_reg, HB1_ram_block2a46_PORT_B_data_in_reg, HB1_ram_block2a46_PORT_A_address_reg, HB1_ram_block2a46_PORT_B_address_reg, HB1_ram_block2a46_PORT_A_write_enable_reg, HB1_ram_block2a46_PORT_B_write_enable_reg, , , HB1_ram_block2a46_clock_0, HB1_ram_block2a46_clock_1, HB1_ram_block2a46_clock_enable_0, HB1_ram_block2a46_clock_enable_1, , );
HB1_ram_block2a46_PORT_A_data_out_reg = DFFE(HB1_ram_block2a46_PORT_A_data_out, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1M2486Q = HB1_ram_block2a46_PORT_A_data_out_reg[4];

--HB1M2487Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a46~PORTADATAOUT5 at M4K_X17_Y9
HB1_ram_block2a46_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a46_PORT_A_data_in_reg = DFFE(HB1_ram_block2a46_PORT_A_data_in, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_data_in = ~GND;
HB1_ram_block2a46_PORT_B_data_in_reg = DFFE(HB1_ram_block2a46_PORT_B_data_in, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a46_PORT_A_address_reg = DFFE(HB1_ram_block2a46_PORT_A_address, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a46_PORT_B_address_reg = DFFE(HB1_ram_block2a46_PORT_B_address, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_write_enable = GND;
HB1_ram_block2a46_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_A_write_enable, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_write_enable = GND;
HB1_ram_block2a46_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_B_write_enable, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a46_clock_1 = GND;
HB1_ram_block2a46_clock_enable_0 = JB3_w_anode3385w[3];
HB1_ram_block2a46_clock_enable_1 = GND;
HB1_ram_block2a46_PORT_A_data_out = MEMORY(HB1_ram_block2a46_PORT_A_data_in_reg, HB1_ram_block2a46_PORT_B_data_in_reg, HB1_ram_block2a46_PORT_A_address_reg, HB1_ram_block2a46_PORT_B_address_reg, HB1_ram_block2a46_PORT_A_write_enable_reg, HB1_ram_block2a46_PORT_B_write_enable_reg, , , HB1_ram_block2a46_clock_0, HB1_ram_block2a46_clock_1, HB1_ram_block2a46_clock_enable_0, HB1_ram_block2a46_clock_enable_1, , );
HB1_ram_block2a46_PORT_A_data_out_reg = DFFE(HB1_ram_block2a46_PORT_A_data_out, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1M2487Q = HB1_ram_block2a46_PORT_A_data_out_reg[5];

--HB1M2488Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a46~PORTADATAOUT6 at M4K_X17_Y9
HB1_ram_block2a46_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a46_PORT_A_data_in_reg = DFFE(HB1_ram_block2a46_PORT_A_data_in, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_data_in = ~GND;
HB1_ram_block2a46_PORT_B_data_in_reg = DFFE(HB1_ram_block2a46_PORT_B_data_in, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a46_PORT_A_address_reg = DFFE(HB1_ram_block2a46_PORT_A_address, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a46_PORT_B_address_reg = DFFE(HB1_ram_block2a46_PORT_B_address, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_write_enable = GND;
HB1_ram_block2a46_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_A_write_enable, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_write_enable = GND;
HB1_ram_block2a46_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_B_write_enable, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a46_clock_1 = GND;
HB1_ram_block2a46_clock_enable_0 = JB3_w_anode3385w[3];
HB1_ram_block2a46_clock_enable_1 = GND;
HB1_ram_block2a46_PORT_A_data_out = MEMORY(HB1_ram_block2a46_PORT_A_data_in_reg, HB1_ram_block2a46_PORT_B_data_in_reg, HB1_ram_block2a46_PORT_A_address_reg, HB1_ram_block2a46_PORT_B_address_reg, HB1_ram_block2a46_PORT_A_write_enable_reg, HB1_ram_block2a46_PORT_B_write_enable_reg, , , HB1_ram_block2a46_clock_0, HB1_ram_block2a46_clock_1, HB1_ram_block2a46_clock_enable_0, HB1_ram_block2a46_clock_enable_1, , );
HB1_ram_block2a46_PORT_A_data_out_reg = DFFE(HB1_ram_block2a46_PORT_A_data_out, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1M2488Q = HB1_ram_block2a46_PORT_A_data_out_reg[6];

--HB1M2489Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a46~PORTADATAOUT7 at M4K_X17_Y9
HB1_ram_block2a46_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a46_PORT_A_data_in_reg = DFFE(HB1_ram_block2a46_PORT_A_data_in, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_data_in = ~GND;
HB1_ram_block2a46_PORT_B_data_in_reg = DFFE(HB1_ram_block2a46_PORT_B_data_in, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a46_PORT_A_address_reg = DFFE(HB1_ram_block2a46_PORT_A_address, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a46_PORT_B_address_reg = DFFE(HB1_ram_block2a46_PORT_B_address, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_PORT_A_write_enable = GND;
HB1_ram_block2a46_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_A_write_enable, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1_ram_block2a46_PORT_B_write_enable = GND;
HB1_ram_block2a46_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a46_PORT_B_write_enable, HB1_ram_block2a46_clock_1, , , HB1_ram_block2a46_clock_enable_1);
HB1_ram_block2a46_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a46_clock_1 = GND;
HB1_ram_block2a46_clock_enable_0 = JB3_w_anode3385w[3];
HB1_ram_block2a46_clock_enable_1 = GND;
HB1_ram_block2a46_PORT_A_data_out = MEMORY(HB1_ram_block2a46_PORT_A_data_in_reg, HB1_ram_block2a46_PORT_B_data_in_reg, HB1_ram_block2a46_PORT_A_address_reg, HB1_ram_block2a46_PORT_B_address_reg, HB1_ram_block2a46_PORT_A_write_enable_reg, HB1_ram_block2a46_PORT_B_write_enable_reg, , , HB1_ram_block2a46_clock_0, HB1_ram_block2a46_clock_1, HB1_ram_block2a46_clock_enable_0, HB1_ram_block2a46_clock_enable_1, , );
HB1_ram_block2a46_PORT_A_data_out_reg = DFFE(HB1_ram_block2a46_PORT_A_data_out, HB1_ram_block2a46_clock_0, , , HB1_ram_block2a46_clock_enable_0);
HB1M2489Q = HB1_ram_block2a46_PORT_A_data_out_reg[7];


--HB1_ram_block2a45 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a45 at M4K_X17_Y8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a45_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a45_PORT_A_data_in_reg = DFFE(HB1_ram_block2a45_PORT_A_data_in, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_data_in = ~GND;
HB1_ram_block2a45_PORT_B_data_in_reg = DFFE(HB1_ram_block2a45_PORT_B_data_in, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a45_PORT_A_address_reg = DFFE(HB1_ram_block2a45_PORT_A_address, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a45_PORT_B_address_reg = DFFE(HB1_ram_block2a45_PORT_B_address, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_write_enable = GND;
HB1_ram_block2a45_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_A_write_enable, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_write_enable = GND;
HB1_ram_block2a45_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_B_write_enable, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a45_clock_1 = GND;
HB1_ram_block2a45_clock_enable_0 = JB3_w_anode3375w[3];
HB1_ram_block2a45_clock_enable_1 = GND;
HB1_ram_block2a45_PORT_A_data_out = MEMORY(HB1_ram_block2a45_PORT_A_data_in_reg, HB1_ram_block2a45_PORT_B_data_in_reg, HB1_ram_block2a45_PORT_A_address_reg, HB1_ram_block2a45_PORT_B_address_reg, HB1_ram_block2a45_PORT_A_write_enable_reg, HB1_ram_block2a45_PORT_B_write_enable_reg, , , HB1_ram_block2a45_clock_0, HB1_ram_block2a45_clock_1, HB1_ram_block2a45_clock_enable_0, HB1_ram_block2a45_clock_enable_1, , );
HB1_ram_block2a45_PORT_A_data_out_reg = DFFE(HB1_ram_block2a45_PORT_A_data_out, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45 = HB1_ram_block2a45_PORT_A_data_out_reg[0];

--HB1M2430Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a45~PORTADATAOUT1 at M4K_X17_Y8
HB1_ram_block2a45_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a45_PORT_A_data_in_reg = DFFE(HB1_ram_block2a45_PORT_A_data_in, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_data_in = ~GND;
HB1_ram_block2a45_PORT_B_data_in_reg = DFFE(HB1_ram_block2a45_PORT_B_data_in, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a45_PORT_A_address_reg = DFFE(HB1_ram_block2a45_PORT_A_address, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a45_PORT_B_address_reg = DFFE(HB1_ram_block2a45_PORT_B_address, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_write_enable = GND;
HB1_ram_block2a45_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_A_write_enable, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_write_enable = GND;
HB1_ram_block2a45_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_B_write_enable, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a45_clock_1 = GND;
HB1_ram_block2a45_clock_enable_0 = JB3_w_anode3375w[3];
HB1_ram_block2a45_clock_enable_1 = GND;
HB1_ram_block2a45_PORT_A_data_out = MEMORY(HB1_ram_block2a45_PORT_A_data_in_reg, HB1_ram_block2a45_PORT_B_data_in_reg, HB1_ram_block2a45_PORT_A_address_reg, HB1_ram_block2a45_PORT_B_address_reg, HB1_ram_block2a45_PORT_A_write_enable_reg, HB1_ram_block2a45_PORT_B_write_enable_reg, , , HB1_ram_block2a45_clock_0, HB1_ram_block2a45_clock_1, HB1_ram_block2a45_clock_enable_0, HB1_ram_block2a45_clock_enable_1, , );
HB1_ram_block2a45_PORT_A_data_out_reg = DFFE(HB1_ram_block2a45_PORT_A_data_out, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1M2430Q = HB1_ram_block2a45_PORT_A_data_out_reg[1];

--HB1M2431Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a45~PORTADATAOUT2 at M4K_X17_Y8
HB1_ram_block2a45_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a45_PORT_A_data_in_reg = DFFE(HB1_ram_block2a45_PORT_A_data_in, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_data_in = ~GND;
HB1_ram_block2a45_PORT_B_data_in_reg = DFFE(HB1_ram_block2a45_PORT_B_data_in, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a45_PORT_A_address_reg = DFFE(HB1_ram_block2a45_PORT_A_address, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a45_PORT_B_address_reg = DFFE(HB1_ram_block2a45_PORT_B_address, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_write_enable = GND;
HB1_ram_block2a45_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_A_write_enable, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_write_enable = GND;
HB1_ram_block2a45_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_B_write_enable, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a45_clock_1 = GND;
HB1_ram_block2a45_clock_enable_0 = JB3_w_anode3375w[3];
HB1_ram_block2a45_clock_enable_1 = GND;
HB1_ram_block2a45_PORT_A_data_out = MEMORY(HB1_ram_block2a45_PORT_A_data_in_reg, HB1_ram_block2a45_PORT_B_data_in_reg, HB1_ram_block2a45_PORT_A_address_reg, HB1_ram_block2a45_PORT_B_address_reg, HB1_ram_block2a45_PORT_A_write_enable_reg, HB1_ram_block2a45_PORT_B_write_enable_reg, , , HB1_ram_block2a45_clock_0, HB1_ram_block2a45_clock_1, HB1_ram_block2a45_clock_enable_0, HB1_ram_block2a45_clock_enable_1, , );
HB1_ram_block2a45_PORT_A_data_out_reg = DFFE(HB1_ram_block2a45_PORT_A_data_out, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1M2431Q = HB1_ram_block2a45_PORT_A_data_out_reg[2];

--HB1M2432Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a45~PORTADATAOUT3 at M4K_X17_Y8
HB1_ram_block2a45_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a45_PORT_A_data_in_reg = DFFE(HB1_ram_block2a45_PORT_A_data_in, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_data_in = ~GND;
HB1_ram_block2a45_PORT_B_data_in_reg = DFFE(HB1_ram_block2a45_PORT_B_data_in, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a45_PORT_A_address_reg = DFFE(HB1_ram_block2a45_PORT_A_address, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a45_PORT_B_address_reg = DFFE(HB1_ram_block2a45_PORT_B_address, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_write_enable = GND;
HB1_ram_block2a45_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_A_write_enable, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_write_enable = GND;
HB1_ram_block2a45_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_B_write_enable, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a45_clock_1 = GND;
HB1_ram_block2a45_clock_enable_0 = JB3_w_anode3375w[3];
HB1_ram_block2a45_clock_enable_1 = GND;
HB1_ram_block2a45_PORT_A_data_out = MEMORY(HB1_ram_block2a45_PORT_A_data_in_reg, HB1_ram_block2a45_PORT_B_data_in_reg, HB1_ram_block2a45_PORT_A_address_reg, HB1_ram_block2a45_PORT_B_address_reg, HB1_ram_block2a45_PORT_A_write_enable_reg, HB1_ram_block2a45_PORT_B_write_enable_reg, , , HB1_ram_block2a45_clock_0, HB1_ram_block2a45_clock_1, HB1_ram_block2a45_clock_enable_0, HB1_ram_block2a45_clock_enable_1, , );
HB1_ram_block2a45_PORT_A_data_out_reg = DFFE(HB1_ram_block2a45_PORT_A_data_out, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1M2432Q = HB1_ram_block2a45_PORT_A_data_out_reg[3];

--HB1M2433Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a45~PORTADATAOUT4 at M4K_X17_Y8
HB1_ram_block2a45_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a45_PORT_A_data_in_reg = DFFE(HB1_ram_block2a45_PORT_A_data_in, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_data_in = ~GND;
HB1_ram_block2a45_PORT_B_data_in_reg = DFFE(HB1_ram_block2a45_PORT_B_data_in, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a45_PORT_A_address_reg = DFFE(HB1_ram_block2a45_PORT_A_address, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a45_PORT_B_address_reg = DFFE(HB1_ram_block2a45_PORT_B_address, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_write_enable = GND;
HB1_ram_block2a45_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_A_write_enable, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_write_enable = GND;
HB1_ram_block2a45_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_B_write_enable, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a45_clock_1 = GND;
HB1_ram_block2a45_clock_enable_0 = JB3_w_anode3375w[3];
HB1_ram_block2a45_clock_enable_1 = GND;
HB1_ram_block2a45_PORT_A_data_out = MEMORY(HB1_ram_block2a45_PORT_A_data_in_reg, HB1_ram_block2a45_PORT_B_data_in_reg, HB1_ram_block2a45_PORT_A_address_reg, HB1_ram_block2a45_PORT_B_address_reg, HB1_ram_block2a45_PORT_A_write_enable_reg, HB1_ram_block2a45_PORT_B_write_enable_reg, , , HB1_ram_block2a45_clock_0, HB1_ram_block2a45_clock_1, HB1_ram_block2a45_clock_enable_0, HB1_ram_block2a45_clock_enable_1, , );
HB1_ram_block2a45_PORT_A_data_out_reg = DFFE(HB1_ram_block2a45_PORT_A_data_out, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1M2433Q = HB1_ram_block2a45_PORT_A_data_out_reg[4];

--HB1M2434Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a45~PORTADATAOUT5 at M4K_X17_Y8
HB1_ram_block2a45_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a45_PORT_A_data_in_reg = DFFE(HB1_ram_block2a45_PORT_A_data_in, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_data_in = ~GND;
HB1_ram_block2a45_PORT_B_data_in_reg = DFFE(HB1_ram_block2a45_PORT_B_data_in, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a45_PORT_A_address_reg = DFFE(HB1_ram_block2a45_PORT_A_address, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a45_PORT_B_address_reg = DFFE(HB1_ram_block2a45_PORT_B_address, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_write_enable = GND;
HB1_ram_block2a45_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_A_write_enable, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_write_enable = GND;
HB1_ram_block2a45_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_B_write_enable, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a45_clock_1 = GND;
HB1_ram_block2a45_clock_enable_0 = JB3_w_anode3375w[3];
HB1_ram_block2a45_clock_enable_1 = GND;
HB1_ram_block2a45_PORT_A_data_out = MEMORY(HB1_ram_block2a45_PORT_A_data_in_reg, HB1_ram_block2a45_PORT_B_data_in_reg, HB1_ram_block2a45_PORT_A_address_reg, HB1_ram_block2a45_PORT_B_address_reg, HB1_ram_block2a45_PORT_A_write_enable_reg, HB1_ram_block2a45_PORT_B_write_enable_reg, , , HB1_ram_block2a45_clock_0, HB1_ram_block2a45_clock_1, HB1_ram_block2a45_clock_enable_0, HB1_ram_block2a45_clock_enable_1, , );
HB1_ram_block2a45_PORT_A_data_out_reg = DFFE(HB1_ram_block2a45_PORT_A_data_out, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1M2434Q = HB1_ram_block2a45_PORT_A_data_out_reg[5];

--HB1M2435Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a45~PORTADATAOUT6 at M4K_X17_Y8
HB1_ram_block2a45_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a45_PORT_A_data_in_reg = DFFE(HB1_ram_block2a45_PORT_A_data_in, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_data_in = ~GND;
HB1_ram_block2a45_PORT_B_data_in_reg = DFFE(HB1_ram_block2a45_PORT_B_data_in, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a45_PORT_A_address_reg = DFFE(HB1_ram_block2a45_PORT_A_address, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a45_PORT_B_address_reg = DFFE(HB1_ram_block2a45_PORT_B_address, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_write_enable = GND;
HB1_ram_block2a45_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_A_write_enable, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_write_enable = GND;
HB1_ram_block2a45_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_B_write_enable, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a45_clock_1 = GND;
HB1_ram_block2a45_clock_enable_0 = JB3_w_anode3375w[3];
HB1_ram_block2a45_clock_enable_1 = GND;
HB1_ram_block2a45_PORT_A_data_out = MEMORY(HB1_ram_block2a45_PORT_A_data_in_reg, HB1_ram_block2a45_PORT_B_data_in_reg, HB1_ram_block2a45_PORT_A_address_reg, HB1_ram_block2a45_PORT_B_address_reg, HB1_ram_block2a45_PORT_A_write_enable_reg, HB1_ram_block2a45_PORT_B_write_enable_reg, , , HB1_ram_block2a45_clock_0, HB1_ram_block2a45_clock_1, HB1_ram_block2a45_clock_enable_0, HB1_ram_block2a45_clock_enable_1, , );
HB1_ram_block2a45_PORT_A_data_out_reg = DFFE(HB1_ram_block2a45_PORT_A_data_out, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1M2435Q = HB1_ram_block2a45_PORT_A_data_out_reg[6];

--HB1M2436Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a45~PORTADATAOUT7 at M4K_X17_Y8
HB1_ram_block2a45_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a45_PORT_A_data_in_reg = DFFE(HB1_ram_block2a45_PORT_A_data_in, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_data_in = ~GND;
HB1_ram_block2a45_PORT_B_data_in_reg = DFFE(HB1_ram_block2a45_PORT_B_data_in, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a45_PORT_A_address_reg = DFFE(HB1_ram_block2a45_PORT_A_address, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a45_PORT_B_address_reg = DFFE(HB1_ram_block2a45_PORT_B_address, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_PORT_A_write_enable = GND;
HB1_ram_block2a45_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_A_write_enable, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1_ram_block2a45_PORT_B_write_enable = GND;
HB1_ram_block2a45_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a45_PORT_B_write_enable, HB1_ram_block2a45_clock_1, , , HB1_ram_block2a45_clock_enable_1);
HB1_ram_block2a45_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a45_clock_1 = GND;
HB1_ram_block2a45_clock_enable_0 = JB3_w_anode3375w[3];
HB1_ram_block2a45_clock_enable_1 = GND;
HB1_ram_block2a45_PORT_A_data_out = MEMORY(HB1_ram_block2a45_PORT_A_data_in_reg, HB1_ram_block2a45_PORT_B_data_in_reg, HB1_ram_block2a45_PORT_A_address_reg, HB1_ram_block2a45_PORT_B_address_reg, HB1_ram_block2a45_PORT_A_write_enable_reg, HB1_ram_block2a45_PORT_B_write_enable_reg, , , HB1_ram_block2a45_clock_0, HB1_ram_block2a45_clock_1, HB1_ram_block2a45_clock_enable_0, HB1_ram_block2a45_clock_enable_1, , );
HB1_ram_block2a45_PORT_A_data_out_reg = DFFE(HB1_ram_block2a45_PORT_A_data_out, HB1_ram_block2a45_clock_0, , , HB1_ram_block2a45_clock_enable_0);
HB1M2436Q = HB1_ram_block2a45_PORT_A_data_out_reg[7];


--HB1_ram_block2a44 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a44 at M4K_X17_Y7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a44_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a44_PORT_A_data_in_reg = DFFE(HB1_ram_block2a44_PORT_A_data_in, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_data_in = ~GND;
HB1_ram_block2a44_PORT_B_data_in_reg = DFFE(HB1_ram_block2a44_PORT_B_data_in, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a44_PORT_A_address_reg = DFFE(HB1_ram_block2a44_PORT_A_address, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a44_PORT_B_address_reg = DFFE(HB1_ram_block2a44_PORT_B_address, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_write_enable = GND;
HB1_ram_block2a44_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_A_write_enable, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_write_enable = GND;
HB1_ram_block2a44_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_B_write_enable, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a44_clock_1 = GND;
HB1_ram_block2a44_clock_enable_0 = JB3_w_anode3365w[3];
HB1_ram_block2a44_clock_enable_1 = GND;
HB1_ram_block2a44_PORT_A_data_out = MEMORY(HB1_ram_block2a44_PORT_A_data_in_reg, HB1_ram_block2a44_PORT_B_data_in_reg, HB1_ram_block2a44_PORT_A_address_reg, HB1_ram_block2a44_PORT_B_address_reg, HB1_ram_block2a44_PORT_A_write_enable_reg, HB1_ram_block2a44_PORT_B_write_enable_reg, , , HB1_ram_block2a44_clock_0, HB1_ram_block2a44_clock_1, HB1_ram_block2a44_clock_enable_0, HB1_ram_block2a44_clock_enable_1, , );
HB1_ram_block2a44_PORT_A_data_out_reg = DFFE(HB1_ram_block2a44_PORT_A_data_out, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44 = HB1_ram_block2a44_PORT_A_data_out_reg[0];

--HB1M2377Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a44~PORTADATAOUT1 at M4K_X17_Y7
HB1_ram_block2a44_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a44_PORT_A_data_in_reg = DFFE(HB1_ram_block2a44_PORT_A_data_in, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_data_in = ~GND;
HB1_ram_block2a44_PORT_B_data_in_reg = DFFE(HB1_ram_block2a44_PORT_B_data_in, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a44_PORT_A_address_reg = DFFE(HB1_ram_block2a44_PORT_A_address, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a44_PORT_B_address_reg = DFFE(HB1_ram_block2a44_PORT_B_address, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_write_enable = GND;
HB1_ram_block2a44_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_A_write_enable, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_write_enable = GND;
HB1_ram_block2a44_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_B_write_enable, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a44_clock_1 = GND;
HB1_ram_block2a44_clock_enable_0 = JB3_w_anode3365w[3];
HB1_ram_block2a44_clock_enable_1 = GND;
HB1_ram_block2a44_PORT_A_data_out = MEMORY(HB1_ram_block2a44_PORT_A_data_in_reg, HB1_ram_block2a44_PORT_B_data_in_reg, HB1_ram_block2a44_PORT_A_address_reg, HB1_ram_block2a44_PORT_B_address_reg, HB1_ram_block2a44_PORT_A_write_enable_reg, HB1_ram_block2a44_PORT_B_write_enable_reg, , , HB1_ram_block2a44_clock_0, HB1_ram_block2a44_clock_1, HB1_ram_block2a44_clock_enable_0, HB1_ram_block2a44_clock_enable_1, , );
HB1_ram_block2a44_PORT_A_data_out_reg = DFFE(HB1_ram_block2a44_PORT_A_data_out, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1M2377Q = HB1_ram_block2a44_PORT_A_data_out_reg[1];

--HB1M2378Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a44~PORTADATAOUT2 at M4K_X17_Y7
HB1_ram_block2a44_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a44_PORT_A_data_in_reg = DFFE(HB1_ram_block2a44_PORT_A_data_in, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_data_in = ~GND;
HB1_ram_block2a44_PORT_B_data_in_reg = DFFE(HB1_ram_block2a44_PORT_B_data_in, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a44_PORT_A_address_reg = DFFE(HB1_ram_block2a44_PORT_A_address, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a44_PORT_B_address_reg = DFFE(HB1_ram_block2a44_PORT_B_address, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_write_enable = GND;
HB1_ram_block2a44_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_A_write_enable, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_write_enable = GND;
HB1_ram_block2a44_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_B_write_enable, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a44_clock_1 = GND;
HB1_ram_block2a44_clock_enable_0 = JB3_w_anode3365w[3];
HB1_ram_block2a44_clock_enable_1 = GND;
HB1_ram_block2a44_PORT_A_data_out = MEMORY(HB1_ram_block2a44_PORT_A_data_in_reg, HB1_ram_block2a44_PORT_B_data_in_reg, HB1_ram_block2a44_PORT_A_address_reg, HB1_ram_block2a44_PORT_B_address_reg, HB1_ram_block2a44_PORT_A_write_enable_reg, HB1_ram_block2a44_PORT_B_write_enable_reg, , , HB1_ram_block2a44_clock_0, HB1_ram_block2a44_clock_1, HB1_ram_block2a44_clock_enable_0, HB1_ram_block2a44_clock_enable_1, , );
HB1_ram_block2a44_PORT_A_data_out_reg = DFFE(HB1_ram_block2a44_PORT_A_data_out, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1M2378Q = HB1_ram_block2a44_PORT_A_data_out_reg[2];

--HB1M2379Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a44~PORTADATAOUT3 at M4K_X17_Y7
HB1_ram_block2a44_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a44_PORT_A_data_in_reg = DFFE(HB1_ram_block2a44_PORT_A_data_in, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_data_in = ~GND;
HB1_ram_block2a44_PORT_B_data_in_reg = DFFE(HB1_ram_block2a44_PORT_B_data_in, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a44_PORT_A_address_reg = DFFE(HB1_ram_block2a44_PORT_A_address, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a44_PORT_B_address_reg = DFFE(HB1_ram_block2a44_PORT_B_address, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_write_enable = GND;
HB1_ram_block2a44_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_A_write_enable, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_write_enable = GND;
HB1_ram_block2a44_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_B_write_enable, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a44_clock_1 = GND;
HB1_ram_block2a44_clock_enable_0 = JB3_w_anode3365w[3];
HB1_ram_block2a44_clock_enable_1 = GND;
HB1_ram_block2a44_PORT_A_data_out = MEMORY(HB1_ram_block2a44_PORT_A_data_in_reg, HB1_ram_block2a44_PORT_B_data_in_reg, HB1_ram_block2a44_PORT_A_address_reg, HB1_ram_block2a44_PORT_B_address_reg, HB1_ram_block2a44_PORT_A_write_enable_reg, HB1_ram_block2a44_PORT_B_write_enable_reg, , , HB1_ram_block2a44_clock_0, HB1_ram_block2a44_clock_1, HB1_ram_block2a44_clock_enable_0, HB1_ram_block2a44_clock_enable_1, , );
HB1_ram_block2a44_PORT_A_data_out_reg = DFFE(HB1_ram_block2a44_PORT_A_data_out, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1M2379Q = HB1_ram_block2a44_PORT_A_data_out_reg[3];

--HB1M2380Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a44~PORTADATAOUT4 at M4K_X17_Y7
HB1_ram_block2a44_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a44_PORT_A_data_in_reg = DFFE(HB1_ram_block2a44_PORT_A_data_in, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_data_in = ~GND;
HB1_ram_block2a44_PORT_B_data_in_reg = DFFE(HB1_ram_block2a44_PORT_B_data_in, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a44_PORT_A_address_reg = DFFE(HB1_ram_block2a44_PORT_A_address, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a44_PORT_B_address_reg = DFFE(HB1_ram_block2a44_PORT_B_address, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_write_enable = GND;
HB1_ram_block2a44_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_A_write_enable, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_write_enable = GND;
HB1_ram_block2a44_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_B_write_enable, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a44_clock_1 = GND;
HB1_ram_block2a44_clock_enable_0 = JB3_w_anode3365w[3];
HB1_ram_block2a44_clock_enable_1 = GND;
HB1_ram_block2a44_PORT_A_data_out = MEMORY(HB1_ram_block2a44_PORT_A_data_in_reg, HB1_ram_block2a44_PORT_B_data_in_reg, HB1_ram_block2a44_PORT_A_address_reg, HB1_ram_block2a44_PORT_B_address_reg, HB1_ram_block2a44_PORT_A_write_enable_reg, HB1_ram_block2a44_PORT_B_write_enable_reg, , , HB1_ram_block2a44_clock_0, HB1_ram_block2a44_clock_1, HB1_ram_block2a44_clock_enable_0, HB1_ram_block2a44_clock_enable_1, , );
HB1_ram_block2a44_PORT_A_data_out_reg = DFFE(HB1_ram_block2a44_PORT_A_data_out, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1M2380Q = HB1_ram_block2a44_PORT_A_data_out_reg[4];

--HB1M2381Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a44~PORTADATAOUT5 at M4K_X17_Y7
HB1_ram_block2a44_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a44_PORT_A_data_in_reg = DFFE(HB1_ram_block2a44_PORT_A_data_in, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_data_in = ~GND;
HB1_ram_block2a44_PORT_B_data_in_reg = DFFE(HB1_ram_block2a44_PORT_B_data_in, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a44_PORT_A_address_reg = DFFE(HB1_ram_block2a44_PORT_A_address, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a44_PORT_B_address_reg = DFFE(HB1_ram_block2a44_PORT_B_address, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_write_enable = GND;
HB1_ram_block2a44_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_A_write_enable, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_write_enable = GND;
HB1_ram_block2a44_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_B_write_enable, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a44_clock_1 = GND;
HB1_ram_block2a44_clock_enable_0 = JB3_w_anode3365w[3];
HB1_ram_block2a44_clock_enable_1 = GND;
HB1_ram_block2a44_PORT_A_data_out = MEMORY(HB1_ram_block2a44_PORT_A_data_in_reg, HB1_ram_block2a44_PORT_B_data_in_reg, HB1_ram_block2a44_PORT_A_address_reg, HB1_ram_block2a44_PORT_B_address_reg, HB1_ram_block2a44_PORT_A_write_enable_reg, HB1_ram_block2a44_PORT_B_write_enable_reg, , , HB1_ram_block2a44_clock_0, HB1_ram_block2a44_clock_1, HB1_ram_block2a44_clock_enable_0, HB1_ram_block2a44_clock_enable_1, , );
HB1_ram_block2a44_PORT_A_data_out_reg = DFFE(HB1_ram_block2a44_PORT_A_data_out, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1M2381Q = HB1_ram_block2a44_PORT_A_data_out_reg[5];

--HB1M2382Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a44~PORTADATAOUT6 at M4K_X17_Y7
HB1_ram_block2a44_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a44_PORT_A_data_in_reg = DFFE(HB1_ram_block2a44_PORT_A_data_in, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_data_in = ~GND;
HB1_ram_block2a44_PORT_B_data_in_reg = DFFE(HB1_ram_block2a44_PORT_B_data_in, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a44_PORT_A_address_reg = DFFE(HB1_ram_block2a44_PORT_A_address, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a44_PORT_B_address_reg = DFFE(HB1_ram_block2a44_PORT_B_address, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_write_enable = GND;
HB1_ram_block2a44_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_A_write_enable, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_write_enable = GND;
HB1_ram_block2a44_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_B_write_enable, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a44_clock_1 = GND;
HB1_ram_block2a44_clock_enable_0 = JB3_w_anode3365w[3];
HB1_ram_block2a44_clock_enable_1 = GND;
HB1_ram_block2a44_PORT_A_data_out = MEMORY(HB1_ram_block2a44_PORT_A_data_in_reg, HB1_ram_block2a44_PORT_B_data_in_reg, HB1_ram_block2a44_PORT_A_address_reg, HB1_ram_block2a44_PORT_B_address_reg, HB1_ram_block2a44_PORT_A_write_enable_reg, HB1_ram_block2a44_PORT_B_write_enable_reg, , , HB1_ram_block2a44_clock_0, HB1_ram_block2a44_clock_1, HB1_ram_block2a44_clock_enable_0, HB1_ram_block2a44_clock_enable_1, , );
HB1_ram_block2a44_PORT_A_data_out_reg = DFFE(HB1_ram_block2a44_PORT_A_data_out, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1M2382Q = HB1_ram_block2a44_PORT_A_data_out_reg[6];

--HB1M2383Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a44~PORTADATAOUT7 at M4K_X17_Y7
HB1_ram_block2a44_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a44_PORT_A_data_in_reg = DFFE(HB1_ram_block2a44_PORT_A_data_in, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_data_in = ~GND;
HB1_ram_block2a44_PORT_B_data_in_reg = DFFE(HB1_ram_block2a44_PORT_B_data_in, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a44_PORT_A_address_reg = DFFE(HB1_ram_block2a44_PORT_A_address, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a44_PORT_B_address_reg = DFFE(HB1_ram_block2a44_PORT_B_address, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_PORT_A_write_enable = GND;
HB1_ram_block2a44_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_A_write_enable, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1_ram_block2a44_PORT_B_write_enable = GND;
HB1_ram_block2a44_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a44_PORT_B_write_enable, HB1_ram_block2a44_clock_1, , , HB1_ram_block2a44_clock_enable_1);
HB1_ram_block2a44_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a44_clock_1 = GND;
HB1_ram_block2a44_clock_enable_0 = JB3_w_anode3365w[3];
HB1_ram_block2a44_clock_enable_1 = GND;
HB1_ram_block2a44_PORT_A_data_out = MEMORY(HB1_ram_block2a44_PORT_A_data_in_reg, HB1_ram_block2a44_PORT_B_data_in_reg, HB1_ram_block2a44_PORT_A_address_reg, HB1_ram_block2a44_PORT_B_address_reg, HB1_ram_block2a44_PORT_A_write_enable_reg, HB1_ram_block2a44_PORT_B_write_enable_reg, , , HB1_ram_block2a44_clock_0, HB1_ram_block2a44_clock_1, HB1_ram_block2a44_clock_enable_0, HB1_ram_block2a44_clock_enable_1, , );
HB1_ram_block2a44_PORT_A_data_out_reg = DFFE(HB1_ram_block2a44_PORT_A_data_out, HB1_ram_block2a44_clock_0, , , HB1_ram_block2a44_clock_enable_0);
HB1M2383Q = HB1_ram_block2a44_PORT_A_data_out_reg[7];


--KB1L228 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6591w~47 at LCCOMB_X18_Y7_N2
KB1L228 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1M2434Q) # !HB1_address_reg_a[6] & !HB1_address_reg_a[7] & (HB1M2381Q);


--HB1_ram_block2a47 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a47 at M4K_X17_Y10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a47_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a47_PORT_A_data_in_reg = DFFE(HB1_ram_block2a47_PORT_A_data_in, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_data_in = ~GND;
HB1_ram_block2a47_PORT_B_data_in_reg = DFFE(HB1_ram_block2a47_PORT_B_data_in, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a47_PORT_A_address_reg = DFFE(HB1_ram_block2a47_PORT_A_address, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a47_PORT_B_address_reg = DFFE(HB1_ram_block2a47_PORT_B_address, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_write_enable = GND;
HB1_ram_block2a47_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_A_write_enable, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_write_enable = GND;
HB1_ram_block2a47_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_B_write_enable, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a47_clock_1 = GND;
HB1_ram_block2a47_clock_enable_0 = JB3_w_anode3395w[3];
HB1_ram_block2a47_clock_enable_1 = GND;
HB1_ram_block2a47_PORT_A_data_out = MEMORY(HB1_ram_block2a47_PORT_A_data_in_reg, HB1_ram_block2a47_PORT_B_data_in_reg, HB1_ram_block2a47_PORT_A_address_reg, HB1_ram_block2a47_PORT_B_address_reg, HB1_ram_block2a47_PORT_A_write_enable_reg, HB1_ram_block2a47_PORT_B_write_enable_reg, , , HB1_ram_block2a47_clock_0, HB1_ram_block2a47_clock_1, HB1_ram_block2a47_clock_enable_0, HB1_ram_block2a47_clock_enable_1, , );
HB1_ram_block2a47_PORT_A_data_out_reg = DFFE(HB1_ram_block2a47_PORT_A_data_out, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47 = HB1_ram_block2a47_PORT_A_data_out_reg[0];

--HB1M2536Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a47~PORTADATAOUT1 at M4K_X17_Y10
HB1_ram_block2a47_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a47_PORT_A_data_in_reg = DFFE(HB1_ram_block2a47_PORT_A_data_in, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_data_in = ~GND;
HB1_ram_block2a47_PORT_B_data_in_reg = DFFE(HB1_ram_block2a47_PORT_B_data_in, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a47_PORT_A_address_reg = DFFE(HB1_ram_block2a47_PORT_A_address, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a47_PORT_B_address_reg = DFFE(HB1_ram_block2a47_PORT_B_address, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_write_enable = GND;
HB1_ram_block2a47_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_A_write_enable, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_write_enable = GND;
HB1_ram_block2a47_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_B_write_enable, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a47_clock_1 = GND;
HB1_ram_block2a47_clock_enable_0 = JB3_w_anode3395w[3];
HB1_ram_block2a47_clock_enable_1 = GND;
HB1_ram_block2a47_PORT_A_data_out = MEMORY(HB1_ram_block2a47_PORT_A_data_in_reg, HB1_ram_block2a47_PORT_B_data_in_reg, HB1_ram_block2a47_PORT_A_address_reg, HB1_ram_block2a47_PORT_B_address_reg, HB1_ram_block2a47_PORT_A_write_enable_reg, HB1_ram_block2a47_PORT_B_write_enable_reg, , , HB1_ram_block2a47_clock_0, HB1_ram_block2a47_clock_1, HB1_ram_block2a47_clock_enable_0, HB1_ram_block2a47_clock_enable_1, , );
HB1_ram_block2a47_PORT_A_data_out_reg = DFFE(HB1_ram_block2a47_PORT_A_data_out, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1M2536Q = HB1_ram_block2a47_PORT_A_data_out_reg[1];

--HB1M2537Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a47~PORTADATAOUT2 at M4K_X17_Y10
HB1_ram_block2a47_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a47_PORT_A_data_in_reg = DFFE(HB1_ram_block2a47_PORT_A_data_in, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_data_in = ~GND;
HB1_ram_block2a47_PORT_B_data_in_reg = DFFE(HB1_ram_block2a47_PORT_B_data_in, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a47_PORT_A_address_reg = DFFE(HB1_ram_block2a47_PORT_A_address, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a47_PORT_B_address_reg = DFFE(HB1_ram_block2a47_PORT_B_address, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_write_enable = GND;
HB1_ram_block2a47_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_A_write_enable, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_write_enable = GND;
HB1_ram_block2a47_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_B_write_enable, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a47_clock_1 = GND;
HB1_ram_block2a47_clock_enable_0 = JB3_w_anode3395w[3];
HB1_ram_block2a47_clock_enable_1 = GND;
HB1_ram_block2a47_PORT_A_data_out = MEMORY(HB1_ram_block2a47_PORT_A_data_in_reg, HB1_ram_block2a47_PORT_B_data_in_reg, HB1_ram_block2a47_PORT_A_address_reg, HB1_ram_block2a47_PORT_B_address_reg, HB1_ram_block2a47_PORT_A_write_enable_reg, HB1_ram_block2a47_PORT_B_write_enable_reg, , , HB1_ram_block2a47_clock_0, HB1_ram_block2a47_clock_1, HB1_ram_block2a47_clock_enable_0, HB1_ram_block2a47_clock_enable_1, , );
HB1_ram_block2a47_PORT_A_data_out_reg = DFFE(HB1_ram_block2a47_PORT_A_data_out, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1M2537Q = HB1_ram_block2a47_PORT_A_data_out_reg[2];

--HB1M2538Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a47~PORTADATAOUT3 at M4K_X17_Y10
HB1_ram_block2a47_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a47_PORT_A_data_in_reg = DFFE(HB1_ram_block2a47_PORT_A_data_in, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_data_in = ~GND;
HB1_ram_block2a47_PORT_B_data_in_reg = DFFE(HB1_ram_block2a47_PORT_B_data_in, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a47_PORT_A_address_reg = DFFE(HB1_ram_block2a47_PORT_A_address, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a47_PORT_B_address_reg = DFFE(HB1_ram_block2a47_PORT_B_address, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_write_enable = GND;
HB1_ram_block2a47_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_A_write_enable, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_write_enable = GND;
HB1_ram_block2a47_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_B_write_enable, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a47_clock_1 = GND;
HB1_ram_block2a47_clock_enable_0 = JB3_w_anode3395w[3];
HB1_ram_block2a47_clock_enable_1 = GND;
HB1_ram_block2a47_PORT_A_data_out = MEMORY(HB1_ram_block2a47_PORT_A_data_in_reg, HB1_ram_block2a47_PORT_B_data_in_reg, HB1_ram_block2a47_PORT_A_address_reg, HB1_ram_block2a47_PORT_B_address_reg, HB1_ram_block2a47_PORT_A_write_enable_reg, HB1_ram_block2a47_PORT_B_write_enable_reg, , , HB1_ram_block2a47_clock_0, HB1_ram_block2a47_clock_1, HB1_ram_block2a47_clock_enable_0, HB1_ram_block2a47_clock_enable_1, , );
HB1_ram_block2a47_PORT_A_data_out_reg = DFFE(HB1_ram_block2a47_PORT_A_data_out, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1M2538Q = HB1_ram_block2a47_PORT_A_data_out_reg[3];

--HB1M2539Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a47~PORTADATAOUT4 at M4K_X17_Y10
HB1_ram_block2a47_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a47_PORT_A_data_in_reg = DFFE(HB1_ram_block2a47_PORT_A_data_in, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_data_in = ~GND;
HB1_ram_block2a47_PORT_B_data_in_reg = DFFE(HB1_ram_block2a47_PORT_B_data_in, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a47_PORT_A_address_reg = DFFE(HB1_ram_block2a47_PORT_A_address, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a47_PORT_B_address_reg = DFFE(HB1_ram_block2a47_PORT_B_address, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_write_enable = GND;
HB1_ram_block2a47_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_A_write_enable, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_write_enable = GND;
HB1_ram_block2a47_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_B_write_enable, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a47_clock_1 = GND;
HB1_ram_block2a47_clock_enable_0 = JB3_w_anode3395w[3];
HB1_ram_block2a47_clock_enable_1 = GND;
HB1_ram_block2a47_PORT_A_data_out = MEMORY(HB1_ram_block2a47_PORT_A_data_in_reg, HB1_ram_block2a47_PORT_B_data_in_reg, HB1_ram_block2a47_PORT_A_address_reg, HB1_ram_block2a47_PORT_B_address_reg, HB1_ram_block2a47_PORT_A_write_enable_reg, HB1_ram_block2a47_PORT_B_write_enable_reg, , , HB1_ram_block2a47_clock_0, HB1_ram_block2a47_clock_1, HB1_ram_block2a47_clock_enable_0, HB1_ram_block2a47_clock_enable_1, , );
HB1_ram_block2a47_PORT_A_data_out_reg = DFFE(HB1_ram_block2a47_PORT_A_data_out, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1M2539Q = HB1_ram_block2a47_PORT_A_data_out_reg[4];

--HB1M2540Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a47~PORTADATAOUT5 at M4K_X17_Y10
HB1_ram_block2a47_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a47_PORT_A_data_in_reg = DFFE(HB1_ram_block2a47_PORT_A_data_in, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_data_in = ~GND;
HB1_ram_block2a47_PORT_B_data_in_reg = DFFE(HB1_ram_block2a47_PORT_B_data_in, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a47_PORT_A_address_reg = DFFE(HB1_ram_block2a47_PORT_A_address, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a47_PORT_B_address_reg = DFFE(HB1_ram_block2a47_PORT_B_address, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_write_enable = GND;
HB1_ram_block2a47_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_A_write_enable, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_write_enable = GND;
HB1_ram_block2a47_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_B_write_enable, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a47_clock_1 = GND;
HB1_ram_block2a47_clock_enable_0 = JB3_w_anode3395w[3];
HB1_ram_block2a47_clock_enable_1 = GND;
HB1_ram_block2a47_PORT_A_data_out = MEMORY(HB1_ram_block2a47_PORT_A_data_in_reg, HB1_ram_block2a47_PORT_B_data_in_reg, HB1_ram_block2a47_PORT_A_address_reg, HB1_ram_block2a47_PORT_B_address_reg, HB1_ram_block2a47_PORT_A_write_enable_reg, HB1_ram_block2a47_PORT_B_write_enable_reg, , , HB1_ram_block2a47_clock_0, HB1_ram_block2a47_clock_1, HB1_ram_block2a47_clock_enable_0, HB1_ram_block2a47_clock_enable_1, , );
HB1_ram_block2a47_PORT_A_data_out_reg = DFFE(HB1_ram_block2a47_PORT_A_data_out, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1M2540Q = HB1_ram_block2a47_PORT_A_data_out_reg[5];

--HB1M2541Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a47~PORTADATAOUT6 at M4K_X17_Y10
HB1_ram_block2a47_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a47_PORT_A_data_in_reg = DFFE(HB1_ram_block2a47_PORT_A_data_in, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_data_in = ~GND;
HB1_ram_block2a47_PORT_B_data_in_reg = DFFE(HB1_ram_block2a47_PORT_B_data_in, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a47_PORT_A_address_reg = DFFE(HB1_ram_block2a47_PORT_A_address, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a47_PORT_B_address_reg = DFFE(HB1_ram_block2a47_PORT_B_address, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_write_enable = GND;
HB1_ram_block2a47_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_A_write_enable, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_write_enable = GND;
HB1_ram_block2a47_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_B_write_enable, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a47_clock_1 = GND;
HB1_ram_block2a47_clock_enable_0 = JB3_w_anode3395w[3];
HB1_ram_block2a47_clock_enable_1 = GND;
HB1_ram_block2a47_PORT_A_data_out = MEMORY(HB1_ram_block2a47_PORT_A_data_in_reg, HB1_ram_block2a47_PORT_B_data_in_reg, HB1_ram_block2a47_PORT_A_address_reg, HB1_ram_block2a47_PORT_B_address_reg, HB1_ram_block2a47_PORT_A_write_enable_reg, HB1_ram_block2a47_PORT_B_write_enable_reg, , , HB1_ram_block2a47_clock_0, HB1_ram_block2a47_clock_1, HB1_ram_block2a47_clock_enable_0, HB1_ram_block2a47_clock_enable_1, , );
HB1_ram_block2a47_PORT_A_data_out_reg = DFFE(HB1_ram_block2a47_PORT_A_data_out, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1M2541Q = HB1_ram_block2a47_PORT_A_data_out_reg[6];

--HB1M2542Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a47~PORTADATAOUT7 at M4K_X17_Y10
HB1_ram_block2a47_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a47_PORT_A_data_in_reg = DFFE(HB1_ram_block2a47_PORT_A_data_in, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_data_in = ~GND;
HB1_ram_block2a47_PORT_B_data_in_reg = DFFE(HB1_ram_block2a47_PORT_B_data_in, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a47_PORT_A_address_reg = DFFE(HB1_ram_block2a47_PORT_A_address, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a47_PORT_B_address_reg = DFFE(HB1_ram_block2a47_PORT_B_address, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_PORT_A_write_enable = GND;
HB1_ram_block2a47_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_A_write_enable, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1_ram_block2a47_PORT_B_write_enable = GND;
HB1_ram_block2a47_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a47_PORT_B_write_enable, HB1_ram_block2a47_clock_1, , , HB1_ram_block2a47_clock_enable_1);
HB1_ram_block2a47_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a47_clock_1 = GND;
HB1_ram_block2a47_clock_enable_0 = JB3_w_anode3395w[3];
HB1_ram_block2a47_clock_enable_1 = GND;
HB1_ram_block2a47_PORT_A_data_out = MEMORY(HB1_ram_block2a47_PORT_A_data_in_reg, HB1_ram_block2a47_PORT_B_data_in_reg, HB1_ram_block2a47_PORT_A_address_reg, HB1_ram_block2a47_PORT_B_address_reg, HB1_ram_block2a47_PORT_A_write_enable_reg, HB1_ram_block2a47_PORT_B_write_enable_reg, , , HB1_ram_block2a47_clock_0, HB1_ram_block2a47_clock_1, HB1_ram_block2a47_clock_enable_0, HB1_ram_block2a47_clock_enable_1, , );
HB1_ram_block2a47_PORT_A_data_out_reg = DFFE(HB1_ram_block2a47_PORT_A_data_out, HB1_ram_block2a47_clock_0, , , HB1_ram_block2a47_clock_enable_0);
HB1M2542Q = HB1_ram_block2a47_PORT_A_data_out_reg[7];


--KB1L229 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6591w~48 at LCCOMB_X18_Y10_N24
KB1L229 = KB1L228 & (HB1M2540Q # !HB1_address_reg_a[7]) # !KB1L228 & HB1_address_reg_a[7] & HB1M2487Q;


--HB1_ram_block2a13 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a13 at M4K_X17_Y16
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a13_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a13_PORT_A_data_in_reg = DFFE(HB1_ram_block2a13_PORT_A_data_in, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_data_in = ~GND;
HB1_ram_block2a13_PORT_B_data_in_reg = DFFE(HB1_ram_block2a13_PORT_B_data_in, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a13_PORT_A_address_reg = DFFE(HB1_ram_block2a13_PORT_A_address, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a13_PORT_B_address_reg = DFFE(HB1_ram_block2a13_PORT_B_address, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_write_enable = GND;
HB1_ram_block2a13_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_A_write_enable, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_write_enable = GND;
HB1_ram_block2a13_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_B_write_enable, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a13_clock_1 = GND;
HB1_ram_block2a13_clock_enable_0 = JB3_w_anode3003w[3];
HB1_ram_block2a13_clock_enable_1 = GND;
HB1_ram_block2a13_PORT_A_data_out = MEMORY(HB1_ram_block2a13_PORT_A_data_in_reg, HB1_ram_block2a13_PORT_B_data_in_reg, HB1_ram_block2a13_PORT_A_address_reg, HB1_ram_block2a13_PORT_B_address_reg, HB1_ram_block2a13_PORT_A_write_enable_reg, HB1_ram_block2a13_PORT_B_write_enable_reg, , , HB1_ram_block2a13_clock_0, HB1_ram_block2a13_clock_1, HB1_ram_block2a13_clock_enable_0, HB1_ram_block2a13_clock_enable_1, , );
HB1_ram_block2a13_PORT_A_data_out_reg = DFFE(HB1_ram_block2a13_PORT_A_data_out, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13 = HB1_ram_block2a13_PORT_A_data_out_reg[0];

--HB1M734Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a13~PORTADATAOUT1 at M4K_X17_Y16
HB1_ram_block2a13_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a13_PORT_A_data_in_reg = DFFE(HB1_ram_block2a13_PORT_A_data_in, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_data_in = ~GND;
HB1_ram_block2a13_PORT_B_data_in_reg = DFFE(HB1_ram_block2a13_PORT_B_data_in, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a13_PORT_A_address_reg = DFFE(HB1_ram_block2a13_PORT_A_address, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a13_PORT_B_address_reg = DFFE(HB1_ram_block2a13_PORT_B_address, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_write_enable = GND;
HB1_ram_block2a13_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_A_write_enable, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_write_enable = GND;
HB1_ram_block2a13_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_B_write_enable, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a13_clock_1 = GND;
HB1_ram_block2a13_clock_enable_0 = JB3_w_anode3003w[3];
HB1_ram_block2a13_clock_enable_1 = GND;
HB1_ram_block2a13_PORT_A_data_out = MEMORY(HB1_ram_block2a13_PORT_A_data_in_reg, HB1_ram_block2a13_PORT_B_data_in_reg, HB1_ram_block2a13_PORT_A_address_reg, HB1_ram_block2a13_PORT_B_address_reg, HB1_ram_block2a13_PORT_A_write_enable_reg, HB1_ram_block2a13_PORT_B_write_enable_reg, , , HB1_ram_block2a13_clock_0, HB1_ram_block2a13_clock_1, HB1_ram_block2a13_clock_enable_0, HB1_ram_block2a13_clock_enable_1, , );
HB1_ram_block2a13_PORT_A_data_out_reg = DFFE(HB1_ram_block2a13_PORT_A_data_out, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1M734Q = HB1_ram_block2a13_PORT_A_data_out_reg[1];

--HB1M735Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a13~PORTADATAOUT2 at M4K_X17_Y16
HB1_ram_block2a13_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a13_PORT_A_data_in_reg = DFFE(HB1_ram_block2a13_PORT_A_data_in, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_data_in = ~GND;
HB1_ram_block2a13_PORT_B_data_in_reg = DFFE(HB1_ram_block2a13_PORT_B_data_in, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a13_PORT_A_address_reg = DFFE(HB1_ram_block2a13_PORT_A_address, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a13_PORT_B_address_reg = DFFE(HB1_ram_block2a13_PORT_B_address, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_write_enable = GND;
HB1_ram_block2a13_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_A_write_enable, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_write_enable = GND;
HB1_ram_block2a13_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_B_write_enable, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a13_clock_1 = GND;
HB1_ram_block2a13_clock_enable_0 = JB3_w_anode3003w[3];
HB1_ram_block2a13_clock_enable_1 = GND;
HB1_ram_block2a13_PORT_A_data_out = MEMORY(HB1_ram_block2a13_PORT_A_data_in_reg, HB1_ram_block2a13_PORT_B_data_in_reg, HB1_ram_block2a13_PORT_A_address_reg, HB1_ram_block2a13_PORT_B_address_reg, HB1_ram_block2a13_PORT_A_write_enable_reg, HB1_ram_block2a13_PORT_B_write_enable_reg, , , HB1_ram_block2a13_clock_0, HB1_ram_block2a13_clock_1, HB1_ram_block2a13_clock_enable_0, HB1_ram_block2a13_clock_enable_1, , );
HB1_ram_block2a13_PORT_A_data_out_reg = DFFE(HB1_ram_block2a13_PORT_A_data_out, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1M735Q = HB1_ram_block2a13_PORT_A_data_out_reg[2];

--HB1M736Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a13~PORTADATAOUT3 at M4K_X17_Y16
HB1_ram_block2a13_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a13_PORT_A_data_in_reg = DFFE(HB1_ram_block2a13_PORT_A_data_in, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_data_in = ~GND;
HB1_ram_block2a13_PORT_B_data_in_reg = DFFE(HB1_ram_block2a13_PORT_B_data_in, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a13_PORT_A_address_reg = DFFE(HB1_ram_block2a13_PORT_A_address, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a13_PORT_B_address_reg = DFFE(HB1_ram_block2a13_PORT_B_address, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_write_enable = GND;
HB1_ram_block2a13_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_A_write_enable, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_write_enable = GND;
HB1_ram_block2a13_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_B_write_enable, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a13_clock_1 = GND;
HB1_ram_block2a13_clock_enable_0 = JB3_w_anode3003w[3];
HB1_ram_block2a13_clock_enable_1 = GND;
HB1_ram_block2a13_PORT_A_data_out = MEMORY(HB1_ram_block2a13_PORT_A_data_in_reg, HB1_ram_block2a13_PORT_B_data_in_reg, HB1_ram_block2a13_PORT_A_address_reg, HB1_ram_block2a13_PORT_B_address_reg, HB1_ram_block2a13_PORT_A_write_enable_reg, HB1_ram_block2a13_PORT_B_write_enable_reg, , , HB1_ram_block2a13_clock_0, HB1_ram_block2a13_clock_1, HB1_ram_block2a13_clock_enable_0, HB1_ram_block2a13_clock_enable_1, , );
HB1_ram_block2a13_PORT_A_data_out_reg = DFFE(HB1_ram_block2a13_PORT_A_data_out, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1M736Q = HB1_ram_block2a13_PORT_A_data_out_reg[3];

--HB1M737Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a13~PORTADATAOUT4 at M4K_X17_Y16
HB1_ram_block2a13_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a13_PORT_A_data_in_reg = DFFE(HB1_ram_block2a13_PORT_A_data_in, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_data_in = ~GND;
HB1_ram_block2a13_PORT_B_data_in_reg = DFFE(HB1_ram_block2a13_PORT_B_data_in, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a13_PORT_A_address_reg = DFFE(HB1_ram_block2a13_PORT_A_address, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a13_PORT_B_address_reg = DFFE(HB1_ram_block2a13_PORT_B_address, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_write_enable = GND;
HB1_ram_block2a13_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_A_write_enable, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_write_enable = GND;
HB1_ram_block2a13_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_B_write_enable, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a13_clock_1 = GND;
HB1_ram_block2a13_clock_enable_0 = JB3_w_anode3003w[3];
HB1_ram_block2a13_clock_enable_1 = GND;
HB1_ram_block2a13_PORT_A_data_out = MEMORY(HB1_ram_block2a13_PORT_A_data_in_reg, HB1_ram_block2a13_PORT_B_data_in_reg, HB1_ram_block2a13_PORT_A_address_reg, HB1_ram_block2a13_PORT_B_address_reg, HB1_ram_block2a13_PORT_A_write_enable_reg, HB1_ram_block2a13_PORT_B_write_enable_reg, , , HB1_ram_block2a13_clock_0, HB1_ram_block2a13_clock_1, HB1_ram_block2a13_clock_enable_0, HB1_ram_block2a13_clock_enable_1, , );
HB1_ram_block2a13_PORT_A_data_out_reg = DFFE(HB1_ram_block2a13_PORT_A_data_out, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1M737Q = HB1_ram_block2a13_PORT_A_data_out_reg[4];

--HB1M738Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a13~PORTADATAOUT5 at M4K_X17_Y16
HB1_ram_block2a13_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a13_PORT_A_data_in_reg = DFFE(HB1_ram_block2a13_PORT_A_data_in, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_data_in = ~GND;
HB1_ram_block2a13_PORT_B_data_in_reg = DFFE(HB1_ram_block2a13_PORT_B_data_in, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a13_PORT_A_address_reg = DFFE(HB1_ram_block2a13_PORT_A_address, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a13_PORT_B_address_reg = DFFE(HB1_ram_block2a13_PORT_B_address, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_write_enable = GND;
HB1_ram_block2a13_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_A_write_enable, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_write_enable = GND;
HB1_ram_block2a13_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_B_write_enable, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a13_clock_1 = GND;
HB1_ram_block2a13_clock_enable_0 = JB3_w_anode3003w[3];
HB1_ram_block2a13_clock_enable_1 = GND;
HB1_ram_block2a13_PORT_A_data_out = MEMORY(HB1_ram_block2a13_PORT_A_data_in_reg, HB1_ram_block2a13_PORT_B_data_in_reg, HB1_ram_block2a13_PORT_A_address_reg, HB1_ram_block2a13_PORT_B_address_reg, HB1_ram_block2a13_PORT_A_write_enable_reg, HB1_ram_block2a13_PORT_B_write_enable_reg, , , HB1_ram_block2a13_clock_0, HB1_ram_block2a13_clock_1, HB1_ram_block2a13_clock_enable_0, HB1_ram_block2a13_clock_enable_1, , );
HB1_ram_block2a13_PORT_A_data_out_reg = DFFE(HB1_ram_block2a13_PORT_A_data_out, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1M738Q = HB1_ram_block2a13_PORT_A_data_out_reg[5];

--HB1M739Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a13~PORTADATAOUT6 at M4K_X17_Y16
HB1_ram_block2a13_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a13_PORT_A_data_in_reg = DFFE(HB1_ram_block2a13_PORT_A_data_in, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_data_in = ~GND;
HB1_ram_block2a13_PORT_B_data_in_reg = DFFE(HB1_ram_block2a13_PORT_B_data_in, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a13_PORT_A_address_reg = DFFE(HB1_ram_block2a13_PORT_A_address, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a13_PORT_B_address_reg = DFFE(HB1_ram_block2a13_PORT_B_address, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_write_enable = GND;
HB1_ram_block2a13_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_A_write_enable, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_write_enable = GND;
HB1_ram_block2a13_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_B_write_enable, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a13_clock_1 = GND;
HB1_ram_block2a13_clock_enable_0 = JB3_w_anode3003w[3];
HB1_ram_block2a13_clock_enable_1 = GND;
HB1_ram_block2a13_PORT_A_data_out = MEMORY(HB1_ram_block2a13_PORT_A_data_in_reg, HB1_ram_block2a13_PORT_B_data_in_reg, HB1_ram_block2a13_PORT_A_address_reg, HB1_ram_block2a13_PORT_B_address_reg, HB1_ram_block2a13_PORT_A_write_enable_reg, HB1_ram_block2a13_PORT_B_write_enable_reg, , , HB1_ram_block2a13_clock_0, HB1_ram_block2a13_clock_1, HB1_ram_block2a13_clock_enable_0, HB1_ram_block2a13_clock_enable_1, , );
HB1_ram_block2a13_PORT_A_data_out_reg = DFFE(HB1_ram_block2a13_PORT_A_data_out, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1M739Q = HB1_ram_block2a13_PORT_A_data_out_reg[6];

--HB1M740Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a13~PORTADATAOUT7 at M4K_X17_Y16
HB1_ram_block2a13_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a13_PORT_A_data_in_reg = DFFE(HB1_ram_block2a13_PORT_A_data_in, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_data_in = ~GND;
HB1_ram_block2a13_PORT_B_data_in_reg = DFFE(HB1_ram_block2a13_PORT_B_data_in, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a13_PORT_A_address_reg = DFFE(HB1_ram_block2a13_PORT_A_address, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a13_PORT_B_address_reg = DFFE(HB1_ram_block2a13_PORT_B_address, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_PORT_A_write_enable = GND;
HB1_ram_block2a13_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_A_write_enable, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1_ram_block2a13_PORT_B_write_enable = GND;
HB1_ram_block2a13_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a13_PORT_B_write_enable, HB1_ram_block2a13_clock_1, , , HB1_ram_block2a13_clock_enable_1);
HB1_ram_block2a13_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a13_clock_1 = GND;
HB1_ram_block2a13_clock_enable_0 = JB3_w_anode3003w[3];
HB1_ram_block2a13_clock_enable_1 = GND;
HB1_ram_block2a13_PORT_A_data_out = MEMORY(HB1_ram_block2a13_PORT_A_data_in_reg, HB1_ram_block2a13_PORT_B_data_in_reg, HB1_ram_block2a13_PORT_A_address_reg, HB1_ram_block2a13_PORT_B_address_reg, HB1_ram_block2a13_PORT_A_write_enable_reg, HB1_ram_block2a13_PORT_B_write_enable_reg, , , HB1_ram_block2a13_clock_0, HB1_ram_block2a13_clock_1, HB1_ram_block2a13_clock_enable_0, HB1_ram_block2a13_clock_enable_1, , );
HB1_ram_block2a13_PORT_A_data_out_reg = DFFE(HB1_ram_block2a13_PORT_A_data_out, HB1_ram_block2a13_clock_0, , , HB1_ram_block2a13_clock_enable_0);
HB1M740Q = HB1_ram_block2a13_PORT_A_data_out_reg[7];


--HB1_ram_block2a14 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a14 at M4K_X17_Y17
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a14_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a14_PORT_A_data_in_reg = DFFE(HB1_ram_block2a14_PORT_A_data_in, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_data_in = ~GND;
HB1_ram_block2a14_PORT_B_data_in_reg = DFFE(HB1_ram_block2a14_PORT_B_data_in, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a14_PORT_A_address_reg = DFFE(HB1_ram_block2a14_PORT_A_address, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a14_PORT_B_address_reg = DFFE(HB1_ram_block2a14_PORT_B_address, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_write_enable = GND;
HB1_ram_block2a14_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_A_write_enable, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_write_enable = GND;
HB1_ram_block2a14_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_B_write_enable, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a14_clock_1 = GND;
HB1_ram_block2a14_clock_enable_0 = JB3_w_anode3013w[3];
HB1_ram_block2a14_clock_enable_1 = GND;
HB1_ram_block2a14_PORT_A_data_out = MEMORY(HB1_ram_block2a14_PORT_A_data_in_reg, HB1_ram_block2a14_PORT_B_data_in_reg, HB1_ram_block2a14_PORT_A_address_reg, HB1_ram_block2a14_PORT_B_address_reg, HB1_ram_block2a14_PORT_A_write_enable_reg, HB1_ram_block2a14_PORT_B_write_enable_reg, , , HB1_ram_block2a14_clock_0, HB1_ram_block2a14_clock_1, HB1_ram_block2a14_clock_enable_0, HB1_ram_block2a14_clock_enable_1, , );
HB1_ram_block2a14_PORT_A_data_out_reg = DFFE(HB1_ram_block2a14_PORT_A_data_out, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14 = HB1_ram_block2a14_PORT_A_data_out_reg[0];

--HB1M787Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a14~PORTADATAOUT1 at M4K_X17_Y17
HB1_ram_block2a14_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a14_PORT_A_data_in_reg = DFFE(HB1_ram_block2a14_PORT_A_data_in, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_data_in = ~GND;
HB1_ram_block2a14_PORT_B_data_in_reg = DFFE(HB1_ram_block2a14_PORT_B_data_in, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a14_PORT_A_address_reg = DFFE(HB1_ram_block2a14_PORT_A_address, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a14_PORT_B_address_reg = DFFE(HB1_ram_block2a14_PORT_B_address, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_write_enable = GND;
HB1_ram_block2a14_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_A_write_enable, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_write_enable = GND;
HB1_ram_block2a14_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_B_write_enable, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a14_clock_1 = GND;
HB1_ram_block2a14_clock_enable_0 = JB3_w_anode3013w[3];
HB1_ram_block2a14_clock_enable_1 = GND;
HB1_ram_block2a14_PORT_A_data_out = MEMORY(HB1_ram_block2a14_PORT_A_data_in_reg, HB1_ram_block2a14_PORT_B_data_in_reg, HB1_ram_block2a14_PORT_A_address_reg, HB1_ram_block2a14_PORT_B_address_reg, HB1_ram_block2a14_PORT_A_write_enable_reg, HB1_ram_block2a14_PORT_B_write_enable_reg, , , HB1_ram_block2a14_clock_0, HB1_ram_block2a14_clock_1, HB1_ram_block2a14_clock_enable_0, HB1_ram_block2a14_clock_enable_1, , );
HB1_ram_block2a14_PORT_A_data_out_reg = DFFE(HB1_ram_block2a14_PORT_A_data_out, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1M787Q = HB1_ram_block2a14_PORT_A_data_out_reg[1];

--HB1M788Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a14~PORTADATAOUT2 at M4K_X17_Y17
HB1_ram_block2a14_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a14_PORT_A_data_in_reg = DFFE(HB1_ram_block2a14_PORT_A_data_in, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_data_in = ~GND;
HB1_ram_block2a14_PORT_B_data_in_reg = DFFE(HB1_ram_block2a14_PORT_B_data_in, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a14_PORT_A_address_reg = DFFE(HB1_ram_block2a14_PORT_A_address, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a14_PORT_B_address_reg = DFFE(HB1_ram_block2a14_PORT_B_address, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_write_enable = GND;
HB1_ram_block2a14_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_A_write_enable, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_write_enable = GND;
HB1_ram_block2a14_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_B_write_enable, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a14_clock_1 = GND;
HB1_ram_block2a14_clock_enable_0 = JB3_w_anode3013w[3];
HB1_ram_block2a14_clock_enable_1 = GND;
HB1_ram_block2a14_PORT_A_data_out = MEMORY(HB1_ram_block2a14_PORT_A_data_in_reg, HB1_ram_block2a14_PORT_B_data_in_reg, HB1_ram_block2a14_PORT_A_address_reg, HB1_ram_block2a14_PORT_B_address_reg, HB1_ram_block2a14_PORT_A_write_enable_reg, HB1_ram_block2a14_PORT_B_write_enable_reg, , , HB1_ram_block2a14_clock_0, HB1_ram_block2a14_clock_1, HB1_ram_block2a14_clock_enable_0, HB1_ram_block2a14_clock_enable_1, , );
HB1_ram_block2a14_PORT_A_data_out_reg = DFFE(HB1_ram_block2a14_PORT_A_data_out, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1M788Q = HB1_ram_block2a14_PORT_A_data_out_reg[2];

--HB1M789Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a14~PORTADATAOUT3 at M4K_X17_Y17
HB1_ram_block2a14_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a14_PORT_A_data_in_reg = DFFE(HB1_ram_block2a14_PORT_A_data_in, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_data_in = ~GND;
HB1_ram_block2a14_PORT_B_data_in_reg = DFFE(HB1_ram_block2a14_PORT_B_data_in, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a14_PORT_A_address_reg = DFFE(HB1_ram_block2a14_PORT_A_address, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a14_PORT_B_address_reg = DFFE(HB1_ram_block2a14_PORT_B_address, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_write_enable = GND;
HB1_ram_block2a14_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_A_write_enable, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_write_enable = GND;
HB1_ram_block2a14_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_B_write_enable, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a14_clock_1 = GND;
HB1_ram_block2a14_clock_enable_0 = JB3_w_anode3013w[3];
HB1_ram_block2a14_clock_enable_1 = GND;
HB1_ram_block2a14_PORT_A_data_out = MEMORY(HB1_ram_block2a14_PORT_A_data_in_reg, HB1_ram_block2a14_PORT_B_data_in_reg, HB1_ram_block2a14_PORT_A_address_reg, HB1_ram_block2a14_PORT_B_address_reg, HB1_ram_block2a14_PORT_A_write_enable_reg, HB1_ram_block2a14_PORT_B_write_enable_reg, , , HB1_ram_block2a14_clock_0, HB1_ram_block2a14_clock_1, HB1_ram_block2a14_clock_enable_0, HB1_ram_block2a14_clock_enable_1, , );
HB1_ram_block2a14_PORT_A_data_out_reg = DFFE(HB1_ram_block2a14_PORT_A_data_out, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1M789Q = HB1_ram_block2a14_PORT_A_data_out_reg[3];

--HB1M790Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a14~PORTADATAOUT4 at M4K_X17_Y17
HB1_ram_block2a14_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a14_PORT_A_data_in_reg = DFFE(HB1_ram_block2a14_PORT_A_data_in, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_data_in = ~GND;
HB1_ram_block2a14_PORT_B_data_in_reg = DFFE(HB1_ram_block2a14_PORT_B_data_in, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a14_PORT_A_address_reg = DFFE(HB1_ram_block2a14_PORT_A_address, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a14_PORT_B_address_reg = DFFE(HB1_ram_block2a14_PORT_B_address, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_write_enable = GND;
HB1_ram_block2a14_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_A_write_enable, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_write_enable = GND;
HB1_ram_block2a14_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_B_write_enable, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a14_clock_1 = GND;
HB1_ram_block2a14_clock_enable_0 = JB3_w_anode3013w[3];
HB1_ram_block2a14_clock_enable_1 = GND;
HB1_ram_block2a14_PORT_A_data_out = MEMORY(HB1_ram_block2a14_PORT_A_data_in_reg, HB1_ram_block2a14_PORT_B_data_in_reg, HB1_ram_block2a14_PORT_A_address_reg, HB1_ram_block2a14_PORT_B_address_reg, HB1_ram_block2a14_PORT_A_write_enable_reg, HB1_ram_block2a14_PORT_B_write_enable_reg, , , HB1_ram_block2a14_clock_0, HB1_ram_block2a14_clock_1, HB1_ram_block2a14_clock_enable_0, HB1_ram_block2a14_clock_enable_1, , );
HB1_ram_block2a14_PORT_A_data_out_reg = DFFE(HB1_ram_block2a14_PORT_A_data_out, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1M790Q = HB1_ram_block2a14_PORT_A_data_out_reg[4];

--HB1M791Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a14~PORTADATAOUT5 at M4K_X17_Y17
HB1_ram_block2a14_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a14_PORT_A_data_in_reg = DFFE(HB1_ram_block2a14_PORT_A_data_in, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_data_in = ~GND;
HB1_ram_block2a14_PORT_B_data_in_reg = DFFE(HB1_ram_block2a14_PORT_B_data_in, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a14_PORT_A_address_reg = DFFE(HB1_ram_block2a14_PORT_A_address, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a14_PORT_B_address_reg = DFFE(HB1_ram_block2a14_PORT_B_address, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_write_enable = GND;
HB1_ram_block2a14_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_A_write_enable, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_write_enable = GND;
HB1_ram_block2a14_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_B_write_enable, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a14_clock_1 = GND;
HB1_ram_block2a14_clock_enable_0 = JB3_w_anode3013w[3];
HB1_ram_block2a14_clock_enable_1 = GND;
HB1_ram_block2a14_PORT_A_data_out = MEMORY(HB1_ram_block2a14_PORT_A_data_in_reg, HB1_ram_block2a14_PORT_B_data_in_reg, HB1_ram_block2a14_PORT_A_address_reg, HB1_ram_block2a14_PORT_B_address_reg, HB1_ram_block2a14_PORT_A_write_enable_reg, HB1_ram_block2a14_PORT_B_write_enable_reg, , , HB1_ram_block2a14_clock_0, HB1_ram_block2a14_clock_1, HB1_ram_block2a14_clock_enable_0, HB1_ram_block2a14_clock_enable_1, , );
HB1_ram_block2a14_PORT_A_data_out_reg = DFFE(HB1_ram_block2a14_PORT_A_data_out, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1M791Q = HB1_ram_block2a14_PORT_A_data_out_reg[5];

--HB1M792Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a14~PORTADATAOUT6 at M4K_X17_Y17
HB1_ram_block2a14_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a14_PORT_A_data_in_reg = DFFE(HB1_ram_block2a14_PORT_A_data_in, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_data_in = ~GND;
HB1_ram_block2a14_PORT_B_data_in_reg = DFFE(HB1_ram_block2a14_PORT_B_data_in, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a14_PORT_A_address_reg = DFFE(HB1_ram_block2a14_PORT_A_address, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a14_PORT_B_address_reg = DFFE(HB1_ram_block2a14_PORT_B_address, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_write_enable = GND;
HB1_ram_block2a14_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_A_write_enable, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_write_enable = GND;
HB1_ram_block2a14_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_B_write_enable, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a14_clock_1 = GND;
HB1_ram_block2a14_clock_enable_0 = JB3_w_anode3013w[3];
HB1_ram_block2a14_clock_enable_1 = GND;
HB1_ram_block2a14_PORT_A_data_out = MEMORY(HB1_ram_block2a14_PORT_A_data_in_reg, HB1_ram_block2a14_PORT_B_data_in_reg, HB1_ram_block2a14_PORT_A_address_reg, HB1_ram_block2a14_PORT_B_address_reg, HB1_ram_block2a14_PORT_A_write_enable_reg, HB1_ram_block2a14_PORT_B_write_enable_reg, , , HB1_ram_block2a14_clock_0, HB1_ram_block2a14_clock_1, HB1_ram_block2a14_clock_enable_0, HB1_ram_block2a14_clock_enable_1, , );
HB1_ram_block2a14_PORT_A_data_out_reg = DFFE(HB1_ram_block2a14_PORT_A_data_out, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1M792Q = HB1_ram_block2a14_PORT_A_data_out_reg[6];

--HB1M793Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a14~PORTADATAOUT7 at M4K_X17_Y17
HB1_ram_block2a14_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a14_PORT_A_data_in_reg = DFFE(HB1_ram_block2a14_PORT_A_data_in, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_data_in = ~GND;
HB1_ram_block2a14_PORT_B_data_in_reg = DFFE(HB1_ram_block2a14_PORT_B_data_in, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a14_PORT_A_address_reg = DFFE(HB1_ram_block2a14_PORT_A_address, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a14_PORT_B_address_reg = DFFE(HB1_ram_block2a14_PORT_B_address, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_PORT_A_write_enable = GND;
HB1_ram_block2a14_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_A_write_enable, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1_ram_block2a14_PORT_B_write_enable = GND;
HB1_ram_block2a14_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a14_PORT_B_write_enable, HB1_ram_block2a14_clock_1, , , HB1_ram_block2a14_clock_enable_1);
HB1_ram_block2a14_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a14_clock_1 = GND;
HB1_ram_block2a14_clock_enable_0 = JB3_w_anode3013w[3];
HB1_ram_block2a14_clock_enable_1 = GND;
HB1_ram_block2a14_PORT_A_data_out = MEMORY(HB1_ram_block2a14_PORT_A_data_in_reg, HB1_ram_block2a14_PORT_B_data_in_reg, HB1_ram_block2a14_PORT_A_address_reg, HB1_ram_block2a14_PORT_B_address_reg, HB1_ram_block2a14_PORT_A_write_enable_reg, HB1_ram_block2a14_PORT_B_write_enable_reg, , , HB1_ram_block2a14_clock_0, HB1_ram_block2a14_clock_1, HB1_ram_block2a14_clock_enable_0, HB1_ram_block2a14_clock_enable_1, , );
HB1_ram_block2a14_PORT_A_data_out_reg = DFFE(HB1_ram_block2a14_PORT_A_data_out, HB1_ram_block2a14_clock_0, , , HB1_ram_block2a14_clock_enable_0);
HB1M793Q = HB1_ram_block2a14_PORT_A_data_out_reg[7];


--HB1_ram_block2a12 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a12 at M4K_X17_Y15
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a12_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a12_PORT_A_data_in_reg = DFFE(HB1_ram_block2a12_PORT_A_data_in, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_data_in = ~GND;
HB1_ram_block2a12_PORT_B_data_in_reg = DFFE(HB1_ram_block2a12_PORT_B_data_in, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a12_PORT_A_address_reg = DFFE(HB1_ram_block2a12_PORT_A_address, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a12_PORT_B_address_reg = DFFE(HB1_ram_block2a12_PORT_B_address, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_write_enable = GND;
HB1_ram_block2a12_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_A_write_enable, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_write_enable = GND;
HB1_ram_block2a12_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_B_write_enable, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a12_clock_1 = GND;
HB1_ram_block2a12_clock_enable_0 = JB3_w_anode2993w[3];
HB1_ram_block2a12_clock_enable_1 = GND;
HB1_ram_block2a12_PORT_A_data_out = MEMORY(HB1_ram_block2a12_PORT_A_data_in_reg, HB1_ram_block2a12_PORT_B_data_in_reg, HB1_ram_block2a12_PORT_A_address_reg, HB1_ram_block2a12_PORT_B_address_reg, HB1_ram_block2a12_PORT_A_write_enable_reg, HB1_ram_block2a12_PORT_B_write_enable_reg, , , HB1_ram_block2a12_clock_0, HB1_ram_block2a12_clock_1, HB1_ram_block2a12_clock_enable_0, HB1_ram_block2a12_clock_enable_1, , );
HB1_ram_block2a12_PORT_A_data_out_reg = DFFE(HB1_ram_block2a12_PORT_A_data_out, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12 = HB1_ram_block2a12_PORT_A_data_out_reg[0];

--HB1M681Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a12~PORTADATAOUT1 at M4K_X17_Y15
HB1_ram_block2a12_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a12_PORT_A_data_in_reg = DFFE(HB1_ram_block2a12_PORT_A_data_in, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_data_in = ~GND;
HB1_ram_block2a12_PORT_B_data_in_reg = DFFE(HB1_ram_block2a12_PORT_B_data_in, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a12_PORT_A_address_reg = DFFE(HB1_ram_block2a12_PORT_A_address, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a12_PORT_B_address_reg = DFFE(HB1_ram_block2a12_PORT_B_address, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_write_enable = GND;
HB1_ram_block2a12_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_A_write_enable, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_write_enable = GND;
HB1_ram_block2a12_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_B_write_enable, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a12_clock_1 = GND;
HB1_ram_block2a12_clock_enable_0 = JB3_w_anode2993w[3];
HB1_ram_block2a12_clock_enable_1 = GND;
HB1_ram_block2a12_PORT_A_data_out = MEMORY(HB1_ram_block2a12_PORT_A_data_in_reg, HB1_ram_block2a12_PORT_B_data_in_reg, HB1_ram_block2a12_PORT_A_address_reg, HB1_ram_block2a12_PORT_B_address_reg, HB1_ram_block2a12_PORT_A_write_enable_reg, HB1_ram_block2a12_PORT_B_write_enable_reg, , , HB1_ram_block2a12_clock_0, HB1_ram_block2a12_clock_1, HB1_ram_block2a12_clock_enable_0, HB1_ram_block2a12_clock_enable_1, , );
HB1_ram_block2a12_PORT_A_data_out_reg = DFFE(HB1_ram_block2a12_PORT_A_data_out, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1M681Q = HB1_ram_block2a12_PORT_A_data_out_reg[1];

--HB1M682Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a12~PORTADATAOUT2 at M4K_X17_Y15
HB1_ram_block2a12_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a12_PORT_A_data_in_reg = DFFE(HB1_ram_block2a12_PORT_A_data_in, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_data_in = ~GND;
HB1_ram_block2a12_PORT_B_data_in_reg = DFFE(HB1_ram_block2a12_PORT_B_data_in, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a12_PORT_A_address_reg = DFFE(HB1_ram_block2a12_PORT_A_address, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a12_PORT_B_address_reg = DFFE(HB1_ram_block2a12_PORT_B_address, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_write_enable = GND;
HB1_ram_block2a12_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_A_write_enable, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_write_enable = GND;
HB1_ram_block2a12_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_B_write_enable, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a12_clock_1 = GND;
HB1_ram_block2a12_clock_enable_0 = JB3_w_anode2993w[3];
HB1_ram_block2a12_clock_enable_1 = GND;
HB1_ram_block2a12_PORT_A_data_out = MEMORY(HB1_ram_block2a12_PORT_A_data_in_reg, HB1_ram_block2a12_PORT_B_data_in_reg, HB1_ram_block2a12_PORT_A_address_reg, HB1_ram_block2a12_PORT_B_address_reg, HB1_ram_block2a12_PORT_A_write_enable_reg, HB1_ram_block2a12_PORT_B_write_enable_reg, , , HB1_ram_block2a12_clock_0, HB1_ram_block2a12_clock_1, HB1_ram_block2a12_clock_enable_0, HB1_ram_block2a12_clock_enable_1, , );
HB1_ram_block2a12_PORT_A_data_out_reg = DFFE(HB1_ram_block2a12_PORT_A_data_out, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1M682Q = HB1_ram_block2a12_PORT_A_data_out_reg[2];

--HB1M683Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a12~PORTADATAOUT3 at M4K_X17_Y15
HB1_ram_block2a12_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a12_PORT_A_data_in_reg = DFFE(HB1_ram_block2a12_PORT_A_data_in, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_data_in = ~GND;
HB1_ram_block2a12_PORT_B_data_in_reg = DFFE(HB1_ram_block2a12_PORT_B_data_in, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a12_PORT_A_address_reg = DFFE(HB1_ram_block2a12_PORT_A_address, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a12_PORT_B_address_reg = DFFE(HB1_ram_block2a12_PORT_B_address, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_write_enable = GND;
HB1_ram_block2a12_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_A_write_enable, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_write_enable = GND;
HB1_ram_block2a12_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_B_write_enable, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a12_clock_1 = GND;
HB1_ram_block2a12_clock_enable_0 = JB3_w_anode2993w[3];
HB1_ram_block2a12_clock_enable_1 = GND;
HB1_ram_block2a12_PORT_A_data_out = MEMORY(HB1_ram_block2a12_PORT_A_data_in_reg, HB1_ram_block2a12_PORT_B_data_in_reg, HB1_ram_block2a12_PORT_A_address_reg, HB1_ram_block2a12_PORT_B_address_reg, HB1_ram_block2a12_PORT_A_write_enable_reg, HB1_ram_block2a12_PORT_B_write_enable_reg, , , HB1_ram_block2a12_clock_0, HB1_ram_block2a12_clock_1, HB1_ram_block2a12_clock_enable_0, HB1_ram_block2a12_clock_enable_1, , );
HB1_ram_block2a12_PORT_A_data_out_reg = DFFE(HB1_ram_block2a12_PORT_A_data_out, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1M683Q = HB1_ram_block2a12_PORT_A_data_out_reg[3];

--HB1M684Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a12~PORTADATAOUT4 at M4K_X17_Y15
HB1_ram_block2a12_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a12_PORT_A_data_in_reg = DFFE(HB1_ram_block2a12_PORT_A_data_in, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_data_in = ~GND;
HB1_ram_block2a12_PORT_B_data_in_reg = DFFE(HB1_ram_block2a12_PORT_B_data_in, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a12_PORT_A_address_reg = DFFE(HB1_ram_block2a12_PORT_A_address, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a12_PORT_B_address_reg = DFFE(HB1_ram_block2a12_PORT_B_address, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_write_enable = GND;
HB1_ram_block2a12_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_A_write_enable, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_write_enable = GND;
HB1_ram_block2a12_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_B_write_enable, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a12_clock_1 = GND;
HB1_ram_block2a12_clock_enable_0 = JB3_w_anode2993w[3];
HB1_ram_block2a12_clock_enable_1 = GND;
HB1_ram_block2a12_PORT_A_data_out = MEMORY(HB1_ram_block2a12_PORT_A_data_in_reg, HB1_ram_block2a12_PORT_B_data_in_reg, HB1_ram_block2a12_PORT_A_address_reg, HB1_ram_block2a12_PORT_B_address_reg, HB1_ram_block2a12_PORT_A_write_enable_reg, HB1_ram_block2a12_PORT_B_write_enable_reg, , , HB1_ram_block2a12_clock_0, HB1_ram_block2a12_clock_1, HB1_ram_block2a12_clock_enable_0, HB1_ram_block2a12_clock_enable_1, , );
HB1_ram_block2a12_PORT_A_data_out_reg = DFFE(HB1_ram_block2a12_PORT_A_data_out, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1M684Q = HB1_ram_block2a12_PORT_A_data_out_reg[4];

--HB1M685Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a12~PORTADATAOUT5 at M4K_X17_Y15
HB1_ram_block2a12_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a12_PORT_A_data_in_reg = DFFE(HB1_ram_block2a12_PORT_A_data_in, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_data_in = ~GND;
HB1_ram_block2a12_PORT_B_data_in_reg = DFFE(HB1_ram_block2a12_PORT_B_data_in, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a12_PORT_A_address_reg = DFFE(HB1_ram_block2a12_PORT_A_address, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a12_PORT_B_address_reg = DFFE(HB1_ram_block2a12_PORT_B_address, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_write_enable = GND;
HB1_ram_block2a12_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_A_write_enable, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_write_enable = GND;
HB1_ram_block2a12_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_B_write_enable, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a12_clock_1 = GND;
HB1_ram_block2a12_clock_enable_0 = JB3_w_anode2993w[3];
HB1_ram_block2a12_clock_enable_1 = GND;
HB1_ram_block2a12_PORT_A_data_out = MEMORY(HB1_ram_block2a12_PORT_A_data_in_reg, HB1_ram_block2a12_PORT_B_data_in_reg, HB1_ram_block2a12_PORT_A_address_reg, HB1_ram_block2a12_PORT_B_address_reg, HB1_ram_block2a12_PORT_A_write_enable_reg, HB1_ram_block2a12_PORT_B_write_enable_reg, , , HB1_ram_block2a12_clock_0, HB1_ram_block2a12_clock_1, HB1_ram_block2a12_clock_enable_0, HB1_ram_block2a12_clock_enable_1, , );
HB1_ram_block2a12_PORT_A_data_out_reg = DFFE(HB1_ram_block2a12_PORT_A_data_out, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1M685Q = HB1_ram_block2a12_PORT_A_data_out_reg[5];

--HB1M686Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a12~PORTADATAOUT6 at M4K_X17_Y15
HB1_ram_block2a12_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a12_PORT_A_data_in_reg = DFFE(HB1_ram_block2a12_PORT_A_data_in, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_data_in = ~GND;
HB1_ram_block2a12_PORT_B_data_in_reg = DFFE(HB1_ram_block2a12_PORT_B_data_in, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a12_PORT_A_address_reg = DFFE(HB1_ram_block2a12_PORT_A_address, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a12_PORT_B_address_reg = DFFE(HB1_ram_block2a12_PORT_B_address, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_write_enable = GND;
HB1_ram_block2a12_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_A_write_enable, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_write_enable = GND;
HB1_ram_block2a12_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_B_write_enable, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a12_clock_1 = GND;
HB1_ram_block2a12_clock_enable_0 = JB3_w_anode2993w[3];
HB1_ram_block2a12_clock_enable_1 = GND;
HB1_ram_block2a12_PORT_A_data_out = MEMORY(HB1_ram_block2a12_PORT_A_data_in_reg, HB1_ram_block2a12_PORT_B_data_in_reg, HB1_ram_block2a12_PORT_A_address_reg, HB1_ram_block2a12_PORT_B_address_reg, HB1_ram_block2a12_PORT_A_write_enable_reg, HB1_ram_block2a12_PORT_B_write_enable_reg, , , HB1_ram_block2a12_clock_0, HB1_ram_block2a12_clock_1, HB1_ram_block2a12_clock_enable_0, HB1_ram_block2a12_clock_enable_1, , );
HB1_ram_block2a12_PORT_A_data_out_reg = DFFE(HB1_ram_block2a12_PORT_A_data_out, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1M686Q = HB1_ram_block2a12_PORT_A_data_out_reg[6];

--HB1M687Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a12~PORTADATAOUT7 at M4K_X17_Y15
HB1_ram_block2a12_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a12_PORT_A_data_in_reg = DFFE(HB1_ram_block2a12_PORT_A_data_in, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_data_in = ~GND;
HB1_ram_block2a12_PORT_B_data_in_reg = DFFE(HB1_ram_block2a12_PORT_B_data_in, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a12_PORT_A_address_reg = DFFE(HB1_ram_block2a12_PORT_A_address, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a12_PORT_B_address_reg = DFFE(HB1_ram_block2a12_PORT_B_address, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_PORT_A_write_enable = GND;
HB1_ram_block2a12_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_A_write_enable, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1_ram_block2a12_PORT_B_write_enable = GND;
HB1_ram_block2a12_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a12_PORT_B_write_enable, HB1_ram_block2a12_clock_1, , , HB1_ram_block2a12_clock_enable_1);
HB1_ram_block2a12_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a12_clock_1 = GND;
HB1_ram_block2a12_clock_enable_0 = JB3_w_anode2993w[3];
HB1_ram_block2a12_clock_enable_1 = GND;
HB1_ram_block2a12_PORT_A_data_out = MEMORY(HB1_ram_block2a12_PORT_A_data_in_reg, HB1_ram_block2a12_PORT_B_data_in_reg, HB1_ram_block2a12_PORT_A_address_reg, HB1_ram_block2a12_PORT_B_address_reg, HB1_ram_block2a12_PORT_A_write_enable_reg, HB1_ram_block2a12_PORT_B_write_enable_reg, , , HB1_ram_block2a12_clock_0, HB1_ram_block2a12_clock_1, HB1_ram_block2a12_clock_enable_0, HB1_ram_block2a12_clock_enable_1, , );
HB1_ram_block2a12_PORT_A_data_out_reg = DFFE(HB1_ram_block2a12_PORT_A_data_out, HB1_ram_block2a12_clock_0, , , HB1_ram_block2a12_clock_enable_0);
HB1M687Q = HB1_ram_block2a12_PORT_A_data_out_reg[7];


--KB1L216 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6390w~47 at LCCOMB_X18_Y16_N12
KB1L216 = HB1_address_reg_a[7] & (HB1M791Q # HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1M685Q & !HB1_address_reg_a[6]);


--HB1_ram_block2a15 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a15 at M4K_X17_Y18
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a15_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a15_PORT_A_data_in_reg = DFFE(HB1_ram_block2a15_PORT_A_data_in, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_data_in = ~GND;
HB1_ram_block2a15_PORT_B_data_in_reg = DFFE(HB1_ram_block2a15_PORT_B_data_in, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a15_PORT_A_address_reg = DFFE(HB1_ram_block2a15_PORT_A_address, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a15_PORT_B_address_reg = DFFE(HB1_ram_block2a15_PORT_B_address, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_write_enable = GND;
HB1_ram_block2a15_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_A_write_enable, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_write_enable = GND;
HB1_ram_block2a15_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_B_write_enable, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a15_clock_1 = GND;
HB1_ram_block2a15_clock_enable_0 = JB3_w_anode3023w[3];
HB1_ram_block2a15_clock_enable_1 = GND;
HB1_ram_block2a15_PORT_A_data_out = MEMORY(HB1_ram_block2a15_PORT_A_data_in_reg, HB1_ram_block2a15_PORT_B_data_in_reg, HB1_ram_block2a15_PORT_A_address_reg, HB1_ram_block2a15_PORT_B_address_reg, HB1_ram_block2a15_PORT_A_write_enable_reg, HB1_ram_block2a15_PORT_B_write_enable_reg, , , HB1_ram_block2a15_clock_0, HB1_ram_block2a15_clock_1, HB1_ram_block2a15_clock_enable_0, HB1_ram_block2a15_clock_enable_1, , );
HB1_ram_block2a15_PORT_A_data_out_reg = DFFE(HB1_ram_block2a15_PORT_A_data_out, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15 = HB1_ram_block2a15_PORT_A_data_out_reg[0];

--HB1M840Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a15~PORTADATAOUT1 at M4K_X17_Y18
HB1_ram_block2a15_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a15_PORT_A_data_in_reg = DFFE(HB1_ram_block2a15_PORT_A_data_in, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_data_in = ~GND;
HB1_ram_block2a15_PORT_B_data_in_reg = DFFE(HB1_ram_block2a15_PORT_B_data_in, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a15_PORT_A_address_reg = DFFE(HB1_ram_block2a15_PORT_A_address, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a15_PORT_B_address_reg = DFFE(HB1_ram_block2a15_PORT_B_address, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_write_enable = GND;
HB1_ram_block2a15_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_A_write_enable, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_write_enable = GND;
HB1_ram_block2a15_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_B_write_enable, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a15_clock_1 = GND;
HB1_ram_block2a15_clock_enable_0 = JB3_w_anode3023w[3];
HB1_ram_block2a15_clock_enable_1 = GND;
HB1_ram_block2a15_PORT_A_data_out = MEMORY(HB1_ram_block2a15_PORT_A_data_in_reg, HB1_ram_block2a15_PORT_B_data_in_reg, HB1_ram_block2a15_PORT_A_address_reg, HB1_ram_block2a15_PORT_B_address_reg, HB1_ram_block2a15_PORT_A_write_enable_reg, HB1_ram_block2a15_PORT_B_write_enable_reg, , , HB1_ram_block2a15_clock_0, HB1_ram_block2a15_clock_1, HB1_ram_block2a15_clock_enable_0, HB1_ram_block2a15_clock_enable_1, , );
HB1_ram_block2a15_PORT_A_data_out_reg = DFFE(HB1_ram_block2a15_PORT_A_data_out, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1M840Q = HB1_ram_block2a15_PORT_A_data_out_reg[1];

--HB1M841Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a15~PORTADATAOUT2 at M4K_X17_Y18
HB1_ram_block2a15_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a15_PORT_A_data_in_reg = DFFE(HB1_ram_block2a15_PORT_A_data_in, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_data_in = ~GND;
HB1_ram_block2a15_PORT_B_data_in_reg = DFFE(HB1_ram_block2a15_PORT_B_data_in, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a15_PORT_A_address_reg = DFFE(HB1_ram_block2a15_PORT_A_address, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a15_PORT_B_address_reg = DFFE(HB1_ram_block2a15_PORT_B_address, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_write_enable = GND;
HB1_ram_block2a15_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_A_write_enable, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_write_enable = GND;
HB1_ram_block2a15_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_B_write_enable, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a15_clock_1 = GND;
HB1_ram_block2a15_clock_enable_0 = JB3_w_anode3023w[3];
HB1_ram_block2a15_clock_enable_1 = GND;
HB1_ram_block2a15_PORT_A_data_out = MEMORY(HB1_ram_block2a15_PORT_A_data_in_reg, HB1_ram_block2a15_PORT_B_data_in_reg, HB1_ram_block2a15_PORT_A_address_reg, HB1_ram_block2a15_PORT_B_address_reg, HB1_ram_block2a15_PORT_A_write_enable_reg, HB1_ram_block2a15_PORT_B_write_enable_reg, , , HB1_ram_block2a15_clock_0, HB1_ram_block2a15_clock_1, HB1_ram_block2a15_clock_enable_0, HB1_ram_block2a15_clock_enable_1, , );
HB1_ram_block2a15_PORT_A_data_out_reg = DFFE(HB1_ram_block2a15_PORT_A_data_out, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1M841Q = HB1_ram_block2a15_PORT_A_data_out_reg[2];

--HB1M842Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a15~PORTADATAOUT3 at M4K_X17_Y18
HB1_ram_block2a15_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a15_PORT_A_data_in_reg = DFFE(HB1_ram_block2a15_PORT_A_data_in, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_data_in = ~GND;
HB1_ram_block2a15_PORT_B_data_in_reg = DFFE(HB1_ram_block2a15_PORT_B_data_in, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a15_PORT_A_address_reg = DFFE(HB1_ram_block2a15_PORT_A_address, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a15_PORT_B_address_reg = DFFE(HB1_ram_block2a15_PORT_B_address, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_write_enable = GND;
HB1_ram_block2a15_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_A_write_enable, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_write_enable = GND;
HB1_ram_block2a15_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_B_write_enable, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a15_clock_1 = GND;
HB1_ram_block2a15_clock_enable_0 = JB3_w_anode3023w[3];
HB1_ram_block2a15_clock_enable_1 = GND;
HB1_ram_block2a15_PORT_A_data_out = MEMORY(HB1_ram_block2a15_PORT_A_data_in_reg, HB1_ram_block2a15_PORT_B_data_in_reg, HB1_ram_block2a15_PORT_A_address_reg, HB1_ram_block2a15_PORT_B_address_reg, HB1_ram_block2a15_PORT_A_write_enable_reg, HB1_ram_block2a15_PORT_B_write_enable_reg, , , HB1_ram_block2a15_clock_0, HB1_ram_block2a15_clock_1, HB1_ram_block2a15_clock_enable_0, HB1_ram_block2a15_clock_enable_1, , );
HB1_ram_block2a15_PORT_A_data_out_reg = DFFE(HB1_ram_block2a15_PORT_A_data_out, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1M842Q = HB1_ram_block2a15_PORT_A_data_out_reg[3];

--HB1M843Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a15~PORTADATAOUT4 at M4K_X17_Y18
HB1_ram_block2a15_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a15_PORT_A_data_in_reg = DFFE(HB1_ram_block2a15_PORT_A_data_in, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_data_in = ~GND;
HB1_ram_block2a15_PORT_B_data_in_reg = DFFE(HB1_ram_block2a15_PORT_B_data_in, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a15_PORT_A_address_reg = DFFE(HB1_ram_block2a15_PORT_A_address, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a15_PORT_B_address_reg = DFFE(HB1_ram_block2a15_PORT_B_address, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_write_enable = GND;
HB1_ram_block2a15_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_A_write_enable, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_write_enable = GND;
HB1_ram_block2a15_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_B_write_enable, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a15_clock_1 = GND;
HB1_ram_block2a15_clock_enable_0 = JB3_w_anode3023w[3];
HB1_ram_block2a15_clock_enable_1 = GND;
HB1_ram_block2a15_PORT_A_data_out = MEMORY(HB1_ram_block2a15_PORT_A_data_in_reg, HB1_ram_block2a15_PORT_B_data_in_reg, HB1_ram_block2a15_PORT_A_address_reg, HB1_ram_block2a15_PORT_B_address_reg, HB1_ram_block2a15_PORT_A_write_enable_reg, HB1_ram_block2a15_PORT_B_write_enable_reg, , , HB1_ram_block2a15_clock_0, HB1_ram_block2a15_clock_1, HB1_ram_block2a15_clock_enable_0, HB1_ram_block2a15_clock_enable_1, , );
HB1_ram_block2a15_PORT_A_data_out_reg = DFFE(HB1_ram_block2a15_PORT_A_data_out, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1M843Q = HB1_ram_block2a15_PORT_A_data_out_reg[4];

--HB1M844Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a15~PORTADATAOUT5 at M4K_X17_Y18
HB1_ram_block2a15_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a15_PORT_A_data_in_reg = DFFE(HB1_ram_block2a15_PORT_A_data_in, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_data_in = ~GND;
HB1_ram_block2a15_PORT_B_data_in_reg = DFFE(HB1_ram_block2a15_PORT_B_data_in, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a15_PORT_A_address_reg = DFFE(HB1_ram_block2a15_PORT_A_address, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a15_PORT_B_address_reg = DFFE(HB1_ram_block2a15_PORT_B_address, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_write_enable = GND;
HB1_ram_block2a15_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_A_write_enable, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_write_enable = GND;
HB1_ram_block2a15_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_B_write_enable, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a15_clock_1 = GND;
HB1_ram_block2a15_clock_enable_0 = JB3_w_anode3023w[3];
HB1_ram_block2a15_clock_enable_1 = GND;
HB1_ram_block2a15_PORT_A_data_out = MEMORY(HB1_ram_block2a15_PORT_A_data_in_reg, HB1_ram_block2a15_PORT_B_data_in_reg, HB1_ram_block2a15_PORT_A_address_reg, HB1_ram_block2a15_PORT_B_address_reg, HB1_ram_block2a15_PORT_A_write_enable_reg, HB1_ram_block2a15_PORT_B_write_enable_reg, , , HB1_ram_block2a15_clock_0, HB1_ram_block2a15_clock_1, HB1_ram_block2a15_clock_enable_0, HB1_ram_block2a15_clock_enable_1, , );
HB1_ram_block2a15_PORT_A_data_out_reg = DFFE(HB1_ram_block2a15_PORT_A_data_out, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1M844Q = HB1_ram_block2a15_PORT_A_data_out_reg[5];

--HB1M845Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a15~PORTADATAOUT6 at M4K_X17_Y18
HB1_ram_block2a15_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a15_PORT_A_data_in_reg = DFFE(HB1_ram_block2a15_PORT_A_data_in, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_data_in = ~GND;
HB1_ram_block2a15_PORT_B_data_in_reg = DFFE(HB1_ram_block2a15_PORT_B_data_in, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a15_PORT_A_address_reg = DFFE(HB1_ram_block2a15_PORT_A_address, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a15_PORT_B_address_reg = DFFE(HB1_ram_block2a15_PORT_B_address, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_write_enable = GND;
HB1_ram_block2a15_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_A_write_enable, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_write_enable = GND;
HB1_ram_block2a15_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_B_write_enable, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a15_clock_1 = GND;
HB1_ram_block2a15_clock_enable_0 = JB3_w_anode3023w[3];
HB1_ram_block2a15_clock_enable_1 = GND;
HB1_ram_block2a15_PORT_A_data_out = MEMORY(HB1_ram_block2a15_PORT_A_data_in_reg, HB1_ram_block2a15_PORT_B_data_in_reg, HB1_ram_block2a15_PORT_A_address_reg, HB1_ram_block2a15_PORT_B_address_reg, HB1_ram_block2a15_PORT_A_write_enable_reg, HB1_ram_block2a15_PORT_B_write_enable_reg, , , HB1_ram_block2a15_clock_0, HB1_ram_block2a15_clock_1, HB1_ram_block2a15_clock_enable_0, HB1_ram_block2a15_clock_enable_1, , );
HB1_ram_block2a15_PORT_A_data_out_reg = DFFE(HB1_ram_block2a15_PORT_A_data_out, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1M845Q = HB1_ram_block2a15_PORT_A_data_out_reg[6];

--HB1M846Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a15~PORTADATAOUT7 at M4K_X17_Y18
HB1_ram_block2a15_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a15_PORT_A_data_in_reg = DFFE(HB1_ram_block2a15_PORT_A_data_in, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_data_in = ~GND;
HB1_ram_block2a15_PORT_B_data_in_reg = DFFE(HB1_ram_block2a15_PORT_B_data_in, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a15_PORT_A_address_reg = DFFE(HB1_ram_block2a15_PORT_A_address, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a15_PORT_B_address_reg = DFFE(HB1_ram_block2a15_PORT_B_address, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_PORT_A_write_enable = GND;
HB1_ram_block2a15_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_A_write_enable, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1_ram_block2a15_PORT_B_write_enable = GND;
HB1_ram_block2a15_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a15_PORT_B_write_enable, HB1_ram_block2a15_clock_1, , , HB1_ram_block2a15_clock_enable_1);
HB1_ram_block2a15_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a15_clock_1 = GND;
HB1_ram_block2a15_clock_enable_0 = JB3_w_anode3023w[3];
HB1_ram_block2a15_clock_enable_1 = GND;
HB1_ram_block2a15_PORT_A_data_out = MEMORY(HB1_ram_block2a15_PORT_A_data_in_reg, HB1_ram_block2a15_PORT_B_data_in_reg, HB1_ram_block2a15_PORT_A_address_reg, HB1_ram_block2a15_PORT_B_address_reg, HB1_ram_block2a15_PORT_A_write_enable_reg, HB1_ram_block2a15_PORT_B_write_enable_reg, , , HB1_ram_block2a15_clock_0, HB1_ram_block2a15_clock_1, HB1_ram_block2a15_clock_enable_0, HB1_ram_block2a15_clock_enable_1, , );
HB1_ram_block2a15_PORT_A_data_out_reg = DFFE(HB1_ram_block2a15_PORT_A_data_out, HB1_ram_block2a15_clock_0, , , HB1_ram_block2a15_clock_enable_0);
HB1M846Q = HB1_ram_block2a15_PORT_A_data_out_reg[7];


--KB1L217 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6390w~48 at LCCOMB_X18_Y16_N14
KB1L217 = KB1L216 & (HB1M844Q # !HB1_address_reg_a[6]) # !KB1L216 & HB1_address_reg_a[6] & (HB1M738Q);


--KB1L233 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~574 at LCCOMB_X18_Y13_N20
KB1L233 = HB1_address_reg_a[9] & (HB1_address_reg_a[11] & (KB1L229) # !HB1_address_reg_a[11] & KB1L217);


--HB1_ram_block2a37 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a37 at M4K_X17_Y14
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a37_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a37_PORT_A_data_in_reg = DFFE(HB1_ram_block2a37_PORT_A_data_in, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_data_in = ~GND;
HB1_ram_block2a37_PORT_B_data_in_reg = DFFE(HB1_ram_block2a37_PORT_B_data_in, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a37_PORT_A_address_reg = DFFE(HB1_ram_block2a37_PORT_A_address, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a37_PORT_B_address_reg = DFFE(HB1_ram_block2a37_PORT_B_address, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_write_enable = GND;
HB1_ram_block2a37_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_A_write_enable, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_write_enable = GND;
HB1_ram_block2a37_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_B_write_enable, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a37_clock_1 = GND;
HB1_ram_block2a37_clock_enable_0 = JB3_w_anode3282w[3];
HB1_ram_block2a37_clock_enable_1 = GND;
HB1_ram_block2a37_PORT_A_data_out = MEMORY(HB1_ram_block2a37_PORT_A_data_in_reg, HB1_ram_block2a37_PORT_B_data_in_reg, HB1_ram_block2a37_PORT_A_address_reg, HB1_ram_block2a37_PORT_B_address_reg, HB1_ram_block2a37_PORT_A_write_enable_reg, HB1_ram_block2a37_PORT_B_write_enable_reg, , , HB1_ram_block2a37_clock_0, HB1_ram_block2a37_clock_1, HB1_ram_block2a37_clock_enable_0, HB1_ram_block2a37_clock_enable_1, , );
HB1_ram_block2a37_PORT_A_data_out_reg = DFFE(HB1_ram_block2a37_PORT_A_data_out, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37 = HB1_ram_block2a37_PORT_A_data_out_reg[0];

--HB1M2006Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a37~PORTADATAOUT1 at M4K_X17_Y14
HB1_ram_block2a37_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a37_PORT_A_data_in_reg = DFFE(HB1_ram_block2a37_PORT_A_data_in, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_data_in = ~GND;
HB1_ram_block2a37_PORT_B_data_in_reg = DFFE(HB1_ram_block2a37_PORT_B_data_in, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a37_PORT_A_address_reg = DFFE(HB1_ram_block2a37_PORT_A_address, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a37_PORT_B_address_reg = DFFE(HB1_ram_block2a37_PORT_B_address, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_write_enable = GND;
HB1_ram_block2a37_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_A_write_enable, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_write_enable = GND;
HB1_ram_block2a37_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_B_write_enable, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a37_clock_1 = GND;
HB1_ram_block2a37_clock_enable_0 = JB3_w_anode3282w[3];
HB1_ram_block2a37_clock_enable_1 = GND;
HB1_ram_block2a37_PORT_A_data_out = MEMORY(HB1_ram_block2a37_PORT_A_data_in_reg, HB1_ram_block2a37_PORT_B_data_in_reg, HB1_ram_block2a37_PORT_A_address_reg, HB1_ram_block2a37_PORT_B_address_reg, HB1_ram_block2a37_PORT_A_write_enable_reg, HB1_ram_block2a37_PORT_B_write_enable_reg, , , HB1_ram_block2a37_clock_0, HB1_ram_block2a37_clock_1, HB1_ram_block2a37_clock_enable_0, HB1_ram_block2a37_clock_enable_1, , );
HB1_ram_block2a37_PORT_A_data_out_reg = DFFE(HB1_ram_block2a37_PORT_A_data_out, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1M2006Q = HB1_ram_block2a37_PORT_A_data_out_reg[1];

--HB1M2007Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a37~PORTADATAOUT2 at M4K_X17_Y14
HB1_ram_block2a37_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a37_PORT_A_data_in_reg = DFFE(HB1_ram_block2a37_PORT_A_data_in, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_data_in = ~GND;
HB1_ram_block2a37_PORT_B_data_in_reg = DFFE(HB1_ram_block2a37_PORT_B_data_in, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a37_PORT_A_address_reg = DFFE(HB1_ram_block2a37_PORT_A_address, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a37_PORT_B_address_reg = DFFE(HB1_ram_block2a37_PORT_B_address, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_write_enable = GND;
HB1_ram_block2a37_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_A_write_enable, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_write_enable = GND;
HB1_ram_block2a37_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_B_write_enable, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a37_clock_1 = GND;
HB1_ram_block2a37_clock_enable_0 = JB3_w_anode3282w[3];
HB1_ram_block2a37_clock_enable_1 = GND;
HB1_ram_block2a37_PORT_A_data_out = MEMORY(HB1_ram_block2a37_PORT_A_data_in_reg, HB1_ram_block2a37_PORT_B_data_in_reg, HB1_ram_block2a37_PORT_A_address_reg, HB1_ram_block2a37_PORT_B_address_reg, HB1_ram_block2a37_PORT_A_write_enable_reg, HB1_ram_block2a37_PORT_B_write_enable_reg, , , HB1_ram_block2a37_clock_0, HB1_ram_block2a37_clock_1, HB1_ram_block2a37_clock_enable_0, HB1_ram_block2a37_clock_enable_1, , );
HB1_ram_block2a37_PORT_A_data_out_reg = DFFE(HB1_ram_block2a37_PORT_A_data_out, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1M2007Q = HB1_ram_block2a37_PORT_A_data_out_reg[2];

--HB1M2008Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a37~PORTADATAOUT3 at M4K_X17_Y14
HB1_ram_block2a37_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a37_PORT_A_data_in_reg = DFFE(HB1_ram_block2a37_PORT_A_data_in, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_data_in = ~GND;
HB1_ram_block2a37_PORT_B_data_in_reg = DFFE(HB1_ram_block2a37_PORT_B_data_in, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a37_PORT_A_address_reg = DFFE(HB1_ram_block2a37_PORT_A_address, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a37_PORT_B_address_reg = DFFE(HB1_ram_block2a37_PORT_B_address, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_write_enable = GND;
HB1_ram_block2a37_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_A_write_enable, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_write_enable = GND;
HB1_ram_block2a37_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_B_write_enable, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a37_clock_1 = GND;
HB1_ram_block2a37_clock_enable_0 = JB3_w_anode3282w[3];
HB1_ram_block2a37_clock_enable_1 = GND;
HB1_ram_block2a37_PORT_A_data_out = MEMORY(HB1_ram_block2a37_PORT_A_data_in_reg, HB1_ram_block2a37_PORT_B_data_in_reg, HB1_ram_block2a37_PORT_A_address_reg, HB1_ram_block2a37_PORT_B_address_reg, HB1_ram_block2a37_PORT_A_write_enable_reg, HB1_ram_block2a37_PORT_B_write_enable_reg, , , HB1_ram_block2a37_clock_0, HB1_ram_block2a37_clock_1, HB1_ram_block2a37_clock_enable_0, HB1_ram_block2a37_clock_enable_1, , );
HB1_ram_block2a37_PORT_A_data_out_reg = DFFE(HB1_ram_block2a37_PORT_A_data_out, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1M2008Q = HB1_ram_block2a37_PORT_A_data_out_reg[3];

--HB1M2009Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a37~PORTADATAOUT4 at M4K_X17_Y14
HB1_ram_block2a37_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a37_PORT_A_data_in_reg = DFFE(HB1_ram_block2a37_PORT_A_data_in, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_data_in = ~GND;
HB1_ram_block2a37_PORT_B_data_in_reg = DFFE(HB1_ram_block2a37_PORT_B_data_in, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a37_PORT_A_address_reg = DFFE(HB1_ram_block2a37_PORT_A_address, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a37_PORT_B_address_reg = DFFE(HB1_ram_block2a37_PORT_B_address, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_write_enable = GND;
HB1_ram_block2a37_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_A_write_enable, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_write_enable = GND;
HB1_ram_block2a37_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_B_write_enable, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a37_clock_1 = GND;
HB1_ram_block2a37_clock_enable_0 = JB3_w_anode3282w[3];
HB1_ram_block2a37_clock_enable_1 = GND;
HB1_ram_block2a37_PORT_A_data_out = MEMORY(HB1_ram_block2a37_PORT_A_data_in_reg, HB1_ram_block2a37_PORT_B_data_in_reg, HB1_ram_block2a37_PORT_A_address_reg, HB1_ram_block2a37_PORT_B_address_reg, HB1_ram_block2a37_PORT_A_write_enable_reg, HB1_ram_block2a37_PORT_B_write_enable_reg, , , HB1_ram_block2a37_clock_0, HB1_ram_block2a37_clock_1, HB1_ram_block2a37_clock_enable_0, HB1_ram_block2a37_clock_enable_1, , );
HB1_ram_block2a37_PORT_A_data_out_reg = DFFE(HB1_ram_block2a37_PORT_A_data_out, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1M2009Q = HB1_ram_block2a37_PORT_A_data_out_reg[4];

--HB1M2010Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a37~PORTADATAOUT5 at M4K_X17_Y14
HB1_ram_block2a37_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a37_PORT_A_data_in_reg = DFFE(HB1_ram_block2a37_PORT_A_data_in, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_data_in = ~GND;
HB1_ram_block2a37_PORT_B_data_in_reg = DFFE(HB1_ram_block2a37_PORT_B_data_in, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a37_PORT_A_address_reg = DFFE(HB1_ram_block2a37_PORT_A_address, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a37_PORT_B_address_reg = DFFE(HB1_ram_block2a37_PORT_B_address, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_write_enable = GND;
HB1_ram_block2a37_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_A_write_enable, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_write_enable = GND;
HB1_ram_block2a37_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_B_write_enable, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a37_clock_1 = GND;
HB1_ram_block2a37_clock_enable_0 = JB3_w_anode3282w[3];
HB1_ram_block2a37_clock_enable_1 = GND;
HB1_ram_block2a37_PORT_A_data_out = MEMORY(HB1_ram_block2a37_PORT_A_data_in_reg, HB1_ram_block2a37_PORT_B_data_in_reg, HB1_ram_block2a37_PORT_A_address_reg, HB1_ram_block2a37_PORT_B_address_reg, HB1_ram_block2a37_PORT_A_write_enable_reg, HB1_ram_block2a37_PORT_B_write_enable_reg, , , HB1_ram_block2a37_clock_0, HB1_ram_block2a37_clock_1, HB1_ram_block2a37_clock_enable_0, HB1_ram_block2a37_clock_enable_1, , );
HB1_ram_block2a37_PORT_A_data_out_reg = DFFE(HB1_ram_block2a37_PORT_A_data_out, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1M2010Q = HB1_ram_block2a37_PORT_A_data_out_reg[5];

--HB1M2011Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a37~PORTADATAOUT6 at M4K_X17_Y14
HB1_ram_block2a37_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a37_PORT_A_data_in_reg = DFFE(HB1_ram_block2a37_PORT_A_data_in, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_data_in = ~GND;
HB1_ram_block2a37_PORT_B_data_in_reg = DFFE(HB1_ram_block2a37_PORT_B_data_in, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a37_PORT_A_address_reg = DFFE(HB1_ram_block2a37_PORT_A_address, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a37_PORT_B_address_reg = DFFE(HB1_ram_block2a37_PORT_B_address, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_write_enable = GND;
HB1_ram_block2a37_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_A_write_enable, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_write_enable = GND;
HB1_ram_block2a37_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_B_write_enable, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a37_clock_1 = GND;
HB1_ram_block2a37_clock_enable_0 = JB3_w_anode3282w[3];
HB1_ram_block2a37_clock_enable_1 = GND;
HB1_ram_block2a37_PORT_A_data_out = MEMORY(HB1_ram_block2a37_PORT_A_data_in_reg, HB1_ram_block2a37_PORT_B_data_in_reg, HB1_ram_block2a37_PORT_A_address_reg, HB1_ram_block2a37_PORT_B_address_reg, HB1_ram_block2a37_PORT_A_write_enable_reg, HB1_ram_block2a37_PORT_B_write_enable_reg, , , HB1_ram_block2a37_clock_0, HB1_ram_block2a37_clock_1, HB1_ram_block2a37_clock_enable_0, HB1_ram_block2a37_clock_enable_1, , );
HB1_ram_block2a37_PORT_A_data_out_reg = DFFE(HB1_ram_block2a37_PORT_A_data_out, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1M2011Q = HB1_ram_block2a37_PORT_A_data_out_reg[6];

--HB1M2012Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a37~PORTADATAOUT7 at M4K_X17_Y14
HB1_ram_block2a37_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a37_PORT_A_data_in_reg = DFFE(HB1_ram_block2a37_PORT_A_data_in, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_data_in = ~GND;
HB1_ram_block2a37_PORT_B_data_in_reg = DFFE(HB1_ram_block2a37_PORT_B_data_in, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a37_PORT_A_address_reg = DFFE(HB1_ram_block2a37_PORT_A_address, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a37_PORT_B_address_reg = DFFE(HB1_ram_block2a37_PORT_B_address, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_PORT_A_write_enable = GND;
HB1_ram_block2a37_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_A_write_enable, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1_ram_block2a37_PORT_B_write_enable = GND;
HB1_ram_block2a37_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a37_PORT_B_write_enable, HB1_ram_block2a37_clock_1, , , HB1_ram_block2a37_clock_enable_1);
HB1_ram_block2a37_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a37_clock_1 = GND;
HB1_ram_block2a37_clock_enable_0 = JB3_w_anode3282w[3];
HB1_ram_block2a37_clock_enable_1 = GND;
HB1_ram_block2a37_PORT_A_data_out = MEMORY(HB1_ram_block2a37_PORT_A_data_in_reg, HB1_ram_block2a37_PORT_B_data_in_reg, HB1_ram_block2a37_PORT_A_address_reg, HB1_ram_block2a37_PORT_B_address_reg, HB1_ram_block2a37_PORT_A_write_enable_reg, HB1_ram_block2a37_PORT_B_write_enable_reg, , , HB1_ram_block2a37_clock_0, HB1_ram_block2a37_clock_1, HB1_ram_block2a37_clock_enable_0, HB1_ram_block2a37_clock_enable_1, , );
HB1_ram_block2a37_PORT_A_data_out_reg = DFFE(HB1_ram_block2a37_PORT_A_data_out, HB1_ram_block2a37_clock_0, , , HB1_ram_block2a37_clock_enable_0);
HB1M2012Q = HB1_ram_block2a37_PORT_A_data_out_reg[7];


--HB1_ram_block2a38 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a38 at M4K_X17_Y11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a38_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a38_PORT_A_data_in_reg = DFFE(HB1_ram_block2a38_PORT_A_data_in, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_data_in = ~GND;
HB1_ram_block2a38_PORT_B_data_in_reg = DFFE(HB1_ram_block2a38_PORT_B_data_in, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a38_PORT_A_address_reg = DFFE(HB1_ram_block2a38_PORT_A_address, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a38_PORT_B_address_reg = DFFE(HB1_ram_block2a38_PORT_B_address, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_write_enable = GND;
HB1_ram_block2a38_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_A_write_enable, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_write_enable = GND;
HB1_ram_block2a38_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_B_write_enable, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a38_clock_1 = GND;
HB1_ram_block2a38_clock_enable_0 = JB3_w_anode3292w[3];
HB1_ram_block2a38_clock_enable_1 = GND;
HB1_ram_block2a38_PORT_A_data_out = MEMORY(HB1_ram_block2a38_PORT_A_data_in_reg, HB1_ram_block2a38_PORT_B_data_in_reg, HB1_ram_block2a38_PORT_A_address_reg, HB1_ram_block2a38_PORT_B_address_reg, HB1_ram_block2a38_PORT_A_write_enable_reg, HB1_ram_block2a38_PORT_B_write_enable_reg, , , HB1_ram_block2a38_clock_0, HB1_ram_block2a38_clock_1, HB1_ram_block2a38_clock_enable_0, HB1_ram_block2a38_clock_enable_1, , );
HB1_ram_block2a38_PORT_A_data_out_reg = DFFE(HB1_ram_block2a38_PORT_A_data_out, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38 = HB1_ram_block2a38_PORT_A_data_out_reg[0];

--HB1M2059Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a38~PORTADATAOUT1 at M4K_X17_Y11
HB1_ram_block2a38_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a38_PORT_A_data_in_reg = DFFE(HB1_ram_block2a38_PORT_A_data_in, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_data_in = ~GND;
HB1_ram_block2a38_PORT_B_data_in_reg = DFFE(HB1_ram_block2a38_PORT_B_data_in, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a38_PORT_A_address_reg = DFFE(HB1_ram_block2a38_PORT_A_address, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a38_PORT_B_address_reg = DFFE(HB1_ram_block2a38_PORT_B_address, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_write_enable = GND;
HB1_ram_block2a38_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_A_write_enable, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_write_enable = GND;
HB1_ram_block2a38_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_B_write_enable, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a38_clock_1 = GND;
HB1_ram_block2a38_clock_enable_0 = JB3_w_anode3292w[3];
HB1_ram_block2a38_clock_enable_1 = GND;
HB1_ram_block2a38_PORT_A_data_out = MEMORY(HB1_ram_block2a38_PORT_A_data_in_reg, HB1_ram_block2a38_PORT_B_data_in_reg, HB1_ram_block2a38_PORT_A_address_reg, HB1_ram_block2a38_PORT_B_address_reg, HB1_ram_block2a38_PORT_A_write_enable_reg, HB1_ram_block2a38_PORT_B_write_enable_reg, , , HB1_ram_block2a38_clock_0, HB1_ram_block2a38_clock_1, HB1_ram_block2a38_clock_enable_0, HB1_ram_block2a38_clock_enable_1, , );
HB1_ram_block2a38_PORT_A_data_out_reg = DFFE(HB1_ram_block2a38_PORT_A_data_out, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1M2059Q = HB1_ram_block2a38_PORT_A_data_out_reg[1];

--HB1M2060Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a38~PORTADATAOUT2 at M4K_X17_Y11
HB1_ram_block2a38_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a38_PORT_A_data_in_reg = DFFE(HB1_ram_block2a38_PORT_A_data_in, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_data_in = ~GND;
HB1_ram_block2a38_PORT_B_data_in_reg = DFFE(HB1_ram_block2a38_PORT_B_data_in, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a38_PORT_A_address_reg = DFFE(HB1_ram_block2a38_PORT_A_address, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a38_PORT_B_address_reg = DFFE(HB1_ram_block2a38_PORT_B_address, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_write_enable = GND;
HB1_ram_block2a38_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_A_write_enable, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_write_enable = GND;
HB1_ram_block2a38_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_B_write_enable, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a38_clock_1 = GND;
HB1_ram_block2a38_clock_enable_0 = JB3_w_anode3292w[3];
HB1_ram_block2a38_clock_enable_1 = GND;
HB1_ram_block2a38_PORT_A_data_out = MEMORY(HB1_ram_block2a38_PORT_A_data_in_reg, HB1_ram_block2a38_PORT_B_data_in_reg, HB1_ram_block2a38_PORT_A_address_reg, HB1_ram_block2a38_PORT_B_address_reg, HB1_ram_block2a38_PORT_A_write_enable_reg, HB1_ram_block2a38_PORT_B_write_enable_reg, , , HB1_ram_block2a38_clock_0, HB1_ram_block2a38_clock_1, HB1_ram_block2a38_clock_enable_0, HB1_ram_block2a38_clock_enable_1, , );
HB1_ram_block2a38_PORT_A_data_out_reg = DFFE(HB1_ram_block2a38_PORT_A_data_out, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1M2060Q = HB1_ram_block2a38_PORT_A_data_out_reg[2];

--HB1M2061Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a38~PORTADATAOUT3 at M4K_X17_Y11
HB1_ram_block2a38_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a38_PORT_A_data_in_reg = DFFE(HB1_ram_block2a38_PORT_A_data_in, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_data_in = ~GND;
HB1_ram_block2a38_PORT_B_data_in_reg = DFFE(HB1_ram_block2a38_PORT_B_data_in, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a38_PORT_A_address_reg = DFFE(HB1_ram_block2a38_PORT_A_address, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a38_PORT_B_address_reg = DFFE(HB1_ram_block2a38_PORT_B_address, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_write_enable = GND;
HB1_ram_block2a38_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_A_write_enable, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_write_enable = GND;
HB1_ram_block2a38_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_B_write_enable, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a38_clock_1 = GND;
HB1_ram_block2a38_clock_enable_0 = JB3_w_anode3292w[3];
HB1_ram_block2a38_clock_enable_1 = GND;
HB1_ram_block2a38_PORT_A_data_out = MEMORY(HB1_ram_block2a38_PORT_A_data_in_reg, HB1_ram_block2a38_PORT_B_data_in_reg, HB1_ram_block2a38_PORT_A_address_reg, HB1_ram_block2a38_PORT_B_address_reg, HB1_ram_block2a38_PORT_A_write_enable_reg, HB1_ram_block2a38_PORT_B_write_enable_reg, , , HB1_ram_block2a38_clock_0, HB1_ram_block2a38_clock_1, HB1_ram_block2a38_clock_enable_0, HB1_ram_block2a38_clock_enable_1, , );
HB1_ram_block2a38_PORT_A_data_out_reg = DFFE(HB1_ram_block2a38_PORT_A_data_out, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1M2061Q = HB1_ram_block2a38_PORT_A_data_out_reg[3];

--HB1M2062Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a38~PORTADATAOUT4 at M4K_X17_Y11
HB1_ram_block2a38_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a38_PORT_A_data_in_reg = DFFE(HB1_ram_block2a38_PORT_A_data_in, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_data_in = ~GND;
HB1_ram_block2a38_PORT_B_data_in_reg = DFFE(HB1_ram_block2a38_PORT_B_data_in, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a38_PORT_A_address_reg = DFFE(HB1_ram_block2a38_PORT_A_address, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a38_PORT_B_address_reg = DFFE(HB1_ram_block2a38_PORT_B_address, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_write_enable = GND;
HB1_ram_block2a38_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_A_write_enable, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_write_enable = GND;
HB1_ram_block2a38_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_B_write_enable, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a38_clock_1 = GND;
HB1_ram_block2a38_clock_enable_0 = JB3_w_anode3292w[3];
HB1_ram_block2a38_clock_enable_1 = GND;
HB1_ram_block2a38_PORT_A_data_out = MEMORY(HB1_ram_block2a38_PORT_A_data_in_reg, HB1_ram_block2a38_PORT_B_data_in_reg, HB1_ram_block2a38_PORT_A_address_reg, HB1_ram_block2a38_PORT_B_address_reg, HB1_ram_block2a38_PORT_A_write_enable_reg, HB1_ram_block2a38_PORT_B_write_enable_reg, , , HB1_ram_block2a38_clock_0, HB1_ram_block2a38_clock_1, HB1_ram_block2a38_clock_enable_0, HB1_ram_block2a38_clock_enable_1, , );
HB1_ram_block2a38_PORT_A_data_out_reg = DFFE(HB1_ram_block2a38_PORT_A_data_out, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1M2062Q = HB1_ram_block2a38_PORT_A_data_out_reg[4];

--HB1M2063Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a38~PORTADATAOUT5 at M4K_X17_Y11
HB1_ram_block2a38_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a38_PORT_A_data_in_reg = DFFE(HB1_ram_block2a38_PORT_A_data_in, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_data_in = ~GND;
HB1_ram_block2a38_PORT_B_data_in_reg = DFFE(HB1_ram_block2a38_PORT_B_data_in, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a38_PORT_A_address_reg = DFFE(HB1_ram_block2a38_PORT_A_address, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a38_PORT_B_address_reg = DFFE(HB1_ram_block2a38_PORT_B_address, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_write_enable = GND;
HB1_ram_block2a38_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_A_write_enable, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_write_enable = GND;
HB1_ram_block2a38_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_B_write_enable, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a38_clock_1 = GND;
HB1_ram_block2a38_clock_enable_0 = JB3_w_anode3292w[3];
HB1_ram_block2a38_clock_enable_1 = GND;
HB1_ram_block2a38_PORT_A_data_out = MEMORY(HB1_ram_block2a38_PORT_A_data_in_reg, HB1_ram_block2a38_PORT_B_data_in_reg, HB1_ram_block2a38_PORT_A_address_reg, HB1_ram_block2a38_PORT_B_address_reg, HB1_ram_block2a38_PORT_A_write_enable_reg, HB1_ram_block2a38_PORT_B_write_enable_reg, , , HB1_ram_block2a38_clock_0, HB1_ram_block2a38_clock_1, HB1_ram_block2a38_clock_enable_0, HB1_ram_block2a38_clock_enable_1, , );
HB1_ram_block2a38_PORT_A_data_out_reg = DFFE(HB1_ram_block2a38_PORT_A_data_out, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1M2063Q = HB1_ram_block2a38_PORT_A_data_out_reg[5];

--HB1M2064Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a38~PORTADATAOUT6 at M4K_X17_Y11
HB1_ram_block2a38_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a38_PORT_A_data_in_reg = DFFE(HB1_ram_block2a38_PORT_A_data_in, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_data_in = ~GND;
HB1_ram_block2a38_PORT_B_data_in_reg = DFFE(HB1_ram_block2a38_PORT_B_data_in, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a38_PORT_A_address_reg = DFFE(HB1_ram_block2a38_PORT_A_address, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a38_PORT_B_address_reg = DFFE(HB1_ram_block2a38_PORT_B_address, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_write_enable = GND;
HB1_ram_block2a38_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_A_write_enable, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_write_enable = GND;
HB1_ram_block2a38_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_B_write_enable, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a38_clock_1 = GND;
HB1_ram_block2a38_clock_enable_0 = JB3_w_anode3292w[3];
HB1_ram_block2a38_clock_enable_1 = GND;
HB1_ram_block2a38_PORT_A_data_out = MEMORY(HB1_ram_block2a38_PORT_A_data_in_reg, HB1_ram_block2a38_PORT_B_data_in_reg, HB1_ram_block2a38_PORT_A_address_reg, HB1_ram_block2a38_PORT_B_address_reg, HB1_ram_block2a38_PORT_A_write_enable_reg, HB1_ram_block2a38_PORT_B_write_enable_reg, , , HB1_ram_block2a38_clock_0, HB1_ram_block2a38_clock_1, HB1_ram_block2a38_clock_enable_0, HB1_ram_block2a38_clock_enable_1, , );
HB1_ram_block2a38_PORT_A_data_out_reg = DFFE(HB1_ram_block2a38_PORT_A_data_out, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1M2064Q = HB1_ram_block2a38_PORT_A_data_out_reg[6];

--HB1M2065Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a38~PORTADATAOUT7 at M4K_X17_Y11
HB1_ram_block2a38_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a38_PORT_A_data_in_reg = DFFE(HB1_ram_block2a38_PORT_A_data_in, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_data_in = ~GND;
HB1_ram_block2a38_PORT_B_data_in_reg = DFFE(HB1_ram_block2a38_PORT_B_data_in, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a38_PORT_A_address_reg = DFFE(HB1_ram_block2a38_PORT_A_address, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a38_PORT_B_address_reg = DFFE(HB1_ram_block2a38_PORT_B_address, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_PORT_A_write_enable = GND;
HB1_ram_block2a38_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_A_write_enable, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1_ram_block2a38_PORT_B_write_enable = GND;
HB1_ram_block2a38_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a38_PORT_B_write_enable, HB1_ram_block2a38_clock_1, , , HB1_ram_block2a38_clock_enable_1);
HB1_ram_block2a38_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a38_clock_1 = GND;
HB1_ram_block2a38_clock_enable_0 = JB3_w_anode3292w[3];
HB1_ram_block2a38_clock_enable_1 = GND;
HB1_ram_block2a38_PORT_A_data_out = MEMORY(HB1_ram_block2a38_PORT_A_data_in_reg, HB1_ram_block2a38_PORT_B_data_in_reg, HB1_ram_block2a38_PORT_A_address_reg, HB1_ram_block2a38_PORT_B_address_reg, HB1_ram_block2a38_PORT_A_write_enable_reg, HB1_ram_block2a38_PORT_B_write_enable_reg, , , HB1_ram_block2a38_clock_0, HB1_ram_block2a38_clock_1, HB1_ram_block2a38_clock_enable_0, HB1_ram_block2a38_clock_enable_1, , );
HB1_ram_block2a38_PORT_A_data_out_reg = DFFE(HB1_ram_block2a38_PORT_A_data_out, HB1_ram_block2a38_clock_0, , , HB1_ram_block2a38_clock_enable_0);
HB1M2065Q = HB1_ram_block2a38_PORT_A_data_out_reg[7];


--HB1_ram_block2a36 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a36 at M4K_X17_Y12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a36_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a36_PORT_A_data_in_reg = DFFE(HB1_ram_block2a36_PORT_A_data_in, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_data_in = ~GND;
HB1_ram_block2a36_PORT_B_data_in_reg = DFFE(HB1_ram_block2a36_PORT_B_data_in, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a36_PORT_A_address_reg = DFFE(HB1_ram_block2a36_PORT_A_address, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a36_PORT_B_address_reg = DFFE(HB1_ram_block2a36_PORT_B_address, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_write_enable = GND;
HB1_ram_block2a36_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_A_write_enable, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_write_enable = GND;
HB1_ram_block2a36_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_B_write_enable, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a36_clock_1 = GND;
HB1_ram_block2a36_clock_enable_0 = JB3_w_anode3272w[3];
HB1_ram_block2a36_clock_enable_1 = GND;
HB1_ram_block2a36_PORT_A_data_out = MEMORY(HB1_ram_block2a36_PORT_A_data_in_reg, HB1_ram_block2a36_PORT_B_data_in_reg, HB1_ram_block2a36_PORT_A_address_reg, HB1_ram_block2a36_PORT_B_address_reg, HB1_ram_block2a36_PORT_A_write_enable_reg, HB1_ram_block2a36_PORT_B_write_enable_reg, , , HB1_ram_block2a36_clock_0, HB1_ram_block2a36_clock_1, HB1_ram_block2a36_clock_enable_0, HB1_ram_block2a36_clock_enable_1, , );
HB1_ram_block2a36_PORT_A_data_out_reg = DFFE(HB1_ram_block2a36_PORT_A_data_out, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36 = HB1_ram_block2a36_PORT_A_data_out_reg[0];

--HB1M1953Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a36~PORTADATAOUT1 at M4K_X17_Y12
HB1_ram_block2a36_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a36_PORT_A_data_in_reg = DFFE(HB1_ram_block2a36_PORT_A_data_in, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_data_in = ~GND;
HB1_ram_block2a36_PORT_B_data_in_reg = DFFE(HB1_ram_block2a36_PORT_B_data_in, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a36_PORT_A_address_reg = DFFE(HB1_ram_block2a36_PORT_A_address, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a36_PORT_B_address_reg = DFFE(HB1_ram_block2a36_PORT_B_address, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_write_enable = GND;
HB1_ram_block2a36_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_A_write_enable, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_write_enable = GND;
HB1_ram_block2a36_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_B_write_enable, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a36_clock_1 = GND;
HB1_ram_block2a36_clock_enable_0 = JB3_w_anode3272w[3];
HB1_ram_block2a36_clock_enable_1 = GND;
HB1_ram_block2a36_PORT_A_data_out = MEMORY(HB1_ram_block2a36_PORT_A_data_in_reg, HB1_ram_block2a36_PORT_B_data_in_reg, HB1_ram_block2a36_PORT_A_address_reg, HB1_ram_block2a36_PORT_B_address_reg, HB1_ram_block2a36_PORT_A_write_enable_reg, HB1_ram_block2a36_PORT_B_write_enable_reg, , , HB1_ram_block2a36_clock_0, HB1_ram_block2a36_clock_1, HB1_ram_block2a36_clock_enable_0, HB1_ram_block2a36_clock_enable_1, , );
HB1_ram_block2a36_PORT_A_data_out_reg = DFFE(HB1_ram_block2a36_PORT_A_data_out, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1M1953Q = HB1_ram_block2a36_PORT_A_data_out_reg[1];

--HB1M1954Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a36~PORTADATAOUT2 at M4K_X17_Y12
HB1_ram_block2a36_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a36_PORT_A_data_in_reg = DFFE(HB1_ram_block2a36_PORT_A_data_in, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_data_in = ~GND;
HB1_ram_block2a36_PORT_B_data_in_reg = DFFE(HB1_ram_block2a36_PORT_B_data_in, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a36_PORT_A_address_reg = DFFE(HB1_ram_block2a36_PORT_A_address, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a36_PORT_B_address_reg = DFFE(HB1_ram_block2a36_PORT_B_address, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_write_enable = GND;
HB1_ram_block2a36_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_A_write_enable, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_write_enable = GND;
HB1_ram_block2a36_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_B_write_enable, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a36_clock_1 = GND;
HB1_ram_block2a36_clock_enable_0 = JB3_w_anode3272w[3];
HB1_ram_block2a36_clock_enable_1 = GND;
HB1_ram_block2a36_PORT_A_data_out = MEMORY(HB1_ram_block2a36_PORT_A_data_in_reg, HB1_ram_block2a36_PORT_B_data_in_reg, HB1_ram_block2a36_PORT_A_address_reg, HB1_ram_block2a36_PORT_B_address_reg, HB1_ram_block2a36_PORT_A_write_enable_reg, HB1_ram_block2a36_PORT_B_write_enable_reg, , , HB1_ram_block2a36_clock_0, HB1_ram_block2a36_clock_1, HB1_ram_block2a36_clock_enable_0, HB1_ram_block2a36_clock_enable_1, , );
HB1_ram_block2a36_PORT_A_data_out_reg = DFFE(HB1_ram_block2a36_PORT_A_data_out, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1M1954Q = HB1_ram_block2a36_PORT_A_data_out_reg[2];

--HB1M1955Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a36~PORTADATAOUT3 at M4K_X17_Y12
HB1_ram_block2a36_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a36_PORT_A_data_in_reg = DFFE(HB1_ram_block2a36_PORT_A_data_in, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_data_in = ~GND;
HB1_ram_block2a36_PORT_B_data_in_reg = DFFE(HB1_ram_block2a36_PORT_B_data_in, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a36_PORT_A_address_reg = DFFE(HB1_ram_block2a36_PORT_A_address, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a36_PORT_B_address_reg = DFFE(HB1_ram_block2a36_PORT_B_address, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_write_enable = GND;
HB1_ram_block2a36_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_A_write_enable, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_write_enable = GND;
HB1_ram_block2a36_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_B_write_enable, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a36_clock_1 = GND;
HB1_ram_block2a36_clock_enable_0 = JB3_w_anode3272w[3];
HB1_ram_block2a36_clock_enable_1 = GND;
HB1_ram_block2a36_PORT_A_data_out = MEMORY(HB1_ram_block2a36_PORT_A_data_in_reg, HB1_ram_block2a36_PORT_B_data_in_reg, HB1_ram_block2a36_PORT_A_address_reg, HB1_ram_block2a36_PORT_B_address_reg, HB1_ram_block2a36_PORT_A_write_enable_reg, HB1_ram_block2a36_PORT_B_write_enable_reg, , , HB1_ram_block2a36_clock_0, HB1_ram_block2a36_clock_1, HB1_ram_block2a36_clock_enable_0, HB1_ram_block2a36_clock_enable_1, , );
HB1_ram_block2a36_PORT_A_data_out_reg = DFFE(HB1_ram_block2a36_PORT_A_data_out, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1M1955Q = HB1_ram_block2a36_PORT_A_data_out_reg[3];

--HB1M1956Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a36~PORTADATAOUT4 at M4K_X17_Y12
HB1_ram_block2a36_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a36_PORT_A_data_in_reg = DFFE(HB1_ram_block2a36_PORT_A_data_in, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_data_in = ~GND;
HB1_ram_block2a36_PORT_B_data_in_reg = DFFE(HB1_ram_block2a36_PORT_B_data_in, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a36_PORT_A_address_reg = DFFE(HB1_ram_block2a36_PORT_A_address, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a36_PORT_B_address_reg = DFFE(HB1_ram_block2a36_PORT_B_address, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_write_enable = GND;
HB1_ram_block2a36_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_A_write_enable, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_write_enable = GND;
HB1_ram_block2a36_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_B_write_enable, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a36_clock_1 = GND;
HB1_ram_block2a36_clock_enable_0 = JB3_w_anode3272w[3];
HB1_ram_block2a36_clock_enable_1 = GND;
HB1_ram_block2a36_PORT_A_data_out = MEMORY(HB1_ram_block2a36_PORT_A_data_in_reg, HB1_ram_block2a36_PORT_B_data_in_reg, HB1_ram_block2a36_PORT_A_address_reg, HB1_ram_block2a36_PORT_B_address_reg, HB1_ram_block2a36_PORT_A_write_enable_reg, HB1_ram_block2a36_PORT_B_write_enable_reg, , , HB1_ram_block2a36_clock_0, HB1_ram_block2a36_clock_1, HB1_ram_block2a36_clock_enable_0, HB1_ram_block2a36_clock_enable_1, , );
HB1_ram_block2a36_PORT_A_data_out_reg = DFFE(HB1_ram_block2a36_PORT_A_data_out, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1M1956Q = HB1_ram_block2a36_PORT_A_data_out_reg[4];

--HB1M1957Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a36~PORTADATAOUT5 at M4K_X17_Y12
HB1_ram_block2a36_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a36_PORT_A_data_in_reg = DFFE(HB1_ram_block2a36_PORT_A_data_in, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_data_in = ~GND;
HB1_ram_block2a36_PORT_B_data_in_reg = DFFE(HB1_ram_block2a36_PORT_B_data_in, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a36_PORT_A_address_reg = DFFE(HB1_ram_block2a36_PORT_A_address, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a36_PORT_B_address_reg = DFFE(HB1_ram_block2a36_PORT_B_address, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_write_enable = GND;
HB1_ram_block2a36_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_A_write_enable, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_write_enable = GND;
HB1_ram_block2a36_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_B_write_enable, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a36_clock_1 = GND;
HB1_ram_block2a36_clock_enable_0 = JB3_w_anode3272w[3];
HB1_ram_block2a36_clock_enable_1 = GND;
HB1_ram_block2a36_PORT_A_data_out = MEMORY(HB1_ram_block2a36_PORT_A_data_in_reg, HB1_ram_block2a36_PORT_B_data_in_reg, HB1_ram_block2a36_PORT_A_address_reg, HB1_ram_block2a36_PORT_B_address_reg, HB1_ram_block2a36_PORT_A_write_enable_reg, HB1_ram_block2a36_PORT_B_write_enable_reg, , , HB1_ram_block2a36_clock_0, HB1_ram_block2a36_clock_1, HB1_ram_block2a36_clock_enable_0, HB1_ram_block2a36_clock_enable_1, , );
HB1_ram_block2a36_PORT_A_data_out_reg = DFFE(HB1_ram_block2a36_PORT_A_data_out, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1M1957Q = HB1_ram_block2a36_PORT_A_data_out_reg[5];

--HB1M1958Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a36~PORTADATAOUT6 at M4K_X17_Y12
HB1_ram_block2a36_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a36_PORT_A_data_in_reg = DFFE(HB1_ram_block2a36_PORT_A_data_in, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_data_in = ~GND;
HB1_ram_block2a36_PORT_B_data_in_reg = DFFE(HB1_ram_block2a36_PORT_B_data_in, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a36_PORT_A_address_reg = DFFE(HB1_ram_block2a36_PORT_A_address, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a36_PORT_B_address_reg = DFFE(HB1_ram_block2a36_PORT_B_address, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_write_enable = GND;
HB1_ram_block2a36_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_A_write_enable, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_write_enable = GND;
HB1_ram_block2a36_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_B_write_enable, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a36_clock_1 = GND;
HB1_ram_block2a36_clock_enable_0 = JB3_w_anode3272w[3];
HB1_ram_block2a36_clock_enable_1 = GND;
HB1_ram_block2a36_PORT_A_data_out = MEMORY(HB1_ram_block2a36_PORT_A_data_in_reg, HB1_ram_block2a36_PORT_B_data_in_reg, HB1_ram_block2a36_PORT_A_address_reg, HB1_ram_block2a36_PORT_B_address_reg, HB1_ram_block2a36_PORT_A_write_enable_reg, HB1_ram_block2a36_PORT_B_write_enable_reg, , , HB1_ram_block2a36_clock_0, HB1_ram_block2a36_clock_1, HB1_ram_block2a36_clock_enable_0, HB1_ram_block2a36_clock_enable_1, , );
HB1_ram_block2a36_PORT_A_data_out_reg = DFFE(HB1_ram_block2a36_PORT_A_data_out, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1M1958Q = HB1_ram_block2a36_PORT_A_data_out_reg[6];

--HB1M1959Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a36~PORTADATAOUT7 at M4K_X17_Y12
HB1_ram_block2a36_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a36_PORT_A_data_in_reg = DFFE(HB1_ram_block2a36_PORT_A_data_in, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_data_in = ~GND;
HB1_ram_block2a36_PORT_B_data_in_reg = DFFE(HB1_ram_block2a36_PORT_B_data_in, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a36_PORT_A_address_reg = DFFE(HB1_ram_block2a36_PORT_A_address, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a36_PORT_B_address_reg = DFFE(HB1_ram_block2a36_PORT_B_address, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_PORT_A_write_enable = GND;
HB1_ram_block2a36_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_A_write_enable, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1_ram_block2a36_PORT_B_write_enable = GND;
HB1_ram_block2a36_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a36_PORT_B_write_enable, HB1_ram_block2a36_clock_1, , , HB1_ram_block2a36_clock_enable_1);
HB1_ram_block2a36_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a36_clock_1 = GND;
HB1_ram_block2a36_clock_enable_0 = JB3_w_anode3272w[3];
HB1_ram_block2a36_clock_enable_1 = GND;
HB1_ram_block2a36_PORT_A_data_out = MEMORY(HB1_ram_block2a36_PORT_A_data_in_reg, HB1_ram_block2a36_PORT_B_data_in_reg, HB1_ram_block2a36_PORT_A_address_reg, HB1_ram_block2a36_PORT_B_address_reg, HB1_ram_block2a36_PORT_A_write_enable_reg, HB1_ram_block2a36_PORT_B_write_enable_reg, , , HB1_ram_block2a36_clock_0, HB1_ram_block2a36_clock_1, HB1_ram_block2a36_clock_enable_0, HB1_ram_block2a36_clock_enable_1, , );
HB1_ram_block2a36_PORT_A_data_out_reg = DFFE(HB1_ram_block2a36_PORT_A_data_out, HB1_ram_block2a36_clock_0, , , HB1_ram_block2a36_clock_enable_0);
HB1M1959Q = HB1_ram_block2a36_PORT_A_data_out_reg[7];


--KB1L226 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6589w~44 at LCCOMB_X18_Y12_N2
KB1L226 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M2063Q # !HB1_address_reg_a[7] & (HB1M1957Q));


--HB1_ram_block2a39 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a39 at M4K_X17_Y13
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a39_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a39_PORT_A_data_in_reg = DFFE(HB1_ram_block2a39_PORT_A_data_in, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_data_in = ~GND;
HB1_ram_block2a39_PORT_B_data_in_reg = DFFE(HB1_ram_block2a39_PORT_B_data_in, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a39_PORT_A_address_reg = DFFE(HB1_ram_block2a39_PORT_A_address, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a39_PORT_B_address_reg = DFFE(HB1_ram_block2a39_PORT_B_address, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_write_enable = GND;
HB1_ram_block2a39_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_A_write_enable, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_write_enable = GND;
HB1_ram_block2a39_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_B_write_enable, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a39_clock_1 = GND;
HB1_ram_block2a39_clock_enable_0 = JB3_w_anode3302w[3];
HB1_ram_block2a39_clock_enable_1 = GND;
HB1_ram_block2a39_PORT_A_data_out = MEMORY(HB1_ram_block2a39_PORT_A_data_in_reg, HB1_ram_block2a39_PORT_B_data_in_reg, HB1_ram_block2a39_PORT_A_address_reg, HB1_ram_block2a39_PORT_B_address_reg, HB1_ram_block2a39_PORT_A_write_enable_reg, HB1_ram_block2a39_PORT_B_write_enable_reg, , , HB1_ram_block2a39_clock_0, HB1_ram_block2a39_clock_1, HB1_ram_block2a39_clock_enable_0, HB1_ram_block2a39_clock_enable_1, , );
HB1_ram_block2a39_PORT_A_data_out_reg = DFFE(HB1_ram_block2a39_PORT_A_data_out, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39 = HB1_ram_block2a39_PORT_A_data_out_reg[0];

--HB1M2112Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a39~PORTADATAOUT1 at M4K_X17_Y13
HB1_ram_block2a39_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a39_PORT_A_data_in_reg = DFFE(HB1_ram_block2a39_PORT_A_data_in, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_data_in = ~GND;
HB1_ram_block2a39_PORT_B_data_in_reg = DFFE(HB1_ram_block2a39_PORT_B_data_in, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a39_PORT_A_address_reg = DFFE(HB1_ram_block2a39_PORT_A_address, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a39_PORT_B_address_reg = DFFE(HB1_ram_block2a39_PORT_B_address, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_write_enable = GND;
HB1_ram_block2a39_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_A_write_enable, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_write_enable = GND;
HB1_ram_block2a39_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_B_write_enable, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a39_clock_1 = GND;
HB1_ram_block2a39_clock_enable_0 = JB3_w_anode3302w[3];
HB1_ram_block2a39_clock_enable_1 = GND;
HB1_ram_block2a39_PORT_A_data_out = MEMORY(HB1_ram_block2a39_PORT_A_data_in_reg, HB1_ram_block2a39_PORT_B_data_in_reg, HB1_ram_block2a39_PORT_A_address_reg, HB1_ram_block2a39_PORT_B_address_reg, HB1_ram_block2a39_PORT_A_write_enable_reg, HB1_ram_block2a39_PORT_B_write_enable_reg, , , HB1_ram_block2a39_clock_0, HB1_ram_block2a39_clock_1, HB1_ram_block2a39_clock_enable_0, HB1_ram_block2a39_clock_enable_1, , );
HB1_ram_block2a39_PORT_A_data_out_reg = DFFE(HB1_ram_block2a39_PORT_A_data_out, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1M2112Q = HB1_ram_block2a39_PORT_A_data_out_reg[1];

--HB1M2113Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a39~PORTADATAOUT2 at M4K_X17_Y13
HB1_ram_block2a39_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a39_PORT_A_data_in_reg = DFFE(HB1_ram_block2a39_PORT_A_data_in, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_data_in = ~GND;
HB1_ram_block2a39_PORT_B_data_in_reg = DFFE(HB1_ram_block2a39_PORT_B_data_in, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a39_PORT_A_address_reg = DFFE(HB1_ram_block2a39_PORT_A_address, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a39_PORT_B_address_reg = DFFE(HB1_ram_block2a39_PORT_B_address, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_write_enable = GND;
HB1_ram_block2a39_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_A_write_enable, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_write_enable = GND;
HB1_ram_block2a39_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_B_write_enable, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a39_clock_1 = GND;
HB1_ram_block2a39_clock_enable_0 = JB3_w_anode3302w[3];
HB1_ram_block2a39_clock_enable_1 = GND;
HB1_ram_block2a39_PORT_A_data_out = MEMORY(HB1_ram_block2a39_PORT_A_data_in_reg, HB1_ram_block2a39_PORT_B_data_in_reg, HB1_ram_block2a39_PORT_A_address_reg, HB1_ram_block2a39_PORT_B_address_reg, HB1_ram_block2a39_PORT_A_write_enable_reg, HB1_ram_block2a39_PORT_B_write_enable_reg, , , HB1_ram_block2a39_clock_0, HB1_ram_block2a39_clock_1, HB1_ram_block2a39_clock_enable_0, HB1_ram_block2a39_clock_enable_1, , );
HB1_ram_block2a39_PORT_A_data_out_reg = DFFE(HB1_ram_block2a39_PORT_A_data_out, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1M2113Q = HB1_ram_block2a39_PORT_A_data_out_reg[2];

--HB1M2114Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a39~PORTADATAOUT3 at M4K_X17_Y13
HB1_ram_block2a39_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a39_PORT_A_data_in_reg = DFFE(HB1_ram_block2a39_PORT_A_data_in, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_data_in = ~GND;
HB1_ram_block2a39_PORT_B_data_in_reg = DFFE(HB1_ram_block2a39_PORT_B_data_in, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a39_PORT_A_address_reg = DFFE(HB1_ram_block2a39_PORT_A_address, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a39_PORT_B_address_reg = DFFE(HB1_ram_block2a39_PORT_B_address, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_write_enable = GND;
HB1_ram_block2a39_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_A_write_enable, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_write_enable = GND;
HB1_ram_block2a39_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_B_write_enable, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a39_clock_1 = GND;
HB1_ram_block2a39_clock_enable_0 = JB3_w_anode3302w[3];
HB1_ram_block2a39_clock_enable_1 = GND;
HB1_ram_block2a39_PORT_A_data_out = MEMORY(HB1_ram_block2a39_PORT_A_data_in_reg, HB1_ram_block2a39_PORT_B_data_in_reg, HB1_ram_block2a39_PORT_A_address_reg, HB1_ram_block2a39_PORT_B_address_reg, HB1_ram_block2a39_PORT_A_write_enable_reg, HB1_ram_block2a39_PORT_B_write_enable_reg, , , HB1_ram_block2a39_clock_0, HB1_ram_block2a39_clock_1, HB1_ram_block2a39_clock_enable_0, HB1_ram_block2a39_clock_enable_1, , );
HB1_ram_block2a39_PORT_A_data_out_reg = DFFE(HB1_ram_block2a39_PORT_A_data_out, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1M2114Q = HB1_ram_block2a39_PORT_A_data_out_reg[3];

--HB1M2115Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a39~PORTADATAOUT4 at M4K_X17_Y13
HB1_ram_block2a39_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a39_PORT_A_data_in_reg = DFFE(HB1_ram_block2a39_PORT_A_data_in, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_data_in = ~GND;
HB1_ram_block2a39_PORT_B_data_in_reg = DFFE(HB1_ram_block2a39_PORT_B_data_in, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a39_PORT_A_address_reg = DFFE(HB1_ram_block2a39_PORT_A_address, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a39_PORT_B_address_reg = DFFE(HB1_ram_block2a39_PORT_B_address, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_write_enable = GND;
HB1_ram_block2a39_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_A_write_enable, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_write_enable = GND;
HB1_ram_block2a39_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_B_write_enable, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a39_clock_1 = GND;
HB1_ram_block2a39_clock_enable_0 = JB3_w_anode3302w[3];
HB1_ram_block2a39_clock_enable_1 = GND;
HB1_ram_block2a39_PORT_A_data_out = MEMORY(HB1_ram_block2a39_PORT_A_data_in_reg, HB1_ram_block2a39_PORT_B_data_in_reg, HB1_ram_block2a39_PORT_A_address_reg, HB1_ram_block2a39_PORT_B_address_reg, HB1_ram_block2a39_PORT_A_write_enable_reg, HB1_ram_block2a39_PORT_B_write_enable_reg, , , HB1_ram_block2a39_clock_0, HB1_ram_block2a39_clock_1, HB1_ram_block2a39_clock_enable_0, HB1_ram_block2a39_clock_enable_1, , );
HB1_ram_block2a39_PORT_A_data_out_reg = DFFE(HB1_ram_block2a39_PORT_A_data_out, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1M2115Q = HB1_ram_block2a39_PORT_A_data_out_reg[4];

--HB1M2116Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a39~PORTADATAOUT5 at M4K_X17_Y13
HB1_ram_block2a39_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a39_PORT_A_data_in_reg = DFFE(HB1_ram_block2a39_PORT_A_data_in, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_data_in = ~GND;
HB1_ram_block2a39_PORT_B_data_in_reg = DFFE(HB1_ram_block2a39_PORT_B_data_in, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a39_PORT_A_address_reg = DFFE(HB1_ram_block2a39_PORT_A_address, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a39_PORT_B_address_reg = DFFE(HB1_ram_block2a39_PORT_B_address, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_write_enable = GND;
HB1_ram_block2a39_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_A_write_enable, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_write_enable = GND;
HB1_ram_block2a39_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_B_write_enable, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a39_clock_1 = GND;
HB1_ram_block2a39_clock_enable_0 = JB3_w_anode3302w[3];
HB1_ram_block2a39_clock_enable_1 = GND;
HB1_ram_block2a39_PORT_A_data_out = MEMORY(HB1_ram_block2a39_PORT_A_data_in_reg, HB1_ram_block2a39_PORT_B_data_in_reg, HB1_ram_block2a39_PORT_A_address_reg, HB1_ram_block2a39_PORT_B_address_reg, HB1_ram_block2a39_PORT_A_write_enable_reg, HB1_ram_block2a39_PORT_B_write_enable_reg, , , HB1_ram_block2a39_clock_0, HB1_ram_block2a39_clock_1, HB1_ram_block2a39_clock_enable_0, HB1_ram_block2a39_clock_enable_1, , );
HB1_ram_block2a39_PORT_A_data_out_reg = DFFE(HB1_ram_block2a39_PORT_A_data_out, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1M2116Q = HB1_ram_block2a39_PORT_A_data_out_reg[5];

--HB1M2117Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a39~PORTADATAOUT6 at M4K_X17_Y13
HB1_ram_block2a39_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a39_PORT_A_data_in_reg = DFFE(HB1_ram_block2a39_PORT_A_data_in, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_data_in = ~GND;
HB1_ram_block2a39_PORT_B_data_in_reg = DFFE(HB1_ram_block2a39_PORT_B_data_in, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a39_PORT_A_address_reg = DFFE(HB1_ram_block2a39_PORT_A_address, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a39_PORT_B_address_reg = DFFE(HB1_ram_block2a39_PORT_B_address, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_write_enable = GND;
HB1_ram_block2a39_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_A_write_enable, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_write_enable = GND;
HB1_ram_block2a39_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_B_write_enable, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a39_clock_1 = GND;
HB1_ram_block2a39_clock_enable_0 = JB3_w_anode3302w[3];
HB1_ram_block2a39_clock_enable_1 = GND;
HB1_ram_block2a39_PORT_A_data_out = MEMORY(HB1_ram_block2a39_PORT_A_data_in_reg, HB1_ram_block2a39_PORT_B_data_in_reg, HB1_ram_block2a39_PORT_A_address_reg, HB1_ram_block2a39_PORT_B_address_reg, HB1_ram_block2a39_PORT_A_write_enable_reg, HB1_ram_block2a39_PORT_B_write_enable_reg, , , HB1_ram_block2a39_clock_0, HB1_ram_block2a39_clock_1, HB1_ram_block2a39_clock_enable_0, HB1_ram_block2a39_clock_enable_1, , );
HB1_ram_block2a39_PORT_A_data_out_reg = DFFE(HB1_ram_block2a39_PORT_A_data_out, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1M2117Q = HB1_ram_block2a39_PORT_A_data_out_reg[6];

--HB1M2118Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a39~PORTADATAOUT7 at M4K_X17_Y13
HB1_ram_block2a39_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a39_PORT_A_data_in_reg = DFFE(HB1_ram_block2a39_PORT_A_data_in, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_data_in = ~GND;
HB1_ram_block2a39_PORT_B_data_in_reg = DFFE(HB1_ram_block2a39_PORT_B_data_in, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a39_PORT_A_address_reg = DFFE(HB1_ram_block2a39_PORT_A_address, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a39_PORT_B_address_reg = DFFE(HB1_ram_block2a39_PORT_B_address, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_PORT_A_write_enable = GND;
HB1_ram_block2a39_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_A_write_enable, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1_ram_block2a39_PORT_B_write_enable = GND;
HB1_ram_block2a39_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a39_PORT_B_write_enable, HB1_ram_block2a39_clock_1, , , HB1_ram_block2a39_clock_enable_1);
HB1_ram_block2a39_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a39_clock_1 = GND;
HB1_ram_block2a39_clock_enable_0 = JB3_w_anode3302w[3];
HB1_ram_block2a39_clock_enable_1 = GND;
HB1_ram_block2a39_PORT_A_data_out = MEMORY(HB1_ram_block2a39_PORT_A_data_in_reg, HB1_ram_block2a39_PORT_B_data_in_reg, HB1_ram_block2a39_PORT_A_address_reg, HB1_ram_block2a39_PORT_B_address_reg, HB1_ram_block2a39_PORT_A_write_enable_reg, HB1_ram_block2a39_PORT_B_write_enable_reg, , , HB1_ram_block2a39_clock_0, HB1_ram_block2a39_clock_1, HB1_ram_block2a39_clock_enable_0, HB1_ram_block2a39_clock_enable_1, , );
HB1_ram_block2a39_PORT_A_data_out_reg = DFFE(HB1_ram_block2a39_PORT_A_data_out, HB1_ram_block2a39_clock_0, , , HB1_ram_block2a39_clock_enable_0);
HB1M2118Q = HB1_ram_block2a39_PORT_A_data_out_reg[7];


--KB1L227 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6589w~45 at LCCOMB_X18_Y13_N10
KB1L227 = KB1L226 & (HB1M2116Q # !HB1_address_reg_a[6]) # !KB1L226 & HB1M2010Q & HB1_address_reg_a[6];


--HB1_ram_block2a6 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a6 at M4K_X17_Y5
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a6_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a6_PORT_A_data_in_reg = DFFE(HB1_ram_block2a6_PORT_A_data_in, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_data_in = ~GND;
HB1_ram_block2a6_PORT_B_data_in_reg = DFFE(HB1_ram_block2a6_PORT_B_data_in, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a6_PORT_A_address_reg = DFFE(HB1_ram_block2a6_PORT_A_address, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a6_PORT_B_address_reg = DFFE(HB1_ram_block2a6_PORT_B_address, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_write_enable = GND;
HB1_ram_block2a6_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_A_write_enable, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_write_enable = GND;
HB1_ram_block2a6_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_B_write_enable, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a6_clock_1 = GND;
HB1_ram_block2a6_clock_enable_0 = JB3L14;
HB1_ram_block2a6_clock_enable_1 = GND;
HB1_ram_block2a6_PORT_A_data_out = MEMORY(HB1_ram_block2a6_PORT_A_data_in_reg, HB1_ram_block2a6_PORT_B_data_in_reg, HB1_ram_block2a6_PORT_A_address_reg, HB1_ram_block2a6_PORT_B_address_reg, HB1_ram_block2a6_PORT_A_write_enable_reg, HB1_ram_block2a6_PORT_B_write_enable_reg, , , HB1_ram_block2a6_clock_0, HB1_ram_block2a6_clock_1, HB1_ram_block2a6_clock_enable_0, HB1_ram_block2a6_clock_enable_1, , );
HB1_ram_block2a6_PORT_A_data_out_reg = DFFE(HB1_ram_block2a6_PORT_A_data_out, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6 = HB1_ram_block2a6_PORT_A_data_out_reg[0];

--HB1M363Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a6~PORTADATAOUT1 at M4K_X17_Y5
HB1_ram_block2a6_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a6_PORT_A_data_in_reg = DFFE(HB1_ram_block2a6_PORT_A_data_in, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_data_in = ~GND;
HB1_ram_block2a6_PORT_B_data_in_reg = DFFE(HB1_ram_block2a6_PORT_B_data_in, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a6_PORT_A_address_reg = DFFE(HB1_ram_block2a6_PORT_A_address, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a6_PORT_B_address_reg = DFFE(HB1_ram_block2a6_PORT_B_address, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_write_enable = GND;
HB1_ram_block2a6_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_A_write_enable, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_write_enable = GND;
HB1_ram_block2a6_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_B_write_enable, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a6_clock_1 = GND;
HB1_ram_block2a6_clock_enable_0 = JB3L14;
HB1_ram_block2a6_clock_enable_1 = GND;
HB1_ram_block2a6_PORT_A_data_out = MEMORY(HB1_ram_block2a6_PORT_A_data_in_reg, HB1_ram_block2a6_PORT_B_data_in_reg, HB1_ram_block2a6_PORT_A_address_reg, HB1_ram_block2a6_PORT_B_address_reg, HB1_ram_block2a6_PORT_A_write_enable_reg, HB1_ram_block2a6_PORT_B_write_enable_reg, , , HB1_ram_block2a6_clock_0, HB1_ram_block2a6_clock_1, HB1_ram_block2a6_clock_enable_0, HB1_ram_block2a6_clock_enable_1, , );
HB1_ram_block2a6_PORT_A_data_out_reg = DFFE(HB1_ram_block2a6_PORT_A_data_out, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1M363Q = HB1_ram_block2a6_PORT_A_data_out_reg[1];

--HB1M364Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a6~PORTADATAOUT2 at M4K_X17_Y5
HB1_ram_block2a6_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a6_PORT_A_data_in_reg = DFFE(HB1_ram_block2a6_PORT_A_data_in, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_data_in = ~GND;
HB1_ram_block2a6_PORT_B_data_in_reg = DFFE(HB1_ram_block2a6_PORT_B_data_in, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a6_PORT_A_address_reg = DFFE(HB1_ram_block2a6_PORT_A_address, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a6_PORT_B_address_reg = DFFE(HB1_ram_block2a6_PORT_B_address, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_write_enable = GND;
HB1_ram_block2a6_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_A_write_enable, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_write_enable = GND;
HB1_ram_block2a6_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_B_write_enable, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a6_clock_1 = GND;
HB1_ram_block2a6_clock_enable_0 = JB3L14;
HB1_ram_block2a6_clock_enable_1 = GND;
HB1_ram_block2a6_PORT_A_data_out = MEMORY(HB1_ram_block2a6_PORT_A_data_in_reg, HB1_ram_block2a6_PORT_B_data_in_reg, HB1_ram_block2a6_PORT_A_address_reg, HB1_ram_block2a6_PORT_B_address_reg, HB1_ram_block2a6_PORT_A_write_enable_reg, HB1_ram_block2a6_PORT_B_write_enable_reg, , , HB1_ram_block2a6_clock_0, HB1_ram_block2a6_clock_1, HB1_ram_block2a6_clock_enable_0, HB1_ram_block2a6_clock_enable_1, , );
HB1_ram_block2a6_PORT_A_data_out_reg = DFFE(HB1_ram_block2a6_PORT_A_data_out, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1M364Q = HB1_ram_block2a6_PORT_A_data_out_reg[2];

--HB1M365Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a6~PORTADATAOUT3 at M4K_X17_Y5
HB1_ram_block2a6_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a6_PORT_A_data_in_reg = DFFE(HB1_ram_block2a6_PORT_A_data_in, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_data_in = ~GND;
HB1_ram_block2a6_PORT_B_data_in_reg = DFFE(HB1_ram_block2a6_PORT_B_data_in, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a6_PORT_A_address_reg = DFFE(HB1_ram_block2a6_PORT_A_address, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a6_PORT_B_address_reg = DFFE(HB1_ram_block2a6_PORT_B_address, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_write_enable = GND;
HB1_ram_block2a6_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_A_write_enable, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_write_enable = GND;
HB1_ram_block2a6_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_B_write_enable, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a6_clock_1 = GND;
HB1_ram_block2a6_clock_enable_0 = JB3L14;
HB1_ram_block2a6_clock_enable_1 = GND;
HB1_ram_block2a6_PORT_A_data_out = MEMORY(HB1_ram_block2a6_PORT_A_data_in_reg, HB1_ram_block2a6_PORT_B_data_in_reg, HB1_ram_block2a6_PORT_A_address_reg, HB1_ram_block2a6_PORT_B_address_reg, HB1_ram_block2a6_PORT_A_write_enable_reg, HB1_ram_block2a6_PORT_B_write_enable_reg, , , HB1_ram_block2a6_clock_0, HB1_ram_block2a6_clock_1, HB1_ram_block2a6_clock_enable_0, HB1_ram_block2a6_clock_enable_1, , );
HB1_ram_block2a6_PORT_A_data_out_reg = DFFE(HB1_ram_block2a6_PORT_A_data_out, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1M365Q = HB1_ram_block2a6_PORT_A_data_out_reg[3];

--HB1M366Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a6~PORTADATAOUT4 at M4K_X17_Y5
HB1_ram_block2a6_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a6_PORT_A_data_in_reg = DFFE(HB1_ram_block2a6_PORT_A_data_in, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_data_in = ~GND;
HB1_ram_block2a6_PORT_B_data_in_reg = DFFE(HB1_ram_block2a6_PORT_B_data_in, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a6_PORT_A_address_reg = DFFE(HB1_ram_block2a6_PORT_A_address, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a6_PORT_B_address_reg = DFFE(HB1_ram_block2a6_PORT_B_address, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_write_enable = GND;
HB1_ram_block2a6_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_A_write_enable, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_write_enable = GND;
HB1_ram_block2a6_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_B_write_enable, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a6_clock_1 = GND;
HB1_ram_block2a6_clock_enable_0 = JB3L14;
HB1_ram_block2a6_clock_enable_1 = GND;
HB1_ram_block2a6_PORT_A_data_out = MEMORY(HB1_ram_block2a6_PORT_A_data_in_reg, HB1_ram_block2a6_PORT_B_data_in_reg, HB1_ram_block2a6_PORT_A_address_reg, HB1_ram_block2a6_PORT_B_address_reg, HB1_ram_block2a6_PORT_A_write_enable_reg, HB1_ram_block2a6_PORT_B_write_enable_reg, , , HB1_ram_block2a6_clock_0, HB1_ram_block2a6_clock_1, HB1_ram_block2a6_clock_enable_0, HB1_ram_block2a6_clock_enable_1, , );
HB1_ram_block2a6_PORT_A_data_out_reg = DFFE(HB1_ram_block2a6_PORT_A_data_out, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1M366Q = HB1_ram_block2a6_PORT_A_data_out_reg[4];

--HB1M367Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a6~PORTADATAOUT5 at M4K_X17_Y5
HB1_ram_block2a6_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a6_PORT_A_data_in_reg = DFFE(HB1_ram_block2a6_PORT_A_data_in, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_data_in = ~GND;
HB1_ram_block2a6_PORT_B_data_in_reg = DFFE(HB1_ram_block2a6_PORT_B_data_in, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a6_PORT_A_address_reg = DFFE(HB1_ram_block2a6_PORT_A_address, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a6_PORT_B_address_reg = DFFE(HB1_ram_block2a6_PORT_B_address, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_write_enable = GND;
HB1_ram_block2a6_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_A_write_enable, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_write_enable = GND;
HB1_ram_block2a6_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_B_write_enable, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a6_clock_1 = GND;
HB1_ram_block2a6_clock_enable_0 = JB3L14;
HB1_ram_block2a6_clock_enable_1 = GND;
HB1_ram_block2a6_PORT_A_data_out = MEMORY(HB1_ram_block2a6_PORT_A_data_in_reg, HB1_ram_block2a6_PORT_B_data_in_reg, HB1_ram_block2a6_PORT_A_address_reg, HB1_ram_block2a6_PORT_B_address_reg, HB1_ram_block2a6_PORT_A_write_enable_reg, HB1_ram_block2a6_PORT_B_write_enable_reg, , , HB1_ram_block2a6_clock_0, HB1_ram_block2a6_clock_1, HB1_ram_block2a6_clock_enable_0, HB1_ram_block2a6_clock_enable_1, , );
HB1_ram_block2a6_PORT_A_data_out_reg = DFFE(HB1_ram_block2a6_PORT_A_data_out, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1M367Q = HB1_ram_block2a6_PORT_A_data_out_reg[5];

--HB1M368Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a6~PORTADATAOUT6 at M4K_X17_Y5
HB1_ram_block2a6_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a6_PORT_A_data_in_reg = DFFE(HB1_ram_block2a6_PORT_A_data_in, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_data_in = ~GND;
HB1_ram_block2a6_PORT_B_data_in_reg = DFFE(HB1_ram_block2a6_PORT_B_data_in, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a6_PORT_A_address_reg = DFFE(HB1_ram_block2a6_PORT_A_address, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a6_PORT_B_address_reg = DFFE(HB1_ram_block2a6_PORT_B_address, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_write_enable = GND;
HB1_ram_block2a6_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_A_write_enable, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_write_enable = GND;
HB1_ram_block2a6_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_B_write_enable, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a6_clock_1 = GND;
HB1_ram_block2a6_clock_enable_0 = JB3L14;
HB1_ram_block2a6_clock_enable_1 = GND;
HB1_ram_block2a6_PORT_A_data_out = MEMORY(HB1_ram_block2a6_PORT_A_data_in_reg, HB1_ram_block2a6_PORT_B_data_in_reg, HB1_ram_block2a6_PORT_A_address_reg, HB1_ram_block2a6_PORT_B_address_reg, HB1_ram_block2a6_PORT_A_write_enable_reg, HB1_ram_block2a6_PORT_B_write_enable_reg, , , HB1_ram_block2a6_clock_0, HB1_ram_block2a6_clock_1, HB1_ram_block2a6_clock_enable_0, HB1_ram_block2a6_clock_enable_1, , );
HB1_ram_block2a6_PORT_A_data_out_reg = DFFE(HB1_ram_block2a6_PORT_A_data_out, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1M368Q = HB1_ram_block2a6_PORT_A_data_out_reg[6];

--HB1M369Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a6~PORTADATAOUT7 at M4K_X17_Y5
HB1_ram_block2a6_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a6_PORT_A_data_in_reg = DFFE(HB1_ram_block2a6_PORT_A_data_in, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_data_in = ~GND;
HB1_ram_block2a6_PORT_B_data_in_reg = DFFE(HB1_ram_block2a6_PORT_B_data_in, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a6_PORT_A_address_reg = DFFE(HB1_ram_block2a6_PORT_A_address, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a6_PORT_B_address_reg = DFFE(HB1_ram_block2a6_PORT_B_address, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_PORT_A_write_enable = GND;
HB1_ram_block2a6_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_A_write_enable, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1_ram_block2a6_PORT_B_write_enable = GND;
HB1_ram_block2a6_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a6_PORT_B_write_enable, HB1_ram_block2a6_clock_1, , , HB1_ram_block2a6_clock_enable_1);
HB1_ram_block2a6_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a6_clock_1 = GND;
HB1_ram_block2a6_clock_enable_0 = JB3L14;
HB1_ram_block2a6_clock_enable_1 = GND;
HB1_ram_block2a6_PORT_A_data_out = MEMORY(HB1_ram_block2a6_PORT_A_data_in_reg, HB1_ram_block2a6_PORT_B_data_in_reg, HB1_ram_block2a6_PORT_A_address_reg, HB1_ram_block2a6_PORT_B_address_reg, HB1_ram_block2a6_PORT_A_write_enable_reg, HB1_ram_block2a6_PORT_B_write_enable_reg, , , HB1_ram_block2a6_clock_0, HB1_ram_block2a6_clock_1, HB1_ram_block2a6_clock_enable_0, HB1_ram_block2a6_clock_enable_1, , );
HB1_ram_block2a6_PORT_A_data_out_reg = DFFE(HB1_ram_block2a6_PORT_A_data_out, HB1_ram_block2a6_clock_0, , , HB1_ram_block2a6_clock_enable_0);
HB1M369Q = HB1_ram_block2a6_PORT_A_data_out_reg[7];


--HB1_ram_block2a5 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a5 at M4K_X17_Y3
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a5_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a5_PORT_A_data_in_reg = DFFE(HB1_ram_block2a5_PORT_A_data_in, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_data_in = ~GND;
HB1_ram_block2a5_PORT_B_data_in_reg = DFFE(HB1_ram_block2a5_PORT_B_data_in, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a5_PORT_A_address_reg = DFFE(HB1_ram_block2a5_PORT_A_address, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a5_PORT_B_address_reg = DFFE(HB1_ram_block2a5_PORT_B_address, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_write_enable = GND;
HB1_ram_block2a5_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_A_write_enable, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_write_enable = GND;
HB1_ram_block2a5_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_B_write_enable, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a5_clock_1 = GND;
HB1_ram_block2a5_clock_enable_0 = JB3_w_anode2909w[3];
HB1_ram_block2a5_clock_enable_1 = GND;
HB1_ram_block2a5_PORT_A_data_out = MEMORY(HB1_ram_block2a5_PORT_A_data_in_reg, HB1_ram_block2a5_PORT_B_data_in_reg, HB1_ram_block2a5_PORT_A_address_reg, HB1_ram_block2a5_PORT_B_address_reg, HB1_ram_block2a5_PORT_A_write_enable_reg, HB1_ram_block2a5_PORT_B_write_enable_reg, , , HB1_ram_block2a5_clock_0, HB1_ram_block2a5_clock_1, HB1_ram_block2a5_clock_enable_0, HB1_ram_block2a5_clock_enable_1, , );
HB1_ram_block2a5_PORT_A_data_out_reg = DFFE(HB1_ram_block2a5_PORT_A_data_out, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5 = HB1_ram_block2a5_PORT_A_data_out_reg[0];

--HB1M310Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a5~PORTADATAOUT1 at M4K_X17_Y3
HB1_ram_block2a5_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a5_PORT_A_data_in_reg = DFFE(HB1_ram_block2a5_PORT_A_data_in, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_data_in = ~GND;
HB1_ram_block2a5_PORT_B_data_in_reg = DFFE(HB1_ram_block2a5_PORT_B_data_in, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a5_PORT_A_address_reg = DFFE(HB1_ram_block2a5_PORT_A_address, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a5_PORT_B_address_reg = DFFE(HB1_ram_block2a5_PORT_B_address, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_write_enable = GND;
HB1_ram_block2a5_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_A_write_enable, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_write_enable = GND;
HB1_ram_block2a5_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_B_write_enable, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a5_clock_1 = GND;
HB1_ram_block2a5_clock_enable_0 = JB3_w_anode2909w[3];
HB1_ram_block2a5_clock_enable_1 = GND;
HB1_ram_block2a5_PORT_A_data_out = MEMORY(HB1_ram_block2a5_PORT_A_data_in_reg, HB1_ram_block2a5_PORT_B_data_in_reg, HB1_ram_block2a5_PORT_A_address_reg, HB1_ram_block2a5_PORT_B_address_reg, HB1_ram_block2a5_PORT_A_write_enable_reg, HB1_ram_block2a5_PORT_B_write_enable_reg, , , HB1_ram_block2a5_clock_0, HB1_ram_block2a5_clock_1, HB1_ram_block2a5_clock_enable_0, HB1_ram_block2a5_clock_enable_1, , );
HB1_ram_block2a5_PORT_A_data_out_reg = DFFE(HB1_ram_block2a5_PORT_A_data_out, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1M310Q = HB1_ram_block2a5_PORT_A_data_out_reg[1];

--HB1M311Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a5~PORTADATAOUT2 at M4K_X17_Y3
HB1_ram_block2a5_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a5_PORT_A_data_in_reg = DFFE(HB1_ram_block2a5_PORT_A_data_in, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_data_in = ~GND;
HB1_ram_block2a5_PORT_B_data_in_reg = DFFE(HB1_ram_block2a5_PORT_B_data_in, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a5_PORT_A_address_reg = DFFE(HB1_ram_block2a5_PORT_A_address, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a5_PORT_B_address_reg = DFFE(HB1_ram_block2a5_PORT_B_address, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_write_enable = GND;
HB1_ram_block2a5_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_A_write_enable, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_write_enable = GND;
HB1_ram_block2a5_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_B_write_enable, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a5_clock_1 = GND;
HB1_ram_block2a5_clock_enable_0 = JB3_w_anode2909w[3];
HB1_ram_block2a5_clock_enable_1 = GND;
HB1_ram_block2a5_PORT_A_data_out = MEMORY(HB1_ram_block2a5_PORT_A_data_in_reg, HB1_ram_block2a5_PORT_B_data_in_reg, HB1_ram_block2a5_PORT_A_address_reg, HB1_ram_block2a5_PORT_B_address_reg, HB1_ram_block2a5_PORT_A_write_enable_reg, HB1_ram_block2a5_PORT_B_write_enable_reg, , , HB1_ram_block2a5_clock_0, HB1_ram_block2a5_clock_1, HB1_ram_block2a5_clock_enable_0, HB1_ram_block2a5_clock_enable_1, , );
HB1_ram_block2a5_PORT_A_data_out_reg = DFFE(HB1_ram_block2a5_PORT_A_data_out, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1M311Q = HB1_ram_block2a5_PORT_A_data_out_reg[2];

--HB1M312Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a5~PORTADATAOUT3 at M4K_X17_Y3
HB1_ram_block2a5_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a5_PORT_A_data_in_reg = DFFE(HB1_ram_block2a5_PORT_A_data_in, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_data_in = ~GND;
HB1_ram_block2a5_PORT_B_data_in_reg = DFFE(HB1_ram_block2a5_PORT_B_data_in, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a5_PORT_A_address_reg = DFFE(HB1_ram_block2a5_PORT_A_address, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a5_PORT_B_address_reg = DFFE(HB1_ram_block2a5_PORT_B_address, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_write_enable = GND;
HB1_ram_block2a5_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_A_write_enable, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_write_enable = GND;
HB1_ram_block2a5_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_B_write_enable, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a5_clock_1 = GND;
HB1_ram_block2a5_clock_enable_0 = JB3_w_anode2909w[3];
HB1_ram_block2a5_clock_enable_1 = GND;
HB1_ram_block2a5_PORT_A_data_out = MEMORY(HB1_ram_block2a5_PORT_A_data_in_reg, HB1_ram_block2a5_PORT_B_data_in_reg, HB1_ram_block2a5_PORT_A_address_reg, HB1_ram_block2a5_PORT_B_address_reg, HB1_ram_block2a5_PORT_A_write_enable_reg, HB1_ram_block2a5_PORT_B_write_enable_reg, , , HB1_ram_block2a5_clock_0, HB1_ram_block2a5_clock_1, HB1_ram_block2a5_clock_enable_0, HB1_ram_block2a5_clock_enable_1, , );
HB1_ram_block2a5_PORT_A_data_out_reg = DFFE(HB1_ram_block2a5_PORT_A_data_out, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1M312Q = HB1_ram_block2a5_PORT_A_data_out_reg[3];

--HB1M313Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a5~PORTADATAOUT4 at M4K_X17_Y3
HB1_ram_block2a5_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a5_PORT_A_data_in_reg = DFFE(HB1_ram_block2a5_PORT_A_data_in, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_data_in = ~GND;
HB1_ram_block2a5_PORT_B_data_in_reg = DFFE(HB1_ram_block2a5_PORT_B_data_in, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a5_PORT_A_address_reg = DFFE(HB1_ram_block2a5_PORT_A_address, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a5_PORT_B_address_reg = DFFE(HB1_ram_block2a5_PORT_B_address, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_write_enable = GND;
HB1_ram_block2a5_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_A_write_enable, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_write_enable = GND;
HB1_ram_block2a5_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_B_write_enable, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a5_clock_1 = GND;
HB1_ram_block2a5_clock_enable_0 = JB3_w_anode2909w[3];
HB1_ram_block2a5_clock_enable_1 = GND;
HB1_ram_block2a5_PORT_A_data_out = MEMORY(HB1_ram_block2a5_PORT_A_data_in_reg, HB1_ram_block2a5_PORT_B_data_in_reg, HB1_ram_block2a5_PORT_A_address_reg, HB1_ram_block2a5_PORT_B_address_reg, HB1_ram_block2a5_PORT_A_write_enable_reg, HB1_ram_block2a5_PORT_B_write_enable_reg, , , HB1_ram_block2a5_clock_0, HB1_ram_block2a5_clock_1, HB1_ram_block2a5_clock_enable_0, HB1_ram_block2a5_clock_enable_1, , );
HB1_ram_block2a5_PORT_A_data_out_reg = DFFE(HB1_ram_block2a5_PORT_A_data_out, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1M313Q = HB1_ram_block2a5_PORT_A_data_out_reg[4];

--HB1M314Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a5~PORTADATAOUT5 at M4K_X17_Y3
HB1_ram_block2a5_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a5_PORT_A_data_in_reg = DFFE(HB1_ram_block2a5_PORT_A_data_in, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_data_in = ~GND;
HB1_ram_block2a5_PORT_B_data_in_reg = DFFE(HB1_ram_block2a5_PORT_B_data_in, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a5_PORT_A_address_reg = DFFE(HB1_ram_block2a5_PORT_A_address, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a5_PORT_B_address_reg = DFFE(HB1_ram_block2a5_PORT_B_address, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_write_enable = GND;
HB1_ram_block2a5_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_A_write_enable, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_write_enable = GND;
HB1_ram_block2a5_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_B_write_enable, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a5_clock_1 = GND;
HB1_ram_block2a5_clock_enable_0 = JB3_w_anode2909w[3];
HB1_ram_block2a5_clock_enable_1 = GND;
HB1_ram_block2a5_PORT_A_data_out = MEMORY(HB1_ram_block2a5_PORT_A_data_in_reg, HB1_ram_block2a5_PORT_B_data_in_reg, HB1_ram_block2a5_PORT_A_address_reg, HB1_ram_block2a5_PORT_B_address_reg, HB1_ram_block2a5_PORT_A_write_enable_reg, HB1_ram_block2a5_PORT_B_write_enable_reg, , , HB1_ram_block2a5_clock_0, HB1_ram_block2a5_clock_1, HB1_ram_block2a5_clock_enable_0, HB1_ram_block2a5_clock_enable_1, , );
HB1_ram_block2a5_PORT_A_data_out_reg = DFFE(HB1_ram_block2a5_PORT_A_data_out, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1M314Q = HB1_ram_block2a5_PORT_A_data_out_reg[5];

--HB1M315Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a5~PORTADATAOUT6 at M4K_X17_Y3
HB1_ram_block2a5_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a5_PORT_A_data_in_reg = DFFE(HB1_ram_block2a5_PORT_A_data_in, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_data_in = ~GND;
HB1_ram_block2a5_PORT_B_data_in_reg = DFFE(HB1_ram_block2a5_PORT_B_data_in, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a5_PORT_A_address_reg = DFFE(HB1_ram_block2a5_PORT_A_address, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a5_PORT_B_address_reg = DFFE(HB1_ram_block2a5_PORT_B_address, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_write_enable = GND;
HB1_ram_block2a5_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_A_write_enable, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_write_enable = GND;
HB1_ram_block2a5_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_B_write_enable, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a5_clock_1 = GND;
HB1_ram_block2a5_clock_enable_0 = JB3_w_anode2909w[3];
HB1_ram_block2a5_clock_enable_1 = GND;
HB1_ram_block2a5_PORT_A_data_out = MEMORY(HB1_ram_block2a5_PORT_A_data_in_reg, HB1_ram_block2a5_PORT_B_data_in_reg, HB1_ram_block2a5_PORT_A_address_reg, HB1_ram_block2a5_PORT_B_address_reg, HB1_ram_block2a5_PORT_A_write_enable_reg, HB1_ram_block2a5_PORT_B_write_enable_reg, , , HB1_ram_block2a5_clock_0, HB1_ram_block2a5_clock_1, HB1_ram_block2a5_clock_enable_0, HB1_ram_block2a5_clock_enable_1, , );
HB1_ram_block2a5_PORT_A_data_out_reg = DFFE(HB1_ram_block2a5_PORT_A_data_out, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1M315Q = HB1_ram_block2a5_PORT_A_data_out_reg[6];

--HB1M316Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a5~PORTADATAOUT7 at M4K_X17_Y3
HB1_ram_block2a5_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a5_PORT_A_data_in_reg = DFFE(HB1_ram_block2a5_PORT_A_data_in, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_data_in = ~GND;
HB1_ram_block2a5_PORT_B_data_in_reg = DFFE(HB1_ram_block2a5_PORT_B_data_in, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a5_PORT_A_address_reg = DFFE(HB1_ram_block2a5_PORT_A_address, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a5_PORT_B_address_reg = DFFE(HB1_ram_block2a5_PORT_B_address, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_PORT_A_write_enable = GND;
HB1_ram_block2a5_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_A_write_enable, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1_ram_block2a5_PORT_B_write_enable = GND;
HB1_ram_block2a5_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a5_PORT_B_write_enable, HB1_ram_block2a5_clock_1, , , HB1_ram_block2a5_clock_enable_1);
HB1_ram_block2a5_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a5_clock_1 = GND;
HB1_ram_block2a5_clock_enable_0 = JB3_w_anode2909w[3];
HB1_ram_block2a5_clock_enable_1 = GND;
HB1_ram_block2a5_PORT_A_data_out = MEMORY(HB1_ram_block2a5_PORT_A_data_in_reg, HB1_ram_block2a5_PORT_B_data_in_reg, HB1_ram_block2a5_PORT_A_address_reg, HB1_ram_block2a5_PORT_B_address_reg, HB1_ram_block2a5_PORT_A_write_enable_reg, HB1_ram_block2a5_PORT_B_write_enable_reg, , , HB1_ram_block2a5_clock_0, HB1_ram_block2a5_clock_1, HB1_ram_block2a5_clock_enable_0, HB1_ram_block2a5_clock_enable_1, , );
HB1_ram_block2a5_PORT_A_data_out_reg = DFFE(HB1_ram_block2a5_PORT_A_data_out, HB1_ram_block2a5_clock_0, , , HB1_ram_block2a5_clock_enable_0);
HB1M316Q = HB1_ram_block2a5_PORT_A_data_out_reg[7];


--HB1_ram_block2a4 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a4 at M4K_X17_Y6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a4_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a4_PORT_A_data_in_reg = DFFE(HB1_ram_block2a4_PORT_A_data_in, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_data_in = ~GND;
HB1_ram_block2a4_PORT_B_data_in_reg = DFFE(HB1_ram_block2a4_PORT_B_data_in, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a4_PORT_A_address_reg = DFFE(HB1_ram_block2a4_PORT_A_address, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a4_PORT_B_address_reg = DFFE(HB1_ram_block2a4_PORT_B_address, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_write_enable = GND;
HB1_ram_block2a4_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_A_write_enable, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_write_enable = GND;
HB1_ram_block2a4_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_B_write_enable, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a4_clock_1 = GND;
HB1_ram_block2a4_clock_enable_0 = JB3L10;
HB1_ram_block2a4_clock_enable_1 = GND;
HB1_ram_block2a4_PORT_A_data_out = MEMORY(HB1_ram_block2a4_PORT_A_data_in_reg, HB1_ram_block2a4_PORT_B_data_in_reg, HB1_ram_block2a4_PORT_A_address_reg, HB1_ram_block2a4_PORT_B_address_reg, HB1_ram_block2a4_PORT_A_write_enable_reg, HB1_ram_block2a4_PORT_B_write_enable_reg, , , HB1_ram_block2a4_clock_0, HB1_ram_block2a4_clock_1, HB1_ram_block2a4_clock_enable_0, HB1_ram_block2a4_clock_enable_1, , );
HB1_ram_block2a4_PORT_A_data_out_reg = DFFE(HB1_ram_block2a4_PORT_A_data_out, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4 = HB1_ram_block2a4_PORT_A_data_out_reg[0];

--HB1M257Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a4~PORTADATAOUT1 at M4K_X17_Y6
HB1_ram_block2a4_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a4_PORT_A_data_in_reg = DFFE(HB1_ram_block2a4_PORT_A_data_in, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_data_in = ~GND;
HB1_ram_block2a4_PORT_B_data_in_reg = DFFE(HB1_ram_block2a4_PORT_B_data_in, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a4_PORT_A_address_reg = DFFE(HB1_ram_block2a4_PORT_A_address, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a4_PORT_B_address_reg = DFFE(HB1_ram_block2a4_PORT_B_address, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_write_enable = GND;
HB1_ram_block2a4_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_A_write_enable, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_write_enable = GND;
HB1_ram_block2a4_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_B_write_enable, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a4_clock_1 = GND;
HB1_ram_block2a4_clock_enable_0 = JB3L10;
HB1_ram_block2a4_clock_enable_1 = GND;
HB1_ram_block2a4_PORT_A_data_out = MEMORY(HB1_ram_block2a4_PORT_A_data_in_reg, HB1_ram_block2a4_PORT_B_data_in_reg, HB1_ram_block2a4_PORT_A_address_reg, HB1_ram_block2a4_PORT_B_address_reg, HB1_ram_block2a4_PORT_A_write_enable_reg, HB1_ram_block2a4_PORT_B_write_enable_reg, , , HB1_ram_block2a4_clock_0, HB1_ram_block2a4_clock_1, HB1_ram_block2a4_clock_enable_0, HB1_ram_block2a4_clock_enable_1, , );
HB1_ram_block2a4_PORT_A_data_out_reg = DFFE(HB1_ram_block2a4_PORT_A_data_out, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1M257Q = HB1_ram_block2a4_PORT_A_data_out_reg[1];

--HB1M258Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a4~PORTADATAOUT2 at M4K_X17_Y6
HB1_ram_block2a4_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a4_PORT_A_data_in_reg = DFFE(HB1_ram_block2a4_PORT_A_data_in, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_data_in = ~GND;
HB1_ram_block2a4_PORT_B_data_in_reg = DFFE(HB1_ram_block2a4_PORT_B_data_in, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a4_PORT_A_address_reg = DFFE(HB1_ram_block2a4_PORT_A_address, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a4_PORT_B_address_reg = DFFE(HB1_ram_block2a4_PORT_B_address, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_write_enable = GND;
HB1_ram_block2a4_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_A_write_enable, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_write_enable = GND;
HB1_ram_block2a4_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_B_write_enable, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a4_clock_1 = GND;
HB1_ram_block2a4_clock_enable_0 = JB3L10;
HB1_ram_block2a4_clock_enable_1 = GND;
HB1_ram_block2a4_PORT_A_data_out = MEMORY(HB1_ram_block2a4_PORT_A_data_in_reg, HB1_ram_block2a4_PORT_B_data_in_reg, HB1_ram_block2a4_PORT_A_address_reg, HB1_ram_block2a4_PORT_B_address_reg, HB1_ram_block2a4_PORT_A_write_enable_reg, HB1_ram_block2a4_PORT_B_write_enable_reg, , , HB1_ram_block2a4_clock_0, HB1_ram_block2a4_clock_1, HB1_ram_block2a4_clock_enable_0, HB1_ram_block2a4_clock_enable_1, , );
HB1_ram_block2a4_PORT_A_data_out_reg = DFFE(HB1_ram_block2a4_PORT_A_data_out, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1M258Q = HB1_ram_block2a4_PORT_A_data_out_reg[2];

--HB1M259Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a4~PORTADATAOUT3 at M4K_X17_Y6
HB1_ram_block2a4_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a4_PORT_A_data_in_reg = DFFE(HB1_ram_block2a4_PORT_A_data_in, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_data_in = ~GND;
HB1_ram_block2a4_PORT_B_data_in_reg = DFFE(HB1_ram_block2a4_PORT_B_data_in, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a4_PORT_A_address_reg = DFFE(HB1_ram_block2a4_PORT_A_address, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a4_PORT_B_address_reg = DFFE(HB1_ram_block2a4_PORT_B_address, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_write_enable = GND;
HB1_ram_block2a4_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_A_write_enable, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_write_enable = GND;
HB1_ram_block2a4_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_B_write_enable, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a4_clock_1 = GND;
HB1_ram_block2a4_clock_enable_0 = JB3L10;
HB1_ram_block2a4_clock_enable_1 = GND;
HB1_ram_block2a4_PORT_A_data_out = MEMORY(HB1_ram_block2a4_PORT_A_data_in_reg, HB1_ram_block2a4_PORT_B_data_in_reg, HB1_ram_block2a4_PORT_A_address_reg, HB1_ram_block2a4_PORT_B_address_reg, HB1_ram_block2a4_PORT_A_write_enable_reg, HB1_ram_block2a4_PORT_B_write_enable_reg, , , HB1_ram_block2a4_clock_0, HB1_ram_block2a4_clock_1, HB1_ram_block2a4_clock_enable_0, HB1_ram_block2a4_clock_enable_1, , );
HB1_ram_block2a4_PORT_A_data_out_reg = DFFE(HB1_ram_block2a4_PORT_A_data_out, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1M259Q = HB1_ram_block2a4_PORT_A_data_out_reg[3];

--HB1M260Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a4~PORTADATAOUT4 at M4K_X17_Y6
HB1_ram_block2a4_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a4_PORT_A_data_in_reg = DFFE(HB1_ram_block2a4_PORT_A_data_in, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_data_in = ~GND;
HB1_ram_block2a4_PORT_B_data_in_reg = DFFE(HB1_ram_block2a4_PORT_B_data_in, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a4_PORT_A_address_reg = DFFE(HB1_ram_block2a4_PORT_A_address, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a4_PORT_B_address_reg = DFFE(HB1_ram_block2a4_PORT_B_address, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_write_enable = GND;
HB1_ram_block2a4_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_A_write_enable, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_write_enable = GND;
HB1_ram_block2a4_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_B_write_enable, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a4_clock_1 = GND;
HB1_ram_block2a4_clock_enable_0 = JB3L10;
HB1_ram_block2a4_clock_enable_1 = GND;
HB1_ram_block2a4_PORT_A_data_out = MEMORY(HB1_ram_block2a4_PORT_A_data_in_reg, HB1_ram_block2a4_PORT_B_data_in_reg, HB1_ram_block2a4_PORT_A_address_reg, HB1_ram_block2a4_PORT_B_address_reg, HB1_ram_block2a4_PORT_A_write_enable_reg, HB1_ram_block2a4_PORT_B_write_enable_reg, , , HB1_ram_block2a4_clock_0, HB1_ram_block2a4_clock_1, HB1_ram_block2a4_clock_enable_0, HB1_ram_block2a4_clock_enable_1, , );
HB1_ram_block2a4_PORT_A_data_out_reg = DFFE(HB1_ram_block2a4_PORT_A_data_out, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1M260Q = HB1_ram_block2a4_PORT_A_data_out_reg[4];

--HB1M261Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a4~PORTADATAOUT5 at M4K_X17_Y6
HB1_ram_block2a4_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a4_PORT_A_data_in_reg = DFFE(HB1_ram_block2a4_PORT_A_data_in, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_data_in = ~GND;
HB1_ram_block2a4_PORT_B_data_in_reg = DFFE(HB1_ram_block2a4_PORT_B_data_in, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a4_PORT_A_address_reg = DFFE(HB1_ram_block2a4_PORT_A_address, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a4_PORT_B_address_reg = DFFE(HB1_ram_block2a4_PORT_B_address, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_write_enable = GND;
HB1_ram_block2a4_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_A_write_enable, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_write_enable = GND;
HB1_ram_block2a4_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_B_write_enable, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a4_clock_1 = GND;
HB1_ram_block2a4_clock_enable_0 = JB3L10;
HB1_ram_block2a4_clock_enable_1 = GND;
HB1_ram_block2a4_PORT_A_data_out = MEMORY(HB1_ram_block2a4_PORT_A_data_in_reg, HB1_ram_block2a4_PORT_B_data_in_reg, HB1_ram_block2a4_PORT_A_address_reg, HB1_ram_block2a4_PORT_B_address_reg, HB1_ram_block2a4_PORT_A_write_enable_reg, HB1_ram_block2a4_PORT_B_write_enable_reg, , , HB1_ram_block2a4_clock_0, HB1_ram_block2a4_clock_1, HB1_ram_block2a4_clock_enable_0, HB1_ram_block2a4_clock_enable_1, , );
HB1_ram_block2a4_PORT_A_data_out_reg = DFFE(HB1_ram_block2a4_PORT_A_data_out, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1M261Q = HB1_ram_block2a4_PORT_A_data_out_reg[5];

--HB1M262Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a4~PORTADATAOUT6 at M4K_X17_Y6
HB1_ram_block2a4_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a4_PORT_A_data_in_reg = DFFE(HB1_ram_block2a4_PORT_A_data_in, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_data_in = ~GND;
HB1_ram_block2a4_PORT_B_data_in_reg = DFFE(HB1_ram_block2a4_PORT_B_data_in, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a4_PORT_A_address_reg = DFFE(HB1_ram_block2a4_PORT_A_address, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a4_PORT_B_address_reg = DFFE(HB1_ram_block2a4_PORT_B_address, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_write_enable = GND;
HB1_ram_block2a4_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_A_write_enable, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_write_enable = GND;
HB1_ram_block2a4_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_B_write_enable, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a4_clock_1 = GND;
HB1_ram_block2a4_clock_enable_0 = JB3L10;
HB1_ram_block2a4_clock_enable_1 = GND;
HB1_ram_block2a4_PORT_A_data_out = MEMORY(HB1_ram_block2a4_PORT_A_data_in_reg, HB1_ram_block2a4_PORT_B_data_in_reg, HB1_ram_block2a4_PORT_A_address_reg, HB1_ram_block2a4_PORT_B_address_reg, HB1_ram_block2a4_PORT_A_write_enable_reg, HB1_ram_block2a4_PORT_B_write_enable_reg, , , HB1_ram_block2a4_clock_0, HB1_ram_block2a4_clock_1, HB1_ram_block2a4_clock_enable_0, HB1_ram_block2a4_clock_enable_1, , );
HB1_ram_block2a4_PORT_A_data_out_reg = DFFE(HB1_ram_block2a4_PORT_A_data_out, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1M262Q = HB1_ram_block2a4_PORT_A_data_out_reg[6];

--HB1M263Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a4~PORTADATAOUT7 at M4K_X17_Y6
HB1_ram_block2a4_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a4_PORT_A_data_in_reg = DFFE(HB1_ram_block2a4_PORT_A_data_in, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_data_in = ~GND;
HB1_ram_block2a4_PORT_B_data_in_reg = DFFE(HB1_ram_block2a4_PORT_B_data_in, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a4_PORT_A_address_reg = DFFE(HB1_ram_block2a4_PORT_A_address, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a4_PORT_B_address_reg = DFFE(HB1_ram_block2a4_PORT_B_address, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_PORT_A_write_enable = GND;
HB1_ram_block2a4_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_A_write_enable, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1_ram_block2a4_PORT_B_write_enable = GND;
HB1_ram_block2a4_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a4_PORT_B_write_enable, HB1_ram_block2a4_clock_1, , , HB1_ram_block2a4_clock_enable_1);
HB1_ram_block2a4_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a4_clock_1 = GND;
HB1_ram_block2a4_clock_enable_0 = JB3L10;
HB1_ram_block2a4_clock_enable_1 = GND;
HB1_ram_block2a4_PORT_A_data_out = MEMORY(HB1_ram_block2a4_PORT_A_data_in_reg, HB1_ram_block2a4_PORT_B_data_in_reg, HB1_ram_block2a4_PORT_A_address_reg, HB1_ram_block2a4_PORT_B_address_reg, HB1_ram_block2a4_PORT_A_write_enable_reg, HB1_ram_block2a4_PORT_B_write_enable_reg, , , HB1_ram_block2a4_clock_0, HB1_ram_block2a4_clock_1, HB1_ram_block2a4_clock_enable_0, HB1_ram_block2a4_clock_enable_1, , );
HB1_ram_block2a4_PORT_A_data_out_reg = DFFE(HB1_ram_block2a4_PORT_A_data_out, HB1_ram_block2a4_clock_0, , , HB1_ram_block2a4_clock_enable_0);
HB1M263Q = HB1_ram_block2a4_PORT_A_data_out_reg[7];


--KB1L214 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6388w~44 at LCCOMB_X18_Y6_N20
KB1L214 = HB1_address_reg_a[6] & (HB1M314Q # HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & HB1M261Q & (!HB1_address_reg_a[7]);


--HB1_ram_block2a7 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a7 at M4K_X17_Y4
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a7_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a7_PORT_A_data_in_reg = DFFE(HB1_ram_block2a7_PORT_A_data_in, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_data_in = ~GND;
HB1_ram_block2a7_PORT_B_data_in_reg = DFFE(HB1_ram_block2a7_PORT_B_data_in, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a7_PORT_A_address_reg = DFFE(HB1_ram_block2a7_PORT_A_address, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a7_PORT_B_address_reg = DFFE(HB1_ram_block2a7_PORT_B_address, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_write_enable = GND;
HB1_ram_block2a7_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_A_write_enable, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_write_enable = GND;
HB1_ram_block2a7_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_B_write_enable, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a7_clock_1 = GND;
HB1_ram_block2a7_clock_enable_0 = JB3_w_anode2929w[3];
HB1_ram_block2a7_clock_enable_1 = GND;
HB1_ram_block2a7_PORT_A_data_out = MEMORY(HB1_ram_block2a7_PORT_A_data_in_reg, HB1_ram_block2a7_PORT_B_data_in_reg, HB1_ram_block2a7_PORT_A_address_reg, HB1_ram_block2a7_PORT_B_address_reg, HB1_ram_block2a7_PORT_A_write_enable_reg, HB1_ram_block2a7_PORT_B_write_enable_reg, , , HB1_ram_block2a7_clock_0, HB1_ram_block2a7_clock_1, HB1_ram_block2a7_clock_enable_0, HB1_ram_block2a7_clock_enable_1, , );
HB1_ram_block2a7_PORT_A_data_out_reg = DFFE(HB1_ram_block2a7_PORT_A_data_out, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7 = HB1_ram_block2a7_PORT_A_data_out_reg[0];

--HB1M416Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a7~PORTADATAOUT1 at M4K_X17_Y4
HB1_ram_block2a7_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a7_PORT_A_data_in_reg = DFFE(HB1_ram_block2a7_PORT_A_data_in, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_data_in = ~GND;
HB1_ram_block2a7_PORT_B_data_in_reg = DFFE(HB1_ram_block2a7_PORT_B_data_in, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a7_PORT_A_address_reg = DFFE(HB1_ram_block2a7_PORT_A_address, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a7_PORT_B_address_reg = DFFE(HB1_ram_block2a7_PORT_B_address, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_write_enable = GND;
HB1_ram_block2a7_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_A_write_enable, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_write_enable = GND;
HB1_ram_block2a7_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_B_write_enable, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a7_clock_1 = GND;
HB1_ram_block2a7_clock_enable_0 = JB3_w_anode2929w[3];
HB1_ram_block2a7_clock_enable_1 = GND;
HB1_ram_block2a7_PORT_A_data_out = MEMORY(HB1_ram_block2a7_PORT_A_data_in_reg, HB1_ram_block2a7_PORT_B_data_in_reg, HB1_ram_block2a7_PORT_A_address_reg, HB1_ram_block2a7_PORT_B_address_reg, HB1_ram_block2a7_PORT_A_write_enable_reg, HB1_ram_block2a7_PORT_B_write_enable_reg, , , HB1_ram_block2a7_clock_0, HB1_ram_block2a7_clock_1, HB1_ram_block2a7_clock_enable_0, HB1_ram_block2a7_clock_enable_1, , );
HB1_ram_block2a7_PORT_A_data_out_reg = DFFE(HB1_ram_block2a7_PORT_A_data_out, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1M416Q = HB1_ram_block2a7_PORT_A_data_out_reg[1];

--HB1M417Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a7~PORTADATAOUT2 at M4K_X17_Y4
HB1_ram_block2a7_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a7_PORT_A_data_in_reg = DFFE(HB1_ram_block2a7_PORT_A_data_in, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_data_in = ~GND;
HB1_ram_block2a7_PORT_B_data_in_reg = DFFE(HB1_ram_block2a7_PORT_B_data_in, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a7_PORT_A_address_reg = DFFE(HB1_ram_block2a7_PORT_A_address, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a7_PORT_B_address_reg = DFFE(HB1_ram_block2a7_PORT_B_address, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_write_enable = GND;
HB1_ram_block2a7_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_A_write_enable, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_write_enable = GND;
HB1_ram_block2a7_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_B_write_enable, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a7_clock_1 = GND;
HB1_ram_block2a7_clock_enable_0 = JB3_w_anode2929w[3];
HB1_ram_block2a7_clock_enable_1 = GND;
HB1_ram_block2a7_PORT_A_data_out = MEMORY(HB1_ram_block2a7_PORT_A_data_in_reg, HB1_ram_block2a7_PORT_B_data_in_reg, HB1_ram_block2a7_PORT_A_address_reg, HB1_ram_block2a7_PORT_B_address_reg, HB1_ram_block2a7_PORT_A_write_enable_reg, HB1_ram_block2a7_PORT_B_write_enable_reg, , , HB1_ram_block2a7_clock_0, HB1_ram_block2a7_clock_1, HB1_ram_block2a7_clock_enable_0, HB1_ram_block2a7_clock_enable_1, , );
HB1_ram_block2a7_PORT_A_data_out_reg = DFFE(HB1_ram_block2a7_PORT_A_data_out, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1M417Q = HB1_ram_block2a7_PORT_A_data_out_reg[2];

--HB1M418Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a7~PORTADATAOUT3 at M4K_X17_Y4
HB1_ram_block2a7_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a7_PORT_A_data_in_reg = DFFE(HB1_ram_block2a7_PORT_A_data_in, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_data_in = ~GND;
HB1_ram_block2a7_PORT_B_data_in_reg = DFFE(HB1_ram_block2a7_PORT_B_data_in, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a7_PORT_A_address_reg = DFFE(HB1_ram_block2a7_PORT_A_address, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a7_PORT_B_address_reg = DFFE(HB1_ram_block2a7_PORT_B_address, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_write_enable = GND;
HB1_ram_block2a7_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_A_write_enable, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_write_enable = GND;
HB1_ram_block2a7_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_B_write_enable, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a7_clock_1 = GND;
HB1_ram_block2a7_clock_enable_0 = JB3_w_anode2929w[3];
HB1_ram_block2a7_clock_enable_1 = GND;
HB1_ram_block2a7_PORT_A_data_out = MEMORY(HB1_ram_block2a7_PORT_A_data_in_reg, HB1_ram_block2a7_PORT_B_data_in_reg, HB1_ram_block2a7_PORT_A_address_reg, HB1_ram_block2a7_PORT_B_address_reg, HB1_ram_block2a7_PORT_A_write_enable_reg, HB1_ram_block2a7_PORT_B_write_enable_reg, , , HB1_ram_block2a7_clock_0, HB1_ram_block2a7_clock_1, HB1_ram_block2a7_clock_enable_0, HB1_ram_block2a7_clock_enable_1, , );
HB1_ram_block2a7_PORT_A_data_out_reg = DFFE(HB1_ram_block2a7_PORT_A_data_out, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1M418Q = HB1_ram_block2a7_PORT_A_data_out_reg[3];

--HB1M419Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a7~PORTADATAOUT4 at M4K_X17_Y4
HB1_ram_block2a7_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a7_PORT_A_data_in_reg = DFFE(HB1_ram_block2a7_PORT_A_data_in, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_data_in = ~GND;
HB1_ram_block2a7_PORT_B_data_in_reg = DFFE(HB1_ram_block2a7_PORT_B_data_in, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a7_PORT_A_address_reg = DFFE(HB1_ram_block2a7_PORT_A_address, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a7_PORT_B_address_reg = DFFE(HB1_ram_block2a7_PORT_B_address, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_write_enable = GND;
HB1_ram_block2a7_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_A_write_enable, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_write_enable = GND;
HB1_ram_block2a7_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_B_write_enable, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a7_clock_1 = GND;
HB1_ram_block2a7_clock_enable_0 = JB3_w_anode2929w[3];
HB1_ram_block2a7_clock_enable_1 = GND;
HB1_ram_block2a7_PORT_A_data_out = MEMORY(HB1_ram_block2a7_PORT_A_data_in_reg, HB1_ram_block2a7_PORT_B_data_in_reg, HB1_ram_block2a7_PORT_A_address_reg, HB1_ram_block2a7_PORT_B_address_reg, HB1_ram_block2a7_PORT_A_write_enable_reg, HB1_ram_block2a7_PORT_B_write_enable_reg, , , HB1_ram_block2a7_clock_0, HB1_ram_block2a7_clock_1, HB1_ram_block2a7_clock_enable_0, HB1_ram_block2a7_clock_enable_1, , );
HB1_ram_block2a7_PORT_A_data_out_reg = DFFE(HB1_ram_block2a7_PORT_A_data_out, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1M419Q = HB1_ram_block2a7_PORT_A_data_out_reg[4];

--HB1M420Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a7~PORTADATAOUT5 at M4K_X17_Y4
HB1_ram_block2a7_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a7_PORT_A_data_in_reg = DFFE(HB1_ram_block2a7_PORT_A_data_in, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_data_in = ~GND;
HB1_ram_block2a7_PORT_B_data_in_reg = DFFE(HB1_ram_block2a7_PORT_B_data_in, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a7_PORT_A_address_reg = DFFE(HB1_ram_block2a7_PORT_A_address, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a7_PORT_B_address_reg = DFFE(HB1_ram_block2a7_PORT_B_address, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_write_enable = GND;
HB1_ram_block2a7_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_A_write_enable, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_write_enable = GND;
HB1_ram_block2a7_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_B_write_enable, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a7_clock_1 = GND;
HB1_ram_block2a7_clock_enable_0 = JB3_w_anode2929w[3];
HB1_ram_block2a7_clock_enable_1 = GND;
HB1_ram_block2a7_PORT_A_data_out = MEMORY(HB1_ram_block2a7_PORT_A_data_in_reg, HB1_ram_block2a7_PORT_B_data_in_reg, HB1_ram_block2a7_PORT_A_address_reg, HB1_ram_block2a7_PORT_B_address_reg, HB1_ram_block2a7_PORT_A_write_enable_reg, HB1_ram_block2a7_PORT_B_write_enable_reg, , , HB1_ram_block2a7_clock_0, HB1_ram_block2a7_clock_1, HB1_ram_block2a7_clock_enable_0, HB1_ram_block2a7_clock_enable_1, , );
HB1_ram_block2a7_PORT_A_data_out_reg = DFFE(HB1_ram_block2a7_PORT_A_data_out, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1M420Q = HB1_ram_block2a7_PORT_A_data_out_reg[5];

--HB1M421Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a7~PORTADATAOUT6 at M4K_X17_Y4
HB1_ram_block2a7_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a7_PORT_A_data_in_reg = DFFE(HB1_ram_block2a7_PORT_A_data_in, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_data_in = ~GND;
HB1_ram_block2a7_PORT_B_data_in_reg = DFFE(HB1_ram_block2a7_PORT_B_data_in, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a7_PORT_A_address_reg = DFFE(HB1_ram_block2a7_PORT_A_address, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a7_PORT_B_address_reg = DFFE(HB1_ram_block2a7_PORT_B_address, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_write_enable = GND;
HB1_ram_block2a7_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_A_write_enable, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_write_enable = GND;
HB1_ram_block2a7_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_B_write_enable, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a7_clock_1 = GND;
HB1_ram_block2a7_clock_enable_0 = JB3_w_anode2929w[3];
HB1_ram_block2a7_clock_enable_1 = GND;
HB1_ram_block2a7_PORT_A_data_out = MEMORY(HB1_ram_block2a7_PORT_A_data_in_reg, HB1_ram_block2a7_PORT_B_data_in_reg, HB1_ram_block2a7_PORT_A_address_reg, HB1_ram_block2a7_PORT_B_address_reg, HB1_ram_block2a7_PORT_A_write_enable_reg, HB1_ram_block2a7_PORT_B_write_enable_reg, , , HB1_ram_block2a7_clock_0, HB1_ram_block2a7_clock_1, HB1_ram_block2a7_clock_enable_0, HB1_ram_block2a7_clock_enable_1, , );
HB1_ram_block2a7_PORT_A_data_out_reg = DFFE(HB1_ram_block2a7_PORT_A_data_out, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1M421Q = HB1_ram_block2a7_PORT_A_data_out_reg[6];

--HB1M422Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a7~PORTADATAOUT7 at M4K_X17_Y4
HB1_ram_block2a7_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a7_PORT_A_data_in_reg = DFFE(HB1_ram_block2a7_PORT_A_data_in, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_data_in = ~GND;
HB1_ram_block2a7_PORT_B_data_in_reg = DFFE(HB1_ram_block2a7_PORT_B_data_in, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a7_PORT_A_address_reg = DFFE(HB1_ram_block2a7_PORT_A_address, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a7_PORT_B_address_reg = DFFE(HB1_ram_block2a7_PORT_B_address, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_PORT_A_write_enable = GND;
HB1_ram_block2a7_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_A_write_enable, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1_ram_block2a7_PORT_B_write_enable = GND;
HB1_ram_block2a7_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a7_PORT_B_write_enable, HB1_ram_block2a7_clock_1, , , HB1_ram_block2a7_clock_enable_1);
HB1_ram_block2a7_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a7_clock_1 = GND;
HB1_ram_block2a7_clock_enable_0 = JB3_w_anode2929w[3];
HB1_ram_block2a7_clock_enable_1 = GND;
HB1_ram_block2a7_PORT_A_data_out = MEMORY(HB1_ram_block2a7_PORT_A_data_in_reg, HB1_ram_block2a7_PORT_B_data_in_reg, HB1_ram_block2a7_PORT_A_address_reg, HB1_ram_block2a7_PORT_B_address_reg, HB1_ram_block2a7_PORT_A_write_enable_reg, HB1_ram_block2a7_PORT_B_write_enable_reg, , , HB1_ram_block2a7_clock_0, HB1_ram_block2a7_clock_1, HB1_ram_block2a7_clock_enable_0, HB1_ram_block2a7_clock_enable_1, , );
HB1_ram_block2a7_PORT_A_data_out_reg = DFFE(HB1_ram_block2a7_PORT_A_data_out, HB1_ram_block2a7_clock_0, , , HB1_ram_block2a7_clock_enable_0);
HB1M422Q = HB1_ram_block2a7_PORT_A_data_out_reg[7];


--KB1L215 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6388w~45 at LCCOMB_X18_Y6_N18
KB1L215 = KB1L214 & (HB1M420Q # !HB1_address_reg_a[7]) # !KB1L214 & HB1M367Q & (HB1_address_reg_a[7]);


--KB1L234 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~575 at LCCOMB_X18_Y13_N8
KB1L234 = !HB1_address_reg_a[9] & (HB1_address_reg_a[11] & KB1L227 # !HB1_address_reg_a[11] & (KB1L215));


--KB1L235 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~576 at LCCOMB_X18_Y13_N4
KB1L235 = KB1L147 # KB1L232 & (KB1L233 # KB1L234);


--KB1L236 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~577 at LCCOMB_X40_Y11_N26
KB1L236 = !HB1_address_reg_a[10] & !HB1_address_reg_a[8] & !HB1_address_reg_a[9];


--HB1_ram_block2a33 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a33 at M4K_X41_Y5
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a33_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a33_PORT_A_data_in_reg = DFFE(HB1_ram_block2a33_PORT_A_data_in, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_data_in = ~GND;
HB1_ram_block2a33_PORT_B_data_in_reg = DFFE(HB1_ram_block2a33_PORT_B_data_in, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a33_PORT_A_address_reg = DFFE(HB1_ram_block2a33_PORT_A_address, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a33_PORT_B_address_reg = DFFE(HB1_ram_block2a33_PORT_B_address, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_write_enable = GND;
HB1_ram_block2a33_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_A_write_enable, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_write_enable = GND;
HB1_ram_block2a33_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_B_write_enable, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a33_clock_1 = GND;
HB1_ram_block2a33_clock_enable_0 = JB3_w_anode3242w[3];
HB1_ram_block2a33_clock_enable_1 = GND;
HB1_ram_block2a33_PORT_A_data_out = MEMORY(HB1_ram_block2a33_PORT_A_data_in_reg, HB1_ram_block2a33_PORT_B_data_in_reg, HB1_ram_block2a33_PORT_A_address_reg, HB1_ram_block2a33_PORT_B_address_reg, HB1_ram_block2a33_PORT_A_write_enable_reg, HB1_ram_block2a33_PORT_B_write_enable_reg, , , HB1_ram_block2a33_clock_0, HB1_ram_block2a33_clock_1, HB1_ram_block2a33_clock_enable_0, HB1_ram_block2a33_clock_enable_1, , );
HB1_ram_block2a33_PORT_A_data_out_reg = DFFE(HB1_ram_block2a33_PORT_A_data_out, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33 = HB1_ram_block2a33_PORT_A_data_out_reg[0];

--HB1M1794Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a33~PORTADATAOUT1 at M4K_X41_Y5
HB1_ram_block2a33_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a33_PORT_A_data_in_reg = DFFE(HB1_ram_block2a33_PORT_A_data_in, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_data_in = ~GND;
HB1_ram_block2a33_PORT_B_data_in_reg = DFFE(HB1_ram_block2a33_PORT_B_data_in, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a33_PORT_A_address_reg = DFFE(HB1_ram_block2a33_PORT_A_address, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a33_PORT_B_address_reg = DFFE(HB1_ram_block2a33_PORT_B_address, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_write_enable = GND;
HB1_ram_block2a33_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_A_write_enable, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_write_enable = GND;
HB1_ram_block2a33_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_B_write_enable, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a33_clock_1 = GND;
HB1_ram_block2a33_clock_enable_0 = JB3_w_anode3242w[3];
HB1_ram_block2a33_clock_enable_1 = GND;
HB1_ram_block2a33_PORT_A_data_out = MEMORY(HB1_ram_block2a33_PORT_A_data_in_reg, HB1_ram_block2a33_PORT_B_data_in_reg, HB1_ram_block2a33_PORT_A_address_reg, HB1_ram_block2a33_PORT_B_address_reg, HB1_ram_block2a33_PORT_A_write_enable_reg, HB1_ram_block2a33_PORT_B_write_enable_reg, , , HB1_ram_block2a33_clock_0, HB1_ram_block2a33_clock_1, HB1_ram_block2a33_clock_enable_0, HB1_ram_block2a33_clock_enable_1, , );
HB1_ram_block2a33_PORT_A_data_out_reg = DFFE(HB1_ram_block2a33_PORT_A_data_out, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1M1794Q = HB1_ram_block2a33_PORT_A_data_out_reg[1];

--HB1M1795Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a33~PORTADATAOUT2 at M4K_X41_Y5
HB1_ram_block2a33_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a33_PORT_A_data_in_reg = DFFE(HB1_ram_block2a33_PORT_A_data_in, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_data_in = ~GND;
HB1_ram_block2a33_PORT_B_data_in_reg = DFFE(HB1_ram_block2a33_PORT_B_data_in, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a33_PORT_A_address_reg = DFFE(HB1_ram_block2a33_PORT_A_address, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a33_PORT_B_address_reg = DFFE(HB1_ram_block2a33_PORT_B_address, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_write_enable = GND;
HB1_ram_block2a33_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_A_write_enable, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_write_enable = GND;
HB1_ram_block2a33_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_B_write_enable, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a33_clock_1 = GND;
HB1_ram_block2a33_clock_enable_0 = JB3_w_anode3242w[3];
HB1_ram_block2a33_clock_enable_1 = GND;
HB1_ram_block2a33_PORT_A_data_out = MEMORY(HB1_ram_block2a33_PORT_A_data_in_reg, HB1_ram_block2a33_PORT_B_data_in_reg, HB1_ram_block2a33_PORT_A_address_reg, HB1_ram_block2a33_PORT_B_address_reg, HB1_ram_block2a33_PORT_A_write_enable_reg, HB1_ram_block2a33_PORT_B_write_enable_reg, , , HB1_ram_block2a33_clock_0, HB1_ram_block2a33_clock_1, HB1_ram_block2a33_clock_enable_0, HB1_ram_block2a33_clock_enable_1, , );
HB1_ram_block2a33_PORT_A_data_out_reg = DFFE(HB1_ram_block2a33_PORT_A_data_out, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1M1795Q = HB1_ram_block2a33_PORT_A_data_out_reg[2];

--HB1M1796Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a33~PORTADATAOUT3 at M4K_X41_Y5
HB1_ram_block2a33_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a33_PORT_A_data_in_reg = DFFE(HB1_ram_block2a33_PORT_A_data_in, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_data_in = ~GND;
HB1_ram_block2a33_PORT_B_data_in_reg = DFFE(HB1_ram_block2a33_PORT_B_data_in, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a33_PORT_A_address_reg = DFFE(HB1_ram_block2a33_PORT_A_address, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a33_PORT_B_address_reg = DFFE(HB1_ram_block2a33_PORT_B_address, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_write_enable = GND;
HB1_ram_block2a33_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_A_write_enable, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_write_enable = GND;
HB1_ram_block2a33_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_B_write_enable, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a33_clock_1 = GND;
HB1_ram_block2a33_clock_enable_0 = JB3_w_anode3242w[3];
HB1_ram_block2a33_clock_enable_1 = GND;
HB1_ram_block2a33_PORT_A_data_out = MEMORY(HB1_ram_block2a33_PORT_A_data_in_reg, HB1_ram_block2a33_PORT_B_data_in_reg, HB1_ram_block2a33_PORT_A_address_reg, HB1_ram_block2a33_PORT_B_address_reg, HB1_ram_block2a33_PORT_A_write_enable_reg, HB1_ram_block2a33_PORT_B_write_enable_reg, , , HB1_ram_block2a33_clock_0, HB1_ram_block2a33_clock_1, HB1_ram_block2a33_clock_enable_0, HB1_ram_block2a33_clock_enable_1, , );
HB1_ram_block2a33_PORT_A_data_out_reg = DFFE(HB1_ram_block2a33_PORT_A_data_out, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1M1796Q = HB1_ram_block2a33_PORT_A_data_out_reg[3];

--HB1M1797Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a33~PORTADATAOUT4 at M4K_X41_Y5
HB1_ram_block2a33_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a33_PORT_A_data_in_reg = DFFE(HB1_ram_block2a33_PORT_A_data_in, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_data_in = ~GND;
HB1_ram_block2a33_PORT_B_data_in_reg = DFFE(HB1_ram_block2a33_PORT_B_data_in, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a33_PORT_A_address_reg = DFFE(HB1_ram_block2a33_PORT_A_address, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a33_PORT_B_address_reg = DFFE(HB1_ram_block2a33_PORT_B_address, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_write_enable = GND;
HB1_ram_block2a33_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_A_write_enable, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_write_enable = GND;
HB1_ram_block2a33_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_B_write_enable, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a33_clock_1 = GND;
HB1_ram_block2a33_clock_enable_0 = JB3_w_anode3242w[3];
HB1_ram_block2a33_clock_enable_1 = GND;
HB1_ram_block2a33_PORT_A_data_out = MEMORY(HB1_ram_block2a33_PORT_A_data_in_reg, HB1_ram_block2a33_PORT_B_data_in_reg, HB1_ram_block2a33_PORT_A_address_reg, HB1_ram_block2a33_PORT_B_address_reg, HB1_ram_block2a33_PORT_A_write_enable_reg, HB1_ram_block2a33_PORT_B_write_enable_reg, , , HB1_ram_block2a33_clock_0, HB1_ram_block2a33_clock_1, HB1_ram_block2a33_clock_enable_0, HB1_ram_block2a33_clock_enable_1, , );
HB1_ram_block2a33_PORT_A_data_out_reg = DFFE(HB1_ram_block2a33_PORT_A_data_out, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1M1797Q = HB1_ram_block2a33_PORT_A_data_out_reg[4];

--HB1M1798Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a33~PORTADATAOUT5 at M4K_X41_Y5
HB1_ram_block2a33_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a33_PORT_A_data_in_reg = DFFE(HB1_ram_block2a33_PORT_A_data_in, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_data_in = ~GND;
HB1_ram_block2a33_PORT_B_data_in_reg = DFFE(HB1_ram_block2a33_PORT_B_data_in, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a33_PORT_A_address_reg = DFFE(HB1_ram_block2a33_PORT_A_address, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a33_PORT_B_address_reg = DFFE(HB1_ram_block2a33_PORT_B_address, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_write_enable = GND;
HB1_ram_block2a33_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_A_write_enable, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_write_enable = GND;
HB1_ram_block2a33_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_B_write_enable, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a33_clock_1 = GND;
HB1_ram_block2a33_clock_enable_0 = JB3_w_anode3242w[3];
HB1_ram_block2a33_clock_enable_1 = GND;
HB1_ram_block2a33_PORT_A_data_out = MEMORY(HB1_ram_block2a33_PORT_A_data_in_reg, HB1_ram_block2a33_PORT_B_data_in_reg, HB1_ram_block2a33_PORT_A_address_reg, HB1_ram_block2a33_PORT_B_address_reg, HB1_ram_block2a33_PORT_A_write_enable_reg, HB1_ram_block2a33_PORT_B_write_enable_reg, , , HB1_ram_block2a33_clock_0, HB1_ram_block2a33_clock_1, HB1_ram_block2a33_clock_enable_0, HB1_ram_block2a33_clock_enable_1, , );
HB1_ram_block2a33_PORT_A_data_out_reg = DFFE(HB1_ram_block2a33_PORT_A_data_out, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1M1798Q = HB1_ram_block2a33_PORT_A_data_out_reg[5];

--HB1M1799Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a33~PORTADATAOUT6 at M4K_X41_Y5
HB1_ram_block2a33_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a33_PORT_A_data_in_reg = DFFE(HB1_ram_block2a33_PORT_A_data_in, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_data_in = ~GND;
HB1_ram_block2a33_PORT_B_data_in_reg = DFFE(HB1_ram_block2a33_PORT_B_data_in, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a33_PORT_A_address_reg = DFFE(HB1_ram_block2a33_PORT_A_address, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a33_PORT_B_address_reg = DFFE(HB1_ram_block2a33_PORT_B_address, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_write_enable = GND;
HB1_ram_block2a33_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_A_write_enable, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_write_enable = GND;
HB1_ram_block2a33_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_B_write_enable, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a33_clock_1 = GND;
HB1_ram_block2a33_clock_enable_0 = JB3_w_anode3242w[3];
HB1_ram_block2a33_clock_enable_1 = GND;
HB1_ram_block2a33_PORT_A_data_out = MEMORY(HB1_ram_block2a33_PORT_A_data_in_reg, HB1_ram_block2a33_PORT_B_data_in_reg, HB1_ram_block2a33_PORT_A_address_reg, HB1_ram_block2a33_PORT_B_address_reg, HB1_ram_block2a33_PORT_A_write_enable_reg, HB1_ram_block2a33_PORT_B_write_enable_reg, , , HB1_ram_block2a33_clock_0, HB1_ram_block2a33_clock_1, HB1_ram_block2a33_clock_enable_0, HB1_ram_block2a33_clock_enable_1, , );
HB1_ram_block2a33_PORT_A_data_out_reg = DFFE(HB1_ram_block2a33_PORT_A_data_out, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1M1799Q = HB1_ram_block2a33_PORT_A_data_out_reg[6];

--HB1M1800Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a33~PORTADATAOUT7 at M4K_X41_Y5
HB1_ram_block2a33_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a33_PORT_A_data_in_reg = DFFE(HB1_ram_block2a33_PORT_A_data_in, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_data_in = ~GND;
HB1_ram_block2a33_PORT_B_data_in_reg = DFFE(HB1_ram_block2a33_PORT_B_data_in, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a33_PORT_A_address_reg = DFFE(HB1_ram_block2a33_PORT_A_address, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a33_PORT_B_address_reg = DFFE(HB1_ram_block2a33_PORT_B_address, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_PORT_A_write_enable = GND;
HB1_ram_block2a33_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_A_write_enable, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1_ram_block2a33_PORT_B_write_enable = GND;
HB1_ram_block2a33_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a33_PORT_B_write_enable, HB1_ram_block2a33_clock_1, , , HB1_ram_block2a33_clock_enable_1);
HB1_ram_block2a33_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a33_clock_1 = GND;
HB1_ram_block2a33_clock_enable_0 = JB3_w_anode3242w[3];
HB1_ram_block2a33_clock_enable_1 = GND;
HB1_ram_block2a33_PORT_A_data_out = MEMORY(HB1_ram_block2a33_PORT_A_data_in_reg, HB1_ram_block2a33_PORT_B_data_in_reg, HB1_ram_block2a33_PORT_A_address_reg, HB1_ram_block2a33_PORT_B_address_reg, HB1_ram_block2a33_PORT_A_write_enable_reg, HB1_ram_block2a33_PORT_B_write_enable_reg, , , HB1_ram_block2a33_clock_0, HB1_ram_block2a33_clock_1, HB1_ram_block2a33_clock_enable_0, HB1_ram_block2a33_clock_enable_1, , );
HB1_ram_block2a33_PORT_A_data_out_reg = DFFE(HB1_ram_block2a33_PORT_A_data_out, HB1_ram_block2a33_clock_0, , , HB1_ram_block2a33_clock_enable_0);
HB1M1800Q = HB1_ram_block2a33_PORT_A_data_out_reg[7];


--HB1_ram_block2a34 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a34 at M4K_X41_Y2
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a34_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a34_PORT_A_data_in_reg = DFFE(HB1_ram_block2a34_PORT_A_data_in, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_data_in = ~GND;
HB1_ram_block2a34_PORT_B_data_in_reg = DFFE(HB1_ram_block2a34_PORT_B_data_in, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a34_PORT_A_address_reg = DFFE(HB1_ram_block2a34_PORT_A_address, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a34_PORT_B_address_reg = DFFE(HB1_ram_block2a34_PORT_B_address, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_write_enable = GND;
HB1_ram_block2a34_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_A_write_enable, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_write_enable = GND;
HB1_ram_block2a34_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_B_write_enable, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a34_clock_1 = GND;
HB1_ram_block2a34_clock_enable_0 = JB3_w_anode3252w[3];
HB1_ram_block2a34_clock_enable_1 = GND;
HB1_ram_block2a34_PORT_A_data_out = MEMORY(HB1_ram_block2a34_PORT_A_data_in_reg, HB1_ram_block2a34_PORT_B_data_in_reg, HB1_ram_block2a34_PORT_A_address_reg, HB1_ram_block2a34_PORT_B_address_reg, HB1_ram_block2a34_PORT_A_write_enable_reg, HB1_ram_block2a34_PORT_B_write_enable_reg, , , HB1_ram_block2a34_clock_0, HB1_ram_block2a34_clock_1, HB1_ram_block2a34_clock_enable_0, HB1_ram_block2a34_clock_enable_1, , );
HB1_ram_block2a34_PORT_A_data_out_reg = DFFE(HB1_ram_block2a34_PORT_A_data_out, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34 = HB1_ram_block2a34_PORT_A_data_out_reg[0];

--HB1M1847Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a34~PORTADATAOUT1 at M4K_X41_Y2
HB1_ram_block2a34_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a34_PORT_A_data_in_reg = DFFE(HB1_ram_block2a34_PORT_A_data_in, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_data_in = ~GND;
HB1_ram_block2a34_PORT_B_data_in_reg = DFFE(HB1_ram_block2a34_PORT_B_data_in, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a34_PORT_A_address_reg = DFFE(HB1_ram_block2a34_PORT_A_address, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a34_PORT_B_address_reg = DFFE(HB1_ram_block2a34_PORT_B_address, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_write_enable = GND;
HB1_ram_block2a34_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_A_write_enable, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_write_enable = GND;
HB1_ram_block2a34_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_B_write_enable, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a34_clock_1 = GND;
HB1_ram_block2a34_clock_enable_0 = JB3_w_anode3252w[3];
HB1_ram_block2a34_clock_enable_1 = GND;
HB1_ram_block2a34_PORT_A_data_out = MEMORY(HB1_ram_block2a34_PORT_A_data_in_reg, HB1_ram_block2a34_PORT_B_data_in_reg, HB1_ram_block2a34_PORT_A_address_reg, HB1_ram_block2a34_PORT_B_address_reg, HB1_ram_block2a34_PORT_A_write_enable_reg, HB1_ram_block2a34_PORT_B_write_enable_reg, , , HB1_ram_block2a34_clock_0, HB1_ram_block2a34_clock_1, HB1_ram_block2a34_clock_enable_0, HB1_ram_block2a34_clock_enable_1, , );
HB1_ram_block2a34_PORT_A_data_out_reg = DFFE(HB1_ram_block2a34_PORT_A_data_out, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1M1847Q = HB1_ram_block2a34_PORT_A_data_out_reg[1];

--HB1M1848Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a34~PORTADATAOUT2 at M4K_X41_Y2
HB1_ram_block2a34_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a34_PORT_A_data_in_reg = DFFE(HB1_ram_block2a34_PORT_A_data_in, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_data_in = ~GND;
HB1_ram_block2a34_PORT_B_data_in_reg = DFFE(HB1_ram_block2a34_PORT_B_data_in, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a34_PORT_A_address_reg = DFFE(HB1_ram_block2a34_PORT_A_address, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a34_PORT_B_address_reg = DFFE(HB1_ram_block2a34_PORT_B_address, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_write_enable = GND;
HB1_ram_block2a34_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_A_write_enable, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_write_enable = GND;
HB1_ram_block2a34_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_B_write_enable, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a34_clock_1 = GND;
HB1_ram_block2a34_clock_enable_0 = JB3_w_anode3252w[3];
HB1_ram_block2a34_clock_enable_1 = GND;
HB1_ram_block2a34_PORT_A_data_out = MEMORY(HB1_ram_block2a34_PORT_A_data_in_reg, HB1_ram_block2a34_PORT_B_data_in_reg, HB1_ram_block2a34_PORT_A_address_reg, HB1_ram_block2a34_PORT_B_address_reg, HB1_ram_block2a34_PORT_A_write_enable_reg, HB1_ram_block2a34_PORT_B_write_enable_reg, , , HB1_ram_block2a34_clock_0, HB1_ram_block2a34_clock_1, HB1_ram_block2a34_clock_enable_0, HB1_ram_block2a34_clock_enable_1, , );
HB1_ram_block2a34_PORT_A_data_out_reg = DFFE(HB1_ram_block2a34_PORT_A_data_out, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1M1848Q = HB1_ram_block2a34_PORT_A_data_out_reg[2];

--HB1M1849Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a34~PORTADATAOUT3 at M4K_X41_Y2
HB1_ram_block2a34_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a34_PORT_A_data_in_reg = DFFE(HB1_ram_block2a34_PORT_A_data_in, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_data_in = ~GND;
HB1_ram_block2a34_PORT_B_data_in_reg = DFFE(HB1_ram_block2a34_PORT_B_data_in, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a34_PORT_A_address_reg = DFFE(HB1_ram_block2a34_PORT_A_address, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a34_PORT_B_address_reg = DFFE(HB1_ram_block2a34_PORT_B_address, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_write_enable = GND;
HB1_ram_block2a34_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_A_write_enable, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_write_enable = GND;
HB1_ram_block2a34_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_B_write_enable, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a34_clock_1 = GND;
HB1_ram_block2a34_clock_enable_0 = JB3_w_anode3252w[3];
HB1_ram_block2a34_clock_enable_1 = GND;
HB1_ram_block2a34_PORT_A_data_out = MEMORY(HB1_ram_block2a34_PORT_A_data_in_reg, HB1_ram_block2a34_PORT_B_data_in_reg, HB1_ram_block2a34_PORT_A_address_reg, HB1_ram_block2a34_PORT_B_address_reg, HB1_ram_block2a34_PORT_A_write_enable_reg, HB1_ram_block2a34_PORT_B_write_enable_reg, , , HB1_ram_block2a34_clock_0, HB1_ram_block2a34_clock_1, HB1_ram_block2a34_clock_enable_0, HB1_ram_block2a34_clock_enable_1, , );
HB1_ram_block2a34_PORT_A_data_out_reg = DFFE(HB1_ram_block2a34_PORT_A_data_out, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1M1849Q = HB1_ram_block2a34_PORT_A_data_out_reg[3];

--HB1M1850Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a34~PORTADATAOUT4 at M4K_X41_Y2
HB1_ram_block2a34_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a34_PORT_A_data_in_reg = DFFE(HB1_ram_block2a34_PORT_A_data_in, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_data_in = ~GND;
HB1_ram_block2a34_PORT_B_data_in_reg = DFFE(HB1_ram_block2a34_PORT_B_data_in, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a34_PORT_A_address_reg = DFFE(HB1_ram_block2a34_PORT_A_address, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a34_PORT_B_address_reg = DFFE(HB1_ram_block2a34_PORT_B_address, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_write_enable = GND;
HB1_ram_block2a34_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_A_write_enable, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_write_enable = GND;
HB1_ram_block2a34_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_B_write_enable, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a34_clock_1 = GND;
HB1_ram_block2a34_clock_enable_0 = JB3_w_anode3252w[3];
HB1_ram_block2a34_clock_enable_1 = GND;
HB1_ram_block2a34_PORT_A_data_out = MEMORY(HB1_ram_block2a34_PORT_A_data_in_reg, HB1_ram_block2a34_PORT_B_data_in_reg, HB1_ram_block2a34_PORT_A_address_reg, HB1_ram_block2a34_PORT_B_address_reg, HB1_ram_block2a34_PORT_A_write_enable_reg, HB1_ram_block2a34_PORT_B_write_enable_reg, , , HB1_ram_block2a34_clock_0, HB1_ram_block2a34_clock_1, HB1_ram_block2a34_clock_enable_0, HB1_ram_block2a34_clock_enable_1, , );
HB1_ram_block2a34_PORT_A_data_out_reg = DFFE(HB1_ram_block2a34_PORT_A_data_out, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1M1850Q = HB1_ram_block2a34_PORT_A_data_out_reg[4];

--HB1M1851Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a34~PORTADATAOUT5 at M4K_X41_Y2
HB1_ram_block2a34_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a34_PORT_A_data_in_reg = DFFE(HB1_ram_block2a34_PORT_A_data_in, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_data_in = ~GND;
HB1_ram_block2a34_PORT_B_data_in_reg = DFFE(HB1_ram_block2a34_PORT_B_data_in, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a34_PORT_A_address_reg = DFFE(HB1_ram_block2a34_PORT_A_address, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a34_PORT_B_address_reg = DFFE(HB1_ram_block2a34_PORT_B_address, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_write_enable = GND;
HB1_ram_block2a34_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_A_write_enable, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_write_enable = GND;
HB1_ram_block2a34_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_B_write_enable, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a34_clock_1 = GND;
HB1_ram_block2a34_clock_enable_0 = JB3_w_anode3252w[3];
HB1_ram_block2a34_clock_enable_1 = GND;
HB1_ram_block2a34_PORT_A_data_out = MEMORY(HB1_ram_block2a34_PORT_A_data_in_reg, HB1_ram_block2a34_PORT_B_data_in_reg, HB1_ram_block2a34_PORT_A_address_reg, HB1_ram_block2a34_PORT_B_address_reg, HB1_ram_block2a34_PORT_A_write_enable_reg, HB1_ram_block2a34_PORT_B_write_enable_reg, , , HB1_ram_block2a34_clock_0, HB1_ram_block2a34_clock_1, HB1_ram_block2a34_clock_enable_0, HB1_ram_block2a34_clock_enable_1, , );
HB1_ram_block2a34_PORT_A_data_out_reg = DFFE(HB1_ram_block2a34_PORT_A_data_out, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1M1851Q = HB1_ram_block2a34_PORT_A_data_out_reg[5];

--HB1M1852Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a34~PORTADATAOUT6 at M4K_X41_Y2
HB1_ram_block2a34_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a34_PORT_A_data_in_reg = DFFE(HB1_ram_block2a34_PORT_A_data_in, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_data_in = ~GND;
HB1_ram_block2a34_PORT_B_data_in_reg = DFFE(HB1_ram_block2a34_PORT_B_data_in, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a34_PORT_A_address_reg = DFFE(HB1_ram_block2a34_PORT_A_address, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a34_PORT_B_address_reg = DFFE(HB1_ram_block2a34_PORT_B_address, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_write_enable = GND;
HB1_ram_block2a34_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_A_write_enable, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_write_enable = GND;
HB1_ram_block2a34_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_B_write_enable, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a34_clock_1 = GND;
HB1_ram_block2a34_clock_enable_0 = JB3_w_anode3252w[3];
HB1_ram_block2a34_clock_enable_1 = GND;
HB1_ram_block2a34_PORT_A_data_out = MEMORY(HB1_ram_block2a34_PORT_A_data_in_reg, HB1_ram_block2a34_PORT_B_data_in_reg, HB1_ram_block2a34_PORT_A_address_reg, HB1_ram_block2a34_PORT_B_address_reg, HB1_ram_block2a34_PORT_A_write_enable_reg, HB1_ram_block2a34_PORT_B_write_enable_reg, , , HB1_ram_block2a34_clock_0, HB1_ram_block2a34_clock_1, HB1_ram_block2a34_clock_enable_0, HB1_ram_block2a34_clock_enable_1, , );
HB1_ram_block2a34_PORT_A_data_out_reg = DFFE(HB1_ram_block2a34_PORT_A_data_out, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1M1852Q = HB1_ram_block2a34_PORT_A_data_out_reg[6];

--HB1M1853Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a34~PORTADATAOUT7 at M4K_X41_Y2
HB1_ram_block2a34_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a34_PORT_A_data_in_reg = DFFE(HB1_ram_block2a34_PORT_A_data_in, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_data_in = ~GND;
HB1_ram_block2a34_PORT_B_data_in_reg = DFFE(HB1_ram_block2a34_PORT_B_data_in, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a34_PORT_A_address_reg = DFFE(HB1_ram_block2a34_PORT_A_address, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a34_PORT_B_address_reg = DFFE(HB1_ram_block2a34_PORT_B_address, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_PORT_A_write_enable = GND;
HB1_ram_block2a34_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_A_write_enable, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1_ram_block2a34_PORT_B_write_enable = GND;
HB1_ram_block2a34_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a34_PORT_B_write_enable, HB1_ram_block2a34_clock_1, , , HB1_ram_block2a34_clock_enable_1);
HB1_ram_block2a34_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a34_clock_1 = GND;
HB1_ram_block2a34_clock_enable_0 = JB3_w_anode3252w[3];
HB1_ram_block2a34_clock_enable_1 = GND;
HB1_ram_block2a34_PORT_A_data_out = MEMORY(HB1_ram_block2a34_PORT_A_data_in_reg, HB1_ram_block2a34_PORT_B_data_in_reg, HB1_ram_block2a34_PORT_A_address_reg, HB1_ram_block2a34_PORT_B_address_reg, HB1_ram_block2a34_PORT_A_write_enable_reg, HB1_ram_block2a34_PORT_B_write_enable_reg, , , HB1_ram_block2a34_clock_0, HB1_ram_block2a34_clock_1, HB1_ram_block2a34_clock_enable_0, HB1_ram_block2a34_clock_enable_1, , );
HB1_ram_block2a34_PORT_A_data_out_reg = DFFE(HB1_ram_block2a34_PORT_A_data_out, HB1_ram_block2a34_clock_0, , , HB1_ram_block2a34_clock_enable_0);
HB1M1853Q = HB1_ram_block2a34_PORT_A_data_out_reg[7];


--HB1_ram_block2a32 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a32 at M4K_X41_Y4
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a32_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a32_PORT_A_data_in_reg = DFFE(HB1_ram_block2a32_PORT_A_data_in, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_data_in = ~GND;
HB1_ram_block2a32_PORT_B_data_in_reg = DFFE(HB1_ram_block2a32_PORT_B_data_in, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a32_PORT_A_address_reg = DFFE(HB1_ram_block2a32_PORT_A_address, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a32_PORT_B_address_reg = DFFE(HB1_ram_block2a32_PORT_B_address, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_write_enable = GND;
HB1_ram_block2a32_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_A_write_enable, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_write_enable = GND;
HB1_ram_block2a32_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_B_write_enable, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a32_clock_1 = GND;
HB1_ram_block2a32_clock_enable_0 = JB3_w_anode3231w[3];
HB1_ram_block2a32_clock_enable_1 = GND;
HB1_ram_block2a32_PORT_A_data_out = MEMORY(HB1_ram_block2a32_PORT_A_data_in_reg, HB1_ram_block2a32_PORT_B_data_in_reg, HB1_ram_block2a32_PORT_A_address_reg, HB1_ram_block2a32_PORT_B_address_reg, HB1_ram_block2a32_PORT_A_write_enable_reg, HB1_ram_block2a32_PORT_B_write_enable_reg, , , HB1_ram_block2a32_clock_0, HB1_ram_block2a32_clock_1, HB1_ram_block2a32_clock_enable_0, HB1_ram_block2a32_clock_enable_1, , );
HB1_ram_block2a32_PORT_A_data_out_reg = DFFE(HB1_ram_block2a32_PORT_A_data_out, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32 = HB1_ram_block2a32_PORT_A_data_out_reg[0];

--HB1M1741Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a32~PORTADATAOUT1 at M4K_X41_Y4
HB1_ram_block2a32_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a32_PORT_A_data_in_reg = DFFE(HB1_ram_block2a32_PORT_A_data_in, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_data_in = ~GND;
HB1_ram_block2a32_PORT_B_data_in_reg = DFFE(HB1_ram_block2a32_PORT_B_data_in, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a32_PORT_A_address_reg = DFFE(HB1_ram_block2a32_PORT_A_address, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a32_PORT_B_address_reg = DFFE(HB1_ram_block2a32_PORT_B_address, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_write_enable = GND;
HB1_ram_block2a32_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_A_write_enable, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_write_enable = GND;
HB1_ram_block2a32_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_B_write_enable, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a32_clock_1 = GND;
HB1_ram_block2a32_clock_enable_0 = JB3_w_anode3231w[3];
HB1_ram_block2a32_clock_enable_1 = GND;
HB1_ram_block2a32_PORT_A_data_out = MEMORY(HB1_ram_block2a32_PORT_A_data_in_reg, HB1_ram_block2a32_PORT_B_data_in_reg, HB1_ram_block2a32_PORT_A_address_reg, HB1_ram_block2a32_PORT_B_address_reg, HB1_ram_block2a32_PORT_A_write_enable_reg, HB1_ram_block2a32_PORT_B_write_enable_reg, , , HB1_ram_block2a32_clock_0, HB1_ram_block2a32_clock_1, HB1_ram_block2a32_clock_enable_0, HB1_ram_block2a32_clock_enable_1, , );
HB1_ram_block2a32_PORT_A_data_out_reg = DFFE(HB1_ram_block2a32_PORT_A_data_out, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1M1741Q = HB1_ram_block2a32_PORT_A_data_out_reg[1];

--HB1M1742Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a32~PORTADATAOUT2 at M4K_X41_Y4
HB1_ram_block2a32_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a32_PORT_A_data_in_reg = DFFE(HB1_ram_block2a32_PORT_A_data_in, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_data_in = ~GND;
HB1_ram_block2a32_PORT_B_data_in_reg = DFFE(HB1_ram_block2a32_PORT_B_data_in, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a32_PORT_A_address_reg = DFFE(HB1_ram_block2a32_PORT_A_address, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a32_PORT_B_address_reg = DFFE(HB1_ram_block2a32_PORT_B_address, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_write_enable = GND;
HB1_ram_block2a32_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_A_write_enable, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_write_enable = GND;
HB1_ram_block2a32_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_B_write_enable, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a32_clock_1 = GND;
HB1_ram_block2a32_clock_enable_0 = JB3_w_anode3231w[3];
HB1_ram_block2a32_clock_enable_1 = GND;
HB1_ram_block2a32_PORT_A_data_out = MEMORY(HB1_ram_block2a32_PORT_A_data_in_reg, HB1_ram_block2a32_PORT_B_data_in_reg, HB1_ram_block2a32_PORT_A_address_reg, HB1_ram_block2a32_PORT_B_address_reg, HB1_ram_block2a32_PORT_A_write_enable_reg, HB1_ram_block2a32_PORT_B_write_enable_reg, , , HB1_ram_block2a32_clock_0, HB1_ram_block2a32_clock_1, HB1_ram_block2a32_clock_enable_0, HB1_ram_block2a32_clock_enable_1, , );
HB1_ram_block2a32_PORT_A_data_out_reg = DFFE(HB1_ram_block2a32_PORT_A_data_out, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1M1742Q = HB1_ram_block2a32_PORT_A_data_out_reg[2];

--HB1M1743Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a32~PORTADATAOUT3 at M4K_X41_Y4
HB1_ram_block2a32_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a32_PORT_A_data_in_reg = DFFE(HB1_ram_block2a32_PORT_A_data_in, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_data_in = ~GND;
HB1_ram_block2a32_PORT_B_data_in_reg = DFFE(HB1_ram_block2a32_PORT_B_data_in, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a32_PORT_A_address_reg = DFFE(HB1_ram_block2a32_PORT_A_address, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a32_PORT_B_address_reg = DFFE(HB1_ram_block2a32_PORT_B_address, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_write_enable = GND;
HB1_ram_block2a32_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_A_write_enable, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_write_enable = GND;
HB1_ram_block2a32_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_B_write_enable, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a32_clock_1 = GND;
HB1_ram_block2a32_clock_enable_0 = JB3_w_anode3231w[3];
HB1_ram_block2a32_clock_enable_1 = GND;
HB1_ram_block2a32_PORT_A_data_out = MEMORY(HB1_ram_block2a32_PORT_A_data_in_reg, HB1_ram_block2a32_PORT_B_data_in_reg, HB1_ram_block2a32_PORT_A_address_reg, HB1_ram_block2a32_PORT_B_address_reg, HB1_ram_block2a32_PORT_A_write_enable_reg, HB1_ram_block2a32_PORT_B_write_enable_reg, , , HB1_ram_block2a32_clock_0, HB1_ram_block2a32_clock_1, HB1_ram_block2a32_clock_enable_0, HB1_ram_block2a32_clock_enable_1, , );
HB1_ram_block2a32_PORT_A_data_out_reg = DFFE(HB1_ram_block2a32_PORT_A_data_out, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1M1743Q = HB1_ram_block2a32_PORT_A_data_out_reg[3];

--HB1M1744Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a32~PORTADATAOUT4 at M4K_X41_Y4
HB1_ram_block2a32_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a32_PORT_A_data_in_reg = DFFE(HB1_ram_block2a32_PORT_A_data_in, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_data_in = ~GND;
HB1_ram_block2a32_PORT_B_data_in_reg = DFFE(HB1_ram_block2a32_PORT_B_data_in, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a32_PORT_A_address_reg = DFFE(HB1_ram_block2a32_PORT_A_address, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a32_PORT_B_address_reg = DFFE(HB1_ram_block2a32_PORT_B_address, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_write_enable = GND;
HB1_ram_block2a32_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_A_write_enable, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_write_enable = GND;
HB1_ram_block2a32_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_B_write_enable, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a32_clock_1 = GND;
HB1_ram_block2a32_clock_enable_0 = JB3_w_anode3231w[3];
HB1_ram_block2a32_clock_enable_1 = GND;
HB1_ram_block2a32_PORT_A_data_out = MEMORY(HB1_ram_block2a32_PORT_A_data_in_reg, HB1_ram_block2a32_PORT_B_data_in_reg, HB1_ram_block2a32_PORT_A_address_reg, HB1_ram_block2a32_PORT_B_address_reg, HB1_ram_block2a32_PORT_A_write_enable_reg, HB1_ram_block2a32_PORT_B_write_enable_reg, , , HB1_ram_block2a32_clock_0, HB1_ram_block2a32_clock_1, HB1_ram_block2a32_clock_enable_0, HB1_ram_block2a32_clock_enable_1, , );
HB1_ram_block2a32_PORT_A_data_out_reg = DFFE(HB1_ram_block2a32_PORT_A_data_out, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1M1744Q = HB1_ram_block2a32_PORT_A_data_out_reg[4];

--HB1M1745Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a32~PORTADATAOUT5 at M4K_X41_Y4
HB1_ram_block2a32_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a32_PORT_A_data_in_reg = DFFE(HB1_ram_block2a32_PORT_A_data_in, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_data_in = ~GND;
HB1_ram_block2a32_PORT_B_data_in_reg = DFFE(HB1_ram_block2a32_PORT_B_data_in, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a32_PORT_A_address_reg = DFFE(HB1_ram_block2a32_PORT_A_address, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a32_PORT_B_address_reg = DFFE(HB1_ram_block2a32_PORT_B_address, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_write_enable = GND;
HB1_ram_block2a32_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_A_write_enable, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_write_enable = GND;
HB1_ram_block2a32_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_B_write_enable, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a32_clock_1 = GND;
HB1_ram_block2a32_clock_enable_0 = JB3_w_anode3231w[3];
HB1_ram_block2a32_clock_enable_1 = GND;
HB1_ram_block2a32_PORT_A_data_out = MEMORY(HB1_ram_block2a32_PORT_A_data_in_reg, HB1_ram_block2a32_PORT_B_data_in_reg, HB1_ram_block2a32_PORT_A_address_reg, HB1_ram_block2a32_PORT_B_address_reg, HB1_ram_block2a32_PORT_A_write_enable_reg, HB1_ram_block2a32_PORT_B_write_enable_reg, , , HB1_ram_block2a32_clock_0, HB1_ram_block2a32_clock_1, HB1_ram_block2a32_clock_enable_0, HB1_ram_block2a32_clock_enable_1, , );
HB1_ram_block2a32_PORT_A_data_out_reg = DFFE(HB1_ram_block2a32_PORT_A_data_out, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1M1745Q = HB1_ram_block2a32_PORT_A_data_out_reg[5];

--HB1M1746Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a32~PORTADATAOUT6 at M4K_X41_Y4
HB1_ram_block2a32_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a32_PORT_A_data_in_reg = DFFE(HB1_ram_block2a32_PORT_A_data_in, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_data_in = ~GND;
HB1_ram_block2a32_PORT_B_data_in_reg = DFFE(HB1_ram_block2a32_PORT_B_data_in, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a32_PORT_A_address_reg = DFFE(HB1_ram_block2a32_PORT_A_address, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a32_PORT_B_address_reg = DFFE(HB1_ram_block2a32_PORT_B_address, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_write_enable = GND;
HB1_ram_block2a32_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_A_write_enable, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_write_enable = GND;
HB1_ram_block2a32_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_B_write_enable, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a32_clock_1 = GND;
HB1_ram_block2a32_clock_enable_0 = JB3_w_anode3231w[3];
HB1_ram_block2a32_clock_enable_1 = GND;
HB1_ram_block2a32_PORT_A_data_out = MEMORY(HB1_ram_block2a32_PORT_A_data_in_reg, HB1_ram_block2a32_PORT_B_data_in_reg, HB1_ram_block2a32_PORT_A_address_reg, HB1_ram_block2a32_PORT_B_address_reg, HB1_ram_block2a32_PORT_A_write_enable_reg, HB1_ram_block2a32_PORT_B_write_enable_reg, , , HB1_ram_block2a32_clock_0, HB1_ram_block2a32_clock_1, HB1_ram_block2a32_clock_enable_0, HB1_ram_block2a32_clock_enable_1, , );
HB1_ram_block2a32_PORT_A_data_out_reg = DFFE(HB1_ram_block2a32_PORT_A_data_out, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1M1746Q = HB1_ram_block2a32_PORT_A_data_out_reg[6];

--HB1M1747Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a32~PORTADATAOUT7 at M4K_X41_Y4
HB1_ram_block2a32_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a32_PORT_A_data_in_reg = DFFE(HB1_ram_block2a32_PORT_A_data_in, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_data_in = ~GND;
HB1_ram_block2a32_PORT_B_data_in_reg = DFFE(HB1_ram_block2a32_PORT_B_data_in, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a32_PORT_A_address_reg = DFFE(HB1_ram_block2a32_PORT_A_address, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a32_PORT_B_address_reg = DFFE(HB1_ram_block2a32_PORT_B_address, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_PORT_A_write_enable = GND;
HB1_ram_block2a32_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_A_write_enable, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1_ram_block2a32_PORT_B_write_enable = GND;
HB1_ram_block2a32_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a32_PORT_B_write_enable, HB1_ram_block2a32_clock_1, , , HB1_ram_block2a32_clock_enable_1);
HB1_ram_block2a32_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a32_clock_1 = GND;
HB1_ram_block2a32_clock_enable_0 = JB3_w_anode3231w[3];
HB1_ram_block2a32_clock_enable_1 = GND;
HB1_ram_block2a32_PORT_A_data_out = MEMORY(HB1_ram_block2a32_PORT_A_data_in_reg, HB1_ram_block2a32_PORT_B_data_in_reg, HB1_ram_block2a32_PORT_A_address_reg, HB1_ram_block2a32_PORT_B_address_reg, HB1_ram_block2a32_PORT_A_write_enable_reg, HB1_ram_block2a32_PORT_B_write_enable_reg, , , HB1_ram_block2a32_clock_0, HB1_ram_block2a32_clock_1, HB1_ram_block2a32_clock_enable_0, HB1_ram_block2a32_clock_enable_1, , );
HB1_ram_block2a32_PORT_A_data_out_reg = DFFE(HB1_ram_block2a32_PORT_A_data_out, HB1_ram_block2a32_clock_0, , , HB1_ram_block2a32_clock_enable_0);
HB1M1747Q = HB1_ram_block2a32_PORT_A_data_out_reg[7];


--KB1L230 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6673w~281 at LCCOMB_X40_Y7_N16
KB1L230 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] # HB1M1851Q) # !HB1_address_reg_a[7] & !HB1_address_reg_a[6] & HB1M1745Q;


--HB1_ram_block2a35 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a35 at M4K_X41_Y6
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a35_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a35_PORT_A_data_in_reg = DFFE(HB1_ram_block2a35_PORT_A_data_in, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_data_in = ~GND;
HB1_ram_block2a35_PORT_B_data_in_reg = DFFE(HB1_ram_block2a35_PORT_B_data_in, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a35_PORT_A_address_reg = DFFE(HB1_ram_block2a35_PORT_A_address, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a35_PORT_B_address_reg = DFFE(HB1_ram_block2a35_PORT_B_address, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_write_enable = GND;
HB1_ram_block2a35_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_A_write_enable, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_write_enable = GND;
HB1_ram_block2a35_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_B_write_enable, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a35_clock_1 = GND;
HB1_ram_block2a35_clock_enable_0 = JB3_w_anode3262w[3];
HB1_ram_block2a35_clock_enable_1 = GND;
HB1_ram_block2a35_PORT_A_data_out = MEMORY(HB1_ram_block2a35_PORT_A_data_in_reg, HB1_ram_block2a35_PORT_B_data_in_reg, HB1_ram_block2a35_PORT_A_address_reg, HB1_ram_block2a35_PORT_B_address_reg, HB1_ram_block2a35_PORT_A_write_enable_reg, HB1_ram_block2a35_PORT_B_write_enable_reg, , , HB1_ram_block2a35_clock_0, HB1_ram_block2a35_clock_1, HB1_ram_block2a35_clock_enable_0, HB1_ram_block2a35_clock_enable_1, , );
HB1_ram_block2a35_PORT_A_data_out_reg = DFFE(HB1_ram_block2a35_PORT_A_data_out, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35 = HB1_ram_block2a35_PORT_A_data_out_reg[0];

--HB1M1900Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a35~PORTADATAOUT1 at M4K_X41_Y6
HB1_ram_block2a35_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a35_PORT_A_data_in_reg = DFFE(HB1_ram_block2a35_PORT_A_data_in, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_data_in = ~GND;
HB1_ram_block2a35_PORT_B_data_in_reg = DFFE(HB1_ram_block2a35_PORT_B_data_in, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a35_PORT_A_address_reg = DFFE(HB1_ram_block2a35_PORT_A_address, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a35_PORT_B_address_reg = DFFE(HB1_ram_block2a35_PORT_B_address, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_write_enable = GND;
HB1_ram_block2a35_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_A_write_enable, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_write_enable = GND;
HB1_ram_block2a35_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_B_write_enable, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a35_clock_1 = GND;
HB1_ram_block2a35_clock_enable_0 = JB3_w_anode3262w[3];
HB1_ram_block2a35_clock_enable_1 = GND;
HB1_ram_block2a35_PORT_A_data_out = MEMORY(HB1_ram_block2a35_PORT_A_data_in_reg, HB1_ram_block2a35_PORT_B_data_in_reg, HB1_ram_block2a35_PORT_A_address_reg, HB1_ram_block2a35_PORT_B_address_reg, HB1_ram_block2a35_PORT_A_write_enable_reg, HB1_ram_block2a35_PORT_B_write_enable_reg, , , HB1_ram_block2a35_clock_0, HB1_ram_block2a35_clock_1, HB1_ram_block2a35_clock_enable_0, HB1_ram_block2a35_clock_enable_1, , );
HB1_ram_block2a35_PORT_A_data_out_reg = DFFE(HB1_ram_block2a35_PORT_A_data_out, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1M1900Q = HB1_ram_block2a35_PORT_A_data_out_reg[1];

--HB1M1901Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a35~PORTADATAOUT2 at M4K_X41_Y6
HB1_ram_block2a35_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a35_PORT_A_data_in_reg = DFFE(HB1_ram_block2a35_PORT_A_data_in, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_data_in = ~GND;
HB1_ram_block2a35_PORT_B_data_in_reg = DFFE(HB1_ram_block2a35_PORT_B_data_in, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a35_PORT_A_address_reg = DFFE(HB1_ram_block2a35_PORT_A_address, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a35_PORT_B_address_reg = DFFE(HB1_ram_block2a35_PORT_B_address, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_write_enable = GND;
HB1_ram_block2a35_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_A_write_enable, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_write_enable = GND;
HB1_ram_block2a35_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_B_write_enable, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a35_clock_1 = GND;
HB1_ram_block2a35_clock_enable_0 = JB3_w_anode3262w[3];
HB1_ram_block2a35_clock_enable_1 = GND;
HB1_ram_block2a35_PORT_A_data_out = MEMORY(HB1_ram_block2a35_PORT_A_data_in_reg, HB1_ram_block2a35_PORT_B_data_in_reg, HB1_ram_block2a35_PORT_A_address_reg, HB1_ram_block2a35_PORT_B_address_reg, HB1_ram_block2a35_PORT_A_write_enable_reg, HB1_ram_block2a35_PORT_B_write_enable_reg, , , HB1_ram_block2a35_clock_0, HB1_ram_block2a35_clock_1, HB1_ram_block2a35_clock_enable_0, HB1_ram_block2a35_clock_enable_1, , );
HB1_ram_block2a35_PORT_A_data_out_reg = DFFE(HB1_ram_block2a35_PORT_A_data_out, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1M1901Q = HB1_ram_block2a35_PORT_A_data_out_reg[2];

--HB1M1902Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a35~PORTADATAOUT3 at M4K_X41_Y6
HB1_ram_block2a35_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a35_PORT_A_data_in_reg = DFFE(HB1_ram_block2a35_PORT_A_data_in, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_data_in = ~GND;
HB1_ram_block2a35_PORT_B_data_in_reg = DFFE(HB1_ram_block2a35_PORT_B_data_in, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a35_PORT_A_address_reg = DFFE(HB1_ram_block2a35_PORT_A_address, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a35_PORT_B_address_reg = DFFE(HB1_ram_block2a35_PORT_B_address, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_write_enable = GND;
HB1_ram_block2a35_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_A_write_enable, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_write_enable = GND;
HB1_ram_block2a35_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_B_write_enable, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a35_clock_1 = GND;
HB1_ram_block2a35_clock_enable_0 = JB3_w_anode3262w[3];
HB1_ram_block2a35_clock_enable_1 = GND;
HB1_ram_block2a35_PORT_A_data_out = MEMORY(HB1_ram_block2a35_PORT_A_data_in_reg, HB1_ram_block2a35_PORT_B_data_in_reg, HB1_ram_block2a35_PORT_A_address_reg, HB1_ram_block2a35_PORT_B_address_reg, HB1_ram_block2a35_PORT_A_write_enable_reg, HB1_ram_block2a35_PORT_B_write_enable_reg, , , HB1_ram_block2a35_clock_0, HB1_ram_block2a35_clock_1, HB1_ram_block2a35_clock_enable_0, HB1_ram_block2a35_clock_enable_1, , );
HB1_ram_block2a35_PORT_A_data_out_reg = DFFE(HB1_ram_block2a35_PORT_A_data_out, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1M1902Q = HB1_ram_block2a35_PORT_A_data_out_reg[3];

--HB1M1903Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a35~PORTADATAOUT4 at M4K_X41_Y6
HB1_ram_block2a35_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a35_PORT_A_data_in_reg = DFFE(HB1_ram_block2a35_PORT_A_data_in, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_data_in = ~GND;
HB1_ram_block2a35_PORT_B_data_in_reg = DFFE(HB1_ram_block2a35_PORT_B_data_in, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a35_PORT_A_address_reg = DFFE(HB1_ram_block2a35_PORT_A_address, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a35_PORT_B_address_reg = DFFE(HB1_ram_block2a35_PORT_B_address, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_write_enable = GND;
HB1_ram_block2a35_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_A_write_enable, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_write_enable = GND;
HB1_ram_block2a35_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_B_write_enable, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a35_clock_1 = GND;
HB1_ram_block2a35_clock_enable_0 = JB3_w_anode3262w[3];
HB1_ram_block2a35_clock_enable_1 = GND;
HB1_ram_block2a35_PORT_A_data_out = MEMORY(HB1_ram_block2a35_PORT_A_data_in_reg, HB1_ram_block2a35_PORT_B_data_in_reg, HB1_ram_block2a35_PORT_A_address_reg, HB1_ram_block2a35_PORT_B_address_reg, HB1_ram_block2a35_PORT_A_write_enable_reg, HB1_ram_block2a35_PORT_B_write_enable_reg, , , HB1_ram_block2a35_clock_0, HB1_ram_block2a35_clock_1, HB1_ram_block2a35_clock_enable_0, HB1_ram_block2a35_clock_enable_1, , );
HB1_ram_block2a35_PORT_A_data_out_reg = DFFE(HB1_ram_block2a35_PORT_A_data_out, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1M1903Q = HB1_ram_block2a35_PORT_A_data_out_reg[4];

--HB1M1904Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a35~PORTADATAOUT5 at M4K_X41_Y6
HB1_ram_block2a35_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a35_PORT_A_data_in_reg = DFFE(HB1_ram_block2a35_PORT_A_data_in, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_data_in = ~GND;
HB1_ram_block2a35_PORT_B_data_in_reg = DFFE(HB1_ram_block2a35_PORT_B_data_in, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a35_PORT_A_address_reg = DFFE(HB1_ram_block2a35_PORT_A_address, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a35_PORT_B_address_reg = DFFE(HB1_ram_block2a35_PORT_B_address, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_write_enable = GND;
HB1_ram_block2a35_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_A_write_enable, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_write_enable = GND;
HB1_ram_block2a35_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_B_write_enable, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a35_clock_1 = GND;
HB1_ram_block2a35_clock_enable_0 = JB3_w_anode3262w[3];
HB1_ram_block2a35_clock_enable_1 = GND;
HB1_ram_block2a35_PORT_A_data_out = MEMORY(HB1_ram_block2a35_PORT_A_data_in_reg, HB1_ram_block2a35_PORT_B_data_in_reg, HB1_ram_block2a35_PORT_A_address_reg, HB1_ram_block2a35_PORT_B_address_reg, HB1_ram_block2a35_PORT_A_write_enable_reg, HB1_ram_block2a35_PORT_B_write_enable_reg, , , HB1_ram_block2a35_clock_0, HB1_ram_block2a35_clock_1, HB1_ram_block2a35_clock_enable_0, HB1_ram_block2a35_clock_enable_1, , );
HB1_ram_block2a35_PORT_A_data_out_reg = DFFE(HB1_ram_block2a35_PORT_A_data_out, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1M1904Q = HB1_ram_block2a35_PORT_A_data_out_reg[5];

--HB1M1905Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a35~PORTADATAOUT6 at M4K_X41_Y6
HB1_ram_block2a35_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a35_PORT_A_data_in_reg = DFFE(HB1_ram_block2a35_PORT_A_data_in, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_data_in = ~GND;
HB1_ram_block2a35_PORT_B_data_in_reg = DFFE(HB1_ram_block2a35_PORT_B_data_in, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a35_PORT_A_address_reg = DFFE(HB1_ram_block2a35_PORT_A_address, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a35_PORT_B_address_reg = DFFE(HB1_ram_block2a35_PORT_B_address, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_write_enable = GND;
HB1_ram_block2a35_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_A_write_enable, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_write_enable = GND;
HB1_ram_block2a35_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_B_write_enable, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a35_clock_1 = GND;
HB1_ram_block2a35_clock_enable_0 = JB3_w_anode3262w[3];
HB1_ram_block2a35_clock_enable_1 = GND;
HB1_ram_block2a35_PORT_A_data_out = MEMORY(HB1_ram_block2a35_PORT_A_data_in_reg, HB1_ram_block2a35_PORT_B_data_in_reg, HB1_ram_block2a35_PORT_A_address_reg, HB1_ram_block2a35_PORT_B_address_reg, HB1_ram_block2a35_PORT_A_write_enable_reg, HB1_ram_block2a35_PORT_B_write_enable_reg, , , HB1_ram_block2a35_clock_0, HB1_ram_block2a35_clock_1, HB1_ram_block2a35_clock_enable_0, HB1_ram_block2a35_clock_enable_1, , );
HB1_ram_block2a35_PORT_A_data_out_reg = DFFE(HB1_ram_block2a35_PORT_A_data_out, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1M1905Q = HB1_ram_block2a35_PORT_A_data_out_reg[6];

--HB1M1906Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a35~PORTADATAOUT7 at M4K_X41_Y6
HB1_ram_block2a35_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a35_PORT_A_data_in_reg = DFFE(HB1_ram_block2a35_PORT_A_data_in, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_data_in = ~GND;
HB1_ram_block2a35_PORT_B_data_in_reg = DFFE(HB1_ram_block2a35_PORT_B_data_in, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a35_PORT_A_address_reg = DFFE(HB1_ram_block2a35_PORT_A_address, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a35_PORT_B_address_reg = DFFE(HB1_ram_block2a35_PORT_B_address, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_PORT_A_write_enable = GND;
HB1_ram_block2a35_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_A_write_enable, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1_ram_block2a35_PORT_B_write_enable = GND;
HB1_ram_block2a35_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a35_PORT_B_write_enable, HB1_ram_block2a35_clock_1, , , HB1_ram_block2a35_clock_enable_1);
HB1_ram_block2a35_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a35_clock_1 = GND;
HB1_ram_block2a35_clock_enable_0 = JB3_w_anode3262w[3];
HB1_ram_block2a35_clock_enable_1 = GND;
HB1_ram_block2a35_PORT_A_data_out = MEMORY(HB1_ram_block2a35_PORT_A_data_in_reg, HB1_ram_block2a35_PORT_B_data_in_reg, HB1_ram_block2a35_PORT_A_address_reg, HB1_ram_block2a35_PORT_B_address_reg, HB1_ram_block2a35_PORT_A_write_enable_reg, HB1_ram_block2a35_PORT_B_write_enable_reg, , , HB1_ram_block2a35_clock_0, HB1_ram_block2a35_clock_1, HB1_ram_block2a35_clock_enable_0, HB1_ram_block2a35_clock_enable_1, , );
HB1_ram_block2a35_PORT_A_data_out_reg = DFFE(HB1_ram_block2a35_PORT_A_data_out, HB1_ram_block2a35_clock_0, , , HB1_ram_block2a35_clock_enable_0);
HB1M1906Q = HB1_ram_block2a35_PORT_A_data_out_reg[7];


--KB1L231 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6673w~282 at LCCOMB_X40_Y7_N10
KB1L231 = KB1L230 & (HB1M1904Q # !HB1_address_reg_a[6]) # !KB1L230 & HB1_address_reg_a[6] & HB1M1798Q;


--HB1_ram_block2a2 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a2 at M4K_X41_Y1
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a2_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a2_PORT_A_data_in_reg = DFFE(HB1_ram_block2a2_PORT_A_data_in, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_data_in = ~GND;
HB1_ram_block2a2_PORT_B_data_in_reg = DFFE(HB1_ram_block2a2_PORT_B_data_in, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a2_PORT_A_address_reg = DFFE(HB1_ram_block2a2_PORT_A_address, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a2_PORT_B_address_reg = DFFE(HB1_ram_block2a2_PORT_B_address, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_write_enable = GND;
HB1_ram_block2a2_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_A_write_enable, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_write_enable = GND;
HB1_ram_block2a2_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_B_write_enable, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a2_clock_1 = GND;
HB1_ram_block2a2_clock_enable_0 = JB3L6;
HB1_ram_block2a2_clock_enable_1 = GND;
HB1_ram_block2a2_PORT_A_data_out = MEMORY(HB1_ram_block2a2_PORT_A_data_in_reg, HB1_ram_block2a2_PORT_B_data_in_reg, HB1_ram_block2a2_PORT_A_address_reg, HB1_ram_block2a2_PORT_B_address_reg, HB1_ram_block2a2_PORT_A_write_enable_reg, HB1_ram_block2a2_PORT_B_write_enable_reg, , , HB1_ram_block2a2_clock_0, HB1_ram_block2a2_clock_1, HB1_ram_block2a2_clock_enable_0, HB1_ram_block2a2_clock_enable_1, , );
HB1_ram_block2a2_PORT_A_data_out_reg = DFFE(HB1_ram_block2a2_PORT_A_data_out, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2 = HB1_ram_block2a2_PORT_A_data_out_reg[0];

--HB1M151Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a2~PORTADATAOUT1 at M4K_X41_Y1
HB1_ram_block2a2_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a2_PORT_A_data_in_reg = DFFE(HB1_ram_block2a2_PORT_A_data_in, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_data_in = ~GND;
HB1_ram_block2a2_PORT_B_data_in_reg = DFFE(HB1_ram_block2a2_PORT_B_data_in, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a2_PORT_A_address_reg = DFFE(HB1_ram_block2a2_PORT_A_address, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a2_PORT_B_address_reg = DFFE(HB1_ram_block2a2_PORT_B_address, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_write_enable = GND;
HB1_ram_block2a2_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_A_write_enable, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_write_enable = GND;
HB1_ram_block2a2_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_B_write_enable, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a2_clock_1 = GND;
HB1_ram_block2a2_clock_enable_0 = JB3L6;
HB1_ram_block2a2_clock_enable_1 = GND;
HB1_ram_block2a2_PORT_A_data_out = MEMORY(HB1_ram_block2a2_PORT_A_data_in_reg, HB1_ram_block2a2_PORT_B_data_in_reg, HB1_ram_block2a2_PORT_A_address_reg, HB1_ram_block2a2_PORT_B_address_reg, HB1_ram_block2a2_PORT_A_write_enable_reg, HB1_ram_block2a2_PORT_B_write_enable_reg, , , HB1_ram_block2a2_clock_0, HB1_ram_block2a2_clock_1, HB1_ram_block2a2_clock_enable_0, HB1_ram_block2a2_clock_enable_1, , );
HB1_ram_block2a2_PORT_A_data_out_reg = DFFE(HB1_ram_block2a2_PORT_A_data_out, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1M151Q = HB1_ram_block2a2_PORT_A_data_out_reg[1];

--HB1M152Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a2~PORTADATAOUT2 at M4K_X41_Y1
HB1_ram_block2a2_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a2_PORT_A_data_in_reg = DFFE(HB1_ram_block2a2_PORT_A_data_in, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_data_in = ~GND;
HB1_ram_block2a2_PORT_B_data_in_reg = DFFE(HB1_ram_block2a2_PORT_B_data_in, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a2_PORT_A_address_reg = DFFE(HB1_ram_block2a2_PORT_A_address, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a2_PORT_B_address_reg = DFFE(HB1_ram_block2a2_PORT_B_address, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_write_enable = GND;
HB1_ram_block2a2_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_A_write_enable, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_write_enable = GND;
HB1_ram_block2a2_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_B_write_enable, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a2_clock_1 = GND;
HB1_ram_block2a2_clock_enable_0 = JB3L6;
HB1_ram_block2a2_clock_enable_1 = GND;
HB1_ram_block2a2_PORT_A_data_out = MEMORY(HB1_ram_block2a2_PORT_A_data_in_reg, HB1_ram_block2a2_PORT_B_data_in_reg, HB1_ram_block2a2_PORT_A_address_reg, HB1_ram_block2a2_PORT_B_address_reg, HB1_ram_block2a2_PORT_A_write_enable_reg, HB1_ram_block2a2_PORT_B_write_enable_reg, , , HB1_ram_block2a2_clock_0, HB1_ram_block2a2_clock_1, HB1_ram_block2a2_clock_enable_0, HB1_ram_block2a2_clock_enable_1, , );
HB1_ram_block2a2_PORT_A_data_out_reg = DFFE(HB1_ram_block2a2_PORT_A_data_out, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1M152Q = HB1_ram_block2a2_PORT_A_data_out_reg[2];

--HB1M153Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a2~PORTADATAOUT3 at M4K_X41_Y1
HB1_ram_block2a2_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a2_PORT_A_data_in_reg = DFFE(HB1_ram_block2a2_PORT_A_data_in, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_data_in = ~GND;
HB1_ram_block2a2_PORT_B_data_in_reg = DFFE(HB1_ram_block2a2_PORT_B_data_in, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a2_PORT_A_address_reg = DFFE(HB1_ram_block2a2_PORT_A_address, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a2_PORT_B_address_reg = DFFE(HB1_ram_block2a2_PORT_B_address, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_write_enable = GND;
HB1_ram_block2a2_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_A_write_enable, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_write_enable = GND;
HB1_ram_block2a2_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_B_write_enable, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a2_clock_1 = GND;
HB1_ram_block2a2_clock_enable_0 = JB3L6;
HB1_ram_block2a2_clock_enable_1 = GND;
HB1_ram_block2a2_PORT_A_data_out = MEMORY(HB1_ram_block2a2_PORT_A_data_in_reg, HB1_ram_block2a2_PORT_B_data_in_reg, HB1_ram_block2a2_PORT_A_address_reg, HB1_ram_block2a2_PORT_B_address_reg, HB1_ram_block2a2_PORT_A_write_enable_reg, HB1_ram_block2a2_PORT_B_write_enable_reg, , , HB1_ram_block2a2_clock_0, HB1_ram_block2a2_clock_1, HB1_ram_block2a2_clock_enable_0, HB1_ram_block2a2_clock_enable_1, , );
HB1_ram_block2a2_PORT_A_data_out_reg = DFFE(HB1_ram_block2a2_PORT_A_data_out, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1M153Q = HB1_ram_block2a2_PORT_A_data_out_reg[3];

--HB1M154Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a2~PORTADATAOUT4 at M4K_X41_Y1
HB1_ram_block2a2_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a2_PORT_A_data_in_reg = DFFE(HB1_ram_block2a2_PORT_A_data_in, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_data_in = ~GND;
HB1_ram_block2a2_PORT_B_data_in_reg = DFFE(HB1_ram_block2a2_PORT_B_data_in, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a2_PORT_A_address_reg = DFFE(HB1_ram_block2a2_PORT_A_address, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a2_PORT_B_address_reg = DFFE(HB1_ram_block2a2_PORT_B_address, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_write_enable = GND;
HB1_ram_block2a2_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_A_write_enable, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_write_enable = GND;
HB1_ram_block2a2_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_B_write_enable, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a2_clock_1 = GND;
HB1_ram_block2a2_clock_enable_0 = JB3L6;
HB1_ram_block2a2_clock_enable_1 = GND;
HB1_ram_block2a2_PORT_A_data_out = MEMORY(HB1_ram_block2a2_PORT_A_data_in_reg, HB1_ram_block2a2_PORT_B_data_in_reg, HB1_ram_block2a2_PORT_A_address_reg, HB1_ram_block2a2_PORT_B_address_reg, HB1_ram_block2a2_PORT_A_write_enable_reg, HB1_ram_block2a2_PORT_B_write_enable_reg, , , HB1_ram_block2a2_clock_0, HB1_ram_block2a2_clock_1, HB1_ram_block2a2_clock_enable_0, HB1_ram_block2a2_clock_enable_1, , );
HB1_ram_block2a2_PORT_A_data_out_reg = DFFE(HB1_ram_block2a2_PORT_A_data_out, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1M154Q = HB1_ram_block2a2_PORT_A_data_out_reg[4];

--HB1M155Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a2~PORTADATAOUT5 at M4K_X41_Y1
HB1_ram_block2a2_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a2_PORT_A_data_in_reg = DFFE(HB1_ram_block2a2_PORT_A_data_in, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_data_in = ~GND;
HB1_ram_block2a2_PORT_B_data_in_reg = DFFE(HB1_ram_block2a2_PORT_B_data_in, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a2_PORT_A_address_reg = DFFE(HB1_ram_block2a2_PORT_A_address, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a2_PORT_B_address_reg = DFFE(HB1_ram_block2a2_PORT_B_address, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_write_enable = GND;
HB1_ram_block2a2_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_A_write_enable, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_write_enable = GND;
HB1_ram_block2a2_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_B_write_enable, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a2_clock_1 = GND;
HB1_ram_block2a2_clock_enable_0 = JB3L6;
HB1_ram_block2a2_clock_enable_1 = GND;
HB1_ram_block2a2_PORT_A_data_out = MEMORY(HB1_ram_block2a2_PORT_A_data_in_reg, HB1_ram_block2a2_PORT_B_data_in_reg, HB1_ram_block2a2_PORT_A_address_reg, HB1_ram_block2a2_PORT_B_address_reg, HB1_ram_block2a2_PORT_A_write_enable_reg, HB1_ram_block2a2_PORT_B_write_enable_reg, , , HB1_ram_block2a2_clock_0, HB1_ram_block2a2_clock_1, HB1_ram_block2a2_clock_enable_0, HB1_ram_block2a2_clock_enable_1, , );
HB1_ram_block2a2_PORT_A_data_out_reg = DFFE(HB1_ram_block2a2_PORT_A_data_out, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1M155Q = HB1_ram_block2a2_PORT_A_data_out_reg[5];

--HB1M156Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a2~PORTADATAOUT6 at M4K_X41_Y1
HB1_ram_block2a2_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a2_PORT_A_data_in_reg = DFFE(HB1_ram_block2a2_PORT_A_data_in, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_data_in = ~GND;
HB1_ram_block2a2_PORT_B_data_in_reg = DFFE(HB1_ram_block2a2_PORT_B_data_in, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a2_PORT_A_address_reg = DFFE(HB1_ram_block2a2_PORT_A_address, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a2_PORT_B_address_reg = DFFE(HB1_ram_block2a2_PORT_B_address, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_write_enable = GND;
HB1_ram_block2a2_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_A_write_enable, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_write_enable = GND;
HB1_ram_block2a2_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_B_write_enable, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a2_clock_1 = GND;
HB1_ram_block2a2_clock_enable_0 = JB3L6;
HB1_ram_block2a2_clock_enable_1 = GND;
HB1_ram_block2a2_PORT_A_data_out = MEMORY(HB1_ram_block2a2_PORT_A_data_in_reg, HB1_ram_block2a2_PORT_B_data_in_reg, HB1_ram_block2a2_PORT_A_address_reg, HB1_ram_block2a2_PORT_B_address_reg, HB1_ram_block2a2_PORT_A_write_enable_reg, HB1_ram_block2a2_PORT_B_write_enable_reg, , , HB1_ram_block2a2_clock_0, HB1_ram_block2a2_clock_1, HB1_ram_block2a2_clock_enable_0, HB1_ram_block2a2_clock_enable_1, , );
HB1_ram_block2a2_PORT_A_data_out_reg = DFFE(HB1_ram_block2a2_PORT_A_data_out, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1M156Q = HB1_ram_block2a2_PORT_A_data_out_reg[6];

--HB1M157Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a2~PORTADATAOUT7 at M4K_X41_Y1
HB1_ram_block2a2_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a2_PORT_A_data_in_reg = DFFE(HB1_ram_block2a2_PORT_A_data_in, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_data_in = ~GND;
HB1_ram_block2a2_PORT_B_data_in_reg = DFFE(HB1_ram_block2a2_PORT_B_data_in, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a2_PORT_A_address_reg = DFFE(HB1_ram_block2a2_PORT_A_address, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a2_PORT_B_address_reg = DFFE(HB1_ram_block2a2_PORT_B_address, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_PORT_A_write_enable = GND;
HB1_ram_block2a2_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_A_write_enable, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1_ram_block2a2_PORT_B_write_enable = GND;
HB1_ram_block2a2_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a2_PORT_B_write_enable, HB1_ram_block2a2_clock_1, , , HB1_ram_block2a2_clock_enable_1);
HB1_ram_block2a2_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a2_clock_1 = GND;
HB1_ram_block2a2_clock_enable_0 = JB3L6;
HB1_ram_block2a2_clock_enable_1 = GND;
HB1_ram_block2a2_PORT_A_data_out = MEMORY(HB1_ram_block2a2_PORT_A_data_in_reg, HB1_ram_block2a2_PORT_B_data_in_reg, HB1_ram_block2a2_PORT_A_address_reg, HB1_ram_block2a2_PORT_B_address_reg, HB1_ram_block2a2_PORT_A_write_enable_reg, HB1_ram_block2a2_PORT_B_write_enable_reg, , , HB1_ram_block2a2_clock_0, HB1_ram_block2a2_clock_1, HB1_ram_block2a2_clock_enable_0, HB1_ram_block2a2_clock_enable_1, , );
HB1_ram_block2a2_PORT_A_data_out_reg = DFFE(HB1_ram_block2a2_PORT_A_data_out, HB1_ram_block2a2_clock_0, , , HB1_ram_block2a2_clock_enable_0);
HB1M157Q = HB1_ram_block2a2_PORT_A_data_out_reg[7];


--HB1_ram_block2a1 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a1 at M4K_X41_Y7
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a1_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a1_PORT_A_data_in_reg = DFFE(HB1_ram_block2a1_PORT_A_data_in, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_data_in = ~GND;
HB1_ram_block2a1_PORT_B_data_in_reg = DFFE(HB1_ram_block2a1_PORT_B_data_in, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a1_PORT_A_address_reg = DFFE(HB1_ram_block2a1_PORT_A_address, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a1_PORT_B_address_reg = DFFE(HB1_ram_block2a1_PORT_B_address, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_write_enable = GND;
HB1_ram_block2a1_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_A_write_enable, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_write_enable = GND;
HB1_ram_block2a1_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_B_write_enable, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a1_clock_1 = GND;
HB1_ram_block2a1_clock_enable_0 = JB3_w_anode2869w[3];
HB1_ram_block2a1_clock_enable_1 = GND;
HB1_ram_block2a1_PORT_A_data_out = MEMORY(HB1_ram_block2a1_PORT_A_data_in_reg, HB1_ram_block2a1_PORT_B_data_in_reg, HB1_ram_block2a1_PORT_A_address_reg, HB1_ram_block2a1_PORT_B_address_reg, HB1_ram_block2a1_PORT_A_write_enable_reg, HB1_ram_block2a1_PORT_B_write_enable_reg, , , HB1_ram_block2a1_clock_0, HB1_ram_block2a1_clock_1, HB1_ram_block2a1_clock_enable_0, HB1_ram_block2a1_clock_enable_1, , );
HB1_ram_block2a1_PORT_A_data_out_reg = DFFE(HB1_ram_block2a1_PORT_A_data_out, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1 = HB1_ram_block2a1_PORT_A_data_out_reg[0];

--HB1M98Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a1~PORTADATAOUT1 at M4K_X41_Y7
HB1_ram_block2a1_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a1_PORT_A_data_in_reg = DFFE(HB1_ram_block2a1_PORT_A_data_in, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_data_in = ~GND;
HB1_ram_block2a1_PORT_B_data_in_reg = DFFE(HB1_ram_block2a1_PORT_B_data_in, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a1_PORT_A_address_reg = DFFE(HB1_ram_block2a1_PORT_A_address, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a1_PORT_B_address_reg = DFFE(HB1_ram_block2a1_PORT_B_address, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_write_enable = GND;
HB1_ram_block2a1_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_A_write_enable, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_write_enable = GND;
HB1_ram_block2a1_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_B_write_enable, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a1_clock_1 = GND;
HB1_ram_block2a1_clock_enable_0 = JB3_w_anode2869w[3];
HB1_ram_block2a1_clock_enable_1 = GND;
HB1_ram_block2a1_PORT_A_data_out = MEMORY(HB1_ram_block2a1_PORT_A_data_in_reg, HB1_ram_block2a1_PORT_B_data_in_reg, HB1_ram_block2a1_PORT_A_address_reg, HB1_ram_block2a1_PORT_B_address_reg, HB1_ram_block2a1_PORT_A_write_enable_reg, HB1_ram_block2a1_PORT_B_write_enable_reg, , , HB1_ram_block2a1_clock_0, HB1_ram_block2a1_clock_1, HB1_ram_block2a1_clock_enable_0, HB1_ram_block2a1_clock_enable_1, , );
HB1_ram_block2a1_PORT_A_data_out_reg = DFFE(HB1_ram_block2a1_PORT_A_data_out, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1M98Q = HB1_ram_block2a1_PORT_A_data_out_reg[1];

--HB1M99Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a1~PORTADATAOUT2 at M4K_X41_Y7
HB1_ram_block2a1_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a1_PORT_A_data_in_reg = DFFE(HB1_ram_block2a1_PORT_A_data_in, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_data_in = ~GND;
HB1_ram_block2a1_PORT_B_data_in_reg = DFFE(HB1_ram_block2a1_PORT_B_data_in, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a1_PORT_A_address_reg = DFFE(HB1_ram_block2a1_PORT_A_address, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a1_PORT_B_address_reg = DFFE(HB1_ram_block2a1_PORT_B_address, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_write_enable = GND;
HB1_ram_block2a1_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_A_write_enable, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_write_enable = GND;
HB1_ram_block2a1_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_B_write_enable, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a1_clock_1 = GND;
HB1_ram_block2a1_clock_enable_0 = JB3_w_anode2869w[3];
HB1_ram_block2a1_clock_enable_1 = GND;
HB1_ram_block2a1_PORT_A_data_out = MEMORY(HB1_ram_block2a1_PORT_A_data_in_reg, HB1_ram_block2a1_PORT_B_data_in_reg, HB1_ram_block2a1_PORT_A_address_reg, HB1_ram_block2a1_PORT_B_address_reg, HB1_ram_block2a1_PORT_A_write_enable_reg, HB1_ram_block2a1_PORT_B_write_enable_reg, , , HB1_ram_block2a1_clock_0, HB1_ram_block2a1_clock_1, HB1_ram_block2a1_clock_enable_0, HB1_ram_block2a1_clock_enable_1, , );
HB1_ram_block2a1_PORT_A_data_out_reg = DFFE(HB1_ram_block2a1_PORT_A_data_out, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1M99Q = HB1_ram_block2a1_PORT_A_data_out_reg[2];

--HB1M100Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a1~PORTADATAOUT3 at M4K_X41_Y7
HB1_ram_block2a1_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a1_PORT_A_data_in_reg = DFFE(HB1_ram_block2a1_PORT_A_data_in, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_data_in = ~GND;
HB1_ram_block2a1_PORT_B_data_in_reg = DFFE(HB1_ram_block2a1_PORT_B_data_in, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a1_PORT_A_address_reg = DFFE(HB1_ram_block2a1_PORT_A_address, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a1_PORT_B_address_reg = DFFE(HB1_ram_block2a1_PORT_B_address, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_write_enable = GND;
HB1_ram_block2a1_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_A_write_enable, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_write_enable = GND;
HB1_ram_block2a1_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_B_write_enable, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a1_clock_1 = GND;
HB1_ram_block2a1_clock_enable_0 = JB3_w_anode2869w[3];
HB1_ram_block2a1_clock_enable_1 = GND;
HB1_ram_block2a1_PORT_A_data_out = MEMORY(HB1_ram_block2a1_PORT_A_data_in_reg, HB1_ram_block2a1_PORT_B_data_in_reg, HB1_ram_block2a1_PORT_A_address_reg, HB1_ram_block2a1_PORT_B_address_reg, HB1_ram_block2a1_PORT_A_write_enable_reg, HB1_ram_block2a1_PORT_B_write_enable_reg, , , HB1_ram_block2a1_clock_0, HB1_ram_block2a1_clock_1, HB1_ram_block2a1_clock_enable_0, HB1_ram_block2a1_clock_enable_1, , );
HB1_ram_block2a1_PORT_A_data_out_reg = DFFE(HB1_ram_block2a1_PORT_A_data_out, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1M100Q = HB1_ram_block2a1_PORT_A_data_out_reg[3];

--HB1M101Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a1~PORTADATAOUT4 at M4K_X41_Y7
HB1_ram_block2a1_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a1_PORT_A_data_in_reg = DFFE(HB1_ram_block2a1_PORT_A_data_in, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_data_in = ~GND;
HB1_ram_block2a1_PORT_B_data_in_reg = DFFE(HB1_ram_block2a1_PORT_B_data_in, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a1_PORT_A_address_reg = DFFE(HB1_ram_block2a1_PORT_A_address, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a1_PORT_B_address_reg = DFFE(HB1_ram_block2a1_PORT_B_address, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_write_enable = GND;
HB1_ram_block2a1_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_A_write_enable, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_write_enable = GND;
HB1_ram_block2a1_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_B_write_enable, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a1_clock_1 = GND;
HB1_ram_block2a1_clock_enable_0 = JB3_w_anode2869w[3];
HB1_ram_block2a1_clock_enable_1 = GND;
HB1_ram_block2a1_PORT_A_data_out = MEMORY(HB1_ram_block2a1_PORT_A_data_in_reg, HB1_ram_block2a1_PORT_B_data_in_reg, HB1_ram_block2a1_PORT_A_address_reg, HB1_ram_block2a1_PORT_B_address_reg, HB1_ram_block2a1_PORT_A_write_enable_reg, HB1_ram_block2a1_PORT_B_write_enable_reg, , , HB1_ram_block2a1_clock_0, HB1_ram_block2a1_clock_1, HB1_ram_block2a1_clock_enable_0, HB1_ram_block2a1_clock_enable_1, , );
HB1_ram_block2a1_PORT_A_data_out_reg = DFFE(HB1_ram_block2a1_PORT_A_data_out, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1M101Q = HB1_ram_block2a1_PORT_A_data_out_reg[4];

--HB1M102Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a1~PORTADATAOUT5 at M4K_X41_Y7
HB1_ram_block2a1_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a1_PORT_A_data_in_reg = DFFE(HB1_ram_block2a1_PORT_A_data_in, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_data_in = ~GND;
HB1_ram_block2a1_PORT_B_data_in_reg = DFFE(HB1_ram_block2a1_PORT_B_data_in, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a1_PORT_A_address_reg = DFFE(HB1_ram_block2a1_PORT_A_address, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a1_PORT_B_address_reg = DFFE(HB1_ram_block2a1_PORT_B_address, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_write_enable = GND;
HB1_ram_block2a1_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_A_write_enable, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_write_enable = GND;
HB1_ram_block2a1_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_B_write_enable, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a1_clock_1 = GND;
HB1_ram_block2a1_clock_enable_0 = JB3_w_anode2869w[3];
HB1_ram_block2a1_clock_enable_1 = GND;
HB1_ram_block2a1_PORT_A_data_out = MEMORY(HB1_ram_block2a1_PORT_A_data_in_reg, HB1_ram_block2a1_PORT_B_data_in_reg, HB1_ram_block2a1_PORT_A_address_reg, HB1_ram_block2a1_PORT_B_address_reg, HB1_ram_block2a1_PORT_A_write_enable_reg, HB1_ram_block2a1_PORT_B_write_enable_reg, , , HB1_ram_block2a1_clock_0, HB1_ram_block2a1_clock_1, HB1_ram_block2a1_clock_enable_0, HB1_ram_block2a1_clock_enable_1, , );
HB1_ram_block2a1_PORT_A_data_out_reg = DFFE(HB1_ram_block2a1_PORT_A_data_out, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1M102Q = HB1_ram_block2a1_PORT_A_data_out_reg[5];

--HB1M103Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a1~PORTADATAOUT6 at M4K_X41_Y7
HB1_ram_block2a1_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a1_PORT_A_data_in_reg = DFFE(HB1_ram_block2a1_PORT_A_data_in, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_data_in = ~GND;
HB1_ram_block2a1_PORT_B_data_in_reg = DFFE(HB1_ram_block2a1_PORT_B_data_in, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a1_PORT_A_address_reg = DFFE(HB1_ram_block2a1_PORT_A_address, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a1_PORT_B_address_reg = DFFE(HB1_ram_block2a1_PORT_B_address, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_write_enable = GND;
HB1_ram_block2a1_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_A_write_enable, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_write_enable = GND;
HB1_ram_block2a1_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_B_write_enable, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a1_clock_1 = GND;
HB1_ram_block2a1_clock_enable_0 = JB3_w_anode2869w[3];
HB1_ram_block2a1_clock_enable_1 = GND;
HB1_ram_block2a1_PORT_A_data_out = MEMORY(HB1_ram_block2a1_PORT_A_data_in_reg, HB1_ram_block2a1_PORT_B_data_in_reg, HB1_ram_block2a1_PORT_A_address_reg, HB1_ram_block2a1_PORT_B_address_reg, HB1_ram_block2a1_PORT_A_write_enable_reg, HB1_ram_block2a1_PORT_B_write_enable_reg, , , HB1_ram_block2a1_clock_0, HB1_ram_block2a1_clock_1, HB1_ram_block2a1_clock_enable_0, HB1_ram_block2a1_clock_enable_1, , );
HB1_ram_block2a1_PORT_A_data_out_reg = DFFE(HB1_ram_block2a1_PORT_A_data_out, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1M103Q = HB1_ram_block2a1_PORT_A_data_out_reg[6];

--HB1M104Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a1~PORTADATAOUT7 at M4K_X41_Y7
HB1_ram_block2a1_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a1_PORT_A_data_in_reg = DFFE(HB1_ram_block2a1_PORT_A_data_in, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_data_in = ~GND;
HB1_ram_block2a1_PORT_B_data_in_reg = DFFE(HB1_ram_block2a1_PORT_B_data_in, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a1_PORT_A_address_reg = DFFE(HB1_ram_block2a1_PORT_A_address, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a1_PORT_B_address_reg = DFFE(HB1_ram_block2a1_PORT_B_address, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_PORT_A_write_enable = GND;
HB1_ram_block2a1_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_A_write_enable, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1_ram_block2a1_PORT_B_write_enable = GND;
HB1_ram_block2a1_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a1_PORT_B_write_enable, HB1_ram_block2a1_clock_1, , , HB1_ram_block2a1_clock_enable_1);
HB1_ram_block2a1_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a1_clock_1 = GND;
HB1_ram_block2a1_clock_enable_0 = JB3_w_anode2869w[3];
HB1_ram_block2a1_clock_enable_1 = GND;
HB1_ram_block2a1_PORT_A_data_out = MEMORY(HB1_ram_block2a1_PORT_A_data_in_reg, HB1_ram_block2a1_PORT_B_data_in_reg, HB1_ram_block2a1_PORT_A_address_reg, HB1_ram_block2a1_PORT_B_address_reg, HB1_ram_block2a1_PORT_A_write_enable_reg, HB1_ram_block2a1_PORT_B_write_enable_reg, , , HB1_ram_block2a1_clock_0, HB1_ram_block2a1_clock_1, HB1_ram_block2a1_clock_enable_0, HB1_ram_block2a1_clock_enable_1, , );
HB1_ram_block2a1_PORT_A_data_out_reg = DFFE(HB1_ram_block2a1_PORT_A_data_out, HB1_ram_block2a1_clock_0, , , HB1_ram_block2a1_clock_enable_0);
HB1M104Q = HB1_ram_block2a1_PORT_A_data_out_reg[7];


--HB1_ram_block2a0 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a0 at M4K_X41_Y3
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a0_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a0_PORT_A_data_in_reg = DFFE(HB1_ram_block2a0_PORT_A_data_in, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_data_in = ~GND;
HB1_ram_block2a0_PORT_B_data_in_reg = DFFE(HB1_ram_block2a0_PORT_B_data_in, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a0_PORT_A_address_reg = DFFE(HB1_ram_block2a0_PORT_A_address, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a0_PORT_B_address_reg = DFFE(HB1_ram_block2a0_PORT_B_address, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_write_enable = GND;
HB1_ram_block2a0_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_A_write_enable, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_write_enable = GND;
HB1_ram_block2a0_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_B_write_enable, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a0_clock_1 = GND;
HB1_ram_block2a0_clock_enable_0 = JB3_w_anode2852w[3];
HB1_ram_block2a0_PORT_A_data_out = MEMORY(HB1_ram_block2a0_PORT_A_data_in_reg, HB1_ram_block2a0_PORT_B_data_in_reg, HB1_ram_block2a0_PORT_A_address_reg, HB1_ram_block2a0_PORT_B_address_reg, HB1_ram_block2a0_PORT_A_write_enable_reg, HB1_ram_block2a0_PORT_B_write_enable_reg, , , HB1_ram_block2a0_clock_0, HB1_ram_block2a0_clock_1, HB1_ram_block2a0_clock_enable_0, , , );
HB1_ram_block2a0_PORT_A_data_out_reg = DFFE(HB1_ram_block2a0_PORT_A_data_out, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0 = HB1_ram_block2a0_PORT_A_data_out_reg[0];

--HB1M45Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a0~PORTADATAOUT1 at M4K_X41_Y3
HB1_ram_block2a0_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a0_PORT_A_data_in_reg = DFFE(HB1_ram_block2a0_PORT_A_data_in, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_data_in = ~GND;
HB1_ram_block2a0_PORT_B_data_in_reg = DFFE(HB1_ram_block2a0_PORT_B_data_in, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a0_PORT_A_address_reg = DFFE(HB1_ram_block2a0_PORT_A_address, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a0_PORT_B_address_reg = DFFE(HB1_ram_block2a0_PORT_B_address, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_write_enable = GND;
HB1_ram_block2a0_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_A_write_enable, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_write_enable = GND;
HB1_ram_block2a0_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_B_write_enable, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a0_clock_1 = GND;
HB1_ram_block2a0_clock_enable_0 = JB3_w_anode2852w[3];
HB1_ram_block2a0_PORT_A_data_out = MEMORY(HB1_ram_block2a0_PORT_A_data_in_reg, HB1_ram_block2a0_PORT_B_data_in_reg, HB1_ram_block2a0_PORT_A_address_reg, HB1_ram_block2a0_PORT_B_address_reg, HB1_ram_block2a0_PORT_A_write_enable_reg, HB1_ram_block2a0_PORT_B_write_enable_reg, , , HB1_ram_block2a0_clock_0, HB1_ram_block2a0_clock_1, HB1_ram_block2a0_clock_enable_0, , , );
HB1_ram_block2a0_PORT_A_data_out_reg = DFFE(HB1_ram_block2a0_PORT_A_data_out, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1M45Q = HB1_ram_block2a0_PORT_A_data_out_reg[1];

--HB1M46Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a0~PORTADATAOUT2 at M4K_X41_Y3
HB1_ram_block2a0_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a0_PORT_A_data_in_reg = DFFE(HB1_ram_block2a0_PORT_A_data_in, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_data_in = ~GND;
HB1_ram_block2a0_PORT_B_data_in_reg = DFFE(HB1_ram_block2a0_PORT_B_data_in, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a0_PORT_A_address_reg = DFFE(HB1_ram_block2a0_PORT_A_address, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a0_PORT_B_address_reg = DFFE(HB1_ram_block2a0_PORT_B_address, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_write_enable = GND;
HB1_ram_block2a0_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_A_write_enable, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_write_enable = GND;
HB1_ram_block2a0_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_B_write_enable, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a0_clock_1 = GND;
HB1_ram_block2a0_clock_enable_0 = JB3_w_anode2852w[3];
HB1_ram_block2a0_PORT_A_data_out = MEMORY(HB1_ram_block2a0_PORT_A_data_in_reg, HB1_ram_block2a0_PORT_B_data_in_reg, HB1_ram_block2a0_PORT_A_address_reg, HB1_ram_block2a0_PORT_B_address_reg, HB1_ram_block2a0_PORT_A_write_enable_reg, HB1_ram_block2a0_PORT_B_write_enable_reg, , , HB1_ram_block2a0_clock_0, HB1_ram_block2a0_clock_1, HB1_ram_block2a0_clock_enable_0, , , );
HB1_ram_block2a0_PORT_A_data_out_reg = DFFE(HB1_ram_block2a0_PORT_A_data_out, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1M46Q = HB1_ram_block2a0_PORT_A_data_out_reg[2];

--HB1M47Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a0~PORTADATAOUT3 at M4K_X41_Y3
HB1_ram_block2a0_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a0_PORT_A_data_in_reg = DFFE(HB1_ram_block2a0_PORT_A_data_in, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_data_in = ~GND;
HB1_ram_block2a0_PORT_B_data_in_reg = DFFE(HB1_ram_block2a0_PORT_B_data_in, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a0_PORT_A_address_reg = DFFE(HB1_ram_block2a0_PORT_A_address, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a0_PORT_B_address_reg = DFFE(HB1_ram_block2a0_PORT_B_address, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_write_enable = GND;
HB1_ram_block2a0_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_A_write_enable, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_write_enable = GND;
HB1_ram_block2a0_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_B_write_enable, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a0_clock_1 = GND;
HB1_ram_block2a0_clock_enable_0 = JB3_w_anode2852w[3];
HB1_ram_block2a0_PORT_A_data_out = MEMORY(HB1_ram_block2a0_PORT_A_data_in_reg, HB1_ram_block2a0_PORT_B_data_in_reg, HB1_ram_block2a0_PORT_A_address_reg, HB1_ram_block2a0_PORT_B_address_reg, HB1_ram_block2a0_PORT_A_write_enable_reg, HB1_ram_block2a0_PORT_B_write_enable_reg, , , HB1_ram_block2a0_clock_0, HB1_ram_block2a0_clock_1, HB1_ram_block2a0_clock_enable_0, , , );
HB1_ram_block2a0_PORT_A_data_out_reg = DFFE(HB1_ram_block2a0_PORT_A_data_out, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1M47Q = HB1_ram_block2a0_PORT_A_data_out_reg[3];

--HB1M48Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a0~PORTADATAOUT4 at M4K_X41_Y3
HB1_ram_block2a0_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a0_PORT_A_data_in_reg = DFFE(HB1_ram_block2a0_PORT_A_data_in, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_data_in = ~GND;
HB1_ram_block2a0_PORT_B_data_in_reg = DFFE(HB1_ram_block2a0_PORT_B_data_in, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a0_PORT_A_address_reg = DFFE(HB1_ram_block2a0_PORT_A_address, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a0_PORT_B_address_reg = DFFE(HB1_ram_block2a0_PORT_B_address, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_write_enable = GND;
HB1_ram_block2a0_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_A_write_enable, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_write_enable = GND;
HB1_ram_block2a0_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_B_write_enable, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a0_clock_1 = GND;
HB1_ram_block2a0_clock_enable_0 = JB3_w_anode2852w[3];
HB1_ram_block2a0_PORT_A_data_out = MEMORY(HB1_ram_block2a0_PORT_A_data_in_reg, HB1_ram_block2a0_PORT_B_data_in_reg, HB1_ram_block2a0_PORT_A_address_reg, HB1_ram_block2a0_PORT_B_address_reg, HB1_ram_block2a0_PORT_A_write_enable_reg, HB1_ram_block2a0_PORT_B_write_enable_reg, , , HB1_ram_block2a0_clock_0, HB1_ram_block2a0_clock_1, HB1_ram_block2a0_clock_enable_0, , , );
HB1_ram_block2a0_PORT_A_data_out_reg = DFFE(HB1_ram_block2a0_PORT_A_data_out, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1M48Q = HB1_ram_block2a0_PORT_A_data_out_reg[4];

--HB1M49Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a0~PORTADATAOUT5 at M4K_X41_Y3
HB1_ram_block2a0_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a0_PORT_A_data_in_reg = DFFE(HB1_ram_block2a0_PORT_A_data_in, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_data_in = ~GND;
HB1_ram_block2a0_PORT_B_data_in_reg = DFFE(HB1_ram_block2a0_PORT_B_data_in, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a0_PORT_A_address_reg = DFFE(HB1_ram_block2a0_PORT_A_address, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a0_PORT_B_address_reg = DFFE(HB1_ram_block2a0_PORT_B_address, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_write_enable = GND;
HB1_ram_block2a0_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_A_write_enable, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_write_enable = GND;
HB1_ram_block2a0_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_B_write_enable, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a0_clock_1 = GND;
HB1_ram_block2a0_clock_enable_0 = JB3_w_anode2852w[3];
HB1_ram_block2a0_PORT_A_data_out = MEMORY(HB1_ram_block2a0_PORT_A_data_in_reg, HB1_ram_block2a0_PORT_B_data_in_reg, HB1_ram_block2a0_PORT_A_address_reg, HB1_ram_block2a0_PORT_B_address_reg, HB1_ram_block2a0_PORT_A_write_enable_reg, HB1_ram_block2a0_PORT_B_write_enable_reg, , , HB1_ram_block2a0_clock_0, HB1_ram_block2a0_clock_1, HB1_ram_block2a0_clock_enable_0, , , );
HB1_ram_block2a0_PORT_A_data_out_reg = DFFE(HB1_ram_block2a0_PORT_A_data_out, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1M49Q = HB1_ram_block2a0_PORT_A_data_out_reg[5];

--HB1M50Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a0~PORTADATAOUT6 at M4K_X41_Y3
HB1_ram_block2a0_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a0_PORT_A_data_in_reg = DFFE(HB1_ram_block2a0_PORT_A_data_in, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_data_in = ~GND;
HB1_ram_block2a0_PORT_B_data_in_reg = DFFE(HB1_ram_block2a0_PORT_B_data_in, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a0_PORT_A_address_reg = DFFE(HB1_ram_block2a0_PORT_A_address, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a0_PORT_B_address_reg = DFFE(HB1_ram_block2a0_PORT_B_address, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_write_enable = GND;
HB1_ram_block2a0_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_A_write_enable, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_write_enable = GND;
HB1_ram_block2a0_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_B_write_enable, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a0_clock_1 = GND;
HB1_ram_block2a0_clock_enable_0 = JB3_w_anode2852w[3];
HB1_ram_block2a0_PORT_A_data_out = MEMORY(HB1_ram_block2a0_PORT_A_data_in_reg, HB1_ram_block2a0_PORT_B_data_in_reg, HB1_ram_block2a0_PORT_A_address_reg, HB1_ram_block2a0_PORT_B_address_reg, HB1_ram_block2a0_PORT_A_write_enable_reg, HB1_ram_block2a0_PORT_B_write_enable_reg, , , HB1_ram_block2a0_clock_0, HB1_ram_block2a0_clock_1, HB1_ram_block2a0_clock_enable_0, , , );
HB1_ram_block2a0_PORT_A_data_out_reg = DFFE(HB1_ram_block2a0_PORT_A_data_out, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1M50Q = HB1_ram_block2a0_PORT_A_data_out_reg[6];

--HB1M51Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a0~PORTADATAOUT7 at M4K_X41_Y3
HB1_ram_block2a0_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a0_PORT_A_data_in_reg = DFFE(HB1_ram_block2a0_PORT_A_data_in, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_data_in = ~GND;
HB1_ram_block2a0_PORT_B_data_in_reg = DFFE(HB1_ram_block2a0_PORT_B_data_in, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a0_PORT_A_address_reg = DFFE(HB1_ram_block2a0_PORT_A_address, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a0_PORT_B_address_reg = DFFE(HB1_ram_block2a0_PORT_B_address, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_PORT_A_write_enable = GND;
HB1_ram_block2a0_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_A_write_enable, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1_ram_block2a0_PORT_B_write_enable = GND;
HB1_ram_block2a0_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a0_PORT_B_write_enable, HB1_ram_block2a0_clock_1, , , );
HB1_ram_block2a0_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a0_clock_1 = GND;
HB1_ram_block2a0_clock_enable_0 = JB3_w_anode2852w[3];
HB1_ram_block2a0_PORT_A_data_out = MEMORY(HB1_ram_block2a0_PORT_A_data_in_reg, HB1_ram_block2a0_PORT_B_data_in_reg, HB1_ram_block2a0_PORT_A_address_reg, HB1_ram_block2a0_PORT_B_address_reg, HB1_ram_block2a0_PORT_A_write_enable_reg, HB1_ram_block2a0_PORT_B_write_enable_reg, , , HB1_ram_block2a0_clock_0, HB1_ram_block2a0_clock_1, HB1_ram_block2a0_clock_enable_0, , , );
HB1_ram_block2a0_PORT_A_data_out_reg = DFFE(HB1_ram_block2a0_PORT_A_data_out, HB1_ram_block2a0_clock_0, , , HB1_ram_block2a0_clock_enable_0);
HB1M51Q = HB1_ram_block2a0_PORT_A_data_out_reg[7];


--KB1L218 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6473w~281 at LCCOMB_X40_Y8_N16
KB1L218 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1M102Q) # !HB1_address_reg_a[6] & !HB1_address_reg_a[7] & (HB1M49Q);


--HB1_ram_block2a3 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a3 at M4K_X17_Y2
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a3_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a3_PORT_A_data_in_reg = DFFE(HB1_ram_block2a3_PORT_A_data_in, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_data_in = ~GND;
HB1_ram_block2a3_PORT_B_data_in_reg = DFFE(HB1_ram_block2a3_PORT_B_data_in, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a3_PORT_A_address_reg = DFFE(HB1_ram_block2a3_PORT_A_address, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a3_PORT_B_address_reg = DFFE(HB1_ram_block2a3_PORT_B_address, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_write_enable = GND;
HB1_ram_block2a3_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_A_write_enable, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_write_enable = GND;
HB1_ram_block2a3_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_B_write_enable, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a3_clock_1 = GND;
HB1_ram_block2a3_clock_enable_0 = JB3_w_anode2889w[3];
HB1_ram_block2a3_clock_enable_1 = GND;
HB1_ram_block2a3_PORT_A_data_out = MEMORY(HB1_ram_block2a3_PORT_A_data_in_reg, HB1_ram_block2a3_PORT_B_data_in_reg, HB1_ram_block2a3_PORT_A_address_reg, HB1_ram_block2a3_PORT_B_address_reg, HB1_ram_block2a3_PORT_A_write_enable_reg, HB1_ram_block2a3_PORT_B_write_enable_reg, , , HB1_ram_block2a3_clock_0, HB1_ram_block2a3_clock_1, HB1_ram_block2a3_clock_enable_0, HB1_ram_block2a3_clock_enable_1, , );
HB1_ram_block2a3_PORT_A_data_out_reg = DFFE(HB1_ram_block2a3_PORT_A_data_out, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3 = HB1_ram_block2a3_PORT_A_data_out_reg[0];

--HB1M204Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a3~PORTADATAOUT1 at M4K_X17_Y2
HB1_ram_block2a3_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a3_PORT_A_data_in_reg = DFFE(HB1_ram_block2a3_PORT_A_data_in, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_data_in = ~GND;
HB1_ram_block2a3_PORT_B_data_in_reg = DFFE(HB1_ram_block2a3_PORT_B_data_in, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a3_PORT_A_address_reg = DFFE(HB1_ram_block2a3_PORT_A_address, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a3_PORT_B_address_reg = DFFE(HB1_ram_block2a3_PORT_B_address, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_write_enable = GND;
HB1_ram_block2a3_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_A_write_enable, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_write_enable = GND;
HB1_ram_block2a3_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_B_write_enable, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a3_clock_1 = GND;
HB1_ram_block2a3_clock_enable_0 = JB3_w_anode2889w[3];
HB1_ram_block2a3_clock_enable_1 = GND;
HB1_ram_block2a3_PORT_A_data_out = MEMORY(HB1_ram_block2a3_PORT_A_data_in_reg, HB1_ram_block2a3_PORT_B_data_in_reg, HB1_ram_block2a3_PORT_A_address_reg, HB1_ram_block2a3_PORT_B_address_reg, HB1_ram_block2a3_PORT_A_write_enable_reg, HB1_ram_block2a3_PORT_B_write_enable_reg, , , HB1_ram_block2a3_clock_0, HB1_ram_block2a3_clock_1, HB1_ram_block2a3_clock_enable_0, HB1_ram_block2a3_clock_enable_1, , );
HB1_ram_block2a3_PORT_A_data_out_reg = DFFE(HB1_ram_block2a3_PORT_A_data_out, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1M204Q = HB1_ram_block2a3_PORT_A_data_out_reg[1];

--HB1M205Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a3~PORTADATAOUT2 at M4K_X17_Y2
HB1_ram_block2a3_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a3_PORT_A_data_in_reg = DFFE(HB1_ram_block2a3_PORT_A_data_in, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_data_in = ~GND;
HB1_ram_block2a3_PORT_B_data_in_reg = DFFE(HB1_ram_block2a3_PORT_B_data_in, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a3_PORT_A_address_reg = DFFE(HB1_ram_block2a3_PORT_A_address, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a3_PORT_B_address_reg = DFFE(HB1_ram_block2a3_PORT_B_address, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_write_enable = GND;
HB1_ram_block2a3_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_A_write_enable, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_write_enable = GND;
HB1_ram_block2a3_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_B_write_enable, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a3_clock_1 = GND;
HB1_ram_block2a3_clock_enable_0 = JB3_w_anode2889w[3];
HB1_ram_block2a3_clock_enable_1 = GND;
HB1_ram_block2a3_PORT_A_data_out = MEMORY(HB1_ram_block2a3_PORT_A_data_in_reg, HB1_ram_block2a3_PORT_B_data_in_reg, HB1_ram_block2a3_PORT_A_address_reg, HB1_ram_block2a3_PORT_B_address_reg, HB1_ram_block2a3_PORT_A_write_enable_reg, HB1_ram_block2a3_PORT_B_write_enable_reg, , , HB1_ram_block2a3_clock_0, HB1_ram_block2a3_clock_1, HB1_ram_block2a3_clock_enable_0, HB1_ram_block2a3_clock_enable_1, , );
HB1_ram_block2a3_PORT_A_data_out_reg = DFFE(HB1_ram_block2a3_PORT_A_data_out, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1M205Q = HB1_ram_block2a3_PORT_A_data_out_reg[2];

--HB1M206Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a3~PORTADATAOUT3 at M4K_X17_Y2
HB1_ram_block2a3_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a3_PORT_A_data_in_reg = DFFE(HB1_ram_block2a3_PORT_A_data_in, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_data_in = ~GND;
HB1_ram_block2a3_PORT_B_data_in_reg = DFFE(HB1_ram_block2a3_PORT_B_data_in, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a3_PORT_A_address_reg = DFFE(HB1_ram_block2a3_PORT_A_address, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a3_PORT_B_address_reg = DFFE(HB1_ram_block2a3_PORT_B_address, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_write_enable = GND;
HB1_ram_block2a3_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_A_write_enable, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_write_enable = GND;
HB1_ram_block2a3_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_B_write_enable, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a3_clock_1 = GND;
HB1_ram_block2a3_clock_enable_0 = JB3_w_anode2889w[3];
HB1_ram_block2a3_clock_enable_1 = GND;
HB1_ram_block2a3_PORT_A_data_out = MEMORY(HB1_ram_block2a3_PORT_A_data_in_reg, HB1_ram_block2a3_PORT_B_data_in_reg, HB1_ram_block2a3_PORT_A_address_reg, HB1_ram_block2a3_PORT_B_address_reg, HB1_ram_block2a3_PORT_A_write_enable_reg, HB1_ram_block2a3_PORT_B_write_enable_reg, , , HB1_ram_block2a3_clock_0, HB1_ram_block2a3_clock_1, HB1_ram_block2a3_clock_enable_0, HB1_ram_block2a3_clock_enable_1, , );
HB1_ram_block2a3_PORT_A_data_out_reg = DFFE(HB1_ram_block2a3_PORT_A_data_out, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1M206Q = HB1_ram_block2a3_PORT_A_data_out_reg[3];

--HB1M207Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a3~PORTADATAOUT4 at M4K_X17_Y2
HB1_ram_block2a3_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a3_PORT_A_data_in_reg = DFFE(HB1_ram_block2a3_PORT_A_data_in, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_data_in = ~GND;
HB1_ram_block2a3_PORT_B_data_in_reg = DFFE(HB1_ram_block2a3_PORT_B_data_in, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a3_PORT_A_address_reg = DFFE(HB1_ram_block2a3_PORT_A_address, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a3_PORT_B_address_reg = DFFE(HB1_ram_block2a3_PORT_B_address, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_write_enable = GND;
HB1_ram_block2a3_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_A_write_enable, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_write_enable = GND;
HB1_ram_block2a3_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_B_write_enable, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a3_clock_1 = GND;
HB1_ram_block2a3_clock_enable_0 = JB3_w_anode2889w[3];
HB1_ram_block2a3_clock_enable_1 = GND;
HB1_ram_block2a3_PORT_A_data_out = MEMORY(HB1_ram_block2a3_PORT_A_data_in_reg, HB1_ram_block2a3_PORT_B_data_in_reg, HB1_ram_block2a3_PORT_A_address_reg, HB1_ram_block2a3_PORT_B_address_reg, HB1_ram_block2a3_PORT_A_write_enable_reg, HB1_ram_block2a3_PORT_B_write_enable_reg, , , HB1_ram_block2a3_clock_0, HB1_ram_block2a3_clock_1, HB1_ram_block2a3_clock_enable_0, HB1_ram_block2a3_clock_enable_1, , );
HB1_ram_block2a3_PORT_A_data_out_reg = DFFE(HB1_ram_block2a3_PORT_A_data_out, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1M207Q = HB1_ram_block2a3_PORT_A_data_out_reg[4];

--HB1M208Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a3~PORTADATAOUT5 at M4K_X17_Y2
HB1_ram_block2a3_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a3_PORT_A_data_in_reg = DFFE(HB1_ram_block2a3_PORT_A_data_in, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_data_in = ~GND;
HB1_ram_block2a3_PORT_B_data_in_reg = DFFE(HB1_ram_block2a3_PORT_B_data_in, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a3_PORT_A_address_reg = DFFE(HB1_ram_block2a3_PORT_A_address, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a3_PORT_B_address_reg = DFFE(HB1_ram_block2a3_PORT_B_address, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_write_enable = GND;
HB1_ram_block2a3_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_A_write_enable, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_write_enable = GND;
HB1_ram_block2a3_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_B_write_enable, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a3_clock_1 = GND;
HB1_ram_block2a3_clock_enable_0 = JB3_w_anode2889w[3];
HB1_ram_block2a3_clock_enable_1 = GND;
HB1_ram_block2a3_PORT_A_data_out = MEMORY(HB1_ram_block2a3_PORT_A_data_in_reg, HB1_ram_block2a3_PORT_B_data_in_reg, HB1_ram_block2a3_PORT_A_address_reg, HB1_ram_block2a3_PORT_B_address_reg, HB1_ram_block2a3_PORT_A_write_enable_reg, HB1_ram_block2a3_PORT_B_write_enable_reg, , , HB1_ram_block2a3_clock_0, HB1_ram_block2a3_clock_1, HB1_ram_block2a3_clock_enable_0, HB1_ram_block2a3_clock_enable_1, , );
HB1_ram_block2a3_PORT_A_data_out_reg = DFFE(HB1_ram_block2a3_PORT_A_data_out, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1M208Q = HB1_ram_block2a3_PORT_A_data_out_reg[5];

--HB1M209Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a3~PORTADATAOUT6 at M4K_X17_Y2
HB1_ram_block2a3_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a3_PORT_A_data_in_reg = DFFE(HB1_ram_block2a3_PORT_A_data_in, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_data_in = ~GND;
HB1_ram_block2a3_PORT_B_data_in_reg = DFFE(HB1_ram_block2a3_PORT_B_data_in, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a3_PORT_A_address_reg = DFFE(HB1_ram_block2a3_PORT_A_address, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a3_PORT_B_address_reg = DFFE(HB1_ram_block2a3_PORT_B_address, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_write_enable = GND;
HB1_ram_block2a3_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_A_write_enable, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_write_enable = GND;
HB1_ram_block2a3_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_B_write_enable, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a3_clock_1 = GND;
HB1_ram_block2a3_clock_enable_0 = JB3_w_anode2889w[3];
HB1_ram_block2a3_clock_enable_1 = GND;
HB1_ram_block2a3_PORT_A_data_out = MEMORY(HB1_ram_block2a3_PORT_A_data_in_reg, HB1_ram_block2a3_PORT_B_data_in_reg, HB1_ram_block2a3_PORT_A_address_reg, HB1_ram_block2a3_PORT_B_address_reg, HB1_ram_block2a3_PORT_A_write_enable_reg, HB1_ram_block2a3_PORT_B_write_enable_reg, , , HB1_ram_block2a3_clock_0, HB1_ram_block2a3_clock_1, HB1_ram_block2a3_clock_enable_0, HB1_ram_block2a3_clock_enable_1, , );
HB1_ram_block2a3_PORT_A_data_out_reg = DFFE(HB1_ram_block2a3_PORT_A_data_out, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1M209Q = HB1_ram_block2a3_PORT_A_data_out_reg[6];

--HB1M210Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a3~PORTADATAOUT7 at M4K_X17_Y2
HB1_ram_block2a3_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a3_PORT_A_data_in_reg = DFFE(HB1_ram_block2a3_PORT_A_data_in, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_data_in = ~GND;
HB1_ram_block2a3_PORT_B_data_in_reg = DFFE(HB1_ram_block2a3_PORT_B_data_in, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a3_PORT_A_address_reg = DFFE(HB1_ram_block2a3_PORT_A_address, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a3_PORT_B_address_reg = DFFE(HB1_ram_block2a3_PORT_B_address, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_PORT_A_write_enable = GND;
HB1_ram_block2a3_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_A_write_enable, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1_ram_block2a3_PORT_B_write_enable = GND;
HB1_ram_block2a3_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a3_PORT_B_write_enable, HB1_ram_block2a3_clock_1, , , HB1_ram_block2a3_clock_enable_1);
HB1_ram_block2a3_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a3_clock_1 = GND;
HB1_ram_block2a3_clock_enable_0 = JB3_w_anode2889w[3];
HB1_ram_block2a3_clock_enable_1 = GND;
HB1_ram_block2a3_PORT_A_data_out = MEMORY(HB1_ram_block2a3_PORT_A_data_in_reg, HB1_ram_block2a3_PORT_B_data_in_reg, HB1_ram_block2a3_PORT_A_address_reg, HB1_ram_block2a3_PORT_B_address_reg, HB1_ram_block2a3_PORT_A_write_enable_reg, HB1_ram_block2a3_PORT_B_write_enable_reg, , , HB1_ram_block2a3_clock_0, HB1_ram_block2a3_clock_1, HB1_ram_block2a3_clock_enable_0, HB1_ram_block2a3_clock_enable_1, , );
HB1_ram_block2a3_PORT_A_data_out_reg = DFFE(HB1_ram_block2a3_PORT_A_data_out, HB1_ram_block2a3_clock_0, , , HB1_ram_block2a3_clock_enable_0);
HB1M210Q = HB1_ram_block2a3_PORT_A_data_out_reg[7];


--KB1L219 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6473w~282 at LCCOMB_X40_Y7_N12
KB1L219 = KB1L218 & (HB1M208Q # !HB1_address_reg_a[7]) # !KB1L218 & (HB1M155Q & HB1_address_reg_a[7]);


--KB1L237 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~578 at LCCOMB_X40_Y7_N22
KB1L237 = KB1L236 & (HB1_address_reg_a[11] & (KB1L231) # !HB1_address_reg_a[11] & KB1L219);


--HB1_ram_block2a41 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a41 at M4K_X41_Y15
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a41_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a41_PORT_A_data_in_reg = DFFE(HB1_ram_block2a41_PORT_A_data_in, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_data_in = ~GND;
HB1_ram_block2a41_PORT_B_data_in_reg = DFFE(HB1_ram_block2a41_PORT_B_data_in, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a41_PORT_A_address_reg = DFFE(HB1_ram_block2a41_PORT_A_address, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a41_PORT_B_address_reg = DFFE(HB1_ram_block2a41_PORT_B_address, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_write_enable = GND;
HB1_ram_block2a41_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_A_write_enable, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_write_enable = GND;
HB1_ram_block2a41_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_B_write_enable, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a41_clock_1 = GND;
HB1_ram_block2a41_clock_enable_0 = JB3_w_anode3335w[3];
HB1_ram_block2a41_clock_enable_1 = GND;
HB1_ram_block2a41_PORT_A_data_out = MEMORY(HB1_ram_block2a41_PORT_A_data_in_reg, HB1_ram_block2a41_PORT_B_data_in_reg, HB1_ram_block2a41_PORT_A_address_reg, HB1_ram_block2a41_PORT_B_address_reg, HB1_ram_block2a41_PORT_A_write_enable_reg, HB1_ram_block2a41_PORT_B_write_enable_reg, , , HB1_ram_block2a41_clock_0, HB1_ram_block2a41_clock_1, HB1_ram_block2a41_clock_enable_0, HB1_ram_block2a41_clock_enable_1, , );
HB1_ram_block2a41_PORT_A_data_out_reg = DFFE(HB1_ram_block2a41_PORT_A_data_out, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41 = HB1_ram_block2a41_PORT_A_data_out_reg[0];

--HB1M2218Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a41~PORTADATAOUT1 at M4K_X41_Y15
HB1_ram_block2a41_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a41_PORT_A_data_in_reg = DFFE(HB1_ram_block2a41_PORT_A_data_in, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_data_in = ~GND;
HB1_ram_block2a41_PORT_B_data_in_reg = DFFE(HB1_ram_block2a41_PORT_B_data_in, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a41_PORT_A_address_reg = DFFE(HB1_ram_block2a41_PORT_A_address, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a41_PORT_B_address_reg = DFFE(HB1_ram_block2a41_PORT_B_address, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_write_enable = GND;
HB1_ram_block2a41_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_A_write_enable, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_write_enable = GND;
HB1_ram_block2a41_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_B_write_enable, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a41_clock_1 = GND;
HB1_ram_block2a41_clock_enable_0 = JB3_w_anode3335w[3];
HB1_ram_block2a41_clock_enable_1 = GND;
HB1_ram_block2a41_PORT_A_data_out = MEMORY(HB1_ram_block2a41_PORT_A_data_in_reg, HB1_ram_block2a41_PORT_B_data_in_reg, HB1_ram_block2a41_PORT_A_address_reg, HB1_ram_block2a41_PORT_B_address_reg, HB1_ram_block2a41_PORT_A_write_enable_reg, HB1_ram_block2a41_PORT_B_write_enable_reg, , , HB1_ram_block2a41_clock_0, HB1_ram_block2a41_clock_1, HB1_ram_block2a41_clock_enable_0, HB1_ram_block2a41_clock_enable_1, , );
HB1_ram_block2a41_PORT_A_data_out_reg = DFFE(HB1_ram_block2a41_PORT_A_data_out, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1M2218Q = HB1_ram_block2a41_PORT_A_data_out_reg[1];

--HB1M2219Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a41~PORTADATAOUT2 at M4K_X41_Y15
HB1_ram_block2a41_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a41_PORT_A_data_in_reg = DFFE(HB1_ram_block2a41_PORT_A_data_in, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_data_in = ~GND;
HB1_ram_block2a41_PORT_B_data_in_reg = DFFE(HB1_ram_block2a41_PORT_B_data_in, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a41_PORT_A_address_reg = DFFE(HB1_ram_block2a41_PORT_A_address, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a41_PORT_B_address_reg = DFFE(HB1_ram_block2a41_PORT_B_address, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_write_enable = GND;
HB1_ram_block2a41_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_A_write_enable, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_write_enable = GND;
HB1_ram_block2a41_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_B_write_enable, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a41_clock_1 = GND;
HB1_ram_block2a41_clock_enable_0 = JB3_w_anode3335w[3];
HB1_ram_block2a41_clock_enable_1 = GND;
HB1_ram_block2a41_PORT_A_data_out = MEMORY(HB1_ram_block2a41_PORT_A_data_in_reg, HB1_ram_block2a41_PORT_B_data_in_reg, HB1_ram_block2a41_PORT_A_address_reg, HB1_ram_block2a41_PORT_B_address_reg, HB1_ram_block2a41_PORT_A_write_enable_reg, HB1_ram_block2a41_PORT_B_write_enable_reg, , , HB1_ram_block2a41_clock_0, HB1_ram_block2a41_clock_1, HB1_ram_block2a41_clock_enable_0, HB1_ram_block2a41_clock_enable_1, , );
HB1_ram_block2a41_PORT_A_data_out_reg = DFFE(HB1_ram_block2a41_PORT_A_data_out, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1M2219Q = HB1_ram_block2a41_PORT_A_data_out_reg[2];

--HB1M2220Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a41~PORTADATAOUT3 at M4K_X41_Y15
HB1_ram_block2a41_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a41_PORT_A_data_in_reg = DFFE(HB1_ram_block2a41_PORT_A_data_in, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_data_in = ~GND;
HB1_ram_block2a41_PORT_B_data_in_reg = DFFE(HB1_ram_block2a41_PORT_B_data_in, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a41_PORT_A_address_reg = DFFE(HB1_ram_block2a41_PORT_A_address, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a41_PORT_B_address_reg = DFFE(HB1_ram_block2a41_PORT_B_address, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_write_enable = GND;
HB1_ram_block2a41_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_A_write_enable, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_write_enable = GND;
HB1_ram_block2a41_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_B_write_enable, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a41_clock_1 = GND;
HB1_ram_block2a41_clock_enable_0 = JB3_w_anode3335w[3];
HB1_ram_block2a41_clock_enable_1 = GND;
HB1_ram_block2a41_PORT_A_data_out = MEMORY(HB1_ram_block2a41_PORT_A_data_in_reg, HB1_ram_block2a41_PORT_B_data_in_reg, HB1_ram_block2a41_PORT_A_address_reg, HB1_ram_block2a41_PORT_B_address_reg, HB1_ram_block2a41_PORT_A_write_enable_reg, HB1_ram_block2a41_PORT_B_write_enable_reg, , , HB1_ram_block2a41_clock_0, HB1_ram_block2a41_clock_1, HB1_ram_block2a41_clock_enable_0, HB1_ram_block2a41_clock_enable_1, , );
HB1_ram_block2a41_PORT_A_data_out_reg = DFFE(HB1_ram_block2a41_PORT_A_data_out, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1M2220Q = HB1_ram_block2a41_PORT_A_data_out_reg[3];

--HB1M2221Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a41~PORTADATAOUT4 at M4K_X41_Y15
HB1_ram_block2a41_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a41_PORT_A_data_in_reg = DFFE(HB1_ram_block2a41_PORT_A_data_in, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_data_in = ~GND;
HB1_ram_block2a41_PORT_B_data_in_reg = DFFE(HB1_ram_block2a41_PORT_B_data_in, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a41_PORT_A_address_reg = DFFE(HB1_ram_block2a41_PORT_A_address, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a41_PORT_B_address_reg = DFFE(HB1_ram_block2a41_PORT_B_address, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_write_enable = GND;
HB1_ram_block2a41_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_A_write_enable, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_write_enable = GND;
HB1_ram_block2a41_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_B_write_enable, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a41_clock_1 = GND;
HB1_ram_block2a41_clock_enable_0 = JB3_w_anode3335w[3];
HB1_ram_block2a41_clock_enable_1 = GND;
HB1_ram_block2a41_PORT_A_data_out = MEMORY(HB1_ram_block2a41_PORT_A_data_in_reg, HB1_ram_block2a41_PORT_B_data_in_reg, HB1_ram_block2a41_PORT_A_address_reg, HB1_ram_block2a41_PORT_B_address_reg, HB1_ram_block2a41_PORT_A_write_enable_reg, HB1_ram_block2a41_PORT_B_write_enable_reg, , , HB1_ram_block2a41_clock_0, HB1_ram_block2a41_clock_1, HB1_ram_block2a41_clock_enable_0, HB1_ram_block2a41_clock_enable_1, , );
HB1_ram_block2a41_PORT_A_data_out_reg = DFFE(HB1_ram_block2a41_PORT_A_data_out, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1M2221Q = HB1_ram_block2a41_PORT_A_data_out_reg[4];

--HB1M2222Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a41~PORTADATAOUT5 at M4K_X41_Y15
HB1_ram_block2a41_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a41_PORT_A_data_in_reg = DFFE(HB1_ram_block2a41_PORT_A_data_in, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_data_in = ~GND;
HB1_ram_block2a41_PORT_B_data_in_reg = DFFE(HB1_ram_block2a41_PORT_B_data_in, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a41_PORT_A_address_reg = DFFE(HB1_ram_block2a41_PORT_A_address, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a41_PORT_B_address_reg = DFFE(HB1_ram_block2a41_PORT_B_address, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_write_enable = GND;
HB1_ram_block2a41_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_A_write_enable, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_write_enable = GND;
HB1_ram_block2a41_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_B_write_enable, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a41_clock_1 = GND;
HB1_ram_block2a41_clock_enable_0 = JB3_w_anode3335w[3];
HB1_ram_block2a41_clock_enable_1 = GND;
HB1_ram_block2a41_PORT_A_data_out = MEMORY(HB1_ram_block2a41_PORT_A_data_in_reg, HB1_ram_block2a41_PORT_B_data_in_reg, HB1_ram_block2a41_PORT_A_address_reg, HB1_ram_block2a41_PORT_B_address_reg, HB1_ram_block2a41_PORT_A_write_enable_reg, HB1_ram_block2a41_PORT_B_write_enable_reg, , , HB1_ram_block2a41_clock_0, HB1_ram_block2a41_clock_1, HB1_ram_block2a41_clock_enable_0, HB1_ram_block2a41_clock_enable_1, , );
HB1_ram_block2a41_PORT_A_data_out_reg = DFFE(HB1_ram_block2a41_PORT_A_data_out, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1M2222Q = HB1_ram_block2a41_PORT_A_data_out_reg[5];

--HB1M2223Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a41~PORTADATAOUT6 at M4K_X41_Y15
HB1_ram_block2a41_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a41_PORT_A_data_in_reg = DFFE(HB1_ram_block2a41_PORT_A_data_in, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_data_in = ~GND;
HB1_ram_block2a41_PORT_B_data_in_reg = DFFE(HB1_ram_block2a41_PORT_B_data_in, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a41_PORT_A_address_reg = DFFE(HB1_ram_block2a41_PORT_A_address, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a41_PORT_B_address_reg = DFFE(HB1_ram_block2a41_PORT_B_address, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_write_enable = GND;
HB1_ram_block2a41_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_A_write_enable, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_write_enable = GND;
HB1_ram_block2a41_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_B_write_enable, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a41_clock_1 = GND;
HB1_ram_block2a41_clock_enable_0 = JB3_w_anode3335w[3];
HB1_ram_block2a41_clock_enable_1 = GND;
HB1_ram_block2a41_PORT_A_data_out = MEMORY(HB1_ram_block2a41_PORT_A_data_in_reg, HB1_ram_block2a41_PORT_B_data_in_reg, HB1_ram_block2a41_PORT_A_address_reg, HB1_ram_block2a41_PORT_B_address_reg, HB1_ram_block2a41_PORT_A_write_enable_reg, HB1_ram_block2a41_PORT_B_write_enable_reg, , , HB1_ram_block2a41_clock_0, HB1_ram_block2a41_clock_1, HB1_ram_block2a41_clock_enable_0, HB1_ram_block2a41_clock_enable_1, , );
HB1_ram_block2a41_PORT_A_data_out_reg = DFFE(HB1_ram_block2a41_PORT_A_data_out, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1M2223Q = HB1_ram_block2a41_PORT_A_data_out_reg[6];

--HB1M2224Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a41~PORTADATAOUT7 at M4K_X41_Y15
HB1_ram_block2a41_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a41_PORT_A_data_in_reg = DFFE(HB1_ram_block2a41_PORT_A_data_in, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_data_in = ~GND;
HB1_ram_block2a41_PORT_B_data_in_reg = DFFE(HB1_ram_block2a41_PORT_B_data_in, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a41_PORT_A_address_reg = DFFE(HB1_ram_block2a41_PORT_A_address, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a41_PORT_B_address_reg = DFFE(HB1_ram_block2a41_PORT_B_address, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_PORT_A_write_enable = GND;
HB1_ram_block2a41_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_A_write_enable, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1_ram_block2a41_PORT_B_write_enable = GND;
HB1_ram_block2a41_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a41_PORT_B_write_enable, HB1_ram_block2a41_clock_1, , , HB1_ram_block2a41_clock_enable_1);
HB1_ram_block2a41_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a41_clock_1 = GND;
HB1_ram_block2a41_clock_enable_0 = JB3_w_anode3335w[3];
HB1_ram_block2a41_clock_enable_1 = GND;
HB1_ram_block2a41_PORT_A_data_out = MEMORY(HB1_ram_block2a41_PORT_A_data_in_reg, HB1_ram_block2a41_PORT_B_data_in_reg, HB1_ram_block2a41_PORT_A_address_reg, HB1_ram_block2a41_PORT_B_address_reg, HB1_ram_block2a41_PORT_A_write_enable_reg, HB1_ram_block2a41_PORT_B_write_enable_reg, , , HB1_ram_block2a41_clock_0, HB1_ram_block2a41_clock_1, HB1_ram_block2a41_clock_enable_0, HB1_ram_block2a41_clock_enable_1, , );
HB1_ram_block2a41_PORT_A_data_out_reg = DFFE(HB1_ram_block2a41_PORT_A_data_out, HB1_ram_block2a41_clock_0, , , HB1_ram_block2a41_clock_enable_0);
HB1M2224Q = HB1_ram_block2a41_PORT_A_data_out_reg[7];


--HB1_ram_block2a40 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a40 at M4K_X41_Y12
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a40_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a40_PORT_A_data_in_reg = DFFE(HB1_ram_block2a40_PORT_A_data_in, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_data_in = ~GND;
HB1_ram_block2a40_PORT_B_data_in_reg = DFFE(HB1_ram_block2a40_PORT_B_data_in, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a40_PORT_A_address_reg = DFFE(HB1_ram_block2a40_PORT_A_address, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a40_PORT_B_address_reg = DFFE(HB1_ram_block2a40_PORT_B_address, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_write_enable = GND;
HB1_ram_block2a40_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_A_write_enable, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_write_enable = GND;
HB1_ram_block2a40_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_B_write_enable, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a40_clock_1 = GND;
HB1_ram_block2a40_clock_enable_0 = JB3_w_anode3324w[3];
HB1_ram_block2a40_clock_enable_1 = GND;
HB1_ram_block2a40_PORT_A_data_out = MEMORY(HB1_ram_block2a40_PORT_A_data_in_reg, HB1_ram_block2a40_PORT_B_data_in_reg, HB1_ram_block2a40_PORT_A_address_reg, HB1_ram_block2a40_PORT_B_address_reg, HB1_ram_block2a40_PORT_A_write_enable_reg, HB1_ram_block2a40_PORT_B_write_enable_reg, , , HB1_ram_block2a40_clock_0, HB1_ram_block2a40_clock_1, HB1_ram_block2a40_clock_enable_0, HB1_ram_block2a40_clock_enable_1, , );
HB1_ram_block2a40_PORT_A_data_out_reg = DFFE(HB1_ram_block2a40_PORT_A_data_out, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40 = HB1_ram_block2a40_PORT_A_data_out_reg[0];

--HB1M2165Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a40~PORTADATAOUT1 at M4K_X41_Y12
HB1_ram_block2a40_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a40_PORT_A_data_in_reg = DFFE(HB1_ram_block2a40_PORT_A_data_in, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_data_in = ~GND;
HB1_ram_block2a40_PORT_B_data_in_reg = DFFE(HB1_ram_block2a40_PORT_B_data_in, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a40_PORT_A_address_reg = DFFE(HB1_ram_block2a40_PORT_A_address, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a40_PORT_B_address_reg = DFFE(HB1_ram_block2a40_PORT_B_address, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_write_enable = GND;
HB1_ram_block2a40_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_A_write_enable, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_write_enable = GND;
HB1_ram_block2a40_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_B_write_enable, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a40_clock_1 = GND;
HB1_ram_block2a40_clock_enable_0 = JB3_w_anode3324w[3];
HB1_ram_block2a40_clock_enable_1 = GND;
HB1_ram_block2a40_PORT_A_data_out = MEMORY(HB1_ram_block2a40_PORT_A_data_in_reg, HB1_ram_block2a40_PORT_B_data_in_reg, HB1_ram_block2a40_PORT_A_address_reg, HB1_ram_block2a40_PORT_B_address_reg, HB1_ram_block2a40_PORT_A_write_enable_reg, HB1_ram_block2a40_PORT_B_write_enable_reg, , , HB1_ram_block2a40_clock_0, HB1_ram_block2a40_clock_1, HB1_ram_block2a40_clock_enable_0, HB1_ram_block2a40_clock_enable_1, , );
HB1_ram_block2a40_PORT_A_data_out_reg = DFFE(HB1_ram_block2a40_PORT_A_data_out, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1M2165Q = HB1_ram_block2a40_PORT_A_data_out_reg[1];

--HB1M2166Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a40~PORTADATAOUT2 at M4K_X41_Y12
HB1_ram_block2a40_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a40_PORT_A_data_in_reg = DFFE(HB1_ram_block2a40_PORT_A_data_in, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_data_in = ~GND;
HB1_ram_block2a40_PORT_B_data_in_reg = DFFE(HB1_ram_block2a40_PORT_B_data_in, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a40_PORT_A_address_reg = DFFE(HB1_ram_block2a40_PORT_A_address, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a40_PORT_B_address_reg = DFFE(HB1_ram_block2a40_PORT_B_address, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_write_enable = GND;
HB1_ram_block2a40_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_A_write_enable, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_write_enable = GND;
HB1_ram_block2a40_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_B_write_enable, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a40_clock_1 = GND;
HB1_ram_block2a40_clock_enable_0 = JB3_w_anode3324w[3];
HB1_ram_block2a40_clock_enable_1 = GND;
HB1_ram_block2a40_PORT_A_data_out = MEMORY(HB1_ram_block2a40_PORT_A_data_in_reg, HB1_ram_block2a40_PORT_B_data_in_reg, HB1_ram_block2a40_PORT_A_address_reg, HB1_ram_block2a40_PORT_B_address_reg, HB1_ram_block2a40_PORT_A_write_enable_reg, HB1_ram_block2a40_PORT_B_write_enable_reg, , , HB1_ram_block2a40_clock_0, HB1_ram_block2a40_clock_1, HB1_ram_block2a40_clock_enable_0, HB1_ram_block2a40_clock_enable_1, , );
HB1_ram_block2a40_PORT_A_data_out_reg = DFFE(HB1_ram_block2a40_PORT_A_data_out, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1M2166Q = HB1_ram_block2a40_PORT_A_data_out_reg[2];

--HB1M2167Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a40~PORTADATAOUT3 at M4K_X41_Y12
HB1_ram_block2a40_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a40_PORT_A_data_in_reg = DFFE(HB1_ram_block2a40_PORT_A_data_in, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_data_in = ~GND;
HB1_ram_block2a40_PORT_B_data_in_reg = DFFE(HB1_ram_block2a40_PORT_B_data_in, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a40_PORT_A_address_reg = DFFE(HB1_ram_block2a40_PORT_A_address, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a40_PORT_B_address_reg = DFFE(HB1_ram_block2a40_PORT_B_address, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_write_enable = GND;
HB1_ram_block2a40_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_A_write_enable, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_write_enable = GND;
HB1_ram_block2a40_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_B_write_enable, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a40_clock_1 = GND;
HB1_ram_block2a40_clock_enable_0 = JB3_w_anode3324w[3];
HB1_ram_block2a40_clock_enable_1 = GND;
HB1_ram_block2a40_PORT_A_data_out = MEMORY(HB1_ram_block2a40_PORT_A_data_in_reg, HB1_ram_block2a40_PORT_B_data_in_reg, HB1_ram_block2a40_PORT_A_address_reg, HB1_ram_block2a40_PORT_B_address_reg, HB1_ram_block2a40_PORT_A_write_enable_reg, HB1_ram_block2a40_PORT_B_write_enable_reg, , , HB1_ram_block2a40_clock_0, HB1_ram_block2a40_clock_1, HB1_ram_block2a40_clock_enable_0, HB1_ram_block2a40_clock_enable_1, , );
HB1_ram_block2a40_PORT_A_data_out_reg = DFFE(HB1_ram_block2a40_PORT_A_data_out, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1M2167Q = HB1_ram_block2a40_PORT_A_data_out_reg[3];

--HB1M2168Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a40~PORTADATAOUT4 at M4K_X41_Y12
HB1_ram_block2a40_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a40_PORT_A_data_in_reg = DFFE(HB1_ram_block2a40_PORT_A_data_in, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_data_in = ~GND;
HB1_ram_block2a40_PORT_B_data_in_reg = DFFE(HB1_ram_block2a40_PORT_B_data_in, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a40_PORT_A_address_reg = DFFE(HB1_ram_block2a40_PORT_A_address, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a40_PORT_B_address_reg = DFFE(HB1_ram_block2a40_PORT_B_address, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_write_enable = GND;
HB1_ram_block2a40_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_A_write_enable, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_write_enable = GND;
HB1_ram_block2a40_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_B_write_enable, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a40_clock_1 = GND;
HB1_ram_block2a40_clock_enable_0 = JB3_w_anode3324w[3];
HB1_ram_block2a40_clock_enable_1 = GND;
HB1_ram_block2a40_PORT_A_data_out = MEMORY(HB1_ram_block2a40_PORT_A_data_in_reg, HB1_ram_block2a40_PORT_B_data_in_reg, HB1_ram_block2a40_PORT_A_address_reg, HB1_ram_block2a40_PORT_B_address_reg, HB1_ram_block2a40_PORT_A_write_enable_reg, HB1_ram_block2a40_PORT_B_write_enable_reg, , , HB1_ram_block2a40_clock_0, HB1_ram_block2a40_clock_1, HB1_ram_block2a40_clock_enable_0, HB1_ram_block2a40_clock_enable_1, , );
HB1_ram_block2a40_PORT_A_data_out_reg = DFFE(HB1_ram_block2a40_PORT_A_data_out, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1M2168Q = HB1_ram_block2a40_PORT_A_data_out_reg[4];

--HB1M2169Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a40~PORTADATAOUT5 at M4K_X41_Y12
HB1_ram_block2a40_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a40_PORT_A_data_in_reg = DFFE(HB1_ram_block2a40_PORT_A_data_in, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_data_in = ~GND;
HB1_ram_block2a40_PORT_B_data_in_reg = DFFE(HB1_ram_block2a40_PORT_B_data_in, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a40_PORT_A_address_reg = DFFE(HB1_ram_block2a40_PORT_A_address, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a40_PORT_B_address_reg = DFFE(HB1_ram_block2a40_PORT_B_address, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_write_enable = GND;
HB1_ram_block2a40_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_A_write_enable, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_write_enable = GND;
HB1_ram_block2a40_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_B_write_enable, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a40_clock_1 = GND;
HB1_ram_block2a40_clock_enable_0 = JB3_w_anode3324w[3];
HB1_ram_block2a40_clock_enable_1 = GND;
HB1_ram_block2a40_PORT_A_data_out = MEMORY(HB1_ram_block2a40_PORT_A_data_in_reg, HB1_ram_block2a40_PORT_B_data_in_reg, HB1_ram_block2a40_PORT_A_address_reg, HB1_ram_block2a40_PORT_B_address_reg, HB1_ram_block2a40_PORT_A_write_enable_reg, HB1_ram_block2a40_PORT_B_write_enable_reg, , , HB1_ram_block2a40_clock_0, HB1_ram_block2a40_clock_1, HB1_ram_block2a40_clock_enable_0, HB1_ram_block2a40_clock_enable_1, , );
HB1_ram_block2a40_PORT_A_data_out_reg = DFFE(HB1_ram_block2a40_PORT_A_data_out, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1M2169Q = HB1_ram_block2a40_PORT_A_data_out_reg[5];

--HB1M2170Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a40~PORTADATAOUT6 at M4K_X41_Y12
HB1_ram_block2a40_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a40_PORT_A_data_in_reg = DFFE(HB1_ram_block2a40_PORT_A_data_in, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_data_in = ~GND;
HB1_ram_block2a40_PORT_B_data_in_reg = DFFE(HB1_ram_block2a40_PORT_B_data_in, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a40_PORT_A_address_reg = DFFE(HB1_ram_block2a40_PORT_A_address, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a40_PORT_B_address_reg = DFFE(HB1_ram_block2a40_PORT_B_address, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_write_enable = GND;
HB1_ram_block2a40_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_A_write_enable, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_write_enable = GND;
HB1_ram_block2a40_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_B_write_enable, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a40_clock_1 = GND;
HB1_ram_block2a40_clock_enable_0 = JB3_w_anode3324w[3];
HB1_ram_block2a40_clock_enable_1 = GND;
HB1_ram_block2a40_PORT_A_data_out = MEMORY(HB1_ram_block2a40_PORT_A_data_in_reg, HB1_ram_block2a40_PORT_B_data_in_reg, HB1_ram_block2a40_PORT_A_address_reg, HB1_ram_block2a40_PORT_B_address_reg, HB1_ram_block2a40_PORT_A_write_enable_reg, HB1_ram_block2a40_PORT_B_write_enable_reg, , , HB1_ram_block2a40_clock_0, HB1_ram_block2a40_clock_1, HB1_ram_block2a40_clock_enable_0, HB1_ram_block2a40_clock_enable_1, , );
HB1_ram_block2a40_PORT_A_data_out_reg = DFFE(HB1_ram_block2a40_PORT_A_data_out, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1M2170Q = HB1_ram_block2a40_PORT_A_data_out_reg[6];

--HB1M2171Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a40~PORTADATAOUT7 at M4K_X41_Y12
HB1_ram_block2a40_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a40_PORT_A_data_in_reg = DFFE(HB1_ram_block2a40_PORT_A_data_in, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_data_in = ~GND;
HB1_ram_block2a40_PORT_B_data_in_reg = DFFE(HB1_ram_block2a40_PORT_B_data_in, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a40_PORT_A_address_reg = DFFE(HB1_ram_block2a40_PORT_A_address, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a40_PORT_B_address_reg = DFFE(HB1_ram_block2a40_PORT_B_address, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_PORT_A_write_enable = GND;
HB1_ram_block2a40_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_A_write_enable, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1_ram_block2a40_PORT_B_write_enable = GND;
HB1_ram_block2a40_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a40_PORT_B_write_enable, HB1_ram_block2a40_clock_1, , , HB1_ram_block2a40_clock_enable_1);
HB1_ram_block2a40_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a40_clock_1 = GND;
HB1_ram_block2a40_clock_enable_0 = JB3_w_anode3324w[3];
HB1_ram_block2a40_clock_enable_1 = GND;
HB1_ram_block2a40_PORT_A_data_out = MEMORY(HB1_ram_block2a40_PORT_A_data_in_reg, HB1_ram_block2a40_PORT_B_data_in_reg, HB1_ram_block2a40_PORT_A_address_reg, HB1_ram_block2a40_PORT_B_address_reg, HB1_ram_block2a40_PORT_A_write_enable_reg, HB1_ram_block2a40_PORT_B_write_enable_reg, , , HB1_ram_block2a40_clock_0, HB1_ram_block2a40_clock_1, HB1_ram_block2a40_clock_enable_0, HB1_ram_block2a40_clock_enable_1, , );
HB1_ram_block2a40_PORT_A_data_out_reg = DFFE(HB1_ram_block2a40_PORT_A_data_out, HB1_ram_block2a40_clock_0, , , HB1_ram_block2a40_clock_enable_0);
HB1M2171Q = HB1_ram_block2a40_PORT_A_data_out_reg[7];


--HB1_ram_block2a43 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a43 at M4K_X41_Y14
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a43_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a43_PORT_A_data_in_reg = DFFE(HB1_ram_block2a43_PORT_A_data_in, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_data_in = ~GND;
HB1_ram_block2a43_PORT_B_data_in_reg = DFFE(HB1_ram_block2a43_PORT_B_data_in, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a43_PORT_A_address_reg = DFFE(HB1_ram_block2a43_PORT_A_address, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a43_PORT_B_address_reg = DFFE(HB1_ram_block2a43_PORT_B_address, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_write_enable = GND;
HB1_ram_block2a43_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_A_write_enable, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_write_enable = GND;
HB1_ram_block2a43_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_B_write_enable, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a43_clock_1 = GND;
HB1_ram_block2a43_clock_enable_0 = JB3_w_anode3355w[3];
HB1_ram_block2a43_clock_enable_1 = GND;
HB1_ram_block2a43_PORT_A_data_out = MEMORY(HB1_ram_block2a43_PORT_A_data_in_reg, HB1_ram_block2a43_PORT_B_data_in_reg, HB1_ram_block2a43_PORT_A_address_reg, HB1_ram_block2a43_PORT_B_address_reg, HB1_ram_block2a43_PORT_A_write_enable_reg, HB1_ram_block2a43_PORT_B_write_enable_reg, , , HB1_ram_block2a43_clock_0, HB1_ram_block2a43_clock_1, HB1_ram_block2a43_clock_enable_0, HB1_ram_block2a43_clock_enable_1, , );
HB1_ram_block2a43_PORT_A_data_out_reg = DFFE(HB1_ram_block2a43_PORT_A_data_out, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43 = HB1_ram_block2a43_PORT_A_data_out_reg[0];

--HB1M2324Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a43~PORTADATAOUT1 at M4K_X41_Y14
HB1_ram_block2a43_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a43_PORT_A_data_in_reg = DFFE(HB1_ram_block2a43_PORT_A_data_in, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_data_in = ~GND;
HB1_ram_block2a43_PORT_B_data_in_reg = DFFE(HB1_ram_block2a43_PORT_B_data_in, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a43_PORT_A_address_reg = DFFE(HB1_ram_block2a43_PORT_A_address, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a43_PORT_B_address_reg = DFFE(HB1_ram_block2a43_PORT_B_address, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_write_enable = GND;
HB1_ram_block2a43_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_A_write_enable, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_write_enable = GND;
HB1_ram_block2a43_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_B_write_enable, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a43_clock_1 = GND;
HB1_ram_block2a43_clock_enable_0 = JB3_w_anode3355w[3];
HB1_ram_block2a43_clock_enable_1 = GND;
HB1_ram_block2a43_PORT_A_data_out = MEMORY(HB1_ram_block2a43_PORT_A_data_in_reg, HB1_ram_block2a43_PORT_B_data_in_reg, HB1_ram_block2a43_PORT_A_address_reg, HB1_ram_block2a43_PORT_B_address_reg, HB1_ram_block2a43_PORT_A_write_enable_reg, HB1_ram_block2a43_PORT_B_write_enable_reg, , , HB1_ram_block2a43_clock_0, HB1_ram_block2a43_clock_1, HB1_ram_block2a43_clock_enable_0, HB1_ram_block2a43_clock_enable_1, , );
HB1_ram_block2a43_PORT_A_data_out_reg = DFFE(HB1_ram_block2a43_PORT_A_data_out, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1M2324Q = HB1_ram_block2a43_PORT_A_data_out_reg[1];

--HB1M2325Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a43~PORTADATAOUT2 at M4K_X41_Y14
HB1_ram_block2a43_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a43_PORT_A_data_in_reg = DFFE(HB1_ram_block2a43_PORT_A_data_in, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_data_in = ~GND;
HB1_ram_block2a43_PORT_B_data_in_reg = DFFE(HB1_ram_block2a43_PORT_B_data_in, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a43_PORT_A_address_reg = DFFE(HB1_ram_block2a43_PORT_A_address, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a43_PORT_B_address_reg = DFFE(HB1_ram_block2a43_PORT_B_address, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_write_enable = GND;
HB1_ram_block2a43_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_A_write_enable, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_write_enable = GND;
HB1_ram_block2a43_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_B_write_enable, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a43_clock_1 = GND;
HB1_ram_block2a43_clock_enable_0 = JB3_w_anode3355w[3];
HB1_ram_block2a43_clock_enable_1 = GND;
HB1_ram_block2a43_PORT_A_data_out = MEMORY(HB1_ram_block2a43_PORT_A_data_in_reg, HB1_ram_block2a43_PORT_B_data_in_reg, HB1_ram_block2a43_PORT_A_address_reg, HB1_ram_block2a43_PORT_B_address_reg, HB1_ram_block2a43_PORT_A_write_enable_reg, HB1_ram_block2a43_PORT_B_write_enable_reg, , , HB1_ram_block2a43_clock_0, HB1_ram_block2a43_clock_1, HB1_ram_block2a43_clock_enable_0, HB1_ram_block2a43_clock_enable_1, , );
HB1_ram_block2a43_PORT_A_data_out_reg = DFFE(HB1_ram_block2a43_PORT_A_data_out, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1M2325Q = HB1_ram_block2a43_PORT_A_data_out_reg[2];

--HB1M2326Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a43~PORTADATAOUT3 at M4K_X41_Y14
HB1_ram_block2a43_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a43_PORT_A_data_in_reg = DFFE(HB1_ram_block2a43_PORT_A_data_in, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_data_in = ~GND;
HB1_ram_block2a43_PORT_B_data_in_reg = DFFE(HB1_ram_block2a43_PORT_B_data_in, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a43_PORT_A_address_reg = DFFE(HB1_ram_block2a43_PORT_A_address, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a43_PORT_B_address_reg = DFFE(HB1_ram_block2a43_PORT_B_address, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_write_enable = GND;
HB1_ram_block2a43_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_A_write_enable, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_write_enable = GND;
HB1_ram_block2a43_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_B_write_enable, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a43_clock_1 = GND;
HB1_ram_block2a43_clock_enable_0 = JB3_w_anode3355w[3];
HB1_ram_block2a43_clock_enable_1 = GND;
HB1_ram_block2a43_PORT_A_data_out = MEMORY(HB1_ram_block2a43_PORT_A_data_in_reg, HB1_ram_block2a43_PORT_B_data_in_reg, HB1_ram_block2a43_PORT_A_address_reg, HB1_ram_block2a43_PORT_B_address_reg, HB1_ram_block2a43_PORT_A_write_enable_reg, HB1_ram_block2a43_PORT_B_write_enable_reg, , , HB1_ram_block2a43_clock_0, HB1_ram_block2a43_clock_1, HB1_ram_block2a43_clock_enable_0, HB1_ram_block2a43_clock_enable_1, , );
HB1_ram_block2a43_PORT_A_data_out_reg = DFFE(HB1_ram_block2a43_PORT_A_data_out, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1M2326Q = HB1_ram_block2a43_PORT_A_data_out_reg[3];

--HB1M2327Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a43~PORTADATAOUT4 at M4K_X41_Y14
HB1_ram_block2a43_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a43_PORT_A_data_in_reg = DFFE(HB1_ram_block2a43_PORT_A_data_in, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_data_in = ~GND;
HB1_ram_block2a43_PORT_B_data_in_reg = DFFE(HB1_ram_block2a43_PORT_B_data_in, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a43_PORT_A_address_reg = DFFE(HB1_ram_block2a43_PORT_A_address, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a43_PORT_B_address_reg = DFFE(HB1_ram_block2a43_PORT_B_address, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_write_enable = GND;
HB1_ram_block2a43_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_A_write_enable, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_write_enable = GND;
HB1_ram_block2a43_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_B_write_enable, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a43_clock_1 = GND;
HB1_ram_block2a43_clock_enable_0 = JB3_w_anode3355w[3];
HB1_ram_block2a43_clock_enable_1 = GND;
HB1_ram_block2a43_PORT_A_data_out = MEMORY(HB1_ram_block2a43_PORT_A_data_in_reg, HB1_ram_block2a43_PORT_B_data_in_reg, HB1_ram_block2a43_PORT_A_address_reg, HB1_ram_block2a43_PORT_B_address_reg, HB1_ram_block2a43_PORT_A_write_enable_reg, HB1_ram_block2a43_PORT_B_write_enable_reg, , , HB1_ram_block2a43_clock_0, HB1_ram_block2a43_clock_1, HB1_ram_block2a43_clock_enable_0, HB1_ram_block2a43_clock_enable_1, , );
HB1_ram_block2a43_PORT_A_data_out_reg = DFFE(HB1_ram_block2a43_PORT_A_data_out, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1M2327Q = HB1_ram_block2a43_PORT_A_data_out_reg[4];

--HB1M2328Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a43~PORTADATAOUT5 at M4K_X41_Y14
HB1_ram_block2a43_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a43_PORT_A_data_in_reg = DFFE(HB1_ram_block2a43_PORT_A_data_in, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_data_in = ~GND;
HB1_ram_block2a43_PORT_B_data_in_reg = DFFE(HB1_ram_block2a43_PORT_B_data_in, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a43_PORT_A_address_reg = DFFE(HB1_ram_block2a43_PORT_A_address, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a43_PORT_B_address_reg = DFFE(HB1_ram_block2a43_PORT_B_address, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_write_enable = GND;
HB1_ram_block2a43_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_A_write_enable, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_write_enable = GND;
HB1_ram_block2a43_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_B_write_enable, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a43_clock_1 = GND;
HB1_ram_block2a43_clock_enable_0 = JB3_w_anode3355w[3];
HB1_ram_block2a43_clock_enable_1 = GND;
HB1_ram_block2a43_PORT_A_data_out = MEMORY(HB1_ram_block2a43_PORT_A_data_in_reg, HB1_ram_block2a43_PORT_B_data_in_reg, HB1_ram_block2a43_PORT_A_address_reg, HB1_ram_block2a43_PORT_B_address_reg, HB1_ram_block2a43_PORT_A_write_enable_reg, HB1_ram_block2a43_PORT_B_write_enable_reg, , , HB1_ram_block2a43_clock_0, HB1_ram_block2a43_clock_1, HB1_ram_block2a43_clock_enable_0, HB1_ram_block2a43_clock_enable_1, , );
HB1_ram_block2a43_PORT_A_data_out_reg = DFFE(HB1_ram_block2a43_PORT_A_data_out, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1M2328Q = HB1_ram_block2a43_PORT_A_data_out_reg[5];

--HB1M2329Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a43~PORTADATAOUT6 at M4K_X41_Y14
HB1_ram_block2a43_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a43_PORT_A_data_in_reg = DFFE(HB1_ram_block2a43_PORT_A_data_in, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_data_in = ~GND;
HB1_ram_block2a43_PORT_B_data_in_reg = DFFE(HB1_ram_block2a43_PORT_B_data_in, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a43_PORT_A_address_reg = DFFE(HB1_ram_block2a43_PORT_A_address, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a43_PORT_B_address_reg = DFFE(HB1_ram_block2a43_PORT_B_address, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_write_enable = GND;
HB1_ram_block2a43_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_A_write_enable, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_write_enable = GND;
HB1_ram_block2a43_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_B_write_enable, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a43_clock_1 = GND;
HB1_ram_block2a43_clock_enable_0 = JB3_w_anode3355w[3];
HB1_ram_block2a43_clock_enable_1 = GND;
HB1_ram_block2a43_PORT_A_data_out = MEMORY(HB1_ram_block2a43_PORT_A_data_in_reg, HB1_ram_block2a43_PORT_B_data_in_reg, HB1_ram_block2a43_PORT_A_address_reg, HB1_ram_block2a43_PORT_B_address_reg, HB1_ram_block2a43_PORT_A_write_enable_reg, HB1_ram_block2a43_PORT_B_write_enable_reg, , , HB1_ram_block2a43_clock_0, HB1_ram_block2a43_clock_1, HB1_ram_block2a43_clock_enable_0, HB1_ram_block2a43_clock_enable_1, , );
HB1_ram_block2a43_PORT_A_data_out_reg = DFFE(HB1_ram_block2a43_PORT_A_data_out, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1M2329Q = HB1_ram_block2a43_PORT_A_data_out_reg[6];

--HB1M2330Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a43~PORTADATAOUT7 at M4K_X41_Y14
HB1_ram_block2a43_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a43_PORT_A_data_in_reg = DFFE(HB1_ram_block2a43_PORT_A_data_in, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_data_in = ~GND;
HB1_ram_block2a43_PORT_B_data_in_reg = DFFE(HB1_ram_block2a43_PORT_B_data_in, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a43_PORT_A_address_reg = DFFE(HB1_ram_block2a43_PORT_A_address, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a43_PORT_B_address_reg = DFFE(HB1_ram_block2a43_PORT_B_address, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_PORT_A_write_enable = GND;
HB1_ram_block2a43_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_A_write_enable, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1_ram_block2a43_PORT_B_write_enable = GND;
HB1_ram_block2a43_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a43_PORT_B_write_enable, HB1_ram_block2a43_clock_1, , , HB1_ram_block2a43_clock_enable_1);
HB1_ram_block2a43_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a43_clock_1 = GND;
HB1_ram_block2a43_clock_enable_0 = JB3_w_anode3355w[3];
HB1_ram_block2a43_clock_enable_1 = GND;
HB1_ram_block2a43_PORT_A_data_out = MEMORY(HB1_ram_block2a43_PORT_A_data_in_reg, HB1_ram_block2a43_PORT_B_data_in_reg, HB1_ram_block2a43_PORT_A_address_reg, HB1_ram_block2a43_PORT_B_address_reg, HB1_ram_block2a43_PORT_A_write_enable_reg, HB1_ram_block2a43_PORT_B_write_enable_reg, , , HB1_ram_block2a43_clock_0, HB1_ram_block2a43_clock_1, HB1_ram_block2a43_clock_enable_0, HB1_ram_block2a43_clock_enable_1, , );
HB1_ram_block2a43_PORT_A_data_out_reg = DFFE(HB1_ram_block2a43_PORT_A_data_out, HB1_ram_block2a43_clock_0, , , HB1_ram_block2a43_clock_enable_0);
HB1M2330Q = HB1_ram_block2a43_PORT_A_data_out_reg[7];


--HB1_ram_block2a42 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a42 at M4K_X41_Y13
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a42_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a42_PORT_A_data_in_reg = DFFE(HB1_ram_block2a42_PORT_A_data_in, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_data_in = ~GND;
HB1_ram_block2a42_PORT_B_data_in_reg = DFFE(HB1_ram_block2a42_PORT_B_data_in, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a42_PORT_A_address_reg = DFFE(HB1_ram_block2a42_PORT_A_address, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a42_PORT_B_address_reg = DFFE(HB1_ram_block2a42_PORT_B_address, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_write_enable = GND;
HB1_ram_block2a42_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_A_write_enable, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_write_enable = GND;
HB1_ram_block2a42_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_B_write_enable, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a42_clock_1 = GND;
HB1_ram_block2a42_clock_enable_0 = JB3_w_anode3345w[3];
HB1_ram_block2a42_clock_enable_1 = GND;
HB1_ram_block2a42_PORT_A_data_out = MEMORY(HB1_ram_block2a42_PORT_A_data_in_reg, HB1_ram_block2a42_PORT_B_data_in_reg, HB1_ram_block2a42_PORT_A_address_reg, HB1_ram_block2a42_PORT_B_address_reg, HB1_ram_block2a42_PORT_A_write_enable_reg, HB1_ram_block2a42_PORT_B_write_enable_reg, , , HB1_ram_block2a42_clock_0, HB1_ram_block2a42_clock_1, HB1_ram_block2a42_clock_enable_0, HB1_ram_block2a42_clock_enable_1, , );
HB1_ram_block2a42_PORT_A_data_out_reg = DFFE(HB1_ram_block2a42_PORT_A_data_out, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42 = HB1_ram_block2a42_PORT_A_data_out_reg[0];

--HB1M2271Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a42~PORTADATAOUT1 at M4K_X41_Y13
HB1_ram_block2a42_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a42_PORT_A_data_in_reg = DFFE(HB1_ram_block2a42_PORT_A_data_in, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_data_in = ~GND;
HB1_ram_block2a42_PORT_B_data_in_reg = DFFE(HB1_ram_block2a42_PORT_B_data_in, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a42_PORT_A_address_reg = DFFE(HB1_ram_block2a42_PORT_A_address, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a42_PORT_B_address_reg = DFFE(HB1_ram_block2a42_PORT_B_address, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_write_enable = GND;
HB1_ram_block2a42_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_A_write_enable, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_write_enable = GND;
HB1_ram_block2a42_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_B_write_enable, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a42_clock_1 = GND;
HB1_ram_block2a42_clock_enable_0 = JB3_w_anode3345w[3];
HB1_ram_block2a42_clock_enable_1 = GND;
HB1_ram_block2a42_PORT_A_data_out = MEMORY(HB1_ram_block2a42_PORT_A_data_in_reg, HB1_ram_block2a42_PORT_B_data_in_reg, HB1_ram_block2a42_PORT_A_address_reg, HB1_ram_block2a42_PORT_B_address_reg, HB1_ram_block2a42_PORT_A_write_enable_reg, HB1_ram_block2a42_PORT_B_write_enable_reg, , , HB1_ram_block2a42_clock_0, HB1_ram_block2a42_clock_1, HB1_ram_block2a42_clock_enable_0, HB1_ram_block2a42_clock_enable_1, , );
HB1_ram_block2a42_PORT_A_data_out_reg = DFFE(HB1_ram_block2a42_PORT_A_data_out, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1M2271Q = HB1_ram_block2a42_PORT_A_data_out_reg[1];

--HB1M2272Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a42~PORTADATAOUT2 at M4K_X41_Y13
HB1_ram_block2a42_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a42_PORT_A_data_in_reg = DFFE(HB1_ram_block2a42_PORT_A_data_in, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_data_in = ~GND;
HB1_ram_block2a42_PORT_B_data_in_reg = DFFE(HB1_ram_block2a42_PORT_B_data_in, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a42_PORT_A_address_reg = DFFE(HB1_ram_block2a42_PORT_A_address, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a42_PORT_B_address_reg = DFFE(HB1_ram_block2a42_PORT_B_address, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_write_enable = GND;
HB1_ram_block2a42_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_A_write_enable, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_write_enable = GND;
HB1_ram_block2a42_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_B_write_enable, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a42_clock_1 = GND;
HB1_ram_block2a42_clock_enable_0 = JB3_w_anode3345w[3];
HB1_ram_block2a42_clock_enable_1 = GND;
HB1_ram_block2a42_PORT_A_data_out = MEMORY(HB1_ram_block2a42_PORT_A_data_in_reg, HB1_ram_block2a42_PORT_B_data_in_reg, HB1_ram_block2a42_PORT_A_address_reg, HB1_ram_block2a42_PORT_B_address_reg, HB1_ram_block2a42_PORT_A_write_enable_reg, HB1_ram_block2a42_PORT_B_write_enable_reg, , , HB1_ram_block2a42_clock_0, HB1_ram_block2a42_clock_1, HB1_ram_block2a42_clock_enable_0, HB1_ram_block2a42_clock_enable_1, , );
HB1_ram_block2a42_PORT_A_data_out_reg = DFFE(HB1_ram_block2a42_PORT_A_data_out, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1M2272Q = HB1_ram_block2a42_PORT_A_data_out_reg[2];

--HB1M2273Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a42~PORTADATAOUT3 at M4K_X41_Y13
HB1_ram_block2a42_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a42_PORT_A_data_in_reg = DFFE(HB1_ram_block2a42_PORT_A_data_in, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_data_in = ~GND;
HB1_ram_block2a42_PORT_B_data_in_reg = DFFE(HB1_ram_block2a42_PORT_B_data_in, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a42_PORT_A_address_reg = DFFE(HB1_ram_block2a42_PORT_A_address, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a42_PORT_B_address_reg = DFFE(HB1_ram_block2a42_PORT_B_address, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_write_enable = GND;
HB1_ram_block2a42_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_A_write_enable, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_write_enable = GND;
HB1_ram_block2a42_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_B_write_enable, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a42_clock_1 = GND;
HB1_ram_block2a42_clock_enable_0 = JB3_w_anode3345w[3];
HB1_ram_block2a42_clock_enable_1 = GND;
HB1_ram_block2a42_PORT_A_data_out = MEMORY(HB1_ram_block2a42_PORT_A_data_in_reg, HB1_ram_block2a42_PORT_B_data_in_reg, HB1_ram_block2a42_PORT_A_address_reg, HB1_ram_block2a42_PORT_B_address_reg, HB1_ram_block2a42_PORT_A_write_enable_reg, HB1_ram_block2a42_PORT_B_write_enable_reg, , , HB1_ram_block2a42_clock_0, HB1_ram_block2a42_clock_1, HB1_ram_block2a42_clock_enable_0, HB1_ram_block2a42_clock_enable_1, , );
HB1_ram_block2a42_PORT_A_data_out_reg = DFFE(HB1_ram_block2a42_PORT_A_data_out, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1M2273Q = HB1_ram_block2a42_PORT_A_data_out_reg[3];

--HB1M2274Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a42~PORTADATAOUT4 at M4K_X41_Y13
HB1_ram_block2a42_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a42_PORT_A_data_in_reg = DFFE(HB1_ram_block2a42_PORT_A_data_in, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_data_in = ~GND;
HB1_ram_block2a42_PORT_B_data_in_reg = DFFE(HB1_ram_block2a42_PORT_B_data_in, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a42_PORT_A_address_reg = DFFE(HB1_ram_block2a42_PORT_A_address, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a42_PORT_B_address_reg = DFFE(HB1_ram_block2a42_PORT_B_address, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_write_enable = GND;
HB1_ram_block2a42_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_A_write_enable, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_write_enable = GND;
HB1_ram_block2a42_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_B_write_enable, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a42_clock_1 = GND;
HB1_ram_block2a42_clock_enable_0 = JB3_w_anode3345w[3];
HB1_ram_block2a42_clock_enable_1 = GND;
HB1_ram_block2a42_PORT_A_data_out = MEMORY(HB1_ram_block2a42_PORT_A_data_in_reg, HB1_ram_block2a42_PORT_B_data_in_reg, HB1_ram_block2a42_PORT_A_address_reg, HB1_ram_block2a42_PORT_B_address_reg, HB1_ram_block2a42_PORT_A_write_enable_reg, HB1_ram_block2a42_PORT_B_write_enable_reg, , , HB1_ram_block2a42_clock_0, HB1_ram_block2a42_clock_1, HB1_ram_block2a42_clock_enable_0, HB1_ram_block2a42_clock_enable_1, , );
HB1_ram_block2a42_PORT_A_data_out_reg = DFFE(HB1_ram_block2a42_PORT_A_data_out, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1M2274Q = HB1_ram_block2a42_PORT_A_data_out_reg[4];

--HB1M2275Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a42~PORTADATAOUT5 at M4K_X41_Y13
HB1_ram_block2a42_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a42_PORT_A_data_in_reg = DFFE(HB1_ram_block2a42_PORT_A_data_in, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_data_in = ~GND;
HB1_ram_block2a42_PORT_B_data_in_reg = DFFE(HB1_ram_block2a42_PORT_B_data_in, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a42_PORT_A_address_reg = DFFE(HB1_ram_block2a42_PORT_A_address, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a42_PORT_B_address_reg = DFFE(HB1_ram_block2a42_PORT_B_address, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_write_enable = GND;
HB1_ram_block2a42_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_A_write_enable, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_write_enable = GND;
HB1_ram_block2a42_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_B_write_enable, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a42_clock_1 = GND;
HB1_ram_block2a42_clock_enable_0 = JB3_w_anode3345w[3];
HB1_ram_block2a42_clock_enable_1 = GND;
HB1_ram_block2a42_PORT_A_data_out = MEMORY(HB1_ram_block2a42_PORT_A_data_in_reg, HB1_ram_block2a42_PORT_B_data_in_reg, HB1_ram_block2a42_PORT_A_address_reg, HB1_ram_block2a42_PORT_B_address_reg, HB1_ram_block2a42_PORT_A_write_enable_reg, HB1_ram_block2a42_PORT_B_write_enable_reg, , , HB1_ram_block2a42_clock_0, HB1_ram_block2a42_clock_1, HB1_ram_block2a42_clock_enable_0, HB1_ram_block2a42_clock_enable_1, , );
HB1_ram_block2a42_PORT_A_data_out_reg = DFFE(HB1_ram_block2a42_PORT_A_data_out, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1M2275Q = HB1_ram_block2a42_PORT_A_data_out_reg[5];

--HB1M2276Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a42~PORTADATAOUT6 at M4K_X41_Y13
HB1_ram_block2a42_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a42_PORT_A_data_in_reg = DFFE(HB1_ram_block2a42_PORT_A_data_in, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_data_in = ~GND;
HB1_ram_block2a42_PORT_B_data_in_reg = DFFE(HB1_ram_block2a42_PORT_B_data_in, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a42_PORT_A_address_reg = DFFE(HB1_ram_block2a42_PORT_A_address, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a42_PORT_B_address_reg = DFFE(HB1_ram_block2a42_PORT_B_address, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_write_enable = GND;
HB1_ram_block2a42_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_A_write_enable, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_write_enable = GND;
HB1_ram_block2a42_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_B_write_enable, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a42_clock_1 = GND;
HB1_ram_block2a42_clock_enable_0 = JB3_w_anode3345w[3];
HB1_ram_block2a42_clock_enable_1 = GND;
HB1_ram_block2a42_PORT_A_data_out = MEMORY(HB1_ram_block2a42_PORT_A_data_in_reg, HB1_ram_block2a42_PORT_B_data_in_reg, HB1_ram_block2a42_PORT_A_address_reg, HB1_ram_block2a42_PORT_B_address_reg, HB1_ram_block2a42_PORT_A_write_enable_reg, HB1_ram_block2a42_PORT_B_write_enable_reg, , , HB1_ram_block2a42_clock_0, HB1_ram_block2a42_clock_1, HB1_ram_block2a42_clock_enable_0, HB1_ram_block2a42_clock_enable_1, , );
HB1_ram_block2a42_PORT_A_data_out_reg = DFFE(HB1_ram_block2a42_PORT_A_data_out, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1M2276Q = HB1_ram_block2a42_PORT_A_data_out_reg[6];

--HB1M2277Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a42~PORTADATAOUT7 at M4K_X41_Y13
HB1_ram_block2a42_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a42_PORT_A_data_in_reg = DFFE(HB1_ram_block2a42_PORT_A_data_in, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_data_in = ~GND;
HB1_ram_block2a42_PORT_B_data_in_reg = DFFE(HB1_ram_block2a42_PORT_B_data_in, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a42_PORT_A_address_reg = DFFE(HB1_ram_block2a42_PORT_A_address, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a42_PORT_B_address_reg = DFFE(HB1_ram_block2a42_PORT_B_address, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_PORT_A_write_enable = GND;
HB1_ram_block2a42_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_A_write_enable, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1_ram_block2a42_PORT_B_write_enable = GND;
HB1_ram_block2a42_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a42_PORT_B_write_enable, HB1_ram_block2a42_clock_1, , , HB1_ram_block2a42_clock_enable_1);
HB1_ram_block2a42_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a42_clock_1 = GND;
HB1_ram_block2a42_clock_enable_0 = JB3_w_anode3345w[3];
HB1_ram_block2a42_clock_enable_1 = GND;
HB1_ram_block2a42_PORT_A_data_out = MEMORY(HB1_ram_block2a42_PORT_A_data_in_reg, HB1_ram_block2a42_PORT_B_data_in_reg, HB1_ram_block2a42_PORT_A_address_reg, HB1_ram_block2a42_PORT_B_address_reg, HB1_ram_block2a42_PORT_A_write_enable_reg, HB1_ram_block2a42_PORT_B_write_enable_reg, , , HB1_ram_block2a42_clock_0, HB1_ram_block2a42_clock_1, HB1_ram_block2a42_clock_enable_0, HB1_ram_block2a42_clock_enable_1, , );
HB1_ram_block2a42_PORT_A_data_out_reg = DFFE(HB1_ram_block2a42_PORT_A_data_out, HB1_ram_block2a42_clock_0, , , HB1_ram_block2a42_clock_enable_0);
HB1M2277Q = HB1_ram_block2a42_PORT_A_data_out_reg[7];


--KB1L238 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~579 at LCCOMB_X40_Y13_N30
KB1L238 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M2328Q # !HB1_address_reg_a[6] & (HB1M2275Q)) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6]);


--KB1L239 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~580 at LCCOMB_X40_Y13_N26
KB1L239 = HB1_address_reg_a[7] & KB1L238 # !HB1_address_reg_a[7] & (KB1L238 & (HB1M2222Q) # !KB1L238 & HB1M2169Q);


--HB1_ram_block2a10 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a10 at M4K_X41_Y8
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a10_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a10_PORT_A_data_in_reg = DFFE(HB1_ram_block2a10_PORT_A_data_in, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_data_in = ~GND;
HB1_ram_block2a10_PORT_B_data_in_reg = DFFE(HB1_ram_block2a10_PORT_B_data_in, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a10_PORT_A_address_reg = DFFE(HB1_ram_block2a10_PORT_A_address, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a10_PORT_B_address_reg = DFFE(HB1_ram_block2a10_PORT_B_address, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_write_enable = GND;
HB1_ram_block2a10_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_A_write_enable, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_write_enable = GND;
HB1_ram_block2a10_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_B_write_enable, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a10_clock_1 = GND;
HB1_ram_block2a10_clock_enable_0 = JB3_w_anode2973w[3];
HB1_ram_block2a10_clock_enable_1 = GND;
HB1_ram_block2a10_PORT_A_data_out = MEMORY(HB1_ram_block2a10_PORT_A_data_in_reg, HB1_ram_block2a10_PORT_B_data_in_reg, HB1_ram_block2a10_PORT_A_address_reg, HB1_ram_block2a10_PORT_B_address_reg, HB1_ram_block2a10_PORT_A_write_enable_reg, HB1_ram_block2a10_PORT_B_write_enable_reg, , , HB1_ram_block2a10_clock_0, HB1_ram_block2a10_clock_1, HB1_ram_block2a10_clock_enable_0, HB1_ram_block2a10_clock_enable_1, , );
HB1_ram_block2a10_PORT_A_data_out_reg = DFFE(HB1_ram_block2a10_PORT_A_data_out, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10 = HB1_ram_block2a10_PORT_A_data_out_reg[0];

--HB1M575Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a10~PORTADATAOUT1 at M4K_X41_Y8
HB1_ram_block2a10_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a10_PORT_A_data_in_reg = DFFE(HB1_ram_block2a10_PORT_A_data_in, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_data_in = ~GND;
HB1_ram_block2a10_PORT_B_data_in_reg = DFFE(HB1_ram_block2a10_PORT_B_data_in, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a10_PORT_A_address_reg = DFFE(HB1_ram_block2a10_PORT_A_address, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a10_PORT_B_address_reg = DFFE(HB1_ram_block2a10_PORT_B_address, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_write_enable = GND;
HB1_ram_block2a10_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_A_write_enable, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_write_enable = GND;
HB1_ram_block2a10_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_B_write_enable, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a10_clock_1 = GND;
HB1_ram_block2a10_clock_enable_0 = JB3_w_anode2973w[3];
HB1_ram_block2a10_clock_enable_1 = GND;
HB1_ram_block2a10_PORT_A_data_out = MEMORY(HB1_ram_block2a10_PORT_A_data_in_reg, HB1_ram_block2a10_PORT_B_data_in_reg, HB1_ram_block2a10_PORT_A_address_reg, HB1_ram_block2a10_PORT_B_address_reg, HB1_ram_block2a10_PORT_A_write_enable_reg, HB1_ram_block2a10_PORT_B_write_enable_reg, , , HB1_ram_block2a10_clock_0, HB1_ram_block2a10_clock_1, HB1_ram_block2a10_clock_enable_0, HB1_ram_block2a10_clock_enable_1, , );
HB1_ram_block2a10_PORT_A_data_out_reg = DFFE(HB1_ram_block2a10_PORT_A_data_out, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1M575Q = HB1_ram_block2a10_PORT_A_data_out_reg[1];

--HB1M576Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a10~PORTADATAOUT2 at M4K_X41_Y8
HB1_ram_block2a10_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a10_PORT_A_data_in_reg = DFFE(HB1_ram_block2a10_PORT_A_data_in, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_data_in = ~GND;
HB1_ram_block2a10_PORT_B_data_in_reg = DFFE(HB1_ram_block2a10_PORT_B_data_in, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a10_PORT_A_address_reg = DFFE(HB1_ram_block2a10_PORT_A_address, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a10_PORT_B_address_reg = DFFE(HB1_ram_block2a10_PORT_B_address, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_write_enable = GND;
HB1_ram_block2a10_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_A_write_enable, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_write_enable = GND;
HB1_ram_block2a10_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_B_write_enable, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a10_clock_1 = GND;
HB1_ram_block2a10_clock_enable_0 = JB3_w_anode2973w[3];
HB1_ram_block2a10_clock_enable_1 = GND;
HB1_ram_block2a10_PORT_A_data_out = MEMORY(HB1_ram_block2a10_PORT_A_data_in_reg, HB1_ram_block2a10_PORT_B_data_in_reg, HB1_ram_block2a10_PORT_A_address_reg, HB1_ram_block2a10_PORT_B_address_reg, HB1_ram_block2a10_PORT_A_write_enable_reg, HB1_ram_block2a10_PORT_B_write_enable_reg, , , HB1_ram_block2a10_clock_0, HB1_ram_block2a10_clock_1, HB1_ram_block2a10_clock_enable_0, HB1_ram_block2a10_clock_enable_1, , );
HB1_ram_block2a10_PORT_A_data_out_reg = DFFE(HB1_ram_block2a10_PORT_A_data_out, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1M576Q = HB1_ram_block2a10_PORT_A_data_out_reg[2];

--HB1M577Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a10~PORTADATAOUT3 at M4K_X41_Y8
HB1_ram_block2a10_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a10_PORT_A_data_in_reg = DFFE(HB1_ram_block2a10_PORT_A_data_in, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_data_in = ~GND;
HB1_ram_block2a10_PORT_B_data_in_reg = DFFE(HB1_ram_block2a10_PORT_B_data_in, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a10_PORT_A_address_reg = DFFE(HB1_ram_block2a10_PORT_A_address, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a10_PORT_B_address_reg = DFFE(HB1_ram_block2a10_PORT_B_address, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_write_enable = GND;
HB1_ram_block2a10_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_A_write_enable, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_write_enable = GND;
HB1_ram_block2a10_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_B_write_enable, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a10_clock_1 = GND;
HB1_ram_block2a10_clock_enable_0 = JB3_w_anode2973w[3];
HB1_ram_block2a10_clock_enable_1 = GND;
HB1_ram_block2a10_PORT_A_data_out = MEMORY(HB1_ram_block2a10_PORT_A_data_in_reg, HB1_ram_block2a10_PORT_B_data_in_reg, HB1_ram_block2a10_PORT_A_address_reg, HB1_ram_block2a10_PORT_B_address_reg, HB1_ram_block2a10_PORT_A_write_enable_reg, HB1_ram_block2a10_PORT_B_write_enable_reg, , , HB1_ram_block2a10_clock_0, HB1_ram_block2a10_clock_1, HB1_ram_block2a10_clock_enable_0, HB1_ram_block2a10_clock_enable_1, , );
HB1_ram_block2a10_PORT_A_data_out_reg = DFFE(HB1_ram_block2a10_PORT_A_data_out, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1M577Q = HB1_ram_block2a10_PORT_A_data_out_reg[3];

--HB1M578Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a10~PORTADATAOUT4 at M4K_X41_Y8
HB1_ram_block2a10_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a10_PORT_A_data_in_reg = DFFE(HB1_ram_block2a10_PORT_A_data_in, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_data_in = ~GND;
HB1_ram_block2a10_PORT_B_data_in_reg = DFFE(HB1_ram_block2a10_PORT_B_data_in, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a10_PORT_A_address_reg = DFFE(HB1_ram_block2a10_PORT_A_address, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a10_PORT_B_address_reg = DFFE(HB1_ram_block2a10_PORT_B_address, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_write_enable = GND;
HB1_ram_block2a10_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_A_write_enable, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_write_enable = GND;
HB1_ram_block2a10_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_B_write_enable, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a10_clock_1 = GND;
HB1_ram_block2a10_clock_enable_0 = JB3_w_anode2973w[3];
HB1_ram_block2a10_clock_enable_1 = GND;
HB1_ram_block2a10_PORT_A_data_out = MEMORY(HB1_ram_block2a10_PORT_A_data_in_reg, HB1_ram_block2a10_PORT_B_data_in_reg, HB1_ram_block2a10_PORT_A_address_reg, HB1_ram_block2a10_PORT_B_address_reg, HB1_ram_block2a10_PORT_A_write_enable_reg, HB1_ram_block2a10_PORT_B_write_enable_reg, , , HB1_ram_block2a10_clock_0, HB1_ram_block2a10_clock_1, HB1_ram_block2a10_clock_enable_0, HB1_ram_block2a10_clock_enable_1, , );
HB1_ram_block2a10_PORT_A_data_out_reg = DFFE(HB1_ram_block2a10_PORT_A_data_out, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1M578Q = HB1_ram_block2a10_PORT_A_data_out_reg[4];

--HB1M579Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a10~PORTADATAOUT5 at M4K_X41_Y8
HB1_ram_block2a10_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a10_PORT_A_data_in_reg = DFFE(HB1_ram_block2a10_PORT_A_data_in, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_data_in = ~GND;
HB1_ram_block2a10_PORT_B_data_in_reg = DFFE(HB1_ram_block2a10_PORT_B_data_in, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a10_PORT_A_address_reg = DFFE(HB1_ram_block2a10_PORT_A_address, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a10_PORT_B_address_reg = DFFE(HB1_ram_block2a10_PORT_B_address, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_write_enable = GND;
HB1_ram_block2a10_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_A_write_enable, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_write_enable = GND;
HB1_ram_block2a10_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_B_write_enable, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a10_clock_1 = GND;
HB1_ram_block2a10_clock_enable_0 = JB3_w_anode2973w[3];
HB1_ram_block2a10_clock_enable_1 = GND;
HB1_ram_block2a10_PORT_A_data_out = MEMORY(HB1_ram_block2a10_PORT_A_data_in_reg, HB1_ram_block2a10_PORT_B_data_in_reg, HB1_ram_block2a10_PORT_A_address_reg, HB1_ram_block2a10_PORT_B_address_reg, HB1_ram_block2a10_PORT_A_write_enable_reg, HB1_ram_block2a10_PORT_B_write_enable_reg, , , HB1_ram_block2a10_clock_0, HB1_ram_block2a10_clock_1, HB1_ram_block2a10_clock_enable_0, HB1_ram_block2a10_clock_enable_1, , );
HB1_ram_block2a10_PORT_A_data_out_reg = DFFE(HB1_ram_block2a10_PORT_A_data_out, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1M579Q = HB1_ram_block2a10_PORT_A_data_out_reg[5];

--HB1M580Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a10~PORTADATAOUT6 at M4K_X41_Y8
HB1_ram_block2a10_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a10_PORT_A_data_in_reg = DFFE(HB1_ram_block2a10_PORT_A_data_in, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_data_in = ~GND;
HB1_ram_block2a10_PORT_B_data_in_reg = DFFE(HB1_ram_block2a10_PORT_B_data_in, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a10_PORT_A_address_reg = DFFE(HB1_ram_block2a10_PORT_A_address, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a10_PORT_B_address_reg = DFFE(HB1_ram_block2a10_PORT_B_address, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_write_enable = GND;
HB1_ram_block2a10_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_A_write_enable, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_write_enable = GND;
HB1_ram_block2a10_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_B_write_enable, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a10_clock_1 = GND;
HB1_ram_block2a10_clock_enable_0 = JB3_w_anode2973w[3];
HB1_ram_block2a10_clock_enable_1 = GND;
HB1_ram_block2a10_PORT_A_data_out = MEMORY(HB1_ram_block2a10_PORT_A_data_in_reg, HB1_ram_block2a10_PORT_B_data_in_reg, HB1_ram_block2a10_PORT_A_address_reg, HB1_ram_block2a10_PORT_B_address_reg, HB1_ram_block2a10_PORT_A_write_enable_reg, HB1_ram_block2a10_PORT_B_write_enable_reg, , , HB1_ram_block2a10_clock_0, HB1_ram_block2a10_clock_1, HB1_ram_block2a10_clock_enable_0, HB1_ram_block2a10_clock_enable_1, , );
HB1_ram_block2a10_PORT_A_data_out_reg = DFFE(HB1_ram_block2a10_PORT_A_data_out, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1M580Q = HB1_ram_block2a10_PORT_A_data_out_reg[6];

--HB1M581Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a10~PORTADATAOUT7 at M4K_X41_Y8
HB1_ram_block2a10_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a10_PORT_A_data_in_reg = DFFE(HB1_ram_block2a10_PORT_A_data_in, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_data_in = ~GND;
HB1_ram_block2a10_PORT_B_data_in_reg = DFFE(HB1_ram_block2a10_PORT_B_data_in, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a10_PORT_A_address_reg = DFFE(HB1_ram_block2a10_PORT_A_address, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a10_PORT_B_address_reg = DFFE(HB1_ram_block2a10_PORT_B_address, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_PORT_A_write_enable = GND;
HB1_ram_block2a10_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_A_write_enable, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1_ram_block2a10_PORT_B_write_enable = GND;
HB1_ram_block2a10_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a10_PORT_B_write_enable, HB1_ram_block2a10_clock_1, , , HB1_ram_block2a10_clock_enable_1);
HB1_ram_block2a10_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a10_clock_1 = GND;
HB1_ram_block2a10_clock_enable_0 = JB3_w_anode2973w[3];
HB1_ram_block2a10_clock_enable_1 = GND;
HB1_ram_block2a10_PORT_A_data_out = MEMORY(HB1_ram_block2a10_PORT_A_data_in_reg, HB1_ram_block2a10_PORT_B_data_in_reg, HB1_ram_block2a10_PORT_A_address_reg, HB1_ram_block2a10_PORT_B_address_reg, HB1_ram_block2a10_PORT_A_write_enable_reg, HB1_ram_block2a10_PORT_B_write_enable_reg, , , HB1_ram_block2a10_clock_0, HB1_ram_block2a10_clock_1, HB1_ram_block2a10_clock_enable_0, HB1_ram_block2a10_clock_enable_1, , );
HB1_ram_block2a10_PORT_A_data_out_reg = DFFE(HB1_ram_block2a10_PORT_A_data_out, HB1_ram_block2a10_clock_0, , , HB1_ram_block2a10_clock_enable_0);
HB1M581Q = HB1_ram_block2a10_PORT_A_data_out_reg[7];


--HB1_ram_block2a8 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a8 at M4K_X41_Y10
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a8_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a8_PORT_A_data_in_reg = DFFE(HB1_ram_block2a8_PORT_A_data_in, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_data_in = ~GND;
HB1_ram_block2a8_PORT_B_data_in_reg = DFFE(HB1_ram_block2a8_PORT_B_data_in, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a8_PORT_A_address_reg = DFFE(HB1_ram_block2a8_PORT_A_address, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a8_PORT_B_address_reg = DFFE(HB1_ram_block2a8_PORT_B_address, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_write_enable = GND;
HB1_ram_block2a8_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_A_write_enable, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_write_enable = GND;
HB1_ram_block2a8_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_B_write_enable, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a8_clock_1 = GND;
HB1_ram_block2a8_clock_enable_0 = JB3_w_anode2952w[3];
HB1_ram_block2a8_clock_enable_1 = GND;
HB1_ram_block2a8_PORT_A_data_out = MEMORY(HB1_ram_block2a8_PORT_A_data_in_reg, HB1_ram_block2a8_PORT_B_data_in_reg, HB1_ram_block2a8_PORT_A_address_reg, HB1_ram_block2a8_PORT_B_address_reg, HB1_ram_block2a8_PORT_A_write_enable_reg, HB1_ram_block2a8_PORT_B_write_enable_reg, , , HB1_ram_block2a8_clock_0, HB1_ram_block2a8_clock_1, HB1_ram_block2a8_clock_enable_0, HB1_ram_block2a8_clock_enable_1, , );
HB1_ram_block2a8_PORT_A_data_out_reg = DFFE(HB1_ram_block2a8_PORT_A_data_out, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8 = HB1_ram_block2a8_PORT_A_data_out_reg[0];

--HB1M469Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a8~PORTADATAOUT1 at M4K_X41_Y10
HB1_ram_block2a8_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a8_PORT_A_data_in_reg = DFFE(HB1_ram_block2a8_PORT_A_data_in, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_data_in = ~GND;
HB1_ram_block2a8_PORT_B_data_in_reg = DFFE(HB1_ram_block2a8_PORT_B_data_in, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a8_PORT_A_address_reg = DFFE(HB1_ram_block2a8_PORT_A_address, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a8_PORT_B_address_reg = DFFE(HB1_ram_block2a8_PORT_B_address, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_write_enable = GND;
HB1_ram_block2a8_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_A_write_enable, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_write_enable = GND;
HB1_ram_block2a8_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_B_write_enable, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a8_clock_1 = GND;
HB1_ram_block2a8_clock_enable_0 = JB3_w_anode2952w[3];
HB1_ram_block2a8_clock_enable_1 = GND;
HB1_ram_block2a8_PORT_A_data_out = MEMORY(HB1_ram_block2a8_PORT_A_data_in_reg, HB1_ram_block2a8_PORT_B_data_in_reg, HB1_ram_block2a8_PORT_A_address_reg, HB1_ram_block2a8_PORT_B_address_reg, HB1_ram_block2a8_PORT_A_write_enable_reg, HB1_ram_block2a8_PORT_B_write_enable_reg, , , HB1_ram_block2a8_clock_0, HB1_ram_block2a8_clock_1, HB1_ram_block2a8_clock_enable_0, HB1_ram_block2a8_clock_enable_1, , );
HB1_ram_block2a8_PORT_A_data_out_reg = DFFE(HB1_ram_block2a8_PORT_A_data_out, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1M469Q = HB1_ram_block2a8_PORT_A_data_out_reg[1];

--HB1M470Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a8~PORTADATAOUT2 at M4K_X41_Y10
HB1_ram_block2a8_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a8_PORT_A_data_in_reg = DFFE(HB1_ram_block2a8_PORT_A_data_in, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_data_in = ~GND;
HB1_ram_block2a8_PORT_B_data_in_reg = DFFE(HB1_ram_block2a8_PORT_B_data_in, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a8_PORT_A_address_reg = DFFE(HB1_ram_block2a8_PORT_A_address, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a8_PORT_B_address_reg = DFFE(HB1_ram_block2a8_PORT_B_address, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_write_enable = GND;
HB1_ram_block2a8_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_A_write_enable, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_write_enable = GND;
HB1_ram_block2a8_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_B_write_enable, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a8_clock_1 = GND;
HB1_ram_block2a8_clock_enable_0 = JB3_w_anode2952w[3];
HB1_ram_block2a8_clock_enable_1 = GND;
HB1_ram_block2a8_PORT_A_data_out = MEMORY(HB1_ram_block2a8_PORT_A_data_in_reg, HB1_ram_block2a8_PORT_B_data_in_reg, HB1_ram_block2a8_PORT_A_address_reg, HB1_ram_block2a8_PORT_B_address_reg, HB1_ram_block2a8_PORT_A_write_enable_reg, HB1_ram_block2a8_PORT_B_write_enable_reg, , , HB1_ram_block2a8_clock_0, HB1_ram_block2a8_clock_1, HB1_ram_block2a8_clock_enable_0, HB1_ram_block2a8_clock_enable_1, , );
HB1_ram_block2a8_PORT_A_data_out_reg = DFFE(HB1_ram_block2a8_PORT_A_data_out, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1M470Q = HB1_ram_block2a8_PORT_A_data_out_reg[2];

--HB1M471Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a8~PORTADATAOUT3 at M4K_X41_Y10
HB1_ram_block2a8_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a8_PORT_A_data_in_reg = DFFE(HB1_ram_block2a8_PORT_A_data_in, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_data_in = ~GND;
HB1_ram_block2a8_PORT_B_data_in_reg = DFFE(HB1_ram_block2a8_PORT_B_data_in, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a8_PORT_A_address_reg = DFFE(HB1_ram_block2a8_PORT_A_address, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a8_PORT_B_address_reg = DFFE(HB1_ram_block2a8_PORT_B_address, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_write_enable = GND;
HB1_ram_block2a8_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_A_write_enable, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_write_enable = GND;
HB1_ram_block2a8_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_B_write_enable, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a8_clock_1 = GND;
HB1_ram_block2a8_clock_enable_0 = JB3_w_anode2952w[3];
HB1_ram_block2a8_clock_enable_1 = GND;
HB1_ram_block2a8_PORT_A_data_out = MEMORY(HB1_ram_block2a8_PORT_A_data_in_reg, HB1_ram_block2a8_PORT_B_data_in_reg, HB1_ram_block2a8_PORT_A_address_reg, HB1_ram_block2a8_PORT_B_address_reg, HB1_ram_block2a8_PORT_A_write_enable_reg, HB1_ram_block2a8_PORT_B_write_enable_reg, , , HB1_ram_block2a8_clock_0, HB1_ram_block2a8_clock_1, HB1_ram_block2a8_clock_enable_0, HB1_ram_block2a8_clock_enable_1, , );
HB1_ram_block2a8_PORT_A_data_out_reg = DFFE(HB1_ram_block2a8_PORT_A_data_out, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1M471Q = HB1_ram_block2a8_PORT_A_data_out_reg[3];

--HB1M472Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a8~PORTADATAOUT4 at M4K_X41_Y10
HB1_ram_block2a8_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a8_PORT_A_data_in_reg = DFFE(HB1_ram_block2a8_PORT_A_data_in, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_data_in = ~GND;
HB1_ram_block2a8_PORT_B_data_in_reg = DFFE(HB1_ram_block2a8_PORT_B_data_in, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a8_PORT_A_address_reg = DFFE(HB1_ram_block2a8_PORT_A_address, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a8_PORT_B_address_reg = DFFE(HB1_ram_block2a8_PORT_B_address, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_write_enable = GND;
HB1_ram_block2a8_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_A_write_enable, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_write_enable = GND;
HB1_ram_block2a8_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_B_write_enable, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a8_clock_1 = GND;
HB1_ram_block2a8_clock_enable_0 = JB3_w_anode2952w[3];
HB1_ram_block2a8_clock_enable_1 = GND;
HB1_ram_block2a8_PORT_A_data_out = MEMORY(HB1_ram_block2a8_PORT_A_data_in_reg, HB1_ram_block2a8_PORT_B_data_in_reg, HB1_ram_block2a8_PORT_A_address_reg, HB1_ram_block2a8_PORT_B_address_reg, HB1_ram_block2a8_PORT_A_write_enable_reg, HB1_ram_block2a8_PORT_B_write_enable_reg, , , HB1_ram_block2a8_clock_0, HB1_ram_block2a8_clock_1, HB1_ram_block2a8_clock_enable_0, HB1_ram_block2a8_clock_enable_1, , );
HB1_ram_block2a8_PORT_A_data_out_reg = DFFE(HB1_ram_block2a8_PORT_A_data_out, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1M472Q = HB1_ram_block2a8_PORT_A_data_out_reg[4];

--HB1M473Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a8~PORTADATAOUT5 at M4K_X41_Y10
HB1_ram_block2a8_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a8_PORT_A_data_in_reg = DFFE(HB1_ram_block2a8_PORT_A_data_in, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_data_in = ~GND;
HB1_ram_block2a8_PORT_B_data_in_reg = DFFE(HB1_ram_block2a8_PORT_B_data_in, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a8_PORT_A_address_reg = DFFE(HB1_ram_block2a8_PORT_A_address, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a8_PORT_B_address_reg = DFFE(HB1_ram_block2a8_PORT_B_address, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_write_enable = GND;
HB1_ram_block2a8_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_A_write_enable, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_write_enable = GND;
HB1_ram_block2a8_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_B_write_enable, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a8_clock_1 = GND;
HB1_ram_block2a8_clock_enable_0 = JB3_w_anode2952w[3];
HB1_ram_block2a8_clock_enable_1 = GND;
HB1_ram_block2a8_PORT_A_data_out = MEMORY(HB1_ram_block2a8_PORT_A_data_in_reg, HB1_ram_block2a8_PORT_B_data_in_reg, HB1_ram_block2a8_PORT_A_address_reg, HB1_ram_block2a8_PORT_B_address_reg, HB1_ram_block2a8_PORT_A_write_enable_reg, HB1_ram_block2a8_PORT_B_write_enable_reg, , , HB1_ram_block2a8_clock_0, HB1_ram_block2a8_clock_1, HB1_ram_block2a8_clock_enable_0, HB1_ram_block2a8_clock_enable_1, , );
HB1_ram_block2a8_PORT_A_data_out_reg = DFFE(HB1_ram_block2a8_PORT_A_data_out, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1M473Q = HB1_ram_block2a8_PORT_A_data_out_reg[5];

--HB1M474Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a8~PORTADATAOUT6 at M4K_X41_Y10
HB1_ram_block2a8_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a8_PORT_A_data_in_reg = DFFE(HB1_ram_block2a8_PORT_A_data_in, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_data_in = ~GND;
HB1_ram_block2a8_PORT_B_data_in_reg = DFFE(HB1_ram_block2a8_PORT_B_data_in, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a8_PORT_A_address_reg = DFFE(HB1_ram_block2a8_PORT_A_address, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a8_PORT_B_address_reg = DFFE(HB1_ram_block2a8_PORT_B_address, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_write_enable = GND;
HB1_ram_block2a8_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_A_write_enable, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_write_enable = GND;
HB1_ram_block2a8_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_B_write_enable, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a8_clock_1 = GND;
HB1_ram_block2a8_clock_enable_0 = JB3_w_anode2952w[3];
HB1_ram_block2a8_clock_enable_1 = GND;
HB1_ram_block2a8_PORT_A_data_out = MEMORY(HB1_ram_block2a8_PORT_A_data_in_reg, HB1_ram_block2a8_PORT_B_data_in_reg, HB1_ram_block2a8_PORT_A_address_reg, HB1_ram_block2a8_PORT_B_address_reg, HB1_ram_block2a8_PORT_A_write_enable_reg, HB1_ram_block2a8_PORT_B_write_enable_reg, , , HB1_ram_block2a8_clock_0, HB1_ram_block2a8_clock_1, HB1_ram_block2a8_clock_enable_0, HB1_ram_block2a8_clock_enable_1, , );
HB1_ram_block2a8_PORT_A_data_out_reg = DFFE(HB1_ram_block2a8_PORT_A_data_out, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1M474Q = HB1_ram_block2a8_PORT_A_data_out_reg[6];

--HB1M475Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a8~PORTADATAOUT7 at M4K_X41_Y10
HB1_ram_block2a8_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a8_PORT_A_data_in_reg = DFFE(HB1_ram_block2a8_PORT_A_data_in, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_data_in = ~GND;
HB1_ram_block2a8_PORT_B_data_in_reg = DFFE(HB1_ram_block2a8_PORT_B_data_in, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a8_PORT_A_address_reg = DFFE(HB1_ram_block2a8_PORT_A_address, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a8_PORT_B_address_reg = DFFE(HB1_ram_block2a8_PORT_B_address, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_PORT_A_write_enable = GND;
HB1_ram_block2a8_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_A_write_enable, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1_ram_block2a8_PORT_B_write_enable = GND;
HB1_ram_block2a8_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a8_PORT_B_write_enable, HB1_ram_block2a8_clock_1, , , HB1_ram_block2a8_clock_enable_1);
HB1_ram_block2a8_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a8_clock_1 = GND;
HB1_ram_block2a8_clock_enable_0 = JB3_w_anode2952w[3];
HB1_ram_block2a8_clock_enable_1 = GND;
HB1_ram_block2a8_PORT_A_data_out = MEMORY(HB1_ram_block2a8_PORT_A_data_in_reg, HB1_ram_block2a8_PORT_B_data_in_reg, HB1_ram_block2a8_PORT_A_address_reg, HB1_ram_block2a8_PORT_B_address_reg, HB1_ram_block2a8_PORT_A_write_enable_reg, HB1_ram_block2a8_PORT_B_write_enable_reg, , , HB1_ram_block2a8_clock_0, HB1_ram_block2a8_clock_1, HB1_ram_block2a8_clock_enable_0, HB1_ram_block2a8_clock_enable_1, , );
HB1_ram_block2a8_PORT_A_data_out_reg = DFFE(HB1_ram_block2a8_PORT_A_data_out, HB1_ram_block2a8_clock_0, , , HB1_ram_block2a8_clock_enable_0);
HB1M475Q = HB1_ram_block2a8_PORT_A_data_out_reg[7];


--KB1L240 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~581 at LCCOMB_X40_Y10_N18
KB1L240 = !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M579Q # !HB1_address_reg_a[7] & (HB1M473Q));


--HB1_ram_block2a11 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a11 at M4K_X41_Y9
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a11_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a11_PORT_A_data_in_reg = DFFE(HB1_ram_block2a11_PORT_A_data_in, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_data_in = ~GND;
HB1_ram_block2a11_PORT_B_data_in_reg = DFFE(HB1_ram_block2a11_PORT_B_data_in, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a11_PORT_A_address_reg = DFFE(HB1_ram_block2a11_PORT_A_address, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a11_PORT_B_address_reg = DFFE(HB1_ram_block2a11_PORT_B_address, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_write_enable = GND;
HB1_ram_block2a11_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_A_write_enable, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_write_enable = GND;
HB1_ram_block2a11_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_B_write_enable, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a11_clock_1 = GND;
HB1_ram_block2a11_clock_enable_0 = JB3_w_anode2983w[3];
HB1_ram_block2a11_clock_enable_1 = GND;
HB1_ram_block2a11_PORT_A_data_out = MEMORY(HB1_ram_block2a11_PORT_A_data_in_reg, HB1_ram_block2a11_PORT_B_data_in_reg, HB1_ram_block2a11_PORT_A_address_reg, HB1_ram_block2a11_PORT_B_address_reg, HB1_ram_block2a11_PORT_A_write_enable_reg, HB1_ram_block2a11_PORT_B_write_enable_reg, , , HB1_ram_block2a11_clock_0, HB1_ram_block2a11_clock_1, HB1_ram_block2a11_clock_enable_0, HB1_ram_block2a11_clock_enable_1, , );
HB1_ram_block2a11_PORT_A_data_out_reg = DFFE(HB1_ram_block2a11_PORT_A_data_out, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11 = HB1_ram_block2a11_PORT_A_data_out_reg[0];

--HB1M628Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a11~PORTADATAOUT1 at M4K_X41_Y9
HB1_ram_block2a11_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a11_PORT_A_data_in_reg = DFFE(HB1_ram_block2a11_PORT_A_data_in, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_data_in = ~GND;
HB1_ram_block2a11_PORT_B_data_in_reg = DFFE(HB1_ram_block2a11_PORT_B_data_in, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a11_PORT_A_address_reg = DFFE(HB1_ram_block2a11_PORT_A_address, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a11_PORT_B_address_reg = DFFE(HB1_ram_block2a11_PORT_B_address, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_write_enable = GND;
HB1_ram_block2a11_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_A_write_enable, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_write_enable = GND;
HB1_ram_block2a11_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_B_write_enable, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a11_clock_1 = GND;
HB1_ram_block2a11_clock_enable_0 = JB3_w_anode2983w[3];
HB1_ram_block2a11_clock_enable_1 = GND;
HB1_ram_block2a11_PORT_A_data_out = MEMORY(HB1_ram_block2a11_PORT_A_data_in_reg, HB1_ram_block2a11_PORT_B_data_in_reg, HB1_ram_block2a11_PORT_A_address_reg, HB1_ram_block2a11_PORT_B_address_reg, HB1_ram_block2a11_PORT_A_write_enable_reg, HB1_ram_block2a11_PORT_B_write_enable_reg, , , HB1_ram_block2a11_clock_0, HB1_ram_block2a11_clock_1, HB1_ram_block2a11_clock_enable_0, HB1_ram_block2a11_clock_enable_1, , );
HB1_ram_block2a11_PORT_A_data_out_reg = DFFE(HB1_ram_block2a11_PORT_A_data_out, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1M628Q = HB1_ram_block2a11_PORT_A_data_out_reg[1];

--HB1M629Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a11~PORTADATAOUT2 at M4K_X41_Y9
HB1_ram_block2a11_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a11_PORT_A_data_in_reg = DFFE(HB1_ram_block2a11_PORT_A_data_in, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_data_in = ~GND;
HB1_ram_block2a11_PORT_B_data_in_reg = DFFE(HB1_ram_block2a11_PORT_B_data_in, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a11_PORT_A_address_reg = DFFE(HB1_ram_block2a11_PORT_A_address, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a11_PORT_B_address_reg = DFFE(HB1_ram_block2a11_PORT_B_address, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_write_enable = GND;
HB1_ram_block2a11_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_A_write_enable, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_write_enable = GND;
HB1_ram_block2a11_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_B_write_enable, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a11_clock_1 = GND;
HB1_ram_block2a11_clock_enable_0 = JB3_w_anode2983w[3];
HB1_ram_block2a11_clock_enable_1 = GND;
HB1_ram_block2a11_PORT_A_data_out = MEMORY(HB1_ram_block2a11_PORT_A_data_in_reg, HB1_ram_block2a11_PORT_B_data_in_reg, HB1_ram_block2a11_PORT_A_address_reg, HB1_ram_block2a11_PORT_B_address_reg, HB1_ram_block2a11_PORT_A_write_enable_reg, HB1_ram_block2a11_PORT_B_write_enable_reg, , , HB1_ram_block2a11_clock_0, HB1_ram_block2a11_clock_1, HB1_ram_block2a11_clock_enable_0, HB1_ram_block2a11_clock_enable_1, , );
HB1_ram_block2a11_PORT_A_data_out_reg = DFFE(HB1_ram_block2a11_PORT_A_data_out, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1M629Q = HB1_ram_block2a11_PORT_A_data_out_reg[2];

--HB1M630Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a11~PORTADATAOUT3 at M4K_X41_Y9
HB1_ram_block2a11_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a11_PORT_A_data_in_reg = DFFE(HB1_ram_block2a11_PORT_A_data_in, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_data_in = ~GND;
HB1_ram_block2a11_PORT_B_data_in_reg = DFFE(HB1_ram_block2a11_PORT_B_data_in, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a11_PORT_A_address_reg = DFFE(HB1_ram_block2a11_PORT_A_address, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a11_PORT_B_address_reg = DFFE(HB1_ram_block2a11_PORT_B_address, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_write_enable = GND;
HB1_ram_block2a11_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_A_write_enable, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_write_enable = GND;
HB1_ram_block2a11_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_B_write_enable, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a11_clock_1 = GND;
HB1_ram_block2a11_clock_enable_0 = JB3_w_anode2983w[3];
HB1_ram_block2a11_clock_enable_1 = GND;
HB1_ram_block2a11_PORT_A_data_out = MEMORY(HB1_ram_block2a11_PORT_A_data_in_reg, HB1_ram_block2a11_PORT_B_data_in_reg, HB1_ram_block2a11_PORT_A_address_reg, HB1_ram_block2a11_PORT_B_address_reg, HB1_ram_block2a11_PORT_A_write_enable_reg, HB1_ram_block2a11_PORT_B_write_enable_reg, , , HB1_ram_block2a11_clock_0, HB1_ram_block2a11_clock_1, HB1_ram_block2a11_clock_enable_0, HB1_ram_block2a11_clock_enable_1, , );
HB1_ram_block2a11_PORT_A_data_out_reg = DFFE(HB1_ram_block2a11_PORT_A_data_out, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1M630Q = HB1_ram_block2a11_PORT_A_data_out_reg[3];

--HB1M631Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a11~PORTADATAOUT4 at M4K_X41_Y9
HB1_ram_block2a11_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a11_PORT_A_data_in_reg = DFFE(HB1_ram_block2a11_PORT_A_data_in, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_data_in = ~GND;
HB1_ram_block2a11_PORT_B_data_in_reg = DFFE(HB1_ram_block2a11_PORT_B_data_in, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a11_PORT_A_address_reg = DFFE(HB1_ram_block2a11_PORT_A_address, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a11_PORT_B_address_reg = DFFE(HB1_ram_block2a11_PORT_B_address, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_write_enable = GND;
HB1_ram_block2a11_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_A_write_enable, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_write_enable = GND;
HB1_ram_block2a11_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_B_write_enable, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a11_clock_1 = GND;
HB1_ram_block2a11_clock_enable_0 = JB3_w_anode2983w[3];
HB1_ram_block2a11_clock_enable_1 = GND;
HB1_ram_block2a11_PORT_A_data_out = MEMORY(HB1_ram_block2a11_PORT_A_data_in_reg, HB1_ram_block2a11_PORT_B_data_in_reg, HB1_ram_block2a11_PORT_A_address_reg, HB1_ram_block2a11_PORT_B_address_reg, HB1_ram_block2a11_PORT_A_write_enable_reg, HB1_ram_block2a11_PORT_B_write_enable_reg, , , HB1_ram_block2a11_clock_0, HB1_ram_block2a11_clock_1, HB1_ram_block2a11_clock_enable_0, HB1_ram_block2a11_clock_enable_1, , );
HB1_ram_block2a11_PORT_A_data_out_reg = DFFE(HB1_ram_block2a11_PORT_A_data_out, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1M631Q = HB1_ram_block2a11_PORT_A_data_out_reg[4];

--HB1M632Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a11~PORTADATAOUT5 at M4K_X41_Y9
HB1_ram_block2a11_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a11_PORT_A_data_in_reg = DFFE(HB1_ram_block2a11_PORT_A_data_in, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_data_in = ~GND;
HB1_ram_block2a11_PORT_B_data_in_reg = DFFE(HB1_ram_block2a11_PORT_B_data_in, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a11_PORT_A_address_reg = DFFE(HB1_ram_block2a11_PORT_A_address, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a11_PORT_B_address_reg = DFFE(HB1_ram_block2a11_PORT_B_address, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_write_enable = GND;
HB1_ram_block2a11_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_A_write_enable, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_write_enable = GND;
HB1_ram_block2a11_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_B_write_enable, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a11_clock_1 = GND;
HB1_ram_block2a11_clock_enable_0 = JB3_w_anode2983w[3];
HB1_ram_block2a11_clock_enable_1 = GND;
HB1_ram_block2a11_PORT_A_data_out = MEMORY(HB1_ram_block2a11_PORT_A_data_in_reg, HB1_ram_block2a11_PORT_B_data_in_reg, HB1_ram_block2a11_PORT_A_address_reg, HB1_ram_block2a11_PORT_B_address_reg, HB1_ram_block2a11_PORT_A_write_enable_reg, HB1_ram_block2a11_PORT_B_write_enable_reg, , , HB1_ram_block2a11_clock_0, HB1_ram_block2a11_clock_1, HB1_ram_block2a11_clock_enable_0, HB1_ram_block2a11_clock_enable_1, , );
HB1_ram_block2a11_PORT_A_data_out_reg = DFFE(HB1_ram_block2a11_PORT_A_data_out, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1M632Q = HB1_ram_block2a11_PORT_A_data_out_reg[5];

--HB1M633Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a11~PORTADATAOUT6 at M4K_X41_Y9
HB1_ram_block2a11_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a11_PORT_A_data_in_reg = DFFE(HB1_ram_block2a11_PORT_A_data_in, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_data_in = ~GND;
HB1_ram_block2a11_PORT_B_data_in_reg = DFFE(HB1_ram_block2a11_PORT_B_data_in, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a11_PORT_A_address_reg = DFFE(HB1_ram_block2a11_PORT_A_address, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a11_PORT_B_address_reg = DFFE(HB1_ram_block2a11_PORT_B_address, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_write_enable = GND;
HB1_ram_block2a11_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_A_write_enable, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_write_enable = GND;
HB1_ram_block2a11_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_B_write_enable, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a11_clock_1 = GND;
HB1_ram_block2a11_clock_enable_0 = JB3_w_anode2983w[3];
HB1_ram_block2a11_clock_enable_1 = GND;
HB1_ram_block2a11_PORT_A_data_out = MEMORY(HB1_ram_block2a11_PORT_A_data_in_reg, HB1_ram_block2a11_PORT_B_data_in_reg, HB1_ram_block2a11_PORT_A_address_reg, HB1_ram_block2a11_PORT_B_address_reg, HB1_ram_block2a11_PORT_A_write_enable_reg, HB1_ram_block2a11_PORT_B_write_enable_reg, , , HB1_ram_block2a11_clock_0, HB1_ram_block2a11_clock_1, HB1_ram_block2a11_clock_enable_0, HB1_ram_block2a11_clock_enable_1, , );
HB1_ram_block2a11_PORT_A_data_out_reg = DFFE(HB1_ram_block2a11_PORT_A_data_out, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1M633Q = HB1_ram_block2a11_PORT_A_data_out_reg[6];

--HB1M634Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a11~PORTADATAOUT7 at M4K_X41_Y9
HB1_ram_block2a11_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a11_PORT_A_data_in_reg = DFFE(HB1_ram_block2a11_PORT_A_data_in, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_data_in = ~GND;
HB1_ram_block2a11_PORT_B_data_in_reg = DFFE(HB1_ram_block2a11_PORT_B_data_in, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a11_PORT_A_address_reg = DFFE(HB1_ram_block2a11_PORT_A_address, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a11_PORT_B_address_reg = DFFE(HB1_ram_block2a11_PORT_B_address, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_PORT_A_write_enable = GND;
HB1_ram_block2a11_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_A_write_enable, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1_ram_block2a11_PORT_B_write_enable = GND;
HB1_ram_block2a11_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a11_PORT_B_write_enable, HB1_ram_block2a11_clock_1, , , HB1_ram_block2a11_clock_enable_1);
HB1_ram_block2a11_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a11_clock_1 = GND;
HB1_ram_block2a11_clock_enable_0 = JB3_w_anode2983w[3];
HB1_ram_block2a11_clock_enable_1 = GND;
HB1_ram_block2a11_PORT_A_data_out = MEMORY(HB1_ram_block2a11_PORT_A_data_in_reg, HB1_ram_block2a11_PORT_B_data_in_reg, HB1_ram_block2a11_PORT_A_address_reg, HB1_ram_block2a11_PORT_B_address_reg, HB1_ram_block2a11_PORT_A_write_enable_reg, HB1_ram_block2a11_PORT_B_write_enable_reg, , , HB1_ram_block2a11_clock_0, HB1_ram_block2a11_clock_1, HB1_ram_block2a11_clock_enable_0, HB1_ram_block2a11_clock_enable_1, , );
HB1_ram_block2a11_PORT_A_data_out_reg = DFFE(HB1_ram_block2a11_PORT_A_data_out, HB1_ram_block2a11_clock_0, , , HB1_ram_block2a11_clock_enable_0);
HB1M634Q = HB1_ram_block2a11_PORT_A_data_out_reg[7];


--HB1_ram_block2a9 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a9 at M4K_X41_Y11
--RAM Block Operation Mode: True Dual-Port
--Port A Depth: 512, Port A Width: 8, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 26000, Port A Logical Width: 8, Port B Logical Depth: 208000, Port B Logical Width: 1
--Port A Input: Registered, Port A Output: Registered, Port B Input: Registered, Port B Output: Un-registered
HB1_ram_block2a9_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a9_PORT_A_data_in_reg = DFFE(HB1_ram_block2a9_PORT_A_data_in, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_data_in = ~GND;
HB1_ram_block2a9_PORT_B_data_in_reg = DFFE(HB1_ram_block2a9_PORT_B_data_in, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a9_PORT_A_address_reg = DFFE(HB1_ram_block2a9_PORT_A_address, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a9_PORT_B_address_reg = DFFE(HB1_ram_block2a9_PORT_B_address, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_write_enable = GND;
HB1_ram_block2a9_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_A_write_enable, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_write_enable = GND;
HB1_ram_block2a9_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_B_write_enable, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a9_clock_1 = GND;
HB1_ram_block2a9_clock_enable_0 = JB3_w_anode2963w[3];
HB1_ram_block2a9_clock_enable_1 = GND;
HB1_ram_block2a9_PORT_A_data_out = MEMORY(HB1_ram_block2a9_PORT_A_data_in_reg, HB1_ram_block2a9_PORT_B_data_in_reg, HB1_ram_block2a9_PORT_A_address_reg, HB1_ram_block2a9_PORT_B_address_reg, HB1_ram_block2a9_PORT_A_write_enable_reg, HB1_ram_block2a9_PORT_B_write_enable_reg, , , HB1_ram_block2a9_clock_0, HB1_ram_block2a9_clock_1, HB1_ram_block2a9_clock_enable_0, HB1_ram_block2a9_clock_enable_1, , );
HB1_ram_block2a9_PORT_A_data_out_reg = DFFE(HB1_ram_block2a9_PORT_A_data_out, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9 = HB1_ram_block2a9_PORT_A_data_out_reg[0];

--HB1M522Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a9~PORTADATAOUT1 at M4K_X41_Y11
HB1_ram_block2a9_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a9_PORT_A_data_in_reg = DFFE(HB1_ram_block2a9_PORT_A_data_in, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_data_in = ~GND;
HB1_ram_block2a9_PORT_B_data_in_reg = DFFE(HB1_ram_block2a9_PORT_B_data_in, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a9_PORT_A_address_reg = DFFE(HB1_ram_block2a9_PORT_A_address, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a9_PORT_B_address_reg = DFFE(HB1_ram_block2a9_PORT_B_address, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_write_enable = GND;
HB1_ram_block2a9_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_A_write_enable, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_write_enable = GND;
HB1_ram_block2a9_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_B_write_enable, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a9_clock_1 = GND;
HB1_ram_block2a9_clock_enable_0 = JB3_w_anode2963w[3];
HB1_ram_block2a9_clock_enable_1 = GND;
HB1_ram_block2a9_PORT_A_data_out = MEMORY(HB1_ram_block2a9_PORT_A_data_in_reg, HB1_ram_block2a9_PORT_B_data_in_reg, HB1_ram_block2a9_PORT_A_address_reg, HB1_ram_block2a9_PORT_B_address_reg, HB1_ram_block2a9_PORT_A_write_enable_reg, HB1_ram_block2a9_PORT_B_write_enable_reg, , , HB1_ram_block2a9_clock_0, HB1_ram_block2a9_clock_1, HB1_ram_block2a9_clock_enable_0, HB1_ram_block2a9_clock_enable_1, , );
HB1_ram_block2a9_PORT_A_data_out_reg = DFFE(HB1_ram_block2a9_PORT_A_data_out, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1M522Q = HB1_ram_block2a9_PORT_A_data_out_reg[1];

--HB1M523Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a9~PORTADATAOUT2 at M4K_X41_Y11
HB1_ram_block2a9_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a9_PORT_A_data_in_reg = DFFE(HB1_ram_block2a9_PORT_A_data_in, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_data_in = ~GND;
HB1_ram_block2a9_PORT_B_data_in_reg = DFFE(HB1_ram_block2a9_PORT_B_data_in, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a9_PORT_A_address_reg = DFFE(HB1_ram_block2a9_PORT_A_address, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a9_PORT_B_address_reg = DFFE(HB1_ram_block2a9_PORT_B_address, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_write_enable = GND;
HB1_ram_block2a9_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_A_write_enable, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_write_enable = GND;
HB1_ram_block2a9_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_B_write_enable, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a9_clock_1 = GND;
HB1_ram_block2a9_clock_enable_0 = JB3_w_anode2963w[3];
HB1_ram_block2a9_clock_enable_1 = GND;
HB1_ram_block2a9_PORT_A_data_out = MEMORY(HB1_ram_block2a9_PORT_A_data_in_reg, HB1_ram_block2a9_PORT_B_data_in_reg, HB1_ram_block2a9_PORT_A_address_reg, HB1_ram_block2a9_PORT_B_address_reg, HB1_ram_block2a9_PORT_A_write_enable_reg, HB1_ram_block2a9_PORT_B_write_enable_reg, , , HB1_ram_block2a9_clock_0, HB1_ram_block2a9_clock_1, HB1_ram_block2a9_clock_enable_0, HB1_ram_block2a9_clock_enable_1, , );
HB1_ram_block2a9_PORT_A_data_out_reg = DFFE(HB1_ram_block2a9_PORT_A_data_out, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1M523Q = HB1_ram_block2a9_PORT_A_data_out_reg[2];

--HB1M524Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a9~PORTADATAOUT3 at M4K_X41_Y11
HB1_ram_block2a9_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a9_PORT_A_data_in_reg = DFFE(HB1_ram_block2a9_PORT_A_data_in, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_data_in = ~GND;
HB1_ram_block2a9_PORT_B_data_in_reg = DFFE(HB1_ram_block2a9_PORT_B_data_in, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a9_PORT_A_address_reg = DFFE(HB1_ram_block2a9_PORT_A_address, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a9_PORT_B_address_reg = DFFE(HB1_ram_block2a9_PORT_B_address, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_write_enable = GND;
HB1_ram_block2a9_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_A_write_enable, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_write_enable = GND;
HB1_ram_block2a9_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_B_write_enable, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a9_clock_1 = GND;
HB1_ram_block2a9_clock_enable_0 = JB3_w_anode2963w[3];
HB1_ram_block2a9_clock_enable_1 = GND;
HB1_ram_block2a9_PORT_A_data_out = MEMORY(HB1_ram_block2a9_PORT_A_data_in_reg, HB1_ram_block2a9_PORT_B_data_in_reg, HB1_ram_block2a9_PORT_A_address_reg, HB1_ram_block2a9_PORT_B_address_reg, HB1_ram_block2a9_PORT_A_write_enable_reg, HB1_ram_block2a9_PORT_B_write_enable_reg, , , HB1_ram_block2a9_clock_0, HB1_ram_block2a9_clock_1, HB1_ram_block2a9_clock_enable_0, HB1_ram_block2a9_clock_enable_1, , );
HB1_ram_block2a9_PORT_A_data_out_reg = DFFE(HB1_ram_block2a9_PORT_A_data_out, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1M524Q = HB1_ram_block2a9_PORT_A_data_out_reg[3];

--HB1M525Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a9~PORTADATAOUT4 at M4K_X41_Y11
HB1_ram_block2a9_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a9_PORT_A_data_in_reg = DFFE(HB1_ram_block2a9_PORT_A_data_in, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_data_in = ~GND;
HB1_ram_block2a9_PORT_B_data_in_reg = DFFE(HB1_ram_block2a9_PORT_B_data_in, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a9_PORT_A_address_reg = DFFE(HB1_ram_block2a9_PORT_A_address, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a9_PORT_B_address_reg = DFFE(HB1_ram_block2a9_PORT_B_address, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_write_enable = GND;
HB1_ram_block2a9_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_A_write_enable, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_write_enable = GND;
HB1_ram_block2a9_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_B_write_enable, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a9_clock_1 = GND;
HB1_ram_block2a9_clock_enable_0 = JB3_w_anode2963w[3];
HB1_ram_block2a9_clock_enable_1 = GND;
HB1_ram_block2a9_PORT_A_data_out = MEMORY(HB1_ram_block2a9_PORT_A_data_in_reg, HB1_ram_block2a9_PORT_B_data_in_reg, HB1_ram_block2a9_PORT_A_address_reg, HB1_ram_block2a9_PORT_B_address_reg, HB1_ram_block2a9_PORT_A_write_enable_reg, HB1_ram_block2a9_PORT_B_write_enable_reg, , , HB1_ram_block2a9_clock_0, HB1_ram_block2a9_clock_1, HB1_ram_block2a9_clock_enable_0, HB1_ram_block2a9_clock_enable_1, , );
HB1_ram_block2a9_PORT_A_data_out_reg = DFFE(HB1_ram_block2a9_PORT_A_data_out, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1M525Q = HB1_ram_block2a9_PORT_A_data_out_reg[4];

--HB1M526Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a9~PORTADATAOUT5 at M4K_X41_Y11
HB1_ram_block2a9_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a9_PORT_A_data_in_reg = DFFE(HB1_ram_block2a9_PORT_A_data_in, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_data_in = ~GND;
HB1_ram_block2a9_PORT_B_data_in_reg = DFFE(HB1_ram_block2a9_PORT_B_data_in, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a9_PORT_A_address_reg = DFFE(HB1_ram_block2a9_PORT_A_address, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a9_PORT_B_address_reg = DFFE(HB1_ram_block2a9_PORT_B_address, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_write_enable = GND;
HB1_ram_block2a9_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_A_write_enable, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_write_enable = GND;
HB1_ram_block2a9_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_B_write_enable, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a9_clock_1 = GND;
HB1_ram_block2a9_clock_enable_0 = JB3_w_anode2963w[3];
HB1_ram_block2a9_clock_enable_1 = GND;
HB1_ram_block2a9_PORT_A_data_out = MEMORY(HB1_ram_block2a9_PORT_A_data_in_reg, HB1_ram_block2a9_PORT_B_data_in_reg, HB1_ram_block2a9_PORT_A_address_reg, HB1_ram_block2a9_PORT_B_address_reg, HB1_ram_block2a9_PORT_A_write_enable_reg, HB1_ram_block2a9_PORT_B_write_enable_reg, , , HB1_ram_block2a9_clock_0, HB1_ram_block2a9_clock_1, HB1_ram_block2a9_clock_enable_0, HB1_ram_block2a9_clock_enable_1, , );
HB1_ram_block2a9_PORT_A_data_out_reg = DFFE(HB1_ram_block2a9_PORT_A_data_out, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1M526Q = HB1_ram_block2a9_PORT_A_data_out_reg[5];

--HB1M527Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a9~PORTADATAOUT6 at M4K_X41_Y11
HB1_ram_block2a9_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a9_PORT_A_data_in_reg = DFFE(HB1_ram_block2a9_PORT_A_data_in, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_data_in = ~GND;
HB1_ram_block2a9_PORT_B_data_in_reg = DFFE(HB1_ram_block2a9_PORT_B_data_in, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a9_PORT_A_address_reg = DFFE(HB1_ram_block2a9_PORT_A_address, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a9_PORT_B_address_reg = DFFE(HB1_ram_block2a9_PORT_B_address, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_write_enable = GND;
HB1_ram_block2a9_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_A_write_enable, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_write_enable = GND;
HB1_ram_block2a9_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_B_write_enable, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a9_clock_1 = GND;
HB1_ram_block2a9_clock_enable_0 = JB3_w_anode2963w[3];
HB1_ram_block2a9_clock_enable_1 = GND;
HB1_ram_block2a9_PORT_A_data_out = MEMORY(HB1_ram_block2a9_PORT_A_data_in_reg, HB1_ram_block2a9_PORT_B_data_in_reg, HB1_ram_block2a9_PORT_A_address_reg, HB1_ram_block2a9_PORT_B_address_reg, HB1_ram_block2a9_PORT_A_write_enable_reg, HB1_ram_block2a9_PORT_B_write_enable_reg, , , HB1_ram_block2a9_clock_0, HB1_ram_block2a9_clock_1, HB1_ram_block2a9_clock_enable_0, HB1_ram_block2a9_clock_enable_1, , );
HB1_ram_block2a9_PORT_A_data_out_reg = DFFE(HB1_ram_block2a9_PORT_A_data_out, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1M527Q = HB1_ram_block2a9_PORT_A_data_out_reg[6];

--HB1M528Q is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|ram_block2a9~PORTADATAOUT7 at M4K_X41_Y11
HB1_ram_block2a9_PORT_A_data_in = BUS(VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC);
HB1_ram_block2a9_PORT_A_data_in_reg = DFFE(HB1_ram_block2a9_PORT_A_data_in, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_data_in = ~GND;
HB1_ram_block2a9_PORT_B_data_in_reg = DFFE(HB1_ram_block2a9_PORT_B_data_in, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_address = BUS(N1L104, N1L106, N1L108, N1L110, N1L112, N1L114, N1L116, N1L118, N1L120);
HB1_ram_block2a9_PORT_A_address_reg = DFFE(HB1_ram_block2a9_PORT_A_address, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_address = BUS(VCC, VCC, VCC, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND, ~GND);
HB1_ram_block2a9_PORT_B_address_reg = DFFE(HB1_ram_block2a9_PORT_B_address, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_PORT_A_write_enable = GND;
HB1_ram_block2a9_PORT_A_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_A_write_enable, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1_ram_block2a9_PORT_B_write_enable = GND;
HB1_ram_block2a9_PORT_B_write_enable_reg = DFFE(HB1_ram_block2a9_PORT_B_write_enable, HB1_ram_block2a9_clock_1, , , HB1_ram_block2a9_clock_enable_1);
HB1_ram_block2a9_clock_0 = GLOBAL(S2L2);
HB1_ram_block2a9_clock_1 = GND;
HB1_ram_block2a9_clock_enable_0 = JB3_w_anode2963w[3];
HB1_ram_block2a9_clock_enable_1 = GND;
HB1_ram_block2a9_PORT_A_data_out = MEMORY(HB1_ram_block2a9_PORT_A_data_in_reg, HB1_ram_block2a9_PORT_B_data_in_reg, HB1_ram_block2a9_PORT_A_address_reg, HB1_ram_block2a9_PORT_B_address_reg, HB1_ram_block2a9_PORT_A_write_enable_reg, HB1_ram_block2a9_PORT_B_write_enable_reg, , , HB1_ram_block2a9_clock_0, HB1_ram_block2a9_clock_1, HB1_ram_block2a9_clock_enable_0, HB1_ram_block2a9_clock_enable_1, , );
HB1_ram_block2a9_PORT_A_data_out_reg = DFFE(HB1_ram_block2a9_PORT_A_data_out, HB1_ram_block2a9_clock_0, , , HB1_ram_block2a9_clock_enable_0);
HB1M528Q = HB1_ram_block2a9_PORT_A_data_out_reg[7];


--KB1L241 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~582 at LCCOMB_X40_Y10_N8
KB1L241 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] & (HB1M632Q) # !HB1_address_reg_a[7] & HB1M526Q);


--KB1L242 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~583 at LCCOMB_X40_Y10_N26
KB1L242 = HB1_address_reg_a[11] & KB1L239 # !HB1_address_reg_a[11] & (KB1L241 # KB1L240);


--KB1L243 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~584 at LCCOMB_X40_Y11_N8
KB1L243 = !HB1_address_reg_a[10] & !HB1_address_reg_a[8] & HB1_address_reg_a[9];


--KB1L244 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6783w~585 at LCCOMB_X40_Y10_N10
KB1L244 = KB1L237 # KB1L235 # KB1L242 & KB1L243;


--KB1L54 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[5]~5039 at LCCOMB_X40_Y14_N26
KB1L54 = KB1L244 & (KB1L48 # !HB1_address_reg_a[10]) # !KB1L244 & (KB1L53 & HB1_address_reg_a[10]);


--N1_ADDR_dd[0] is VGA_OSD_RAM:u9|ADDR_dd[0] at LCFF_X22_Y13_N3
N1_ADDR_dd[0] = DFFEAS(N1L7, GLOBAL(S2L2), KEY[0],  ,  ,  ,  ,  ,  );


--KB1L55 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[6]~5040 at LCCOMB_X40_Y20_N26
KB1L55 = HB1_address_reg_a[8] & !HB1_address_reg_a[7] # !HB1_address_reg_a[8] & HB1_address_reg_a[7] & HB1M2700Q;


--KB1L56 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[6]~5041 at LCCOMB_X40_Y22_N24
KB1L56 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1M2647Q) # !HB1_address_reg_a[6] & !HB1_address_reg_a[7] & (HB1M2594Q);


--KB1L57 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[6]~5042 at LCCOMB_X40_Y20_N12
KB1L57 = !HB1_address_reg_a[9] & (KB1L56 & !KB1L55 & !HB1_address_reg_a[7] # !KB1L56 & KB1L55 & HB1_address_reg_a[7]);


--KB1L253 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7024w~49 at LCCOMB_X18_Y21_N6
KB1L253 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] # HB1M1640Q) # !HB1_address_reg_a[7] & !HB1_address_reg_a[6] & HB1M1534Q;


--KB1L254 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7024w~50 at LCCOMB_X18_Y21_N2
KB1L254 = KB1L253 & (HB1M1693Q # !HB1_address_reg_a[6]) # !KB1L253 & (HB1_address_reg_a[6] & HB1M1587Q);


--KB1L251 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7022w~44 at LCCOMB_X18_Y22_N18
KB1L251 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1M1163Q) # !HB1_address_reg_a[6] & HB1M1110Q & !HB1_address_reg_a[7];


--KB1L252 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7022w~45 at LCCOMB_X18_Y21_N8
KB1L252 = HB1_address_reg_a[7] & (KB1L251 & HB1M1269Q # !KB1L251 & (HB1M1216Q)) # !HB1_address_reg_a[7] & KB1L251;


--KB1L58 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[6]~5043 at LCCOMB_X18_Y21_N0
KB1L58 = HB1_address_reg_a[9] & KB1L254 # !HB1_address_reg_a[9] & (KB1L252);


--KB1L255 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7106w~407 at LCCOMB_X40_Y19_N0
KB1L255 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M951Q) # !HB1_address_reg_a[6] & HB1M898Q);


--KB1L256 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7106w~408 at LCCOMB_X40_Y20_N18
KB1L256 = HB1_address_reg_a[7] & (KB1L255 & HB1M1057Q # !KB1L255 & (HB1M1004Q)) # !HB1_address_reg_a[7] & KB1L255;


--KB1L59 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[6]~5044 at LCCOMB_X40_Y18_N12
KB1L59 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1481Q) # !HB1_address_reg_a[6] & HB1M1428Q);


--KB1L60 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[6]~5045 at LCCOMB_X40_Y22_N26
KB1L60 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1375Q) # !HB1_address_reg_a[6] & HB1M1322Q);


--KB1L61 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[6]~5046 at LCCOMB_X40_Y20_N0
KB1L61 = HB1_address_reg_a[9] & (KB1L60 # KB1L59) # !HB1_address_reg_a[9] & KB1L256;


--KB1L62 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[6]~5047 at LCCOMB_X40_Y20_N20
KB1L62 = HB1_address_reg_a[8] & KB1L58 # !HB1_address_reg_a[8] & (KB1L61);


--KB1L259 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7122w~47 at LCCOMB_X18_Y10_N4
KB1L259 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M2488Q # !HB1_address_reg_a[7] & (HB1M2382Q));


--KB1L260 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7122w~48 at LCCOMB_X18_Y10_N0
KB1L260 = KB1L259 & (HB1M2541Q # !HB1_address_reg_a[6]) # !KB1L259 & HB1M2435Q & HB1_address_reg_a[6];


--KB1L247 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6921w~47 at LCCOMB_X18_Y16_N2
KB1L247 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1M739Q) # !HB1_address_reg_a[6] & HB1M686Q & !HB1_address_reg_a[7];


--KB1L248 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6921w~48 at LCCOMB_X18_Y16_N10
KB1L248 = KB1L247 & (HB1M845Q # !HB1_address_reg_a[7]) # !KB1L247 & (HB1_address_reg_a[7] & HB1M792Q);


--KB1L263 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7314w~566 at LCCOMB_X18_Y11_N10
KB1L263 = HB1_address_reg_a[9] & (HB1_address_reg_a[11] & (KB1L260) # !HB1_address_reg_a[11] & KB1L248);


--KB1L257 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7120w~44 at LCCOMB_X18_Y12_N10
KB1L257 = HB1_address_reg_a[6] & (HB1M2011Q # HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (!HB1_address_reg_a[7] & HB1M1958Q);


--KB1L258 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7120w~45 at LCCOMB_X18_Y12_N12
KB1L258 = KB1L257 & (HB1M2117Q # !HB1_address_reg_a[7]) # !KB1L257 & (HB1_address_reg_a[7] & HB1M2064Q);


--KB1L245 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6919w~44 at LCCOMB_X18_Y6_N24
KB1L245 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & (HB1M368Q) # !HB1_address_reg_a[7] & HB1M262Q);


--KB1L246 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6919w~45 at LCCOMB_X18_Y7_N22
KB1L246 = HB1_address_reg_a[6] & (KB1L245 & HB1M421Q # !KB1L245 & (HB1M315Q)) # !HB1_address_reg_a[6] & KB1L245;


--KB1L264 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7314w~567 at LCCOMB_X18_Y11_N0
KB1L264 = !HB1_address_reg_a[9] & (HB1_address_reg_a[11] & KB1L258 # !HB1_address_reg_a[11] & (KB1L246));


--KB1L265 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7314w~568 at LCCOMB_X18_Y11_N16
KB1L265 = KB1L147 # KB1L232 & (KB1L263 # KB1L264);


--KB1L261 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7204w~281 at LCCOMB_X40_Y8_N12
KB1L261 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1M1799Q) # !HB1_address_reg_a[6] & !HB1_address_reg_a[7] & HB1M1746Q;


--KB1L262 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7204w~282 at LCCOMB_X40_Y8_N26
KB1L262 = HB1_address_reg_a[7] & (KB1L261 & (HB1M1905Q) # !KB1L261 & HB1M1852Q) # !HB1_address_reg_a[7] & (KB1L261);


--KB1L249 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7004w~281 at LCCOMB_X40_Y6_N12
KB1L249 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M156Q # !HB1_address_reg_a[7] & (HB1M50Q));


--KB1L250 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7004w~282 at LCCOMB_X39_Y7_N2
KB1L250 = HB1_address_reg_a[6] & (KB1L249 & HB1M209Q # !KB1L249 & (HB1M103Q)) # !HB1_address_reg_a[6] & (KB1L249);


--KB1L266 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7314w~569 at LCCOMB_X40_Y8_N10
KB1L266 = KB1L236 & (HB1_address_reg_a[11] & (KB1L262) # !HB1_address_reg_a[11] & KB1L250);


--KB1L267 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7314w~570 at LCCOMB_X40_Y14_N18
KB1L267 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] & (HB1M2329Q) # !HB1_address_reg_a[7] & HB1M2223Q) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7]);


--KB1L268 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7314w~571 at LCCOMB_X40_Y13_N18
KB1L268 = HB1_address_reg_a[6] & (KB1L267) # !HB1_address_reg_a[6] & (KB1L267 & (HB1M2276Q) # !KB1L267 & HB1M2170Q);


--KB1L269 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7314w~572 at LCCOMB_X40_Y10_N28
KB1L269 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M527Q # !HB1_address_reg_a[6] & (HB1M474Q));


--KB1L270 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7314w~573 at LCCOMB_X40_Y8_N20
KB1L270 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M633Q) # !HB1_address_reg_a[6] & HB1M580Q);


--KB1L271 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7314w~574 at LCCOMB_X40_Y10_N6
KB1L271 = HB1_address_reg_a[11] & KB1L268 # !HB1_address_reg_a[11] & (KB1L270 # KB1L269);


--KB1L272 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7314w~575 at LCCOMB_X40_Y10_N24
KB1L272 = KB1L266 # KB1L265 # KB1L243 & KB1L271;


--KB1L63 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[6]~5048 at LCCOMB_X40_Y13_N14
KB1L63 = HB1_address_reg_a[10] & (KB1L272 & (KB1L57) # !KB1L272 & KB1L62) # !HB1_address_reg_a[10] & (KB1L272);


--N1_ADDR_dd[1] is VGA_OSD_RAM:u9|ADDR_dd[1] at LCFF_X22_Y13_N13
N1_ADDR_dd[1] = DFFEAS(N1L9, GLOBAL(S2L2), KEY[0],  ,  ,  ,  ,  ,  );


--KB1L37 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[4]~5049 at LCCOMB_X40_Y21_N0
KB1L37 = HB1_address_reg_a[8] & !HB1_address_reg_a[7] # !HB1_address_reg_a[8] & HB1_address_reg_a[7] & HB1M2698Q;


--KB1L38 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[4]~5050 at LCCOMB_X40_Y22_N20
KB1L38 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1M2645Q) # !HB1_address_reg_a[6] & !HB1_address_reg_a[7] & HB1M2592Q;


--KB1L39 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[4]~5051 at LCCOMB_X40_Y21_N22
KB1L39 = !HB1_address_reg_a[9] & (KB1L38 & !HB1_address_reg_a[7] & !KB1L37 # !KB1L38 & HB1_address_reg_a[7] & KB1L37);


--KB1L194 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5962w~49 at LCCOMB_X18_Y20_N20
KB1L194 = HB1_address_reg_a[7] & (HB1M1638Q # HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1M1532Q & !HB1_address_reg_a[6]);


--KB1L195 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5962w~50 at LCCOMB_X18_Y20_N22
KB1L195 = KB1L194 & (HB1M1691Q # !HB1_address_reg_a[6]) # !KB1L194 & (HB1M1585Q & HB1_address_reg_a[6]);


--KB1L192 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5960w~44 at LCCOMB_X18_Y22_N20
KB1L192 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1M1161Q) # !HB1_address_reg_a[6] & HB1M1108Q & !HB1_address_reg_a[7];


--KB1L193 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5960w~45 at LCCOMB_X18_Y21_N22
KB1L193 = HB1_address_reg_a[7] & (KB1L192 & (HB1M1267Q) # !KB1L192 & HB1M1214Q) # !HB1_address_reg_a[7] & (KB1L192);


--KB1L40 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[4]~5052 at LCCOMB_X18_Y20_N26
KB1L40 = HB1_address_reg_a[9] & (KB1L195) # !HB1_address_reg_a[9] & KB1L193;


--KB1L196 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6044w~407 at LCCOMB_X40_Y18_N22
KB1L196 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M949Q) # !HB1_address_reg_a[6] & HB1M896Q);


--KB1L197 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6044w~408 at LCCOMB_X40_Y18_N2
KB1L197 = HB1_address_reg_a[7] & (KB1L196 & (HB1M1055Q) # !KB1L196 & HB1M1002Q) # !HB1_address_reg_a[7] & KB1L196;


--KB1L41 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[4]~5053 at LCCOMB_X40_Y18_N20
KB1L41 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M1479Q # !HB1_address_reg_a[6] & (HB1M1426Q));


--KB1L42 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[4]~5054 at LCCOMB_X40_Y22_N14
KB1L42 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M1373Q # !HB1_address_reg_a[6] & (HB1M1320Q));


--KB1L43 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[4]~5055 at LCCOMB_X40_Y18_N18
KB1L43 = HB1_address_reg_a[9] & (KB1L42 # KB1L41) # !HB1_address_reg_a[9] & (KB1L197);


--KB1L44 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[4]~5056 at LCCOMB_X39_Y20_N0
KB1L44 = HB1_address_reg_a[8] & KB1L40 # !HB1_address_reg_a[8] & (KB1L43);


--KB1L200 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6060w~47 at LCCOMB_X18_Y10_N12
KB1L200 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M2486Q # !HB1_address_reg_a[7] & (HB1M2380Q));


--KB1L201 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6060w~48 at LCCOMB_X18_Y10_N22
KB1L201 = KB1L200 & (HB1M2539Q # !HB1_address_reg_a[6]) # !KB1L200 & (HB1_address_reg_a[6] & HB1M2433Q);


--KB1L188 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5859w~47 at LCCOMB_X18_Y16_N0
KB1L188 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M737Q) # !HB1_address_reg_a[6] & HB1M684Q);


--KB1L189 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5859w~48 at LCCOMB_X18_Y16_N20
KB1L189 = KB1L188 & (HB1M843Q # !HB1_address_reg_a[7]) # !KB1L188 & HB1M790Q & HB1_address_reg_a[7];


--KB1L204 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6252w~566 at LCCOMB_X18_Y10_N28
KB1L204 = HB1_address_reg_a[9] & (HB1_address_reg_a[11] & KB1L201 # !HB1_address_reg_a[11] & (KB1L189));


--KB1L198 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6058w~44 at LCCOMB_X18_Y12_N4
KB1L198 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M2009Q # !HB1_address_reg_a[6] & (HB1M1956Q));


--KB1L199 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6058w~45 at LCCOMB_X18_Y12_N22
KB1L199 = HB1_address_reg_a[7] & (KB1L198 & HB1M2115Q # !KB1L198 & (HB1M2062Q)) # !HB1_address_reg_a[7] & (KB1L198);


--KB1L186 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5857w~44 at LCCOMB_X18_Y6_N28
KB1L186 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M366Q # !HB1_address_reg_a[7] & (HB1M260Q));


--KB1L187 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5857w~45 at LCCOMB_X18_Y6_N12
KB1L187 = HB1_address_reg_a[6] & (KB1L186 & HB1M419Q # !KB1L186 & (HB1M313Q)) # !HB1_address_reg_a[6] & KB1L186;


--KB1L205 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6252w~567 at LCCOMB_X18_Y10_N18
KB1L205 = !HB1_address_reg_a[9] & (HB1_address_reg_a[11] & KB1L199 # !HB1_address_reg_a[11] & (KB1L187));


--KB1L206 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6252w~568 at LCCOMB_X18_Y10_N16
KB1L206 = KB1L147 # KB1L232 & (KB1L205 # KB1L204);


--KB1L202 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6142w~281 at LCCOMB_X40_Y6_N16
KB1L202 = HB1_address_reg_a[6] & (HB1M1797Q # HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & HB1M1744Q & (!HB1_address_reg_a[7]);


--KB1L203 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6142w~282 at LCCOMB_X40_Y6_N18
KB1L203 = HB1_address_reg_a[7] & (KB1L202 & (HB1M1903Q) # !KB1L202 & HB1M1850Q) # !HB1_address_reg_a[7] & (KB1L202);


--KB1L190 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5942w~281 at LCCOMB_X40_Y8_N28
KB1L190 = HB1_address_reg_a[6] & HB1_address_reg_a[7] # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M154Q # !HB1_address_reg_a[7] & (HB1M48Q));


--KB1L191 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5942w~282 at LCCOMB_X40_Y8_N22
KB1L191 = KB1L190 & (HB1M207Q # !HB1_address_reg_a[6]) # !KB1L190 & (HB1_address_reg_a[6] & HB1M101Q);


--KB1L207 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6252w~569 at LCCOMB_X40_Y8_N0
KB1L207 = KB1L236 & (HB1_address_reg_a[11] & (KB1L203) # !HB1_address_reg_a[11] & KB1L191);


--KB1L208 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6252w~570 at LCCOMB_X40_Y14_N16
KB1L208 = HB1_address_reg_a[7] & (HB1M2327Q # !HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M2221Q);


--KB1L209 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6252w~571 at LCCOMB_X40_Y14_N22
KB1L209 = KB1L208 & (HB1_address_reg_a[6] # HB1M2274Q) # !KB1L208 & !HB1_address_reg_a[6] & HB1M2168Q;


--KB1L210 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6252w~572 at LCCOMB_X40_Y9_N12
KB1L210 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M525Q # !HB1_address_reg_a[6] & (HB1M472Q));


--KB1L211 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6252w~573 at LCCOMB_X40_Y9_N26
KB1L211 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M631Q) # !HB1_address_reg_a[6] & HB1M578Q);


--KB1L212 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6252w~574 at LCCOMB_X40_Y9_N24
KB1L212 = HB1_address_reg_a[11] & (KB1L209) # !HB1_address_reg_a[11] & (KB1L211 # KB1L210);


--KB1L213 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result6252w~575 at LCCOMB_X40_Y9_N16
KB1L213 = KB1L207 # KB1L206 # KB1L212 & KB1L243;


--KB1L45 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[4]~5057 at LCCOMB_X39_Y20_N12
KB1L45 = KB1L213 & (KB1L39 # !HB1_address_reg_a[10]) # !KB1L213 & KB1L44 & HB1_address_reg_a[10];


--N1L20 is VGA_OSD_RAM:u9|Mux~32 at LCCOMB_X22_Y13_N8
N1L20 = N1_ADDR_dd[1] & (KB1L63 # N1_ADDR_dd[0]) # !N1_ADDR_dd[1] & (KB1L45 & !N1_ADDR_dd[0]);


--KB1L64 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[7]~5058 at LCCOMB_X40_Y21_N12
KB1L64 = HB1_address_reg_a[7] & HB1M2701Q & !HB1_address_reg_a[8] # !HB1_address_reg_a[7] & (HB1_address_reg_a[8]);


--KB1L65 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[7]~5059 at LCCOMB_X40_Y22_N16
KB1L65 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M2648Q) # !HB1_address_reg_a[6] & HB1M2595Q);


--KB1L66 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[7]~5060 at LCCOMB_X40_Y21_N8
KB1L66 = !HB1_address_reg_a[9] & (KB1L64 & HB1_address_reg_a[7] & !KB1L65 # !KB1L64 & !HB1_address_reg_a[7] & KB1L65);


--KB1L281 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7555w~49 at LCCOMB_X18_Y20_N14
KB1L281 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M1588Q # !HB1_address_reg_a[6] & (HB1M1535Q));


--KB1L282 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7555w~50 at LCCOMB_X18_Y21_N26
KB1L282 = KB1L281 & (HB1M1694Q # !HB1_address_reg_a[7]) # !KB1L281 & (HB1_address_reg_a[7] & HB1M1641Q);


--KB1L279 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7553w~44 at LCCOMB_X18_Y22_N10
KB1L279 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & (HB1M1217Q) # !HB1_address_reg_a[7] & HB1M1111Q);


--KB1L280 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7553w~45 at LCCOMB_X18_Y22_N22
KB1L280 = HB1_address_reg_a[6] & (KB1L279 & HB1M1270Q # !KB1L279 & (HB1M1164Q)) # !HB1_address_reg_a[6] & (KB1L279);


--KB1L67 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[7]~5061 at LCCOMB_X18_Y21_N18
KB1L67 = HB1_address_reg_a[9] & (KB1L282) # !HB1_address_reg_a[9] & KB1L280;


--KB1L283 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7637w~407 at LCCOMB_X40_Y20_N10
KB1L283 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] # HB1M1005Q) # !HB1_address_reg_a[7] & !HB1_address_reg_a[6] & HB1M899Q;


--KB1L284 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7637w~408 at LCCOMB_X40_Y20_N22
KB1L284 = HB1_address_reg_a[6] & (KB1L283 & HB1M1058Q # !KB1L283 & (HB1M952Q)) # !HB1_address_reg_a[6] & (KB1L283);


--KB1L68 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[7]~5062 at LCCOMB_X40_Y18_N26
KB1L68 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1482Q) # !HB1_address_reg_a[6] & HB1M1429Q);


--KB1L69 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[7]~5063 at LCCOMB_X40_Y22_N28
KB1L69 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1376Q) # !HB1_address_reg_a[6] & HB1M1323Q);


--KB1L70 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[7]~5064 at LCCOMB_X40_Y20_N6
KB1L70 = HB1_address_reg_a[9] & (KB1L69 # KB1L68) # !HB1_address_reg_a[9] & (KB1L284);


--KB1L71 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[7]~5065 at LCCOMB_X40_Y20_N24
KB1L71 = HB1_address_reg_a[8] & (KB1L67) # !HB1_address_reg_a[8] & KB1L70;


--KB1L287 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7653w~47 at LCCOMB_X18_Y9_N20
KB1L287 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M2436Q # !HB1_address_reg_a[6] & (HB1M2383Q));


--KB1L288 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7653w~48 at LCCOMB_X18_Y9_N12
KB1L288 = HB1_address_reg_a[7] & (KB1L287 & HB1M2542Q # !KB1L287 & (HB1M2489Q)) # !HB1_address_reg_a[7] & (KB1L287);


--KB1L275 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7452w~47 at LCCOMB_X18_Y16_N26
KB1L275 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & (HB1M793Q) # !HB1_address_reg_a[7] & HB1M687Q);


--KB1L276 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7452w~48 at LCCOMB_X18_Y16_N22
KB1L276 = KB1L275 & (HB1M846Q # !HB1_address_reg_a[6]) # !KB1L275 & (HB1M740Q & HB1_address_reg_a[6]);


--KB1L291 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7845w~545 at LCCOMB_X18_Y13_N2
KB1L291 = HB1_address_reg_a[9] & (HB1_address_reg_a[11] & (KB1L288) # !HB1_address_reg_a[11] & KB1L276);


--KB1L285 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7651w~44 at LCCOMB_X18_Y13_N26
KB1L285 = HB1_address_reg_a[7] & (HB1M2065Q # HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (!HB1_address_reg_a[6] & HB1M1959Q);


--KB1L286 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7651w~45 at LCCOMB_X18_Y13_N30
KB1L286 = KB1L285 & (HB1M2118Q # !HB1_address_reg_a[6]) # !KB1L285 & HB1M2012Q & HB1_address_reg_a[6];


--KB1L273 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7450w~44 at LCCOMB_X18_Y6_N8
KB1L273 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M316Q) # !HB1_address_reg_a[6] & HB1M263Q);


--KB1L274 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7450w~45 at LCCOMB_X18_Y6_N0
KB1L274 = HB1_address_reg_a[7] & (KB1L273 & HB1M422Q # !KB1L273 & (HB1M369Q)) # !HB1_address_reg_a[7] & (KB1L273);


--KB1L292 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7845w~546 at LCCOMB_X18_Y13_N28
KB1L292 = !HB1_address_reg_a[9] & (HB1_address_reg_a[11] & KB1L286 # !HB1_address_reg_a[11] & (KB1L274));


--KB1L293 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7845w~547 at LCCOMB_X18_Y13_N16
KB1L293 = KB1L147 # KB1L232 & (KB1L292 # KB1L291);


--KB1L289 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7735w~281 at LCCOMB_X40_Y6_N2
KB1L289 = HB1_address_reg_a[6] & HB1_address_reg_a[7] # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M1853Q # !HB1_address_reg_a[7] & (HB1M1747Q));


--KB1L290 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7735w~282 at LCCOMB_X40_Y7_N24
KB1L290 = KB1L289 & (HB1M1906Q # !HB1_address_reg_a[6]) # !KB1L289 & HB1_address_reg_a[6] & HB1M1800Q;


--KB1L277 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7535w~281 at LCCOMB_X40_Y7_N30
KB1L277 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M104Q) # !HB1_address_reg_a[6] & HB1M51Q);


--KB1L278 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7535w~282 at LCCOMB_X40_Y7_N18
KB1L278 = HB1_address_reg_a[7] & (KB1L277 & (HB1M210Q) # !KB1L277 & HB1M157Q) # !HB1_address_reg_a[7] & KB1L277;


--KB1L294 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7845w~548 at LCCOMB_X40_Y7_N8
KB1L294 = KB1L236 & (HB1_address_reg_a[11] & KB1L290 # !HB1_address_reg_a[11] & (KB1L278));


--KB1L295 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7845w~549 at LCCOMB_X40_Y14_N6
KB1L295 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M2330Q # !HB1_address_reg_a[7] & (HB1M2224Q)) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7]);


--KB1L296 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7845w~550 at LCCOMB_X40_Y11_N30
KB1L296 = HB1_address_reg_a[6] & (KB1L295) # !HB1_address_reg_a[6] & (KB1L295 & (HB1M2277Q) # !KB1L295 & HB1M2171Q);


--KB1L297 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7845w~551 at LCCOMB_X40_Y9_N18
KB1L297 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M528Q # !HB1_address_reg_a[6] & (HB1M475Q));


--KB1L298 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7845w~552 at LCCOMB_X40_Y9_N14
KB1L298 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M634Q) # !HB1_address_reg_a[6] & HB1M581Q);


--KB1L299 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7845w~553 at LCCOMB_X40_Y9_N0
KB1L299 = HB1_address_reg_a[11] & KB1L296 # !HB1_address_reg_a[11] & (KB1L297 # KB1L298);


--KB1L300 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result7845w~554 at LCCOMB_X40_Y10_N30
KB1L300 = KB1L294 # KB1L293 # KB1L243 & KB1L299;


--KB1L72 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[7]~5066 at LCCOMB_X40_Y13_N6
KB1L72 = HB1_address_reg_a[10] & (KB1L300 & KB1L66 # !KB1L300 & (KB1L71)) # !HB1_address_reg_a[10] & (KB1L300);


--N1L21 is VGA_OSD_RAM:u9|Mux~33 at LCCOMB_X22_Y13_N14
N1L21 = N1L20 & (KB1L72 # !N1_ADDR_dd[0]) # !N1L20 & KB1L54 & (N1_ADDR_dd[0]);


--KB1L19 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[2]~5067 at LCCOMB_X40_Y14_N20
KB1L19 = HB1_address_reg_a[7] & HB1M2696Q & !HB1_address_reg_a[8] # !HB1_address_reg_a[7] & (HB1_address_reg_a[8]);


--KB1L20 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[2]~5068 at LCCOMB_X40_Y22_N2
KB1L20 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1M2643Q) # !HB1_address_reg_a[6] & !HB1_address_reg_a[7] & (HB1M2590Q);


--KB1L21 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[2]~5069 at LCCOMB_X40_Y14_N12
KB1L21 = !HB1_address_reg_a[9] & (KB1L19 & !KB1L20 & HB1_address_reg_a[7] # !KB1L19 & KB1L20 & !HB1_address_reg_a[7]);


--KB1L137 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4900w~49 at LCCOMB_X18_Y20_N6
KB1L137 = HB1_address_reg_a[7] & (HB1M1636Q # HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & HB1M1530Q & (!HB1_address_reg_a[6]);


--KB1L138 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4900w~50 at LCCOMB_X18_Y20_N10
KB1L138 = KB1L137 & (HB1M1689Q # !HB1_address_reg_a[6]) # !KB1L137 & (HB1M1583Q & HB1_address_reg_a[6]);


--KB1L135 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4898w~44 at LCCOMB_X18_Y22_N28
KB1L135 = HB1_address_reg_a[7] & HB1_address_reg_a[6] # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M1159Q # !HB1_address_reg_a[6] & (HB1M1106Q));


--KB1L136 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4898w~45 at LCCOMB_X18_Y22_N26
KB1L136 = KB1L135 & (HB1M1265Q # !HB1_address_reg_a[7]) # !KB1L135 & (HB1_address_reg_a[7] & HB1M1212Q);


--KB1L22 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[2]~5070 at LCCOMB_X18_Y20_N28
KB1L22 = HB1_address_reg_a[9] & (KB1L138) # !HB1_address_reg_a[9] & KB1L136;


--KB1L139 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4982w~407 at LCCOMB_X40_Y17_N30
KB1L139 = HB1_address_reg_a[7] & HB1_address_reg_a[6] # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M947Q # !HB1_address_reg_a[6] & (HB1M894Q));


--KB1L140 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4982w~408 at LCCOMB_X40_Y17_N8
KB1L140 = HB1_address_reg_a[7] & (KB1L139 & (HB1M1053Q) # !KB1L139 & HB1M1000Q) # !HB1_address_reg_a[7] & (KB1L139);


--KB1L23 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[2]~5071 at LCCOMB_X40_Y17_N22
KB1L23 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1477Q) # !HB1_address_reg_a[6] & HB1M1424Q);


--KB1L24 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[2]~5072 at LCCOMB_X40_Y22_N18
KB1L24 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1371Q) # !HB1_address_reg_a[6] & HB1M1318Q);


--KB1L25 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[2]~5073 at LCCOMB_X40_Y17_N26
KB1L25 = HB1_address_reg_a[9] & (KB1L24 # KB1L23) # !HB1_address_reg_a[9] & (KB1L140);


--KB1L26 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[2]~5074 at LCCOMB_X40_Y14_N30
KB1L26 = HB1_address_reg_a[8] & KB1L22 # !HB1_address_reg_a[8] & (KB1L25);


--KB1L143 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4998w~47 at LCCOMB_X18_Y9_N4
KB1L143 = HB1_address_reg_a[7] & (HB1M2484Q # HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & HB1M2378Q & (!HB1_address_reg_a[6]);


--KB1L144 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4998w~48 at LCCOMB_X18_Y9_N18
KB1L144 = HB1_address_reg_a[6] & (KB1L143 & (HB1M2537Q) # !KB1L143 & HB1M2431Q) # !HB1_address_reg_a[6] & (KB1L143);


--KB1L131 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4797w~47 at LCCOMB_X18_Y16_N30
KB1L131 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M735Q # !HB1_address_reg_a[6] & (HB1M682Q));


--KB1L132 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4797w~48 at LCCOMB_X18_Y16_N18
KB1L132 = HB1_address_reg_a[7] & (KB1L131 & HB1M841Q # !KB1L131 & (HB1M788Q)) # !HB1_address_reg_a[7] & (KB1L131);


--KB1L148 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5190w~609 at LCCOMB_X18_Y13_N12
KB1L148 = HB1_address_reg_a[9] & (HB1_address_reg_a[11] & (KB1L144) # !HB1_address_reg_a[11] & KB1L132);


--KB1L141 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4996w~44 at LCCOMB_X18_Y13_N18
KB1L141 = HB1_address_reg_a[6] & (HB1M2007Q # HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & HB1M1954Q & (!HB1_address_reg_a[7]);


--KB1L142 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4996w~45 at LCCOMB_X18_Y13_N6
KB1L142 = HB1_address_reg_a[7] & (KB1L141 & (HB1M2113Q) # !KB1L141 & HB1M2060Q) # !HB1_address_reg_a[7] & (KB1L141);


--KB1L129 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4795w~44 at LCCOMB_X18_Y6_N2
KB1L129 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & (HB1M364Q) # !HB1_address_reg_a[7] & HB1M258Q);


--KB1L130 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4795w~45 at LCCOMB_X18_Y7_N0
KB1L130 = HB1_address_reg_a[6] & (KB1L129 & HB1M417Q # !KB1L129 & (HB1M311Q)) # !HB1_address_reg_a[6] & KB1L129;


--KB1L149 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5190w~610 at LCCOMB_X18_Y13_N22
KB1L149 = !HB1_address_reg_a[9] & (HB1_address_reg_a[11] & (KB1L142) # !HB1_address_reg_a[11] & KB1L130);


--KB1L150 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5190w~611 at LCCOMB_X18_Y13_N24
KB1L150 = KB1L147 # KB1L232 & (KB1L148 # KB1L149);


--KB1L145 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5080w~281 at LCCOMB_X40_Y6_N28
KB1L145 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1M1795Q) # !HB1_address_reg_a[6] & !HB1_address_reg_a[7] & (HB1M1742Q);


--KB1L146 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5080w~282 at LCCOMB_X40_Y6_N26
KB1L146 = KB1L145 & (HB1M1901Q # !HB1_address_reg_a[7]) # !KB1L145 & HB1M1848Q & (HB1_address_reg_a[7]);


--KB1L133 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4880w~281 at LCCOMB_X39_Y7_N6
KB1L133 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M152Q # !HB1_address_reg_a[7] & (HB1M46Q));


--KB1L134 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4880w~282 at LCCOMB_X39_Y7_N16
KB1L134 = KB1L133 & (HB1M205Q # !HB1_address_reg_a[6]) # !KB1L133 & HB1_address_reg_a[6] & HB1M99Q;


--KB1L151 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5190w~612 at LCCOMB_X40_Y7_N20
KB1L151 = KB1L236 & (HB1_address_reg_a[11] & KB1L146 # !HB1_address_reg_a[11] & (KB1L134));


--KB1L152 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5190w~613 at LCCOMB_X40_Y14_N24
KB1L152 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] & (HB1M2325Q) # !HB1_address_reg_a[7] & HB1M2219Q) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7]);


--KB1L153 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5190w~614 at LCCOMB_X40_Y13_N4
KB1L153 = HB1_address_reg_a[6] & (KB1L152) # !HB1_address_reg_a[6] & (KB1L152 & (HB1M2272Q) # !KB1L152 & HB1M2166Q);


--KB1L154 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5190w~615 at LCCOMB_X40_Y10_N22
KB1L154 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M523Q) # !HB1_address_reg_a[6] & HB1M470Q);


--KB1L155 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5190w~616 at LCCOMB_X40_Y8_N24
KB1L155 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M629Q) # !HB1_address_reg_a[6] & HB1M576Q);


--KB1L156 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5190w~617 at LCCOMB_X40_Y10_N2
KB1L156 = HB1_address_reg_a[11] & (KB1L153) # !HB1_address_reg_a[11] & (KB1L155 # KB1L154);


--KB1L157 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5190w~618 at LCCOMB_X40_Y10_N20
KB1L157 = KB1L151 # KB1L150 # KB1L243 & KB1L156;


--KB1L27 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[2]~5075 at LCCOMB_X40_Y14_N28
KB1L27 = KB1L157 & (KB1L21 # !HB1_address_reg_a[10]) # !KB1L157 & (KB1L26 & HB1_address_reg_a[10]);


--KB1L10 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[1]~5076 at LCCOMB_X40_Y21_N6
KB1L10 = HB1_address_reg_a[8] & !HB1_address_reg_a[7] # !HB1_address_reg_a[8] & HB1_address_reg_a[7] & HB1M2695Q;


--KB1L11 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[1]~5077 at LCCOMB_X40_Y21_N2
KB1L11 = HB1_address_reg_a[6] & (HB1M2642Q # HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (!HB1_address_reg_a[7] & HB1M2589Q);


--KB1L12 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[1]~5078 at LCCOMB_X40_Y21_N30
KB1L12 = !HB1_address_reg_a[9] & (KB1L10 & !KB1L11 & HB1_address_reg_a[7] # !KB1L10 & KB1L11 & !HB1_address_reg_a[7]);


--KB1L109 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4369w~49 at LCCOMB_X18_Y20_N2
KB1L109 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M1582Q # !HB1_address_reg_a[6] & (HB1M1529Q));


--KB1L110 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4369w~50 at LCCOMB_X18_Y20_N18
KB1L110 = KB1L109 & (HB1M1688Q # !HB1_address_reg_a[7]) # !KB1L109 & (HB1_address_reg_a[7] & HB1M1635Q);


--KB1L107 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4367w~44 at LCCOMB_X18_Y22_N2
KB1L107 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & (HB1M1211Q) # !HB1_address_reg_a[7] & HB1M1105Q);


--KB1L108 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4367w~45 at LCCOMB_X18_Y22_N24
KB1L108 = KB1L107 & (HB1M1264Q # !HB1_address_reg_a[6]) # !KB1L107 & (HB1_address_reg_a[6] & HB1M1158Q);


--KB1L13 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[1]~5079 at LCCOMB_X20_Y20_N10
KB1L13 = HB1_address_reg_a[9] & (KB1L110) # !HB1_address_reg_a[9] & KB1L108;


--KB1L111 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4451w~407 at LCCOMB_X40_Y18_N24
KB1L111 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] # HB1M999Q) # !HB1_address_reg_a[7] & !HB1_address_reg_a[6] & (HB1M893Q);


--KB1L112 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4451w~408 at LCCOMB_X40_Y18_N8
KB1L112 = HB1_address_reg_a[6] & (KB1L111 & HB1M1052Q # !KB1L111 & (HB1M946Q)) # !HB1_address_reg_a[6] & (KB1L111);


--KB1L14 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[1]~5080 at LCCOMB_X40_Y18_N10
KB1L14 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1476Q) # !HB1_address_reg_a[6] & HB1M1423Q);


--KB1L15 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[1]~5081 at LCCOMB_X40_Y22_N4
KB1L15 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1370Q) # !HB1_address_reg_a[6] & HB1M1317Q);


--KB1L16 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[1]~5082 at LCCOMB_X40_Y18_N16
KB1L16 = HB1_address_reg_a[9] & (KB1L14 # KB1L15) # !HB1_address_reg_a[9] & (KB1L112);


--KB1L17 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[1]~5083 at LCCOMB_X40_Y17_N10
KB1L17 = HB1_address_reg_a[8] & (KB1L13) # !HB1_address_reg_a[8] & KB1L16;


--KB1L115 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4467w~47 at LCCOMB_X18_Y7_N24
KB1L115 = HB1_address_reg_a[6] & (HB1M2430Q # HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & HB1M2377Q & (!HB1_address_reg_a[7]);


--KB1L116 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4467w~48 at LCCOMB_X18_Y10_N10
KB1L116 = HB1_address_reg_a[7] & (KB1L115 & HB1M2536Q # !KB1L115 & (HB1M2483Q)) # !HB1_address_reg_a[7] & (KB1L115);


--KB1L103 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4266w~47 at LCCOMB_X18_Y16_N16
KB1L103 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & (HB1M787Q) # !HB1_address_reg_a[7] & HB1M681Q);


--KB1L104 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4266w~48 at LCCOMB_X18_Y16_N24
KB1L104 = HB1_address_reg_a[6] & (KB1L103 & HB1M840Q # !KB1L103 & (HB1M734Q)) # !HB1_address_reg_a[6] & (KB1L103);


--KB1L119 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4659w~566 at LCCOMB_X18_Y10_N26
KB1L119 = HB1_address_reg_a[9] & (HB1_address_reg_a[11] & KB1L116 # !HB1_address_reg_a[11] & (KB1L104));


--KB1L113 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4465w~44 at LCCOMB_X18_Y13_N0
KB1L113 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & (HB1M2059Q) # !HB1_address_reg_a[7] & HB1M1953Q);


--KB1L114 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4465w~45 at LCCOMB_X18_Y13_N14
KB1L114 = HB1_address_reg_a[6] & (KB1L113 & HB1M2112Q # !KB1L113 & (HB1M2006Q)) # !HB1_address_reg_a[6] & (KB1L113);


--KB1L101 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4264w~44 at LCCOMB_X18_Y6_N30
KB1L101 = HB1_address_reg_a[6] & (HB1M310Q # HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & HB1M257Q & (!HB1_address_reg_a[7]);


--KB1L102 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4264w~45 at LCCOMB_X18_Y6_N6
KB1L102 = HB1_address_reg_a[7] & (KB1L101 & HB1M416Q # !KB1L101 & (HB1M363Q)) # !HB1_address_reg_a[7] & (KB1L101);


--KB1L120 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4659w~567 at LCCOMB_X18_Y10_N2
KB1L120 = !HB1_address_reg_a[9] & (HB1_address_reg_a[11] & KB1L114 # !HB1_address_reg_a[11] & (KB1L102));


--KB1L121 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4659w~568 at LCCOMB_X18_Y10_N6
KB1L121 = KB1L147 # KB1L232 & (KB1L120 # KB1L119);


--KB1L117 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4549w~281 at LCCOMB_X40_Y7_N26
KB1L117 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] # HB1M1847Q) # !HB1_address_reg_a[7] & !HB1_address_reg_a[6] & (HB1M1741Q);


--KB1L118 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4549w~282 at LCCOMB_X40_Y7_N2
KB1L118 = KB1L117 & (HB1M1900Q # !HB1_address_reg_a[6]) # !KB1L117 & HB1M1794Q & (HB1_address_reg_a[6]);


--KB1L105 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4349w~281 at LCCOMB_X40_Y6_N20
KB1L105 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M98Q) # !HB1_address_reg_a[6] & HB1M45Q);


--KB1L106 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4349w~282 at LCCOMB_X40_Y6_N10
KB1L106 = HB1_address_reg_a[7] & (KB1L105 & HB1M204Q # !KB1L105 & (HB1M151Q)) # !HB1_address_reg_a[7] & (KB1L105);


--KB1L122 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4659w~569 at LCCOMB_X40_Y7_N0
KB1L122 = KB1L236 & (HB1_address_reg_a[11] & (KB1L118) # !HB1_address_reg_a[11] & KB1L106);


--KB1L123 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4659w~570 at LCCOMB_X40_Y11_N6
KB1L123 = HB1_address_reg_a[7] & (HB1M2324Q # !HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & HB1_address_reg_a[6] & HB1M2218Q;


--KB1L124 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4659w~571 at LCCOMB_X40_Y11_N0
KB1L124 = KB1L123 & (HB1_address_reg_a[6] # HB1M2271Q) # !KB1L123 & !HB1_address_reg_a[6] & (HB1M2165Q);


--KB1L125 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4659w~572 at LCCOMB_X40_Y9_N2
KB1L125 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M522Q) # !HB1_address_reg_a[6] & HB1M469Q);


--KB1L126 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4659w~573 at LCCOMB_X40_Y9_N30
KB1L126 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M628Q) # !HB1_address_reg_a[6] & HB1M575Q);


--KB1L127 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4659w~574 at LCCOMB_X40_Y9_N6
KB1L127 = HB1_address_reg_a[11] & (KB1L124) # !HB1_address_reg_a[11] & (KB1L126 # KB1L125);


--KB1L128 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4659w~575 at LCCOMB_X40_Y9_N20
KB1L128 = KB1L122 # KB1L121 # KB1L127 & KB1L243;


--KB1L18 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[1]~5084 at LCCOMB_X40_Y14_N10
KB1L18 = HB1_address_reg_a[10] & (KB1L128 & (KB1L12) # !KB1L128 & KB1L17) # !HB1_address_reg_a[10] & (KB1L128);


--KB1L1 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[0]~5085 at LCCOMB_X40_Y11_N28
KB1L1 = HB1_address_reg_a[7] & !HB1_address_reg_a[8] & HB1_ram_block2a50 # !HB1_address_reg_a[7] & HB1_address_reg_a[8];


--KB1L2 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[0]~5086 at LCCOMB_X40_Y22_N12
KB1L2 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1_ram_block2a49) # !HB1_address_reg_a[6] & !HB1_address_reg_a[7] & (HB1_ram_block2a48);


--KB1L3 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[0]~5087 at LCCOMB_X40_Y11_N2
KB1L3 = !HB1_address_reg_a[9] & (HB1_address_reg_a[7] & KB1L1 & !KB1L2 # !HB1_address_reg_a[7] & !KB1L1 & KB1L2);


--KB1L81 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3833w~49 at LCCOMB_X18_Y20_N8
KB1L81 = HB1_address_reg_a[7] & (HB1_ram_block2a30 # HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_ram_block2a28 & !HB1_address_reg_a[6]);


--KB1L82 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3833w~50 at LCCOMB_X18_Y20_N24
KB1L82 = KB1L81 & (HB1_ram_block2a31 # !HB1_address_reg_a[6]) # !KB1L81 & (HB1_ram_block2a29 & HB1_address_reg_a[6]);


--KB1L79 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3831w~44 at LCCOMB_X18_Y22_N30
KB1L79 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1_ram_block2a21) # !HB1_address_reg_a[6] & HB1_ram_block2a20 & !HB1_address_reg_a[7];


--KB1L80 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3831w~45 at LCCOMB_X18_Y22_N8
KB1L80 = HB1_address_reg_a[7] & (KB1L79 & HB1_ram_block2a23 # !KB1L79 & (HB1_ram_block2a22)) # !HB1_address_reg_a[7] & KB1L79;


--KB1L4 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[0]~5088 at LCCOMB_X22_Y19_N20
KB1L4 = HB1_address_reg_a[9] & KB1L82 # !HB1_address_reg_a[9] & (KB1L80);


--KB1L83 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3915w~407 at LCCOMB_X40_Y17_N2
KB1L83 = HB1_address_reg_a[7] & HB1_address_reg_a[6] # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1_ram_block2a17 # !HB1_address_reg_a[6] & (HB1_ram_block2a16));


--KB1L84 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3915w~408 at LCCOMB_X40_Y17_N16
KB1L84 = KB1L83 & (HB1_ram_block2a19 # !HB1_address_reg_a[7]) # !KB1L83 & HB1_ram_block2a18 & HB1_address_reg_a[7];


--KB1L5 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[0]~5089 at LCCOMB_X40_Y17_N12
KB1L5 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1_ram_block2a27 # !HB1_address_reg_a[6] & (HB1_ram_block2a26));


--KB1L6 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[0]~5090 at LCCOMB_X40_Y21_N10
KB1L6 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1_ram_block2a25 # !HB1_address_reg_a[6] & (HB1_ram_block2a24));


--KB1L7 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[0]~5091 at LCCOMB_X40_Y17_N0
KB1L7 = HB1_address_reg_a[9] & (KB1L6 # KB1L5) # !HB1_address_reg_a[9] & (KB1L84);


--KB1L8 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[0]~5092 at LCCOMB_X40_Y17_N6
KB1L8 = HB1_address_reg_a[8] & KB1L4 # !HB1_address_reg_a[8] & (KB1L7);


--KB1L87 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3931w~47 at LCCOMB_X18_Y9_N14
KB1L87 = HB1_address_reg_a[7] & (HB1_ram_block2a46 # HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_ram_block2a44 & !HB1_address_reg_a[6]);


--KB1L88 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3931w~48 at LCCOMB_X18_Y9_N22
KB1L88 = KB1L87 & (HB1_ram_block2a47 # !HB1_address_reg_a[6]) # !KB1L87 & (HB1_ram_block2a45 & HB1_address_reg_a[6]);


--KB1L75 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3730w~47 at LCCOMB_X18_Y14_N20
KB1L75 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1_ram_block2a13) # !HB1_address_reg_a[6] & HB1_ram_block2a12 & !HB1_address_reg_a[7];


--KB1L76 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3730w~48 at LCCOMB_X18_Y14_N22
KB1L76 = KB1L75 & (HB1_ram_block2a15 # !HB1_address_reg_a[7]) # !KB1L75 & (HB1_ram_block2a14 & HB1_address_reg_a[7]);


--KB1L91 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4123w~566 at LCCOMB_X18_Y12_N18
KB1L91 = HB1_address_reg_a[9] & (HB1_address_reg_a[11] & KB1L88 # !HB1_address_reg_a[11] & (KB1L76));


--KB1L85 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3929w~44 at LCCOMB_X18_Y12_N28
KB1L85 = HB1_address_reg_a[6] & (HB1_ram_block2a37 # HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_ram_block2a36 & !HB1_address_reg_a[7]);


--KB1L86 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3929w~45 at LCCOMB_X18_Y12_N30
KB1L86 = KB1L85 & (HB1_ram_block2a39 # !HB1_address_reg_a[7]) # !KB1L85 & (HB1_address_reg_a[7] & HB1_ram_block2a38);


--KB1L73 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3728w~44 at LCCOMB_X18_Y6_N4
KB1L73 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1_ram_block2a6 # !HB1_address_reg_a[7] & (HB1_ram_block2a4));


--KB1L74 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3728w~45 at LCCOMB_X18_Y6_N10
KB1L74 = KB1L73 & (HB1_ram_block2a7 # !HB1_address_reg_a[6]) # !KB1L73 & HB1_ram_block2a5 & HB1_address_reg_a[6];


--KB1L92 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4123w~567 at LCCOMB_X18_Y12_N20
KB1L92 = !HB1_address_reg_a[9] & (HB1_address_reg_a[11] & KB1L86 # !HB1_address_reg_a[11] & (KB1L74));


--KB1L93 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4123w~568 at LCCOMB_X18_Y12_N16
KB1L93 = KB1L147 # KB1L232 & (KB1L92 # KB1L91);


--KB1L89 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4013w~281 at LCCOMB_X40_Y6_N8
KB1L89 = HB1_address_reg_a[6] & (HB1_address_reg_a[7] # HB1_ram_block2a33) # !HB1_address_reg_a[6] & !HB1_address_reg_a[7] & HB1_ram_block2a32;


--KB1L90 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4013w~282 at LCCOMB_X40_Y6_N24
KB1L90 = HB1_address_reg_a[7] & (KB1L89 & (HB1_ram_block2a35) # !KB1L89 & HB1_ram_block2a34) # !HB1_address_reg_a[7] & (KB1L89);


--KB1L77 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3813w~281 at LCCOMB_X40_Y6_N6
KB1L77 = HB1_address_reg_a[6] & HB1_address_reg_a[7] # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1_ram_block2a2 # !HB1_address_reg_a[7] & (HB1_ram_block2a0));


--KB1L78 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result3813w~282 at LCCOMB_X40_Y6_N4
KB1L78 = KB1L77 & (HB1_ram_block2a3 # !HB1_address_reg_a[6]) # !KB1L77 & (HB1_address_reg_a[6] & HB1_ram_block2a1);


--KB1L94 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4123w~569 at LCCOMB_X40_Y8_N6
KB1L94 = KB1L236 & (HB1_address_reg_a[11] & (KB1L90) # !HB1_address_reg_a[11] & KB1L78);


--KB1L95 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4123w~570 at LCCOMB_X40_Y14_N14
KB1L95 = HB1_address_reg_a[7] & (HB1_ram_block2a43 # !HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1_ram_block2a41);


--KB1L96 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4123w~571 at LCCOMB_X40_Y13_N8
KB1L96 = KB1L95 & (HB1_address_reg_a[6] # HB1_ram_block2a42) # !KB1L95 & HB1_ram_block2a40 & !HB1_address_reg_a[6];


--KB1L97 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4123w~572 at LCCOMB_X40_Y10_N12
KB1L97 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1_ram_block2a9 # !HB1_address_reg_a[6] & (HB1_ram_block2a8));


--KB1L98 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4123w~573 at LCCOMB_X40_Y8_N2
KB1L98 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1_ram_block2a11 # !HB1_address_reg_a[6] & (HB1_ram_block2a10));


--KB1L99 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4123w~574 at LCCOMB_X40_Y10_N0
KB1L99 = HB1_address_reg_a[11] & KB1L96 # !HB1_address_reg_a[11] & (KB1L98 # KB1L97);


--KB1L100 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result4123w~575 at LCCOMB_X40_Y11_N22
KB1L100 = KB1L94 # KB1L93 # KB1L99 & KB1L243;


--KB1L9 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[0]~5093 at LCCOMB_X40_Y11_N20
KB1L9 = HB1_address_reg_a[10] & (KB1L100 & (KB1L3) # !KB1L100 & KB1L8) # !HB1_address_reg_a[10] & KB1L100;


--N1L22 is VGA_OSD_RAM:u9|Mux~34 at LCCOMB_X22_Y13_N4
N1L22 = N1_ADDR_dd[0] & (KB1L18 # N1_ADDR_dd[1]) # !N1_ADDR_dd[0] & KB1L9 & (!N1_ADDR_dd[1]);


--KB1L28 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[3]~5094 at LCCOMB_X39_Y20_N22
KB1L28 = HB1_address_reg_a[7] & HB1M2697Q & !HB1_address_reg_a[8] # !HB1_address_reg_a[7] & (HB1_address_reg_a[8]);


--KB1L29 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[3]~5095 at LCCOMB_X40_Y22_N22
KB1L29 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M2644Q) # !HB1_address_reg_a[6] & HB1M2591Q);


--KB1L30 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[3]~5096 at LCCOMB_X39_Y20_N10
KB1L30 = !HB1_address_reg_a[9] & (HB1_address_reg_a[7] & KB1L28 & !KB1L29 # !HB1_address_reg_a[7] & !KB1L28 & KB1L29);


--KB1L166 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5431w~49 at LCCOMB_X18_Y20_N0
KB1L166 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1584Q) # !HB1_address_reg_a[6] & HB1M1531Q);


--KB1L167 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5431w~50 at LCCOMB_X18_Y21_N12
KB1L167 = KB1L166 & (HB1M1690Q # !HB1_address_reg_a[7]) # !KB1L166 & (HB1_address_reg_a[7] & HB1M1637Q);


--KB1L164 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5429w~44 at LCCOMB_X18_Y22_N12
KB1L164 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] # HB1M1213Q) # !HB1_address_reg_a[7] & !HB1_address_reg_a[6] & (HB1M1107Q);


--KB1L165 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5429w~45 at LCCOMB_X18_Y22_N16
KB1L165 = HB1_address_reg_a[6] & (KB1L164 & HB1M1266Q # !KB1L164 & (HB1M1160Q)) # !HB1_address_reg_a[6] & (KB1L164);


--KB1L31 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[3]~5097 at LCCOMB_X18_Y21_N28
KB1L31 = HB1_address_reg_a[9] & (KB1L167) # !HB1_address_reg_a[9] & KB1L165;


--KB1L168 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5513w~407 at LCCOMB_X40_Y20_N28
KB1L168 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M1001Q # !HB1_address_reg_a[7] & (HB1M895Q));


--KB1L169 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5513w~408 at LCCOMB_X40_Y20_N2
KB1L169 = KB1L168 & (HB1M1054Q # !HB1_address_reg_a[6]) # !KB1L168 & HB1M948Q & (HB1_address_reg_a[6]);


--KB1L32 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[3]~5098 at LCCOMB_X40_Y18_N14
KB1L32 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1478Q) # !HB1_address_reg_a[6] & HB1M1425Q);


--KB1L33 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[3]~5099 at LCCOMB_X40_Y22_N0
KB1L33 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M1372Q) # !HB1_address_reg_a[6] & HB1M1319Q);


--KB1L34 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[3]~5100 at LCCOMB_X40_Y20_N30
KB1L34 = HB1_address_reg_a[9] & (KB1L33 # KB1L32) # !HB1_address_reg_a[9] & (KB1L169);


--KB1L35 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[3]~5101 at LCCOMB_X39_Y20_N6
KB1L35 = HB1_address_reg_a[8] & KB1L31 # !HB1_address_reg_a[8] & (KB1L34);


--KB1L172 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5529w~47 at LCCOMB_X18_Y9_N16
KB1L172 = HB1_address_reg_a[6] & (HB1M2432Q # HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1M2379Q & !HB1_address_reg_a[7]);


--KB1L173 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5529w~48 at LCCOMB_X18_Y9_N0
KB1L173 = HB1_address_reg_a[7] & (KB1L172 & HB1M2538Q # !KB1L172 & (HB1M2485Q)) # !HB1_address_reg_a[7] & (KB1L172);


--KB1L160 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5328w~47 at LCCOMB_X18_Y16_N28
KB1L160 = HB1_address_reg_a[7] & (HB1M789Q # HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1M683Q & !HB1_address_reg_a[6]);


--KB1L161 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5328w~48 at LCCOMB_X18_Y16_N6
KB1L161 = KB1L160 & (HB1M842Q # !HB1_address_reg_a[6]) # !KB1L160 & (HB1M736Q & HB1_address_reg_a[6]);


--KB1L176 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5721w~545 at LCCOMB_X18_Y11_N6
KB1L176 = HB1_address_reg_a[9] & (HB1_address_reg_a[11] & (KB1L173) # !HB1_address_reg_a[11] & KB1L161);


--KB1L170 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5527w~44 at LCCOMB_X18_Y12_N26
KB1L170 = HB1_address_reg_a[6] & (HB1_address_reg_a[7]) # !HB1_address_reg_a[6] & (HB1_address_reg_a[7] & HB1M2061Q # !HB1_address_reg_a[7] & (HB1M1955Q));


--KB1L171 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5527w~45 at LCCOMB_X18_Y12_N6
KB1L171 = HB1_address_reg_a[6] & (KB1L170 & (HB1M2114Q) # !KB1L170 & HB1M2008Q) # !HB1_address_reg_a[6] & (KB1L170);


--KB1L158 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5326w~44 at LCCOMB_X18_Y7_N6
KB1L158 = HB1_address_reg_a[7] & (HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M312Q) # !HB1_address_reg_a[6] & HB1M259Q);


--KB1L159 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5326w~45 at LCCOMB_X18_Y7_N12
KB1L159 = KB1L158 & (HB1M418Q # !HB1_address_reg_a[7]) # !KB1L158 & HB1_address_reg_a[7] & HB1M365Q;


--KB1L177 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5721w~546 at LCCOMB_X18_Y11_N18
KB1L177 = !HB1_address_reg_a[9] & (HB1_address_reg_a[11] & (KB1L171) # !HB1_address_reg_a[11] & KB1L159);


--KB1L178 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5721w~547 at LCCOMB_X18_Y11_N20
KB1L178 = KB1L147 # KB1L232 & (KB1L176 # KB1L177);


--KB1L174 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5611w~281 at LCCOMB_X40_Y6_N22
KB1L174 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] # HB1M1849Q) # !HB1_address_reg_a[7] & HB1M1743Q & !HB1_address_reg_a[6];


--KB1L175 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5611w~282 at LCCOMB_X40_Y6_N30
KB1L175 = HB1_address_reg_a[6] & (KB1L174 & (HB1M1902Q) # !KB1L174 & HB1M1796Q) # !HB1_address_reg_a[6] & KB1L174;


--KB1L162 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5411w~281 at LCCOMB_X40_Y7_N28
KB1L162 = HB1_address_reg_a[7] & HB1_address_reg_a[6] # !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & (HB1M100Q) # !HB1_address_reg_a[6] & HB1M47Q);


--KB1L163 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5411w~282 at LCCOMB_X40_Y7_N6
KB1L163 = HB1_address_reg_a[7] & (KB1L162 & HB1M206Q # !KB1L162 & (HB1M153Q)) # !HB1_address_reg_a[7] & KB1L162;


--KB1L179 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5721w~548 at LCCOMB_X40_Y7_N14
KB1L179 = KB1L236 & (HB1_address_reg_a[11] & KB1L175 # !HB1_address_reg_a[11] & (KB1L163));


--KB1L180 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5721w~549 at LCCOMB_X40_Y14_N2
KB1L180 = HB1_address_reg_a[7] & (HB1M2326Q # !HB1_address_reg_a[6]) # !HB1_address_reg_a[7] & HB1M2220Q & HB1_address_reg_a[6];


--KB1L181 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5721w~550 at LCCOMB_X40_Y13_N22
KB1L181 = KB1L180 & (HB1_address_reg_a[6] # HB1M2273Q) # !KB1L180 & HB1M2167Q & !HB1_address_reg_a[6];


--KB1L182 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5721w~551 at LCCOMB_X40_Y9_N22
KB1L182 = !HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M524Q # !HB1_address_reg_a[6] & (HB1M471Q));


--KB1L183 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5721w~552 at LCCOMB_X40_Y9_N28
KB1L183 = HB1_address_reg_a[7] & (HB1_address_reg_a[6] & HB1M630Q # !HB1_address_reg_a[6] & (HB1M577Q));


--KB1L184 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5721w~553 at LCCOMB_X40_Y9_N8
KB1L184 = HB1_address_reg_a[11] & (KB1L181) # !HB1_address_reg_a[11] & (KB1L183 # KB1L182);


--KB1L185 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|w_result5721w~554 at LCCOMB_X40_Y9_N4
KB1L185 = KB1L179 # KB1L178 # KB1L184 & KB1L243;


--KB1L36 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|mux_akb:mux5|result_node[3]~5102 at LCCOMB_X39_Y20_N20
KB1L36 = KB1L185 & (KB1L30 # !HB1_address_reg_a[10]) # !KB1L185 & KB1L35 & HB1_address_reg_a[10];


--N1L23 is VGA_OSD_RAM:u9|Mux~35 at LCCOMB_X22_Y13_N0
N1L23 = N1_ADDR_dd[1] & (N1L22 & KB1L36 # !N1L22 & (KB1L27)) # !N1_ADDR_dd[1] & (N1L22);


--N1_ADDR_dd[2] is VGA_OSD_RAM:u9|ADDR_dd[2] at LCFF_X22_Y13_N7
N1_ADDR_dd[2] = DFFEAS(N1L11, GLOBAL(S2L2), KEY[0],  ,  ,  ,  ,  ,  );


--N1L141 is VGA_OSD_RAM:u9|oRed~83 at LCCOMB_X22_Y13_N10
N1L141 = N1L140 & (N1_ADDR_dd[2] & (N1L21) # !N1_ADDR_dd[2] & N1L23);


--K1_f_VGA is CMD_Decode:u5|f_VGA at LCFF_X14_Y8_N21
K1_f_VGA = DFFEAS(K1L219, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L89 is CMD_Decode:u5|Decoder~516 at LCCOMB_X15_Y9_N16
K1L89 = K1L98 & K1_f_VGA & K1L172 & K1L99;


--K1L90 is CMD_Decode:u5|Decoder~517 at LCCOMB_X19_Y7_N16
K1L90 = !K1_CMD_Tmp[24] & K1L89 & !K1_CMD_Tmp[25] & !K1_CMD_Tmp[26];


--K1L91 is CMD_Decode:u5|Decoder~518 at LCCOMB_X15_Y7_N30
K1L91 = K1_CMD_Tmp[24] & K1L89 & !K1_CMD_Tmp[26] & K1_CMD_Tmp[25];


--K1L92 is CMD_Decode:u5|Decoder~519 at LCCOMB_X19_Y7_N6
K1L92 = !K1_CMD_Tmp[24] & K1L89 & K1_CMD_Tmp[25] & !K1_CMD_Tmp[26];


--K1L93 is CMD_Decode:u5|Decoder~520 at LCCOMB_X15_Y7_N10
K1L93 = K1_CMD_Tmp[24] & K1L89 & !K1_CMD_Tmp[25] & !K1_CMD_Tmp[26];


--K1L94 is CMD_Decode:u5|Decoder~521 at LCCOMB_X15_Y7_N24
K1L94 = !K1_CMD_Tmp[25] & K1L89 & !K1_CMD_Tmp[24] & K1_CMD_Tmp[26];


--K1L95 is CMD_Decode:u5|Decoder~522 at LCCOMB_X15_Y7_N12
K1L95 = !K1_CMD_Tmp[25] & K1_CMD_Tmp[26] & K1_CMD_Tmp[24] & K1L89;


--Q1L123 is AUDIO_DAC:u11|LRCK_1X_DIV[0]~145 at LCCOMB_X23_Y26_N14
Q1L123 = Q1_LRCK_1X_DIV[0] $ VCC;

--Q1L124 is AUDIO_DAC:u11|LRCK_1X_DIV[0]~146 at LCCOMB_X23_Y26_N14
Q1L124 = CARRY(Q1_LRCK_1X_DIV[0]);


--Q1L126 is AUDIO_DAC:u11|LRCK_1X_DIV[1]~147 at LCCOMB_X23_Y26_N16
Q1L126 = Q1_LRCK_1X_DIV[1] & !Q1L124 # !Q1_LRCK_1X_DIV[1] & (Q1L124 # GND);

--Q1L127 is AUDIO_DAC:u11|LRCK_1X_DIV[1]~148 at LCCOMB_X23_Y26_N16
Q1L127 = CARRY(!Q1L124 # !Q1_LRCK_1X_DIV[1]);


--Q1L129 is AUDIO_DAC:u11|LRCK_1X_DIV[2]~149 at LCCOMB_X23_Y26_N18
Q1L129 = Q1_LRCK_1X_DIV[2] & (Q1L127 $ GND) # !Q1_LRCK_1X_DIV[2] & !Q1L127 & VCC;

--Q1L130 is AUDIO_DAC:u11|LRCK_1X_DIV[2]~150 at LCCOMB_X23_Y26_N18
Q1L130 = CARRY(Q1_LRCK_1X_DIV[2] & !Q1L127);


--Q1L132 is AUDIO_DAC:u11|LRCK_1X_DIV[3]~151 at LCCOMB_X23_Y26_N20
Q1L132 = Q1_LRCK_1X_DIV[3] & !Q1L130 # !Q1_LRCK_1X_DIV[3] & (Q1L130 # GND);

--Q1L133 is AUDIO_DAC:u11|LRCK_1X_DIV[3]~152 at LCCOMB_X23_Y26_N20
Q1L133 = CARRY(!Q1L130 # !Q1_LRCK_1X_DIV[3]);


--Q1L135 is AUDIO_DAC:u11|LRCK_1X_DIV[4]~153 at LCCOMB_X23_Y26_N22
Q1L135 = Q1_LRCK_1X_DIV[4] & (Q1L133 $ GND) # !Q1_LRCK_1X_DIV[4] & !Q1L133 & VCC;

--Q1L136 is AUDIO_DAC:u11|LRCK_1X_DIV[4]~154 at LCCOMB_X23_Y26_N22
Q1L136 = CARRY(Q1_LRCK_1X_DIV[4] & !Q1L133);


--Q1L138 is AUDIO_DAC:u11|LRCK_1X_DIV[5]~155 at LCCOMB_X23_Y26_N24
Q1L138 = Q1_LRCK_1X_DIV[5] & !Q1L136 # !Q1_LRCK_1X_DIV[5] & (Q1L136 # GND);

--Q1L139 is AUDIO_DAC:u11|LRCK_1X_DIV[5]~156 at LCCOMB_X23_Y26_N24
Q1L139 = CARRY(!Q1L136 # !Q1_LRCK_1X_DIV[5]);


--Q1L141 is AUDIO_DAC:u11|LRCK_1X_DIV[6]~157 at LCCOMB_X23_Y26_N26
Q1L141 = Q1_LRCK_1X_DIV[6] & (Q1L139 $ GND) # !Q1_LRCK_1X_DIV[6] & !Q1L139 & VCC;

--Q1L142 is AUDIO_DAC:u11|LRCK_1X_DIV[6]~158 at LCCOMB_X23_Y26_N26
Q1L142 = CARRY(Q1_LRCK_1X_DIV[6] & !Q1L139);


--Q1L144 is AUDIO_DAC:u11|LRCK_1X_DIV[7]~159 at LCCOMB_X23_Y26_N28
Q1L144 = Q1_LRCK_1X_DIV[7] & !Q1L142 # !Q1_LRCK_1X_DIV[7] & (Q1L142 # GND);

--Q1L145 is AUDIO_DAC:u11|LRCK_1X_DIV[7]~160 at LCCOMB_X23_Y26_N28
Q1L145 = CARRY(!Q1L142 # !Q1_LRCK_1X_DIV[7]);


--Q1L147 is AUDIO_DAC:u11|LRCK_1X_DIV[8]~161 at LCCOMB_X23_Y26_N30
Q1L147 = Q1L145 $ !Q1_LRCK_1X_DIV[8];


--W1_mFL_DATA[5] is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[5] at LCFF_X23_Y7_N13
W1_mFL_DATA[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  , W1L10, X1_oDATA[5],  ,  , VCC);


--W1L35 is Multi_Flash:u2|Flash_Multiplexer:u0|oAS1_DATA[5]~104 at LCCOMB_X23_Y6_N20
W1L35 = !K1_oFL_Select[1] & K1_oFL_Select[0] & W1_mFL_DATA[5];


--Q1_LRCK_2X_DIV[0] is AUDIO_DAC:u11|LRCK_2X_DIV[0] at LCFF_X26_Y1_N15
Q1_LRCK_2X_DIV[0] = DFFEAS(Q1L154, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L218,  );


--Q1_LRCK_2X_DIV[1] is AUDIO_DAC:u11|LRCK_2X_DIV[1] at LCFF_X26_Y1_N17
Q1_LRCK_2X_DIV[1] = DFFEAS(Q1L157, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L218,  );


--Q1L216 is AUDIO_DAC:u11|LessThan~876 at LCCOMB_X26_Y1_N6
Q1L216 = !Q1_LRCK_2X_DIV[0] # !Q1_LRCK_2X_DIV[1];


--Q1_LRCK_2X_DIV[4] is AUDIO_DAC:u11|LRCK_2X_DIV[4] at LCFF_X26_Y1_N23
Q1_LRCK_2X_DIV[4] = DFFEAS(Q1L166, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L218,  );


--Q1_LRCK_2X_DIV[2] is AUDIO_DAC:u11|LRCK_2X_DIV[2] at LCFF_X26_Y1_N19
Q1_LRCK_2X_DIV[2] = DFFEAS(Q1L160, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L218,  );


--Q1_LRCK_2X_DIV[3] is AUDIO_DAC:u11|LRCK_2X_DIV[3] at LCFF_X26_Y1_N21
Q1_LRCK_2X_DIV[3] = DFFEAS(Q1L163, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L218,  );


--Q1L217 is AUDIO_DAC:u11|LessThan~877 at LCCOMB_X26_Y1_N12
Q1L217 = Q1L216 # !Q1_LRCK_2X_DIV[2] # !Q1_LRCK_2X_DIV[3] # !Q1_LRCK_2X_DIV[4];


--Q1_LRCK_2X_DIV[5] is AUDIO_DAC:u11|LRCK_2X_DIV[5] at LCFF_X26_Y1_N25
Q1_LRCK_2X_DIV[5] = DFFEAS(Q1L169, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L218,  );


--Q1_LRCK_2X_DIV[6] is AUDIO_DAC:u11|LRCK_2X_DIV[6] at LCFF_X26_Y1_N27
Q1_LRCK_2X_DIV[6] = DFFEAS(Q1L172, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L218,  );


--Q1_LRCK_2X_DIV[7] is AUDIO_DAC:u11|LRCK_2X_DIV[7] at LCFF_X26_Y1_N29
Q1_LRCK_2X_DIV[7] = DFFEAS(Q1L175, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L218,  );


--Q1L218 is AUDIO_DAC:u11|LessThan~878 at LCCOMB_X26_Y1_N10
Q1L218 = Q1_LRCK_2X_DIV[7] # Q1_LRCK_2X_DIV[6] & (Q1_LRCK_2X_DIV[5] # !Q1L217);


--Q1L177 is AUDIO_DAC:u11|LRCK_2X~49 at LCCOMB_X26_Y1_N0
Q1L177 = Q1_LRCK_2X $ Q1L218;


--Q1_BCK_DIV[2] is AUDIO_DAC:u11|BCK_DIV[2] at LCFF_X1_Y18_N11
Q1_BCK_DIV[2] = DFFEAS(Q1L5, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1_BCK_DIV[1] is AUDIO_DAC:u11|BCK_DIV[1] at LCFF_X1_Y18_N7
Q1_BCK_DIV[1] = DFFEAS(Q1L6, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1_BCK_DIV[0] is AUDIO_DAC:u11|BCK_DIV[0] at LCFF_X1_Y18_N1
Q1_BCK_DIV[0] = DFFEAS(Q1L7, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  ,  ,  );


--Q1L251 is AUDIO_DAC:u11|oAUD_BCK~37 at LCCOMB_X1_Y18_N28
Q1L251 = Q1_oAUD_BCK $ (Q1_BCK_DIV[2] & (Q1_BCK_DIV[1] # Q1_BCK_DIV[0]));


--W1_mFL_DATA[6] is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[6] at LCFF_X23_Y7_N11
W1_mFL_DATA[6] = DFFEAS(W1L24, GLOBAL(A1L14), KEY[0],  , W1L10,  ,  ,  ,  );


--W1L36 is Multi_Flash:u2|Flash_Multiplexer:u0|oAS1_DATA[6]~105 at LCCOMB_X23_Y6_N8
W1L36 = !K1_oFL_Select[1] & K1_oFL_Select[0] & W1_mFL_DATA[6];


--W1_mFL_DATA[7] is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[7] at LCFF_X23_Y7_N9
W1_mFL_DATA[7] = DFFEAS(W1L26, GLOBAL(A1L14), KEY[0],  , W1L10,  ,  ,  ,  );


--W1L37 is Multi_Flash:u2|Flash_Multiplexer:u0|oAS1_DATA[7]~106 at LCCOMB_X23_Y6_N14
W1L37 = W1_mFL_DATA[7] & !K1_oFL_Select[1] & K1_oFL_Select[0];


--W1_mFL_DATA[4] is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[4] at LCFF_X23_Y7_N25
W1_mFL_DATA[4] = DFFEAS(W1L21, GLOBAL(A1L14), KEY[0],  , W1L10,  ,  ,  ,  );


--W1L34 is Multi_Flash:u2|Flash_Multiplexer:u0|oAS1_DATA[4]~107 at LCCOMB_X24_Y6_N8
W1L34 = !K1_oFL_Select[1] & W1_mFL_DATA[4] & K1_oFL_Select[0];


--W1_mFL_DATA[2] is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[2] at LCFF_X23_Y7_N17
W1_mFL_DATA[2] = DFFEAS(W1L17, GLOBAL(A1L14), KEY[0],  , W1L10,  ,  ,  ,  );


--W1L32 is Multi_Flash:u2|Flash_Multiplexer:u0|oAS1_DATA[2]~108 at LCCOMB_X23_Y6_N4
W1L32 = !K1_oFL_Select[1] & K1_oFL_Select[0] & W1_mFL_DATA[2];


--W1_mFL_DATA[1] is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[1] at LCFF_X23_Y7_N21
W1_mFL_DATA[1] = DFFEAS(W1L15, GLOBAL(A1L14), KEY[0],  , W1L10,  ,  ,  ,  );


--W1L31 is Multi_Flash:u2|Flash_Multiplexer:u0|oAS1_DATA[1]~109 at LCCOMB_X23_Y6_N16
W1L31 = W1_mFL_DATA[1] & !K1_oFL_Select[1] & K1_oFL_Select[0];


--W1_mFL_DATA[3] is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[3] at LCFF_X23_Y7_N15
W1_mFL_DATA[3] = DFFEAS(W1L19, GLOBAL(A1L14), KEY[0],  , W1L10,  ,  ,  ,  );


--W1L33 is Multi_Flash:u2|Flash_Multiplexer:u0|oAS1_DATA[3]~110 at LCCOMB_X23_Y6_N22
W1L33 = !K1_oFL_Select[1] & K1_oFL_Select[0] & W1_mFL_DATA[3];


--W1_mFL_DATA[0] is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[0] at LCFF_X23_Y7_N19
W1_mFL_DATA[0] = DFFEAS(W1L13, GLOBAL(A1L14), KEY[0],  , W1L10,  ,  ,  ,  );


--W1L30 is Multi_Flash:u2|Flash_Multiplexer:u0|oAS1_DATA[0]~111 at LCCOMB_X24_Y6_N4
W1L30 = W1_mFL_DATA[0] & !K1_oFL_Select[1] & K1_oFL_Select[0];


--CB1_DIN2[0] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[0] at LCFF_X5_Y6_N1
CB1_DIN2[0] = DFFEAS(CB1L20, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1_OE is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE at LCFF_X5_Y7_N27
AB1_OE = DFFEAS(AB1L15, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[1] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[1] at LCFF_X5_Y7_N1
CB1_DIN2[1] = DFFEAS(CB1L22, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[2] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[2] at LCFF_X5_Y6_N17
CB1_DIN2[2] = DFFEAS(CB1L24, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[3] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[3] at LCFF_X5_Y6_N21
CB1_DIN2[3] = DFFEAS(CB1L26, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[4] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[4] at LCFF_X5_Y6_N15
CB1_DIN2[4] = DFFEAS(CB1L28, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[5] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[5] at LCFF_X5_Y6_N25
CB1_DIN2[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S1L2), KEY[0],  ,  , CB1_DIN1[5],  ,  , VCC);


--CB1_DIN2[6] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[6] at LCFF_X12_Y6_N25
CB1_DIN2[6] = DFFEAS(CB1L31, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[7] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[7] at LCFF_X6_Y8_N3
CB1_DIN2[7] = DFFEAS(CB1L33, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[8] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[8] at LCFF_X6_Y8_N15
CB1_DIN2[8] = DFFEAS(CB1L35, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[9] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[9] at LCFF_X6_Y8_N17
CB1_DIN2[9] = DFFEAS(CB1L37, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[10] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[10] at LCFF_X6_Y8_N25
CB1_DIN2[10] = DFFEAS(CB1L39, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[11] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[11] at LCFF_X6_Y8_N9
CB1_DIN2[11] = DFFEAS(CB1L41, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[12] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[12] at LCFF_X5_Y8_N29
CB1_DIN2[12] = DFFEAS(CB1L43, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[13] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[13] at LCFF_X5_Y8_N5
CB1_DIN2[13] = DFFEAS(CB1L45, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[14] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[14] at LCFF_X10_Y7_N1
CB1_DIN2[14] = DFFEAS(CB1L47, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN2[15] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[15] at LCFF_X5_Y8_N25
CB1_DIN2[15] = DFFEAS(CB1L49, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--X1_r_DATA[0] is Multi_Flash:u2|Flash_Controller:u1|r_DATA[0] at LCFF_X21_Y6_N17
X1_r_DATA[0] = DFFEAS(W1L62, GLOBAL(A1L14),  ,  , X1L250,  ,  ,  ,  );


--X1L196 is Multi_Flash:u2|Flash_Controller:u1|mDATA[0]~156 at LCCOMB_X21_Y5_N4
X1L196 = X1_ST.P5 # X1_ST.P2 # X1_r_DATA[0] & X1_ST.P4_PRG;


--X1_r_DATA[1] is Multi_Flash:u2|Flash_Controller:u1|r_DATA[1] at LCFF_X20_Y6_N7
X1_r_DATA[1] = DFFEAS(W1L63, GLOBAL(A1L14),  ,  , X1L250,  ,  ,  ,  );


--X1L197 is Multi_Flash:u2|Flash_Controller:u1|mDATA[1]~157 at LCCOMB_X20_Y6_N30
X1L197 = X1_ST.P4 # X1_ST.P1 # X1_r_DATA[1] & X1_ST.P4_PRG;


--X1_r_DATA[2] is Multi_Flash:u2|Flash_Controller:u1|r_DATA[2] at LCFF_X20_Y6_N19
X1_r_DATA[2] = DFFEAS(W1L64, GLOBAL(A1L14),  ,  , X1L250,  ,  ,  ,  );


--X1L198 is Multi_Flash:u2|Flash_Controller:u1|mDATA[2]~158 at LCCOMB_X21_Y5_N18
X1L198 = X1_ST.P2 # X1_ST.P5 # X1_r_DATA[2] & X1_ST.P4_PRG;


--X1_r_DATA[3] is Multi_Flash:u2|Flash_Controller:u1|r_DATA[3] at LCFF_X20_Y6_N21
X1_r_DATA[3] = DFFEAS(W1L65, GLOBAL(A1L14),  ,  , X1L250,  ,  ,  ,  );


--X1L199 is Multi_Flash:u2|Flash_Controller:u1|mDATA[3]~159 at LCCOMB_X20_Y6_N14
X1L199 = X1_ST.P1 # X1_ST.P4 # X1_r_DATA[3] & X1_ST.P4_PRG;


--X1_r_DATA[4] is Multi_Flash:u2|Flash_Controller:u1|r_DATA[4] at LCFF_X21_Y6_N9
X1_r_DATA[4] = DFFEAS(W1L66, GLOBAL(A1L14),  ,  , X1L250,  ,  ,  ,  );


--X1L200 is Multi_Flash:u2|Flash_Controller:u1|mDATA[4]~160 at LCCOMB_X23_Y5_N10
X1L200 = X1_ST.P4_PRG & X1_r_DATA[4] # !X1L260 # !X1L137;


--X1_r_DATA[5] is Multi_Flash:u2|Flash_Controller:u1|r_DATA[5] at LCFF_X20_Y6_N25
X1_r_DATA[5] = DFFEAS(W1L67, GLOBAL(A1L14),  ,  , X1L250,  ,  ,  ,  );


--X1L201 is Multi_Flash:u2|Flash_Controller:u1|mDATA[5]~161 at LCCOMB_X20_Y6_N0
X1L201 = !X1_ST.P4 & !X1_ST.P1;


--X1L202 is Multi_Flash:u2|Flash_Controller:u1|mDATA[5]~162 at LCCOMB_X20_Y6_N4
X1L202 = X1_ST.P3_PRG # X1_r_DATA[5] & X1_ST.P4_PRG # !X1L201;


--X1_r_DATA[6] is Multi_Flash:u2|Flash_Controller:u1|r_DATA[6] at LCFF_X21_Y6_N21
X1_r_DATA[6] = DFFEAS(W1L68, GLOBAL(A1L14),  ,  , X1L250,  ,  ,  ,  );


--X1L203 is Multi_Flash:u2|Flash_Controller:u1|mDATA[6]~163 at LCCOMB_X21_Y5_N8
X1L203 = X1_ST.P5 # X1_ST.P2 # X1_r_DATA[6] & X1_ST.P4_PRG;


--X1_r_DATA[7] is Multi_Flash:u2|Flash_Controller:u1|r_DATA[7] at LCFF_X20_Y6_N9
X1_r_DATA[7] = DFFEAS(W1L69, GLOBAL(A1L14),  ,  , X1L250,  ,  ,  ,  );


--X1L204 is Multi_Flash:u2|Flash_Controller:u1|mDATA[7]~164 at LCCOMB_X21_Y5_N16
X1L204 = X1_ST.P3_DEV # X1_ST.P4_PRG & X1_r_DATA[7] # !X1L138;


--K1_oSR_DATA[0] is CMD_Decode:u5|oSR_DATA[0] at LCFF_X16_Y6_N17
K1_oSR_DATA[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[8],  ,  , VCC);


--L1L21 is Multi_Sram:u6|SRAM_DQ~288 at LCCOMB_X16_Y6_N16
L1L21 = !K1_oSR_Select[0] & K1_oSR_DATA[0] & !K1_oSR_Select[1];


--K1_oSR_DATA[1] is CMD_Decode:u5|oSR_DATA[1] at LCFF_X16_Y6_N19
K1_oSR_DATA[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[9],  ,  , VCC);


--L1L22 is Multi_Sram:u6|SRAM_DQ~289 at LCCOMB_X16_Y6_N18
L1L22 = !K1_oSR_Select[0] & K1_oSR_DATA[1] & !K1_oSR_Select[1];


--K1_oSR_DATA[2] is CMD_Decode:u5|oSR_DATA[2] at LCFF_X16_Y6_N7
K1_oSR_DATA[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[10],  ,  , VCC);


--L1L23 is Multi_Sram:u6|SRAM_DQ~290 at LCCOMB_X16_Y6_N6
L1L23 = !K1_oSR_Select[0] & K1_oSR_DATA[2] & !K1_oSR_Select[1];


--K1_oSR_DATA[3] is CMD_Decode:u5|oSR_DATA[3] at LCFF_X16_Y6_N23
K1_oSR_DATA[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[11],  ,  , VCC);


--L1L24 is Multi_Sram:u6|SRAM_DQ~291 at LCCOMB_X16_Y6_N22
L1L24 = !K1_oSR_Select[0] & K1_oSR_DATA[3] & !K1_oSR_Select[1];


--K1_oSR_DATA[4] is CMD_Decode:u5|oSR_DATA[4] at LCFF_X16_Y6_N1
K1_oSR_DATA[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[12],  ,  , VCC);


--L1L25 is Multi_Sram:u6|SRAM_DQ~292 at LCCOMB_X16_Y6_N0
L1L25 = !K1_oSR_Select[0] & K1_oSR_DATA[4] & !K1_oSR_Select[1];


--K1_oSR_DATA[5] is CMD_Decode:u5|oSR_DATA[5] at LCFF_X16_Y6_N13
K1_oSR_DATA[5] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[13],  ,  , VCC);


--L1L26 is Multi_Sram:u6|SRAM_DQ~293 at LCCOMB_X16_Y6_N12
L1L26 = !K1_oSR_Select[0] & K1_oSR_DATA[5] & !K1_oSR_Select[1];


--K1_oSR_DATA[6] is CMD_Decode:u5|oSR_DATA[6] at LCFF_X19_Y7_N9
K1_oSR_DATA[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[14],  ,  , VCC);


--L1L27 is Multi_Sram:u6|SRAM_DQ~294 at LCCOMB_X19_Y7_N8
L1L27 = !K1_oSR_Select[0] & K1_oSR_DATA[6] & !K1_oSR_Select[1];


--K1_oSR_DATA[7] is CMD_Decode:u5|oSR_DATA[7] at LCFF_X16_Y6_N15
K1_oSR_DATA[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[15],  ,  , VCC);


--L1L28 is Multi_Sram:u6|SRAM_DQ~295 at LCCOMB_X16_Y6_N14
L1L28 = !K1_oSR_Select[0] & K1_oSR_DATA[7] & !K1_oSR_Select[1];


--K1_oSR_DATA[8] is CMD_Decode:u5|oSR_DATA[8] at LCFF_X15_Y7_N19
K1_oSR_DATA[8] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[16],  ,  , VCC);


--L1L29 is Multi_Sram:u6|SRAM_DQ~296 at LCCOMB_X15_Y7_N18
L1L29 = !K1_oSR_Select[1] & K1_oSR_DATA[8] & !K1_oSR_Select[0];


--K1_oSR_DATA[9] is CMD_Decode:u5|oSR_DATA[9] at LCFF_X15_Y7_N5
K1_oSR_DATA[9] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[17],  ,  , VCC);


--L1L30 is Multi_Sram:u6|SRAM_DQ~297 at LCCOMB_X15_Y7_N4
L1L30 = !K1_oSR_Select[1] & K1_oSR_DATA[9] & !K1_oSR_Select[0];


--K1_oSR_DATA[10] is CMD_Decode:u5|oSR_DATA[10] at LCFF_X15_Y7_N17
K1_oSR_DATA[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[18],  ,  , VCC);


--L1L31 is Multi_Sram:u6|SRAM_DQ~298 at LCCOMB_X15_Y7_N16
L1L31 = !K1_oSR_Select[1] & K1_oSR_DATA[10] & !K1_oSR_Select[0];


--K1_oSR_DATA[11] is CMD_Decode:u5|oSR_DATA[11] at LCFF_X16_Y6_N21
K1_oSR_DATA[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[19],  ,  , VCC);


--L1L32 is Multi_Sram:u6|SRAM_DQ~299 at LCCOMB_X16_Y6_N20
L1L32 = !K1_oSR_Select[0] & K1_oSR_DATA[11] & !K1_oSR_Select[1];


--K1_oSR_DATA[12] is CMD_Decode:u5|oSR_DATA[12] at LCFF_X16_Y6_N29
K1_oSR_DATA[12] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[20],  ,  , VCC);


--L1L33 is Multi_Sram:u6|SRAM_DQ~300 at LCCOMB_X16_Y6_N28
L1L33 = !K1_oSR_Select[0] & K1_oSR_DATA[12] & !K1_oSR_Select[1];


--K1_oSR_DATA[13] is CMD_Decode:u5|oSR_DATA[13] at LCFF_X15_Y7_N27
K1_oSR_DATA[13] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[21],  ,  , VCC);


--L1L34 is Multi_Sram:u6|SRAM_DQ~301 at LCCOMB_X15_Y7_N26
L1L34 = !K1_oSR_Select[1] & K1_oSR_DATA[13] & !K1_oSR_Select[0];


--K1_oSR_DATA[14] is CMD_Decode:u5|oSR_DATA[14] at LCFF_X6_Y9_N17
K1_oSR_DATA[14] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[22],  ,  , VCC);


--L1L35 is Multi_Sram:u6|SRAM_DQ~302 at LCCOMB_X6_Y9_N16
L1L35 = !K1_oSR_Select[0] & K1_oSR_DATA[14] & !K1_oSR_Select[1];


--K1_oSR_DATA[15] is CMD_Decode:u5|oSR_DATA[15] at LCFF_X6_Y9_N19
K1_oSR_DATA[15] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L527, K1_CMD_Tmp[23],  ,  , VCC);


--L1L36 is Multi_Sram:u6|SRAM_DQ~303 at LCCOMB_X6_Y9_N18
L1L36 = !K1_oSR_Select[0] & K1_oSR_DATA[15] & !K1_oSR_Select[1];


--MB1L25Q is I2C_AV_Config:u10|I2C_Controller:u0|SDO~reg0 at LCFF_X19_Y22_N7
MB1L25Q = DFFEAS(MB1L73, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--U1_oRxD_Ready is USB_JTAG:u1|JTAG_REC:u0|oRxD_Ready at LCFF_X10_Y18_N1
U1_oRxD_Ready = DFFEAS(U1L1, GLOBAL(F1L7), !GLOBAL(A1L327),  ,  ,  ,  ,  ,  );


--F1_Pre_RxD_Ready is USB_JTAG:u1|Pre_RxD_Ready at LCFF_X10_Y23_N11
F1_Pre_RxD_Ready = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  ,  , U1_oRxD_Ready,  ,  , VCC);


--F1L5 is USB_JTAG:u1|always1~0 at LCCOMB_X10_Y23_N18
F1L5 = U1_oRxD_Ready & !F1_Pre_RxD_Ready & !K1L603;


--U1_oRxD_DATA[7] is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7] at LCFF_X12_Y10_N3
U1_oRxD_DATA[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(F1L7),  ,  , U1L17, GLOBAL(A1L329),  ,  , VCC);


--F1L25 is USB_JTAG:u1|oRxD_DATA[7]~8 at LCCOMB_X10_Y23_N10
F1L25 = U1_oRxD_Ready & KEY[0] & !F1_Pre_RxD_Ready & !K1L603;


--U1_oRxD_DATA[3] is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3] at LCFF_X12_Y10_N23
U1_oRxD_DATA[3] = DFFEAS(U1L9, GLOBAL(F1L7),  ,  , U1L17,  ,  ,  ,  );


--U1_oRxD_DATA[4] is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4] at LCFF_X12_Y10_N13
U1_oRxD_DATA[4] = DFFEAS(U1L11, GLOBAL(F1L7),  ,  , U1L17,  ,  ,  ,  );


--U1_oRxD_DATA[0] is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0] at LCFF_X12_Y10_N27
U1_oRxD_DATA[0] = DFFEAS(U1L4, GLOBAL(F1L7),  ,  , U1L17,  ,  ,  ,  );


--U1_oRxD_DATA[6] is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6] at LCFF_X12_Y10_N29
U1_oRxD_DATA[6] = DFFEAS(U1L15, GLOBAL(F1L7),  ,  , U1L17,  ,  ,  ,  );


--U1_oRxD_DATA[2] is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2] at LCFF_X12_Y10_N11
U1_oRxD_DATA[2] = DFFEAS(U1L7, GLOBAL(F1L7),  ,  , U1L17,  ,  ,  ,  );


--U1_oRxD_DATA[5] is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5] at LCFF_X12_Y10_N1
U1_oRxD_DATA[5] = DFFEAS(U1L13, GLOBAL(F1L7),  ,  , U1L17,  ,  ,  ,  );


--U1_oRxD_DATA[1] is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[1] at LCFF_X12_Y10_N31
U1_oRxD_DATA[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(F1L7),  ,  , U1L17, U1_rDATA[2],  ,  , VCC);


--K1_oSDR_ADDR[0] is CMD_Decode:u5|oSDR_ADDR[0] at LCFF_X14_Y7_N19
K1_oSDR_ADDR[0] = DFFEAS(K1L420, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L13 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[0]~330 at LCCOMB_X14_Y7_N22
Y1L13 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[0];


--K1_oSDR_ADDR[8] is CMD_Decode:u5|oSDR_ADDR[8] at LCFF_X14_Y7_N13
K1_oSDR_ADDR[8] = DFFEAS(K1L436, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L21 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[8]~331 at LCCOMB_X14_Y7_N14
Y1L21 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[8];


--BB1_WRITEA is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|WRITEA at LCFF_X9_Y8_N21
BB1_WRITEA = DFFEAS(BB1L2, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1_rp_done is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done at LCFF_X9_Y9_N21
AB1_rp_done = DFFEAS(AB1L107, GLOBAL(S1L2), KEY[0],  , AB1L112,  ,  ,  ,  );


--AB1_command_done is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done at LCFF_X9_Y9_N17
AB1_command_done = DFFEAS(AB1L85, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L59 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|always0~151 at LCCOMB_X9_Y8_N2
AB1L59 = !AB1_rp_done & !AB1_command_done & !AB1_do_writea;


--BB1_INIT_REQ is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|INIT_REQ at LCFF_X9_Y8_N5
BB1_INIT_REQ = DFFEAS(BB1L19, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1_REF_REQ is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ at LCFF_X10_Y9_N3
BB1_REF_REQ = DFFEAS(BB1L32, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L96 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_writea~38 at LCCOMB_X9_Y8_N18
AB1L96 = !BB1_REF_REQ & AB1L59 & BB1_WRITEA & !BB1_INIT_REQ;


--BB1_READA is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|READA at LCFF_X9_Y8_N1
BB1_READA = DFFEAS(BB1L8, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L60 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|always0~152 at LCCOMB_X9_Y9_N2
AB1L60 = !AB1_command_done & !AB1_do_reada & !AB1_rp_done & !BB1_REF_REQ;


--AB1L91 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_reada~36 at LCCOMB_X9_Y9_N8
AB1L91 = AB1L60 & !BB1_INIT_REQ & BB1_READA;


--BB1_LOAD_MODE is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE at LCFF_X9_Y8_N23
BB1_LOAD_MODE = DFFEAS(BB1L16, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L61 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|always0~153 at LCCOMB_X9_Y8_N12
AB1L61 = !AB1_command_done & !AB1_do_load_mode & BB1_LOAD_MODE;


--K1L138 is CMD_Decode:u5|Select~2940 at LCCOMB_X12_Y8_N12
K1L138 = K1_mSDR_ST.100 # !F1_oTxD_Done & K1_mSDR_ST.101;


--K1L139 is CMD_Decode:u5|Select~2941 at LCCOMB_X12_Y8_N14
K1L139 = K1L138 # K1_mSDR_ST.010 # K1_mSDR_ST.011 # !K1_mSDR_ST.000;


--Z1_DONE is Multi_Sdram:u3|Sdram_Controller:u1|DONE at LCFF_X10_Y8_N15
Z1_DONE = DFFEAS(Z1L44, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L140 is CMD_Decode:u5|Select~2942 at LCCOMB_X11_Y8_N4
K1L140 = K1_mSDR_WRn & (Z1_DONE # K1_oSDR_Select[0] # K1_oSDR_Select[1]);


--K1L141 is CMD_Decode:u5|Select~2943 at LCCOMB_X12_Y8_N6
K1L141 = K1L139 # !K1L140 & K1_mSDR_ST.001;


--K1L179 is CMD_Decode:u5|always9~1 at LCCOMB_X13_Y8_N30
K1L179 = !K1_CMD_Tmp[48] & K1L174 & K1L180 & K1_CMD_Tmp[52];


--K1L142 is CMD_Decode:u5|Select~2944 at LCCOMB_X12_Y8_N20
K1L142 = K1L141 & (K1_mSDR_Start # !K1_mSDR_ST.000 & K1L179) # !K1L141 & !K1_mSDR_ST.000 & (K1L179);


--Y1L52 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_WR~35 at LCCOMB_X11_Y8_N24
Y1L52 = !K1_oSDR_Select[1] & K1_mSDR_WRn & !K1_oSDR_Select[0] & K1_mSDR_Start;


--K1_f_SDR_SEL is CMD_Decode:u5|f_SDR_SEL at LCFF_X14_Y8_N7
K1_f_SDR_SEL = DFFEAS(K1L201, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L495 is CMD_Decode:u5|oSDR_Select[1]~3 at LCCOMB_X16_Y8_N26
K1L495 = K1L171 & K1_f_SDR_SEL;


--Y1_ST.10 is Multi_Sdram:u3|Sdram_Multiplexer:u0|ST.10 at LCFF_X10_Y8_N19
Y1_ST.10 = DFFEAS(Y1L6, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--Y1_ST.11 is Multi_Sdram:u3|Sdram_Multiplexer:u0|ST.11 at LCFF_X10_Y8_N3
Y1_ST.11 = DFFEAS(Y1L7, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--Y1L11 is Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD~127 at LCCOMB_X10_Y8_N12
Y1L11 = Y1L1 & (Y1_mSDR_RD # !Y1_ST.11 & !Y1_ST.10);


--Y1_ST.01 is Multi_Sdram:u3|Sdram_Multiplexer:u0|ST.01 at LCFF_X10_Y8_N7
Y1_ST.01 = DFFEAS(Y1L8, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--Y1L12 is Multi_Sdram:u3|Sdram_Multiplexer:u0|mSDR_RD~128 at LCCOMB_X10_Y8_N0
Y1L12 = Y1L11 & (!Z1_DONE & Y1_mSDR_RD # !Y1_ST.01);


--AB1_CM_ACK is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK at LCFF_X10_Y9_N11
AB1_CM_ACK = DFFEAS(AB1L10, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1L58 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|always1~0 at LCCOMB_X11_Y8_N10
BB1L58 = !BB1_CMD_ACK & AB1_CM_ACK;


--K1_oSDR_ADDR[1] is CMD_Decode:u5|oSDR_ADDR[1] at LCFF_X15_Y6_N31
K1_oSDR_ADDR[1] = DFFEAS(K1L422, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L14 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[1]~332 at LCCOMB_X14_Y6_N6
Y1L14 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[1];


--K1_oSDR_ADDR[9] is CMD_Decode:u5|oSDR_ADDR[9] at LCFF_X15_Y6_N29
K1_oSDR_ADDR[9] = DFFEAS(K1L438, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L22 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[9]~333 at LCCOMB_X14_Y6_N14
Y1L22 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[9];


--K1_oSDR_ADDR[2] is CMD_Decode:u5|oSDR_ADDR[2] at LCFF_X14_Y6_N17
K1_oSDR_ADDR[2] = DFFEAS(K1L424, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L15 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[2]~334 at LCCOMB_X14_Y6_N18
Y1L15 = K1_oSDR_ADDR[2] & !K1_oSDR_Select[1] & !K1_oSDR_Select[0];


--K1_oSDR_ADDR[10] is CMD_Decode:u5|oSDR_ADDR[10] at LCFF_X15_Y6_N11
K1_oSDR_ADDR[10] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L419, K1_CMD_Tmp[34],  ,  , VCC);


--Y1L23 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[10]~335 at LCCOMB_X14_Y6_N26
Y1L23 = !K1_oSDR_Select[1] & K1_oSDR_ADDR[10] & !K1_oSDR_Select[0];


--K1_oSDR_ADDR[11] is CMD_Decode:u5|oSDR_ADDR[11] at LCFF_X14_Y7_N29
K1_oSDR_ADDR[11] = DFFEAS(K1L441, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L24 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[11]~336 at LCCOMB_X14_Y7_N10
Y1L24 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[11];


--K1_oSDR_ADDR[3] is CMD_Decode:u5|oSDR_ADDR[3] at LCFF_X14_Y7_N27
K1_oSDR_ADDR[3] = DFFEAS(K1L426, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L16 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[3]~337 at LCCOMB_X14_Y7_N6
Y1L16 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[3];


--K1_oSDR_ADDR[4] is CMD_Decode:u5|oSDR_ADDR[4] at LCFF_X13_Y7_N7
K1_oSDR_ADDR[4] = DFFEAS(K1L428, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L17 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[4]~338 at LCCOMB_X13_Y7_N16
Y1L17 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[4];


--K1_oSDR_ADDR[12] is CMD_Decode:u5|oSDR_ADDR[12] at LCFF_X13_Y7_N31
K1_oSDR_ADDR[12] = DFFEAS(K1L443, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L25 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[12]~339 at LCCOMB_X13_Y7_N12
Y1L25 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[12];


--K1_oSDR_ADDR[5] is CMD_Decode:u5|oSDR_ADDR[5] at LCFF_X13_Y7_N11
K1_oSDR_ADDR[5] = DFFEAS(K1L430, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L18 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[5]~340 at LCCOMB_X13_Y7_N20
Y1L18 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[5];


--K1_oSDR_ADDR[13] is CMD_Decode:u5|oSDR_ADDR[13] at LCFF_X13_Y7_N23
K1_oSDR_ADDR[13] = DFFEAS(K1L445, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L26 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[13]~341 at LCCOMB_X13_Y7_N2
Y1L26 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[13];


--K1_oSDR_ADDR[14] is CMD_Decode:u5|oSDR_ADDR[14] at LCFF_X13_Y7_N29
K1_oSDR_ADDR[14] = DFFEAS(K1L447, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L27 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[14]~342 at LCCOMB_X13_Y7_N14
Y1L27 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[14];


--K1_oSDR_ADDR[6] is CMD_Decode:u5|oSDR_ADDR[6] at LCFF_X14_Y7_N5
K1_oSDR_ADDR[6] = DFFEAS(K1L432, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L19 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[6]~343 at LCCOMB_X14_Y7_N0
Y1L19 = !K1_oSDR_Select[1] & K1_oSDR_ADDR[6] & !K1_oSDR_Select[0];


--K1_oSDR_ADDR[15] is CMD_Decode:u5|oSDR_ADDR[15] at LCFF_X14_Y6_N11
K1_oSDR_ADDR[15] = DFFEAS(K1L449, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L28 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[15]~344 at LCCOMB_X14_Y6_N12
Y1L28 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[15];


--K1_oSDR_ADDR[7] is CMD_Decode:u5|oSDR_ADDR[7] at LCFF_X14_Y6_N23
K1_oSDR_ADDR[7] = DFFEAS(K1L434, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L20 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[7]~345 at LCCOMB_X14_Y6_N2
Y1L20 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[7];


--K1_oSDR_ADDR[16] is CMD_Decode:u5|oSDR_ADDR[16] at LCFF_X13_Y7_N25
K1_oSDR_ADDR[16] = DFFEAS(K1L451, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L29 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[16]~346 at LCCOMB_X10_Y7_N28
Y1L29 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_ADDR[16];


--K1_oSDR_ADDR[17] is CMD_Decode:u5|oSDR_ADDR[17] at LCFF_X14_Y7_N21
K1_oSDR_ADDR[17] = DFFEAS(K1L453, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L30 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[17]~347 at LCCOMB_X10_Y7_N14
Y1L30 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_ADDR[17];


--BB1_PRECHARGE is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE at LCFF_X9_Y8_N11
BB1_PRECHARGE = DFFEAS(BB1L27, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L62 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|always0~154 at LCCOMB_X9_Y8_N16
AB1L62 = !AB1_command_done & !AB1_do_precharge & BB1_PRECHARGE;


--K1_oSDR_ADDR[18] is CMD_Decode:u5|oSDR_ADDR[18] at LCFF_X12_Y6_N21
K1_oSDR_ADDR[18] = DFFEAS(K1L455, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L31 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[18]~348 at LCCOMB_X12_Y6_N10
Y1L31 = K1_oSDR_ADDR[18] & !K1_oSDR_Select[1] & !K1_oSDR_Select[0];


--AB1_rw_shift[0] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[0] at LCFF_X10_Y7_N27
AB1_rw_shift[0] = DFFEAS(AB1L126, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L94 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_rw~49 at LCCOMB_X10_Y7_N24
AB1L94 = AB1_do_reada & (AB1_do_rw) # !AB1_do_reada & (AB1_do_writea & (AB1_do_rw) # !AB1_do_writea & AB1_rw_shift[0]);


--K1_oSDR_ADDR[19] is CMD_Decode:u5|oSDR_ADDR[19] at LCFF_X13_Y7_N27
K1_oSDR_ADDR[19] = DFFEAS(K1L457, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L32 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[19]~349 at LCCOMB_X13_Y7_N8
Y1L32 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[19];


--AB1L103 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4~678 at LCCOMB_X9_Y7_N0
AB1L103 = !AB1_do_reada & !AB1_do_refresh;


--BB1_REFRESH is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REFRESH at LCFF_X9_Y8_N31
BB1_REFRESH = DFFEAS(BB1L30, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L63 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|always0~155 at LCCOMB_X9_Y8_N6
AB1L63 = AB1L103 & AB1L59 & (BB1_REF_REQ # BB1_REFRESH);


--AB1L121 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag~36 at LCCOMB_X9_Y8_N24
AB1L121 = !AB1_do_precharge & !AB1_do_writea & !AB1_do_load_mode & !AB1_do_refresh;


--AB1L122 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_flag~37 at LCCOMB_X9_Y9_N12
AB1L122 = AB1_do_reada # AB1L121 & AB1_rw_flag;


--AB1L104 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4~679 at LCCOMB_X9_Y7_N12
AB1L104 = !AB1_do_reada & !AB1_do_refresh & !AB1_do_precharge & AB1_oe4;


--Z1_PM_STOP is Multi_Sdram:u3|Sdram_Controller:u1|PM_STOP at LCFF_X11_Y7_N9
Z1_PM_STOP = DFFEAS(Z1L53, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--AB1_do_initial is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_initial at LCFF_X9_Y7_N29
AB1_do_initial = DFFEAS(AB1L87, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L105 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|oe4~680 at LCCOMB_X9_Y7_N30
AB1L105 = AB1_do_writea # AB1L104 & !Z1_PM_STOP & !AB1_do_initial;


--K1_oSDR_ADDR[20] is CMD_Decode:u5|oSDR_ADDR[20] at LCFF_X12_Y6_N23
K1_oSDR_ADDR[20] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L419, K1_CMD_Tmp[44],  ,  , VCC);


--Y1L33 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[20]~350 at LCCOMB_X12_Y6_N12
Y1L33 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[20];


--K1_oSDR_ADDR[21] is CMD_Decode:u5|oSDR_ADDR[21] at LCFF_X12_Y6_N29
K1_oSDR_ADDR[21] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L419, K1_CMD_Tmp[45],  ,  , VCC);


--Y1L34 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_ADDR[21]~351 at LCCOMB_X12_Y6_N26
Y1L34 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_ADDR[21];


--Q1_LRCK_4X_DIV[0] is AUDIO_DAC:u11|LRCK_4X_DIV[0] at LCFF_X25_Y1_N5
Q1_LRCK_4X_DIV[0] = DFFEAS(Q1L182, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L220,  );


--Q1_LRCK_4X_DIV[1] is AUDIO_DAC:u11|LRCK_4X_DIV[1] at LCFF_X25_Y1_N7
Q1_LRCK_4X_DIV[1] = DFFEAS(Q1L185, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L220,  );


--Q1_LRCK_4X_DIV[2] is AUDIO_DAC:u11|LRCK_4X_DIV[2] at LCFF_X25_Y1_N9
Q1_LRCK_4X_DIV[2] = DFFEAS(Q1L188, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L220,  );


--Q1_LRCK_4X_DIV[3] is AUDIO_DAC:u11|LRCK_4X_DIV[3] at LCFF_X25_Y1_N11
Q1_LRCK_4X_DIV[3] = DFFEAS(Q1L191, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L220,  );


--Q1L219 is AUDIO_DAC:u11|LessThan~879 at LCCOMB_X25_Y1_N0
Q1L219 = !Q1_LRCK_4X_DIV[1] # !Q1_LRCK_4X_DIV[0] # !Q1_LRCK_4X_DIV[2] # !Q1_LRCK_4X_DIV[3];


--Q1_LRCK_4X_DIV[4] is AUDIO_DAC:u11|LRCK_4X_DIV[4] at LCFF_X25_Y1_N13
Q1_LRCK_4X_DIV[4] = DFFEAS(Q1L194, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L220,  );


--Q1_LRCK_4X_DIV[5] is AUDIO_DAC:u11|LRCK_4X_DIV[5] at LCFF_X25_Y1_N15
Q1_LRCK_4X_DIV[5] = DFFEAS(Q1L197, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L220,  );


--Q1_LRCK_4X_DIV[6] is AUDIO_DAC:u11|LRCK_4X_DIV[6] at LCFF_X25_Y1_N17
Q1_LRCK_4X_DIV[6] = DFFEAS(Q1L200, GLOBAL(S2L4), GLOBAL(B1L71),  ,  ,  ,  , Q1L220,  );


--Q1L220 is AUDIO_DAC:u11|LessThan~880 at LCCOMB_X25_Y1_N18
Q1L220 = Q1_LRCK_4X_DIV[6] # Q1_LRCK_4X_DIV[5] & (Q1_LRCK_4X_DIV[4] # !Q1L219);


--Q1L202 is AUDIO_DAC:u11|LRCK_4X~47 at LCCOMB_X25_Y1_N22
Q1L202 = Q1_LRCK_4X $ Q1L220;


--K1L143 is CMD_Decode:u5|Select~2945 at LCCOMB_X18_Y8_N4
K1L143 = !K1_oFL_CMD[2] & !K1_oFL_CMD[0] # !K1_mFL_ST.101 # !W1L79;


--K1L144 is CMD_Decode:u5|Select~2946 at LCCOMB_X19_Y8_N4
K1L144 = !K1_mFL_ST.111 # !F1_oTxD_Done;


--K1L145 is CMD_Decode:u5|Select~2947 at LCCOMB_X18_Y8_N20
K1L145 = K1L143 & K1L144 & (K1L173 # K1_mFL_ST.000);


--K1L218 is CMD_Decode:u5|f_VGA~56 at LCCOMB_X14_Y8_N12
K1L218 = K1_CMD_Tmp[40] & K1L216 & !K1_CMD_Tmp[44] & K1L217;


--K1L183 is CMD_Decode:u5|f_FLASH~141 at LCCOMB_X18_Y8_N18
K1L183 = K1_f_FLASH & (K1L145) # !K1_f_FLASH & K1L212 & K1L218;


--K1L206 is CMD_Decode:u5|f_SETUP~49 at LCCOMB_X14_Y8_N4
K1L206 = !K1_CMD_Tmp[40] & K1L199 & !K1_CMD_Tmp[44] & K1_CMD_Tmp[42];


--K1L185 is CMD_Decode:u5|f_FL_SEL~31 at LCCOMB_X14_Y8_N2
K1L185 = !K1_CMD_Tmp[46] & K1_CMD_Tmp[41];


--K1L186 is CMD_Decode:u5|f_FL_SEL~32 at LCCOMB_X14_Y8_N14
K1L186 = K1_CMD_Tmp[45] & K1L206 & !K1_f_FL_SEL & K1L185;


--W1L7 is Multi_Flash:u2|Flash_Multiplexer:u0|ST~165 at LCCOMB_X20_Y8_N22
W1L7 = W1_ST.10 & (K1_oFL_Select[1] # K1_oFL_Select[0]);


--X1L222 is Multi_Flash:u2|Flash_Controller:u1|oReady~18 at LCCOMB_X20_Y8_N10
X1L222 = X1_mFinish & !X1_mStart;


--W1_ST.00 is Multi_Flash:u2|Flash_Multiplexer:u0|ST.00 at LCFF_X20_Y8_N31
W1_ST.00 = DFFEAS(W1L9, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--W1L8 is Multi_Flash:u2|Flash_Multiplexer:u0|ST~166 at LCCOMB_X20_Y8_N26
W1L8 = W1L1 & (W1_ST.01 & !X1L222 # !W1_ST.00);


--X1_CMD_Period[19] is Multi_Flash:u2|Flash_Controller:u1|CMD_Period[19] at LCFF_X21_Y4_N17
X1_CMD_Period[19] = DFFEAS(X1L82, GLOBAL(A1L14),  ,  ,  ,  ,  ,  ,  );


--X1_Cont_Finish[19] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[19] at LCFF_X20_Y3_N17
X1_Cont_Finish[19] = DFFEAS(X1L74, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1L112 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1958 at LCCOMB_X20_Y3_N28
X1L112 = X1_CMD_Period[19] & !X1_Cont_Finish[19];


--X1_Cont_Finish[10] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[10] at LCFF_X20_Y4_N31
X1_Cont_Finish[10] = DFFEAS(X1L47, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[11] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[11] at LCFF_X20_Y3_N1
X1_Cont_Finish[11] = DFFEAS(X1L50, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[12] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[12] at LCFF_X20_Y3_N3
X1_Cont_Finish[12] = DFFEAS(X1L53, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[13] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[13] at LCFF_X20_Y3_N5
X1_Cont_Finish[13] = DFFEAS(X1L56, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1L113 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1959 at LCCOMB_X20_Y3_N30
X1L113 = !X1_Cont_Finish[10] & !X1_Cont_Finish[12] & !X1_Cont_Finish[13] & !X1_Cont_Finish[11];


--X1_CMD_Period[2] is Multi_Flash:u2|Flash_Controller:u1|CMD_Period[2] at LCFF_X21_Y4_N11
X1_CMD_Period[2] = DFFEAS(X1L261, GLOBAL(A1L14),  ,  ,  ,  ,  ,  ,  );


--X1_CMD_Period[1] is Multi_Flash:u2|Flash_Controller:u1|CMD_Period[1] at LCFF_X21_Y4_N31
X1_CMD_Period[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  ,  , X1_r_CMD[2],  ,  , VCC);


--X1_Cont_Finish[1] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[1] at LCFF_X20_Y4_N13
X1_Cont_Finish[1] = DFFEAS(X1L20, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[0] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[0] at LCFF_X20_Y4_N11
X1_Cont_Finish[0] = DFFEAS(X1L17, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1L114 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1960 at LCCOMB_X20_Y4_N6
X1L114 = !X1_Cont_Finish[0] # !X1_Cont_Finish[1];


--X1_Cont_Finish[2] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[2] at LCFF_X20_Y4_N15
X1_Cont_Finish[2] = DFFEAS(X1L23, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1L115 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1961 at LCCOMB_X21_Y4_N30
X1L115 = X1_CMD_Period[2] & (X1L114 & X1_CMD_Period[1] # !X1_Cont_Finish[2]) # !X1_CMD_Period[2] & X1L114 & X1_CMD_Period[1] & !X1_Cont_Finish[2];


--X1_Cont_Finish[16] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[16] at LCFF_X20_Y3_N11
X1_Cont_Finish[16] = DFFEAS(X1L65, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[15] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[15] at LCFF_X20_Y3_N9
X1_Cont_Finish[15] = DFFEAS(X1L62, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[14] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[14] at LCFF_X20_Y3_N7
X1_Cont_Finish[14] = DFFEAS(X1L59, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1L116 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1962 at LCCOMB_X20_Y3_N24
X1L116 = !X1_Cont_Finish[14] & !X1_Cont_Finish[15] & !X1_Cont_Finish[19] & !X1_Cont_Finish[16];


--X1_Cont_Finish[9] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[9] at LCFF_X20_Y4_N29
X1_Cont_Finish[9] = DFFEAS(X1L44, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[8] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[8] at LCFF_X20_Y4_N27
X1_Cont_Finish[8] = DFFEAS(X1L41, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[7] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[7] at LCFF_X20_Y4_N25
X1_Cont_Finish[7] = DFFEAS(X1L38, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[6] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[6] at LCFF_X20_Y4_N23
X1_Cont_Finish[6] = DFFEAS(X1L35, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1L117 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1963 at LCCOMB_X19_Y4_N6
X1L117 = !X1_Cont_Finish[6] & !X1_Cont_Finish[7] & !X1_Cont_Finish[8] & !X1_Cont_Finish[9];


--X1_Cont_Finish[5] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[5] at LCFF_X20_Y4_N21
X1_Cont_Finish[5] = DFFEAS(X1L32, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[4] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[4] at LCFF_X20_Y4_N19
X1_Cont_Finish[4] = DFFEAS(X1L29, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[3] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[3] at LCFF_X20_Y4_N17
X1_Cont_Finish[3] = DFFEAS(X1L26, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1L118 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1964 at LCCOMB_X19_Y4_N12
X1L118 = X1L117 & !X1_Cont_Finish[4] & !X1_Cont_Finish[3] & !X1_Cont_Finish[5];


--X1L119 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1965 at LCCOMB_X20_Y4_N4
X1L119 = X1L115 & (X1_CMD_Period[19] # X1L118 & X1L116);


--X1L120 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1966 at LCCOMB_X19_Y4_N14
X1L120 = !X1_Cont_Finish[9] # !X1_Cont_Finish[8] # !X1_Cont_Finish[7] # !X1_Cont_Finish[6];


--X1L121 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1967 at LCCOMB_X19_Y4_N0
X1L121 = X1L120 # !X1_Cont_Finish[5] # !X1_Cont_Finish[4] # !X1_Cont_Finish[3];


--X1L122 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1968 at LCCOMB_X20_Y4_N0
X1L122 = X1L113 & (X1L119 # X1L121 & X1_CMD_Period[19]);


--X1L123 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1969 at LCCOMB_X20_Y3_N26
X1L123 = X1_CMD_Period[19] & (!X1_Cont_Finish[16] # !X1_Cont_Finish[15] # !X1_Cont_Finish[14]);


--X1_Cont_Finish[17] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[17] at LCFF_X20_Y3_N13
X1_Cont_Finish[17] = DFFEAS(X1L68, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[18] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[18] at LCFF_X20_Y3_N15
X1_Cont_Finish[18] = DFFEAS(X1L71, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1L124 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1970 at LCCOMB_X20_Y4_N2
X1L124 = !X1_Cont_Finish[17] & !X1_Cont_Finish[18] & (X1L122 # X1L123);


--X1_Cont_Finish[20] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[20] at LCFF_X20_Y3_N19
X1_Cont_Finish[20] = DFFEAS(X1L77, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1_Cont_Finish[21] is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[21] at LCFF_X20_Y3_N21
X1_Cont_Finish[21] = DFFEAS(X1L80, GLOBAL(A1L14), KEY[0],  , X1_mACT,  ,  , X1_mStart,  );


--X1L125 is Multi_Flash:u2|Flash_Controller:u1|LessThan~1971 at LCCOMB_X20_Y4_N8
X1L125 = !X1_Cont_Finish[21] & !X1_Cont_Finish[20] & (X1L124 # X1L112);


--X1L206 is Multi_Flash:u2|Flash_Controller:u1|mFinish~20 at LCCOMB_X20_Y3_N22
X1L206 = X1_mFinish # !X1L125;


--K1_mFL_ST.100 is CMD_Decode:u5|mFL_ST.100 at LCFF_X18_Y8_N3
K1_mFL_ST.100 = DFFEAS(K1L158, GLOBAL(A1L14), KEY[0],  , K1_f_FLASH,  ,  ,  ,  );


--K1L146 is CMD_Decode:u5|Select~2948 at LCCOMB_X18_Y8_N30
K1L146 = K1_mFL_ST.100 # !W1L79 & K1_mFL_ST.101;


--K1_mFL_ST.010 is CMD_Decode:u5|mFL_ST.010 at LCFF_X18_Y8_N7
K1_mFL_ST.010 = DFFEAS(K1L159, GLOBAL(A1L14), KEY[0],  , K1_f_FLASH,  ,  ,  ,  );


--K1L147 is CMD_Decode:u5|Select~2949 at LCCOMB_X18_Y8_N22
K1L147 = K1_mFL_ST.010 # !W1L79 & K1_mFL_ST.011;


--K1L148 is CMD_Decode:u5|Select~2950 at LCCOMB_X18_Y8_N12
K1L148 = K1_mFL_ST.000 & !W1L79 & K1_mFL_ST.001 # !K1_mFL_ST.000 & (K1L173 # !W1L79 & K1_mFL_ST.001);


--K1L149 is CMD_Decode:u5|Select~2951 at LCCOMB_X18_Y8_N28
K1L149 = !K1_oFL_CMD[2] & !K1_oFL_CMD[0] & W1L79 & K1_mFL_ST.101;


--K1L150 is CMD_Decode:u5|Select~2952 at LCCOMB_X18_Y8_N14
K1L150 = K1_mFL_ST.110 # !F1_oTxD_Done & K1_mFL_ST.111;


--X1_Start_Delay[2] is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[2] at LCFF_X20_Y7_N5
X1_Start_Delay[2] = DFFEAS(X1L159, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , X1L83,  );


--X1_Start_Delay[1] is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[1] at LCFF_X20_Y7_N3
X1_Start_Delay[1] = DFFEAS(X1L156, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , X1L83,  );


--X1_Start_Delay[0] is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[0] at LCFF_X20_Y7_N1
X1_Start_Delay[0] = DFFEAS(X1L153, GLOBAL(A1L14), KEY[0],  ,  ,  ,  , X1L83,  );


--X1L153 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[0]~201 at LCCOMB_X20_Y7_N0
X1L153 = X1_Start_Delay[0] & (X1L111 $ GND) # !X1_Start_Delay[0] & !X1L111 & VCC;

--X1L154 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[0]~202 at LCCOMB_X20_Y7_N0
X1L154 = CARRY(X1_Start_Delay[0] & !X1L111);


--X1L156 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[1]~203 at LCCOMB_X20_Y7_N2
X1L156 = X1_Start_Delay[1] & !X1L154 # !X1_Start_Delay[1] & (X1L154 # GND);

--X1L157 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[1]~204 at LCCOMB_X20_Y7_N2
X1L157 = CARRY(!X1L154 # !X1_Start_Delay[1]);


--X1L159 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[2]~205 at LCCOMB_X20_Y7_N4
X1L159 = X1_Start_Delay[2] & (X1L157 $ GND) # !X1_Start_Delay[2] & !X1L157 & VCC;

--X1L160 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[2]~206 at LCCOMB_X20_Y7_N4
X1L160 = CARRY(X1_Start_Delay[2] & !X1L157);


--X1L162 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[3]~207 at LCCOMB_X20_Y7_N6
X1L162 = X1_Start_Delay[3] & !X1L160 # !X1_Start_Delay[3] & (X1L160 # GND);

--X1L163 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[3]~208 at LCCOMB_X20_Y7_N6
X1L163 = CARRY(!X1L160 # !X1_Start_Delay[3]);


--X1L165 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[4]~209 at LCCOMB_X20_Y7_N8
X1L165 = X1_Start_Delay[4] & (X1L163 $ GND) # !X1_Start_Delay[4] & !X1L163 & VCC;

--X1L166 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[4]~210 at LCCOMB_X20_Y7_N8
X1L166 = CARRY(X1_Start_Delay[4] & !X1L163);


--X1L168 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[5]~211 at LCCOMB_X20_Y7_N10
X1L168 = X1_Start_Delay[5] & !X1L166 # !X1_Start_Delay[5] & (X1L166 # GND);

--X1L169 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[5]~212 at LCCOMB_X20_Y7_N10
X1L169 = CARRY(!X1L166 # !X1_Start_Delay[5]);


--X1L171 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[6]~213 at LCCOMB_X20_Y7_N12
X1L171 = X1_Start_Delay[6] & (X1L169 $ GND) # !X1_Start_Delay[6] & !X1L169 & VCC;

--X1L172 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[6]~214 at LCCOMB_X20_Y7_N12
X1L172 = CARRY(X1_Start_Delay[6] & !X1L169);


--X1L174 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[7]~215 at LCCOMB_X20_Y7_N14
X1L174 = X1_Start_Delay[7] & !X1L172 # !X1_Start_Delay[7] & (X1L172 # GND);

--X1L175 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[7]~216 at LCCOMB_X20_Y7_N14
X1L175 = CARRY(!X1L172 # !X1_Start_Delay[7]);


--X1L177 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[8]~217 at LCCOMB_X20_Y7_N16
X1L177 = X1_Start_Delay[8] & (X1L175 $ GND) # !X1_Start_Delay[8] & !X1L175 & VCC;

--X1L178 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[8]~218 at LCCOMB_X20_Y7_N16
X1L178 = CARRY(X1_Start_Delay[8] & !X1L175);


--X1L180 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[9]~219 at LCCOMB_X20_Y7_N18
X1L180 = X1_Start_Delay[9] & !X1L178 # !X1_Start_Delay[9] & (X1L178 # GND);

--X1L181 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[9]~220 at LCCOMB_X20_Y7_N18
X1L181 = CARRY(!X1L178 # !X1_Start_Delay[9]);


--X1L183 is Multi_Flash:u2|Flash_Controller:u1|Start_Delay[10]~221 at LCCOMB_X20_Y7_N20
X1L183 = X1_Start_Delay[10] $ !X1L181;


--X1_Cont_DIV[2] is Multi_Flash:u2|Flash_Controller:u1|Cont_DIV[2] at LCFF_X23_Y3_N15
X1_Cont_DIV[2] = DFFEAS(X1L13, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--K1L103 is CMD_Decode:u5|Equal~635 at LCCOMB_X15_Y8_N2
K1L103 = K1L101 & K1_CMD_Tmp[60] & K1_CMD_Tmp[57] & !K1_CMD_Tmp[56];


--B1L3 is Reset_Delay:d0|Cont[0]~1092 at LCCOMB_X49_Y15_N12
B1L3 = B1_Cont[0] $ VCC;

--B1L4 is Reset_Delay:d0|Cont[0]~1093 at LCCOMB_X49_Y15_N12
B1L4 = CARRY(B1_Cont[0]);


--B1L6 is Reset_Delay:d0|Cont[1]~1094 at LCCOMB_X49_Y15_N14
B1L6 = B1_Cont[1] & !B1L4 # !B1_Cont[1] & (B1L4 # GND);

--B1L7 is Reset_Delay:d0|Cont[1]~1095 at LCCOMB_X49_Y15_N14
B1L7 = CARRY(!B1L4 # !B1_Cont[1]);


--B1L9 is Reset_Delay:d0|Cont[2]~1096 at LCCOMB_X49_Y15_N16
B1L9 = B1_Cont[2] & (B1L7 $ GND) # !B1_Cont[2] & !B1L7 & VCC;

--B1L10 is Reset_Delay:d0|Cont[2]~1097 at LCCOMB_X49_Y15_N16
B1L10 = CARRY(B1_Cont[2] & !B1L7);


--B1L12 is Reset_Delay:d0|Cont[3]~1098 at LCCOMB_X49_Y15_N18
B1L12 = B1_Cont[3] & !B1L10 # !B1_Cont[3] & (B1L10 # GND);

--B1L13 is Reset_Delay:d0|Cont[3]~1099 at LCCOMB_X49_Y15_N18
B1L13 = CARRY(!B1L10 # !B1_Cont[3]);


--B1L15 is Reset_Delay:d0|Cont[4]~1100 at LCCOMB_X49_Y15_N20
B1L15 = B1_Cont[4] & (B1L13 $ GND) # !B1_Cont[4] & !B1L13 & VCC;

--B1L16 is Reset_Delay:d0|Cont[4]~1101 at LCCOMB_X49_Y15_N20
B1L16 = CARRY(B1_Cont[4] & !B1L13);


--B1L18 is Reset_Delay:d0|Cont[5]~1102 at LCCOMB_X49_Y15_N22
B1L18 = B1_Cont[5] & !B1L16 # !B1_Cont[5] & (B1L16 # GND);

--B1L19 is Reset_Delay:d0|Cont[5]~1103 at LCCOMB_X49_Y15_N22
B1L19 = CARRY(!B1L16 # !B1_Cont[5]);


--B1L21 is Reset_Delay:d0|Cont[6]~1104 at LCCOMB_X49_Y15_N24
B1L21 = B1_Cont[6] & (B1L19 $ GND) # !B1_Cont[6] & !B1L19 & VCC;

--B1L22 is Reset_Delay:d0|Cont[6]~1105 at LCCOMB_X49_Y15_N24
B1L22 = CARRY(B1_Cont[6] & !B1L19);


--B1L24 is Reset_Delay:d0|Cont[7]~1106 at LCCOMB_X49_Y15_N26
B1L24 = B1_Cont[7] & !B1L22 # !B1_Cont[7] & (B1L22 # GND);

--B1L25 is Reset_Delay:d0|Cont[7]~1107 at LCCOMB_X49_Y15_N26
B1L25 = CARRY(!B1L22 # !B1_Cont[7]);


--B1L27 is Reset_Delay:d0|Cont[8]~1108 at LCCOMB_X49_Y15_N28
B1L27 = B1_Cont[8] & (B1L25 $ GND) # !B1_Cont[8] & !B1L25 & VCC;

--B1L28 is Reset_Delay:d0|Cont[8]~1109 at LCCOMB_X49_Y15_N28
B1L28 = CARRY(B1_Cont[8] & !B1L25);


--B1L30 is Reset_Delay:d0|Cont[9]~1110 at LCCOMB_X49_Y15_N30
B1L30 = B1_Cont[9] & !B1L28 # !B1_Cont[9] & (B1L28 # GND);

--B1L31 is Reset_Delay:d0|Cont[9]~1111 at LCCOMB_X49_Y15_N30
B1L31 = CARRY(!B1L28 # !B1_Cont[9]);


--B1L33 is Reset_Delay:d0|Cont[10]~1112 at LCCOMB_X49_Y14_N0
B1L33 = B1_Cont[10] & (B1L31 $ GND) # !B1_Cont[10] & !B1L31 & VCC;

--B1L34 is Reset_Delay:d0|Cont[10]~1113 at LCCOMB_X49_Y14_N0
B1L34 = CARRY(B1_Cont[10] & !B1L31);


--B1L36 is Reset_Delay:d0|Cont[11]~1114 at LCCOMB_X49_Y14_N2
B1L36 = B1_Cont[11] & !B1L34 # !B1_Cont[11] & (B1L34 # GND);

--B1L37 is Reset_Delay:d0|Cont[11]~1115 at LCCOMB_X49_Y14_N2
B1L37 = CARRY(!B1L34 # !B1_Cont[11]);


--B1L39 is Reset_Delay:d0|Cont[12]~1116 at LCCOMB_X49_Y14_N4
B1L39 = B1_Cont[12] & (B1L37 $ GND) # !B1_Cont[12] & !B1L37 & VCC;

--B1L40 is Reset_Delay:d0|Cont[12]~1117 at LCCOMB_X49_Y14_N4
B1L40 = CARRY(B1_Cont[12] & !B1L37);


--B1L42 is Reset_Delay:d0|Cont[13]~1118 at LCCOMB_X49_Y14_N6
B1L42 = B1_Cont[13] & !B1L40 # !B1_Cont[13] & (B1L40 # GND);

--B1L43 is Reset_Delay:d0|Cont[13]~1119 at LCCOMB_X49_Y14_N6
B1L43 = CARRY(!B1L40 # !B1_Cont[13]);


--B1L45 is Reset_Delay:d0|Cont[14]~1120 at LCCOMB_X49_Y14_N8
B1L45 = B1_Cont[14] & (B1L43 $ GND) # !B1_Cont[14] & !B1L43 & VCC;

--B1L46 is Reset_Delay:d0|Cont[14]~1121 at LCCOMB_X49_Y14_N8
B1L46 = CARRY(B1_Cont[14] & !B1L43);


--B1L48 is Reset_Delay:d0|Cont[15]~1122 at LCCOMB_X49_Y14_N10
B1L48 = B1_Cont[15] & !B1L46 # !B1_Cont[15] & (B1L46 # GND);

--B1L49 is Reset_Delay:d0|Cont[15]~1123 at LCCOMB_X49_Y14_N10
B1L49 = CARRY(!B1L46 # !B1_Cont[15]);


--B1L51 is Reset_Delay:d0|Cont[16]~1124 at LCCOMB_X49_Y14_N12
B1L51 = B1_Cont[16] & (B1L49 $ GND) # !B1_Cont[16] & !B1L49 & VCC;

--B1L52 is Reset_Delay:d0|Cont[16]~1125 at LCCOMB_X49_Y14_N12
B1L52 = CARRY(B1_Cont[16] & !B1L49);


--B1L54 is Reset_Delay:d0|Cont[17]~1126 at LCCOMB_X49_Y14_N14
B1L54 = B1_Cont[17] & !B1L52 # !B1_Cont[17] & (B1L52 # GND);

--B1L55 is Reset_Delay:d0|Cont[17]~1127 at LCCOMB_X49_Y14_N14
B1L55 = CARRY(!B1L52 # !B1_Cont[17]);


--B1L57 is Reset_Delay:d0|Cont[18]~1128 at LCCOMB_X49_Y14_N16
B1L57 = B1_Cont[18] & (B1L55 $ GND) # !B1_Cont[18] & !B1L55 & VCC;

--B1L58 is Reset_Delay:d0|Cont[18]~1129 at LCCOMB_X49_Y14_N16
B1L58 = CARRY(B1_Cont[18] & !B1L55);


--B1L60 is Reset_Delay:d0|Cont[19]~1130 at LCCOMB_X49_Y14_N18
B1L60 = B1L58 $ B1_Cont[19];


--V1L1 is USB_JTAG:u1|JTAG_TRANS:u1|Equal~74 at LCCOMB_X10_Y23_N0
V1L1 = V1_rCont[2] & V1_rCont[1] & V1_rCont[0];


--K1L151 is CMD_Decode:u5|Select~2953 at LCCOMB_X12_Y8_N24
K1L151 = K1_mSDR_ST.101 & !F1_oTxD_Done & (!K1L140 # !K1_mSDR_ST.001) # !K1_mSDR_ST.101 & (!K1L140 # !K1_mSDR_ST.001);


--K1L152 is CMD_Decode:u5|Select~2954 at LCCOMB_X12_Y8_N8
K1L152 = K1L151 & (K1_mSDR_ST.000 # K1L179);


--K1L153 is CMD_Decode:u5|Select~2955 at LCCOMB_X11_Y8_N30
K1L153 = !Z1_DONE & !K1_oSDR_Select[0] & !K1_oSDR_Select[1];


--K1L154 is CMD_Decode:u5|Select~2956 at LCCOMB_X12_Y8_N22
K1L154 = K1L153 & (K1_mSDR_ST.001 # !K1_mSDR_ST.000 & K1L179) # !K1L153 & !K1_mSDR_ST.000 & (K1L179);


--K1L155 is CMD_Decode:u5|Select~2957 at LCCOMB_X12_Y8_N28
K1L155 = K1_mSDR_ST.010 # K1_mSDR_ST.011 & !F1_oTxD_Done;


--K1L196 is CMD_Decode:u5|f_SDRAM~171 at LCCOMB_X12_Y8_N10
K1L196 = K1_f_SDRAM & K1L152 # !K1_f_SDRAM & (K1L198 & K1L188);


--K1L194 is CMD_Decode:u5|f_PS2~218 at LCCOMB_X20_Y16_N28
K1L194 = K1_f_PS2 & (!F1_oTxD_Done # !K1_mPS2_ST.001) # !K1_f_PS2 & K1L193;


--K1L229 is CMD_Decode:u5|mPS2_ST~61 at LCCOMB_X20_Y16_N26
K1L229 = K1_mPS2_ST.001 & (!K1_f_PS2 # !F1_oTxD_Done) # !K1_mPS2_ST.001 & (K1_f_PS2);


--K1L207 is CMD_Decode:u5|f_SETUP~50 at LCCOMB_X14_Y8_N28
K1L207 = K1_CMD_Tmp[46] & !K1_CMD_Tmp[41];


--K1L208 is CMD_Decode:u5|f_SETUP~51 at LCCOMB_X14_Y8_N30
K1L208 = !K1_CMD_Tmp[45] & K1L206 & !K1_f_SETUP & K1L207;


--X1L193 is Multi_Flash:u2|Flash_Controller:u1|always3~0 at LCCOMB_X23_Y5_N0
X1L193 = X1_ST.READ & X1_mACT;


--Z1_mDATAOUT[13] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[13] at LCFF_X4_Y8_N5
Z1_mDATAOUT[13] = DFFEAS(Z1L171, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[5] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[5] at LCFF_X4_Y8_N9
Z1_mDATAOUT[5] = DFFEAS(Z1L155, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--K1L156 is CMD_Decode:u5|Select~2958 at LCCOMB_X12_Y8_N26
K1L156 = F1_oTxD_Done & K1_mSDR_ST.011;


--K1L157 is CMD_Decode:u5|Select~2959 at LCCOMB_X12_Y8_N4
K1L157 = !K1_mSDR_WRn & !K1L153 & K1_mSDR_ST.001;


--J1_q[7] is ps2_keyboard:u4|q[7] at LCFF_X21_Y19_N15
J1_q[7] = DFFEAS(J1L131, GLOBAL(A1L14),  ,  , J1L124,  ,  ,  ,  );


--J1_q[6] is ps2_keyboard:u4|q[6] at LCFF_X21_Y19_N29
J1_q[6] = DFFEAS(J1L132, GLOBAL(A1L14),  ,  , J1L124,  ,  ,  ,  );


--J1_q[5] is ps2_keyboard:u4|q[5] at LCFF_X21_Y19_N23
J1_q[5] = DFFEAS(J1L133, GLOBAL(A1L14),  ,  , J1L124,  ,  ,  ,  );


--J1_q[8] is ps2_keyboard:u4|q[8] at LCFF_X21_Y19_N13
J1_q[8] = DFFEAS(J1L134, GLOBAL(A1L14),  ,  , J1L124,  ,  ,  ,  );


--J1L2 is ps2_keyboard:u4|Equal~8653 at LCCOMB_X21_Y19_N8
J1L2 = !J1_q[8] & !J1_q[6] & J1_q[7] & !J1_q[5];


--J1_q[3] is ps2_keyboard:u4|q[3] at LCFF_X21_Y18_N3
J1_q[3] = DFFEAS(J1L135, GLOBAL(A1L14),  ,  , J1L124,  ,  ,  ,  );


--J1_q[1] is ps2_keyboard:u4|q[1] at LCFF_X21_Y18_N19
J1_q[1] = DFFEAS(J1L136, GLOBAL(A1L14),  ,  , J1L124,  ,  ,  ,  );


--J1L3 is ps2_keyboard:u4|Equal~8654 at LCCOMB_X18_Y19_N14
J1L3 = !J1_q[1] & J1_q[3];


--J1_left_shift_key is ps2_keyboard:u4|left_shift_key at LCFF_X20_Y19_N1
J1_left_shift_key = DFFEAS(J1L91, GLOBAL(A1L14),  ,  ,  ,  ,  , !KEY[0],  );


--J1_right_shift_key is ps2_keyboard:u4|right_shift_key at LCFF_X20_Y19_N29
J1_right_shift_key = DFFEAS(J1L246, GLOBAL(A1L14),  ,  ,  ,  ,  , !KEY[0],  );


--J1_q[2] is ps2_keyboard:u4|q[2] at LCFF_X21_Y18_N25
J1_q[2] = DFFEAS(J1L137, GLOBAL(A1L14),  ,  , J1L124,  ,  ,  ,  );


--J1L4 is ps2_keyboard:u4|Equal~8655 at LCCOMB_X18_Y19_N4
J1L4 = !J1_q[2] & (J1_left_shift_key # J1_right_shift_key);


--J1_q[4] is ps2_keyboard:u4|q[4] at LCFF_X21_Y19_N25
J1_q[4] = DFFEAS(J1L138, GLOBAL(A1L14),  ,  , J1L124,  ,  ,  ,  );


--J1L256 is ps2_keyboard:u4|rx_shift_key_on~0 at LCCOMB_X20_Y19_N6
J1L256 = J1_left_shift_key # J1_right_shift_key;


--J1L5 is ps2_keyboard:u4|Equal~8656 at LCCOMB_X21_Y18_N10
J1L5 = J1_q[1] & !J1_q[2] & J1_q[3];


--J1L143 is ps2_keyboard:u4|reduce_nor~841 at LCCOMB_X21_Y19_N4
J1L143 = !J1_q[7] & !J1_q[8];


--J1L6 is ps2_keyboard:u4|Equal~8657 at LCCOMB_X21_Y19_N30
J1L6 = J1_q[2] & !J1_q[1];


--J1L7 is ps2_keyboard:u4|Equal~8658 at LCCOMB_X19_Y19_N0
J1L7 = J1_q[6] & !J1_q[5];


--J1L8 is ps2_keyboard:u4|Equal~8659 at LCCOMB_X21_Y19_N0
J1L8 = !J1_q[8] & J1_q[6] & !J1_q[7] & J1_q[5];


--J1L9 is ps2_keyboard:u4|Equal~8660 at LCCOMB_X18_Y19_N16
J1L9 = !J1_q[4] & J1L8;


--J1L188 is ps2_keyboard:u4|reduce_or~1237 at LCCOMB_X18_Y18_N30
J1L188 = J1L52 # J1L256 & J1L9 & J1L5;


--J1L10 is ps2_keyboard:u4|Equal~8661 at LCCOMB_X21_Y19_N18
J1L10 = !J1_q[8] & !J1_q[6] & J1_q[7] & J1_q[5];


--J1L11 is ps2_keyboard:u4|Equal~8662 at LCCOMB_X18_Y19_N26
J1L11 = !J1_q[4] & !J1_q[2] & J1L3 & !J1L256;


--J1L144 is ps2_keyboard:u4|reduce_nor~842 at LCCOMB_X19_Y19_N6
J1L144 = J1_q[4] & !J1_q[6] & !J1_q[5];


--J1L12 is ps2_keyboard:u4|Equal~8663 at LCCOMB_X21_Y19_N16
J1L12 = J1_q[7] & !J1_q[8];


--J1L13 is ps2_keyboard:u4|Equal~8664 at LCCOMB_X18_Y18_N20
J1L13 = J1_q[2] & !J1_q[1] & !J1_q[4] & J1_q[3];


--J1L14 is ps2_keyboard:u4|Equal~8665 at LCCOMB_X20_Y19_N12
J1L14 = J1_q[2] & !J1_q[1] & J1_q[4] & !J1_q[3];


--J1L189 is ps2_keyboard:u4|reduce_or~1238 at LCCOMB_X18_Y18_N12
J1L189 = J1L242 & J1L179 & (!J1L10 # !J1L14);


--J1L190 is ps2_keyboard:u4|reduce_or~1239 at LCCOMB_X18_Y18_N26
J1L190 = J1L189 & (!J1L53 & !J1L11 # !J1L10);


--J1L191 is ps2_keyboard:u4|reduce_or~1240 at LCCOMB_X18_Y18_N22
J1L191 = J1L188 # J1L2 & J1L51 # !J1L190;


--J1L15 is ps2_keyboard:u4|Equal~8666 at LCCOMB_X21_Y18_N8
J1L15 = J1_q[2] & J1_q[1] & J1_q[4] & !J1_q[3];


--J1L16 is ps2_keyboard:u4|Equal~8667 at LCCOMB_X21_Y18_N26
J1L16 = !J1_q[2] & J1_q[1] & !J1_q[4] & !J1_q[3];


--J1L17 is ps2_keyboard:u4|Equal~8668 at LCCOMB_X18_Y18_N2
J1L17 = J1_q[2] & J1_q[1] & !J1_q[4] & !J1_q[3];


--J1L192 is ps2_keyboard:u4|reduce_or~1241 at LCCOMB_X20_Y17_N10
J1L192 = J1L17 # J1L13 # J1L14;


--J1L193 is ps2_keyboard:u4|reduce_or~1242 at LCCOMB_X20_Y17_N6
J1L193 = J1L8 & (J1L192 # J1L16 # J1L15);


--J1L18 is ps2_keyboard:u4|Equal~8669 at LCCOMB_X21_Y18_N0
J1L18 = J1_q[2] & !J1_q[1] & J1_q[4] & J1_q[3];


--J1L194 is ps2_keyboard:u4|reduce_or~1243 at LCCOMB_X21_Y18_N16
J1L194 = J1L15 & (J1L256 # J1L10) # !J1L15 & J1L256 & (J1L18);


--J1L195 is ps2_keyboard:u4|reduce_or~1244 at LCCOMB_X20_Y17_N28
J1L195 = J1L256 & (J1L193 # J1L194 & J1L2) # !J1L256 & J1L194;


--J1L19 is ps2_keyboard:u4|Equal~8670 at LCCOMB_X21_Y19_N26
J1L19 = !J1_q[8] & !J1_q[6] & !J1_q[7] & J1_q[5];


--J1L20 is ps2_keyboard:u4|Equal~8671 at LCCOMB_X21_Y18_N20
J1L20 = !J1_q[5] & J1L256 & J1L12 & !J1_q[6];


--J1L21 is ps2_keyboard:u4|Equal~8672 at LCCOMB_X20_Y19_N24
J1L21 = J1_q[2] & !J1_q[1] & !J1_q[4] & !J1_q[3];


--J1L196 is ps2_keyboard:u4|reduce_or~1245 at LCCOMB_X18_Y18_N16
J1L196 = J1L54 # J1L20 & (J1L17 # J1L21);


--J1L22 is ps2_keyboard:u4|Equal~8673 at LCCOMB_X18_Y19_N28
J1L22 = J1L19 & J1L3 & J1_q[2] & J1_q[4];


--J1L23 is ps2_keyboard:u4|Equal~8674 at LCCOMB_X19_Y17_N2
J1L23 = J1L5 & J1L256 & J1_q[4] & J1L2;


--J1L145 is ps2_keyboard:u4|reduce_nor~843 at LCCOMB_X19_Y17_N22
J1L145 = !J1L55 & !J1L23 & (!J1L22 # !J1L256);


--J1L24 is ps2_keyboard:u4|Equal~8675 at LCCOMB_X21_Y19_N20
J1L24 = !J1_q[8] & J1_q[6] & !J1_q[7] & !J1_q[5];


--J1L25 is ps2_keyboard:u4|Equal~8676 at LCCOMB_X19_Y19_N12
J1L25 = J1L3 & J1L4 & J1L24 & !J1_q[4];


--J1L26 is ps2_keyboard:u4|Equal~8677 at LCCOMB_X19_Y19_N2
J1L26 = J1L3 & J1L4 & J1L24 & J1_q[4];


--J1L27 is ps2_keyboard:u4|Equal~8678 at LCCOMB_X18_Y17_N8
J1L27 = J1L256 & J1_q[4] & J1L5 & J1L19;


--J1L28 is ps2_keyboard:u4|Equal~8679 at LCCOMB_X18_Y17_N20
J1L28 = J1L256 & !J1_q[4] & J1L5 & J1L19;


--J1L197 is ps2_keyboard:u4|reduce_or~1246 at LCCOMB_X18_Y17_N22
J1L197 = !J1L28 & !J1L27 & !J1L25 & !J1L26;


--J1L29 is ps2_keyboard:u4|Equal~8680 at LCCOMB_X18_Y19_N6
J1L29 = J1L8 & J1L3 & J1L4 & J1_q[4];


--J1L30 is ps2_keyboard:u4|Equal~8681 at LCCOMB_X18_Y19_N12
J1L30 = J1L8 & J1L3 & J1L4 & !J1_q[4];


--J1L31 is ps2_keyboard:u4|Equal~8682 at LCCOMB_X19_Y19_N18
J1L31 = J1L6 & J1_q[4] & J1L143 & J1L7;


--J1L198 is ps2_keyboard:u4|reduce_or~1247 at LCCOMB_X18_Y19_N20
J1L198 = !J1L29 & !J1L56 & !J1L30;


--J1L199 is ps2_keyboard:u4|reduce_or~1248 at LCCOMB_X18_Y17_N30
J1L199 = J1L24 & (J1L15 # J1L17);


--J1L200 is ps2_keyboard:u4|reduce_or~1249 at LCCOMB_X18_Y17_N14
J1L200 = !J1L199 & (!J1L15 # !J1L19) # !J1L256;


--J1L32 is ps2_keyboard:u4|Equal~8683 at LCCOMB_X18_Y19_N10
J1L32 = J1L19 & J1L3 & J1L4 & J1_q[4];


--J1L33 is ps2_keyboard:u4|Equal~8684 at LCCOMB_X18_Y17_N0
J1L33 = J1L256 & J1_q[4] & J1L24 & J1L5;


--J1L201 is ps2_keyboard:u4|reduce_or~1250 at LCCOMB_X18_Y17_N10
J1L201 = J1L200 & !J1L32 & !J1L57 & !J1L33;


--J1L202 is ps2_keyboard:u4|reduce_or~1251 at LCCOMB_X18_Y17_N24
J1L202 = J1L201 & J1L145 & J1L198 & J1L197;


--J1L185 is ps2_keyboard:u4|reduce_or~15 at LCCOMB_X18_Y17_N2
J1L185 = J1L202 & !J1L191 & !J1L196 & !J1L195;


--J1_bit_count[2] is ps2_keyboard:u4|bit_count[2] at LCFF_X20_Y16_N5
J1_bit_count[2] = DFFEAS(J1L83, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L87,  );


--J1_bit_count[0] is ps2_keyboard:u4|bit_count[0] at LCFF_X20_Y16_N1
J1_bit_count[0] = DFFEAS(J1L77, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L87,  );


--J1_bit_count[1] is ps2_keyboard:u4|bit_count[1] at LCFF_X20_Y16_N3
J1_bit_count[1] = DFFEAS(J1L80, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L87,  );


--J1_bit_count[3] is ps2_keyboard:u4|bit_count[3] at LCFF_X20_Y16_N7
J1_bit_count[3] = DFFEAS(J1L88, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L87,  );


--J1L257 is ps2_keyboard:u4|rx_shifting_done~74 at LCCOMB_X20_Y16_N24
J1L257 = J1_bit_count[2] # !J1_bit_count[0] # !J1_bit_count[1] # !J1_bit_count[3];


--J1L249 is ps2_keyboard:u4|rx_ascii[0]~830 at LCCOMB_X20_Y16_N30
J1L249 = !J1L257 # !KEY[0];


--J1L115 is ps2_keyboard:u4|m2_next_state~9 at LCCOMB_X19_Y16_N22
J1L115 = !J1_m2_state & !J1L257;


--J1L203 is ps2_keyboard:u4|reduce_or~1252 at LCCOMB_X19_Y18_N6
J1L203 = J1L10 & (J1L58 # J1L59) # !J1L189;


--J1L34 is ps2_keyboard:u4|Equal~8685 at LCCOMB_X20_Y19_N26
J1L34 = J1_q[3] & !J1_q[1] & !J1_q[2] & !J1L256;


--J1L35 is ps2_keyboard:u4|Equal~8686 at LCCOMB_X20_Y19_N10
J1L35 = J1_q[4] & J1L34 & J1L2;


--J1L36 is ps2_keyboard:u4|Equal~8687 at LCCOMB_X19_Y17_N14
J1L36 = J1L5 & J1L256 & !J1_q[4] & J1L2;


--J1L204 is ps2_keyboard:u4|reduce_or~1253 at LCCOMB_X20_Y17_N26
J1L204 = J1L18 & J1L8;


--J1L37 is ps2_keyboard:u4|Equal~8688 at LCCOMB_X18_Y19_N18
J1L37 = J1L4 & J1L3 & J1L2 & J1_q[4];


--J1L38 is ps2_keyboard:u4|Equal~8689 at LCCOMB_X21_Y18_N12
J1L38 = !J1_q[2] & J1_q[1] & J1_q[4] & !J1_q[3];


--J1L205 is ps2_keyboard:u4|reduce_or~1254 at LCCOMB_X20_Y17_N18
J1L205 = J1L2 & (J1L38 # J1L14);


--J1L206 is ps2_keyboard:u4|reduce_or~1255 at LCCOMB_X20_Y17_N20
J1L206 = J1L16 # J1L13 # !J1L256 & J1L18;


--J1L207 is ps2_keyboard:u4|reduce_or~1256 at LCCOMB_X20_Y17_N14
J1L207 = J1L37 # J1L205 # J1L206 & J1L2;


--J1L208 is ps2_keyboard:u4|reduce_or~1257 at LCCOMB_X20_Y17_N22
J1L208 = J1L36 # J1L35 # J1L207 # J1L204;


--J1L146 is ps2_keyboard:u4|reduce_nor~844 at LCCOMB_X18_Y18_N14
J1L146 = !J1L15 # !J1L19;


--J1L39 is ps2_keyboard:u4|Equal~8690 at LCCOMB_X20_Y19_N18
J1L39 = J1_q[3] & !J1_left_shift_key & !J1_right_shift_key;


--J1L147 is ps2_keyboard:u4|reduce_nor~845 at LCCOMB_X20_Y19_N20
J1L147 = J1L10 & !J1L51 & (!J1L39 # !J1L73) # !J1L10 & (!J1L39 # !J1L73);


--J1L148 is ps2_keyboard:u4|reduce_nor~846 at LCCOMB_X20_Y19_N14
J1L148 = J1L147 & !J1L35 & (!J1L11 # !J1L10);


--J1L40 is ps2_keyboard:u4|Equal~8691 at LCCOMB_X19_Y18_N12
J1L40 = J1_q[3] & (J1_right_shift_key # J1_left_shift_key);


--J1L149 is ps2_keyboard:u4|reduce_nor~847 at LCCOMB_X19_Y18_N14
J1L149 = J1L40 & !J1L73 & (!J1L58 # !J1L10) # !J1L40 & (!J1L58 # !J1L10);


--J1L150 is ps2_keyboard:u4|reduce_nor~848 at LCCOMB_X18_Y18_N28
J1L150 = !J1L2 # !J1L21;


--J1L151 is ps2_keyboard:u4|reduce_nor~849 at LCCOMB_X19_Y18_N22
J1L151 = !J1L57 & J1L150 & J1L149 & !J1L60;


--J1L41 is ps2_keyboard:u4|Equal~8692 at LCCOMB_X21_Y18_N30
J1L41 = !J1_q[2] & J1_q[1] & !J1_q[4] & J1_q[3];


--J1L152 is ps2_keyboard:u4|reduce_nor~850 at LCCOMB_X20_Y18_N28
J1L152 = J1L13 & (!J1L61 & !J1L62) # !J1L13 & (!J1L62 # !J1L41);


--J1L153 is ps2_keyboard:u4|reduce_nor~851 at LCCOMB_X19_Y18_N2
J1L153 = J1L181 & J1L152 & (!J1_q[5] # !J1L180);


--J1L154 is ps2_keyboard:u4|reduce_nor~852 at LCCOMB_X19_Y18_N20
J1L154 = !J1L151 # !J1L148 # !J1L153 # !J1L146;


--J1L42 is ps2_keyboard:u4|Equal~8693 at LCCOMB_X18_Y17_N26
J1L42 = J1L19 & J1_q[4] & J1L34;


--J1L155 is ps2_keyboard:u4|reduce_nor~853 at LCCOMB_X18_Y17_N6
J1L155 = J1L2 & (J1L17 # J1L58);


--J1L156 is ps2_keyboard:u4|reduce_nor~854 at LCCOMB_X18_Y18_N0
J1L156 = J1L13 & J1L19 & J1L256 # !J1L179;


--J1L157 is ps2_keyboard:u4|reduce_nor~855 at LCCOMB_X18_Y17_N28
J1L157 = J1L155 # J1L42 # J1L156 # J1L32;


--J1L43 is ps2_keyboard:u4|Equal~8694 at LCCOMB_X19_Y19_N4
J1L43 = J1L144 & J1L6 & J1L143 & J1_q[3];


--J1L158 is ps2_keyboard:u4|reduce_nor~856 at LCCOMB_X19_Y19_N10
J1L158 = J1L256 & !J1L43 & (!J1L13 # !J1L8) # !J1L256 & (!J1L13 # !J1L8);


--J1L159 is ps2_keyboard:u4|reduce_nor~857 at LCCOMB_X19_Y19_N20
J1L159 = J1L158 & !J1L56 & !J1L63 & !J1L64;


--J1L209 is ps2_keyboard:u4|reduce_or~1258 at LCCOMB_X19_Y19_N22
J1L209 = !J1L26 & (!J1L65 & !J1L53 # !J1L10);


--J1L210 is ps2_keyboard:u4|reduce_or~1259 at LCCOMB_X19_Y17_N18
J1L210 = !J1L59 & (!J1_q[4] # !J1L34) # !J1L24;


--J1L211 is ps2_keyboard:u4|reduce_or~1260 at LCCOMB_X20_Y17_N4
J1L211 = J1L209 & J1L210 & (!J1L20 # !J1L16);


--J1L212 is ps2_keyboard:u4|reduce_or~1261 at LCCOMB_X20_Y17_N2
J1L212 = !J1L65 & !J1L16 # !J1L8;


--J1L213 is ps2_keyboard:u4|reduce_or~1262 at LCCOMB_X21_Y17_N4
J1L213 = !J1L24 # !J1L15;


--J1L214 is ps2_keyboard:u4|reduce_or~1263 at LCCOMB_X20_Y17_N24
J1L214 = J1L213 & J1L212 & (!J1L61 # !J1L38);


--J1L160 is ps2_keyboard:u4|reduce_nor~858 at LCCOMB_X20_Y17_N8
J1L160 = J1L2 & (J1L15 # !J1L256 & J1L16);


--J1L161 is ps2_keyboard:u4|reduce_nor~859 at LCCOMB_X20_Y17_N0
J1L161 = J1L160 # J1L24 & (J1L58 # J1L17);


--J1L162 is ps2_keyboard:u4|reduce_nor~860 at LCCOMB_X19_Y16_N24
J1L162 = J1L159 & J1L214 & J1L211 & !J1L161;


--J1L215 is ps2_keyboard:u4|reduce_or~1264 at LCCOMB_X18_Y19_N30
J1L215 = !J1L29 & (!J1L34 # !J1L8 # !J1_q[4]);


--J1L216 is ps2_keyboard:u4|reduce_or~1265 at LCCOMB_X18_Y19_N2
J1L216 = J1_q[4] # !J1L8 & !J1L2 # !J1L34;


--J1L217 is ps2_keyboard:u4|reduce_or~1266 at LCCOMB_X20_Y19_N22
J1L217 = !J1L67 & (J1L256 # !J1L2 # !J1L14);


--J1L44 is ps2_keyboard:u4|Equal~8695 at LCCOMB_X18_Y19_N22
J1L44 = J1L4 & J1L3 & J1L2 & !J1_q[4];


--J1L218 is ps2_keyboard:u4|reduce_or~1267 at LCCOMB_X18_Y19_N8
J1L218 = !J1L30 & J1L216 & J1L217 & !J1L44;


--J1L141 is ps2_keyboard:u4|reduce_nor~5 at LCCOMB_X21_Y18_N22
J1L141 = !J1_q[6] # !J1L12 # !J1L16 # !J1_q[5];


--J1L163 is ps2_keyboard:u4|reduce_nor~861 at LCCOMB_X20_Y17_N16
J1L163 = J1L141 & (!J1L18 & !J1L14 # !J1L20);


--J1L45 is ps2_keyboard:u4|Equal~8696 at LCCOMB_X18_Y17_N4
J1L45 = !J1L256 & J1_q[4] & J1L5 & J1L19;


--J1L46 is ps2_keyboard:u4|Equal~8697 at LCCOMB_X19_Y17_N12
J1L46 = J1L5 & !J1L256 & J1_q[4] & J1L8;


--J1L164 is ps2_keyboard:u4|reduce_nor~862 at LCCOMB_X19_Y17_N30
J1L164 = !J1L27 & !J1L45 & J1L163 & !J1L46;


--J1L165 is ps2_keyboard:u4|reduce_nor~863 at LCCOMB_X19_Y19_N26
J1L165 = !J1L8 & !J1L10 # !J1L14;


--J1L47 is ps2_keyboard:u4|Equal~8698 at LCCOMB_X19_Y19_N28
J1L47 = !J1_q[4] & J1L143 & J1L34 & J1L7;


--J1L166 is ps2_keyboard:u4|reduce_nor~864 at LCCOMB_X19_Y19_N8
J1L166 = !J1L25 & !J1L47 & !J1L68 & J1L165;


--J1L167 is ps2_keyboard:u4|reduce_nor~865 at LCCOMB_X19_Y16_N28
J1L167 = J1L166 & J1L164 & (!J1L61 # !J1L18);


--J1L168 is ps2_keyboard:u4|reduce_nor~866 at LCCOMB_X19_Y16_N4
J1L168 = J1L218 & J1L167 & J1L162 & J1L244;


--J1L169 is ps2_keyboard:u4|reduce_nor~867 at LCCOMB_X19_Y17_N24
J1L169 = !J1L24 # !J1_q[4] # !J1L5;


--J1L170 is ps2_keyboard:u4|reduce_nor~868 at LCCOMB_X18_Y18_N4
J1L170 = !J1L14 # !J1L19;


--J1L171 is ps2_keyboard:u4|reduce_nor~869 at LCCOMB_X19_Y17_N10
J1L171 = !J1L37 & J1L170 & J1L169 & !J1L69;


--J1L48 is ps2_keyboard:u4|Equal~8699 at LCCOMB_X20_Y18_N12
J1L48 = !J1_q[3] & !J1_right_shift_key & !J1_left_shift_key;


--J1L219 is ps2_keyboard:u4|reduce_or~1268 at LCCOMB_X20_Y18_N14
J1L219 = J1L73 & !J1L48 & (!J1L18 # !J1L70) # !J1L73 & (!J1L18 # !J1L70);


--J1L49 is ps2_keyboard:u4|Equal~8700 at LCCOMB_X21_Y18_N4
J1L49 = J1L5 & J1_q[4] & J1L2 & !J1L256;


--J1L50 is ps2_keyboard:u4|Equal~8701 at LCCOMB_X21_Y18_N28
J1L50 = J1L5 & !J1_q[4] & J1L2 & !J1L256;


--J1L220 is ps2_keyboard:u4|reduce_or~1269 at LCCOMB_X20_Y18_N8
J1L220 = !J1L49 & !J1L52 & J1L219 & !J1L50;


--J1L172 is ps2_keyboard:u4|reduce_nor~870 at LCCOMB_X20_Y17_N12
J1L172 = !J1L71 & (!J1L182 & !J1L15 # !J1L8);


--J1L173 is ps2_keyboard:u4|reduce_nor~871 at LCCOMB_X19_Y17_N26
J1L173 = !J1L8 # !J1L17;


--J1L174 is ps2_keyboard:u4|reduce_nor~872 at LCCOMB_X19_Y18_N16
J1L174 = J1L256 & (J1_q[5] # !J1L180) # !J1L256 & !J1L43 & (J1_q[5] # !J1L180);


--J1L175 is ps2_keyboard:u4|reduce_nor~873 at LCCOMB_X20_Y17_N30
J1L175 = J1L13 & !J1L20 & (!J1L24 # !J1L38) # !J1L13 & (!J1L24 # !J1L38);


--J1L176 is ps2_keyboard:u4|reduce_nor~874 at LCCOMB_X19_Y17_N4
J1L176 = J1L174 & J1L175 & J1L172 & J1L173;


--J1L177 is ps2_keyboard:u4|reduce_nor~875 at LCCOMB_X19_Y17_N8
J1L177 = J1L171 & J1L220 & J1L176 & J1L145;


--J1L142 is ps2_keyboard:u4|reduce_nor~6 at LCCOMB_X19_Y16_N10
J1L142 = J1L154 # J1L157 # !J1L177 # !J1L168;


--J1L221 is ps2_keyboard:u4|reduce_or~1270 at LCCOMB_X19_Y18_N30
J1L221 = !J1L8 # !J1L5 # !J1_q[4];


--J1L222 is ps2_keyboard:u4|reduce_or~1271 at LCCOMB_X19_Y18_N24
J1L222 = !J1L73 & !J1L31 # !J1L40;


--J1L223 is ps2_keyboard:u4|reduce_or~1272 at LCCOMB_X19_Y18_N28
J1L223 = J1L222 & (!J1L58 & !J1L59 # !J1L24);


--J1L224 is ps2_keyboard:u4|reduce_or~1273 at LCCOMB_X20_Y18_N26
J1L224 = !J1L19 & (J1L256 # !J1L8) # !J1L13;


--J1L225 is ps2_keyboard:u4|reduce_or~1274 at LCCOMB_X20_Y19_N16
J1L225 = !J1L71 & !J1L67 & (!J1L24 # !J1L38);


--J1L226 is ps2_keyboard:u4|reduce_or~1275 at LCCOMB_X21_Y18_N14
J1L226 = J1L50 # J1_q[3] & !J1L256 & J1L73;


--J1L227 is ps2_keyboard:u4|reduce_or~1276 at LCCOMB_X20_Y18_N10
J1L227 = !J1L66 & !J1L226 & J1L225 & J1L224;


--J1L228 is ps2_keyboard:u4|reduce_or~1277 at LCCOMB_X19_Y18_N26
J1L228 = !J1L69 & J1L221 & J1L227 & J1L223;


--J1L184 is ps2_keyboard:u4|reduce_or~14 at LCCOMB_X19_Y16_N26
J1L184 = J1L142 & !J1L203 & J1L228 & !J1L208;


--J1L229 is ps2_keyboard:u4|reduce_or~1278 at LCCOMB_X19_Y17_N28
J1L229 = J1L23 # !J1L152 # !J1L220 # !J1L181;


--J1L178 is ps2_keyboard:u4|reduce_nor~876 at LCCOMB_X19_Y18_N4
J1L178 = J1L148 & J1L146 & (!J1_q[5] # !J1L180);


--J1L230 is ps2_keyboard:u4|reduce_or~1279 at LCCOMB_X19_Y16_N20
J1L230 = J1L159 & J1L178 & J1L164 & J1L171;


--J1L231 is ps2_keyboard:u4|reduce_or~1280 at LCCOMB_X19_Y16_N6
J1L231 = J1L229 # !J1L244 # !J1L230 # !J1L211;


--J1L186 is ps2_keyboard:u4|reduce_or~18 at LCCOMB_X19_Y16_N2
J1L186 = !J1L154 & J1L177 & !J1L157 # !J1L168;


--J1L187 is ps2_keyboard:u4|reduce_or~20 at LCCOMB_X19_Y16_N8
J1L187 = J1L162 & J1L177 & J1L142;


--J1L232 is ps2_keyboard:u4|reduce_or~1281 at LCCOMB_X19_Y17_N20
J1L232 = J1L214 & J1L218 & J1L172 & !J1L55;


--J1L233 is ps2_keyboard:u4|reduce_or~1282 at LCCOMB_X19_Y16_N30
J1L233 = !J1L151 # !J1L230 # !J1L232 # !J1L142;


--J1L234 is ps2_keyboard:u4|reduce_or~1283 at LCCOMB_X19_Y17_N0
J1L234 = J1L34 & (J1L8 # J1L24 & J1_q[4]);


--J1L235 is ps2_keyboard:u4|reduce_or~1284 at LCCOMB_X19_Y17_N16
J1L235 = J1L63 # J1L45 # J1L47 # J1L234;


--J1L236 is ps2_keyboard:u4|reduce_or~1285 at LCCOMB_X20_Y18_N0
J1L236 = J1L72 # J1L62 & (J1L15 # J1L41);


--J1L237 is ps2_keyboard:u4|reduce_or~1286 at LCCOMB_X20_Y18_N20
J1L237 = J1L236 # J1L60 # J1L21 & J1L70;


--J1L238 is ps2_keyboard:u4|reduce_or~1287 at LCCOMB_X18_Y17_N12
J1L238 = J1L17 # J1L5 & J1_q[4];


--J1L239 is ps2_keyboard:u4|reduce_or~1288 at LCCOMB_X18_Y17_N18
J1L239 = J1L24 & !J1L256 & (J1L15 # J1L238);


--J1L240 is ps2_keyboard:u4|reduce_or~1289 at LCCOMB_X18_Y17_N16
J1L240 = J1L49 # J1L42 # J1L237 # J1L239;


--J1L241 is ps2_keyboard:u4|reduce_or~1290 at LCCOMB_X19_Y16_N16
J1L241 = J1L228 & !J1L240 & !J1L235 & J1L202;


--Z1_mDATAOUT[14] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[14] at LCFF_X4_Y8_N27
Z1_mDATAOUT[14] = DFFEAS(Z1L173, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[6] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[6] at LCFF_X4_Y8_N1
Z1_mDATAOUT[6] = DFFEAS(Z1L157, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[12] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[12] at LCFF_X4_Y8_N3
Z1_mDATAOUT[12] = DFFEAS(Z1L169, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[4] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[4] at LCFF_X4_Y8_N7
Z1_mDATAOUT[4] = DFFEAS(Z1L153, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[15] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[15] at LCFF_X4_Y8_N23
Z1_mDATAOUT[15] = DFFEAS(Z1L175, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[7] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[7] at LCFF_X4_Y8_N19
Z1_mDATAOUT[7] = DFFEAS(Z1L159, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[10] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[10] at LCFF_X4_Y9_N11
Z1_mDATAOUT[10] = DFFEAS(Z1L165, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[2] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[2] at LCFF_X4_Y9_N13
Z1_mDATAOUT[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S1L2),  ,  ,  , A1L41,  ,  , VCC);


--Z1_mDATAOUT[9] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[9] at LCFF_X4_Y9_N17
Z1_mDATAOUT[9] = DFFEAS(Z1L163, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[1] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[1] at LCFF_X4_Y9_N3
Z1_mDATAOUT[1] = DFFEAS(Z1L148, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[8] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[8] at LCFF_X4_Y9_N29
Z1_mDATAOUT[8] = DFFEAS(Z1L161, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[0] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[0] at LCFF_X4_Y9_N7
Z1_mDATAOUT[0] = DFFEAS(Z1L146, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[11] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[11] at LCFF_X4_Y9_N19
Z1_mDATAOUT[11] = DFFEAS(Z1L167, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--Z1_mDATAOUT[3] is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[3] at LCFF_X4_Y9_N21
Z1_mDATAOUT[3] = DFFEAS(Z1L151, GLOBAL(S1L2),  ,  ,  ,  ,  ,  ,  );


--MB1L13 is I2C_AV_Config:u10|I2C_Controller:u0|END~124 at LCCOMB_X20_Y23_N12
MB1L13 = MB1L55Q & MB1L49Q & MB1L43Q & MB1L52Q;


--MB1L14 is I2C_AV_Config:u10|I2C_Controller:u0|END~125 at LCCOMB_X20_Y23_N26
MB1L14 = MB1L46Q & (MB1L13 & MB1L58Q # !MB1L13 & (MB1_END)) # !MB1L46Q & (MB1_END);


--MB1_ACK3 is I2C_AV_Config:u10|I2C_Controller:u0|ACK3 at LCFF_X20_Y23_N25
MB1_ACK3 = DFFEAS(MB1L11, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--MB1_ACK1 is I2C_AV_Config:u10|I2C_Controller:u0|ACK1 at LCFF_X20_Y23_N3
MB1_ACK1 = DFFEAS(MB1L3, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--MB1_ACK2 is I2C_AV_Config:u10|I2C_Controller:u0|ACK2 at LCFF_X20_Y23_N1
MB1_ACK2 = DFFEAS(MB1L8, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--P1L90 is I2C_AV_Config:u10|mSetup_ST~58 at LCCOMB_X20_Y23_N30
P1L90 = !MB1_ACK2 & !MB1_ACK3 & !MB1_ACK1;


--P1L91 is I2C_AV_Config:u10|mSetup_ST~59 at LCCOMB_X20_Y23_N6
P1L91 = P1_mSetup_ST.01 & !MB1_END & P1L90;


--P1_mSetup_ST.00 is I2C_AV_Config:u10|mSetup_ST.00 at LCFF_X20_Y23_N17
P1_mSetup_ST.00 = DFFEAS(P1L21, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--P1L20 is I2C_AV_Config:u10|Select~136 at LCCOMB_X20_Y23_N10
P1L20 = P1_mSetup_ST.01 & MB1_END # !P1_mSetup_ST.00;


--HB1_address_reg_a[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[3] at LCFF_X22_Y12_N13
HB1_address_reg_a[3] = DFFEAS(N1L128, GLOBAL(S2L2),  ,  ,  ,  ,  ,  ,  );


--HB1_address_reg_a[2] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[2] at LCFF_X22_Y12_N11
HB1_address_reg_a[2] = DFFEAS(N1L126, GLOBAL(S2L2),  ,  ,  ,  ,  ,  ,  );


--HB1_address_reg_a[1] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[1] at LCFF_X22_Y12_N9
HB1_address_reg_a[1] = DFFEAS(N1L124, GLOBAL(S2L2),  ,  ,  ,  ,  ,  ,  );


--N1L25 is VGA_OSD_RAM:u9|add~1377 at LCCOMB_X24_Y11_N2
N1L25 = CARRY(!M1_oCoord_Y[0]);


--N1L26 is VGA_OSD_RAM:u9|add~1378 at LCCOMB_X24_Y11_N4
N1L26 = M1_oCoord_Y[1] & (N1L25 # GND) # !M1_oCoord_Y[1] & !N1L25;

--N1L27 is VGA_OSD_RAM:u9|add~1379 at LCCOMB_X24_Y11_N4
N1L27 = CARRY(M1_oCoord_Y[1] # !N1L25);


--N1L28 is VGA_OSD_RAM:u9|add~1380 at LCCOMB_X24_Y11_N6
N1L28 = M1_oCoord_Y[2] & !N1L27 & VCC # !M1_oCoord_Y[2] & (N1L27 $ GND);

--N1L29 is VGA_OSD_RAM:u9|add~1381 at LCCOMB_X24_Y11_N6
N1L29 = CARRY(!M1_oCoord_Y[2] & !N1L27);


--N1L30 is VGA_OSD_RAM:u9|add~1382 at LCCOMB_X24_Y11_N8
N1L30 = M1_oCoord_Y[3] & (N1L29 # GND) # !M1_oCoord_Y[3] & !N1L29;

--N1L31 is VGA_OSD_RAM:u9|add~1383 at LCCOMB_X24_Y11_N8
N1L31 = CARRY(M1_oCoord_Y[3] # !N1L29);


--N1L32 is VGA_OSD_RAM:u9|add~1384 at LCCOMB_X24_Y11_N10
N1L32 = M1_oCoord_Y[4] & !N1L31 & VCC # !M1_oCoord_Y[4] & (N1L31 $ GND);

--N1L33 is VGA_OSD_RAM:u9|add~1385 at LCCOMB_X24_Y11_N10
N1L33 = CARRY(!M1_oCoord_Y[4] & !N1L31);


--N1L34 is VGA_OSD_RAM:u9|add~1386 at LCCOMB_X24_Y11_N12
N1L34 = M1_oCoord_Y[5] & (N1L33 # GND) # !M1_oCoord_Y[5] & !N1L33;

--N1L35 is VGA_OSD_RAM:u9|add~1387 at LCCOMB_X24_Y11_N12
N1L35 = CARRY(M1_oCoord_Y[5] # !N1L33);


--N1L36 is VGA_OSD_RAM:u9|add~1388 at LCCOMB_X24_Y11_N14
N1L36 = M1_oCoord_Y[6] & !N1L35 & VCC # !M1_oCoord_Y[6] & (N1L35 $ GND);

--N1L37 is VGA_OSD_RAM:u9|add~1389 at LCCOMB_X24_Y11_N14
N1L37 = CARRY(!M1_oCoord_Y[6] & !N1L35);


--N1L38 is VGA_OSD_RAM:u9|add~1390 at LCCOMB_X24_Y11_N16
N1L38 = M1_oCoord_Y[7] & (N1L37 # GND) # !M1_oCoord_Y[7] & !N1L37;

--N1L39 is VGA_OSD_RAM:u9|add~1391 at LCCOMB_X24_Y11_N16
N1L39 = CARRY(M1_oCoord_Y[7] # !N1L37);


--N1L40 is VGA_OSD_RAM:u9|add~1392 at LCCOMB_X24_Y11_N18
N1L40 = M1_oCoord_Y[8] & !N1L39 & VCC # !M1_oCoord_Y[8] & (N1L39 $ GND);

--N1L41 is VGA_OSD_RAM:u9|add~1393 at LCCOMB_X24_Y11_N18
N1L41 = CARRY(!M1_oCoord_Y[8] & !N1L39);


--N1L42 is VGA_OSD_RAM:u9|add~1394 at LCCOMB_X24_Y11_N20
N1L42 = M1_oCoord_Y[9] & (N1L41 # GND) # !M1_oCoord_Y[9] & !N1L41;

--N1L43 is VGA_OSD_RAM:u9|add~1395 at LCCOMB_X24_Y11_N20
N1L43 = CARRY(M1_oCoord_Y[9] # !N1L41);


--N1L44 is VGA_OSD_RAM:u9|add~1396 at LCCOMB_X24_Y11_N22
N1L44 = N1L43 $ GND;

--N1L45 is VGA_OSD_RAM:u9|add~1397 at LCCOMB_X24_Y11_N22
N1L45 = CARRY(!N1L43);


--N1L46 is VGA_OSD_RAM:u9|add~1398 at LCCOMB_X24_Y11_N24
N1L46 = !N1L45;


--N1L48 is VGA_OSD_RAM:u9|add~1400 at LCCOMB_X24_Y12_N0
N1L48 = M1_oCoord_Y[0] & (N1L32 $ VCC) # !M1_oCoord_Y[0] & N1L32 & VCC;

--N1L49 is VGA_OSD_RAM:u9|add~1401 at LCCOMB_X24_Y12_N0
N1L49 = CARRY(M1_oCoord_Y[0] & N1L32);


--N1L50 is VGA_OSD_RAM:u9|add~1402 at LCCOMB_X24_Y12_N2
N1L50 = N1L34 & (M1_oCoord_Y[1] & N1L49 & VCC # !M1_oCoord_Y[1] & !N1L49) # !N1L34 & (M1_oCoord_Y[1] & !N1L49 # !M1_oCoord_Y[1] & (N1L49 # GND));

--N1L51 is VGA_OSD_RAM:u9|add~1403 at LCCOMB_X24_Y12_N2
N1L51 = CARRY(N1L34 & !M1_oCoord_Y[1] & !N1L49 # !N1L34 & (!N1L49 # !M1_oCoord_Y[1]));


--N1L52 is VGA_OSD_RAM:u9|add~1404 at LCCOMB_X24_Y12_N4
N1L52 = (N1L36 $ M1_oCoord_Y[2] $ !N1L51) # GND;

--N1L53 is VGA_OSD_RAM:u9|add~1405 at LCCOMB_X24_Y12_N4
N1L53 = CARRY(N1L36 & (M1_oCoord_Y[2] # !N1L51) # !N1L36 & M1_oCoord_Y[2] & !N1L51);


--N1L54 is VGA_OSD_RAM:u9|add~1406 at LCCOMB_X24_Y12_N6
N1L54 = M1_oCoord_Y[3] & (N1L38 & N1L53 & VCC # !N1L38 & !N1L53) # !M1_oCoord_Y[3] & (N1L38 & !N1L53 # !N1L38 & (N1L53 # GND));

--N1L55 is VGA_OSD_RAM:u9|add~1407 at LCCOMB_X24_Y12_N6
N1L55 = CARRY(M1_oCoord_Y[3] & !N1L38 & !N1L53 # !M1_oCoord_Y[3] & (!N1L53 # !N1L38));


--N1L56 is VGA_OSD_RAM:u9|add~1408 at LCCOMB_X24_Y12_N8
N1L56 = (M1_oCoord_Y[4] $ N1L40 $ !N1L55) # GND;

--N1L57 is VGA_OSD_RAM:u9|add~1409 at LCCOMB_X24_Y12_N8
N1L57 = CARRY(M1_oCoord_Y[4] & (N1L40 # !N1L55) # !M1_oCoord_Y[4] & N1L40 & !N1L55);


--N1L58 is VGA_OSD_RAM:u9|add~1410 at LCCOMB_X24_Y12_N10
N1L58 = N1L42 & (M1_oCoord_Y[5] & N1L57 & VCC # !M1_oCoord_Y[5] & !N1L57) # !N1L42 & (M1_oCoord_Y[5] & !N1L57 # !M1_oCoord_Y[5] & (N1L57 # GND));

--N1L59 is VGA_OSD_RAM:u9|add~1411 at LCCOMB_X24_Y12_N10
N1L59 = CARRY(N1L42 & !M1_oCoord_Y[5] & !N1L57 # !N1L42 & (!N1L57 # !M1_oCoord_Y[5]));


--N1L60 is VGA_OSD_RAM:u9|add~1412 at LCCOMB_X24_Y12_N12
N1L60 = (M1_oCoord_Y[6] $ N1L44 $ !N1L59) # GND;

--N1L61 is VGA_OSD_RAM:u9|add~1413 at LCCOMB_X24_Y12_N12
N1L61 = CARRY(M1_oCoord_Y[6] & (N1L44 # !N1L59) # !M1_oCoord_Y[6] & N1L44 & !N1L59);


--N1L62 is VGA_OSD_RAM:u9|add~1414 at LCCOMB_X24_Y12_N14
N1L62 = N1L46 & (M1_oCoord_Y[7] & N1L61 & VCC # !M1_oCoord_Y[7] & !N1L61) # !N1L46 & (M1_oCoord_Y[7] & !N1L61 # !M1_oCoord_Y[7] & (N1L61 # GND));

--N1L63 is VGA_OSD_RAM:u9|add~1415 at LCCOMB_X24_Y12_N14
N1L63 = CARRY(N1L46 & !M1_oCoord_Y[7] & !N1L61 # !N1L46 & (!N1L61 # !M1_oCoord_Y[7]));


--N1L64 is VGA_OSD_RAM:u9|add~1416 at LCCOMB_X24_Y12_N16
N1L64 = (N1L46 $ M1_oCoord_Y[8] $ !N1L63) # GND;

--N1L65 is VGA_OSD_RAM:u9|add~1417 at LCCOMB_X24_Y12_N16
N1L65 = CARRY(N1L46 & (M1_oCoord_Y[8] # !N1L63) # !N1L46 & M1_oCoord_Y[8] & !N1L63);


--N1L66 is VGA_OSD_RAM:u9|add~1418 at LCCOMB_X24_Y12_N18
N1L66 = N1L46 & (M1_oCoord_Y[9] & N1L65 & VCC # !M1_oCoord_Y[9] & !N1L65) # !N1L46 & (M1_oCoord_Y[9] & !N1L65 # !M1_oCoord_Y[9] & (N1L65 # GND));

--N1L67 is VGA_OSD_RAM:u9|add~1419 at LCCOMB_X24_Y12_N18
N1L67 = CARRY(N1L46 & !M1_oCoord_Y[9] & !N1L65 # !N1L46 & (!N1L65 # !M1_oCoord_Y[9]));


--N1L68 is VGA_OSD_RAM:u9|add~1420 at LCCOMB_X24_Y12_N20
N1L68 = N1L67 $ !N1L46;


--N1L70 is VGA_OSD_RAM:u9|add~1422 at LCCOMB_X23_Y12_N0
N1L70 = M1_oAddress[3] & (GND # !M1_oCoord_Y[0]) # !M1_oAddress[3] & (M1_oCoord_Y[0] $ GND);

--N1L71 is VGA_OSD_RAM:u9|add~1423 at LCCOMB_X23_Y12_N0
N1L71 = CARRY(M1_oAddress[3] # !M1_oCoord_Y[0]);


--N1L72 is VGA_OSD_RAM:u9|add~1424 at LCCOMB_X23_Y12_N2
N1L72 = M1_oAddress[4] & (N1L26 & !N1L71 # !N1L26 & N1L71 & VCC) # !M1_oAddress[4] & (N1L26 & (N1L71 # GND) # !N1L26 & !N1L71);

--N1L73 is VGA_OSD_RAM:u9|add~1425 at LCCOMB_X23_Y12_N2
N1L73 = CARRY(M1_oAddress[4] & N1L26 & !N1L71 # !M1_oAddress[4] & (N1L26 # !N1L71));


--N1L74 is VGA_OSD_RAM:u9|add~1426 at LCCOMB_X23_Y12_N4
N1L74 = (M1_oAddress[5] $ N1L28 $ N1L73) # GND;

--N1L75 is VGA_OSD_RAM:u9|add~1427 at LCCOMB_X23_Y12_N4
N1L75 = CARRY(M1_oAddress[5] & (!N1L73 # !N1L28) # !M1_oAddress[5] & !N1L28 & !N1L73);


--N1L76 is VGA_OSD_RAM:u9|add~1428 at LCCOMB_X23_Y12_N6
N1L76 = M1_oAddress[6] & (N1L30 & !N1L75 # !N1L30 & N1L75 & VCC) # !M1_oAddress[6] & (N1L30 & (N1L75 # GND) # !N1L30 & !N1L75);

--N1L77 is VGA_OSD_RAM:u9|add~1429 at LCCOMB_X23_Y12_N6
N1L77 = CARRY(M1_oAddress[6] & N1L30 & !N1L75 # !M1_oAddress[6] & (N1L30 # !N1L75));


--N1L78 is VGA_OSD_RAM:u9|add~1430 at LCCOMB_X23_Y12_N8
N1L78 = (N1L48 $ M1_oAddress[7] $ N1L77) # GND;

--N1L79 is VGA_OSD_RAM:u9|add~1431 at LCCOMB_X23_Y12_N8
N1L79 = CARRY(N1L48 & M1_oAddress[7] & !N1L77 # !N1L48 & (M1_oAddress[7] # !N1L77));


--N1L80 is VGA_OSD_RAM:u9|add~1432 at LCCOMB_X23_Y12_N10
N1L80 = N1L50 & (M1_oAddress[8] & !N1L79 # !M1_oAddress[8] & (N1L79 # GND)) # !N1L50 & (M1_oAddress[8] & N1L79 & VCC # !M1_oAddress[8] & !N1L79);

--N1L81 is VGA_OSD_RAM:u9|add~1433 at LCCOMB_X23_Y12_N10
N1L81 = CARRY(N1L50 & (!N1L79 # !M1_oAddress[8]) # !N1L50 & !M1_oAddress[8] & !N1L79);


--N1L82 is VGA_OSD_RAM:u9|add~1434 at LCCOMB_X23_Y12_N12
N1L82 = (N1L52 $ M1_oAddress[9] $ N1L81) # GND;

--N1L83 is VGA_OSD_RAM:u9|add~1435 at LCCOMB_X23_Y12_N12
N1L83 = CARRY(N1L52 & M1_oAddress[9] & !N1L81 # !N1L52 & (M1_oAddress[9] # !N1L81));


--N1L84 is VGA_OSD_RAM:u9|add~1436 at LCCOMB_X23_Y12_N14
N1L84 = N1L54 & (M1_oAddress[10] & !N1L83 # !M1_oAddress[10] & (N1L83 # GND)) # !N1L54 & (M1_oAddress[10] & N1L83 & VCC # !M1_oAddress[10] & !N1L83);

--N1L85 is VGA_OSD_RAM:u9|add~1437 at LCCOMB_X23_Y12_N14
N1L85 = CARRY(N1L54 & (!N1L83 # !M1_oAddress[10]) # !N1L54 & !M1_oAddress[10] & !N1L83);


--N1L86 is VGA_OSD_RAM:u9|add~1438 at LCCOMB_X23_Y12_N16
N1L86 = (M1_oAddress[11] $ N1L56 $ N1L85) # GND;

--N1L87 is VGA_OSD_RAM:u9|add~1439 at LCCOMB_X23_Y12_N16
N1L87 = CARRY(M1_oAddress[11] & (!N1L85 # !N1L56) # !M1_oAddress[11] & !N1L56 & !N1L85);


--N1L88 is VGA_OSD_RAM:u9|add~1440 at LCCOMB_X23_Y12_N18
N1L88 = N1L58 & (M1_oAddress[12] & !N1L87 # !M1_oAddress[12] & (N1L87 # GND)) # !N1L58 & (M1_oAddress[12] & N1L87 & VCC # !M1_oAddress[12] & !N1L87);

--N1L89 is VGA_OSD_RAM:u9|add~1441 at LCCOMB_X23_Y12_N18
N1L89 = CARRY(N1L58 & (!N1L87 # !M1_oAddress[12]) # !N1L58 & !M1_oAddress[12] & !N1L87);


--N1L90 is VGA_OSD_RAM:u9|add~1442 at LCCOMB_X23_Y12_N20
N1L90 = (N1L60 $ M1_oAddress[13] $ N1L89) # GND;

--N1L91 is VGA_OSD_RAM:u9|add~1443 at LCCOMB_X23_Y12_N20
N1L91 = CARRY(N1L60 & M1_oAddress[13] & !N1L89 # !N1L60 & (M1_oAddress[13] # !N1L89));


--N1L92 is VGA_OSD_RAM:u9|add~1444 at LCCOMB_X23_Y12_N22
N1L92 = M1_oAddress[14] & (N1L62 & !N1L91 # !N1L62 & N1L91 & VCC) # !M1_oAddress[14] & (N1L62 & (N1L91 # GND) # !N1L62 & !N1L91);

--N1L93 is VGA_OSD_RAM:u9|add~1445 at LCCOMB_X23_Y12_N22
N1L93 = CARRY(M1_oAddress[14] & N1L62 & !N1L91 # !M1_oAddress[14] & (N1L62 # !N1L91));


--N1L94 is VGA_OSD_RAM:u9|add~1446 at LCCOMB_X23_Y12_N24
N1L94 = (N1L64 $ M1_oAddress[15] $ N1L93) # GND;

--N1L95 is VGA_OSD_RAM:u9|add~1447 at LCCOMB_X23_Y12_N24
N1L95 = CARRY(N1L64 & M1_oAddress[15] & !N1L93 # !N1L64 & (M1_oAddress[15] # !N1L93));


--N1L96 is VGA_OSD_RAM:u9|add~1448 at LCCOMB_X23_Y12_N26
N1L96 = M1_oAddress[16] & (N1L66 & !N1L95 # !N1L66 & N1L95 & VCC) # !M1_oAddress[16] & (N1L66 & (N1L95 # GND) # !N1L66 & !N1L95);

--N1L97 is VGA_OSD_RAM:u9|add~1449 at LCCOMB_X23_Y12_N26
N1L97 = CARRY(M1_oAddress[16] & N1L66 & !N1L95 # !M1_oAddress[16] & (N1L66 # !N1L95));


--N1L98 is VGA_OSD_RAM:u9|add~1450 at LCCOMB_X23_Y12_N28
N1L98 = M1_oAddress[17] $ N1L68 $ N1L97;


--N1L100 is VGA_OSD_RAM:u9|add~1452 at LCCOMB_X22_Y13_N16
N1L100 = M1_oAddress[1] $ VCC;

--N1L101 is VGA_OSD_RAM:u9|add~1453 at LCCOMB_X22_Y13_N16
N1L101 = CARRY(M1_oAddress[1]);


--N1L102 is VGA_OSD_RAM:u9|add~1454 at LCCOMB_X22_Y13_N18
N1L102 = M1_oAddress[2] & N1L101 & VCC # !M1_oAddress[2] & !N1L101;

--N1L103 is VGA_OSD_RAM:u9|add~1455 at LCCOMB_X22_Y13_N18
N1L103 = CARRY(!M1_oAddress[2] & !N1L101);


--N1L104 is VGA_OSD_RAM:u9|add~1456 at LCCOMB_X22_Y13_N20
N1L104 = N1L70 & (GND # !N1L103) # !N1L70 & (N1L103 $ GND);

--N1L105 is VGA_OSD_RAM:u9|add~1457 at LCCOMB_X22_Y13_N20
N1L105 = CARRY(N1L70 # !N1L103);


--N1L106 is VGA_OSD_RAM:u9|add~1458 at LCCOMB_X22_Y13_N22
N1L106 = N1L72 & N1L105 & VCC # !N1L72 & !N1L105;

--N1L107 is VGA_OSD_RAM:u9|add~1459 at LCCOMB_X22_Y13_N22
N1L107 = CARRY(!N1L72 & !N1L105);


--N1L108 is VGA_OSD_RAM:u9|add~1460 at LCCOMB_X22_Y13_N24
N1L108 = N1L74 & (GND # !N1L107) # !N1L74 & (N1L107 $ GND);

--N1L109 is VGA_OSD_RAM:u9|add~1461 at LCCOMB_X22_Y13_N24
N1L109 = CARRY(N1L74 # !N1L107);


--N1L110 is VGA_OSD_RAM:u9|add~1462 at LCCOMB_X22_Y13_N26
N1L110 = N1L76 & !N1L109 # !N1L76 & (N1L109 # GND);

--N1L111 is VGA_OSD_RAM:u9|add~1463 at LCCOMB_X22_Y13_N26
N1L111 = CARRY(!N1L109 # !N1L76);


--N1L112 is VGA_OSD_RAM:u9|add~1464 at LCCOMB_X22_Y13_N28
N1L112 = N1L78 & (N1L111 $ GND) # !N1L78 & !N1L111 & VCC;

--N1L113 is VGA_OSD_RAM:u9|add~1465 at LCCOMB_X22_Y13_N28
N1L113 = CARRY(N1L78 & !N1L111);


--N1L114 is VGA_OSD_RAM:u9|add~1466 at LCCOMB_X22_Y13_N30
N1L114 = N1L80 & !N1L113 # !N1L80 & (N1L113 # GND);

--N1L115 is VGA_OSD_RAM:u9|add~1467 at LCCOMB_X22_Y13_N30
N1L115 = CARRY(!N1L113 # !N1L80);


--N1L116 is VGA_OSD_RAM:u9|add~1468 at LCCOMB_X22_Y12_N0
N1L116 = N1L82 & (GND # !N1L115) # !N1L82 & (N1L115 $ GND);

--N1L117 is VGA_OSD_RAM:u9|add~1469 at LCCOMB_X22_Y12_N0
N1L117 = CARRY(N1L82 # !N1L115);


--N1L118 is VGA_OSD_RAM:u9|add~1470 at LCCOMB_X22_Y12_N2
N1L118 = N1L84 & !N1L117 # !N1L84 & (N1L117 # GND);

--N1L119 is VGA_OSD_RAM:u9|add~1471 at LCCOMB_X22_Y12_N2
N1L119 = CARRY(!N1L117 # !N1L84);


--N1L120 is VGA_OSD_RAM:u9|add~1472 at LCCOMB_X22_Y12_N4
N1L120 = N1L86 & (GND # !N1L119) # !N1L86 & (N1L119 $ GND);

--N1L121 is VGA_OSD_RAM:u9|add~1473 at LCCOMB_X22_Y12_N4
N1L121 = CARRY(N1L86 # !N1L119);


--N1L122 is VGA_OSD_RAM:u9|add~1474 at LCCOMB_X22_Y12_N6
N1L122 = N1L88 & N1L121 & VCC # !N1L88 & !N1L121;

--N1L123 is VGA_OSD_RAM:u9|add~1475 at LCCOMB_X22_Y12_N6
N1L123 = CARRY(!N1L88 & !N1L121);


--N1L124 is VGA_OSD_RAM:u9|add~1476 at LCCOMB_X22_Y12_N8
N1L124 = N1L90 & (N1L123 $ GND) # !N1L90 & !N1L123 & VCC;

--N1L125 is VGA_OSD_RAM:u9|add~1477 at LCCOMB_X22_Y12_N8
N1L125 = CARRY(N1L90 & !N1L123);


--N1L126 is VGA_OSD_RAM:u9|add~1478 at LCCOMB_X22_Y12_N10
N1L126 = N1L92 & !N1L125 # !N1L92 & (N1L125 # GND);

--N1L127 is VGA_OSD_RAM:u9|add~1479 at LCCOMB_X22_Y12_N10
N1L127 = CARRY(!N1L125 # !N1L92);


--N1L128 is VGA_OSD_RAM:u9|add~1480 at LCCOMB_X22_Y12_N12
N1L128 = N1L94 & (GND # !N1L127) # !N1L94 & (N1L127 $ GND);

--N1L129 is VGA_OSD_RAM:u9|add~1481 at LCCOMB_X22_Y12_N12
N1L129 = CARRY(N1L94 # !N1L127);


--N1L130 is VGA_OSD_RAM:u9|add~1482 at LCCOMB_X22_Y12_N14
N1L130 = N1L96 & N1L129 & VCC # !N1L96 & !N1L129;

--N1L131 is VGA_OSD_RAM:u9|add~1483 at LCCOMB_X22_Y12_N14
N1L131 = CARRY(!N1L96 & !N1L129);


--N1L132 is VGA_OSD_RAM:u9|add~1484 at LCCOMB_X22_Y12_N16
N1L132 = N1L131 $ N1L98;


--JB3L93 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3345w[3]~15 at LCCOMB_X40_Y12_N10
JB3L93 = N1L124 & !N1L126 & !N1L122;


--JB3L106 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3438w[3]~24 at LCCOMB_X40_Y13_N12
JB3L106 = N1L130 & N1L132 & !N1L128 & JB3L93;


--JB3L23 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2963w[3]~14 at LCCOMB_X40_Y12_N0
JB3L23 = !N1L124 & !N1L126 & N1L122;


--JB3L105 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3428w[3]~10 at LCCOMB_X40_Y13_N2
JB3L105 = N1L130 & N1L132 & !N1L128 & JB3L23;


--JB3L88 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3324w[3]~15 at LCCOMB_X40_Y12_N28
JB3L88 = !N1L124 & !N1L126 & !N1L122;


--JB3L104 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3417w[3]~11 at LCCOMB_X40_Y12_N24
JB3L104 = N1L130 & N1L132 & !N1L128 & JB3L88;


--HB1_address_reg_a[0] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[0] at LCFF_X22_Y12_N7
HB1_address_reg_a[0] = DFFEAS(N1L122, GLOBAL(S2L2),  ,  ,  ,  ,  ,  ,  );


--JB3L17 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2929w[3]~21 at LCCOMB_X22_Y12_N26
JB3L17 = N1L124 & N1L126;


--JB3L52 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3127w[3]~18 at LCCOMB_X19_Y13_N26
JB3L52 = N1L130 & !N1L132;


--JB3_w_anode3199w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3199w[3] at LCCOMB_X19_Y13_N12
JB3_w_anode3199w[3] = JB3L17 & !N1L122 & N1L128 & JB3L52;


--JB3L13 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2909w[3]~22 at LCCOMB_X22_Y12_N18
JB3L13 = !N1L124 & N1L126;


--JB3_w_anode3189w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3189w[3] at LCCOMB_X19_Y13_N18
JB3_w_anode3189w[3] = JB3L13 & N1L122 & N1L128 & JB3L52;


--JB3_w_anode3179w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3179w[3] at LCCOMB_X19_Y13_N30
JB3_w_anode3179w[3] = JB3L13 & !N1L122 & N1L128 & JB3L52;


--JB3_w_anode3209w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3209w[3] at LCCOMB_X19_Y13_N22
JB3_w_anode3209w[3] = JB3L17 & N1L122 & N1L128 & JB3L52;


--JB3_w_anode3096w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3096w[3] at LCCOMB_X19_Y13_N20
JB3_w_anode3096w[3] = JB3L13 & N1L122 & !N1L128 & JB3L52;


--JB3_w_anode3106w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3106w[3] at LCCOMB_X19_Y13_N24
JB3_w_anode3106w[3] = JB3L17 & !N1L122 & !N1L128 & JB3L52;


--JB3_w_anode3086w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3086w[3] at LCCOMB_X19_Y13_N28
JB3_w_anode3086w[3] = JB3L13 & !N1L122 & !N1L128 & JB3L52;


--JB3_w_anode3116w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3116w[3] at LCCOMB_X19_Y13_N6
JB3_w_anode3116w[3] = JB3L17 & N1L122 & !N1L128 & JB3L52;


--JB3L9 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2889w[3]~16 at LCCOMB_X22_Y12_N28
JB3L9 = N1L124 & !N1L126;


--JB3_w_anode3076w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3076w[3] at LCCOMB_X19_Y13_N0
JB3_w_anode3076w[3] = JB3L9 & N1L122 & !N1L128 & JB3L52;


--JB3_w_anode3169w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3169w[3] at LCCOMB_X19_Y13_N16
JB3_w_anode3169w[3] = JB3L9 & N1L122 & N1L128 & JB3L52;


--HB1_address_reg_a[5] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[5] at LCFF_X22_Y12_N17
HB1_address_reg_a[5] = DFFEAS(N1L132, GLOBAL(S2L2),  ,  ,  ,  ,  ,  ,  );


--HB1_address_reg_a[4] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|address_reg_a[4] at LCFF_X22_Y12_N15
HB1_address_reg_a[4] = DFFEAS(N1L130, GLOBAL(S2L2),  ,  ,  ,  ,  ,  ,  );


--JB3L18 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2941w[3]~20 at LCCOMB_X19_Y12_N0
JB3L18 = !N1L130 & N1L128;


--JB3_w_anode3385w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3385w[3] at LCCOMB_X19_Y12_N30
JB3_w_anode3385w[3] = JB3L17 & N1L132 & !N1L122 & JB3L18;


--JB3_w_anode3375w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3375w[3] at LCCOMB_X19_Y12_N28
JB3_w_anode3375w[3] = N1L132 & JB3L18 & N1L122 & JB3L13;


--JB3_w_anode3365w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3365w[3] at LCCOMB_X19_Y12_N2
JB3_w_anode3365w[3] = N1L132 & JB3L18 & !N1L122 & JB3L13;


--JB3_w_anode3395w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3395w[3] at LCCOMB_X19_Y12_N26
JB3_w_anode3395w[3] = JB3L17 & N1L132 & N1L122 & JB3L18;


--JB3_w_anode3003w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3003w[3] at LCCOMB_X19_Y12_N4
JB3_w_anode3003w[3] = !N1L132 & JB3L18 & N1L122 & JB3L13;


--JB3_w_anode3013w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3013w[3] at LCCOMB_X19_Y13_N14
JB3_w_anode3013w[3] = JB3L17 & !N1L132 & !N1L122 & JB3L18;


--JB3_w_anode2993w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2993w[3] at LCCOMB_X19_Y13_N2
JB3_w_anode2993w[3] = JB3L13 & !N1L132 & !N1L122 & JB3L18;


--JB3_w_anode3023w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3023w[3] at LCCOMB_X19_Y12_N24
JB3_w_anode3023w[3] = JB3L17 & !N1L132 & N1L122 & JB3L18;


--JB3L69 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3220w[3]~28 at LCCOMB_X19_Y12_N6
JB3L69 = !N1L130 & !N1L128;


--JB3_w_anode3282w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3282w[3] at LCCOMB_X19_Y13_N8
JB3_w_anode3282w[3] = JB3L69 & N1L132 & N1L122 & JB3L13;


--JB3_w_anode3292w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3292w[3] at LCCOMB_X19_Y12_N16
JB3_w_anode3292w[3] = JB3L69 & N1L132 & !N1L122 & JB3L17;


--JB3_w_anode3272w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3272w[3] at LCCOMB_X19_Y12_N8
JB3_w_anode3272w[3] = JB3L69 & N1L132 & !N1L122 & JB3L13;


--JB3_w_anode3302w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3302w[3] at LCCOMB_X19_Y13_N10
JB3_w_anode3302w[3] = JB3L69 & N1L132 & N1L122 & JB3L17;


--JB3L14 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2919w[3]~23 at LCCOMB_X19_Y12_N14
JB3L14 = JB3L69 & !N1L132 & !N1L122 & JB3L17;


--JB3_w_anode2909w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2909w[3] at LCCOMB_X19_Y12_N18
JB3_w_anode2909w[3] = JB3L69 & !N1L132 & N1L122 & JB3L13;


--JB3L10 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2899w[3]~18 at LCCOMB_X19_Y12_N22
JB3L10 = JB3L69 & !N1L132 & !N1L122 & JB3L13;


--JB3_w_anode2929w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2929w[3] at LCCOMB_X19_Y12_N12
JB3_w_anode2929w[3] = JB3L69 & !N1L132 & N1L122 & JB3L17;


--JB3_w_anode3262w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3262w[3] at LCCOMB_X22_Y12_N24
JB3_w_anode3262w[3] = N1L122 & JB3L69 & N1L132 & JB3L9;


--JB3L5 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2869w[3]~21 at LCCOMB_X22_Y12_N30
JB3L5 = !N1L124 & !N1L126;


--JB3_w_anode2869w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2869w[3] at LCCOMB_X22_Y12_N20
JB3_w_anode2869w[3] = N1L122 & JB3L69 & !N1L132 & JB3L5;


--JB3_w_anode2889w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2889w[3] at LCCOMB_X19_Y12_N10
JB3_w_anode2889w[3] = JB3L69 & N1L122 & JB3L9 & !N1L132;


--JB3_w_anode3355w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3355w[3] at LCCOMB_X19_Y13_N4
JB3_w_anode3355w[3] = JB3L9 & N1L132 & N1L122 & JB3L18;


--JB3_w_anode2983w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2983w[3] at LCCOMB_X19_Y12_N20
JB3_w_anode2983w[3] = JB3L9 & !N1L132 & N1L122 & JB3L18;


--N1_ADDR_d[0] is VGA_OSD_RAM:u9|ADDR_d[0] at LCFF_X21_Y9_N11
N1_ADDR_d[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(S2L2), KEY[0],  ,  , M1_oAddress[0],  ,  , VCC);


--N1_ADDR_d[1] is VGA_OSD_RAM:u9|ADDR_d[1] at LCFF_X22_Y13_N17
N1_ADDR_d[1] = DFFEAS(N1L100, GLOBAL(S2L2), KEY[0],  ,  ,  ,  ,  ,  );


--N1_ADDR_d[2] is VGA_OSD_RAM:u9|ADDR_d[2] at LCFF_X22_Y13_N19
N1_ADDR_d[2] = DFFEAS(N1L102, GLOBAL(S2L2), KEY[0],  ,  ,  ,  ,  ,  );


--Q1L154 is AUDIO_DAC:u11|LRCK_2X_DIV[0]~128 at LCCOMB_X26_Y1_N14
Q1L154 = Q1_LRCK_2X_DIV[0] $ VCC;

--Q1L155 is AUDIO_DAC:u11|LRCK_2X_DIV[0]~129 at LCCOMB_X26_Y1_N14
Q1L155 = CARRY(Q1_LRCK_2X_DIV[0]);


--Q1L157 is AUDIO_DAC:u11|LRCK_2X_DIV[1]~130 at LCCOMB_X26_Y1_N16
Q1L157 = Q1_LRCK_2X_DIV[1] & !Q1L155 # !Q1_LRCK_2X_DIV[1] & (Q1L155 # GND);

--Q1L158 is AUDIO_DAC:u11|LRCK_2X_DIV[1]~131 at LCCOMB_X26_Y1_N16
Q1L158 = CARRY(!Q1L155 # !Q1_LRCK_2X_DIV[1]);


--Q1L160 is AUDIO_DAC:u11|LRCK_2X_DIV[2]~132 at LCCOMB_X26_Y1_N18
Q1L160 = Q1_LRCK_2X_DIV[2] & (Q1L158 $ GND) # !Q1_LRCK_2X_DIV[2] & !Q1L158 & VCC;

--Q1L161 is AUDIO_DAC:u11|LRCK_2X_DIV[2]~133 at LCCOMB_X26_Y1_N18
Q1L161 = CARRY(Q1_LRCK_2X_DIV[2] & !Q1L158);


--Q1L163 is AUDIO_DAC:u11|LRCK_2X_DIV[3]~134 at LCCOMB_X26_Y1_N20
Q1L163 = Q1_LRCK_2X_DIV[3] & !Q1L161 # !Q1_LRCK_2X_DIV[3] & (Q1L161 # GND);

--Q1L164 is AUDIO_DAC:u11|LRCK_2X_DIV[3]~135 at LCCOMB_X26_Y1_N20
Q1L164 = CARRY(!Q1L161 # !Q1_LRCK_2X_DIV[3]);


--Q1L166 is AUDIO_DAC:u11|LRCK_2X_DIV[4]~136 at LCCOMB_X26_Y1_N22
Q1L166 = Q1_LRCK_2X_DIV[4] & (Q1L164 $ GND) # !Q1_LRCK_2X_DIV[4] & !Q1L164 & VCC;

--Q1L167 is AUDIO_DAC:u11|LRCK_2X_DIV[4]~137 at LCCOMB_X26_Y1_N22
Q1L167 = CARRY(Q1_LRCK_2X_DIV[4] & !Q1L164);


--Q1L169 is AUDIO_DAC:u11|LRCK_2X_DIV[5]~138 at LCCOMB_X26_Y1_N24
Q1L169 = Q1_LRCK_2X_DIV[5] & !Q1L167 # !Q1_LRCK_2X_DIV[5] & (Q1L167 # GND);

--Q1L170 is AUDIO_DAC:u11|LRCK_2X_DIV[5]~139 at LCCOMB_X26_Y1_N24
Q1L170 = CARRY(!Q1L167 # !Q1_LRCK_2X_DIV[5]);


--Q1L172 is AUDIO_DAC:u11|LRCK_2X_DIV[6]~140 at LCCOMB_X26_Y1_N26
Q1L172 = Q1_LRCK_2X_DIV[6] & (Q1L170 $ GND) # !Q1_LRCK_2X_DIV[6] & !Q1L170 & VCC;

--Q1L173 is AUDIO_DAC:u11|LRCK_2X_DIV[6]~141 at LCCOMB_X26_Y1_N26
Q1L173 = CARRY(Q1_LRCK_2X_DIV[6] & !Q1L170);


--Q1L175 is AUDIO_DAC:u11|LRCK_2X_DIV[7]~142 at LCCOMB_X26_Y1_N28
Q1L175 = Q1L173 $ Q1_LRCK_2X_DIV[7];


--Q1L5 is AUDIO_DAC:u11|BCK_DIV~127 at LCCOMB_X1_Y18_N10
Q1L5 = Q1_BCK_DIV[0] & !Q1_BCK_DIV[2] & Q1_BCK_DIV[1] # !Q1_BCK_DIV[0] & Q1_BCK_DIV[2] & !Q1_BCK_DIV[1];


--Q1L6 is AUDIO_DAC:u11|BCK_DIV~128 at LCCOMB_X1_Y18_N6
Q1L6 = !Q1_BCK_DIV[2] & (Q1_BCK_DIV[0] $ Q1_BCK_DIV[1]);


--Q1L7 is AUDIO_DAC:u11|BCK_DIV~129 at LCCOMB_X1_Y18_N0
Q1L7 = !Q1_BCK_DIV[0] & (!Q1_BCK_DIV[2] # !Q1_BCK_DIV[1]);


--CB1_DIN1[0] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[0] at LCFF_X5_Y6_N27
CB1_DIN1[0] = DFFEAS(Y1L35, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[1] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[1] at LCFF_X5_Y7_N13
CB1_DIN1[1] = DFFEAS(Y1L36, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[2] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[2] at LCFF_X5_Y6_N29
CB1_DIN1[2] = DFFEAS(Y1L37, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[3] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[3] at LCFF_X5_Y6_N11
CB1_DIN1[3] = DFFEAS(Y1L38, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[4] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[4] at LCFF_X5_Y6_N7
CB1_DIN1[4] = DFFEAS(Y1L39, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[5] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[5] at LCFF_X5_Y6_N9
CB1_DIN1[5] = DFFEAS(Y1L40, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[6] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[6] at LCFF_X12_Y6_N1
CB1_DIN1[6] = DFFEAS(Y1L41, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[7] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[7] at LCFF_X6_Y8_N23
CB1_DIN1[7] = DFFEAS(Y1L42, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[8] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[8] at LCFF_X6_Y8_N13
CB1_DIN1[8] = DFFEAS(Y1L43, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[9] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[9] at LCFF_X6_Y8_N27
CB1_DIN1[9] = DFFEAS(Y1L44, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[10] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[10] at LCFF_X6_Y8_N1
CB1_DIN1[10] = DFFEAS(Y1L45, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[11] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[11] at LCFF_X6_Y8_N7
CB1_DIN1[11] = DFFEAS(Y1L46, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[12] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[12] at LCFF_X5_Y8_N11
CB1_DIN1[12] = DFFEAS(Y1L47, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[13] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[13] at LCFF_X5_Y8_N7
CB1_DIN1[13] = DFFEAS(Y1L48, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[14] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[14] at LCFF_X10_Y7_N31
CB1_DIN1[14] = DFFEAS(Y1L49, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--CB1_DIN1[15] is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN1[15] at LCFF_X5_Y8_N1
CB1_DIN1[15] = DFFEAS(Y1L50, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--K1_oFL_DATA[0] is CMD_Decode:u5|oFL_DATA[0] at LCFF_X21_Y6_N27
K1_oFL_DATA[0] = DFFEAS(K1L344, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L62 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_DATA[0]~64 at LCCOMB_X21_Y6_N16
W1L62 = K1_oFL_Select[0] # K1_oFL_Select[1] # K1_oFL_DATA[0];


--K1_oFL_DATA[1] is CMD_Decode:u5|oFL_DATA[1] at LCFF_X20_Y6_N11
K1_oFL_DATA[1] = DFFEAS(K1L346, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L63 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_DATA[1]~65 at LCCOMB_X20_Y6_N6
W1L63 = K1_oFL_DATA[1] # K1_oFL_Select[1] # K1_oFL_Select[0];


--K1_oFL_DATA[2] is CMD_Decode:u5|oFL_DATA[2] at LCFF_X20_Y6_N13
K1_oFL_DATA[2] = DFFEAS(K1L348, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L64 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_DATA[2]~66 at LCCOMB_X20_Y6_N18
W1L64 = K1_oFL_DATA[2] # K1_oFL_Select[1] # K1_oFL_Select[0];


--K1_oFL_DATA[3] is CMD_Decode:u5|oFL_DATA[3] at LCFF_X20_Y6_N29
K1_oFL_DATA[3] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L298, K1_CMD_Tmp[11],  ,  , VCC);


--W1L65 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_DATA[3]~67 at LCCOMB_X20_Y6_N20
W1L65 = K1_oFL_Select[0] # K1_oFL_Select[1] # K1_oFL_DATA[3];


--K1_oFL_DATA[4] is CMD_Decode:u5|oFL_DATA[4] at LCFF_X21_Y6_N23
K1_oFL_DATA[4] = DFFEAS(K1L351, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L66 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_DATA[4]~68 at LCCOMB_X21_Y6_N8
W1L66 = K1_oFL_Select[0] # K1_oFL_Select[1] # K1_oFL_DATA[4];


--K1_oFL_DATA[5] is CMD_Decode:u5|oFL_DATA[5] at LCFF_X20_Y6_N27
K1_oFL_DATA[5] = DFFEAS(K1L353, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L67 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_DATA[5]~69 at LCCOMB_X20_Y6_N24
W1L67 = K1_oFL_Select[0] # K1_oFL_Select[1] # K1_oFL_DATA[5];


--K1_oFL_DATA[6] is CMD_Decode:u5|oFL_DATA[6] at LCFF_X21_Y6_N11
K1_oFL_DATA[6] = DFFEAS(K1L355, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L68 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_DATA[6]~70 at LCCOMB_X21_Y6_N20
W1L68 = K1_oFL_Select[0] # K1_oFL_Select[1] # K1_oFL_DATA[6];


--K1_oFL_DATA[7] is CMD_Decode:u5|oFL_DATA[7] at LCFF_X20_Y6_N3
K1_oFL_DATA[7] = DFFEAS(K1L357, GLOBAL(A1L14),  ,  , K1L298,  ,  ,  ,  );


--W1L69 is Multi_Flash:u2|Flash_Multiplexer:u0|oFL_DATA[7]~71 at LCCOMB_X20_Y6_N8
W1L69 = K1_oFL_Select[0] # K1_oFL_Select[1] # K1_oFL_DATA[7];


--MB1L60 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1104 at LCCOMB_X19_Y22_N22
MB1L60 = MB1L49Q & MB1L46Q & MB1L52Q & MB1L43Q;


--MB1_SD[9] is I2C_AV_Config:u10|I2C_Controller:u0|SD[9] at LCFF_X19_Y22_N25
MB1_SD[9] = DFFEAS(MB1L34, GLOBAL(P1L73),  ,  , MB1L39,  ,  ,  ,  );


--MB1_SD[2] is I2C_AV_Config:u10|I2C_Controller:u0|SD[2] at LCFF_X19_Y22_N11
MB1_SD[2] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(P1L73),  ,  , MB1L39, P1_mI2C_DATA[2],  ,  , VCC);


--MB1L61 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1105 at LCCOMB_X19_Y22_N10
MB1L61 = MB1L52Q & MB1_SD[9] # !MB1L52Q & (MB1_SD[2]);


--MB1_SD[1] is I2C_AV_Config:u10|I2C_Controller:u0|SD[1] at LCFF_X19_Y22_N15
MB1_SD[1] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(P1L73),  ,  , MB1L39, P1_mI2C_DATA[1],  ,  , VCC);


--MB1L62 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1106 at LCCOMB_X19_Y22_N14
MB1L62 = MB1L43Q & MB1L61 # !MB1L43Q & (!MB1L52Q & MB1_SD[1]);


--MB1_SD[7] is I2C_AV_Config:u10|I2C_Controller:u0|SD[7] at LCFF_X19_Y22_N13
MB1_SD[7] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(P1L73),  ,  , MB1L39, P1_mI2C_DATA[7],  ,  , VCC);


--MB1_SD[0] is I2C_AV_Config:u10|I2C_Controller:u0|SD[0] at LCFF_X19_Y22_N3
MB1_SD[0] = DFFEAS(MB1L27, GLOBAL(P1L73),  ,  , MB1L39,  ,  ,  ,  );


--MB1L63 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1107 at LCCOMB_X19_Y22_N12
MB1L63 = MB1L43Q & (MB1L52Q # MB1_SD[0]) # !MB1L43Q & (MB1_SD[7] # !MB1L52Q);


--MB1_SD[11] is I2C_AV_Config:u10|I2C_Controller:u0|SD[11] at LCFF_X20_Y22_N3
MB1_SD[11] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(P1L73),  ,  , MB1L39, P1_mI2C_DATA[11],  ,  , VCC);


--MB1_SD[10] is I2C_AV_Config:u10|I2C_Controller:u0|SD[10] at LCFF_X20_Y22_N29
MB1_SD[10] = DFFEAS(MB1L36, GLOBAL(P1L73),  ,  , MB1L39,  ,  ,  ,  );


--MB1L64 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1108 at LCCOMB_X20_Y22_N2
MB1L64 = MB1L43Q & MB1_SD[11] # !MB1L43Q & (MB1_SD[10]);


--MB1_SD[4] is I2C_AV_Config:u10|I2C_Controller:u0|SD[4] at LCFF_X20_Y22_N17
MB1_SD[4] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(P1L73),  ,  , MB1L39, P1_mI2C_DATA[4],  ,  , VCC);


--MB1L65 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1109 at LCCOMB_X20_Y22_N16
MB1L65 = MB1L52Q & (MB1L64) # !MB1L52Q & MB1_SD[4];


--MB1L66 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1110 at LCCOMB_X19_Y22_N16
MB1L66 = MB1L46Q & (MB1L49Q & (MB1L65) # !MB1L49Q & MB1L63) # !MB1L46Q & (!MB1L49Q);


--MB1_SD[6] is I2C_AV_Config:u10|I2C_Controller:u0|SD[6] at LCFF_X19_Y22_N27
MB1_SD[6] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(P1L73),  ,  , MB1L39, P1_mI2C_DATA[6],  ,  , VCC);


--MB1L67 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1111 at LCCOMB_X19_Y22_N26
MB1L67 = MB1L52Q & (MB1_SD[6]) # !MB1L52Q & !MB1L25Q & (!MB1L43Q);


--MB1L68 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1112 at LCCOMB_X19_Y22_N20
MB1L68 = MB1L66 & (MB1L46Q # MB1L67) # !MB1L66 & !MB1L46Q & MB1L62;


--MB1_SD[12] is I2C_AV_Config:u10|I2C_Controller:u0|SD[12] at LCFF_X19_Y22_N1
MB1_SD[12] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(P1L73),  ,  , MB1L39, P1_mI2C_DATA[12],  ,  , VCC);


--MB1L69 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1113 at LCCOMB_X19_Y22_N30
MB1L69 = MB1L46Q & (MB1L49Q & (!MB1L43Q) # !MB1L49Q & (MB1L43Q # !MB1L52Q)) # !MB1L46Q & (MB1L52Q & (MB1L49Q # !MB1L43Q) # !MB1L52Q & (MB1L43Q));


--MB1L70 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1114 at LCCOMB_X19_Y22_N18
MB1L70 = MB1L49Q & (MB1L43Q $ (!MB1L46Q & !MB1L52Q)) # !MB1L49Q & MB1L52Q & (MB1L46Q $ MB1L43Q);


--MB1L71 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1115 at LCCOMB_X19_Y22_N0
MB1L71 = MB1L70 & (!MB1L69 # !MB1L25Q) # !MB1L70 & (MB1_SD[12] & !MB1L69);


--MB1L72 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1116 at LCCOMB_X19_Y22_N8
MB1L72 = MB1L55Q & (MB1L58Q & MB1L71) # !MB1L55Q & (MB1L68 # !MB1L58Q);


--MB1L73 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1117 at LCCOMB_X19_Y22_N6
MB1L73 = MB1L58Q & !MB1L72 # !MB1L58Q & MB1L25Q & (MB1L72 # !MB1L60);


--U1_rCont[2] is USB_JTAG:u1|JTAG_REC:u0|rCont[2] at LCFF_X10_Y18_N13
U1_rCont[2] = DFFEAS(U1L25, GLOBAL(F1L7), !GLOBAL(A1L327),  ,  ,  ,  ,  ,  );


--U1_rCont[1] is USB_JTAG:u1|JTAG_REC:u0|rCont[1] at LCFF_X10_Y18_N3
U1_rCont[1] = DFFEAS(U1L23, GLOBAL(F1L7), !GLOBAL(A1L327),  ,  ,  ,  ,  ,  );


--U1_rCont[0] is USB_JTAG:u1|JTAG_REC:u0|rCont[0] at LCFF_X10_Y18_N9
U1_rCont[0] = DFFEAS(U1L21, GLOBAL(F1L7), !GLOBAL(A1L327),  ,  ,  ,  ,  ,  );


--U1L1 is USB_JTAG:u1|JTAG_REC:u0|Equal~87 at LCCOMB_X10_Y18_N0
U1L1 = !U1_rCont[1] & !U1_rCont[0] & !U1_rCont[2];


--F1_mTCK is USB_JTAG:u1|mTCK at LCFF_X27_Y1_N11
F1_mTCK = DFFEAS(F1L8, GLOBAL(A1L14),  ,  ,  ,  ,  ,  ,  );


--U1L17 is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[7]~8 at LCCOMB_X10_Y18_N16
U1L17 = !U1_rCont[2] & !U1_rCont[1] & !U1_rCont[0] & !GLOBAL(A1L327);


--U1_rDATA[4] is USB_JTAG:u1|JTAG_REC:u0|rDATA[4] at LCFF_X11_Y10_N29
U1_rDATA[4] = DFFEAS(U1L34, GLOBAL(F1L7),  ,  , !GLOBAL(A1L327),  ,  ,  ,  );


--U1_rDATA[5] is USB_JTAG:u1|JTAG_REC:u0|rDATA[5] at LCFF_X11_Y10_N23
U1_rDATA[5] = DFFEAS(U1L36, GLOBAL(F1L7),  ,  , !GLOBAL(A1L327),  ,  ,  ,  );


--U1_rDATA[1] is USB_JTAG:u1|JTAG_REC:u0|rDATA[1] at LCFF_X11_Y10_N17
U1_rDATA[1] = DFFEAS(U1L28, GLOBAL(F1L7),  ,  , !GLOBAL(A1L327),  ,  ,  ,  );


--U1_rDATA[7] is USB_JTAG:u1|JTAG_REC:u0|rDATA[7] at LCFF_X11_Y10_N13
U1_rDATA[7] = DFFEAS(U1L40, GLOBAL(F1L7),  ,  , !GLOBAL(A1L327),  ,  ,  ,  );


--U1_rDATA[3] is USB_JTAG:u1|JTAG_REC:u0|rDATA[3] at LCFF_X11_Y10_N27
U1_rDATA[3] = DFFEAS(U1L32, GLOBAL(F1L7),  ,  , !GLOBAL(A1L327),  ,  ,  ,  );


--U1_rDATA[6] is USB_JTAG:u1|JTAG_REC:u0|rDATA[6] at LCFF_X11_Y10_N3
U1_rDATA[6] = DFFEAS(U1L38, GLOBAL(F1L7),  ,  , !GLOBAL(A1L327),  ,  ,  ,  );


--U1_rDATA[2] is USB_JTAG:u1|JTAG_REC:u0|rDATA[2] at LCFF_X11_Y10_N1
U1_rDATA[2] = DFFEAS(U1L30, GLOBAL(F1L7),  ,  , !GLOBAL(A1L327),  ,  ,  ,  );


--K1L419 is CMD_Decode:u5|oSDR_ADDR[0]~43 at LCCOMB_X12_Y8_N16
K1L419 = K1_f_SDRAM & K1L179 & !K1_mSDR_ST.000 & KEY[0];


--Z1_CMD[1] is Multi_Sdram:u3|Sdram_Controller:u1|CMD[1] at LCFF_X9_Y8_N29
Z1_CMD[1] = DFFEAS(Z1L116, GLOBAL(S1L2), KEY[0],  , Z1L11,  ,  ,  ,  );


--Z1_CMD[0] is Multi_Sdram:u3|Sdram_Controller:u1|CMD[0] at LCFF_X9_Y8_N27
Z1_CMD[0] = DFFEAS(Z1L117, GLOBAL(S1L2), KEY[0],  , Z1L11,  ,  ,  ,  );


--BB1L2 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|Equal~875 at LCCOMB_X9_Y8_N20
BB1L2 = !Z1_CMD[0] & Z1_CMD[1];


--AB1_rp_shift[0] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[0] at LCFF_X9_Y9_N11
AB1_rp_shift[0] = DFFEAS(AB1L115, GLOBAL(S1L2), KEY[0],  , AB1L112,  ,  ,  ,  );


--AB1_command_delay[0] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0] at LCFF_X9_Y9_N15
AB1_command_delay[0] = DFFEAS(AB1L76, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L107 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_done~76 at LCCOMB_X9_Y9_N20
AB1L107 = !BB1_INIT_REQ & (AB1_rp_shift[0] # AB1_command_done & !AB1_command_delay[0]);


--AB1L68 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[0]~331 at LCCOMB_X9_Y9_N28
AB1L68 = !AB1_command_delay[0] & AB1_command_done;


--AB1_ex_read is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read at LCFF_X9_Y9_N5
AB1_ex_read = DFFEAS(AB1L99, GLOBAL(S1L2), KEY[0],  ,  ,  ,  , BB1_INIT_REQ,  );


--AB1_ex_write is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write at LCFF_X9_Y9_N7
AB1_ex_write = DFFEAS(AB1L101, GLOBAL(S1L2), KEY[0],  ,  ,  ,  , BB1_INIT_REQ,  );


--AB1L111 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]~912 at LCCOMB_X9_Y9_N30
AB1L111 = AB1_ex_read # AB1_ex_write;


--AB1L112 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1]~913 at LCCOMB_X9_Y9_N24
AB1L112 = BB1_INIT_REQ # Z1_PM_STOP # AB1L68 # !AB1L111;


--AB1L85 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_done~132 at LCCOMB_X9_Y9_N16
AB1L85 = !BB1_INIT_REQ & (AB1_command_delay[0] # AB1_do_reada # !AB1L121);


--BB1_init_timer[9] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9] at LCFF_X7_Y8_N19
BB1_init_timer[9] = DFFEAS(BB1L92, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1_init_timer[6] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6] at LCFF_X7_Y8_N13
BB1_init_timer[6] = DFFEAS(BB1L83, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1_init_timer[7] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7] at LCFF_X7_Y8_N15
BB1_init_timer[7] = DFFEAS(BB1L86, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1_init_timer[8] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8] at LCFF_X7_Y8_N17
BB1_init_timer[8] = DFFEAS(BB1L89, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1L25 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE~36 at LCCOMB_X8_Y8_N2
BB1L25 = BB1_init_timer[6] & BB1_init_timer[8] & BB1_init_timer[7];


--BB1_init_timer[10] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10] at LCFF_X7_Y8_N21
BB1_init_timer[10] = DFFEAS(BB1L95, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1_init_timer[11] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11] at LCFF_X7_Y8_N23
BB1_init_timer[11] = DFFEAS(BB1L98, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1_init_timer[12] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12] at LCFF_X7_Y8_N25
BB1_init_timer[12] = DFFEAS(BB1L101, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1L17 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LessThan~421 at LCCOMB_X8_Y8_N26
BB1L17 = BB1_init_timer[12] & BB1_init_timer[10] & BB1_init_timer[11];


--BB1L18 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LessThan~422 at LCCOMB_X9_Y8_N14
BB1L18 = !BB1L25 & !BB1_init_timer[9] # !BB1L17;


--BB1_init_timer[13] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13] at LCFF_X7_Y8_N27
BB1_init_timer[13] = DFFEAS(BB1L104, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1_init_timer[14] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14] at LCFF_X7_Y8_N29
BB1_init_timer[14] = DFFEAS(BB1L107, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1_init_timer[15] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15] at LCFF_X7_Y8_N31
BB1_init_timer[15] = DFFEAS(BB1L110, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1L19 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LessThan~423 at LCCOMB_X9_Y8_N4
BB1L19 = !BB1_init_timer[15] & (!BB1_init_timer[13] & BB1L18 # !BB1_init_timer[14]);


--BB1_timer[0] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0] at LCFF_X14_Y10_N1
BB1_timer[0] = DFFEAS(BB1L114, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1_timer[1] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1] at LCFF_X14_Y10_N3
BB1_timer[1] = DFFEAS(BB1L117, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1_timer[2] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2] at LCFF_X14_Y10_N5
BB1_timer[2] = DFFEAS(BB1L120, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1_timer[3] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3] at LCFF_X14_Y10_N7
BB1_timer[3] = DFFEAS(BB1L123, GLOBAL(S1L2), KEY[0],  ,  , AB1L22,  ,  , BB1L33);


--BB1L3 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|Equal~876 at LCCOMB_X13_Y10_N12
BB1L3 = !BB1_timer[2] & !BB1_timer[1] & !BB1_timer[0] & !BB1_timer[3];


--BB1_timer[4] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4] at LCFF_X14_Y10_N9
BB1_timer[4] = DFFEAS(BB1L126, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1_timer[5] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[5] at LCFF_X14_Y10_N11
BB1_timer[5] = DFFEAS(BB1L129, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1_timer[6] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[6] at LCFF_X14_Y10_N13
BB1_timer[6] = DFFEAS(BB1L132, GLOBAL(S1L2), KEY[0],  ,  , AB1L22,  ,  , BB1L33);


--BB1_timer[7] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7] at LCFF_X14_Y10_N15
BB1_timer[7] = DFFEAS(BB1L135, GLOBAL(S1L2), KEY[0],  ,  , AB1L22,  ,  , BB1L33);


--BB1L4 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|Equal~877 at LCCOMB_X13_Y10_N26
BB1L4 = !BB1_timer[5] & !BB1_timer[7] & !BB1_timer[4] & !BB1_timer[6];


--BB1_timer[8] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[8] at LCFF_X14_Y10_N17
BB1_timer[8] = DFFEAS(BB1L138, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1_timer[9] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9] at LCFF_X14_Y10_N19
BB1_timer[9] = DFFEAS(BB1L141, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1_timer[10] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[10] at LCFF_X14_Y10_N21
BB1_timer[10] = DFFEAS(BB1L144, GLOBAL(S1L2), KEY[0],  ,  , VCC,  ,  , BB1L33);


--BB1_timer[11] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11] at LCFF_X14_Y10_N23
BB1_timer[11] = DFFEAS(BB1L147, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1L5 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|Equal~878 at LCCOMB_X13_Y10_N8
BB1L5 = !BB1_timer[9] & !BB1_timer[11] & !BB1_timer[8] & !BB1_timer[10];


--BB1_timer[12] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[12] at LCFF_X14_Y10_N25
BB1_timer[12] = DFFEAS(BB1L150, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1_timer[13] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13] at LCFF_X14_Y10_N27
BB1_timer[13] = DFFEAS(BB1L153, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1_timer[14] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14] at LCFF_X14_Y10_N29
BB1_timer[14] = DFFEAS(BB1L156, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1_timer[15] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15] at LCFF_X14_Y10_N31
BB1_timer[15] = DFFEAS(BB1L159, GLOBAL(S1L2), KEY[0],  ,  , ~GND,  ,  , BB1L33);


--BB1L6 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|Equal~879 at LCCOMB_X13_Y10_N2
BB1L6 = !BB1_timer[14] & !BB1_timer[15] & !BB1_timer[13] & !BB1_timer[12];


--BB1L7 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|Equal~880 at LCCOMB_X13_Y10_N16
BB1L7 = BB1L3 & BB1L6 & BB1L5 & BB1L4;


--AB1_REF_ACK is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK at LCFF_X10_Y9_N13
AB1_REF_ACK = DFFEAS(AB1L21, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--BB1L32 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ~22 at LCCOMB_X10_Y9_N2
BB1L32 = BB1L7 # !BB1_INIT_REQ & BB1_REF_REQ & !AB1_REF_ACK;


--BB1L8 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|Equal~881 at LCCOMB_X9_Y8_N0
BB1L8 = Z1_CMD[0] & !Z1_CMD[1];


--BB1_init_timer[0] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0] at LCFF_X7_Y8_N1
BB1_init_timer[0] = DFFEAS(BB1L65, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1_init_timer[1] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1] at LCFF_X7_Y8_N3
BB1_init_timer[1] = DFFEAS(BB1L68, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1L11 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE~85 at LCCOMB_X8_Y8_N18
BB1L11 = !BB1_init_timer[1] & BB1_init_timer[14] & !BB1_init_timer[0] & !BB1_init_timer[13];


--BB1L12 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE~86 at LCCOMB_X8_Y8_N16
BB1L12 = BB1L17 & !BB1_init_timer[15] & BB1L11;


--BB1_init_timer[4] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4] at LCFF_X7_Y8_N9
BB1_init_timer[4] = DFFEAS(BB1L77, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1_init_timer[5] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5] at LCFF_X7_Y8_N11
BB1_init_timer[5] = DFFEAS(BB1L80, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1L13 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE~87 at LCCOMB_X8_Y8_N0
BB1L13 = !BB1_init_timer[5] & !BB1_init_timer[4] & !BB1_init_timer[6];


--BB1_init_timer[3] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3] at LCFF_X7_Y8_N7
BB1_init_timer[3] = DFFEAS(BB1L74, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1_init_timer[2] is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2] at LCFF_X7_Y8_N5
BB1_init_timer[2] = DFFEAS(BB1L71, GLOBAL(S1L2), KEY[0],  , BB1L23,  ,  ,  ,  );


--BB1L14 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE~88 at LCCOMB_X8_Y8_N10
BB1L14 = BB1_init_timer[9] & !BB1_init_timer[2] & BB1_init_timer[3] & !BB1_init_timer[8];


--BB1L15 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE~89 at LCCOMB_X8_Y8_N22
BB1L15 = BB1_init_timer[7] & BB1L13 & BB1L14;


--BB1L59 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|always3~646 at LCCOMB_X8_Y8_N30
BB1L59 = BB1_init_timer[3] & (BB1_init_timer[4] & !BB1_init_timer[2] & BB1_init_timer[5] # !BB1_init_timer[4] & BB1_init_timer[2] & !BB1_init_timer[5]) # !BB1_init_timer[3] & (BB1_init_timer[5] $ (BB1_init_timer[4] & !BB1_init_timer[2]));


--BB1L60 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|always3~647 at LCCOMB_X8_Y8_N28
BB1L60 = BB1_init_timer[5] & (BB1_init_timer[3] $ (!BB1_init_timer[4] & BB1_init_timer[2])) # !BB1_init_timer[5] & BB1_init_timer[4] & !BB1_init_timer[2] & !BB1_init_timer[3];


--BB1L61 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|always3~648 at LCCOMB_X8_Y8_N24
BB1L61 = BB1_init_timer[7] & BB1L60 & BB1_init_timer[6] & BB1_init_timer[8] # !BB1_init_timer[7] & !BB1_init_timer[8] & (BB1L60 $ BB1_init_timer[6]);


--BB1L62 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|always3~649 at LCCOMB_X8_Y8_N12
BB1L62 = BB1L61 & (BB1_init_timer[7] & !BB1_init_timer[9] & !BB1L59 # !BB1_init_timer[7] & BB1_init_timer[9] & BB1L59);


--BB1L16 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LOAD_MODE~90 at LCCOMB_X9_Y8_N22
BB1L16 = !BB1L62 & BB1L15 & !BB1L19 & BB1L12;


--Z1_mDONE is Multi_Sdram:u3|Sdram_Controller:u1|mDONE at LCFF_X10_Y8_N25
Z1_mDONE = DFFEAS(Z1L177, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--Z1_Pre_DONE is Multi_Sdram:u3|Sdram_Controller:u1|Pre_DONE at LCFF_X10_Y8_N11
Z1_Pre_DONE = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14), KEY[0],  ,  , Z1_mDONE,  ,  , VCC);


--Z1L44 is Multi_Sdram:u3|Sdram_Controller:u1|DONE~98 at LCCOMB_X10_Y8_N14
Z1L44 = Z1L45 & (Z1_DONE # Z1_mDONE & !Z1_Pre_DONE);


--Y1L6 is Multi_Sdram:u3|Sdram_Multiplexer:u0|ST~142 at LCCOMB_X10_Y8_N18
Y1L6 = Z1_DONE & Y1_ST.01 & (K1_oSDR_Select[1] # K1_oSDR_Select[0]);


--Y1L7 is Multi_Sdram:u3|Sdram_Multiplexer:u0|ST~143 at LCCOMB_X10_Y8_N2
Y1L7 = Y1_ST.10 & (K1_oSDR_Select[1] # K1_oSDR_Select[0]);


--Y1_ST.00 is Multi_Sdram:u3|Sdram_Multiplexer:u0|ST.00 at LCFF_X10_Y8_N29
Y1_ST.00 = DFFEAS(Y1L9, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--Y1L8 is Multi_Sdram:u3|Sdram_Multiplexer:u0|ST~144 at LCCOMB_X10_Y8_N6
Y1L8 = Y1L1 & (!Z1_DONE & Y1_ST.01 # !Y1_ST.00);


--AB1L64 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|always3~4 at LCCOMB_X10_Y9_N6
AB1L64 = AB1_do_reada # !AB1L121;


--AB1L10 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CM_ACK~102 at LCCOMB_X10_Y9_N10
AB1L10 = AB1_do_refresh & (BB1_REF_REQ & AB1_CM_ACK # !BB1_REF_REQ & (AB1L64)) # !AB1_do_refresh & (AB1L64);


--BB1L26 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE~37 at LCCOMB_X8_Y8_N14
BB1L26 = BB1_init_timer[4] & BB1_init_timer[2] & !BB1_init_timer[3] & !BB1_init_timer[5];


--BB1L27 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|PRECHARGE~38 at LCCOMB_X9_Y8_N10
BB1L27 = BB1L25 & BB1L12 & !BB1_init_timer[9] & BB1L26;


--AB1_rw_shift[1] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift[1] at LCFF_X10_Y7_N19
AB1_rw_shift[1] = DFFEAS(AB1L65, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L126 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rw_shift~15 at LCCOMB_X10_Y7_N26
AB1L126 = !AB1_do_writea & !AB1_do_reada & AB1_rw_shift[1];


--BB1L30 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REFRESH~81 at LCCOMB_X9_Y8_N30
BB1L30 = BB1L62 & BB1L12 & !BB1L19;


--Q1L182 is AUDIO_DAC:u11|LRCK_4X_DIV[0]~111 at LCCOMB_X25_Y1_N4
Q1L182 = Q1_LRCK_4X_DIV[0] $ VCC;

--Q1L183 is AUDIO_DAC:u11|LRCK_4X_DIV[0]~112 at LCCOMB_X25_Y1_N4
Q1L183 = CARRY(Q1_LRCK_4X_DIV[0]);


--Q1L185 is AUDIO_DAC:u11|LRCK_4X_DIV[1]~113 at LCCOMB_X25_Y1_N6
Q1L185 = Q1_LRCK_4X_DIV[1] & !Q1L183 # !Q1_LRCK_4X_DIV[1] & (Q1L183 # GND);

--Q1L186 is AUDIO_DAC:u11|LRCK_4X_DIV[1]~114 at LCCOMB_X25_Y1_N6
Q1L186 = CARRY(!Q1L183 # !Q1_LRCK_4X_DIV[1]);


--Q1L188 is AUDIO_DAC:u11|LRCK_4X_DIV[2]~115 at LCCOMB_X25_Y1_N8
Q1L188 = Q1_LRCK_4X_DIV[2] & (Q1L186 $ GND) # !Q1_LRCK_4X_DIV[2] & !Q1L186 & VCC;

--Q1L189 is AUDIO_DAC:u11|LRCK_4X_DIV[2]~116 at LCCOMB_X25_Y1_N8
Q1L189 = CARRY(Q1_LRCK_4X_DIV[2] & !Q1L186);


--Q1L191 is AUDIO_DAC:u11|LRCK_4X_DIV[3]~117 at LCCOMB_X25_Y1_N10
Q1L191 = Q1_LRCK_4X_DIV[3] & !Q1L189 # !Q1_LRCK_4X_DIV[3] & (Q1L189 # GND);

--Q1L192 is AUDIO_DAC:u11|LRCK_4X_DIV[3]~118 at LCCOMB_X25_Y1_N10
Q1L192 = CARRY(!Q1L189 # !Q1_LRCK_4X_DIV[3]);


--Q1L194 is AUDIO_DAC:u11|LRCK_4X_DIV[4]~119 at LCCOMB_X25_Y1_N12
Q1L194 = Q1_LRCK_4X_DIV[4] & (Q1L192 $ GND) # !Q1_LRCK_4X_DIV[4] & !Q1L192 & VCC;

--Q1L195 is AUDIO_DAC:u11|LRCK_4X_DIV[4]~120 at LCCOMB_X25_Y1_N12
Q1L195 = CARRY(Q1_LRCK_4X_DIV[4] & !Q1L192);


--Q1L197 is AUDIO_DAC:u11|LRCK_4X_DIV[5]~121 at LCCOMB_X25_Y1_N14
Q1L197 = Q1_LRCK_4X_DIV[5] & !Q1L195 # !Q1_LRCK_4X_DIV[5] & (Q1L195 # GND);

--Q1L198 is AUDIO_DAC:u11|LRCK_4X_DIV[5]~122 at LCCOMB_X25_Y1_N14
Q1L198 = CARRY(!Q1L195 # !Q1_LRCK_4X_DIV[5]);


--Q1L200 is AUDIO_DAC:u11|LRCK_4X_DIV[6]~123 at LCCOMB_X25_Y1_N16
Q1L200 = Q1_LRCK_4X_DIV[6] $ !Q1L198;


--W1L9 is Multi_Flash:u2|Flash_Multiplexer:u0|ST~167 at LCCOMB_X20_Y8_N30
W1L9 = !W1_ST.11 & (K1_oFL_Select[1] # K1_oFL_Select[0]);


--X1L17 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[0]~1076 at LCCOMB_X20_Y4_N10
X1L17 = X1_Cont_Finish[0] & (X1L125 $ VCC) # !X1_Cont_Finish[0] & X1L125 & VCC;

--X1L18 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[0]~1077 at LCCOMB_X20_Y4_N10
X1L18 = CARRY(X1_Cont_Finish[0] & X1L125);


--X1L20 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[1]~1078 at LCCOMB_X20_Y4_N12
X1L20 = X1_Cont_Finish[1] & !X1L18 # !X1_Cont_Finish[1] & (X1L18 # GND);

--X1L21 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[1]~1079 at LCCOMB_X20_Y4_N12
X1L21 = CARRY(!X1L18 # !X1_Cont_Finish[1]);


--X1L23 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[2]~1080 at LCCOMB_X20_Y4_N14
X1L23 = X1_Cont_Finish[2] & (X1L21 $ GND) # !X1_Cont_Finish[2] & !X1L21 & VCC;

--X1L24 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[2]~1081 at LCCOMB_X20_Y4_N14
X1L24 = CARRY(X1_Cont_Finish[2] & !X1L21);


--X1L26 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[3]~1082 at LCCOMB_X20_Y4_N16
X1L26 = X1_Cont_Finish[3] & !X1L24 # !X1_Cont_Finish[3] & (X1L24 # GND);

--X1L27 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[3]~1083 at LCCOMB_X20_Y4_N16
X1L27 = CARRY(!X1L24 # !X1_Cont_Finish[3]);


--X1L29 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[4]~1084 at LCCOMB_X20_Y4_N18
X1L29 = X1_Cont_Finish[4] & (X1L27 $ GND) # !X1_Cont_Finish[4] & !X1L27 & VCC;

--X1L30 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[4]~1085 at LCCOMB_X20_Y4_N18
X1L30 = CARRY(X1_Cont_Finish[4] & !X1L27);


--X1L32 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[5]~1086 at LCCOMB_X20_Y4_N20
X1L32 = X1_Cont_Finish[5] & !X1L30 # !X1_Cont_Finish[5] & (X1L30 # GND);

--X1L33 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[5]~1087 at LCCOMB_X20_Y4_N20
X1L33 = CARRY(!X1L30 # !X1_Cont_Finish[5]);


--X1L35 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[6]~1088 at LCCOMB_X20_Y4_N22
X1L35 = X1_Cont_Finish[6] & (X1L33 $ GND) # !X1_Cont_Finish[6] & !X1L33 & VCC;

--X1L36 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[6]~1089 at LCCOMB_X20_Y4_N22
X1L36 = CARRY(X1_Cont_Finish[6] & !X1L33);


--X1L38 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[7]~1090 at LCCOMB_X20_Y4_N24
X1L38 = X1_Cont_Finish[7] & !X1L36 # !X1_Cont_Finish[7] & (X1L36 # GND);

--X1L39 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[7]~1091 at LCCOMB_X20_Y4_N24
X1L39 = CARRY(!X1L36 # !X1_Cont_Finish[7]);


--X1L41 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[8]~1092 at LCCOMB_X20_Y4_N26
X1L41 = X1_Cont_Finish[8] & (X1L39 $ GND) # !X1_Cont_Finish[8] & !X1L39 & VCC;

--X1L42 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[8]~1093 at LCCOMB_X20_Y4_N26
X1L42 = CARRY(X1_Cont_Finish[8] & !X1L39);


--X1L44 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[9]~1094 at LCCOMB_X20_Y4_N28
X1L44 = X1_Cont_Finish[9] & !X1L42 # !X1_Cont_Finish[9] & (X1L42 # GND);

--X1L45 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[9]~1095 at LCCOMB_X20_Y4_N28
X1L45 = CARRY(!X1L42 # !X1_Cont_Finish[9]);


--X1L47 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[10]~1096 at LCCOMB_X20_Y4_N30
X1L47 = X1_Cont_Finish[10] & (X1L45 $ GND) # !X1_Cont_Finish[10] & !X1L45 & VCC;

--X1L48 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[10]~1097 at LCCOMB_X20_Y4_N30
X1L48 = CARRY(X1_Cont_Finish[10] & !X1L45);


--X1L50 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[11]~1098 at LCCOMB_X20_Y3_N0
X1L50 = X1_Cont_Finish[11] & !X1L48 # !X1_Cont_Finish[11] & (X1L48 # GND);

--X1L51 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[11]~1099 at LCCOMB_X20_Y3_N0
X1L51 = CARRY(!X1L48 # !X1_Cont_Finish[11]);


--X1L53 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[12]~1100 at LCCOMB_X20_Y3_N2
X1L53 = X1_Cont_Finish[12] & (X1L51 $ GND) # !X1_Cont_Finish[12] & !X1L51 & VCC;

--X1L54 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[12]~1101 at LCCOMB_X20_Y3_N2
X1L54 = CARRY(X1_Cont_Finish[12] & !X1L51);


--X1L56 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[13]~1102 at LCCOMB_X20_Y3_N4
X1L56 = X1_Cont_Finish[13] & !X1L54 # !X1_Cont_Finish[13] & (X1L54 # GND);

--X1L57 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[13]~1103 at LCCOMB_X20_Y3_N4
X1L57 = CARRY(!X1L54 # !X1_Cont_Finish[13]);


--X1L59 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[14]~1104 at LCCOMB_X20_Y3_N6
X1L59 = X1_Cont_Finish[14] & (X1L57 $ GND) # !X1_Cont_Finish[14] & !X1L57 & VCC;

--X1L60 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[14]~1105 at LCCOMB_X20_Y3_N6
X1L60 = CARRY(X1_Cont_Finish[14] & !X1L57);


--X1L62 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[15]~1106 at LCCOMB_X20_Y3_N8
X1L62 = X1_Cont_Finish[15] & !X1L60 # !X1_Cont_Finish[15] & (X1L60 # GND);

--X1L63 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[15]~1107 at LCCOMB_X20_Y3_N8
X1L63 = CARRY(!X1L60 # !X1_Cont_Finish[15]);


--X1L65 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[16]~1108 at LCCOMB_X20_Y3_N10
X1L65 = X1_Cont_Finish[16] & (X1L63 $ GND) # !X1_Cont_Finish[16] & !X1L63 & VCC;

--X1L66 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[16]~1109 at LCCOMB_X20_Y3_N10
X1L66 = CARRY(X1_Cont_Finish[16] & !X1L63);


--X1L68 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[17]~1110 at LCCOMB_X20_Y3_N12
X1L68 = X1_Cont_Finish[17] & !X1L66 # !X1_Cont_Finish[17] & (X1L66 # GND);

--X1L69 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[17]~1111 at LCCOMB_X20_Y3_N12
X1L69 = CARRY(!X1L66 # !X1_Cont_Finish[17]);


--X1L71 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[18]~1112 at LCCOMB_X20_Y3_N14
X1L71 = X1_Cont_Finish[18] & (X1L69 $ GND) # !X1_Cont_Finish[18] & !X1L69 & VCC;

--X1L72 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[18]~1113 at LCCOMB_X20_Y3_N14
X1L72 = CARRY(X1_Cont_Finish[18] & !X1L69);


--X1L74 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[19]~1114 at LCCOMB_X20_Y3_N16
X1L74 = X1_Cont_Finish[19] & !X1L72 # !X1_Cont_Finish[19] & (X1L72 # GND);

--X1L75 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[19]~1115 at LCCOMB_X20_Y3_N16
X1L75 = CARRY(!X1L72 # !X1_Cont_Finish[19]);


--X1L261 is Multi_Flash:u2|Flash_Controller:u1|reduce_or~111 at LCCOMB_X21_Y4_N10
X1L261 = X1_r_CMD[2] $ X1_r_CMD[0];


--X1L77 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[20]~1116 at LCCOMB_X20_Y3_N18
X1L77 = X1_Cont_Finish[20] & (X1L75 $ GND) # !X1_Cont_Finish[20] & !X1L75 & VCC;

--X1L78 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[20]~1117 at LCCOMB_X20_Y3_N18
X1L78 = CARRY(X1_Cont_Finish[20] & !X1L75);


--X1L80 is Multi_Flash:u2|Flash_Controller:u1|Cont_Finish[21]~1118 at LCCOMB_X20_Y3_N20
X1L80 = X1_Cont_Finish[21] $ X1L78;


--K1L158 is CMD_Decode:u5|Select~2960 at LCCOMB_X18_Y8_N2
K1L158 = W1L79 & K1_mFL_ST.011;


--K1L159 is CMD_Decode:u5|Select~2961 at LCCOMB_X18_Y8_N6
K1L159 = W1L79 & K1_mFL_ST.001;


--X1_Cont_DIV[1] is Multi_Flash:u2|Flash_Controller:u1|Cont_DIV[1] at LCFF_X23_Y3_N13
X1_Cont_DIV[1] = DFFEAS(X1L10, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--X1_Cont_DIV[0] is Multi_Flash:u2|Flash_Controller:u1|Cont_DIV[0] at LCFF_X23_Y3_N11
X1_Cont_DIV[0] = DFFEAS(X1L7, GLOBAL(A1L14), KEY[0],  ,  ,  ,  ,  ,  );


--X1L7 is Multi_Flash:u2|Flash_Controller:u1|Cont_DIV[0]~80 at LCCOMB_X23_Y3_N10
X1L7 = X1_Cont_DIV[0] $ VCC;

--X1L8 is Multi_Flash:u2|Flash_Controller:u1|Cont_DIV[0]~81 at LCCOMB_X23_Y3_N10
X1L8 = CARRY(X1_Cont_DIV[0]);


--X1L10 is Multi_Flash:u2|Flash_Controller:u1|Cont_DIV[1]~82 at LCCOMB_X23_Y3_N12
X1L10 = X1_Cont_DIV[1] & !X1L8 # !X1_Cont_DIV[1] & (X1L8 # GND);

--X1L11 is Multi_Flash:u2|Flash_Controller:u1|Cont_DIV[1]~83 at LCCOMB_X23_Y3_N12
X1L11 = CARRY(!X1L8 # !X1_Cont_DIV[1]);


--X1L13 is Multi_Flash:u2|Flash_Controller:u1|Cont_DIV[2]~84 at LCCOMB_X23_Y3_N14
X1L13 = X1_Cont_DIV[2] $ !X1L11;


--J1L131 is ps2_keyboard:u4|q~1254 at LCCOMB_X21_Y19_N14
J1L131 = KEY[0] & J1_q[8];


--J1_m1_state.m1_tx_rising_edge_marker is ps2_keyboard:u4|m1_state.m1_tx_rising_edge_marker at LCFF_X22_Y18_N21
J1_m1_state.m1_tx_rising_edge_marker = DFFEAS(J1L109, GLOBAL(A1L14),  ,  ,  ,  ,  ,  ,  );


--J1_m1_state.m1_rx_falling_edge_marker is ps2_keyboard:u4|m1_state.m1_rx_falling_edge_marker at LCFF_X22_Y18_N11
J1_m1_state.m1_rx_falling_edge_marker = DFFEAS(J1L110, GLOBAL(A1L14),  ,  ,  ,  ,  ,  ,  );


--J1L124 is ps2_keyboard:u4|q[4]~1255 at LCCOMB_X22_Y18_N0
J1L124 = J1_m1_state.m1_rx_falling_edge_marker # J1_m1_state.m1_tx_rising_edge_marker # !KEY[0];


--J1L132 is ps2_keyboard:u4|q~1256 at LCCOMB_X21_Y19_N28
J1L132 = KEY[0] & J1_q[7];


--J1L133 is ps2_keyboard:u4|q~1257 at LCCOMB_X21_Y19_N22
J1L133 = J1_q[6] & KEY[0];


--J1_q[9] is ps2_keyboard:u4|q[9] at LCFF_X22_Y18_N9
J1_q[9] = DFFEAS(J1L139, GLOBAL(A1L14),  ,  , J1L124,  ,  ,  ,  );


--J1L134 is ps2_keyboard:u4|q~1258 at LCCOMB_X21_Y19_N12
J1L134 = KEY[0] & J1_q[9];


--J1L135 is ps2_keyboard:u4|q~1259 at LCCOMB_X21_Y18_N2
J1L135 = KEY[0] & J1_q[4];


--J1L136 is ps2_keyboard:u4|q~1260 at LCCOMB_X21_Y18_N18
J1L136 = KEY[0] & J1_q[2];


--J1L91 is ps2_keyboard:u4|left_shift_key~23 at LCCOMB_X20_Y19_N0
J1L91 = J1_left_shift_key # J1L21 & J1L19 & !J1L257;


--J1L246 is ps2_keyboard:u4|right_shift_key~23 at LCCOMB_X20_Y19_N28
J1L246 = J1_right_shift_key # J1L10 & !J1L257 & J1L38;


--J1L137 is ps2_keyboard:u4|q~1261 at LCCOMB_X21_Y18_N24
J1L137 = J1_q[3] & KEY[0];


--J1L138 is ps2_keyboard:u4|q~1262 at LCCOMB_X21_Y19_N24
J1L138 = J1_q[5] & KEY[0];


--J1L74 is ps2_keyboard:u4|always5~4 at LCCOMB_X22_Y18_N22
J1L74 = J1_m1_state.m1_tx_rising_edge_marker # J1_m1_state.m1_rx_falling_edge_marker;


--J1L77 is ps2_keyboard:u4|bit_count[0]~142 at LCCOMB_X20_Y16_N0
J1L77 = J1L74 & (J1_bit_count[0] $ VCC) # !J1L74 & J1_bit_count[0] & VCC;

--J1L78 is ps2_keyboard:u4|bit_count[0]~143 at LCCOMB_X20_Y16_N0
J1L78 = CARRY(J1L74 & J1_bit_count[0]);


--J1L80 is ps2_keyboard:u4|bit_count[1]~144 at LCCOMB_X20_Y16_N2
J1L80 = J1_bit_count[1] & !J1L78 # !J1_bit_count[1] & (J1L78 # GND);

--J1L81 is ps2_keyboard:u4|bit_count[1]~145 at LCCOMB_X20_Y16_N2
J1L81 = CARRY(!J1L78 # !J1_bit_count[1]);


--J1L83 is ps2_keyboard:u4|bit_count[2]~146 at LCCOMB_X20_Y16_N4
J1L83 = J1_bit_count[2] & (J1L81 $ GND) # !J1_bit_count[2] & !J1L81 & VCC;

--J1L84 is ps2_keyboard:u4|bit_count[2]~147 at LCCOMB_X20_Y16_N4
J1L84 = CARRY(J1_bit_count[2] & !J1L81);


--J1_m1_state.m1_rx_clk_h is ps2_keyboard:u4|m1_state.m1_rx_clk_h at LCFF_X22_Y18_N5
J1_m1_state.m1_rx_clk_h = DFFEAS(J1L112, GLOBAL(A1L14),  ,  ,  ,  ,  ,  ,  );


--J1_ps2_clk_s is ps2_keyboard:u4|ps2_clk_s at LCFF_X22_Y19_N17
J1_ps2_clk_s = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  ,  , PS2_CLK,  ,  , VCC);


--J1L86 is ps2_keyboard:u4|bit_count[3]~148 at LCCOMB_X22_Y19_N16
J1L86 = J1_m1_state.m1_rx_clk_h # !J1_ps2_clk_s;


--J1_timer_60usec_count[0] is ps2_keyboard:u4|timer_60usec_count[0] at LCFF_X21_Y16_N5
J1_timer_60usec_count[0] = DFFEAS(J1L288, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1_timer_60usec_count[2] is ps2_keyboard:u4|timer_60usec_count[2] at LCFF_X21_Y16_N9
J1_timer_60usec_count[2] = DFFEAS(J1L294, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1_timer_60usec_count[1] is ps2_keyboard:u4|timer_60usec_count[1] at LCFF_X21_Y16_N7
J1_timer_60usec_count[1] = DFFEAS(J1L291, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1_timer_60usec_count[3] is ps2_keyboard:u4|timer_60usec_count[3] at LCFF_X21_Y16_N11
J1_timer_60usec_count[3] = DFFEAS(J1L297, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1L323 is ps2_keyboard:u4|timer_60usec_done~152 at LCCOMB_X21_Y16_N30
J1L323 = !J1_timer_60usec_count[1] & J1_timer_60usec_count[2] & J1_timer_60usec_count[0] & !J1_timer_60usec_count[3];


--J1_timer_60usec_count[7] is ps2_keyboard:u4|timer_60usec_count[7] at LCFF_X21_Y16_N19
J1_timer_60usec_count[7] = DFFEAS(J1L309, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1_timer_60usec_count[4] is ps2_keyboard:u4|timer_60usec_count[4] at LCFF_X21_Y16_N13
J1_timer_60usec_count[4] = DFFEAS(J1L300, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1_timer_60usec_count[5] is ps2_keyboard:u4|timer_60usec_count[5] at LCFF_X21_Y16_N15
J1_timer_60usec_count[5] = DFFEAS(J1L303, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1_timer_60usec_count[6] is ps2_keyboard:u4|timer_60usec_count[6] at LCFF_X21_Y16_N17
J1_timer_60usec_count[6] = DFFEAS(J1L306, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1L324 is ps2_keyboard:u4|timer_60usec_done~153 at LCCOMB_X21_Y16_N2
J1L324 = !J1_timer_60usec_count[4] & !J1_timer_60usec_count[5] & !J1_timer_60usec_count[6] & J1_timer_60usec_count[7];


--J1_timer_60usec_count[8] is ps2_keyboard:u4|timer_60usec_count[8] at LCFF_X21_Y16_N21
J1_timer_60usec_count[8] = DFFEAS(J1L312, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1_timer_60usec_count[9] is ps2_keyboard:u4|timer_60usec_count[9] at LCFF_X21_Y16_N23
J1_timer_60usec_count[9] = DFFEAS(J1L315, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1_timer_60usec_count[11] is ps2_keyboard:u4|timer_60usec_count[11] at LCFF_X21_Y16_N27
J1_timer_60usec_count[11] = DFFEAS(J1L321, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1_timer_60usec_count[10] is ps2_keyboard:u4|timer_60usec_count[10] at LCFF_X21_Y16_N25
J1_timer_60usec_count[10] = DFFEAS(J1L318, GLOBAL(A1L14),  ,  ,  ,  ,  , J1L183,  );


--J1L325 is ps2_keyboard:u4|timer_60usec_done~154 at LCCOMB_X21_Y16_N0
J1L325 = !J1_timer_60usec_count[10] & J1_timer_60usec_count[11] & J1_timer_60usec_count[8] & J1_timer_60usec_count[9];


--J1L326 is ps2_keyboard:u4|timer_60usec_done~155 at LCCOMB_X21_Y16_N28
J1L326 = J1L324 & J1L325 & J1L323;


--J1_m1_state.m1_tx_wait_keyboard_ack is ps2_keyboard:u4|m1_state.m1_tx_wait_keyboard_ack at LCFF_X22_Y18_N15
J1_m1_state.m1_tx_wait_keyboard_ack = DFFEAS(J1L113, GLOBAL(A1L14),  ,  ,  ,  ,  , !KEY[0],  );


--J1L87 is ps2_keyboard:u4|bit_count[3]~149 at LCCOMB_X20_Y16_N12
J1L87 = J1_m1_state.m1_tx_wait_keyboard_ack # J1L249 # J1L326 & !J1L86;


--J1L88 is ps2_keyboard:u4|bit_count[3]~150 at LCCOMB_X20_Y16_N6
J1L88 = J1L84 $ J1_bit_count[3];


--MB1L10 is I2C_AV_Config:u10|I2C_Controller:u0|ACK3~215 at LCCOMB_X19_Y23_N14
MB1L10 = MB1L43Q & MB1L58Q & (MB1L40 # MB1L59);


--MB1L74 is I2C_AV_Config:u10|I2C_Controller:u0|Select~1118 at LCCOMB_X20_Y23_N18
MB1L74 = MB1L43Q & A1L225 & !MB1L49Q # !MB1L43Q & (MB1_ACK1);


--MB1L2 is I2C_AV_Config:u10|I2C_Controller:u0|ACK1~170 at LCCOMB_X20_Y23_N22
MB1L2 = MB1L55Q & MB1L58Q & (MB1L49Q $ !MB1L52Q);


--MB1L3 is I2C_AV_Config:u10|I2C_Controller:u0|ACK1~171 at LCCOMB_X20_Y23_N2
MB1L3 = MB1L46Q & (MB1L2 & (MB1L74) # !MB1L2 & MB1_ACK1) # !MB1L46Q & (MB1_ACK1);


--MB1L6 is I2C_AV_Config:u10|I2C_Controller:u0|ACK2~251 at LCCOMB_X20_Y23_N20
MB1L6 = MB1L43Q & (!MB1L55Q # !MB1L49Q) # !MB1L43Q & (MB1L49Q # MB1L55Q) # !MB1L58Q;


--P1L21 is I2C_AV_Config:u10|Select~137 at LCCOMB_X20_Y23_N16
P1L21 = !P1_mSetup_ST.10 & (MB1_END # P1L90 # !P1_mSetup_ST.01);


--K1_oSDR_DATA[0] is CMD_Decode:u5|oSDR_DATA[0] at LCFF_X5_Y6_N19
K1_oSDR_DATA[0] = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  , K1L419, K1_CMD_Tmp[8],  ,  , VCC);


--Y1L35 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[0]~240 at LCCOMB_X5_Y6_N26
Y1L35 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[0];


--K1_oSDR_DATA[1] is CMD_Decode:u5|oSDR_DATA[1] at LCFF_X5_Y7_N7
K1_oSDR_DATA[1] = DFFEAS(K1L463, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L36 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[1]~241 at LCCOMB_X5_Y7_N12
Y1L36 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[1];


--K1_oSDR_DATA[2] is CMD_Decode:u5|oSDR_DATA[2] at LCFF_X5_Y6_N31
K1_oSDR_DATA[2] = DFFEAS(K1L465, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L37 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[2]~242 at LCCOMB_X5_Y6_N28
Y1L37 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[2];


--K1_oSDR_DATA[3] is CMD_Decode:u5|oSDR_DATA[3] at LCFF_X5_Y6_N3
K1_oSDR_DATA[3] = DFFEAS(K1L467, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L38 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[3]~243 at LCCOMB_X5_Y6_N10
Y1L38 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[3];


--K1_oSDR_DATA[4] is CMD_Decode:u5|oSDR_DATA[4] at LCFF_X5_Y6_N23
K1_oSDR_DATA[4] = DFFEAS(K1L469, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L39 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[4]~244 at LCCOMB_X5_Y6_N6
Y1L39 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[4];


--K1_oSDR_DATA[5] is CMD_Decode:u5|oSDR_DATA[5] at LCFF_X5_Y6_N13
K1_oSDR_DATA[5] = DFFEAS(K1L471, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L40 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[5]~245 at LCCOMB_X5_Y6_N8
Y1L40 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[5];


--K1_oSDR_DATA[6] is CMD_Decode:u5|oSDR_DATA[6] at LCFF_X12_Y6_N31
K1_oSDR_DATA[6] = DFFEAS(K1L473, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L41 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[6]~246 at LCCOMB_X12_Y6_N0
Y1L41 = !K1_oSDR_Select[0] & !K1_oSDR_Select[1] & K1_oSDR_DATA[6];


--K1_oSDR_DATA[7] is CMD_Decode:u5|oSDR_DATA[7] at LCFF_X6_Y8_N31
K1_oSDR_DATA[7] = DFFEAS(K1L475, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L42 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[7]~247 at LCCOMB_X6_Y8_N22
Y1L42 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[7];


--K1_oSDR_DATA[8] is CMD_Decode:u5|oSDR_DATA[8] at LCFF_X6_Y8_N19
K1_oSDR_DATA[8] = DFFEAS(K1L477, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L43 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[8]~248 at LCCOMB_X6_Y8_N12
Y1L43 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[8];


--K1_oSDR_DATA[9] is CMD_Decode:u5|oSDR_DATA[9] at LCFF_X6_Y8_N21
K1_oSDR_DATA[9] = DFFEAS(K1L479, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L44 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[9]~249 at LCCOMB_X6_Y8_N26
Y1L44 = K1_oSDR_DATA[9] & !K1_oSDR_Select[0] & !K1_oSDR_Select[1];


--K1_oSDR_DATA[10] is CMD_Decode:u5|oSDR_DATA[10] at LCFF_X6_Y8_N11
K1_oSDR_DATA[10] = DFFEAS(K1L481, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L45 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[10]~250 at LCCOMB_X6_Y8_N0
Y1L45 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[10];


--K1_oSDR_DATA[11] is CMD_Decode:u5|oSDR_DATA[11] at LCFF_X6_Y8_N29
K1_oSDR_DATA[11] = DFFEAS(K1L483, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L46 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[11]~251 at LCCOMB_X6_Y8_N6
Y1L46 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[11];


--K1_oSDR_DATA[12] is CMD_Decode:u5|oSDR_DATA[12] at LCFF_X5_Y8_N23
K1_oSDR_DATA[12] = DFFEAS(K1L485, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L47 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[12]~252 at LCCOMB_X5_Y8_N10
Y1L47 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[12];


--K1_oSDR_DATA[13] is CMD_Decode:u5|oSDR_DATA[13] at LCFF_X5_Y8_N13
K1_oSDR_DATA[13] = DFFEAS(K1L487, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L48 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[13]~253 at LCCOMB_X5_Y8_N6
Y1L48 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[13];


--K1_oSDR_DATA[14] is CMD_Decode:u5|oSDR_DATA[14] at LCFF_X10_Y7_N11
K1_oSDR_DATA[14] = DFFEAS(K1L489, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L49 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[14]~254 at LCCOMB_X10_Y7_N30
Y1L49 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[14];


--K1_oSDR_DATA[15] is CMD_Decode:u5|oSDR_DATA[15] at LCFF_X5_Y8_N27
K1_oSDR_DATA[15] = DFFEAS(K1L491, GLOBAL(A1L14),  ,  , K1L419,  ,  ,  ,  );


--Y1L50 is Multi_Sdram:u3|Sdram_Multiplexer:u0|oSDR_DATA[15]~255 at LCCOMB_X5_Y8_N0
Y1L50 = !K1_oSDR_Select[1] & !K1_oSDR_Select[0] & K1_oSDR_DATA[15];


--P1_mI2C_DATA[9] is I2C_AV_Config:u10|mI2C_DATA[9] at LCFF_X20_Y22_N31
P1_mI2C_DATA[9] = DFFEAS(P1L92, GLOBAL(P1L73),  ,  , P1L85,  ,  ,  ,  );


--P1_mI2C_DATA[2] is I2C_AV_Config:u10|mI2C_DATA[2] at LCFF_X20_Y22_N15
P1_mI2C_DATA[2] = DFFEAS(P1L1, GLOBAL(P1L73),  ,  , P1L85,  ,  ,  ,  );


--P1_mI2C_DATA[1] is I2C_AV_Config:u10|mI2C_DATA[1] at LCFF_X20_Y22_N1
P1_mI2C_DATA[1] = DFFEAS(P1L93, GLOBAL(P1L73),  ,  , P1L85,  ,  ,  ,  );


--P1_mI2C_DATA[7] is I2C_AV_Config:u10|mI2C_DATA[7] at LCFF_X20_Y22_N13
P1_mI2C_DATA[7] = DFFEAS(P1L2, GLOBAL(P1L73),  ,  , P1L85,  ,  ,  ,  );


--P1_mI2C_DATA[0] is I2C_AV_Config:u10|mI2C_DATA[0] at LCFF_X20_Y22_N19
P1_mI2C_DATA[0] = DFFEAS(P1L94, GLOBAL(P1L73),  ,  , P1L85,  ,  ,  ,  );


--P1_mI2C_DATA[11] is I2C_AV_Config:u10|mI2C_DATA[11] at LCFF_X20_Y22_N25
P1_mI2C_DATA[11] = DFFEAS(P1L95, GLOBAL(P1L73),  ,  , P1L85,  ,  ,  ,  );


--P1_mI2C_DATA[10] is I2C_AV_Config:u10|mI2C_DATA[10] at LCFF_X20_Y22_N23
P1_mI2C_DATA[10] = DFFEAS(P1L96, GLOBAL(P1L73),  ,  , P1L85,  ,  ,  ,  );


--P1_mI2C_DATA[4] is I2C_AV_Config:u10|mI2C_DATA[4] at LCFF_X20_Y22_N5
P1_mI2C_DATA[4] = DFFEAS(P1L97, GLOBAL(P1L73),  ,  , P1L85,  ,  ,  ,  );


--P1_mI2C_DATA[6] is I2C_AV_Config:u10|mI2C_DATA[6] at LCFF_X20_Y22_N9
P1_mI2C_DATA[6] = DFFEAS(P1L98, GLOBAL(P1L73),  ,  , P1L85,  ,  ,  ,  );


--P1_mI2C_DATA[12] is I2C_AV_Config:u10|mI2C_DATA[12] at LCFF_X20_Y22_N11
P1_mI2C_DATA[12] = DFFEAS(P1L3, GLOBAL(P1L73),  ,  , P1L85,  ,  ,  ,  );


--U1L25 is USB_JTAG:u1|JTAG_REC:u0|rCont[2]~10 at LCCOMB_X10_Y18_N12
U1L25 = U1_rCont[2] $ (U1_rCont[0] & U1_rCont[1]);


--U1L23 is USB_JTAG:u1|JTAG_REC:u0|rCont[1]~11 at LCCOMB_X10_Y18_N2
U1L23 = U1_rCont[0] $ U1_rCont[1];


--Z1L116 is Multi_Sdram:u3|Sdram_Controller:u1|ST[8]~1538 at LCCOMB_X9_Y8_N28
Z1L116 = !Z1_ST[0] & (Z1_Pre_RD # !Y1L51);


--Z1L11 is Multi_Sdram:u3|Sdram_Controller:u1|CMD[1]~763 at LCCOMB_X11_Y8_N20
Z1L11 = Z1L50 & !Z1_ST[1] & !Z1L113;


--Z1L117 is Multi_Sdram:u3|Sdram_Controller:u1|Select~129 at LCCOMB_X9_Y8_N26
Z1L117 = !Z1_Pre_RD & Y1L51 & !Z1_ST[0];


--AB1_rp_shift[1] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[1] at LCFF_X9_Y9_N23
AB1_rp_shift[1] = DFFEAS(AB1L116, GLOBAL(S1L2), KEY[0],  , AB1L112,  ,  ,  ,  );


--AB1L115 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift~914 at LCCOMB_X9_Y9_N10
AB1L115 = !BB1_INIT_REQ & (AB1_rp_shift[1] # AB1_command_done & !AB1_command_delay[0]);


--AB1_command_delay[1] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[1] at LCFF_X10_Y9_N31
AB1_command_delay[1] = DFFEAS(AB1L77, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L76 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay~332 at LCCOMB_X9_Y9_N14
AB1L76 = !BB1_INIT_REQ & (AB1_do_reada # AB1_command_delay[1] # !AB1L121);


--AB1L98 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read~107 at LCCOMB_X9_Y9_N18
AB1L98 = AB1L68 # !AB1_ex_write & !AB1_ex_read # !Z1_PM_STOP;


--AB1L99 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_read~108 at LCCOMB_X9_Y9_N4
AB1L99 = AB1L98 & (AB1_ex_read # AB1L60 & BB1_READA);


--AB1L58 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|always0~13 at LCCOMB_X9_Y8_N8
AB1L58 = BB1_WRITEA & !BB1_REF_REQ & AB1L59;


--AB1L101 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|ex_write~107 at LCCOMB_X9_Y9_N6
AB1L101 = AB1L98 & (AB1L58 # AB1_ex_write);


--BB1L65 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]~1071 at LCCOMB_X7_Y8_N0
BB1L65 = BB1_init_timer[0] $ VCC;

--BB1L66 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[0]~1072 at LCCOMB_X7_Y8_N0
BB1L66 = CARRY(BB1_init_timer[0]);


--BB1L68 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1]~1073 at LCCOMB_X7_Y8_N2
BB1L68 = BB1_init_timer[1] & !BB1L66 # !BB1_init_timer[1] & (BB1L66 # GND);

--BB1L69 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[1]~1074 at LCCOMB_X7_Y8_N2
BB1L69 = CARRY(!BB1L66 # !BB1_init_timer[1]);


--BB1L71 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]~1075 at LCCOMB_X7_Y8_N4
BB1L71 = BB1_init_timer[2] & (BB1L69 $ GND) # !BB1_init_timer[2] & !BB1L69 & VCC;

--BB1L72 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[2]~1076 at LCCOMB_X7_Y8_N4
BB1L72 = CARRY(BB1_init_timer[2] & !BB1L69);


--BB1L74 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]~1077 at LCCOMB_X7_Y8_N6
BB1L74 = BB1_init_timer[3] & !BB1L72 # !BB1_init_timer[3] & (BB1L72 # GND);

--BB1L75 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[3]~1078 at LCCOMB_X7_Y8_N6
BB1L75 = CARRY(!BB1L72 # !BB1_init_timer[3]);


--BB1L77 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]~1079 at LCCOMB_X7_Y8_N8
BB1L77 = BB1_init_timer[4] & (BB1L75 $ GND) # !BB1_init_timer[4] & !BB1L75 & VCC;

--BB1L78 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[4]~1080 at LCCOMB_X7_Y8_N8
BB1L78 = CARRY(BB1_init_timer[4] & !BB1L75);


--BB1L80 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]~1081 at LCCOMB_X7_Y8_N10
BB1L80 = BB1_init_timer[5] & !BB1L78 # !BB1_init_timer[5] & (BB1L78 # GND);

--BB1L81 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[5]~1082 at LCCOMB_X7_Y8_N10
BB1L81 = CARRY(!BB1L78 # !BB1_init_timer[5]);


--BB1L83 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]~1083 at LCCOMB_X7_Y8_N12
BB1L83 = BB1_init_timer[6] & (BB1L81 $ GND) # !BB1_init_timer[6] & !BB1L81 & VCC;

--BB1L84 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[6]~1084 at LCCOMB_X7_Y8_N12
BB1L84 = CARRY(BB1_init_timer[6] & !BB1L81);


--BB1L86 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]~1085 at LCCOMB_X7_Y8_N14
BB1L86 = BB1_init_timer[7] & !BB1L84 # !BB1_init_timer[7] & (BB1L84 # GND);

--BB1L87 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[7]~1086 at LCCOMB_X7_Y8_N14
BB1L87 = CARRY(!BB1L84 # !BB1_init_timer[7]);


--BB1L89 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]~1087 at LCCOMB_X7_Y8_N16
BB1L89 = BB1_init_timer[8] & (BB1L87 $ GND) # !BB1_init_timer[8] & !BB1L87 & VCC;

--BB1L90 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[8]~1088 at LCCOMB_X7_Y8_N16
BB1L90 = CARRY(BB1_init_timer[8] & !BB1L87);


--BB1L92 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]~1089 at LCCOMB_X7_Y8_N18
BB1L92 = BB1_init_timer[9] & !BB1L90 # !BB1_init_timer[9] & (BB1L90 # GND);

--BB1L93 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[9]~1090 at LCCOMB_X7_Y8_N18
BB1L93 = CARRY(!BB1L90 # !BB1_init_timer[9]);


--BB1L20 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LessThan~424 at LCCOMB_X8_Y8_N6
BB1L20 = !BB1_init_timer[2] & !BB1_init_timer[0] & !BB1_init_timer[1];


--BB1L21 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LessThan~425 at LCCOMB_X8_Y8_N20
BB1L21 = BB1L13 & (BB1L20 # !BB1_init_timer[3]) # !BB1_init_timer[7];


--BB1L22 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LessThan~426 at LCCOMB_X8_Y8_N4
BB1L22 = !BB1_init_timer[8] & BB1L21 # !BB1L17 # !BB1_init_timer[9];


--BB1L23 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|LessThan~427 at LCCOMB_X8_Y8_N8
BB1L23 = !BB1_init_timer[15] & (BB1L22 & !BB1_init_timer[13] # !BB1_init_timer[14]);


--BB1L95 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10]~1091 at LCCOMB_X7_Y8_N20
BB1L95 = BB1_init_timer[10] & (BB1L93 $ GND) # !BB1_init_timer[10] & !BB1L93 & VCC;

--BB1L96 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[10]~1092 at LCCOMB_X7_Y8_N20
BB1L96 = CARRY(BB1_init_timer[10] & !BB1L93);


--BB1L98 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11]~1093 at LCCOMB_X7_Y8_N22
BB1L98 = BB1_init_timer[11] & !BB1L96 # !BB1_init_timer[11] & (BB1L96 # GND);

--BB1L99 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[11]~1094 at LCCOMB_X7_Y8_N22
BB1L99 = CARRY(!BB1L96 # !BB1_init_timer[11]);


--BB1L101 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12]~1095 at LCCOMB_X7_Y8_N24
BB1L101 = BB1_init_timer[12] & (BB1L99 $ GND) # !BB1_init_timer[12] & !BB1L99 & VCC;

--BB1L102 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[12]~1096 at LCCOMB_X7_Y8_N24
BB1L102 = CARRY(BB1_init_timer[12] & !BB1L99);


--BB1L104 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13]~1097 at LCCOMB_X7_Y8_N26
BB1L104 = BB1_init_timer[13] & !BB1L102 # !BB1_init_timer[13] & (BB1L102 # GND);

--BB1L105 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[13]~1098 at LCCOMB_X7_Y8_N26
BB1L105 = CARRY(!BB1L102 # !BB1_init_timer[13]);


--BB1L107 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14]~1099 at LCCOMB_X7_Y8_N28
BB1L107 = BB1_init_timer[14] & (BB1L105 $ GND) # !BB1_init_timer[14] & !BB1L105 & VCC;

--BB1L108 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[14]~1100 at LCCOMB_X7_Y8_N28
BB1L108 = CARRY(BB1_init_timer[14] & !BB1L105);


--BB1L110 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|init_timer[15]~1101 at LCCOMB_X7_Y8_N30
BB1L110 = BB1L108 $ BB1_init_timer[15];


--BB1L114 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]~251 at LCCOMB_X14_Y10_N0
BB1L114 = BB1_timer[0] $ VCC;

--BB1L115 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[0]~252 at LCCOMB_X14_Y10_N0
BB1L115 = CARRY(BB1_timer[0]);


--BB1L33 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|REF_REQ~23 at LCCOMB_X10_Y9_N24
BB1L33 = BB1_INIT_REQ # AB1_REF_ACK;


--BB1L117 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]~253 at LCCOMB_X14_Y10_N2
BB1L117 = BB1_timer[1] & BB1L115 & VCC # !BB1_timer[1] & !BB1L115;

--BB1L118 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[1]~254 at LCCOMB_X14_Y10_N2
BB1L118 = CARRY(!BB1_timer[1] & !BB1L115);


--BB1L120 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]~255 at LCCOMB_X14_Y10_N4
BB1L120 = BB1_timer[2] & (GND # !BB1L118) # !BB1_timer[2] & (BB1L118 $ GND);

--BB1L121 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[2]~256 at LCCOMB_X14_Y10_N4
BB1L121 = CARRY(BB1_timer[2] # !BB1L118);


--BB1L123 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]~257 at LCCOMB_X14_Y10_N6
BB1L123 = BB1_timer[3] & BB1L121 & VCC # !BB1_timer[3] & !BB1L121;

--BB1L124 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[3]~258 at LCCOMB_X14_Y10_N6
BB1L124 = CARRY(!BB1_timer[3] & !BB1L121);


--BB1L126 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]~259 at LCCOMB_X14_Y10_N8
BB1L126 = BB1_timer[4] & (GND # !BB1L124) # !BB1_timer[4] & (BB1L124 $ GND);

--BB1L127 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[4]~260 at LCCOMB_X14_Y10_N8
BB1L127 = CARRY(BB1_timer[4] # !BB1L124);


--BB1L129 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[5]~261 at LCCOMB_X14_Y10_N10
BB1L129 = BB1_timer[5] & BB1L127 & VCC # !BB1_timer[5] & !BB1L127;

--BB1L130 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[5]~262 at LCCOMB_X14_Y10_N10
BB1L130 = CARRY(!BB1_timer[5] & !BB1L127);


--BB1L132 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[6]~263 at LCCOMB_X14_Y10_N12
BB1L132 = BB1_timer[6] & (GND # !BB1L130) # !BB1_timer[6] & (BB1L130 $ GND);

--BB1L133 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[6]~264 at LCCOMB_X14_Y10_N12
BB1L133 = CARRY(BB1_timer[6] # !BB1L130);


--BB1L135 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]~265 at LCCOMB_X14_Y10_N14
BB1L135 = BB1_timer[7] & BB1L133 & VCC # !BB1_timer[7] & !BB1L133;

--BB1L136 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[7]~266 at LCCOMB_X14_Y10_N14
BB1L136 = CARRY(!BB1_timer[7] & !BB1L133);


--BB1L138 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[8]~267 at LCCOMB_X14_Y10_N16
BB1L138 = BB1_timer[8] & (GND # !BB1L136) # !BB1_timer[8] & (BB1L136 $ GND);

--BB1L139 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[8]~268 at LCCOMB_X14_Y10_N16
BB1L139 = CARRY(BB1_timer[8] # !BB1L136);


--BB1L141 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]~269 at LCCOMB_X14_Y10_N18
BB1L141 = BB1_timer[9] & BB1L139 & VCC # !BB1_timer[9] & !BB1L139;

--BB1L142 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[9]~270 at LCCOMB_X14_Y10_N18
BB1L142 = CARRY(!BB1_timer[9] & !BB1L139);


--BB1L144 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[10]~271 at LCCOMB_X14_Y10_N20
BB1L144 = BB1_timer[10] & (GND # !BB1L142) # !BB1_timer[10] & (BB1L142 $ GND);

--BB1L145 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[10]~272 at LCCOMB_X14_Y10_N20
BB1L145 = CARRY(BB1_timer[10] # !BB1L142);


--BB1L147 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]~273 at LCCOMB_X14_Y10_N22
BB1L147 = BB1_timer[11] & BB1L145 & VCC # !BB1_timer[11] & !BB1L145;

--BB1L148 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[11]~274 at LCCOMB_X14_Y10_N22
BB1L148 = CARRY(!BB1_timer[11] & !BB1L145);


--BB1L150 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[12]~275 at LCCOMB_X14_Y10_N24
BB1L150 = BB1_timer[12] & (GND # !BB1L148) # !BB1_timer[12] & (BB1L148 $ GND);

--BB1L151 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[12]~276 at LCCOMB_X14_Y10_N24
BB1L151 = CARRY(BB1_timer[12] # !BB1L148);


--BB1L153 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]~277 at LCCOMB_X14_Y10_N26
BB1L153 = BB1_timer[13] & BB1L151 & VCC # !BB1_timer[13] & !BB1L151;

--BB1L154 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[13]~278 at LCCOMB_X14_Y10_N26
BB1L154 = CARRY(!BB1_timer[13] & !BB1L151);


--BB1L156 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]~279 at LCCOMB_X14_Y10_N28
BB1L156 = BB1_timer[14] & (GND # !BB1L154) # !BB1_timer[14] & (BB1L154 $ GND);

--BB1L157 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[14]~280 at LCCOMB_X14_Y10_N28
BB1L157 = CARRY(BB1_timer[14] # !BB1L154);


--BB1L159 is Multi_Sdram:u3|Sdram_Controller:u1|control_interface:control1|timer[15]~281 at LCCOMB_X14_Y10_N30
BB1L159 = BB1L157 $ !BB1_timer[15];


--AB1L21 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK~55 at LCCOMB_X10_Y9_N12
AB1L21 = AB1_do_refresh & (BB1_REF_REQ # AB1_REF_ACK & AB1L64) # !AB1_do_refresh & (AB1_REF_ACK & AB1L64);


--Z1L177 is Multi_Sdram:u3|Sdram_Controller:u1|mDONE~69 at LCCOMB_X10_Y8_N24
Z1L177 = Z1L45 & (Z1_mDONE # !Z1_ST[0] & Z1L55);


--Y1L9 is Multi_Sdram:u3|Sdram_Multiplexer:u0|ST~145 at LCCOMB_X10_Y8_N28
Y1L9 = !Y1_ST.11 & (K1_oSDR_Select[1] # K1_oSDR_Select[0]);


--J1_timer_5usec_count[0] is ps2_keyboard:u4|timer_5usec_count[0] at LCFF_X22_Y17_N13
J1_timer_5usec_count[0] = DFFEAS(J1L260, GLOBAL(A1L14),  ,  ,  ,  ,  , !J1_m1_state.m1_tx_wait_clk_h,  );


--J1_timer_5usec_count[1] is ps2_keyboard:u4|timer_5usec_count[1] at LCFF_X22_Y17_N15
J1_timer_5usec_count[1] = DFFEAS(J1L263, GLOBAL(A1L14),  ,  ,  ,  ,  , !J1_m1_state.m1_tx_wait_clk_h,  );


--J1L283 is ps2_keyboard:u4|timer_5usec_done~117 at LCCOMB_X22_Y17_N6
J1L283 = !J1_timer_5usec_count[1] & J1_timer_5usec_count[0];


--J1_timer_5usec_count[3] is ps2_keyboard:u4|timer_5usec_count[3] at LCFF_X22_Y17_N19
J1_timer_5usec_count[3] = DFFEAS(J1L269, GLOBAL(A1L14),  ,  ,  ,  ,  , !J1_m1_state.m1_tx_wait_clk_h,  );


--J1_timer_5usec_count[4] is ps2_keyboard:u4|timer_5usec_count[4] at LCFF_X22_Y17_N21
J1_timer_5usec_count[4] = DFFEAS(J1L272, GLOBAL(A1L14),  ,  ,  ,  ,  , !J1_m1_state.m1_tx_wait_clk_h,  );


--J1_timer_5usec_count[5] is ps2_keyboard:u4|timer_5usec_count[5] at LCFF_X22_Y17_N23
J1_timer_5usec_count[5] = DFFEAS(J1L275, GLOBAL(A1L14),  ,  ,  ,  ,  , !J1_m1_state.m1_tx_wait_clk_h,  );


--J1_timer_5usec_count[7] is ps2_keyboard:u4|timer_5usec_count[7] at LCFF_X22_Y17_N27
J1_timer_5usec_count[7] = DFFEAS(J1L281, GLOBAL(A1L14),  ,  ,  ,  ,  , !J1_m1_state.m1_tx_wait_clk_h,  );


--J1_timer_5usec_count[6] is ps2_keyboard:u4|timer_5usec_count[6] at LCFF_X22_Y17_N25
J1_timer_5usec_count[6] = DFFEAS(J1L278, GLOBAL(A1L14),  ,  ,  ,  ,  , !J1_m1_state.m1_tx_wait_clk_h,  );


--J1L284 is ps2_keyboard:u4|timer_5usec_done~118 at LCCOMB_X22_Y17_N0
J1L284 = J1_timer_5usec_count[4] & J1_timer_5usec_count[7] & !J1_timer_5usec_count[6] & J1_timer_5usec_count[5];


--J1_timer_5usec_count[2] is ps2_keyboard:u4|timer_5usec_count[2] at LCFF_X22_Y17_N17
J1_timer_5usec_count[2] = DFFEAS(J1L266, GLOBAL(A1L14),  ,  ,  ,  ,  , !J1_m1_state.m1_tx_wait_clk_h,  );


--J1L285 is ps2_keyboard:u4|timer_5usec_done~119 at LCCOMB_X22_Y17_N8
J1L285 = J1L283 & J1L284 & !J1_timer_5usec_count[2] & J1_timer_5usec_count[3];


--J1_m1_state.m1_tx_wait_clk_h is ps2_keyboard:u4|m1_state.m1_tx_wait_clk_h at LCFF_X22_Y18_N17
J1_m1_state.m1_tx_wait_clk_h = DFFEAS(J1L97, GLOBAL(A1L14),  ,  ,  ,  ,  , !KEY[0],  );


--J1L109 is ps2_keyboard:u4|m1_state~204 at LCCOMB_X22_Y18_N20
J1L109 = J1_m1_state.m1_tx_wait_clk_h & J1L285 & J1_ps2_clk_s & KEY[0];


--J1L110 is ps2_keyboard:u4|m1_state~205 at LCCOMB_X22_Y18_N10
J1L110 = !J1_m1_state.m1_rx_clk_h & !J1_ps2_clk_s & KEY[0];


--J1_q[10] is ps2_keyboard:u4|q[10] at LCFF_X22_Y18_N13
J1_q[10] = DFFEAS(J1L140, GLOBAL(A1L14),  ,  , J1L124,  ,  ,  ,  );


--J1L139 is ps2_keyboard:u4|q~1263 at LCCOMB_X22_Y18_N8
J1L139 = KEY[0] & J1_q[10];


--J1_m1_state.m1_rx_rising_edge_marker is ps2_keyboard:u4|m1_state.m1_rx_rising_edge_marker at LCFF_X22_Y18_N31
J1_m1_state.m1_rx_rising_edge_marker = DFFEAS(J1L114, GLOBAL(A1L14),  ,  ,  ,  ,  ,  ,  );


--J1_ps2_data_s is ps2_keyboard:u4|ps2_data_s at LCFF_X22_Y19_N9
J1_ps2_data_s = DFFEAS(UNCONNECTED_DATAIN, GLOBAL(A1L14),  ,  ,  , PS2_DAT,  ,  , VCC);


--J1_m1_state.m1_tx_error_no_keyboard_ack is ps2_keyboard:u4|m1_state.m1_tx_error_no_keyboard_ack at LCFF_X22_Y18_N29
J1_m1_state.m1_tx_error_no_keyboard_ack = DFFEAS(J1L96, GLOBAL(A1L14),  ,  ,  ,  ,  , !KEY[0],  );


--J1_m1_state.m1_tx_done_recovery is ps2_keyboard:u4|m1_state.m1_tx_done_recovery at LCFF_X22_Y18_N25
J1_m1_state.m1_tx_done_recovery = DFFEAS(J1L95, GLOBAL(A1L14),  ,  ,  ,  ,  , !KEY[0],  );


--J1L111 is ps2_keyboard:u4|m1_state~206 at LCCOMB_X22_Y19_N8
J1L111 = J1_ps2_data_s & (J1_m1_state.m1_tx_done_recovery # J1_m1_state.m1_tx_error_no_keyboard_ack) # !J1_m1_state.m1_rx_clk_h;


--J1L112 is ps2_keyboard:u4|m1_state~207 at LCCOMB_X22_Y18_N4
J1L112 = KEY[0] & !J1_m1_state.m1_rx_rising_edge_marker & (!J1_ps2_clk_s # !J1L111);


--J1L288 is ps2_keyboard:u4|timer_60usec_count[0]~158 at LCCOMB_X21_Y16_N4
J1L288 = J1L326 & J1_timer_60usec_count[0] & VCC # !J1L326 & (J1_timer_60usec_count[0] $ VCC);

--J1L289 is ps2_keyboard:u4|timer_60usec_count[0]~159 at LCCOMB_X21_Y16_N4
J1L289 = CARRY(!J1L326 & J1_timer_60usec_count[0]);


--J1_m1_state.m1_rx_clk_l is ps2_keyboard:u4|m1_state.m1_rx_clk_l at LCFF_X22_Y18_N3
J1_m1_state.m1_rx_clk_l = DFFEAS(J1L92, GLOBAL(A1L14),  ,  ,  ,  ,  , !KEY[0],  );


--J1L183 is ps2_keyboard:u4|reduce_or~0 at LCCOMB_X22_Y18_N6
J1L183 = J1_m1_state.m1_rx_clk_h & !J1_m1_state.m1_rx_clk_l;


--J1L291 is ps2_keyboard:u4|timer_60usec_count[1]~160 at LCCOMB_X21_Y16_N6
J1L291 = J1_timer_60usec_count[1] & !J1L289 # !J1_timer_60usec_count[1] & (J1L289 # GND);

--J1L292 is ps2_keyboard:u4|timer_60usec_count[1]~161 at LCCOMB_X21_Y16_N6
J1L292 = CARRY(!J1L289 # !J1_timer_60usec_count[1]);


--J1L294 is ps2_keyboard:u4|timer_60usec_count[2]~162 at LCCOMB_X21_Y16_N8
J1L294 = J1_timer_60usec_count[2] & (J1L292 $ GND) # !J1_timer_60usec_count[2] & !J1L292 & VCC;

--J1L295 is ps2_keyboard:u4|timer_60usec_count[2]~163 at LCCOMB_X21_Y16_N8
J1L295 = CARRY(J1_timer_60usec_count[2] & !J1L292);


--J1L297 is ps2_keyboard:u4|timer_60usec_count[3]~164 at LCCOMB_X21_Y16_N10
J1L297 = J1_timer_60usec_count[3] & !J1L295 # !J1_timer_60usec_count[3] & (J1L295 # GND);

--J1L298 is ps2_keyboard:u4|timer_60usec_count[3]~165 at LCCOMB_X21_Y16_N10
J1L298 = CARRY(!J1L295 # !J1_timer_60usec_count[3]);


--J1L300 is ps2_keyboard:u4|timer_60usec_count[4]~166 at LCCOMB_X21_Y16_N12
J1L300 = J1_timer_60usec_count[4] & (J1L298 $ GND) # !J1_timer_60usec_count[4] & !J1L298 & VCC;

--J1L301 is ps2_keyboard:u4|timer_60usec_count[4]~167 at LCCOMB_X21_Y16_N12
J1L301 = CARRY(J1_timer_60usec_count[4] & !J1L298);


--J1L303 is ps2_keyboard:u4|timer_60usec_count[5]~168 at LCCOMB_X21_Y16_N14
J1L303 = J1_timer_60usec_count[5] & !J1L301 # !J1_timer_60usec_count[5] & (J1L301 # GND);

--J1L304 is ps2_keyboard:u4|timer_60usec_count[5]~169 at LCCOMB_X21_Y16_N14
J1L304 = CARRY(!J1L301 # !J1_timer_60usec_count[5]);


--J1L306 is ps2_keyboard:u4|timer_60usec_count[6]~170 at LCCOMB_X21_Y16_N16
J1L306 = J1_timer_60usec_count[6] & (J1L304 $ GND) # !J1_timer_60usec_count[6] & !J1L304 & VCC;

--J1L307 is ps2_keyboard:u4|timer_60usec_count[6]~171 at LCCOMB_X21_Y16_N16
J1L307 = CARRY(J1_timer_60usec_count[6] & !J1L304);


--J1L309 is ps2_keyboard:u4|timer_60usec_count[7]~172 at LCCOMB_X21_Y16_N18
J1L309 = J1_timer_60usec_count[7] & !J1L307 # !J1_timer_60usec_count[7] & (J1L307 # GND);

--J1L310 is ps2_keyboard:u4|timer_60usec_count[7]~173 at LCCOMB_X21_Y16_N18
J1L310 = CARRY(!J1L307 # !J1_timer_60usec_count[7]);


--J1L312 is ps2_keyboard:u4|timer_60usec_count[8]~174 at LCCOMB_X21_Y16_N20
J1L312 = J1_timer_60usec_count[8] & (J1L310 $ GND) # !J1_timer_60usec_count[8] & !J1L310 & VCC;

--J1L313 is ps2_keyboard:u4|timer_60usec_count[8]~175 at LCCOMB_X21_Y16_N20
J1L313 = CARRY(J1_timer_60usec_count[8] & !J1L310);


--J1L315 is ps2_keyboard:u4|timer_60usec_count[9]~176 at LCCOMB_X21_Y16_N22
J1L315 = J1_timer_60usec_count[9] & !J1L313 # !J1_timer_60usec_count[9] & (J1L313 # GND);

--J1L316 is ps2_keyboard:u4|timer_60usec_count[9]~177 at LCCOMB_X21_Y16_N22
J1L316 = CARRY(!J1L313 # !J1_timer_60usec_count[9]);


--J1L318 is ps2_keyboard:u4|timer_60usec_count[10]~178 at LCCOMB_X21_Y16_N24
J1L318 = J1_timer_60usec_count[10] & (J1L316 $ GND) # !J1_timer_60usec_count[10] & !J1L316 & VCC;

--J1L319 is ps2_keyboard:u4|timer_60usec_count[10]~179 at LCCOMB_X21_Y16_N24
J1L319 = CARRY(J1_timer_60usec_count[10] & !J1L316);


--J1L321 is ps2_keyboard:u4|timer_60usec_count[11]~180 at LCCOMB_X21_Y16_N26
J1L321 = J1L319 $ J1_timer_60usec_count[11];


--J1_m1_state.m1_tx_clk_h is ps2_keyboard:u4|m1_state.m1_tx_clk_h at LCFF_X22_Y18_N27
J1_m1_state.m1_tx_clk_h = DFFEAS(J1L93, GLOBAL(A1L14),  ,  ,  ,  ,  , !KEY[0],  );


--J1L327 is ps2_keyboard:u4|tx_shifting_done~88 at LCCOMB_X20_Y16_N14
J1L327 = J1_bit_count[3] & J1_bit_count[1] & !J1_bit_count[2] & !J1_bit_count[0];


--J1L113 is ps2_keyboard:u4|m1_state~208 at LCCOMB_X22_Y18_N14
J1L113 = J1_ps2_clk_s & (J1_m1_state.m1_tx_wait_keyboard_ack # J1_m1_state.m1_tx_clk_h & J1L327) # !J1_ps2_clk_s & J1_m1_state.m1_tx_clk_h & (J1L327);


--P1_LUT_INDEX[0] is I2C_AV_Config:u10|LUT_INDEX[0] at LCFF_X21_Y22_N13
P1_LUT_INDEX[0] = DFFEAS(P1L6, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--P1_LUT_INDEX[1] is I2C_AV_Config:u10|LUT_INDEX[1] at LCFF_X21_Y22_N5
P1_LUT_INDEX[1] = DFFEAS(P1L8, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--P1_LUT_INDEX[2] is I2C_AV_Config:u10|LUT_INDEX[2] at LCFF_X21_Y22_N11
P1_LUT_INDEX[2] = DFFEAS(P1L11, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--P1_LUT_INDEX[3] is I2C_AV_Config:u10|LUT_INDEX[3] at LCFF_X21_Y22_N31
P1_LUT_INDEX[3] = DFFEAS(P1L13, GLOBAL(P1L73), KEY[0],  ,  ,  ,  ,  ,  );


--P1L92 is I2C_AV_Config:u10|reduce_or~73 at LCCOMB_X20_Y22_N30
P1L92 = !P1_LUT_INDEX[0] & (P1_LUT_INDEX[2] & (!P1_LUT_INDEX[3]) # !P1_LUT_INDEX[2] & (P1_LUT_INDEX[1] # P1_LUT_INDEX[3]));


--P1L85 is I2C_AV_Config:u10|mI2C_DATA[12]~887 at LCCOMB_X21_Y22_N14
P1L85 = !P1_mSetup_ST.00 & KEY[0];


--P1L1 is I2C_AV_Config:u10|Decoder~138 at LCCOMB_X20_Y22_N14
P1L1 = P1_LUT_INDEX[1] & !P1_LUT_INDEX[0] & P1_LUT_INDEX[2] & !P1_LUT_INDEX[3];


--P1L93 is I2C_AV_Config:u10|reduce_or~74 at LCCOMB_X20_Y22_N0
P1L93 = P1_LUT_INDEX[2] & (!P1_LUT_INDEX[0] & !P1_LUT_INDEX[3]) # !P1_LUT_INDEX[2] & (P1_LUT_INDEX[1] & (!P1_LUT_INDEX[3]) # !P1_LUT_INDEX[1] & P1_LUT_INDEX[0]);


--P1L2 is I2C_AV_Config:u10|Decoder~139 at LCCOMB_X20_Y22_N12
P1L2 = !P1_LUT_INDEX[1] & P1_LUT_INDEX[0] & P1_LUT_INDEX[2] & !P1_LUT_INDEX[3];


--P1L94 is I2C_AV_Config:u10|reduce_or~75 at LCCOMB_X20_Y22_N18
P1L94 = P1_LUT_INDEX[1] & !P1_LUT_INDEX[2] & (P1_LUT_INDEX[0] $ P1_LUT_INDEX[3]) # !P1_LUT_INDEX[1] & !P1_LUT_INDEX[0] & (P1_LUT_INDEX[2] $ P1_LUT_INDEX[3]);


--P1L95 is I2C_AV_Config:u10|reduce_or~76 at LCCOMB_X20_Y22_N24
P1L95 = P1_LUT_INDEX[2] & !P1_LUT_INDEX[3] & (P1_LUT_INDEX[1] # P1_LUT_INDEX[0]) # !P1_LUT_INDEX[2] & !P1_LUT_INDEX[1] & !P1_LUT_INDEX[0] & P1_LUT_INDEX[3];


--P1L96 is I2C_AV_Config:u10|reduce_or~77 at LCCOMB_X20_Y22_N22
P1L96 = P1_LUT_INDEX[1] & P1_LUT_INDEX[0] & (!P1_LUT_INDEX[3]) # !P1_LUT_INDEX[1] & !P1_LUT_INDEX[0] & (P1_LUT_INDEX[2] $ P1_LUT_INDEX[3]);


--P1L97 is I2C_AV_Config:u10|reduce_or~78 at LCCOMB_X20_Y22_N4
P1L97 = !P1_LUT_INDEX[3] & (P1_LUT_INDEX[1] & (!P1_LUT_INDEX[2]) # !P1_LUT_INDEX[1] & (P1_LUT_INDEX[0] # P1_LUT_INDEX[2]));


--P1L98 is I2C_AV_Config:u10|reduce_or~79 at LCCOMB_X20_Y22_N8
P1L98 = !P1_LUT_INDEX[3] & (P1_LUT_INDEX[1] & P1_LUT_INDEX[0] & !P1_LUT_INDEX[2] # !P1_LUT_INDEX[1] & (P1_LUT_INDEX[2]));


--P1L3 is I2C_AV_Config:u10|LUT_DATA~8 at LCCOMB_X20_Y22_N10
P1L3 = !P1_LUT_INDEX[2] & P1_LUT_INDEX[3] & (P1_LUT_INDEX[1] $ P1_LUT_INDEX[0]);


--AB1_rp_shift[2] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[2] at LCFF_X9_Y9_N27
AB1_rp_shift[2] = DFFEAS(AB1L117, GLOBAL(S1L2), KEY[0],  , AB1L112,  ,  ,  ,  );


--AB1L116 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift~915 at LCCOMB_X9_Y9_N22
AB1L116 = !BB1_INIT_REQ & (AB1_rp_shift[2] # AB1_command_done & !AB1_command_delay[0]);


--AB1_command_delay[2] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[2] at LCFF_X10_Y9_N27
AB1_command_delay[2] = DFFEAS(AB1L78, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L77 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay~333 at LCCOMB_X10_Y9_N30
AB1L77 = !BB1_INIT_REQ & (AB1_do_reada # AB1_command_delay[2] # !AB1L121);


--J1L260 is ps2_keyboard:u4|timer_5usec_count[0]~106 at LCCOMB_X22_Y17_N12
J1L260 = J1_timer_5usec_count[0] & (J1L285 $ GND) # !J1_timer_5usec_count[0] & !J1L285 & VCC;

--J1L261 is ps2_keyboard:u4|timer_5usec_count[0]~107 at LCCOMB_X22_Y17_N12
J1L261 = CARRY(J1_timer_5usec_count[0] & !J1L285);


--J1L263 is ps2_keyboard:u4|timer_5usec_count[1]~108 at LCCOMB_X22_Y17_N14
J1L263 = J1_timer_5usec_count[1] & !J1L261 # !J1_timer_5usec_count[1] & (J1L261 # GND);

--J1L264 is ps2_keyboard:u4|timer_5usec_count[1]~109 at LCCOMB_X22_Y17_N14
J1L264 = CARRY(!J1L261 # !J1_timer_5usec_count[1]);


--J1L266 is ps2_keyboard:u4|timer_5usec_count[2]~110 at LCCOMB_X22_Y17_N16
J1L266 = J1_timer_5usec_count[2] & (J1L264 $ GND) # !J1_timer_5usec_count[2] & !J1L264 & VCC;

--J1L267 is ps2_keyboard:u4|timer_5usec_count[2]~111 at LCCOMB_X22_Y17_N16
J1L267 = CARRY(J1_timer_5usec_count[2] & !J1L264);


--J1L269 is ps2_keyboard:u4|timer_5usec_count[3]~112 at LCCOMB_X22_Y17_N18
J1L269 = J1_timer_5usec_count[3] & !J1L267 # !J1_timer_5usec_count[3] & (J1L267 # GND);

--J1L270 is ps2_keyboard:u4|timer_5usec_count[3]~113 at LCCOMB_X22_Y17_N18
J1L270 = CARRY(!J1L267 # !J1_timer_5usec_count[3]);


--J1L272 is ps2_keyboard:u4|timer_5usec_count[4]~114 at LCCOMB_X22_Y17_N20
J1L272 = J1_timer_5usec_count[4] & (J1L270 $ GND) # !J1_timer_5usec_count[4] & !J1L270 & VCC;

--J1L273 is ps2_keyboard:u4|timer_5usec_count[4]~115 at LCCOMB_X22_Y17_N20
J1L273 = CARRY(J1_timer_5usec_count[4] & !J1L270);


--J1L275 is ps2_keyboard:u4|timer_5usec_count[5]~116 at LCCOMB_X22_Y17_N22
J1L275 = J1_timer_5usec_count[5] & !J1L273 # !J1_timer_5usec_count[5] & (J1L273 # GND);

--J1L276 is ps2_keyboard:u4|timer_5usec_count[5]~117 at LCCOMB_X22_Y17_N22
J1L276 = CARRY(!J1L273 # !J1_timer_5usec_count[5]);


--J1L278 is ps2_keyboard:u4|timer_5usec_count[6]~118 at LCCOMB_X22_Y17_N24
J1L278 = J1_timer_5usec_count[6] & (J1L276 $ GND) # !J1_timer_5usec_count[6] & !J1L276 & VCC;

--J1L279 is ps2_keyboard:u4|timer_5usec_count[6]~119 at LCCOMB_X22_Y17_N24
J1L279 = CARRY(J1_timer_5usec_count[6] & !J1L276);


--J1L281 is ps2_keyboard:u4|timer_5usec_count[7]~120 at LCCOMB_X22_Y17_N26
J1L281 = J1L279 $ J1_timer_5usec_count[7];


--J1_m1_state.m1_tx_clk_l is ps2_keyboard:u4|m1_state.m1_tx_clk_l at LCFF_X22_Y18_N19
J1_m1_state.m1_tx_clk_l = DFFEAS(J1L94, GLOBAL(A1L14),  ,  ,  ,  ,  , !KEY[0],  );


--J1L97 is ps2_keyboard:u4|m1_next_state.m1_tx_wait_clk_h~119 at LCCOMB_X22_Y18_N16
J1L97 = J1_ps2_clk_s & (J1_m1_state.m1_tx_clk_l # !J1L285 & J1_m1_state.m1_tx_wait_clk_h) # !J1_ps2_clk_s & (J1_m1_state.m1_tx_wait_clk_h);


--J1L140 is ps2_keyboard:u4|q~1264 at LCCOMB_X22_Y18_N12
J1L140 = J1_ps2_data_s & KEY[0];


--J1L114 is ps2_keyboard:u4|m1_state~209 at LCCOMB_X22_Y18_N30
J1L114 = J1_m1_state.m1_rx_clk_l & J1_ps2_clk_s & KEY[0];


--J1L96 is ps2_keyboard:u4|m1_next_state.m1_tx_error_no_keyboard_ack~52 at LCCOMB_X22_Y18_N28
J1L96 = J1_ps2_data_s & !J1_ps2_clk_s & (J1_m1_state.m1_tx_wait_keyboard_ack # J1_m1_state.m1_tx_error_no_keyboard_ack) # !J1_ps2_data_s & (J1_m1_state.m1_tx_error_no_keyboard_ack);


--J1L95 is ps2_keyboard:u4|m1_next_state.m1_tx_done_recovery~62 at LCCOMB_X22_Y18_N24
J1L95 = J1_ps2_clk_s & (J1_m1_state.m1_tx_done_recovery & !J1_ps2_data_s) # !J1_ps2_clk_s & (J1_m1_state.m1_tx_done_recovery # J1_m1_state.m1_tx_wait_keyboard_ack & !J1_ps2_data_s);


--J1L92 is ps2_keyboard:u4|m1_next_state.m1_rx_clk_l~8 at LCCOMB_X22_Y18_N2
J1L92 = J1_m1_state.m1_rx_falling_edge_marker # !J1_ps2_clk_s & J1_m1_state.m1_rx_clk_l;


--J1L93 is ps2_keyboard:u4|m1_next_state.m1_tx_clk_h~47 at LCCOMB_X22_Y18_N26
J1L93 = J1_m1_state.m1_tx_rising_edge_marker # J1_ps2_clk_s & J1_m1_state.m1_tx_clk_h & !J1L327;


--P1L6 is I2C_AV_Config:u10|LUT_INDEX[0]~696 at LCCOMB_X21_Y22_N12
P1L6 = P1_mSetup_ST.10 $ P1_LUT_INDEX[0];


--P1L8 is I2C_AV_Config:u10|LUT_INDEX[1]~697 at LCCOMB_X21_Y22_N4
P1L8 = P1_LUT_INDEX[1] $ (P1_mSetup_ST.10 & P1_LUT_INDEX[0]);


--P1L11 is I2C_AV_Config:u10|LUT_INDEX[2]~698 at LCCOMB_X21_Y22_N10
P1L11 = P1_LUT_INDEX[2] $ (P1_mSetup_ST.10 & P1_LUT_INDEX[1] & P1_LUT_INDEX[0]);


--P1L9 is I2C_AV_Config:u10|LUT_INDEX[1]~699 at LCCOMB_X21_Y22_N2
P1L9 = P1_mSetup_ST.10 & P1_LUT_INDEX[0];


--P1L13 is I2C_AV_Config:u10|LUT_INDEX[3]~700 at LCCOMB_X21_Y22_N30
P1L13 = P1_LUT_INDEX[3] $ (P1_LUT_INDEX[2] & P1_LUT_INDEX[1] & P1L9);


--AB1_rp_shift[3] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift[3] at LCFF_X9_Y9_N1
AB1_rp_shift[3] = DFFEAS(AB1L118, GLOBAL(S1L2), KEY[0],  ,  ,  ,  , BB1_INIT_REQ,  );


--AB1L117 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift~916 at LCCOMB_X9_Y9_N26
AB1L117 = !BB1_INIT_REQ & (AB1_rp_shift[3] # AB1_command_done & !AB1_command_delay[0]);


--AB1_command_delay[3] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[3] at LCFF_X10_Y9_N19
AB1_command_delay[3] = DFFEAS(AB1L79, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L78 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay~334 at LCCOMB_X10_Y9_N26
AB1L78 = !BB1_INIT_REQ & (AB1_do_reada # AB1_command_delay[3] # !AB1L121);


--J1L94 is ps2_keyboard:u4|m1_next_state.m1_tx_clk_l~94 at LCCOMB_X22_Y18_N18
J1L94 = !J1_ps2_clk_s & (J1_m1_state.m1_tx_clk_l # J1_m1_state.m1_tx_clk_h & !J1L327);


--AB1L118 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|rp_shift~917 at LCCOMB_X9_Y9_N0
AB1L118 = AB1L68 # !Z1_PM_STOP & AB1L111 & AB1_rp_shift[3];


--AB1_command_delay[4] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[4] at LCFF_X10_Y9_N9
AB1_command_delay[4] = DFFEAS(AB1L80, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L79 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay~335 at LCCOMB_X10_Y9_N18
AB1L79 = !BB1_INIT_REQ & (AB1_do_reada # AB1_command_delay[4] # !AB1L121);


--AB1_command_delay[5] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[5] at LCFF_X10_Y9_N23
AB1_command_delay[5] = DFFEAS(AB1L81, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L80 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay~336 at LCCOMB_X10_Y9_N8
AB1L80 = !BB1_INIT_REQ & (AB1_do_reada # AB1_command_delay[5] # !AB1L121);


--AB1_command_delay[6] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[6] at LCFF_X10_Y9_N29
AB1_command_delay[6] = DFFEAS(AB1L82, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L81 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay~337 at LCCOMB_X10_Y9_N22
AB1L81 = !BB1_INIT_REQ & (AB1_do_reada # AB1_command_delay[6] # !AB1L121);


--AB1_command_delay[7] is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay[7] at LCFF_X10_Y9_N17
AB1_command_delay[7] = DFFEAS(AB1L83, GLOBAL(S1L2), KEY[0],  ,  ,  ,  ,  ,  );


--AB1L82 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay~338 at LCCOMB_X10_Y9_N28
AB1L82 = !BB1_INIT_REQ & (AB1_do_reada # AB1_command_delay[7] # !AB1L121);


--AB1L83 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|command_delay~339 at LCCOMB_X10_Y9_N16
AB1L83 = !BB1_INIT_REQ & (AB1_do_reada # !AB1L121);


--X1L85 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[0]~1116 at LCCOMB_X22_Y6_N16
X1L85 = X1_r_ADDR[0] & (X1_ST.P4_PRG # X1_ST.READ) # !X1L137;


--X1L87 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[2]~1117 at LCCOMB_X23_Y5_N16
X1L87 = X1_r_ADDR[2] & (X1_ST.READ # X1_ST.P4_PRG) # !X1L137;


--X1L89 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[4]~1118 at LCCOMB_X23_Y5_N24
X1L89 = X1_r_ADDR[4] & (X1_ST.READ # X1_ST.P4_PRG) # !X1L137;


--X1L91 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[6]~1119 at LCCOMB_X23_Y5_N20
X1L91 = X1_r_ADDR[6] & (X1_ST.READ # X1_ST.P4_PRG) # !X1L137;


--X1L93 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[8]~1120 at LCCOMB_X23_Y5_N12
X1L93 = X1_r_ADDR[8] & (X1_ST.READ # X1_ST.P4_PRG) # !X1L137;


--X1L95 is Multi_Flash:u2|Flash_Controller:u1|FL_ADDR[10]~1121 at LCCOMB_X22_Y6_N24
X1L95 = X1_r_ADDR[10] & (X1_ST.P4_PRG # X1_ST.READ) # !X1L137;


--M1L122 is VGA_Controller:u8|LessThan~1423 at LCCOMB_X21_Y12_N28
M1L122 = !M1_H_Cont[8] & !M1_H_Cont[9] & (M1L111 # !M1_H_Cont[7]);


--X1L149 is Multi_Flash:u2|Flash_Controller:u1|ST~422 at LCCOMB_X21_Y5_N26
X1L149 = X1_mStart # X1_ST.P5 # X1_ST.P2 # !X1L138;


--M1L123 is VGA_Controller:u8|LessThan~1424 at LCCOMB_X21_Y12_N24
M1L123 = !M1_H_Cont[5] & !M1_H_Cont[6] & (M1L36 # !M1_H_Cont[4]);


--K1L204 is CMD_Decode:u5|f_SEG7~24 at LCCOMB_X14_Y8_N24
K1L204 = K1_CMD_Tmp[46] & K1L203 & !K1_f_SEG7 & !K1_CMD_Tmp[42];


--K1L189 is CMD_Decode:u5|f_LED~33 at LCCOMB_X14_Y8_N0
K1L189 = K1_CMD_Tmp[46] & K1L188 & !K1_f_LED & !K1_CMD_Tmp[42];


--Z1L143 is Multi_Sdram:u3|Sdram_Controller:u1|add~755 at LCCOMB_X11_Y7_N30
Z1L143 = Z1L142 & (Z1_ST[1] # !Z1L113 # !Z1L50);


--AB1L51 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA~789 at LCCOMB_X10_Y7_N12
AB1L51 = BB1_SADDR[16] & !AB1L46 & (AB1_do_reada # AB1_do_writea);


--AB1L52 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA~790 at LCCOMB_X10_Y7_N6
AB1L52 = BB1_SADDR[17] & !AB1L46 & (AB1_do_reada # AB1_do_writea);


--AB1L53 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|SA~791 at LCCOMB_X10_Y7_N22
AB1L53 = BB1_SADDR[19] & !AB1L46 & (AB1_do_reada # AB1_do_writea);


--Z1L123 is Multi_Sdram:u3|Sdram_Controller:u1|Write~353 at LCCOMB_X11_Y8_N2
Z1L123 = !Z1_ST[0] & Z1L50 & !Z1_ST[1] & Z1L112;


--Z1L67 is Multi_Sdram:u3|Sdram_Controller:u1|Read~350 at LCCOMB_X11_Y8_N12
Z1L67 = Z1L56 & Z1L50 & !Z1_ST[1] & !Z1_ST[0];


--K1L213 is CMD_Decode:u5|f_SR_SEL~23 at LCCOMB_X14_Y8_N22
K1L213 = K1_CMD_Tmp[46] & K1L200 & !K1_f_SR_SEL & !K1_CMD_Tmp[42];


--W1L10 is Multi_Flash:u2|Flash_Multiplexer:u0|ST~168 at LCCOMB_X20_Y8_N14
W1L10 = W1L6 & (K1_oFL_Select[0] # K1_oFL_Select[1]);


--J1L51 is ps2_keyboard:u4|Equal~8702 at LCCOMB_X18_Y19_N24
J1L51 = J1_q[3] & !J1_q[4] & J1L4 & !J1_q[1];


--J1L52 is ps2_keyboard:u4|Equal~8703 at LCCOMB_X20_Y18_N4
J1L52 = J1L73 & !J1_q[3] & (J1_right_shift_key # J1_left_shift_key);


--J1L53 is ps2_keyboard:u4|Equal~8704 at LCCOMB_X18_Y18_N24
J1L53 = !J1_left_shift_key & J1_q[4] & !J1_right_shift_key & J1L5;


--J1L179 is ps2_keyboard:u4|reduce_nor~877 at LCCOMB_X18_Y18_N8
J1L179 = J1_q[7] # J1_q[8] # !J1L5 # !J1L144;


--J1L242 is ps2_keyboard:u4|reduce_or~1291 at LCCOMB_X18_Y18_N10
J1L242 = J1_q[8] # !J1_q[6] # !J1L13 # !J1_q[7];


--J1L54 is ps2_keyboard:u4|Equal~8705 at LCCOMB_X18_Y18_N6
J1L54 = J1L14 & J1L19 & (J1_left_shift_key # J1_right_shift_key);


--J1L55 is ps2_keyboard:u4|Equal~8706 at LCCOMB_X20_Y18_N2
J1L55 = J1L8 & J1L21 & (J1_right_shift_key # J1_left_shift_key);


--J1L56 is ps2_keyboard:u4|Equal~8707 at LCCOMB_X19_Y19_N30
J1L56 = J1L31 & !J1_q[3] & (J1_left_shift_key # J1_right_shift_key);


--J1L57 is ps2_keyboard:u4|Equal~8708 at LCCOMB_X20_Y18_N16
J1L57 = J1L16 & J1L24 & (J1_left_shift_key # J1_right_shift_key);


--J1L58 is ps2_keyboard:u4|Equal~8709 at LCCOMB_X19_Y18_N18
J1L58 = J1L5 & !J1_q[4] & (J1_left_shift_key # J1_right_shift_key);


--J1L59 is ps2_keyboard:u4|Equal~8710 at LCCOMB_X19_Y18_N8
J1L59 = !J1_left_shift_key & J1L5 & !J1_right_shift_key & !J1_q[4];


--J1L60 is ps2_keyboard:u4|Equal~8711 at LCCOMB_X20_Y18_N30
J1L60 = J1L16 & !J1_left_shift_key & !J1_right_shift_key & J1L24;


--J1L180 is ps2_keyboard:u4|reduce_nor~878 at LCCOMB_X18_Y18_N18
J1L180 = !J1_q[8] & J1_q[7] & J1L13 & J1_q[6];


--J1L181 is ps2_keyboard:u4|reduce_nor~879 at LCCOMB_X19_Y17_N6
J1L181 = !J1L28 & (J1_q[4] # !J1L8 # !J1L5);


--J1L61 is ps2_keyboard:u4|Equal~8712 at LCCOMB_X20_Y18_N24
J1L61 = !J1_left_shift_key & !J1_right_shift_key & J1L2;


--J1L62 is ps2_keyboard:u4|Equal~8713 at LCCOMB_X20_Y18_N6
J1L62 = !J1_left_shift_key & !J1_right_shift_key & J1L19;


--J1L63 is ps2_keyboard:u4|Equal~8714 at LCCOMB_X19_Y19_N16
J1L63 = !J1_left_shift_key & J1L31 & !J1_q[3] & !J1_right_shift_key;


--J1L64 is ps2_keyboard:u4|Equal~8715 at LCCOMB_X20_Y19_N30
J1L64 = J1L38 & J1L2 & (J1_left_shift_key # J1_right_shift_key);


--J1L65 is ps2_keyboard:u4|Equal~8716 at LCCOMB_X20_Y19_N4
J1L65 = J1_q[4] & J1L5 & (J1_left_shift_key # J1_right_shift_key);


--J1L66 is ps2_keyboard:u4|Equal~8717 at LCCOMB_X19_Y18_N0
J1L66 = !J1_left_shift_key & J1L31 & !J1_right_shift_key & J1_q[3];


--J1L67 is ps2_keyboard:u4|Equal~8718 at LCCOMB_X20_Y19_N2
J1L67 = J1L10 & !J1_left_shift_key & J1L21 & !J1_right_shift_key;


--J1L68 is ps2_keyboard:u4|Equal~8719 at LCCOMB_X19_Y19_N14
J1L68 = J1L31 & J1_q[3] & (J1_left_shift_key # J1_right_shift_key);


--J1L69 is ps2_keyboard:u4|Equal~8720 at LCCOMB_X18_Y19_N0
J1L69 = !J1_right_shift_key & !J1_left_shift_key & J1L22;


--J1L70 is ps2_keyboard:u4|Equal~8721 at LCCOMB_X20_Y18_N18
J1L70 = J1L8 & !J1_left_shift_key & !J1_right_shift_key;


--J1L71 is ps2_keyboard:u4|Equal~8722 at LCCOMB_X20_Y19_N8
J1L71 = J1L10 & J1L21 & (J1_left_shift_key # J1_right_shift_key);


--J1L182 is ps2_keyboard:u4|reduce_nor~880 at LCCOMB_X20_Y18_N22
J1L182 = J1_right_shift_key & (J1L18) # !J1_right_shift_key & (J1_left_shift_key & J1L18 # !J1_left_shift_key & (J1L21));


--J1L72 is ps2_keyboard:u4|Equal~8723 at LCCOMB_X19_Y19_N24
J1L72 = !J1_left_shift_key & J1L43 & !J1_right_shift_key;


--JB3_w_anode3056w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3056w[3] at LCCOMB_X40_Y13_N20
JB3_w_anode3056w[3] = N1L130 & !N1L132 & !N1L128 & JB3L23;


--JB3_w_anode3066w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3066w[3] at LCCOMB_X40_Y13_N28
JB3_w_anode3066w[3] = N1L130 & !N1L132 & !N1L128 & JB3L93;


--JB3_w_anode3045w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3045w[3] at LCCOMB_X40_Y12_N26
JB3_w_anode3045w[3] = N1L130 & !N1L132 & !N1L128 & JB3L88;


--JB3_w_anode3159w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3159w[3] at LCCOMB_X40_Y13_N24
JB3_w_anode3159w[3] = N1L130 & !N1L132 & N1L128 & JB3L93;


--JB3_w_anode3149w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3149w[3] at LCCOMB_X40_Y13_N10
JB3_w_anode3149w[3] = N1L130 & !N1L132 & N1L128 & JB3L23;


--JB3_w_anode3138w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3138w[3] at LCCOMB_X40_Y12_N22
JB3_w_anode3138w[3] = N1L130 & !N1L132 & N1L128 & JB3L88;


--JB3_w_anode3242w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3242w[3] at LCCOMB_X40_Y12_N8
JB3_w_anode3242w[3] = !N1L130 & N1L132 & !N1L128 & JB3L23;


--JB3_w_anode3252w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3252w[3] at LCCOMB_X40_Y12_N4
JB3_w_anode3252w[3] = !N1L130 & N1L132 & !N1L128 & JB3L93;


--JB3_w_anode3231w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3231w[3] at LCCOMB_X40_Y12_N14
JB3_w_anode3231w[3] = !N1L130 & N1L132 & !N1L128 & JB3L88;


--JB3L6 is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2879w[3]~12 at LCCOMB_X40_Y12_N18
JB3L6 = !N1L130 & !N1L132 & !N1L128 & JB3L93;


--JB3_w_anode2852w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2852w[3] at LCCOMB_X40_Y12_N2
JB3_w_anode2852w[3] = !N1L130 & !N1L132 & !N1L128 & JB3L88;


--JB3_w_anode3335w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3335w[3] at LCCOMB_X40_Y13_N0
JB3_w_anode3335w[3] = !N1L130 & N1L132 & N1L128 & JB3L23;


--JB3_w_anode3324w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3324w[3] at LCCOMB_X40_Y12_N6
JB3_w_anode3324w[3] = !N1L130 & N1L132 & N1L128 & JB3L88;


--JB3_w_anode3345w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode3345w[3] at LCCOMB_X40_Y13_N16
JB3_w_anode3345w[3] = !N1L130 & N1L132 & N1L128 & JB3L93;


--JB3_w_anode2973w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2973w[3] at LCCOMB_X40_Y12_N20
JB3_w_anode2973w[3] = !N1L130 & !N1L132 & N1L128 & JB3L93;


--JB3_w_anode2952w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2952w[3] at LCCOMB_X40_Y12_N12
JB3_w_anode2952w[3] = !N1L130 & !N1L132 & N1L128 & JB3L88;


--JB3_w_anode2963w[3] is VGA_OSD_RAM:u9|Img_RAM:u0|altsyncram:altsyncram_component|altsyncram_v4h1:auto_generated|altsyncram_99q1:altsyncram1|decode_qpa:decode_a|w_anode2963w[3] at LCCOMB_X40_Y12_N16
JB3_w_anode2963w[3] = !N1L130 & !N1L132 & N1L128 & JB3L23;


--K1L219 is CMD_Decode:u5|f_VGA~57 at LCCOMB_X14_Y8_N20
K1L219 = !K1_CMD_Tmp[46] & K1L218 & !K1_f_VGA & K1_CMD_Tmp[42];


--Z1L45 is Multi_Sdram:u3|Sdram_Controller:u1|DONE~99 at LCCOMB_X10_Y8_N26
Z1L45 = K1_oSDR_Select[0] & Y1_mSDR_RD # !K1_oSDR_Select[0] & (K1_oSDR_Select[1] & Y1_mSDR_RD # !K1_oSDR_Select[1] & (K1_mSDR_Start));


--K1L201 is CMD_Decode:u5|f_SDR_SEL~56 at LCCOMB_X14_Y8_N6
K1L201 = !K1_CMD_Tmp[46] & K1L200 & !K1_f_SDR_SEL & K1_CMD_Tmp[42];


--MB1L11 is I2C_AV_Config:u10|I2C_Controller:u0|ACK3~216 at LCCOMB_X20_Y23_N24
MB1L11 = MB1L10 & A1L225 & !MB1L55Q # !MB1L10 & (MB1_ACK3);


--MB1L39 is I2C_AV_Config:u10|I2C_Controller:u0|SD[12]~11 at LCCOMB_X19_Y22_N28
MB1L39 = MB1L40 & KEY[0] & MB1L58Q & !MB1L43Q;


--MB1L5 is I2C_AV_Config:u10|I2C_Controller:u0|ACK2~237 at LCCOMB_X20_Y23_N8
MB1L5 = !MB1L43Q & !MB1L49Q & !MB1L55Q & MB1L58Q;


--J1L73 is ps2_keyboard:u4|Equal~8724 at LCCOMB_X21_Y19_N10
J1L73 = J1L1 & !J1_q[7] & J1_q[2] & !J1_q[8];


--J1L1 is ps2_keyboard:u4|Equal~8641 at LCCOMB_X21_Y19_N6
J1L1 = !J1_q[1] & J1_q[6] & !J1_q[4] & !J1_q[5];


--MB1L7 is I2C_AV_Config:u10|I2C_Controller:u0|ACK2~252 at LCCOMB_X20_Y23_N28
MB1L7 = A1L225 & (MB1L5 # MB1L6 & MB1_ACK2) # !A1L225 & (MB1L6 & MB1_ACK2);


--MB1L8 is I2C_AV_Config:u10|I2C_Controller:u0|ACK2~253 at LCCOMB_X20_Y23_N0
MB1L8 = MB1L46Q & (MB1L52Q & (MB1L7) # !MB1L52Q & MB1_ACK2) # !MB1L46Q & (MB1_ACK2);


--J1L243 is ps2_keyboard:u4|reduce_or~1292 at LCCOMB_X21_Y18_N6
J1L243 = !J1L15 & (J1L256 # J1_q[4] # !J1L5);


--J1L244 is ps2_keyboard:u4|reduce_or~1293 at LCCOMB_X19_Y18_N10
J1L244 = J1L215 & !J1L66 & (J1L243 # !J1L10);


--Q1L336 is AUDIO_DAC:u11|rom~2380 at LCCOMB_X32_Y5_N10
Q1L336 = Q1L256Q & (Q1L259Q & (!Q1L257Q) # !Q1L259Q & Q1L258Q) # !Q1L256Q & Q1L257Q & (Q1L259Q $ Q1L258Q);


--Q1L337 is AUDIO_DAC:u11|rom~2381 at LCCOMB_X32_Y5_N30
Q1L337 = Q1L259Q & (Q1L255Q & (Q1L257Q) # !Q1L255Q & Q1L336) # !Q1L259Q & (Q1L336 # Q1L255Q $ Q1L257Q);


--Q1L338 is AUDIO_DAC:u11|rom~2382 at LCCOMB_X32_Y5_N8
Q1L338 = Q1L315 & (!Q1L314) # !Q1L315 & (Q1L255Q & (Q1L314 $ !Q1L257Q) # !Q1L255Q & (Q1L314 # Q1L257Q));


--Q1L339 is AUDIO_DAC:u11|rom~2383 at LCCOMB_X32_Y5_N0
Q1L339 = Q1L338 & (Q1L255Q # Q1L315 $ !Q1L256Q);


--Q1L340 is AUDIO_DAC:u11|rom~2384 at LCCOMB_X31_Y6_N6
Q1L340 = Q1L256Q & (Q1L257Q $ (Q1L259Q # Q1L258Q)) # !Q1L256Q & (Q1L259Q & !Q1L258Q # !Q1L259Q & (Q1L257Q));


--Q1L341 is AUDIO_DAC:u11|rom~2385 at LCCOMB_X31_Y6_N22
Q1L341 = Q1L255Q & (Q1L340 & !Q1L259Q # !Q1L258Q) # !Q1L255Q & (Q1L340 # Q1L258Q & !Q1L259Q);


--Q1L342 is AUDIO_DAC:u11|rom~2386 at LCCOMB_X31_Y5_N26
Q1L342 = Q1L258Q & (Q1L256Q & !Q1L255Q) # !Q1L258Q & (Q1L257Q & !Q1L256Q # !Q1L257Q & (Q1L255Q));


--Q1L343 is AUDIO_DAC:u11|rom~2387 at LCCOMB_X31_Y5_N6
Q1L343 = Q1L256Q & (Q1L342 # Q1L259Q $ !Q1L257Q) # !Q1L256Q & (Q1L342 & (Q1L257Q # !Q1L259Q) # !Q1L342 & !Q1L259Q & Q1L257Q);


--Q1L243 is AUDIO_DAC:u11|SEL_Cont[0]~51 at LCCOMB_X30_Y6_N26
Q1L243 = !Q1_SEL_Cont[0];


--AB1L13 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CS_N[0]~6 at LCCOMB_X5_Y11_N16
AB1L13 = !KEY[0];


--N1L7 is VGA_OSD_RAM:u9|ADDR_dd[0]~6 at LCCOMB_X22_Y13_N2
N1L7 = !N1_ADDR_d[0];


--N1L9 is VGA_OSD_RAM:u9|ADDR_dd[1]~7 at LCCOMB_X22_Y13_N12
N1L9 = !N1_ADDR_d[1];


--N1L11 is VGA_OSD_RAM:u9|ADDR_dd[2]~8 at LCCOMB_X22_Y13_N6
N1L11 = !N1_ADDR_d[2];


--U1L21 is USB_JTAG:u1|JTAG_REC:u0|rCont[0]~12 at LCCOMB_X10_Y18_N8
U1L21 = !U1_rCont[0];


--~GND is ~GND at LCCOMB_X27_Y23_N16
~GND = GND;


--CLOCK_24[0] is CLOCK_24[0] at PIN_B12
--operation mode is input

CLOCK_24[0] = INPUT();


--CLOCK_24[1] is CLOCK_24[1] at PIN_A12
--operation mode is input

CLOCK_24[1] = INPUT();


--CLOCK_27[1] is CLOCK_27[1] at PIN_E12
--operation mode is input

CLOCK_27[1] = INPUT();


--EXT_CLOCK is EXT_CLOCK at PIN_M21
--operation mode is input

EXT_CLOCK = INPUT();


--KEY[1] is KEY[1] at PIN_R21
--operation mode is input

KEY[1] = INPUT();


--KEY[2] is KEY[2] at PIN_T22
--operation mode is input

KEY[2] = INPUT();


--KEY[3] is KEY[3] at PIN_T21
--operation mode is input

KEY[3] = INPUT();


--SW[2] is SW[2] at PIN_M22
--operation mode is input

SW[2] = INPUT();


--SW[3] is SW[3] at PIN_V12
--operation mode is input

SW[3] = INPUT();


--SW[4] is SW[4] at PIN_W12
--operation mode is input

SW[4] = INPUT();


--SW[5] is SW[5] at PIN_U12
--operation mode is input

SW[5] = INPUT();


--SW[6] is SW[6] at PIN_U11
--operation mode is input

SW[6] = INPUT();


--SW[7] is SW[7] at PIN_M2
--operation mode is input

SW[7] = INPUT();


--SW[8] is SW[8] at PIN_M1
--operation mode is input

SW[8] = INPUT();


--SW[9] is SW[9] at PIN_L2
--operation mode is input

SW[9] = INPUT();


--UART_RXD is UART_RXD at PIN_F14
--operation mode is input

UART_RXD = INPUT();


--AUD_ADCDAT is AUD_ADCDAT at PIN_B6
--operation mode is input

AUD_ADCDAT = INPUT();


--SW[0] is SW[0] at PIN_L22
--operation mode is input

SW[0] = INPUT();


--SW[1] is SW[1] at PIN_L21
--operation mode is input

SW[1] = INPUT();


--CLOCK_50 is CLOCK_50 at PIN_L1
--operation mode is input

CLOCK_50 = INPUT();


--KEY[0] is KEY[0] at PIN_R22
--operation mode is input

KEY[0] = INPUT();


--TCS is TCS at PIN_D8
--operation mode is input

TCS = INPUT();


--CLOCK_27[0] is CLOCK_27[0] at PIN_D12
--operation mode is input

CLOCK_27[0] = INPUT();


--TCK is TCK at PIN_C7
--operation mode is input

TCK = INPUT();


--TDI is TDI at PIN_E8
--operation mode is input

TDI = INPUT();


--PS2_CLK is PS2_CLK at PIN_H15
--operation mode is input

PS2_CLK = INPUT();


--PS2_DAT is PS2_DAT at PIN_J14
--operation mode is input

PS2_DAT = INPUT();


--HEX0[0] is HEX0[0] at PIN_J2
--operation mode is output

HEX0[0] = OUTPUT(T1L1);


--HEX0[1] is HEX0[1] at PIN_J1
--operation mode is output

HEX0[1] = OUTPUT(T1L2);


--HEX0[2] is HEX0[2] at PIN_H2
--operation mode is output

HEX0[2] = OUTPUT(T1L3);


--HEX0[3] is HEX0[3] at PIN_H1
--operation mode is output

HEX0[3] = OUTPUT(T1L4);


--HEX0[4] is HEX0[4] at PIN_F2
--operation mode is output

HEX0[4] = OUTPUT(T1L5);


--HEX0[5] is HEX0[5] at PIN_F1
--operation mode is output

HEX0[5] = OUTPUT(T1L6);


--HEX0[6] is HEX0[6] at PIN_E2
--operation mode is output

HEX0[6] = OUTPUT(!T1L7);


--HEX1[0] is HEX1[0] at PIN_E1
--operation mode is output

HEX1[0] = OUTPUT(T2L1);


--HEX1[1] is HEX1[1] at PIN_H6
--operation mode is output

HEX1[1] = OUTPUT(T2L2);


--HEX1[2] is HEX1[2] at PIN_H5
--operation mode is output

HEX1[2] = OUTPUT(T2L3);


--HEX1[3] is HEX1[3] at PIN_H4
--operation mode is output

HEX1[3] = OUTPUT(T2L4);


--HEX1[4] is HEX1[4] at PIN_G3
--operation mode is output

HEX1[4] = OUTPUT(T2L5);


--HEX1[5] is HEX1[5] at PIN_D2
--operation mode is output

HEX1[5] = OUTPUT(T2L6);


--HEX1[6] is HEX1[6] at PIN_D1
--operation mode is output

HEX1[6] = OUTPUT(!T2L7);


--HEX2[0] is HEX2[0] at PIN_G5
--operation mode is output

HEX2[0] = OUTPUT(T3L1);


--HEX2[1] is HEX2[1] at PIN_G6
--operation mode is output

HEX2[1] = OUTPUT(T3L2);


--HEX2[2] is HEX2[2] at PIN_C2
--operation mode is output

HEX2[2] = OUTPUT(T3L3);


--HEX2[3] is HEX2[3] at PIN_C1
--operation mode is output

HEX2[3] = OUTPUT(T3L4);


--HEX2[4] is HEX2[4] at PIN_E3
--operation mode is output

HEX2[4] = OUTPUT(T3L5);


--HEX2[5] is HEX2[5] at PIN_E4
--operation mode is output

HEX2[5] = OUTPUT(T3L6);


--HEX2[6] is HEX2[6] at PIN_D3
--operation mode is output

HEX2[6] = OUTPUT(!T3L7);


--HEX3[0] is HEX3[0] at PIN_F4
--operation mode is output

HEX3[0] = OUTPUT(T4L1);


--HEX3[1] is HEX3[1] at PIN_D5
--operation mode is output

HEX3[1] = OUTPUT(T4L2);


--HEX3[2] is HEX3[2] at PIN_D6
--operation mode is output

HEX3[2] = OUTPUT(T4L3);


--HEX3[3] is HEX3[3] at PIN_J4
--operation mode is output

HEX3[3] = OUTPUT(T4L4);


--HEX3[4] is HEX3[4] at PIN_L8
--operation mode is output

HEX3[4] = OUTPUT(T4L5);


--HEX3[5] is HEX3[5] at PIN_F3
--operation mode is output

HEX3[5] = OUTPUT(T4L6);


--HEX3[6] is HEX3[6] at PIN_D4
--operation mode is output

HEX3[6] = OUTPUT(!T4L7);


--LEDG[0] is LEDG[0] at PIN_U22
--operation mode is output

LEDG[0] = OUTPUT(K1_oLED_GREEN[0]);


--LEDG[1] is LEDG[1] at PIN_U21
--operation mode is output

LEDG[1] = OUTPUT(K1_oLED_GREEN[1]);


--LEDG[2] is LEDG[2] at PIN_V22
--operation mode is output

LEDG[2] = OUTPUT(K1_oLED_GREEN[2]);


--LEDG[3] is LEDG[3] at PIN_V21
--operation mode is output

LEDG[3] = OUTPUT(K1_oLED_GREEN[3]);


--LEDG[4] is LEDG[4] at PIN_W22
--operation mode is output

LEDG[4] = OUTPUT(K1_oLED_GREEN[4]);


--LEDG[5] is LEDG[5] at PIN_W21
--operation mode is output

LEDG[5] = OUTPUT(K1_oLED_GREEN[5]);


--LEDG[6] is LEDG[6] at PIN_Y22
--operation mode is output

LEDG[6] = OUTPUT(K1_oLED_GREEN[6]);


--LEDG[7] is LEDG[7] at PIN_Y21
--operation mode is output

LEDG[7] = OUTPUT(K1_oLED_GREEN[7]);


--LEDR[0] is LEDR[0] at PIN_R20
--operation mode is output

LEDR[0] = OUTPUT(K1_oLED_RED[0]);


--LEDR[1] is LEDR[1] at PIN_R19
--operation mode is output

LEDR[1] = OUTPUT(K1_oLED_RED[1]);


--LEDR[2] is LEDR[2] at PIN_U19
--operation mode is output

LEDR[2] = OUTPUT(K1_oLED_RED[2]);


--LEDR[3] is LEDR[3] at PIN_Y19
--operation mode is output

LEDR[3] = OUTPUT(K1_oLED_RED[3]);


--LEDR[4] is LEDR[4] at PIN_T18
--operation mode is output

LEDR[4] = OUTPUT(K1_oLED_RED[4]);


--LEDR[5] is LEDR[5] at PIN_V19
--operation mode is output

LEDR[5] = OUTPUT(K1_oLED_RED[5]);


--LEDR[6] is LEDR[6] at PIN_Y18
--operation mode is output

LEDR[6] = OUTPUT(K1_oLED_RED[6]);


--LEDR[7] is LEDR[7] at PIN_U18
--operation mode is output

LEDR[7] = OUTPUT(K1_oLED_RED[7]);


--LEDR[8] is LEDR[8] at PIN_R18
--operation mode is output

LEDR[8] = OUTPUT(K1_oLED_RED[8]);


--LEDR[9] is LEDR[9] at PIN_R17
--operation mode is output

LEDR[9] = OUTPUT(K1_oLED_RED[9]);


--UART_TXD is UART_TXD at PIN_G12
--operation mode is output

UART_TXD = OUTPUT(GND);


--DRAM_ADDR[0] is DRAM_ADDR[0] at PIN_W4
--operation mode is output

DRAM_ADDR[0] = OUTPUT(Z1_SA[0]);


--DRAM_ADDR[1] is DRAM_ADDR[1] at PIN_W5
--operation mode is output

DRAM_ADDR[1] = OUTPUT(Z1_SA[1]);


--DRAM_ADDR[2] is DRAM_ADDR[2] at PIN_Y3
--operation mode is output

DRAM_ADDR[2] = OUTPUT(Z1_SA[2]);


--DRAM_ADDR[3] is DRAM_ADDR[3] at PIN_Y4
--operation mode is output

DRAM_ADDR[3] = OUTPUT(Z1_SA[3]);


--DRAM_ADDR[4] is DRAM_ADDR[4] at PIN_R6
--operation mode is output

DRAM_ADDR[4] = OUTPUT(Z1_SA[4]);


--DRAM_ADDR[5] is DRAM_ADDR[5] at PIN_R5
--operation mode is output

DRAM_ADDR[5] = OUTPUT(Z1_SA[5]);


--DRAM_ADDR[6] is DRAM_ADDR[6] at PIN_P6
--operation mode is output

DRAM_ADDR[6] = OUTPUT(Z1_SA[6]);


--DRAM_ADDR[7] is DRAM_ADDR[7] at PIN_P5
--operation mode is output

DRAM_ADDR[7] = OUTPUT(Z1_SA[7]);


--DRAM_ADDR[8] is DRAM_ADDR[8] at PIN_P3
--operation mode is output

DRAM_ADDR[8] = OUTPUT(Z1_SA[8]);


--DRAM_ADDR[9] is DRAM_ADDR[9] at PIN_N4
--operation mode is output

DRAM_ADDR[9] = OUTPUT(Z1_SA[9]);


--DRAM_ADDR[10] is DRAM_ADDR[10] at PIN_W3
--operation mode is output

DRAM_ADDR[10] = OUTPUT(Z1_SA[10]);


--DRAM_ADDR[11] is DRAM_ADDR[11] at PIN_N6
--operation mode is output

DRAM_ADDR[11] = OUTPUT(Z1_SA[11]);


--DRAM_LDQM is DRAM_LDQM at PIN_R7
--operation mode is output

DRAM_LDQM = OUTPUT(Z1_DQM[1]);


--DRAM_UDQM is DRAM_UDQM at PIN_M5
--operation mode is output

DRAM_UDQM = OUTPUT(Z1_DQM[1]);


--DRAM_WE_N is DRAM_WE_N at PIN_R8
--operation mode is output

DRAM_WE_N = OUTPUT(Z1_WE_N);


--DRAM_CAS_N is DRAM_CAS_N at PIN_T3
--operation mode is output

DRAM_CAS_N = OUTPUT(Z1_CAS_N);


--DRAM_RAS_N is DRAM_RAS_N at PIN_T5
--operation mode is output

DRAM_RAS_N = OUTPUT(Z1_RAS_N);


--DRAM_CS_N is DRAM_CS_N at PIN_T6
--operation mode is output

DRAM_CS_N = OUTPUT(Z1_CS_N[0]);


--DRAM_BA_0 is DRAM_BA_0 at PIN_U3
--operation mode is output

DRAM_BA_0 = OUTPUT(Z1_BA[0]);


--DRAM_BA_1 is DRAM_BA_1 at PIN_V4
--operation mode is output

DRAM_BA_1 = OUTPUT(Z1_BA[1]);


--DRAM_CLK is DRAM_CLK at PIN_U4
--operation mode is output

DRAM_CLK = OUTPUT(A1L33);


--DRAM_CKE is DRAM_CKE at PIN_N3
--operation mode is output

DRAM_CKE = OUTPUT(!Z1_CS_N[0]);


--FL_ADDR[0] is FL_ADDR[0] at PIN_AB20
--operation mode is output

FL_ADDR[0] = OUTPUT(X1L85);


--FL_ADDR[1] is FL_ADDR[1] at PIN_AA14
--operation mode is output

FL_ADDR[1] = OUTPUT(X1L86);


--FL_ADDR[2] is FL_ADDR[2] at PIN_Y16
--operation mode is output

FL_ADDR[2] = OUTPUT(X1L87);


--FL_ADDR[3] is FL_ADDR[3] at PIN_R15
--operation mode is output

FL_ADDR[3] = OUTPUT(X1L88);


--FL_ADDR[4] is FL_ADDR[4] at PIN_T15
--operation mode is output

FL_ADDR[4] = OUTPUT(X1L89);


--FL_ADDR[5] is FL_ADDR[5] at PIN_U15
--operation mode is output

FL_ADDR[5] = OUTPUT(X1L90);


--FL_ADDR[6] is FL_ADDR[6] at PIN_V15
--operation mode is output

FL_ADDR[6] = OUTPUT(X1L91);


--FL_ADDR[7] is FL_ADDR[7] at PIN_W15
--operation mode is output

FL_ADDR[7] = OUTPUT(X1L92);


--FL_ADDR[8] is FL_ADDR[8] at PIN_R14
--operation mode is output

FL_ADDR[8] = OUTPUT(X1L93);


--FL_ADDR[9] is FL_ADDR[9] at PIN_Y13
--operation mode is output

FL_ADDR[9] = OUTPUT(X1L94);


--FL_ADDR[10] is FL_ADDR[10] at PIN_R12
--operation mode is output

FL_ADDR[10] = OUTPUT(X1L95);


--FL_ADDR[11] is FL_ADDR[11] at PIN_T12
--operation mode is output

FL_ADDR[11] = OUTPUT(X1L96);


--FL_ADDR[12] is FL_ADDR[12] at PIN_AB14
--operation mode is output

FL_ADDR[12] = OUTPUT(X1L97);


--FL_ADDR[13] is FL_ADDR[13] at PIN_AA13
--operation mode is output

FL_ADDR[13] = OUTPUT(X1L98);


--FL_ADDR[14] is FL_ADDR[14] at PIN_AB13
--operation mode is output

FL_ADDR[14] = OUTPUT(X1L99);


--FL_ADDR[15] is FL_ADDR[15] at PIN_AA12
--operation mode is output

FL_ADDR[15] = OUTPUT(X1L100);


--FL_ADDR[16] is FL_ADDR[16] at PIN_AB12
--operation mode is output

FL_ADDR[16] = OUTPUT(X1L101);


--FL_ADDR[17] is FL_ADDR[17] at PIN_AA20
--operation mode is output

FL_ADDR[17] = OUTPUT(X1L102);


--FL_ADDR[18] is FL_ADDR[18] at PIN_U14
--operation mode is output

FL_ADDR[18] = OUTPUT(X1L103);


--FL_ADDR[19] is FL_ADDR[19] at PIN_V14
--operation mode is output

FL_ADDR[19] = OUTPUT(X1L104);


--FL_ADDR[20] is FL_ADDR[20] at PIN_U13
--operation mode is output

FL_ADDR[20] = OUTPUT(X1L105);


--FL_ADDR[21] is FL_ADDR[21] at PIN_R13
--operation mode is output

FL_ADDR[21] = OUTPUT(X1L106);


--FL_WE_N is FL_WE_N at PIN_Y14
--operation mode is output

FL_WE_N = OUTPUT(X1L108);


--FL_RST_N is FL_RST_N at PIN_W14
--operation mode is output

FL_RST_N = OUTPUT(VCC);


--FL_OE_N is FL_OE_N at PIN_AA15
--operation mode is output

FL_OE_N = OUTPUT(!X1_ST.READ);


--FL_CE_N is FL_CE_N at PIN_AB15
--operation mode is output

FL_CE_N = OUTPUT(!X1_ST.IDEL);


--SRAM_ADDR[0] is SRAM_ADDR[0] at PIN_AA3
--operation mode is output

SRAM_ADDR[0] = OUTPUT(L1L3);


--SRAM_ADDR[1] is SRAM_ADDR[1] at PIN_AB3
--operation mode is output

SRAM_ADDR[1] = OUTPUT(L1L4);


--SRAM_ADDR[2] is SRAM_ADDR[2] at PIN_AA4
--operation mode is output

SRAM_ADDR[2] = OUTPUT(L1L5);


--SRAM_ADDR[3] is SRAM_ADDR[3] at PIN_AB4
--operation mode is output

SRAM_ADDR[3] = OUTPUT(L1L6);


--SRAM_ADDR[4] is SRAM_ADDR[4] at PIN_AA5
--operation mode is output

SRAM_ADDR[4] = OUTPUT(L1L7);


--SRAM_ADDR[5] is SRAM_ADDR[5] at PIN_AB10
--operation mode is output

SRAM_ADDR[5] = OUTPUT(L1L8);


--SRAM_ADDR[6] is SRAM_ADDR[6] at PIN_AA11
--operation mode is output

SRAM_ADDR[6] = OUTPUT(L1L9);


--SRAM_ADDR[7] is SRAM_ADDR[7] at PIN_AB11
--operation mode is output

SRAM_ADDR[7] = OUTPUT(L1L10);


--SRAM_ADDR[8] is SRAM_ADDR[8] at PIN_V11
--operation mode is output

SRAM_ADDR[8] = OUTPUT(L1L11);


--SRAM_ADDR[9] is SRAM_ADDR[9] at PIN_W11
--operation mode is output

SRAM_ADDR[9] = OUTPUT(L1L12);


--SRAM_ADDR[10] is SRAM_ADDR[10] at PIN_R11
--operation mode is output

SRAM_ADDR[10] = OUTPUT(L1L13);


--SRAM_ADDR[11] is SRAM_ADDR[11] at PIN_T11
--operation mode is output

SRAM_ADDR[11] = OUTPUT(L1L14);


--SRAM_ADDR[12] is SRAM_ADDR[12] at PIN_Y10
--operation mode is output

SRAM_ADDR[12] = OUTPUT(L1L15);


--SRAM_ADDR[13] is SRAM_ADDR[13] at PIN_U10
--operation mode is output

SRAM_ADDR[13] = OUTPUT(L1L16);


--SRAM_ADDR[14] is SRAM_ADDR[14] at PIN_R10
--operation mode is output

SRAM_ADDR[14] = OUTPUT(L1L17);


--SRAM_ADDR[15] is SRAM_ADDR[15] at PIN_T7
--operation mode is output

SRAM_ADDR[15] = OUTPUT(L1L18);


--SRAM_ADDR[16] is SRAM_ADDR[16] at PIN_Y6
--operation mode is output

SRAM_ADDR[16] = OUTPUT(L1L19);


--SRAM_ADDR[17] is SRAM_ADDR[17] at PIN_Y5
--operation mode is output

SRAM_ADDR[17] = OUTPUT(L1L20);


--SRAM_UB_N is SRAM_UB_N at PIN_W7
--operation mode is output

SRAM_UB_N = OUTPUT(GND);


--SRAM_LB_N is SRAM_LB_N at PIN_Y7
--operation mode is output

SRAM_LB_N = OUTPUT(GND);


--SRAM_WE_N is SRAM_WE_N at PIN_AA10
--operation mode is output

SRAM_WE_N = OUTPUT(!L1L38);


--SRAM_CE_N is SRAM_CE_N at PIN_AB5
--operation mode is output

SRAM_CE_N = OUTPUT(GND);


--SRAM_OE_N is SRAM_OE_N at PIN_T8
--operation mode is output

SRAM_OE_N = OUTPUT(L1L37);


--SD_CLK is SD_CLK at PIN_G8
--operation mode is output

SD_CLK = OUTPUT(GND);


--TDO is TDO at PIN_D7
--operation mode is output

TDO = OUTPUT(V1_TDO);

--V1_TDO is USB_JTAG:u1|JTAG_TRANS:u1|TDO at PIN_D7
--operation mode is output

V1_TDO = DFFE(V1L7, GLOBAL(R1_wire_clkctrl1_outclk), !GLOBAL(A1L327), , );


--I2C_SCLK is I2C_SCLK at PIN_A3
--operation mode is output

I2C_SCLK = OUTPUT(MB1L17);


--VGA_HS is VGA_HS at PIN_A11
--operation mode is output

VGA_HS = OUTPUT(M1_oVGA_H_SYNC);


--VGA_VS is VGA_VS at PIN_B11
--operation mode is output

VGA_VS = OUTPUT(M1_oVGA_V_SYNC);


--VGA_R[0] is VGA_R[0] at PIN_D9
--operation mode is output

VGA_R[0] = OUTPUT(M1L460);


--VGA_R[1] is VGA_R[1] at PIN_C9
--operation mode is output

VGA_R[1] = OUTPUT(M1L461);


--VGA_R[2] is VGA_R[2] at PIN_A7
--operation mode is output

VGA_R[2] = OUTPUT(M1L462);


--VGA_R[3] is VGA_R[3] at PIN_B7
--operation mode is output

VGA_R[3] = OUTPUT(M1L463);


--VGA_G[0] is VGA_G[0] at PIN_B8
--operation mode is output

VGA_G[0] = OUTPUT(M1L455);


--VGA_G[1] is VGA_G[1] at PIN_C10
--operation mode is output

VGA_G[1] = OUTPUT(M1L456);


--VGA_G[2] is VGA_G[2] at PIN_B9
--operation mode is output

VGA_G[2] = OUTPUT(M1L457);


--VGA_G[3] is VGA_G[3] at PIN_A8
--operation mode is output

VGA_G[3] = OUTPUT(M1L458);


--VGA_B[0] is VGA_B[0] at PIN_A9
--operation mode is output

VGA_B[0] = OUTPUT(M1L451);


--VGA_B[1] is VGA_B[1] at PIN_D11
--operation mode is output

VGA_B[1] = OUTPUT(M1L452);


--VGA_B[2] is VGA_B[2] at PIN_A10
--operation mode is output

VGA_B[2] = OUTPUT(M1L453);


--VGA_B[3] is VGA_B[3] at PIN_B10
--operation mode is output

VGA_B[3] = OUTPUT(M1L454);


--AUD_ADCLRCK is AUD_ADCLRCK at PIN_A6
--operation mode is output

AUD_ADCLRCK = OUTPUT(Q1_LRCK_1X);


--AUD_DACLRCK is AUD_DACLRCK at PIN_A5
--operation mode is output

AUD_DACLRCK = OUTPUT(Q1_LRCK_1X);


--AUD_DACDAT is AUD_DACDAT at PIN_B5
--operation mode is output

AUD_DACDAT = OUTPUT(Q1L254);


--AUD_XCK is AUD_XCK at PIN_B4
--operation mode is output

AUD_XCK = OUTPUT(GLOBAL(S2L4));


--SD_DAT3 is SD_DAT3 at PIN_T16
--operation mode is bidir

SD_DAT3 = BIDIR(OPNDRN(VCC));


--SD_CMD is SD_CMD at PIN_F11
--operation mode is bidir

SD_CMD = BIDIR(OPNDRN(VCC));


--A1L37 is DRAM_DQ[0]~15 at PIN_U1
--operation mode is bidir

A1L37 = DRAM_DQ[0];

--DRAM_DQ[0] is DRAM_DQ[0] at PIN_U1
--operation mode is bidir

DRAM_DQ[0]_tri_out = TRI(CB1_DIN2[0], AB1_OE);
DRAM_DQ[0] = BIDIR(DRAM_DQ[0]_tri_out);


--A1L39 is DRAM_DQ[1]~14 at PIN_U2
--operation mode is bidir

A1L39 = DRAM_DQ[1];

--DRAM_DQ[1] is DRAM_DQ[1] at PIN_U2
--operation mode is bidir

DRAM_DQ[1]_tri_out = TRI(CB1_DIN2[1], AB1_OE);
DRAM_DQ[1] = BIDIR(DRAM_DQ[1]_tri_out);


--A1L41 is DRAM_DQ[2]~13 at PIN_V1
--operation mode is bidir

A1L41 = DRAM_DQ[2];

--DRAM_DQ[2] is DRAM_DQ[2] at PIN_V1
--operation mode is bidir

DRAM_DQ[2]_tri_out = TRI(CB1_DIN2[2], AB1_OE);
DRAM_DQ[2] = BIDIR(DRAM_DQ[2]_tri_out);


--A1L43 is DRAM_DQ[3]~12 at PIN_V2
--operation mode is bidir

A1L43 = DRAM_DQ[3];

--DRAM_DQ[3] is DRAM_DQ[3] at PIN_V2
--operation mode is bidir

DRAM_DQ[3]_tri_out = TRI(CB1_DIN2[3], AB1_OE);
DRAM_DQ[3] = BIDIR(DRAM_DQ[3]_tri_out);


--A1L45 is DRAM_DQ[4]~11 at PIN_W1
--operation mode is bidir

A1L45 = DRAM_DQ[4];

--DRAM_DQ[4] is DRAM_DQ[4] at PIN_W1
--operation mode is bidir

DRAM_DQ[4]_tri_out = TRI(CB1_DIN2[4], AB1_OE);
DRAM_DQ[4] = BIDIR(DRAM_DQ[4]_tri_out);


--A1L47 is DRAM_DQ[5]~10 at PIN_W2
--operation mode is bidir

A1L47 = DRAM_DQ[5];

--DRAM_DQ[5] is DRAM_DQ[5] at PIN_W2
--operation mode is bidir

DRAM_DQ[5]_tri_out = TRI(CB1_DIN2[5], AB1_OE);
DRAM_DQ[5] = BIDIR(DRAM_DQ[5]_tri_out);


--A1L49 is DRAM_DQ[6]~9 at PIN_Y1
--operation mode is bidir

A1L49 = DRAM_DQ[6];

--DRAM_DQ[6] is DRAM_DQ[6] at PIN_Y1
--operation mode is bidir

DRAM_DQ[6]_tri_out = TRI(CB1_DIN2[6], AB1_OE);
DRAM_DQ[6] = BIDIR(DRAM_DQ[6]_tri_out);


--A1L51 is DRAM_DQ[7]~8 at PIN_Y2
--operation mode is bidir

A1L51 = DRAM_DQ[7];

--DRAM_DQ[7] is DRAM_DQ[7] at PIN_Y2
--operation mode is bidir

DRAM_DQ[7]_tri_out = TRI(CB1_DIN2[7], AB1_OE);
DRAM_DQ[7] = BIDIR(DRAM_DQ[7]_tri_out);


--A1L53 is DRAM_DQ[8]~7 at PIN_N1
--operation mode is bidir

A1L53 = DRAM_DQ[8];

--DRAM_DQ[8] is DRAM_DQ[8] at PIN_N1
--operation mode is bidir

DRAM_DQ[8]_tri_out = TRI(CB1_DIN2[8], AB1_OE);
DRAM_DQ[8] = BIDIR(DRAM_DQ[8]_tri_out);


--A1L55 is DRAM_DQ[9]~6 at PIN_N2
--operation mode is bidir

A1L55 = DRAM_DQ[9];

--DRAM_DQ[9] is DRAM_DQ[9] at PIN_N2
--operation mode is bidir

DRAM_DQ[9]_tri_out = TRI(CB1_DIN2[9], AB1_OE);
DRAM_DQ[9] = BIDIR(DRAM_DQ[9]_tri_out);


--A1L57 is DRAM_DQ[10]~5 at PIN_P1
--operation mode is bidir

A1L57 = DRAM_DQ[10];

--DRAM_DQ[10] is DRAM_DQ[10] at PIN_P1
--operation mode is bidir

DRAM_DQ[10]_tri_out = TRI(CB1_DIN2[10], AB1_OE);
DRAM_DQ[10] = BIDIR(DRAM_DQ[10]_tri_out);


--A1L59 is DRAM_DQ[11]~4 at PIN_P2
--operation mode is bidir

A1L59 = DRAM_DQ[11];

--DRAM_DQ[11] is DRAM_DQ[11] at PIN_P2
--operation mode is bidir

DRAM_DQ[11]_tri_out = TRI(CB1_DIN2[11], AB1_OE);
DRAM_DQ[11] = BIDIR(DRAM_DQ[11]_tri_out);


--A1L61 is DRAM_DQ[12]~3 at PIN_R1
--operation mode is bidir

A1L61 = DRAM_DQ[12];

--DRAM_DQ[12] is DRAM_DQ[12] at PIN_R1
--operation mode is bidir

DRAM_DQ[12]_tri_out = TRI(CB1_DIN2[12], AB1_OE);
DRAM_DQ[12] = BIDIR(DRAM_DQ[12]_tri_out);


--A1L63 is DRAM_DQ[13]~2 at PIN_R2
--operation mode is bidir

A1L63 = DRAM_DQ[13];

--DRAM_DQ[13] is DRAM_DQ[13] at PIN_R2
--operation mode is bidir

DRAM_DQ[13]_tri_out = TRI(CB1_DIN2[13], AB1_OE);
DRAM_DQ[13] = BIDIR(DRAM_DQ[13]_tri_out);


--A1L65 is DRAM_DQ[14]~1 at PIN_T1
--operation mode is bidir

A1L65 = DRAM_DQ[14];

--DRAM_DQ[14] is DRAM_DQ[14] at PIN_T1
--operation mode is bidir

DRAM_DQ[14]_tri_out = TRI(CB1_DIN2[14], AB1_OE);
DRAM_DQ[14] = BIDIR(DRAM_DQ[14]_tri_out);


--A1L67 is DRAM_DQ[15]~0 at PIN_T2
--operation mode is bidir

A1L67 = DRAM_DQ[15];

--DRAM_DQ[15] is DRAM_DQ[15] at PIN_T2
--operation mode is bidir

DRAM_DQ[15]_tri_out = TRI(CB1_DIN2[15], AB1_OE);
DRAM_DQ[15] = BIDIR(DRAM_DQ[15]_tri_out);


--A1L99 is FL_DQ[0]~7 at PIN_AB16
--operation mode is bidir

A1L99 = FL_DQ[0];

--FL_DQ[0] is FL_DQ[0] at PIN_AB16
--operation mode is bidir

FL_DQ[0]_tri_out = TRI(X1L196, !X1_ST.READ);
FL_DQ[0] = BIDIR(FL_DQ[0]_tri_out);


--A1L101 is FL_DQ[1]~6 at PIN_AA16
--operation mode is bidir

A1L101 = FL_DQ[1];

--FL_DQ[1] is FL_DQ[1] at PIN_AA16
--operation mode is bidir

FL_DQ[1]_tri_out = TRI(X1L197, !X1_ST.READ);
FL_DQ[1] = BIDIR(FL_DQ[1]_tri_out);


--A1L103 is FL_DQ[2]~5 at PIN_AB17
--operation mode is bidir

A1L103 = FL_DQ[2];

--FL_DQ[2] is FL_DQ[2] at PIN_AB17
--operation mode is bidir

FL_DQ[2]_tri_out = TRI(X1L198, !X1_ST.READ);
FL_DQ[2] = BIDIR(FL_DQ[2]_tri_out);


--A1L105 is FL_DQ[3]~4 at PIN_AA17
--operation mode is bidir

A1L105 = FL_DQ[3];

--FL_DQ[3] is FL_DQ[3] at PIN_AA17
--operation mode is bidir

FL_DQ[3]_tri_out = TRI(X1L199, !X1_ST.READ);
FL_DQ[3] = BIDIR(FL_DQ[3]_tri_out);


--A1L107 is FL_DQ[4]~3 at PIN_AB18
--operation mode is bidir

A1L107 = FL_DQ[4];

--FL_DQ[4] is FL_DQ[4] at PIN_AB18
--operation mode is bidir

FL_DQ[4]_tri_out = TRI(X1L200, !X1_ST.READ);
FL_DQ[4] = BIDIR(FL_DQ[4]_tri_out);


--A1L109 is FL_DQ[5]~2 at PIN_AA18
--operation mode is bidir

A1L109 = FL_DQ[5];

--FL_DQ[5] is FL_DQ[5] at PIN_AA18
--operation mode is bidir

FL_DQ[5]_tri_out = TRI(X1L202, !X1_ST.READ);
FL_DQ[5] = BIDIR(FL_DQ[5]_tri_out);


--A1L111 is FL_DQ[6]~1 at PIN_AB19
--operation mode is bidir

A1L111 = FL_DQ[6];

--FL_DQ[6] is FL_DQ[6] at PIN_AB19
--operation mode is bidir

FL_DQ[6]_tri_out = TRI(X1L203, !X1_ST.READ);
FL_DQ[6] = BIDIR(FL_DQ[6]_tri_out);


--A1L113 is FL_DQ[7]~0 at PIN_AA19
--operation mode is bidir

A1L113 = FL_DQ[7];

--FL_DQ[7] is FL_DQ[7] at PIN_AA19
--operation mode is bidir

FL_DQ[7]_tri_out = TRI(X1L204, !X1_ST.READ);
FL_DQ[7] = BIDIR(FL_DQ[7]_tri_out);


--A1L279 is SRAM_DQ[0]~15 at PIN_AA6
--operation mode is bidir

A1L279 = SRAM_DQ[0];

--SRAM_DQ[0] is SRAM_DQ[0] at PIN_AA6
--operation mode is bidir

SRAM_DQ[0]_tri_out = TRI(L1L21, L1L38);
SRAM_DQ[0] = BIDIR(SRAM_DQ[0]_tri_out);


--A1L281 is SRAM_DQ[1]~14 at PIN_AB6
--operation mode is bidir

A1L281 = SRAM_DQ[1];

--SRAM_DQ[1] is SRAM_DQ[1] at PIN_AB6
--operation mode is bidir

SRAM_DQ[1]_tri_out = TRI(L1L22, L1L38);
SRAM_DQ[1] = BIDIR(SRAM_DQ[1]_tri_out);


--A1L283 is SRAM_DQ[2]~13 at PIN_AA7
--operation mode is bidir

A1L283 = SRAM_DQ[2];

--SRAM_DQ[2] is SRAM_DQ[2] at PIN_AA7
--operation mode is bidir

SRAM_DQ[2]_tri_out = TRI(L1L23, L1L38);
SRAM_DQ[2] = BIDIR(SRAM_DQ[2]_tri_out);


--A1L285 is SRAM_DQ[3]~12 at PIN_AB7
--operation mode is bidir

A1L285 = SRAM_DQ[3];

--SRAM_DQ[3] is SRAM_DQ[3] at PIN_AB7
--operation mode is bidir

SRAM_DQ[3]_tri_out = TRI(L1L24, L1L38);
SRAM_DQ[3] = BIDIR(SRAM_DQ[3]_tri_out);


--A1L287 is SRAM_DQ[4]~11 at PIN_AA8
--operation mode is bidir

A1L287 = SRAM_DQ[4];

--SRAM_DQ[4] is SRAM_DQ[4] at PIN_AA8
--operation mode is bidir

SRAM_DQ[4]_tri_out = TRI(L1L25, L1L38);
SRAM_DQ[4] = BIDIR(SRAM_DQ[4]_tri_out);


--A1L289 is SRAM_DQ[5]~10 at PIN_AB8
--operation mode is bidir

A1L289 = SRAM_DQ[5];

--SRAM_DQ[5] is SRAM_DQ[5] at PIN_AB8
--operation mode is bidir

SRAM_DQ[5]_tri_out = TRI(L1L26, L1L38);
SRAM_DQ[5] = BIDIR(SRAM_DQ[5]_tri_out);


--A1L291 is SRAM_DQ[6]~9 at PIN_AA9
--operation mode is bidir

A1L291 = SRAM_DQ[6];

--SRAM_DQ[6] is SRAM_DQ[6] at PIN_AA9
--operation mode is bidir

SRAM_DQ[6]_tri_out = TRI(L1L27, L1L38);
SRAM_DQ[6] = BIDIR(SRAM_DQ[6]_tri_out);


--A1L293 is SRAM_DQ[7]~8 at PIN_AB9
--operation mode is bidir

A1L293 = SRAM_DQ[7];

--SRAM_DQ[7] is SRAM_DQ[7] at PIN_AB9
--operation mode is bidir

SRAM_DQ[7]_tri_out = TRI(L1L28, L1L38);
SRAM_DQ[7] = BIDIR(SRAM_DQ[7]_tri_out);


--A1L295 is SRAM_DQ[8]~7 at PIN_Y9
--operation mode is bidir

A1L295 = SRAM_DQ[8];

--SRAM_DQ[8] is SRAM_DQ[8] at PIN_Y9
--operation mode is bidir

SRAM_DQ[8]_tri_out = TRI(L1L29, L1L38);
SRAM_DQ[8] = BIDIR(SRAM_DQ[8]_tri_out);


--A1L297 is SRAM_DQ[9]~6 at PIN_W9
--operation mode is bidir

A1L297 = SRAM_DQ[9];

--SRAM_DQ[9] is SRAM_DQ[9] at PIN_W9
--operation mode is bidir

SRAM_DQ[9]_tri_out = TRI(L1L30, L1L38);
SRAM_DQ[9] = BIDIR(SRAM_DQ[9]_tri_out);


--A1L299 is SRAM_DQ[10]~5 at PIN_V9
--operation mode is bidir

A1L299 = SRAM_DQ[10];

--SRAM_DQ[10] is SRAM_DQ[10] at PIN_V9
--operation mode is bidir

SRAM_DQ[10]_tri_out = TRI(L1L31, L1L38);
SRAM_DQ[10] = BIDIR(SRAM_DQ[10]_tri_out);


--A1L301 is SRAM_DQ[11]~4 at PIN_U9
--operation mode is bidir

A1L301 = SRAM_DQ[11];

--SRAM_DQ[11] is SRAM_DQ[11] at PIN_U9
--operation mode is bidir

SRAM_DQ[11]_tri_out = TRI(L1L32, L1L38);
SRAM_DQ[11] = BIDIR(SRAM_DQ[11]_tri_out);


--A1L303 is SRAM_DQ[12]~3 at PIN_R9
--operation mode is bidir

A1L303 = SRAM_DQ[12];

--SRAM_DQ[12] is SRAM_DQ[12] at PIN_R9
--operation mode is bidir

SRAM_DQ[12]_tri_out = TRI(L1L33, L1L38);
SRAM_DQ[12] = BIDIR(SRAM_DQ[12]_tri_out);


--A1L305 is SRAM_DQ[13]~2 at PIN_W8
--operation mode is bidir

A1L305 = SRAM_DQ[13];

--SRAM_DQ[13] is SRAM_DQ[13] at PIN_W8
--operation mode is bidir

SRAM_DQ[13]_tri_out = TRI(L1L34, L1L38);
SRAM_DQ[13] = BIDIR(SRAM_DQ[13]_tri_out);


--A1L307 is SRAM_DQ[14]~1 at PIN_V8
--operation mode is bidir

A1L307 = SRAM_DQ[14];

--SRAM_DQ[14] is SRAM_DQ[14] at PIN_V8
--operation mode is bidir

SRAM_DQ[14]_tri_out = TRI(L1L35, L1L38);
SRAM_DQ[14] = BIDIR(SRAM_DQ[14]_tri_out);


--A1L309 is SRAM_DQ[15]~0 at PIN_U8
--operation mode is bidir

A1L309 = SRAM_DQ[15];

--SRAM_DQ[15] is SRAM_DQ[15] at PIN_U8
--operation mode is bidir

SRAM_DQ[15]_tri_out = TRI(L1L36, L1L38);
SRAM_DQ[15] = BIDIR(SRAM_DQ[15]_tri_out);


--SD_DAT is SD_DAT at PIN_E9
--operation mode is bidir

SD_DAT = BIDIR(OPNDRN(VCC));


--A1L225 is I2C_SDAT~0 at PIN_B3
--operation mode is bidir

A1L225 = I2C_SDAT;

--I2C_SDAT is I2C_SDAT at PIN_B3
--operation mode is bidir

I2C_SDAT = BIDIR(OPNDRN(!MB1L25Q));


--AUD_BCLK is AUD_BCLK at PIN_A4
--operation mode is bidir

AUD_BCLK_tri_out = TRI(Q1_oAUD_BCK, VCC);
AUD_BCLK = BIDIR(AUD_BCLK_tri_out);


--GPIO_0[0] is GPIO_0[0] at PIN_A13
--operation mode is bidir

GPIO_0[0] = BIDIR(OPNDRN(VCC));


--GPIO_0[1] is GPIO_0[1] at PIN_B13
--operation mode is bidir

GPIO_0[1] = BIDIR(OPNDRN(VCC));


--GPIO_0[2] is GPIO_0[2] at PIN_A14
--operation mode is bidir

GPIO_0[2] = BIDIR(OPNDRN(VCC));


--GPIO_0[3] is GPIO_0[3] at PIN_B14
--operation mode is bidir

GPIO_0[3] = BIDIR(OPNDRN(VCC));


--GPIO_0[4] is GPIO_0[4] at PIN_A15
--operation mode is bidir

GPIO_0[4] = BIDIR(OPNDRN(VCC));


--GPIO_0[5] is GPIO_0[5] at PIN_B15
--operation mode is bidir

GPIO_0[5] = BIDIR(OPNDRN(VCC));


--GPIO_0[6] is GPIO_0[6] at PIN_A16
--operation mode is bidir

GPIO_0[6] = BIDIR(OPNDRN(VCC));


--GPIO_0[7] is GPIO_0[7] at PIN_B16
--operation mode is bidir

GPIO_0[7] = BIDIR(OPNDRN(VCC));


--GPIO_0[8] is GPIO_0[8] at PIN_A17
--operation mode is bidir

GPIO_0[8] = BIDIR(OPNDRN(VCC));


--GPIO_0[9] is GPIO_0[9] at PIN_B17
--operation mode is bidir

GPIO_0[9] = BIDIR(OPNDRN(VCC));


--GPIO_0[10] is GPIO_0[10] at PIN_A18
--operation mode is bidir

GPIO_0[10] = BIDIR(OPNDRN(VCC));


--GPIO_0[11] is GPIO_0[11] at PIN_B18
--operation mode is bidir

GPIO_0[11] = BIDIR(OPNDRN(VCC));


--GPIO_0[12] is GPIO_0[12] at PIN_A19
--operation mode is bidir

GPIO_0[12] = BIDIR(OPNDRN(VCC));


--GPIO_0[13] is GPIO_0[13] at PIN_B19
--operation mode is bidir

GPIO_0[13] = BIDIR(OPNDRN(VCC));


--GPIO_0[14] is GPIO_0[14] at PIN_A20
--operation mode is bidir

GPIO_0[14] = BIDIR(OPNDRN(VCC));


--GPIO_0[15] is GPIO_0[15] at PIN_B20
--operation mode is bidir

GPIO_0[15] = BIDIR(OPNDRN(VCC));


--GPIO_0[16] is GPIO_0[16] at PIN_C21
--operation mode is bidir

GPIO_0[16] = BIDIR(OPNDRN(VCC));


--GPIO_0[17] is GPIO_0[17] at PIN_C22
--operation mode is bidir

GPIO_0[17] = BIDIR(OPNDRN(VCC));


--GPIO_0[18] is GPIO_0[18] at PIN_D21
--operation mode is bidir

GPIO_0[18] = BIDIR(OPNDRN(VCC));


--GPIO_0[19] is GPIO_0[19] at PIN_D22
--operation mode is bidir

GPIO_0[19] = BIDIR(OPNDRN(VCC));


--GPIO_0[20] is GPIO_0[20] at PIN_E21
--operation mode is bidir

GPIO_0[20] = BIDIR(OPNDRN(VCC));


--GPIO_0[21] is GPIO_0[21] at PIN_E22
--operation mode is bidir

GPIO_0[21] = BIDIR(OPNDRN(VCC));


--GPIO_0[22] is GPIO_0[22] at PIN_F21
--operation mode is bidir

GPIO_0[22] = BIDIR(OPNDRN(VCC));


--GPIO_0[23] is GPIO_0[23] at PIN_F22
--operation mode is bidir

GPIO_0[23] = BIDIR(OPNDRN(VCC));


--GPIO_0[24] is GPIO_0[24] at PIN_G21
--operation mode is bidir

GPIO_0[24] = BIDIR(OPNDRN(VCC));


--GPIO_0[25] is GPIO_0[25] at PIN_G22
--operation mode is bidir

GPIO_0[25] = BIDIR(OPNDRN(VCC));


--GPIO_0[26] is GPIO_0[26] at PIN_J21
--operation mode is bidir

GPIO_0[26] = BIDIR(OPNDRN(VCC));


--GPIO_0[27] is GPIO_0[27] at PIN_J22
--operation mode is bidir

GPIO_0[27] = BIDIR(OPNDRN(VCC));


--GPIO_0[28] is GPIO_0[28] at PIN_K21
--operation mode is bidir

GPIO_0[28] = BIDIR(OPNDRN(VCC));


--GPIO_0[29] is GPIO_0[29] at PIN_K22
--operation mode is bidir

GPIO_0[29] = BIDIR(OPNDRN(VCC));


--GPIO_0[30] is GPIO_0[30] at PIN_J19
--operation mode is bidir

GPIO_0[30] = BIDIR(OPNDRN(VCC));


--GPIO_0[31] is GPIO_0[31] at PIN_J20
--operation mode is bidir

GPIO_0[31] = BIDIR(OPNDRN(VCC));


--GPIO_0[32] is GPIO_0[32] at PIN_J18
--operation mode is bidir

GPIO_0[32] = BIDIR(OPNDRN(VCC));


--GPIO_0[33] is GPIO_0[33] at PIN_K20
--operation mode is bidir

GPIO_0[33] = BIDIR(OPNDRN(VCC));


--GPIO_0[34] is GPIO_0[34] at PIN_L19
--operation mode is bidir

GPIO_0[34] = BIDIR(OPNDRN(VCC));


--GPIO_0[35] is GPIO_0[35] at PIN_L18
--operation mode is bidir

GPIO_0[35] = BIDIR(OPNDRN(VCC));


--GPIO_1[0] is GPIO_1[0] at PIN_H12
--operation mode is bidir

GPIO_1[0] = BIDIR(OPNDRN(VCC));


--GPIO_1[1] is GPIO_1[1] at PIN_H13
--operation mode is bidir

GPIO_1[1] = BIDIR(OPNDRN(VCC));


--GPIO_1[2] is GPIO_1[2] at PIN_H14
--operation mode is bidir

GPIO_1[2] = BIDIR(OPNDRN(VCC));


--GPIO_1[3] is GPIO_1[3] at PIN_G15
--operation mode is bidir

GPIO_1[3] = BIDIR(OPNDRN(VCC));


--GPIO_1[4] is GPIO_1[4] at PIN_E14
--operation mode is bidir

GPIO_1[4] = BIDIR(OPNDRN(VCC));


--GPIO_1[5] is GPIO_1[5] at PIN_E15
--operation mode is bidir

GPIO_1[5] = BIDIR(OPNDRN(VCC));


--GPIO_1[6] is GPIO_1[6] at PIN_F15
--operation mode is bidir

GPIO_1[6] = BIDIR(OPNDRN(VCC));


--GPIO_1[7] is GPIO_1[7] at PIN_G16
--operation mode is bidir

GPIO_1[7] = BIDIR(OPNDRN(VCC));


--GPIO_1[8] is GPIO_1[8] at PIN_F12
--operation mode is bidir

GPIO_1[8] = BIDIR(OPNDRN(VCC));


--GPIO_1[9] is GPIO_1[9] at PIN_F13
--operation mode is bidir

GPIO_1[9] = BIDIR(OPNDRN(VCC));


--GPIO_1[10] is GPIO_1[10] at PIN_C14
--operation mode is bidir

GPIO_1[10] = BIDIR(OPNDRN(VCC));


--GPIO_1[11] is GPIO_1[11] at PIN_D14
--operation mode is bidir

GPIO_1[11] = BIDIR(OPNDRN(VCC));


--GPIO_1[12] is GPIO_1[12] at PIN_D15
--operation mode is bidir

GPIO_1[12] = BIDIR(OPNDRN(VCC));


--GPIO_1[13] is GPIO_1[13] at PIN_D16
--operation mode is bidir

GPIO_1[13] = BIDIR(OPNDRN(VCC));


--GPIO_1[14] is GPIO_1[14] at PIN_C17
--operation mode is bidir

GPIO_1[14] = BIDIR(OPNDRN(VCC));


--GPIO_1[15] is GPIO_1[15] at PIN_C18
--operation mode is bidir

GPIO_1[15] = BIDIR(OPNDRN(VCC));


--GPIO_1[16] is GPIO_1[16] at PIN_C19
--operation mode is bidir

GPIO_1[16] = BIDIR(OPNDRN(VCC));


--GPIO_1[17] is GPIO_1[17] at PIN_C20
--operation mode is bidir

GPIO_1[17] = BIDIR(OPNDRN(VCC));


--GPIO_1[18] is GPIO_1[18] at PIN_D19
--operation mode is bidir

GPIO_1[18] = BIDIR(OPNDRN(VCC));


--GPIO_1[19] is GPIO_1[19] at PIN_D20
--operation mode is bidir

GPIO_1[19] = BIDIR(OPNDRN(VCC));


--GPIO_1[20] is GPIO_1[20] at PIN_E20
--operation mode is bidir

GPIO_1[20] = BIDIR(OPNDRN(VCC));


--GPIO_1[21] is GPIO_1[21] at PIN_F20
--operation mode is bidir

GPIO_1[21] = BIDIR(OPNDRN(VCC));


--GPIO_1[22] is GPIO_1[22] at PIN_E19
--operation mode is bidir

GPIO_1[22] = BIDIR(OPNDRN(VCC));


--GPIO_1[23] is GPIO_1[23] at PIN_E18
--operation mode is bidir

GPIO_1[23] = BIDIR(OPNDRN(VCC));


--GPIO_1[24] is GPIO_1[24] at PIN_G20
--operation mode is bidir

GPIO_1[24] = BIDIR(OPNDRN(VCC));


--GPIO_1[25] is GPIO_1[25] at PIN_G18
--operation mode is bidir

GPIO_1[25] = BIDIR(OPNDRN(VCC));


--GPIO_1[26] is GPIO_1[26] at PIN_G17
--operation mode is bidir

GPIO_1[26] = BIDIR(OPNDRN(VCC));


--GPIO_1[27] is GPIO_1[27] at PIN_H17
--operation mode is bidir

GPIO_1[27] = BIDIR(OPNDRN(VCC));


--GPIO_1[28] is GPIO_1[28] at PIN_J15
--operation mode is bidir

GPIO_1[28] = BIDIR(OPNDRN(VCC));


--GPIO_1[29] is GPIO_1[29] at PIN_H18
--operation mode is bidir

GPIO_1[29] = BIDIR(OPNDRN(VCC));


--GPIO_1[30] is GPIO_1[30] at PIN_N22
--operation mode is bidir

GPIO_1[30] = BIDIR(OPNDRN(VCC));


--GPIO_1[31] is GPIO_1[31] at PIN_N21
--operation mode is bidir

GPIO_1[31] = BIDIR(OPNDRN(VCC));


--GPIO_1[32] is GPIO_1[32] at PIN_P15
--operation mode is bidir

GPIO_1[32] = BIDIR(OPNDRN(VCC));


--GPIO_1[33] is GPIO_1[33] at PIN_N15
--operation mode is bidir

GPIO_1[33] = BIDIR(OPNDRN(VCC));


--GPIO_1[34] is GPIO_1[34] at PIN_P17
--operation mode is bidir

GPIO_1[34] = BIDIR(OPNDRN(VCC));


--GPIO_1[35] is GPIO_1[35] at PIN_P18
--operation mode is bidir

GPIO_1[35] = BIDIR(OPNDRN(VCC));


--AB1L22 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|REF_ACK~56 at LCCOMB_X10_Y9_N0
AB1L22 = !AB1_REF_ACK;


--B1L69 is Reset_Delay:d0|Equal~199 at LCCOMB_X49_Y14_N30
B1L69 = !B1L68;





--S1L2 is Multi_Sdram:u3|Sdram_Controller:u1|PLL1:sdram_pll1|altpll:altpll_component|_clk0~clkctrl at CLKCTRL_G3
S1L2 = cycloneii_clkctrl(.INCLK[0] = S1__clk0) WITH (clock_type = "Global Clock");


--A1L327 is TCS~clkctrl at CLKCTRL_G15
A1L327 = cycloneii_clkctrl(.INCLK[0] = TCS) WITH (clock_type = "Global Clock");


--A1L14 is CLOCK_50~clkctrl at CLKCTRL_G2
A1L14 = cycloneii_clkctrl(.INCLK[0] = CLOCK_50) WITH (clock_type = "Global Clock");


--A1L33 is DRAM_CLK~clkctrl_e at CLKCTRL_X0_Y1_N1
A1L33 = cycloneii_clkctrl(.INCLK[0] = S1__clk2) WITH (clock_type = "External Clock Output");


--Q1L203 is AUDIO_DAC:u11|LRCK_4X~clkctrl at CLKCTRL_G12
Q1L203 = cycloneii_clkctrl(.INCLK[0] = Q1_LRCK_4X) WITH (clock_type = "Global Clock");


--A1L329 is TDI~clkctrl at CLKCTRL_G5
A1L329 = cycloneii_clkctrl(.INCLK[0] = TDI) WITH (clock_type = "Global Clock");


--S2L2 is VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl at CLKCTRL_G11
S2L2 = cycloneii_clkctrl(.INCLK[0] = S2__clk0) WITH (clock_type = "Global Clock");


--Q1L178 is AUDIO_DAC:u11|LRCK_2X~clkctrl at CLKCTRL_G13
Q1L178 = cycloneii_clkctrl(.INCLK[0] = Q1_LRCK_2X) WITH (clock_type = "Global Clock");


--P1L73 is I2C_AV_Config:u10|mI2C_CTRL_CLK~clkctrl at CLKCTRL_G8
P1L73 = cycloneii_clkctrl(.INCLK[0] = P1_mI2C_CTRL_CLK) WITH (clock_type = "Global Clock");


--S2L4 is VGA_Audio_PLL:p1|altpll:altpll_component|_clk1~clkctrl at CLKCTRL_G10
S2L4 = cycloneii_clkctrl(.INCLK[0] = S2__clk1) WITH (clock_type = "Global Clock");


--Q1L150 is AUDIO_DAC:u11|LRCK_1X~clkctrl at CLKCTRL_G9
Q1L150 = cycloneii_clkctrl(.INCLK[0] = Q1_LRCK_1X) WITH (clock_type = "Global Clock");


--F1L7 is USB_JTAG:u1|mTCK~clkctrl at CLKCTRL_G14
F1L7 = cycloneii_clkctrl(.INCLK[0] = F1_mTCK) WITH (clock_type = "Global Clock");


--B1L71 is Reset_Delay:d0|oRESET~clkctrl at CLKCTRL_G4
B1L71 = cycloneii_clkctrl(.INCLK[0] = B1_oRESET) WITH (clock_type = "Global Clock");


--Q1L252 is AUDIO_DAC:u11|oAUD_BCK~clkctrl at CLKCTRL_G0
Q1L252 = cycloneii_clkctrl(.INCLK[0] = Q1_oAUD_BCK) WITH (clock_type = "Global Clock");


--Z1L146 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[0]~feeder at LCCOMB_X4_Y9_N6
Z1L146 = A1L37;


--Z1L148 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[1]~feeder at LCCOMB_X4_Y9_N2
Z1L148 = A1L39;


--Z1L151 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[3]~feeder at LCCOMB_X4_Y9_N20
Z1L151 = A1L43;


--Z1L153 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[4]~feeder at LCCOMB_X4_Y8_N6
Z1L153 = A1L45;


--Z1L155 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[5]~feeder at LCCOMB_X4_Y8_N8
Z1L155 = A1L47;


--Z1L157 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[6]~feeder at LCCOMB_X4_Y8_N0
Z1L157 = A1L49;


--Z1L159 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[7]~feeder at LCCOMB_X4_Y8_N18
Z1L159 = A1L51;


--Z1L161 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[8]~feeder at LCCOMB_X4_Y9_N28
Z1L161 = A1L53;


--Z1L163 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[9]~feeder at LCCOMB_X4_Y9_N16
Z1L163 = A1L55;


--Z1L165 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[10]~feeder at LCCOMB_X4_Y9_N10
Z1L165 = A1L57;


--Z1L167 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[11]~feeder at LCCOMB_X4_Y9_N18
Z1L167 = A1L59;


--Z1L169 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[12]~feeder at LCCOMB_X4_Y8_N2
Z1L169 = A1L61;


--Z1L171 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[13]~feeder at LCCOMB_X4_Y8_N4
Z1L171 = A1L63;


--Z1L173 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[14]~feeder at LCCOMB_X4_Y8_N26
Z1L173 = A1L65;


--Z1L175 is Multi_Sdram:u3|Sdram_Controller:u1|mDATAOUT[15]~feeder at LCCOMB_X4_Y8_N22
Z1L175 = A1L67;


--X1L211 is Multi_Flash:u2|Flash_Controller:u1|oDATA[0]~feeder at LCCOMB_X23_Y7_N6
X1L211 = A1L99;


--X1L215 is Multi_Flash:u2|Flash_Controller:u1|oDATA[3]~feeder at LCCOMB_X23_Y7_N0
X1L215 = A1L105;


--X1L217 is Multi_Flash:u2|Flash_Controller:u1|oDATA[4]~feeder at LCCOMB_X23_Y7_N22
X1L217 = A1L107;


--X1L219 is Multi_Flash:u2|Flash_Controller:u1|oDATA[5]~feeder at LCCOMB_X23_Y7_N4
X1L219 = A1L109;


--M1L394 is VGA_Controller:u8|oCoord_X[0]~feeder at LCCOMB_X21_Y9_N2
M1L394 = M1_H_Cont[0];


--K1L26 is CMD_Decode:u5|CMD_Tmp[16]~feeder at LCCOMB_X15_Y10_N18
K1L26 = K1_CMD_Tmp[8];


--K1L344 is CMD_Decode:u5|oFL_DATA[0]~feeder at LCCOMB_X21_Y6_N26
K1L344 = K1_CMD_Tmp[8];


--K1L24 is CMD_Decode:u5|CMD_Tmp[15]~feeder at LCCOMB_X15_Y9_N26
K1L24 = K1_CMD_Tmp[7];


--K1L18 is CMD_Decode:u5|CMD_Tmp[11]~feeder at LCCOMB_X15_Y9_N30
K1L18 = K1_CMD_Tmp[3];


--K1L13 is CMD_Decode:u5|CMD_Tmp[8]~feeder at LCCOMB_X15_Y10_N16
K1L13 = K1_CMD_Tmp[0];


--K1L22 is CMD_Decode:u5|CMD_Tmp[14]~feeder at LCCOMB_X15_Y10_N30
K1L22 = K1_CMD_Tmp[6];


--K1L15 is CMD_Decode:u5|CMD_Tmp[9]~feeder at LCCOMB_X15_Y10_N10
K1L15 = K1_CMD_Tmp[1];


--K1L463 is CMD_Decode:u5|oSDR_DATA[1]~feeder at LCCOMB_X5_Y7_N6
K1L463 = K1_CMD_Tmp[9];


--K1L346 is CMD_Decode:u5|oFL_DATA[1]~feeder at LCCOMB_X20_Y6_N10
K1L346 = K1_CMD_Tmp[9];


--K1L28 is CMD_Decode:u5|CMD_Tmp[17]~feeder at LCCOMB_X15_Y10_N28
K1L28 = K1_CMD_Tmp[9];


--K1L379 is CMD_Decode:u5|oLED_GREEN[2]~feeder at LCCOMB_X21_Y7_N12
K1L379 = K1_CMD_Tmp[10];


--K1L465 is CMD_Decode:u5|oSDR_DATA[2]~feeder at LCCOMB_X5_Y6_N30
K1L465 = K1_CMD_Tmp[10];


--K1L348 is CMD_Decode:u5|oFL_DATA[2]~feeder at LCCOMB_X20_Y6_N12
K1L348 = K1_CMD_Tmp[10];


--K1L467 is CMD_Decode:u5|oSDR_DATA[3]~feeder at LCCOMB_X5_Y6_N2
K1L467 = K1_CMD_Tmp[11];


--K1L31 is CMD_Decode:u5|CMD_Tmp[19]~feeder at LCCOMB_X16_Y6_N8
K1L31 = K1_CMD_Tmp[11];


--K1L469 is CMD_Decode:u5|oSDR_DATA[4]~feeder at LCCOMB_X5_Y6_N22
K1L469 = K1_CMD_Tmp[12];


--K1L351 is CMD_Decode:u5|oFL_DATA[4]~feeder at LCCOMB_X21_Y6_N22
K1L351 = K1_CMD_Tmp[12];


--K1L471 is CMD_Decode:u5|oSDR_DATA[5]~feeder at LCCOMB_X5_Y6_N12
K1L471 = K1_CMD_Tmp[13];


--K1L353 is CMD_Decode:u5|oFL_DATA[5]~feeder at LCCOMB_X20_Y6_N26
K1L353 = K1_CMD_Tmp[13];


--K1L384 is CMD_Decode:u5|oLED_GREEN[6]~feeder at LCCOMB_X21_Y7_N28
K1L384 = K1_CMD_Tmp[14];


--K1L355 is CMD_Decode:u5|oFL_DATA[6]~feeder at LCCOMB_X21_Y6_N10
K1L355 = K1_CMD_Tmp[14];


--K1L250 is CMD_Decode:u5|oCursor_B[6]~feeder at LCCOMB_X16_Y11_N30
K1L250 = K1_CMD_Tmp[14];


--K1L267 is CMD_Decode:u5|oCursor_R[6]~feeder at LCCOMB_X15_Y11_N24
K1L267 = K1_CMD_Tmp[14];


--K1L35 is CMD_Decode:u5|CMD_Tmp[22]~feeder at LCCOMB_X15_Y8_N12
K1L35 = K1_CMD_Tmp[14];


--K1L473 is CMD_Decode:u5|oSDR_DATA[6]~feeder at LCCOMB_X12_Y6_N30
K1L473 = K1_CMD_Tmp[14];


--K1L259 is CMD_Decode:u5|oCursor_G[6]~feeder at LCCOMB_X15_Y10_N22
K1L259 = K1_CMD_Tmp[14];


--K1L475 is CMD_Decode:u5|oSDR_DATA[7]~feeder at LCCOMB_X6_Y8_N30
K1L475 = K1_CMD_Tmp[15];


--K1L269 is CMD_Decode:u5|oCursor_R[7]~feeder at LCCOMB_X15_Y11_N20
K1L269 = K1_CMD_Tmp[15];


--K1L261 is CMD_Decode:u5|oCursor_G[7]~feeder at LCCOMB_X15_Y10_N0
K1L261 = K1_CMD_Tmp[15];


--K1L357 is CMD_Decode:u5|oFL_DATA[7]~feeder at LCCOMB_X20_Y6_N2
K1L357 = K1_CMD_Tmp[15];


--K1L252 is CMD_Decode:u5|oCursor_B[7]~feeder at LCCOMB_X16_Y11_N18
K1L252 = K1_CMD_Tmp[15];


--K1L386 is CMD_Decode:u5|oLED_GREEN[7]~feeder at LCCOMB_X16_Y7_N16
K1L386 = K1_CMD_Tmp[15];


--K1L37 is CMD_Decode:u5|CMD_Tmp[23]~feeder at LCCOMB_X16_Y7_N10
K1L37 = K1_CMD_Tmp[15];


--K1L271 is CMD_Decode:u5|oCursor_R[8]~feeder at LCCOMB_X15_Y11_N16
K1L271 = K1_CMD_Tmp[16];


--K1L254 is CMD_Decode:u5|oCursor_B[8]~feeder at LCCOMB_X16_Y11_N2
K1L254 = K1_CMD_Tmp[16];


--K1L477 is CMD_Decode:u5|oSDR_DATA[8]~feeder at LCCOMB_X6_Y8_N18
K1L477 = K1_CMD_Tmp[16];


--K1L264 is CMD_Decode:u5|oCursor_G[9]~feeder at LCCOMB_X15_Y10_N8
K1L264 = K1_CMD_Tmp[17];


--K1L256 is CMD_Decode:u5|oCursor_B[9]~feeder at LCCOMB_X16_Y11_N0
K1L256 = K1_CMD_Tmp[17];


--K1L273 is CMD_Decode:u5|oCursor_R[9]~feeder at LCCOMB_X15_Y11_N8
K1L273 = K1_CMD_Tmp[17];


--K1L479 is CMD_Decode:u5|oSDR_DATA[9]~feeder at LCCOMB_X6_Y8_N20
K1L479 = K1_CMD_Tmp[17];


--K1L481 is CMD_Decode:u5|oSDR_DATA[10]~feeder at LCCOMB_X6_Y8_N10
K1L481 = K1_CMD_Tmp[18];


--K1L483 is CMD_Decode:u5|oSDR_DATA[11]~feeder at LCCOMB_X6_Y8_N28
K1L483 = K1_CMD_Tmp[19];


--K1L485 is CMD_Decode:u5|oSDR_DATA[12]~feeder at LCCOMB_X5_Y8_N22
K1L485 = K1_CMD_Tmp[20];


--K1L487 is CMD_Decode:u5|oSDR_DATA[13]~feeder at LCCOMB_X5_Y8_N12
K1L487 = K1_CMD_Tmp[21];


--K1L489 is CMD_Decode:u5|oSDR_DATA[14]~feeder at LCCOMB_X10_Y7_N10
K1L489 = K1_CMD_Tmp[22];


--K1L45 is CMD_Decode:u5|CMD_Tmp[30]~feeder at LCCOMB_X15_Y8_N18
K1L45 = K1_CMD_Tmp[22];


--K1L491 is CMD_Decode:u5|oSDR_DATA[15]~feeder at LCCOMB_X5_Y8_N26
K1L491 = K1_CMD_Tmp[23];


--K1L48 is CMD_Decode:u5|CMD_Tmp[32]~feeder at LCCOMB_X16_Y7_N24
K1L48 = K1_CMD_Tmp[24];


--K1L420 is CMD_Decode:u5|oSDR_ADDR[0]~feeder at LCCOMB_X14_Y7_N18
K1L420 = K1_CMD_Tmp[24];


--K1L389 is CMD_Decode:u5|oLED_RED[0]~feeder at LCCOMB_X21_Y7_N30
K1L389 = K1_CMD_Tmp[24];


--K1L299 is CMD_Decode:u5|oFL_ADDR[0]~feeder at LCCOMB_X22_Y7_N22
K1L299 = K1_CMD_Tmp[24];


--K1L50 is CMD_Decode:u5|CMD_Tmp[33]~feeder at LCCOMB_X16_Y7_N6
K1L50 = K1_CMD_Tmp[25];


--K1L422 is CMD_Decode:u5|oSDR_ADDR[1]~feeder at LCCOMB_X15_Y6_N30
K1L422 = K1_CMD_Tmp[25];


--K1L301 is CMD_Decode:u5|oFL_ADDR[1]~feeder at LCCOMB_X21_Y6_N30
K1L301 = K1_CMD_Tmp[25];


--K1L424 is CMD_Decode:u5|oSDR_ADDR[2]~feeder at LCCOMB_X14_Y6_N16
K1L424 = K1_CMD_Tmp[26];


--K1L303 is CMD_Decode:u5|oFL_ADDR[2]~feeder at LCCOMB_X21_Y6_N4
K1L303 = K1_CMD_Tmp[26];


--K1L52 is CMD_Decode:u5|CMD_Tmp[34]~feeder at LCCOMB_X15_Y7_N6
K1L52 = K1_CMD_Tmp[26];


--K1L426 is CMD_Decode:u5|oSDR_ADDR[3]~feeder at LCCOMB_X14_Y7_N26
K1L426 = K1_CMD_Tmp[27];


--K1L393 is CMD_Decode:u5|oLED_RED[3]~feeder at LCCOMB_X21_Y7_N10
K1L393 = K1_CMD_Tmp[27];


--K1L305 is CMD_Decode:u5|oFL_ADDR[3]~feeder at LCCOMB_X22_Y6_N26
K1L305 = K1_CMD_Tmp[27];


--K1L428 is CMD_Decode:u5|oSDR_ADDR[4]~feeder at LCCOMB_X13_Y7_N6
K1L428 = K1_CMD_Tmp[28];


--K1L307 is CMD_Decode:u5|oFL_ADDR[4]~feeder at LCCOMB_X22_Y7_N0
K1L307 = K1_CMD_Tmp[28];


--K1L55 is CMD_Decode:u5|CMD_Tmp[36]~feeder at LCCOMB_X15_Y7_N28
K1L55 = K1_CMD_Tmp[28];


--K1L396 is CMD_Decode:u5|oLED_RED[5]~feeder at LCCOMB_X16_Y7_N28
K1L396 = K1_CMD_Tmp[29];


--K1L57 is CMD_Decode:u5|CMD_Tmp[37]~feeder at LCCOMB_X16_Y7_N12
K1L57 = K1_CMD_Tmp[29];


--K1L309 is CMD_Decode:u5|oFL_ADDR[5]~feeder at LCCOMB_X19_Y7_N20
K1L309 = K1_CMD_Tmp[29];


--K1L430 is CMD_Decode:u5|oSDR_ADDR[5]~feeder at LCCOMB_X13_Y7_N10
K1L430 = K1_CMD_Tmp[29];


--K1L398 is CMD_Decode:u5|oLED_RED[6]~feeder at LCCOMB_X21_Y7_N24
K1L398 = K1_CMD_Tmp[30];


--K1L311 is CMD_Decode:u5|oFL_ADDR[6]~feeder at LCCOMB_X21_Y7_N8
K1L311 = K1_CMD_Tmp[30];


--K1L432 is CMD_Decode:u5|oSDR_ADDR[6]~feeder at LCCOMB_X14_Y7_N4
K1L432 = K1_CMD_Tmp[30];


--K1L434 is CMD_Decode:u5|oSDR_ADDR[7]~feeder at LCCOMB_X14_Y6_N22
K1L434 = K1_CMD_Tmp[31];


--K1L436 is CMD_Decode:u5|oSDR_ADDR[8]~feeder at LCCOMB_X14_Y7_N12
K1L436 = K1_CMD_Tmp[32];


--K1L314 is CMD_Decode:u5|oFL_ADDR[8]~feeder at LCCOMB_X22_Y7_N4
K1L314 = K1_CMD_Tmp[32];


--K1L402 is CMD_Decode:u5|oLED_RED[9]~feeder at LCCOMB_X21_Y7_N18
K1L402 = K1_CMD_Tmp[33];


--K1L316 is CMD_Decode:u5|oFL_ADDR[9]~feeder at LCCOMB_X21_Y6_N18
K1L316 = K1_CMD_Tmp[33];


--K1L438 is CMD_Decode:u5|oSDR_ADDR[9]~feeder at LCCOMB_X15_Y6_N28
K1L438 = K1_CMD_Tmp[33];


--Z1L3 is Multi_Sdram:u3|Sdram_Controller:u1|BA[0]~feeder at LCCOMB_X12_Y6_N16
Z1L3 = AB1_BA[0];


--Z1L5 is Multi_Sdram:u3|Sdram_Controller:u1|BA[1]~feeder at LCCOMB_X12_Y6_N2
Z1L5 = AB1_BA[1];


--K1L83 is CMD_Decode:u5|CMD_Tmp[59]~feeder at LCCOMB_X15_Y9_N6
K1L83 = K1_CMD_Tmp[51];


--K1L81 is CMD_Decode:u5|CMD_Tmp[58]~feeder at LCCOMB_X15_Y8_N4
K1L81 = K1_CMD_Tmp[50];


--K1L85 is CMD_Decode:u5|CMD_Tmp[60]~feeder at LCCOMB_X13_Y8_N12
K1L85 = K1_CMD_Tmp[52];


--K1L336 is CMD_Decode:u5|oFL_ADDR[20]~feeder at LCCOMB_X18_Y6_N26
K1L336 = K1_CMD_Tmp[44];


--K1L328 is CMD_Decode:u5|oFL_ADDR[16]~feeder at LCCOMB_X21_Y6_N12
K1L328 = K1_CMD_Tmp[40];


--K1L451 is CMD_Decode:u5|oSDR_ADDR[16]~feeder at LCCOMB_X13_Y7_N24
K1L451 = K1_CMD_Tmp[40];


--K1L453 is CMD_Decode:u5|oSDR_ADDR[17]~feeder at LCCOMB_X14_Y7_N20
K1L453 = K1_CMD_Tmp[41];


--K1L330 is CMD_Decode:u5|oFL_ADDR[17]~feeder at LCCOMB_X18_Y6_N16
K1L330 = K1_CMD_Tmp[41];


--K1L338 is CMD_Decode:u5|oFL_ADDR[21]~feeder at LCCOMB_X18_Y6_N22
K1L338 = K1_CMD_Tmp[45];


--K1L75 is CMD_Decode:u5|CMD_Tmp[53]~feeder at LCCOMB_X15_Y8_N14
K1L75 = K1_CMD_Tmp[45];


--K1L445 is CMD_Decode:u5|oSDR_ADDR[13]~feeder at LCCOMB_X13_Y7_N22
K1L445 = K1_CMD_Tmp[37];


--K1L449 is CMD_Decode:u5|oSDR_ADDR[15]~feeder at LCCOMB_X14_Y6_N10
K1L449 = K1_CMD_Tmp[39];


--K1L326 is CMD_Decode:u5|oFL_ADDR[15]~feeder at LCCOMB_X19_Y6_N12
K1L326 = K1_CMD_Tmp[39];


--K1L447 is CMD_Decode:u5|oSDR_ADDR[14]~feeder at LCCOMB_X13_Y7_N28
K1L447 = K1_CMD_Tmp[38];


--K1L324 is CMD_Decode:u5|oFL_ADDR[14]~feeder at LCCOMB_X20_Y6_N16
K1L324 = K1_CMD_Tmp[38];


--K1L443 is CMD_Decode:u5|oSDR_ADDR[12]~feeder at LCCOMB_X13_Y7_N30
K1L443 = K1_CMD_Tmp[36];


--K1L321 is CMD_Decode:u5|oFL_ADDR[12]~feeder at LCCOMB_X19_Y7_N18
K1L321 = K1_CMD_Tmp[36];


--K1L318 is CMD_Decode:u5|oFL_ADDR[10]~feeder at LCCOMB_X22_Y6_N2
K1L318 = K1_CMD_Tmp[34];


--K1L441 is CMD_Decode:u5|oSDR_ADDR[11]~feeder at LCCOMB_X14_Y7_N28
K1L441 = K1_CMD_Tmp[35];


--K1L457 is CMD_Decode:u5|oSDR_ADDR[19]~feeder at LCCOMB_X13_Y7_N26
K1L457 = K1_CMD_Tmp[43];


--K1L334 is CMD_Decode:u5|oFL_ADDR[19]~feeder at LCCOMB_X19_Y6_N4
K1L334 = K1_CMD_Tmp[43];


--K1L72 is CMD_Decode:u5|CMD_Tmp[51]~feeder at LCCOMB_X16_Y7_N8
K1L72 = K1_CMD_Tmp[43];


--K1L332 is CMD_Decode:u5|oFL_ADDR[18]~feeder at LCCOMB_X19_Y6_N18
K1L332 = K1_CMD_Tmp[42];


--K1L455 is CMD_Decode:u5|oSDR_ADDR[18]~feeder at LCCOMB_X12_Y6_N20
K1L455 = K1_CMD_Tmp[42];


--F1L8 is USB_JTAG:u1|mTCK~feeder at LCCOMB_X27_Y1_N10
F1L8 = GLOBAL(R1_wire_clkctrl1_outclk);


--Q1L83 is AUDIO_DAC:u11|FLASH_Out[4]~feeder at LCCOMB_X23_Y6_N6
Q1L83 = Q1_FLASH_Out_Tmp[4];


--Q1L91 is AUDIO_DAC:u11|FLASH_Out[11]~feeder at LCCOMB_X25_Y6_N28
Q1L91 = Q1_FLASH_Out_Tmp[11];


--Q1L93 is AUDIO_DAC:u11|FLASH_Out[12]~feeder at LCCOMB_X25_Y6_N26
Q1L93 = Q1_FLASH_Out_Tmp[12];


--Q1L81 is AUDIO_DAC:u11|FLASH_Out[3]~feeder at LCCOMB_X23_Y6_N12
Q1L81 = Q1_FLASH_Out_Tmp[3];


--Q1L77 is AUDIO_DAC:u11|FLASH_Out[0]~feeder at LCCOMB_X23_Y6_N18
Q1L77 = Q1_FLASH_Out_Tmp[0];


--K1L6 is CMD_Decode:u5|CMD_Tmp[2]~feeder at LCCOMB_X15_Y10_N24
K1L6 = F1_oRxD_DATA[2];


--K1L4 is CMD_Decode:u5|CMD_Tmp[1]~feeder at LCCOMB_X15_Y10_N26
K1L4 = F1_oRxD_DATA[1];


--AB1L57 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|WE_N~feeder at LCCOMB_X9_Y7_N10
AB1L57 = AB1L56;


--AB1L8 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|CAS_N~feeder at LCCOMB_X9_Y7_N18
AB1L8 = AB1L7;


--AB1L15 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|OE~feeder at LCCOMB_X5_Y7_N26
AB1L15 = AB1_oe4;


--AB1L19 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|RAS_N~feeder at LCCOMB_X9_Y7_N2
AB1L19 = AB1L18;


--X1L187 is Multi_Flash:u2|Flash_Controller:u1|WE_CLK_Delay[1]~feeder at LCCOMB_X23_Y3_N6
X1L187 = X1_mCLK;


--X1L189 is Multi_Flash:u2|Flash_Controller:u1|WE_CLK_Delay[2]~feeder at LCCOMB_X23_Y3_N0
X1L189 = X1_WE_CLK_Delay[1];


--X1L191 is Multi_Flash:u2|Flash_Controller:u1|WE_CLK_Delay[3]~feeder at LCCOMB_X23_Y3_N24
X1L191 = X1_WE_CLK_Delay[2];


--M1L425 is VGA_Controller:u8|oCoord_Y[1]~feeder at LCCOMB_X24_Y11_N0
M1L425 = M1L423;


--F1L4 is USB_JTAG:u1|Pre_TxD_Done~feeder at LCCOMB_X20_Y8_N24
F1L4 = V1_oTxD_Done;


--W1L24 is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[6]~feeder at LCCOMB_X23_Y7_N10
W1L24 = X1_oDATA[6];


--W1L21 is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[4]~feeder at LCCOMB_X23_Y7_N24
W1L21 = X1_oDATA[4];


--W1L26 is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[7]~feeder at LCCOMB_X23_Y7_N8
W1L26 = X1_oDATA[7];


--W1L17 is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[2]~feeder at LCCOMB_X23_Y7_N16
W1L17 = X1_oDATA[2];


--W1L15 is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[1]~feeder at LCCOMB_X23_Y7_N20
W1L15 = X1_oDATA[1];


--W1L13 is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[0]~feeder at LCCOMB_X23_Y7_N18
W1L13 = X1_oDATA[0];


--W1L19 is Multi_Flash:u2|Flash_Multiplexer:u0|mFL_DATA[3]~feeder at LCCOMB_X23_Y7_N14
W1L19 = X1_oDATA[3];


--Q1L115 is AUDIO_DAC:u11|FLASH_Out_Tmp[13]~feeder at LCCOMB_X25_Y6_N20
Q1L115 = W1L35;


--Q1L253 is AUDIO_DAC:u11|oAUD_BCK~feeder at LCCOMB_X1_Y13_N20
Q1L253 = Q1L251;


--Q1L117 is AUDIO_DAC:u11|FLASH_Out_Tmp[14]~feeder at LCCOMB_X25_Y6_N14
Q1L117 = W1L36;


--Q1L119 is AUDIO_DAC:u11|FLASH_Out_Tmp[15]~feeder at LCCOMB_X24_Y6_N0
Q1L119 = W1L37;


--Q1L109 is AUDIO_DAC:u11|FLASH_Out_Tmp[9]~feeder at LCCOMB_X25_Y6_N4
Q1L109 = W1L31;


--Q1L112 is AUDIO_DAC:u11|FLASH_Out_Tmp[11]~feeder at LCCOMB_X25_Y6_N0
Q1L112 = W1L33;


--Q1L99 is AUDIO_DAC:u11|FLASH_Out_Tmp[0]~feeder at LCCOMB_X23_Y6_N2
Q1L99 = W1L30;


--F1L26 is USB_JTAG:u1|oRxD_DATA[7]~feeder at LCCOMB_X12_Y10_N8
F1L26 = U1_oRxD_DATA[7];


--F1L17 is USB_JTAG:u1|oRxD_DATA[3]~feeder at LCCOMB_X12_Y10_N16
F1L17 = U1_oRxD_DATA[3];


--F1L19 is USB_JTAG:u1|oRxD_DATA[4]~feeder at LCCOMB_X12_Y10_N4
F1L19 = U1_oRxD_DATA[4];


--F1L11 is USB_JTAG:u1|oRxD_DATA[0]~feeder at LCCOMB_X12_Y10_N20
F1L11 = U1_oRxD_DATA[0];


--F1L23 is USB_JTAG:u1|oRxD_DATA[6]~feeder at LCCOMB_X12_Y10_N18
F1L23 = U1_oRxD_DATA[6];


--F1L15 is USB_JTAG:u1|oRxD_DATA[2]~feeder at LCCOMB_X12_Y10_N14
F1L15 = U1_oRxD_DATA[2];


--F1L21 is USB_JTAG:u1|oRxD_DATA[5]~feeder at LCCOMB_X12_Y10_N6
F1L21 = U1_oRxD_DATA[5];


--F1L13 is USB_JTAG:u1|oRxD_DATA[1]~feeder at LCCOMB_X12_Y10_N24
F1L13 = U1_oRxD_DATA[1];


--AB1L87 is Multi_Sdram:u3|Sdram_Controller:u1|command:command1|do_initial~feeder at LCCOMB_X9_Y7_N28
AB1L87 = BB1_INIT_REQ;


--Z1L40 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[14]~feeder at LCCOMB_X4_Y8_N12
Z1L40 = Z1_mDATAOUT[14];


--Z1L26 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[6]~feeder at LCCOMB_X4_Y8_N20
Z1L26 = Z1_mDATAOUT[6];


--Z1L37 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[12]~feeder at LCCOMB_X4_Y8_N30
Z1L37 = Z1_mDATAOUT[12];


--Z1L23 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[4]~feeder at LCCOMB_X4_Y8_N16
Z1L23 = Z1_mDATAOUT[4];


--Z1L42 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[15]~feeder at LCCOMB_X4_Y8_N28
Z1L42 = Z1_mDATAOUT[15];


--Z1L28 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[7]~feeder at LCCOMB_X4_Y8_N24
Z1L28 = Z1_mDATAOUT[7];


--Z1L33 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[10]~feeder at LCCOMB_X4_Y9_N14
Z1L33 = Z1_mDATAOUT[10];


--Z1L20 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[2]~feeder at LCCOMB_X4_Y9_N24
Z1L20 = Z1_mDATAOUT[2];


--Z1L18 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[1]~feeder at LCCOMB_X4_Y9_N26
Z1L18 = Z1_mDATAOUT[1];


--Z1L30 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[8]~feeder at LCCOMB_X4_Y9_N30
Z1L30 = Z1_mDATAOUT[8];


--Z1L16 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[0]~feeder at LCCOMB_X4_Y9_N22
Z1L16 = Z1_mDATAOUT[0];


--Z1L35 is Multi_Sdram:u3|Sdram_Controller:u1|DATAOUT[11]~feeder at LCCOMB_X4_Y9_N4
Z1L35 = Z1_mDATAOUT[11];


--CB1L20 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[0]~feeder at LCCOMB_X5_Y6_N0
CB1L20 = CB1_DIN1[0];


--CB1L22 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[1]~feeder at LCCOMB_X5_Y7_N0
CB1L22 = CB1_DIN1[1];


--CB1L24 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[2]~feeder at LCCOMB_X5_Y6_N16
CB1L24 = CB1_DIN1[2];


--CB1L26 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[3]~feeder at LCCOMB_X5_Y6_N20
CB1L26 = CB1_DIN1[3];


--CB1L28 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[4]~feeder at LCCOMB_X5_Y6_N14
CB1L28 = CB1_DIN1[4];


--CB1L31 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[6]~feeder at LCCOMB_X12_Y6_N24
CB1L31 = CB1_DIN1[6];


--CB1L33 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[7]~feeder at LCCOMB_X6_Y8_N2
CB1L33 = CB1_DIN1[7];


--CB1L35 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[8]~feeder at LCCOMB_X6_Y8_N14
CB1L35 = CB1_DIN1[8];


--CB1L37 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[9]~feeder at LCCOMB_X6_Y8_N16
CB1L37 = CB1_DIN1[9];


--CB1L39 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[10]~feeder at LCCOMB_X6_Y8_N24
CB1L39 = CB1_DIN1[10];


--CB1L41 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[11]~feeder at LCCOMB_X6_Y8_N8
CB1L41 = CB1_DIN1[11];


--CB1L43 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[12]~feeder at LCCOMB_X5_Y8_N28
CB1L43 = CB1_DIN1[12];


--CB1L45 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[13]~feeder at LCCOMB_X5_Y8_N4
CB1L45 = CB1_DIN1[13];


--CB1L47 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[14]~feeder at LCCOMB_X10_Y7_N0
CB1L47 = CB1_DIN1[14];


--CB1L49 is Multi_Sdram:u3|Sdram_Controller:u1|sdr_data_path:data_path1|DIN2[15]~feeder at LCCOMB_X5_Y8_N24
CB1L49 = CB1_DIN1[15];


--U1L9 is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[3]~feeder at LCCOMB_X12_Y10_N22
U1L9 = U1_rDATA[4];


--U1L32 is USB_JTAG:u1|JTAG_REC:u0|rDATA[3]~feeder at LCCOMB_X11_Y10_N26
U1L32 = U1_rDATA[4];


--U1L11 is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[4]~feeder at LCCOMB_X12_Y10_N12
U1L11 = U1_rDATA[5];


--U1L34 is USB_JTAG:u1|JTAG_REC:u0|rDATA[4]~feeder at LCCOMB_X11_Y10_N28
U1L34 = U1_rDATA[5];


--U1L4 is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[0]~feeder at LCCOMB_X12_Y10_N26
U1L4 = U1_rDATA[1];


--U1L15 is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[6]~feeder at LCCOMB_X12_Y10_N28
U1L15 = U1_rDATA[7];


--U1L38 is USB_JTAG:u1|JTAG_REC:u0|rDATA[6]~feeder at LCCOMB_X11_Y10_N2
U1L38 = U1_rDATA[7];


--U1L7 is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[2]~feeder at LCCOMB_X12_Y10_N10
U1L7 = U1_rDATA[3];


--U1L30 is USB_JTAG:u1|JTAG_REC:u0|rDATA[2]~feeder at LCCOMB_X11_Y10_N0
U1L30 = U1_rDATA[3];


--U1L13 is USB_JTAG:u1|JTAG_REC:u0|oRxD_DATA[5]~feeder at LCCOMB_X12_Y10_N0
U1L13 = U1_rDATA[6];


--U1L36 is USB_JTAG:u1|JTAG_REC:u0|rDATA[5]~feeder at LCCOMB_X11_Y10_N22
U1L36 = U1_rDATA[6];


--U1L28 is USB_JTAG:u1|JTAG_REC:u0|rDATA[1]~feeder at LCCOMB_X11_Y10_N16
U1L28 = U1_rDATA[2];


--MB1L34 is I2C_AV_Config:u10|I2C_Controller:u0|SD[9]~feeder at LCCOMB_X19_Y22_N24
MB1L34 = P1_mI2C_DATA[9];


--MB1L27 is I2C_AV_Config:u10|I2C_Controller:u0|SD[0]~feeder at LCCOMB_X19_Y22_N2
MB1L27 = P1_mI2C_DATA[0];


--MB1L36 is I2C_AV_Config:u10|I2C_Controller:u0|SD[10]~feeder at LCCOMB_X20_Y22_N28
MB1L36 = P1_mI2C_DATA[10];


--U1L40 is USB_JTAG:u1|JTAG_REC:u0|rDATA[7]~feeder at LCCOMB_X11_Y10_N12
U1L40 = GLOBAL(A1L329);


--N1L136 is VGA_OSD_RAM:u9|oBlue[9]~feeder at LCCOMB_X19_Y11_N2
N1L136 = VCC;


