{
    "example": "Loop Pipelining",
    "overview": [
        "This example demonstrates how loop pipelining can be used to improve the performance of a kernel"
    ],
    "key_concepts": [ "Hardware Function Optimization", "Loop Pipelining"],
    "keywords": ["#pragma HLS PIPELINE"],
    "board": ["zc702", "zc706", "zcu102", "zcu102_es2"],
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "MAR2017",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ],
    "accelerators": [
       {
           "name" : "vadd_pipelined_accel",
           "location" : "vector_addition.cpp"
       }
    ],
    "source_dir" : "src/*.cpp",
    "device" : "zc706",
    "os" : "linux" 
    "pass_string" : "TEST PASSED",
    "fail_string" : "TEST FAILED" 
}
