#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 27 15:32:19 2019
# Process ID: 10968
# Current directory: C:/Users/jen/ece369finalproject/ece369finalproject.runs/synth_1
# Command line: vivado.exe -log datapath.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source datapath.tcl
# Log file: C:/Users/jen/ece369finalproject/ece369finalproject.runs/synth_1/datapath.vds
# Journal file: C:/Users/jen/ece369finalproject/ece369finalproject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source datapath.tcl -notrace
Command: synth_design -top datapath -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4464 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 357.219 ; gain = 100.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:3]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = " true" *) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:8]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (1#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Mux32Bit2To1.v:10]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ProgramCounter.v:27]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (3#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/PCAdder.v:22]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (4#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/InstructionMemory.v:39]
INFO: [Synth 8-6157] synthesizing module 'IFIDReg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IFIDRegister.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IFIDReg' (5#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IFIDRegister.v:5]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/RegisterFile.v:52]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (6#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/RegisterFile.v:52]
INFO: [Synth 8-6157] synthesizing module 'SignExtension' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6155] done synthesizing module 'SignExtension' (7#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/SignExtension.v:8]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'controller' (8#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'IDEXReg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IDEXRegister.v:5]
INFO: [Synth 8-6155] done synthesizing module 'IDEXReg' (9#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/IDEXRegister.v:5]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:29]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:91]
WARNING: [Synth 8-6090] variable 'HiOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:92]
WARNING: [Synth 8-6090] variable 'LoOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:93]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:98]
WARNING: [Synth 8-6090] variable 'HiOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:99]
WARNING: [Synth 8-6090] variable 'LoOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:100]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:107]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:111]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:115]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:119]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:123]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:127]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:131]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:185]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:189]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:193]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:197]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:201]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:205]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:209]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:213]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:217]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:221]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:226]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:230]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:235]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:239]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:243]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:247]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:252]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:255]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:261]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:264]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:270]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:277]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:283]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:287]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:291]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:295]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:300]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:304]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:310]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:313]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:319]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:322]
WARNING: [Synth 8-6090] variable 'HiOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:327]
WARNING: [Synth 8-6090] variable 'LoOutFromALU' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:331]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:335]
WARNING: [Synth 8-6090] variable 'ALUResult' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:339]
WARNING: [Synth 8-567] referenced signal 'HiInToALU' should be on the sensitivity list [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:45]
WARNING: [Synth 8-567] referenced signal 'LoInToALU' should be on the sensitivity list [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:45]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (10#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ALU32Bit.v:29]
INFO: [Synth 8-6157] synthesizing module 'Mux1Bit' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Mux1Bit.v:10]
INFO: [Synth 8-6155] done synthesizing module 'Mux1Bit' (11#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Mux1Bit.v:10]
INFO: [Synth 8-6157] synthesizing module 'hitolowregister' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/hitolowregister.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hitolowregister' (12#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/hitolowregister.v:23]
INFO: [Synth 8-6157] synthesizing module 'EXMEMReg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/EXMEMRegister.v:5]
INFO: [Synth 8-6155] done synthesizing module 'EXMEMReg' (13#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/EXMEMRegister.v:5]
INFO: [Synth 8-6157] synthesizing module 'StoreMux' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/StoreMux.v:10]
INFO: [Synth 8-6155] done synthesizing module 'StoreMux' (14#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/StoreMux.v:10]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (15#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/DataMemory.v:38]
INFO: [Synth 8-6157] synthesizing module 'BranchAndGate' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/BranchAndGate.v:23]
INFO: [Synth 8-6155] done synthesizing module 'BranchAndGate' (16#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/BranchAndGate.v:23]
INFO: [Synth 8-6157] synthesizing module 'MEMWBReg' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/MEMWBReg.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MEMWBReg' (17#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/MEMWBReg.v:5]
INFO: [Synth 8-6157] synthesizing module 'ForwardingUnit' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ForwardingUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'ForwardingUnit' (18#1) [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/ForwardingUnit.v:23]
WARNING: [Synth 8-689] width (5) of port connection 'idex_rs' does not match port width (32) of module 'ForwardingUnit' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:145]
WARNING: [Synth 8-689] width (5) of port connection 'idex_rt' does not match port width (32) of module 'ForwardingUnit' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:145]
ERROR: [Synth 8-439] module 'Mux32Bit4to1' not found [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:148]
ERROR: [Synth 8-6156] failed synthesizing module 'datapath' [C:/Users/jen/ece369finalproject/ece369finalproject.srcs/sources_1/new/Datapath.v:3]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 429.922 ; gain = 172.867
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 53 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 15:32:43 2019...
