// Seed: 1364111076
module module_0 #(
    parameter id_2 = 32'd4,
    parameter id_3 = 32'd75
);
  tri1 id_1;
  defparam id_2.id_3 = {id_2{(1'd0 != id_1)}};
  assign module_2.type_3 = 0;
endmodule
module module_5 (
    output uwire id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  wire  id_3,
    output uwire id_4,
    input  tri0  id_5,
    input  tri1  id_6,
    output tri0  id_7
);
  assign module_1[1] = 1;
  module_0 modCall_1 ();
  assign modCall_1.type_4 = 0;
endmodule
module module_2 (
    input  uwire id_0,
    output logic id_1
);
  assign id_1 = 1 == 1;
  module_0 modCall_1 ();
  always @(negedge id_0 == 1) id_1 <= 1;
endmodule
