
<html><head><title>Specifying Controls for the Analog Solvers</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jommy" />
<meta name="CreateDate" content="2019-11-04" />
<meta name="CreateTime" content="1572864903" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator, a mixed-signal simulator that supports the Verilog-AMS and VHDL-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Specifying Controls for the Analog Solvers" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="" />
<meta name="prod_subfeature" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="amssimug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-11-04" />
<meta name="ModifiedTime" content="1572864903" />
<meta name="NextFile" content="Using_an_amsd_Block.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="Using_the_Analog_Simulation_Control_File.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Functional Verification" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- Specifying Controls for the Analog Solvers" />
<meta name="Version" content="19.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2003" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />
<script type="text/javascript" src="styles/shCore1.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shCore.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushCpp.js">/*<![CDATA[*//*]]>*/</script><script type="text/javascript" src="styles/shBrushJava.js">/*<![CDATA[*//*]]>*/</script><link rel="stylesheet" href="styles/shCoreDefault.css" type="text/css" /><script type="text/javascript">/*<![CDATA[*/
SyntaxHighlighter.all();
/*]]>*/</script>
        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="amssimugTOC.html">Contents</a></li><li><a class="prev" href="Using_the_Analog_Simulation_Control_File.html" title="Using_the_Analog_Simulation_Control_File">Using_the_Analog_Simulation_Co ...</a></li><li style="float: right;"><a class="viewPrint" href="amssimug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Using_an_amsd_Block.html" title="Using_an_amsd_Block">Using_an_amsd_Block</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 19.09, September 2019</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">5</div>
<h1 style="margin: 4px 0 4px;"><span>Specifying Controls for the Analog Solvers</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1033389"></span></p>

<p>In the Spectre<span style="color: rgb(0,0,0);"><sup>&#174;</sup> </span>AMS Designer simulator, the primary way of controlling the analog solvers is to define an analog simulation control file. You can read about the statements you can use in the analog simulation control file in the following sections:</p>

<p></p>
<div class="toc-macro rbtoc1572864885073">
<ul class="toc-indentation">
<li><a href="#SpecifyingControlsfortheAnalogSolvers-LanguageMode(simulatorlang)1051894lang">Language Mode (simulator lang)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-AnalysisSupportMatrix">Analysis Support Matrix</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-ImmediateSetOptions(options)1032197options">Immediate Set Options (options)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-ACAnalysis(ac)ac1051916">AC Analysis (ac)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-NoiseAnalysisnoise_analysis1066760">Noise Analysis</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-TransientAnalysis(tran)transientanalysistran1032420">Transient Analysis (tran)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-MonteCarloAnalysis1059906">Monte Carlo Analysis</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-EMIRAnalysisemir1066990">EMIR Analysis</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-ReliabilityAnalysis1067305reliability">Reliability Analysis</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-ChecklimitAnalysis">Checklimit Analysis</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-DCAnalysisdc_anal1067544">DC Analysis</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-SweepAnalysis">Sweep Analysis</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-StabilityAnalysis(stb)">Stability Analysis (stb)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-TransferFunctionAnalysis(xf)">Transfer Function Analysis (xf)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-InitialConditions(ic)initialConditions1037068">Initial Conditions (ic)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-AlteraCircuit,Component,orNetlistParameter(alter)">Alter a Circuit, Component, or Netlist Parameter (alter)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-AlterGroup(altergroup)">Alter Group (altergroup)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-InitialGuess(nodeset)nodeset1054158">Initial Guess (nodeset)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-DeviceCheckingandViolationsDisplay">Device Checking and Violations Display</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-DisplayingandSavingInformation(info)info1060003">Displaying and Saving Information (info)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-SpecifyingSignalstoSave(save)saveStatement1037696">Specifying Signals to Save (save)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-SpecifyingSignalstoPrint(print)printStatementprintStatementprintStatement1064639">Specifying Signals to Print (print)</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-UltraSimSolverControlStatementsUltraSimControlStatements1064646">UltraSim Solver Control Statements &#160;</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-Mixed-SignalDCInitializationMSDC1056475">Mixed-Signal DC Initialization</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-CircuitChecks">Circuit Checks</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-FaultAnalysisfaultSim">Fault Analysis</a></li>
<li><a href="#SpecifyingControlsfortheAnalogSolvers-Time-SavingTechniquesfortheAnalogSolvers1051629">Time-Saving Techniques for the Analog Solvers</a></li>
</ul>
</div>

<p>See also</p>
<ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1056475"> Mixed-Signal DC Initialization </a></li></ul><ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1051629"> Time-Saving Techniques for the Analog Solvers </a></li></ul><h2 id="SpecifyingControlsfortheAnalogSolvers-LanguageMode(simulatorlang)1051894lang">Language Mode (simulator lang)<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1051894"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-lang"></span></h2>

<p>The<code> simulator lang </code>statement specifies the language mode you want the software to use to evaluate succeeding statements. See the following topics for more information:</p>
<ul><li><a href="Using_the_Analog_Simulation_Control_File.html#UsingtheAnalogSimulationControlFile-1052197"> Using Spectre Language Statements in the Analog Simulation Control File </a></li></ul><ul><li><a href="Using_the_Analog_Simulation_Control_File.html#UsingtheAnalogSimulationControlFile-1052227"> Using UltraSim Statements in the Analog Simulation Control File </a></li></ul><ul><li><a href="Using_the_Analog_Simulation_Control_File.html#UsingtheAnalogSimulationControlFile-1052243"> Switching Languages in the Analog Simulation Control File </a></li></ul><h2 id="SpecifyingControlsfortheAnalogSolvers-AnalysisSupportMatrix">Analysis Support Matrix</h2>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh">Analysis</th><th class="confluenceTh">AMS Flex</th><th class="confluenceTh">AMS Classic</th></tr>
<tr><td class="confluenceTd"><code>ac</code></td>
<td class="confluenceTd">Yes</td>
<td class="confluenceTd">Yes</td>
</tr>
<tr><td class="confluenceTd"><code>alter</code></td>
<td class="confluenceTd">Yes</td>
<td class="confluenceTd">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>altergroup</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>check</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>checklimit</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>dc</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>dspf_options</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>emir</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>info</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>if</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>montecarlo</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd"><code>noise</code></td>
<td class="confluenceTd">Yes</td>
<td class="confluenceTd">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>options</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>reliability</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>stb</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">No</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>sweep</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">No</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>tran</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">Yes</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>xf</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">No</td>
</tr>
</tbody></table></div>
<h2 id="SpecifyingControlsfortheAnalogSolvers-ImmediateSetOptions(options)1032197options">Immediate Set Options (options)<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1032197"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-options"></span></h2>

<p>The options statement sets or changes program control options. These options take effect immediately and are set while the circuit is read.</p>

<p><code>  Name   options   parameter=value { parameter   =   value }</code></p>

<p>For more information, see &quot;Immediate Set Options (options)&quot; in the &quot;Analysis Statements&quot; chapter of<span style="color: rgb(0,0,0);"><em> Spectre Circuit Simulator Reference</em>.</span></p>

<p>The effective value of each parameter of each option is determined by examining the analog simulation control file and the model files.</p>
<ul><li>If an<code> options </code>parameter is specified in the analog simulation control file, the last specification of the value is the effective value. Any corresponding specification in the model file is ignored.</li></ul><ul><li>If an<code> options </code>parameter is<span style="color: rgb(0,0,0);"> not </span>specified in the analog simulation control file but is specified in the model file, the last specification is the effective value.</li></ul><ul><li>Option specifications inside subcircuit definitions take precedence over global specifications.</li></ul>
<p>The parameters and values that you can use with the<code> options </code>statement are listed in the following table. Values listed in the parameter syntax are the defaults.</p>
<div class="pbi_avoid">
<p>The Spectre and APS solvers support the following parameters. The UltraSim solver supports a subset of these parameters as specifically noted in the<span style="color: rgb(0,0,0);"> <strong>Definition</strong> </span>column.</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 650.0px;"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="215">
<p>Parameter</p>
</th><th class="confluenceTh" valign="middle" width="435">
<p>Definition</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code>approx=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Uses approximate models. Difference between approximate and exact models is generally very small. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>audit=detailed </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Print time required by various parts of the simulator. Values:<code> no</code>,<code> brief</code>,<code> detailed</code>,<code> full </code></p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code><span>checklimit_skip_ie_connect_devices &lt;0|1|2&gt;</span></code></td>
<td class="confluenceTd" colspan="1">
<p>Skips the IE elements during device checking for the specified hierarchy level.</p>
<ul><li><code>0</code>: No IE element is skipped.</li><li><code>1</code>: The instances connected directly to IE will be skipped.</li><li><code>2</code>: The instances connected directly to IE and hierarchy level &lt; 2 will be skipped.</li></ul></td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>compatible=spectre </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Encourage device equations to be compatible with a foreign simulator. This option does not affect input syntax. Values:<code> spectre</code>,<code> spice2</code>,<code> spice3</code>,<code> cdsspice</code>,<code> hspice</code>,<code> spiceplus </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>currents=selected </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Terminal currents to output. Values:<code> all</code>,<code> nonlinear</code>,<code> selected </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>debug=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Give debugging messages. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>diagnose=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Print additional information that might help diagnose accuracy and convergence problems. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>digits </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Number of digits used when printing numbers.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>error=yes </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Give error messages. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>gmin=1e-12 S </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Minimum conductance across each nonlinear device.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>gmin_check=max_v_only </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies that effect of<code> gmin </code>should be reported if significant. Values:<code> no</code>,<code> max_v_only</code>,<code> max_only</code>,<code> all </code></p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><div class="content-wrapper">
<p><code>highvoltage=no<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-highVoltage"></span></code></p>
</div>
</td>
<td class="confluenceTd" colspan="1">
<p>Enables optimized Spectre settings for high voltage designs including voltage, and current binning, excluding VerilogA and dangling nodes from convergence checks, and optimized large capacitance handling.</p>

<p>Possible values are&#160;<code>no</code>&#160;and&#160;<code>yes</code>.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>homotopy=all </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Method used when no convergence on initial attempt of DC analysis. Values:<code> none</code>,<code> gmin</code>,<code> source</code>,<code> dptran</code>,<code> ptran</code>,<code> all </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>iabstol=1e-12 A </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Current absolute tolerance convergence criterion.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>ignshorts=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Silently ignore shorted components. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>info=yes </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Give informational messages. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>inventory=detailed </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Print summary of components used. Values:<code> no</code>,<code> brief</code>,<code> detailed </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>limit=dev </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Limiting algorithms to aid DC convergence. Values:<code> delta</code>,<code> log</code>,<code> dev </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>macromodels </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Circuit contains macromodels. Providing this information sometimes helps performance.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>maxnotes=5 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Maximum number of times any notice will be issued per analysis.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>maxnotestologfile </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Maximum number of times any notice will be printed to the log file per analysis.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>maxrsd=0 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Threshold below which parasitic node reduction occurs.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>maxwarns=5 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Maximum number of times any warning message is issued per analysis.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>maxwarnstologfile </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Maximum number of times any warning message is printed to the log file per analysis.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>minr=0.0 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Threshold below which resistance inside devices is ignored.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>mos_method=s </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Method used to evaluate BSIM3V3 and BSIM4 models. Values:<code> a </code>(for accelerated, using table models when available),<code> s </code>(for standard, using standard analytical evaluation)</p>

<p>If this option is set to<code> a </code>and the corresponding option on a <a href="Glossary.html#Glossary-1033631">BSIM</a> model card is set to<code> a </code>(the default), the simulator uses table models to simulate the bsim model. If this option is set to<code> a </code>but the corresponding option on a <a href="Glossary.html#Glossary-1033631">BSIM</a> model card is set to<code> s</code>, the simulator uses standard analytical evaluation for that bsim model. For more information, see the &quot;Analyses&quot; chapter in <span style="color: rgb(0,0,0);"> <em>Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide</em>.</span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>mos_vres=0.05 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Voltage increment for the<a href="Glossary.html#Glossary-1032283"> MOSFET </a>table model interpolation grid.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>narrate=yes </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Narrate the simulation. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>notation </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Notation to be used when printing real numbers to the screen.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>note=yes </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Give notice messages. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>opptcheck=yes </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Check operating point parameters against soft limits. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>paramrangefile </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Parameter range file. There is no default; if not provided, the AMS Designer simulator does not do any range checking.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>pivabs=0 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Absolute pivot threshold.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>pivotdc=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Use numeric pivoting on every iteration of DC analysis. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>pivrel=0.001 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Relative pivot threshold.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>psfversion</code></td>
<td class="confluenceTd" colspan="1">
<p>Version of the <code>psfxl</code> waveform format. Possible values: <code>1.0</code> and <code>1.1</code>.</p>

<p>The waveform files generated by the <code>psfxl</code> 1.0 format (default) are not compressed and could be bigger in size as compared the <code>sst2</code> format. Use the <code>psfxl</code> 1.1 format to generate waveform files that are smaller in size. The 1.1 version is a lossless compression. To enable this, type the following at the command line:</p>
<div class="BubbleStyle_MessagesContainer"><div class="BubbleStyle_MessageContainer">
<p><code>xrun -amsformat psfxl_all -spectre_args -psfversion-=1.1</code></p>

<p>or</p>
</div>
</div>

<p><code><span>xrun -amsformat psfxl_all -spectre_args +aps -psfversion-=1.1</span></code></p>

<p>You can also specify <code>psfversion</code> with the options statement, as follows:</p>

<p><code>xrun -amsformat psfxl_all -spectre_args +aps input.scs</code></p>

<p><code>opt options psfversion=1.1</code><br /><br /><strong>Note</strong>: The new psfxl format is available in the SPECTRE16.1 ISR14 or later releases, in the different modes (classic, +aps, ++aps, +ms &amp; +xps). To view the waveform files, you need IC6.1.7 ISR17 or a later release to plot the results with VIVA or from ADE. This new format is supported in Simvision starting Xcelium 17.10.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>quantities=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Print quantities. Values:<code> no</code>,<code> min</code>,<code> full </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>rawfile=&quot;%C:r.raw&quot; <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-rawfile"></span><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1052156"></span><code> </code></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Output raw data file name, optionally including an absolute or relative path.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>rawfmt=sst2 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Output raw data file format. Values:<code> psfbin</code>,<code> psfascii</code>,<code> fsdb</code>,<code> wdf</code>,<code> sst2</code>,<code> psfxl </code></p>

<p>The specified format affects only analog signals.</p>

<p>For AC analysis, the only supported values are<code> psfbin </code>and<code> psfascii.</code> Only signals that you select by using Tcl commands prior to running the AC analysis are saved.</p>

<p><code>fsdb </code>(Fast Signal Database) and<code> wdf </code>formats are supported for transient analysis only.</p>

<p>For a transient analysis written to a unified database that can hold both analog and digital signals (which can be created only by using Tcl commands), the only supported value is<code> sst2.</code></p>

<p>For a transient analysis in which analog signals are saved by using either the analog simulation control file or a Tcl file, the supported values are<code> psfbin</code>,<code> psfascii</code>,<code> fsdb</code>,<code> wdf</code>,<code> sst2</code>, and<code> psfxl.</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>redundant_currents=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>If yes, save both currents through two terminal devices. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>reltol=0.001 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Relative convergence criterion.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>rforce=1 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Resistance used when forcing nodesets and node-based initial conditions.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>save=selected </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Signals to output. Values:<code> allpub</code>,<code> lvlpub</code>,<code> selected</code>,<code> none</code>, and<code> nooutput.</code></p>

<p>Also see<a href="#SpecifyingControlsfortheAnalogSolvers-1068367"> Behavior of save parameter Specified in an Analysis V/s the Global save Option</a>.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>scale=1 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Device instance scaling factor. The UltraSim solver also supports this option.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>scalem=1 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Model scaling factor. The UltraSim solver also supports this option.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>sensfileonly=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Enable or disable raw output of sensitivity results. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-speed"></span><code>speed </code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Establishes the tradeoff between performance speed and accuracy. Higher numbers generally result in faster performance but lower accuracy. Values:<code> 1</code>,<code> 2</code>,<code> 3</code>,<code> 4</code>,<code> 5</code>,<code> 6.</code></p>

<p><span style="color: rgb(0,0,0);"><strong>Note:</strong>&#160;</span>You can set this parameter for the Spectre and APS solvers only, but a similar capability (with eight possible values) is available for the UltraSim solver using the <code><a href="#SpecifyingControlsfortheAnalogSolvers-1064741">.usim_opt</a></code> parameter.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>temp=27 C </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Temperature. The UltraSim solver also supports this option.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>tempeffects=all </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Temperature effect selector. Values:<code> vt</code>,<code> tc</code>,<code> all </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>tnom=27 C </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Default component parameter measurement temperature. The UltraSim solver also supports this option.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>topcheck=full </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Check circuit topology for errors. Values:<code> no</code>,<code> min</code>,<code> full </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>useprobes=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Use current probes when measuring terminal currents. Values:<code> no</code>,<code> yes</code></p>

<p><strong>Note</strong>: <span>The following devices always use probes to save currents (even with</span><span>&#160;</span><code> useprobes=no</code><span>): </span><code>port</code><span>,</span><code> delay</code><span>, </span><code>switch</code><span>, </span><code>hbt</code><span>, </span><code>transformer</code><span>,</span><code> core</code><span>,</span><code> winding</code><span>,</span><code> fourier</code><span>,</span><code> d2a</code><span>,</span><code> a2d</code><span>, </span><code>a2ao</code><span>, </span><code>a2ai</code>.<span>You cannot use this parameter to save currents during an AC analysis.</span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>vabstol=1e-06 V </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Voltage absolute tolerance convergence criterion.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>warn=yes </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Give warning messages. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
</tbody></table></div>
</div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-BehaviorofsaveParameterSpecifiedinanAnalysisV/stheGlobalsaveOption1068367">Behavior of save Parameter Specified in an Analysis V/s the Global save Option<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1068367"></span></h3>

<p>If you have the<code> save </code>parameter specified in an analysis statement (for example,<code> tran</code>,<code> ac</code>, and so on), the<code> save </code>parameter setting specified for that analysis overrides the<code> save </code>option specified using the global<code> options </code>statement. However, if<code> save </code>=<code> none </code>is specified in an analysis statement, then, the value specified using the global<code> options </code>statement is considered. The following table shows the behavior of the<code> save </code>parameter when specified in both transient analysis and global<code> options </code>statement.</p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable"><colgroup><col style="width: 149.0px;" /><col style="width: 171.0px;" /><col style="width: 322.0px;" /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="133">
<p>tran Statement</p>
</th><th class="confluenceTh" valign="middle" width="160">
<p>options Statement</p>
</th><th class="confluenceTh" valign="middle" width="350">
<p>Behavior</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code>save=none </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> save=none </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Saves any random voltage signals.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>save=selected </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> save=none </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Saves only selected signals specified using the<code> save </code>statement in the netlist.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>save=none </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> save=selected </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Uses save=selected specified in the global options statement.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>save=selected </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><code> save=selected </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Saves only selected signals specified using the<code> save </code>statements in the netlist.</p>
</td>
</tr>
</tbody></table></div>
<h2 id="SpecifyingControlsfortheAnalogSolvers-ACAnalysis(ac)ac1051916"><span style="letter-spacing: -0.008em;">AC Analysis (ac)</span><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-ac"></span><span style="letter-spacing: -0.008em;"> </span><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1051916"></span></h2>
<div>
<p><br /></p>
<div class="confluence-information-macro confluence-information-macro-information"><span class="aui-icon aui-icon-small aui-iconfont-info confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>Only the Spectre solver supports AC analysis. The UltraSim solver ignores the <code>ac</code> statements. The APS solver also does not support AC analysis.</p>
</div>
</div>

<p>Using the Spectre solver, the AC analysis statement linearizes the circuit about the DC operating point and computes the response to a given small sinusoidal stimulus. You can specify, at most, one AC analysis in your analog simulation control file.</p>
</div>

<p><code> Name ac{ <em>parameter=value</em> }</code></p>

<p>For information about specifying an AC analysis, see &quot;AC Analysis&quot; in the<span style="color: rgb(0,0,0);"> Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide.</span> See also &quot;<a href="#SpecifyingControlsfortheAnalogSolvers-1056475">Mixed-Signal DC Initialization</a>&quot;.</p>

<p>When you run an AC analysis using the AMS Designer simulator with the Spectre solver, the following differences apply:</p>
<ul><li>You can sweep only frequency during an AC analysis.</li></ul><ul><li>You cannot sweep temperatures, component instance parameters (<code>dev</code>), component model parameters (<code>mod</code>), or netlist parameters (<code>param</code>).</li></ul>
<p>When the AMS Designer simulator runs standalone, it writes the results of the AC analysis to a parameter storage format (<a href="Glossary.html#Glossary-1034400">PSF</a>) file. By default, the software stores the PSF file in a directory called<em><code> ascf</code></em><code>.raw </code>(where<code> ascf </code>is the name of the analog simulation control file). You can use the&#160;<code><a href="#SpecifyingControlsfortheAnalogSolvers-rawfile">rawfile</a></code><span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;">&#160;</span>parameter of the&#160;<code><a href="#SpecifyingControlsfortheAnalogSolvers-1032197">options</a></code><span style="color: rgb(0,0,255);font-family: &quot;Courier New&quot;;font-size: small;">&#160;</span>statement in the analog simulation control file to specify the location of the file.</p>

<p>You use the Tcl&#160;<code><a href="Appendix_B__Tcl-Based_Debugging.html#AppendixB:Tcl-BasedDebugging-Tcl_probe">probe</a></code>&#160;command to specify probes you want to run during the AC analysis.</p>

<p>You can specify the following parameters and values with the<code> ac </code>statement. Values listed in the parameter syntax are the defaults.</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 650.0px;"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="215">
<p>Parameter</p>
</th><th class="confluenceTh" valign="middle" width="435">
<p>Definition</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code>annotate=sweep </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Degree of annotation. Values:<code> no</code>,<code> title</code>,<code> sweep</code>,<code> status</code>,<code> steps </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>center </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Center of sweep.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>dec </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Points per decade.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>lin=50 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Number of steps, linear sweep.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>log=50 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Number of steps, log sweep.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>oppoint=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Determines whether operating point information is computed, and, if so, specifies where the information is sent. Values:<code> no</code>,<code> screen</code>,<code> logfile</code>,<code> rawfile </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>prevoppoint=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Uses the operating point computed by the previous analysis. Values:<code> no</code>,<code> yes </code></p>

<p>If a transient analysis precedes the AC analysis,<code> yes </code>causes the AC analysis to use the final operating point computed for the transient analysis.</p>

<p><code>no </code>causes the AC analysis to use an operating point that is computed independently of any previously computed operating point.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>readns </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>File that contains estimate of DC solution (nodeset).</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>save </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Signals to output. Values:<code> all</code>,<code> lvl</code>,<code> allpub</code>,<code> lvlpub</code>,<code> selected</code>, <code>none </code></p>

<p>This parameter is ignored. For AC analysis, the signals to be saved must be specified by using a<code> probe </code>command in the Tcl input file.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>span=0 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Sweep limit span.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>start=0 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Start sweep limit.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>stats=no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Analysis statistics. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>step </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Step size, linear sweep.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>stop </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Stop sweep limit.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>title </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Analysis title.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>values=[...] </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Array of sweep values.</p>
</td>
</tr>
</tbody></table></div>
<h2 id="SpecifyingControlsfortheAnalogSolvers-NoiseAnalysisnoise_analysis1066760">Noise Analysis<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-noise_analysis"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1066760"></span></h2>

<p>Noise analysis linearizes the circuit about the operating point and computes the noise spectral density at the output. You can enable noise analysis in AMS designer by setting the<code> AMS_ENABLE_NOISE </code>environment variable to<code> YES.</code> You can specify the noise analysis statement in your analog simulation control file as follows:</p>

<p><code>
    <em> Name</em>  [p] [n] <strong>noise</strong> parameter=<em>value</em>  ... </code></p>

<p>The optional terminals (p) and (n) specify the output of the circuit. If you do not specify the terminals, you must specify the output with a probe component.</p>

<p>For information on noise analysis parameters, refer to the<span style="color: rgb(0,0,0);"> Noise Analysis </span>section in the<em> <span style="color: rgb(0,0,0);"> Spectre Circuit Simulator Reference </span> </em>manual.</p>

<p>For small signal noise analysis, the AMS designer simulator supports the following noise sources specified in the Verilog-AMS or Verilog-A files:</p>
<ul><li><code> white_noise </code></li></ul><ul><li><code> flicker_noise </code></li></ul><ul><li><code> noise_table </code></li></ul><h2 id="SpecifyingControlsfortheAnalogSolvers-TransientAnalysis(tran)transientanalysistran1032420">Transient Analysis (tran)<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-transientanalysis"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-tran"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1032420"></span></h2>

<p>The<code> tran </code>statement computes the transient response of a circuit over the interval from start to stop. The simulator uses the&#160;<a href="#SpecifyingControlsfortheAnalogSolvers-1056475">mixed-signal DC steady-state solution</a>&#160;as the initial condition, unless you use the&#160;<code>ic</code>&#160;keyword to specify initial conditions. You can specify multiple transient analysis statements in your analog simulation control file.</p>

<p><code>
    <em> Name&#160;</em> <strong>tran&#160;</strong> parameter=<em>value&#160;</em> { parameter=<em>value</em> }</code></p>

<p>For more information, see &quot;Transient Analysis&quot; in <span style="color: rgb(0,0,0);"> <em>&#160;Spectre Classic Simulator, Spectre APS, Spectre X, and Spectre XPS User Guide</em>&#160;</span>and&#160;<span style="color: rgb(0,0,0);"><em>Virtuoso UltraSim Simulator User Guide</em>.</span></p>
<h3 id="SpecifyingControlsfortheAnalogSolvers-Parameters">Parameters</h3>

<p>You can use the following parameters and values with the<code> tran </code>statement. Values listed in the parameter syntax are the defaults. Unless specifically noted in the definition, you can use these parameters with the Spectre solver only.</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><colgroup><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="192">
<p>Parameter</p>
</th><th class="confluenceTh" colspan="2" valign="middle" width="132">
<p>Definition</p>
</th></tr>
<tr><td class="confluenceTd" rowspan="6" valign="top">
<p><code>annotate=title </code></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Degree of annotation. Values:</p>

<p><code>no</code>, <code>title</code>, <code>sweep</code>,<code> status</code>, and<code> steps</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Suppresses information about the tran analysis</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>title </code></p>
</td>
<td class="confluenceTd" rowspan="4" valign="top">
<p>Produces annotation information such as the number of transient analysis steps and how long the analysis takes.</p>

<p><br /></p>

<p><br /></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>sweep </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>status </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>steps </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>cmin=0 F </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Minimum capacitance from each node to ground.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>compression=all</code> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-compression_wildcardonly"></span></p>
</div>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Turns on data compression.</p>

<p>With data compression, the Spectre simulator writes output data for a signal only when the value of that signal changes. This reduces the size of the transient analysis output file for circuits with substantial amounts of signal latency, such as mixed analog and digital designs and circuits with switching power supplies.Values:<code> all</code>,<code> no</code>,<code> wildcardonly </code></p>

<p>If the<code> compression </code>parameter is set to<code> wildcardonly</code>, and the TCL probe statement contains signals specified with a wildcard or a scope, then the signals specified with the wildcard or the scope are compressed.</p>

<p><code>probe -create -database waves -all -depth  all {testbench.I1.*}<br />probe -create -database waves -all -depth all {testbench.I2<br />probe -create -database waves {testbench.I3.net1}<br />probe -create -database waves {testbench.I4.net2} </code></p>

<p>In the above example, only the<code> testbench.I1.* </code>and<code> testbench.I2 </code>signals will be compressed.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><span style="color: rgb(0,0,0);"> <code>compfactor=1.0</code> </span></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Compression factor.</p>

<p>Limits the tolerance values during compressing transient waveforms. The compression decision is made according to<code> tolerance * compfactor.</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>errpreset=moderate <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-errpreset"></span><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1058522"></span>
            <code> </code>
          </code></p>
</div>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Selects a reasonable collection of parameter settings. Values:<code> conservative</code>,<code> moderate</code>,<code> liberal </code></p>
</td>
</tr>
<tr><td class="confluenceTd" rowspan="3" valign="top"><div class="content-wrapper">
<p><code>fastbreak=no </code></p>
<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-fastbreak"></span>
<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Specifies the evaluation method to use for VHDL-AMS<code> break </code>statements. Values:</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Complies strictly with the VHDL-AMS standard</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>yes </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Requests an often faster method, which under some circumstances does not comply with the VHDL-AMS standard</p>

<p><strong>Note</strong>: <span>Possible non-compliance with the standard arises when the software associates the break statement with a discontinuity that causes a zero-delay </span><code>Q&#39;above</code><span> event. The software might report the </span><code>Q&#39;above</code><span> event with a small delay, rather than with a zero delay.</span></p>
</td>
</tr>
<tr><td class="confluenceTd" rowspan="5" valign="top"><div class="content-wrapper">
<p><code>fastcross=cm</code> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-fastcross"></span></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Controls whether the AMS Designer simulator uses an optimized cross-detection algorithm for the<code> @above </code>and<code> @cross </code>functions in Verilog-AMS and the<code> ABOVE </code>function in VHDL-AMS. You can also use this parameter with the UltraSim solver. Values:</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Turns off the optimized algorithm, which you might want to do to verify the behavior and accuracy of models</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>discrete </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Provides better simulation performance by ignoring the unsatisfiable cross tolerance conditions due to discrete or discontinuous signals in the cross signal expression</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>cm </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Includes the features of<code> fastcross=discrete </code>and further provides better simulation performance by improving the performance of <code>@above</code> and<code> @cross </code>in connect modules (<a href="Glossary.html#Glossary-1031358">CM</a>s) such as the ConnRules <a href="Glossary.html#Glossary-1031358">CM</a> s that Cadence provides</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" valign="top">
<p>Default Values: (You can override these default values using the<code> fastcross </code>option.)</p>

<p>When <code><a href="#SpecifyingControlsfortheAnalogSolvers-errpreset">errpreset</a>=conservative</code> for the Spectre solver, the default is<code> no.</code></p>

<p>When <code><a href="#SpecifyingControlsfortheAnalogSolvers-errpreset">errpreset</a>=liberal</code> or<code> moderate </code>for the Spectre solver, or when you use the UltraSim solver, the default is<code> cm.</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>flushofftime (s) </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Time to stop flushing outputs.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>flushpoints </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Flush outputs after number of calculated points.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>flushtime (s) </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Flush outputs after real time has elapsed.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>ic=all </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>What should be used to set initial condition. Values:<code> dc</code>,<code> node</code>,<code> dev</code>,<code> all </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>infoname= </code> <code> inf_anal_name </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Name of the<code> info </code>analysis to be performed at each time point specified by the<code> infotimes </code>parameter. You can also use this parameter with the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>infotimes=[...] s </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Times when the simulator is to perform the<code> info </code>analysis specified by the<code> infoname </code>parameter. You can also use this parameter with the UltraSim solver.</p>

<p>Setting<code> infotimes </code>to<code> [0] </code>returns the initial transient operating point. Setting<code> infotimes </code>to<code> [</code><em><code>stop_time</code></em><code>] </code>returns the final transient operating point.</p>

<p>If no value is specified for<code> infotimes</code>:</p>
<ul><li>The Spectre solver performs the analysis at time 0.</li></ul><ul><li>The UltraSim solver does not do the analysis at all.</li></ul></td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><span style="color: rgb(0,0,0);"><code>acnames=[...]</code> </span></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Names of analyses to be performed at each time point in the actimes array. The named small-signal analyses are not run separately, but only as part of the transient analysis.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><span style="color: rgb(0,0,0);"><code>actimes=[...]</code> </span></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Times when analyses specified in acname array are performed.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>lteratio </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Ratio used to compute LTE tolerances from Newton tolerance. Default derived from <code><a href="#SpecifyingControlsfortheAnalogSolvers-errpreset">errpreset</a></code>.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>maxiters=5 </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Maximum number of iterations per time step.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>maxstep (s) </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Maximum time step. Default derived from <code><a href="#SpecifyingControlsfortheAnalogSolvers-errpreset">errpreset</a></code>.</p>

<p><strong>Note</strong>: <span>If you are using the UltraSim solver, use the </span><code><a href="#SpecifyingControlsfortheAnalogSolvers-usim_opt">.usim_opt</a></code><span> keyword to specify a maxstep value.</span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>method </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Integration method. Default derived from <code><a href="#SpecifyingControlsfortheAnalogSolvers-errpreset">errpreset</a></code>. Values:<code> euler</code>,<code> trap</code>,<code> traponly</code>,<code> gear2</code>,<code> gear2only</code>,<code> trapgear2</code></p>

<p>The UltraSim solver ignores the<code> trapgear2 </code>value. If you specify<code> trapgear2</code>, the UltraSim solver uses a default value that depends on the<code> sim_mode </code>parameter or uses the method you specify using the<span style="color: rgb(0,0,255);">&#160;</span> <code><a href="#SpecifyingControlsfortheAnalogSolvers-usim_opt">.usim_opt</a> method </code>parameter, if available.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>oppoint=no </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Should operating point information be computed for initial timestep, and if so, where should it be sent. Values:<code> no</code>,<code> screen</code>,<code> logfile</code>,<code> rawfile </code></p>

<p>This parameter is not supported by the UltraSim solver. However, you can obtain similar information by using the<code> infotimes </code>parameter with a time of zero.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>outputstart= </code> <code> time </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Output is saved only after this time is reached. You can use this parameter<span style="color: rgb(0,0,0);"> only </span>with the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>readic </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>File that contains the initial conditions. You can also use this parameter with the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>readns </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>File that contains the estimate of initial transient solution. You can also use this parameter with the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>relref </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Reference used for the relative convergence criteria. Default derived from<code> errpreset.</code> Values:<code> pointlocal</code>,<code> alllocal</code>,<code> sigglobal</code>,<code> allglobal </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>save </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Signals to output. Values:<code> all</code>,<code> selected</code>,<code> none </code></p>
<div>
<p><strong>Important</strong>: <span>Instead of using this </span><code>save</code><span> parameter to save signals, Cadence recommends using the Tcl </span><code>probe</code><span> command, which has fewer restrictions.</span></p>
</div>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>skipcount </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Save only one of every skipcount points.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>skipdc=no</code> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-skipdc"></span></p>
</div>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>If<code> yes</code>, there will be no DC analysis for transient. If the DC analysis is skipped, the initial solution is either trivial, or given in the file that you specify using the<code> readic </code>parameter. If the<code> readic </code>parameter is not specified, the values specified on the<code> ic </code>statements are considered. Device-based initial conditions are not used for<code> skipdc.</code> Nodes that you do not specify with the<code> ic </code>file or<code> ic </code>statements start at zero. You should not use this parameter unless you are generating a nodeset file for circuits that have trouble in the DC solution.</p>

<p>Values:<code> no</code>,<code> yes</code>,<code> waveless</code>,<code> rampup</code>,<code> autodc </code></p>
<div>
<p><strong>Caution</strong>: <span>Using the AMS Designer simulator, setting </span><code>skipdc</code><span> to anything other than </span><code>no</code><span> can cause incorrect signal transitions between analog and digital during transient analysis.</span></p>
</div>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>skipstart=</code> <code>starttime </code> <code> s </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>The time to start skipping output data.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>start=0 s </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Start time.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>stats=no </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Analysis statistics. Values:<code> no</code>,<code> yes </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>step=0.001 (</code><code>stop</code><code>-</code><code>start</code><code>) s </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Minimum time step used by the simulator solely to maintain the aesthetics of the computed waveforms. You can also use this parameter with the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>stop (s) </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Stop time. You can also use this parameter with the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>strobedelay=0 s </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>The delay (phase shift) between the skipstart time and the first strobe point. You can also use this parameter with the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>strobeperiod (s) </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>The output strobe interval (in seconds of transient time). You can also use this parameter with the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>title </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Analysis title.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>transres=</code><code>resolution </code> <code> s </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Duration of a transition below which the simulator stops trying to determine exact times for each corner of a transition and starts handling the two corners as a single event.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>write </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>File to which you want the software to write the initial transient solution.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>writefinal </code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>File to which you want the software to write the final transient solution.</p>
</td>
</tr>
</tbody></table></div>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>Multiple transient analyses are not supported in AMS Designer.</p>
</div>
</div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-Examples">Examples</h3>

<p>You run a simulation that uses an analog simulation control file with the following contents.</p>

<p><code> myopt options rawfmt=psfbin<br />myinfo info what=oppoint where=rawfile<br />mytran tran stop=10u infoname=myinfo infotimes=[1u 2u 3u] </code></p>

<p>The above statements store the operating point data in three different files:<code> timeDom-000_myinfo.info </code>(time:1us),<code> timeDom-001_myinfo.info </code>(time: 2us),<code> timeDom-002_myinfo.info </code>(time: 3us). All three files are placed in the<code> .raw </code>directory.</p>

<p>You run a simulation that uses an analog simulation control file with the following contents.</p>

<p><code> myopt options rawfmt=psfbin<br />myinfo info what=oppoint where=rawfile </code></p>

<p>The above statements store the DC operating point data in a file called<code> myinfo.info </code>located in the<code> .raw </code>directory.</p>
<h3 id="SpecifyingControlsfortheAnalogSolvers-SpectreorAPSBlock-BasedTransientNoiseAnalysistransient_noise_analysis">Spectre or APS Block-Based Transient Noise Analysis<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-transient_noise_analysis"></span></h3>

<p>Transient noise provides the benefit of examining the effects of large signal noise on many types of systems. It gives you the opportunity to examine the impact of noise in the time domain on various circuit types without requiring access to the SpectreRF analysis. This capability is an extension to the current transient analysis, and is accompanied by enhancements to several calculator functions, allowing you to calculate multiple occurrences of measurements such as risetime and overshoot.</p>

<p>AMS-Spectre supports only the single run method of simulating transient noise. The single run method involves a single transient run over several cycles of operation. The native Spectre multiple run method is not supported in AMS-Spectre at this time.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The use model adopted by APS for transient noise analysis is identical to the one used by the Spectre circuit simulator.</p>
</div>
</div>

<p>Set the following parameters to calculate noise during a transient analysis.</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><colgroup><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="192">
<p>Parameter</p>
</th><th class="confluenceTh" colspan="2" valign="middle" width="132">
<p>Definition</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code>noisefmax=0 (Hz)</code></p>
</td>
<td class="confluenceTd" colspan="2" valign="top">Bandwidth of pseudorandom noise sources. A valid (nonzero) value turns on the noise sources during transient analysis. The maximal time step of the transient analysis is limited to 1/noisefmax.</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>noiseon=[...]</code></td>
<td class="confluenceTd" colspan="2">The list of instances to be considered as noisy during transient noise analysis.</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>noiseoff=[...]</code></td>
<td class="confluenceTd" colspan="2">The list of instances to be considered as not noisy during transient noise analysis.</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>noisescale=1</code></td>
<td class="confluenceTd" colspan="2">Noise scale factor applied to all generated noise. It can be used to artificially inflate the small noise to make it visible over transient analysis numerical noise floor, but it should be small enough to maintain the nonlinear operation of the circuit.</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>noiseseed</code></td>
<td class="confluenceTd" colspan="2">Seed for the random number generator. Specifying the same seed allows you to reproduce a previous experiment.</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>noisefmin (Hz)</code></td>
<td class="confluenceTd" colspan="2">If specified, the power spectral density of noise sources depend on frequency in the interval from&#160;noisefmin&#160;to&#160;noisefmax.&#160;Below noisefmin, noise power density is constant. The default value is&#160;noisefmax, so that only white noise is included and noise sources are evaluated at &#160;noisefmax&#160; for all models. 1/ noisefmin&#160; cannot exceed the requested time duration of transient analysis.</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>noisetmin (s)</code></td>
<td class="confluenceTd" colspan="2">Minimum time interval between noise source updates. Default is 1/<code style="white-space: normal;">noisefmax.</code> <span style="white-space: normal;">&#160;Smaller values will produce smoother noise signals at the expense of reducing time integration step.</span></td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>noiseupdate=fmax | step</code></td>
<td class="confluenceTd" colspan="2">Specifies whether noise is to be injected at a constant time step (<code>fmax</code><span style="white-space: normal;">) or the Spectre solver time step is to be used (</span><code style="white-space: normal;">step</code><span style="white-space: normal;">). Injecting noise at a constant time step is suitable when the value of</span> <code style="white-space: normal;">&#160;noisefmax&#160;</code> <span style="white-space: normal;">is larger that the bandwidth of all signals in the circuit, and simulation time step is effectively controlled by noise. Only one noise frequency is updated at each time step. If the bandwidth of some of the signals exceeds</span> <code style="white-space: normal;">noisefmax</code><span style="white-space: normal;">, which forces the simulator to take steps smaller than</span> <code style="white-space: normal;">noisetmin</code><span style="white-space: normal;">, then noise should also be injected at each time step between the regular noise updates. In this case, all noise frequencies are updated at each time step.</span></td>
</tr>
</tbody></table></div>
<h4 id="SpecifyingControlsfortheAnalogSolvers-Example"><span style="color: rgb(0,0,0);">Example</span></h4>

<p><code> tr1 tran stop=4u noisefmax=5G noisefmin=1Meg noiseseed=1 noisescale=10 \param=isnoisy param_vec=[0 1 10ns 0 50ns 1] </code></p>

<p><code> tr1 tran stop=4u noisefmax=5G noiseupdate=step noiseseed=1 noisescale=10 </code></p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-MonteCarloAnalysis1059906">Monte Carlo Analysis<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1059906"></span></h2>

<p>The AMS Designer simulator allows you to perform the Monte Carlo analysis on a design to view the impact of a change in analog circuit or model parameters on the design simulation. The AMS Designer Monte Carlo analysis utilizes the native Monte Carlo engine of Spectre to control the AMS (<code>xmsim</code>) simulation flow of multiple simulation runs under parameter variations in a single<code> xmsim </code>invocation.</p>

<p>The use model of Monte Carlo analysis in AMS Designer is the same as that in Spectre. For more information, refer to the &quot;Monte Carlo Analysis&quot; section in the &quot;Control Statements&quot; chapter of <span style="color: rgb(0,0,0);"> <em>Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide</em>.</span></p>

<p><br /></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The <code>distribute</code> parameter of the Monte Carlo analysis not supported in AMS Designer.</p>
</div>
</div>

<p>In the AMS Designer simulator, you use Tcl commands to control (with stimulus) and monitor (with probes) the simulation. In each iteration of the Monte Carlo analysis, the simulation stimulus in the Tcl input file specified with the<code style="letter-spacing: 0.0px;"> xrun </code>or<code style="letter-spacing: 0.0px;"> xmsim </code>command is re-opened and re-applied to the simulation. The probes in the Tcl file are redirected to a new waveform file, which has an iteration-indexed name derived from the originally opened waveform file.</p>

<p>AMS Designer also supports DC analysis inside the Monte Carlo analysis.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>Monte Carlo analysis is also supported for VHDL-AMS models and for the AMS-APS flow.</p>
</div>
</div>
<h2 id="SpecifyingControlsfortheAnalogSolvers-EMIRAnalysisemir1066990">EMIR Analysis<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-emir"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1066990"></span></h2>

<p>The AMS Designer simulator supports a high performance and high capacity dynamic and static EMIR (Electro-Migration and Voltage drop) analysis which provides a set of advanced features covering power gate support, design resistor EM calculation, macro model generation, black boxing, what-if analysis, and static EMIR analysis.</p>

<p>You can run EMIR analysis as follows:</p>

<p><code> xrun -spectre_args +aps[=liberal|moderate|conservative] +emir=emir.conf netlist.vams &#8230; </code></p>

<p><code> xrun -spectre_args ++aps +emir=emir.conf netlist.vams &#8230; </code></p>

<p>EMIR analysis is enabled by adding the<code> +emir </code>option to<code> -spectre_args.</code> All EMIR-related commands are defined in the EMIR control file.</p>
<div class="confluence-information-macro confluence-information-macro-information"><span class="aui-icon aui-icon-small aui-iconfont-info confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>Currently, only the APS solver supports EMIR analysis.</p>
</div>
</div>

<p>Since EMIR analysis is used to perform postlayout simulation, it is applied only to the device-level components in the design. It is not applied to behavioral components.</p>

<p>When you perform EMIR analysis using the AMS Designer simulator with APS solver, the following differences apply:</p>
<ul><li>The hierarchy in an AMS design is not the same as Spectre</li></ul><ul><li>EMIR analysis is not supported with multiple transient analyses statements in MDL flow</li></ul><ul><li><code> altergroup </code>statements are not supported</li></ul><ul><li>UTI statements are not supported</li></ul><ul><li>IE nets, such as L2E and R2E are treated as signal nets, and not power nets</li></ul><ul><li>Both pre-layout module definition and its instantiation should be in the schematic when using<code> dspf_include </code></li></ul>
<p>For more information on the Spectre EMIR analysis, refer to the<em> <span style="color: rgb(0,0,0);"> EMIR Analysis </span> </em>section in <em>Spectre Classic Simulator, Spectre APS, Spectre X, and Spectre XPS User Guide</em><span style="color: rgb(0,0,0);">.</span></p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-ReliabilityAnalysis1067305reliability">Reliability Analysis<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1067305"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-reliability"></span></h2>

<p><span style="color: rgb(0,0,0);"> Reliability analysis computes the reliability for MOSFETs and the circuit. The three reliability modules are: </span></p>
<ul><li><span style="color: rgb(0,0,0);"> MOSFET Hot-Carrier Injection (HCI) module:&#160;<br /> </span> <span style="color: rgb(0,0,0);"> Predicts transistor and circuit performance degradation due to HCI effects </span></li></ul><ul><li><span style="color: rgb(0,0,0);"> PMOSFET Negative Bias Temperature Instability (NBTI) module: <br /> </span> <span style="color: rgb(0,0,0);"> Predicts PMOSFET and circuit performance degradation due to NBTI and NBTI recovery effects </span></li></ul><ul><li><span style="color: rgb(0,0,0);"> NMOSFET Positive Bias Temperature Instability (PBTI) module:<br /> </span> <span style="color: rgb(0,0,0);"> Predicts NMOSFET and circuit performance degradation due to PBTI effects </span></li></ul>
<p>You can specify the reliability analysis statement in your analog simulation control file as follows:</p>

<p><code>  name reliability {  </code></p>

<p><code>  &#160;&#160;&#160;&#160;&#160;&#160;&lt;reliability control statements&gt; ...  </code></p>

<p><code>  &#160;&#160;&#160;&#160;&#160;&#160;&lt;stress simulation statements&gt; ...  </code></p>

<p><code>  &#160;&#160;&#160;&#160;&#160;&#160;&lt;aging testbench statements&gt; ...  </code></p>

<p><code>  &#160;&#160;&#160;&#160;&#160;&#160;&lt;aging/post-stress simulation statements&gt; ...  </code></p>

<p><code>  }  </code></p>

<p>You can specify all analyses supported by AMS in the reliability analysis block. Transient analysis is the only valid analysis type for stress simulation.</p>

<p>The AMS reliability analysis supports SST2 and SST2+PSFXL waveform formats. However there is some limitation to using the analyses types with the waveform format. The following table shows the analysis that you can use in the reliability block based on the waveform format specified:</p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 381.0px;"><colgroup><col /><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="145">
<p>Analysis Name</p>
</th><th class="confluenceTh" valign="middle" width="94">
<p>SST2</p>
</th><th class="confluenceTh" valign="middle" width="142">
<p>SST2+PSFXL</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code><span style="color: rgb(0,0,0);">tran </span></code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Yes</p>
</td>
<td class="confluenceTd" valign="top">
<p>Yes</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code><span style="color: rgb(0,0,0);">info </span></code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Yes</p>
</td>
<td class="confluenceTd" valign="top">
<p>No</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code><span style="color: rgb(0,0,0);">ac </span></code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Yes</p>
</td>
<td class="confluenceTd" valign="top">
<p>No</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code><span style="color: rgb(0,0,0);">alter </span></code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Yes</p>
</td>
<td class="confluenceTd" valign="top">
<p>Yes</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>dc</code></td>
<td class="confluenceTd" colspan="1">Yes</td>
<td class="confluenceTd" colspan="1">No</td>
</tr>
</tbody></table></div>

<p>As shown in the above table, when SST2 format is used, the<code> tran</code>,<code> info</code>,<code> ac</code>, <code>alter</code>, and <code>dc</code>&#160;analyses can be specified in reliability block. However, when SST2+PSFXL format is used, only<code> tran </code>and<code> alter </code>analyses can be specified in the reliability block.</p>

<p>For more information on reliability analysis parameters, refer to the<em> <span style="color: rgb(0,0,0);"> Reliability Analysis </span> </em>section in the<em> <span style="color: rgb(0,0,0);"> Spectre Circuit Simulator Reference </span> </em>manual.</p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-ChecklimitAnalysis">Checklimit Analysis</h2>

<p>A <code>checklimit</code> analysis allows the enabling or disabling of individual or group of <code>asserts</code> specified in the netlist. Use this analysis in conjunction with the <code>assert</code> statements in the netlist to perform checks on parameters of device instances, models, subcircuits or expressions.&#160;Multiple <code>checklimit</code> analyses can be defined in the netlist. The enabled checks will be applied to all subsequent analyses until the next <code>checklimit</code> analysis is encountered.</p>

<p><code>Name checklimit parameter=value ...</code></p>

<p>For more information on <code>checklimit</code> analysis parameters, refer to the<em>&#160;Checklimit Analysis (checklimit)<span style="color: rgb(0,0,0);">&#160;</span></em>section in the<em>&#160;<span style="color: rgb(0,0,0);">Spectre Circuit Simulator Reference&#160;</span></em>manual.</p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-DCAnalysisdc_anal1067544">DC Analysis<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-dc_anal"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1067544"></span></h2>

<p><span style="color: rgb(0,0,0);"> DC analysis finds the DC operating-point or DC transfer curves of the circuit. To generate transfer curves, you need to specify a parameter and a sweep range. The swept parameter can be circuit temperature, a device instance parameter, a device model parameter, a netlist parameter, or a subcircuit parameter for a particular subcircuit instance. </span></p>

<p><span style="color: rgb(0,0,0);"> After the analysis is complete, the modified parameter returns to its original value. </span></p>

<p>For information on DC analysis, see<em> <span style="color: rgb(0,0,0);"> DC Analysis </span> </em>in the<em> <span style="color: rgb(0,0,0);"> Spectre Circuit Simulator Reference </span> </em>manual.</p>

<p>The primary difference between Spectre AMS Designer and Spectre DC analysis is that digital simulation and analog/digital synchronization has to be considered in AMS. For DC convergence on analog/digital simulation iteration:</p>
<ul><li>Analog/Digital simulation at t=0 starts independently from the initial state</li></ul><ul><li>Analog and digital exchange analog/digital signals at each iteration</li></ul><ul><li>DC analysis converges when there are no new analog/digital signals (no new analog-to-digital and digital-to-analog events)</li></ul>
<p>Spectre AMS Designer Simulator supports the following DC analysis parameters:</p>
<ul><li>State-file Parameters -<code> readns</code>,<code> write</code>,<code> writefinal </code></li></ul><ul><li>Output Parameters -<code> save</code>,<code> nestlvl</code>,<code> print</code>,<code> oppoint </code></li></ul><ul><li>Convergence Parameters -<code> homotopy</code>,<code> maxiters</code>,<code> maxsteps </code></li></ul><ul><li>Annotation Parameters -<code> annotate </code></li></ul>
<p>You can run multiple DC analyses at different sweep points. Then, at every sweep point, analog/digital simulation and synchronization iteration is executed. The iteration ends when no new analog-to-digital and digital-to-analog events are detected and the DC analysis converges, or the maximum number of iterations is reached at the sweep point. The table below shows the default value of the maximum iteration number for different solvers.</p>
<div class="table-wrap"><table border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 524.0px;"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="173">
<p>Solver</p>
</th><th class="confluenceTh" valign="middle" width="350">
<p>setenv AMS_DC_MAX_ITER (default value)</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p>Spectre</p>
</td>
<td class="confluenceTd" valign="top">
<p>100</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>APS</p>
</td>
<td class="confluenceTd" valign="top">
<p>100</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>Fast APS (++aps)</p>
</td>
<td class="confluenceTd" valign="top">
<p>100</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p>XPS MS</p>
</td>
<td class="confluenceTd" valign="top">
<p>1</p>
</td>
</tr>
</tbody></table></div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-fastdcOption">fastdc Option</h3>

<p>To speed up DC simulations, you can use the <code>fastdc</code> option.&#160;The solution accuracy depends on the value specified for fastdc. The available values are <code>0</code>, <code>1</code>, <code>2</code>, <code>3</code>, and <code>4</code> (default).</p>
<div class="table-wrap"><table class="wrapped confluenceTable"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh">
<p>Value</p>
</th><th class="confluenceTh">
<p>Description</p>
</th></tr>
<tr><td class="confluenceTd">
<p><code>+fastdc=0</code></p>
</td>
<td class="confluenceTd">
<p>The most accurate DC result and closest to true DC solutions with the slowest performance. It should be used for the circuits that require accurate DC solution, such as analog circuits.</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>+fastdc=1</code></p>
</td>
<td class="confluenceTd">
<p>The conservative DC result with slow performance. It should be used for the circuits that are sensitive to DC solution, such as analog dominated circuits.</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>+fastdc=2</code></p>
</td>
<td class="confluenceTd">
<p>The reasonable DC result with moderate performance. It should be used for the circuits that are lightly sensitive to DC solution, such as mixed-signal circuits.</p>
</td>
</tr>
<tr><td class="confluenceTd">
<p><code>+fastdc=3</code></p>
</td>
<td class="confluenceTd">
<p>The liberate DC results with fast performance. It should be used for the circuits that are less sensitive to DC solution, such as digital dominated circuits.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="1"><code>+fastdc=4</code></td>
<td class="confluenceTd" colspan="1">The least accurate DC result with the fastest performance. It should be used for the circuits that are not sensitive to DC solution, such as digital and memory circuits.</td>
</tr>
</tbody></table></div>

<p>You can also use <code>+msdc=ms</code>. It is the fastest DC algorithm. It is valuable to speed up for large design power up test bench.</p>
<h3 id="SpecifyingControlsfortheAnalogSolvers-dcoptOption">dcopt Option</h3>

<p>Th<span style="color: rgb(0,0,0);">e <code>dcopt</code> optio</span>n speeds up the DC simulation in Spectre and APS for post-layout circuits that consist of large number of parasitic resistors and capacitors, which require significant time in DC simulation. It can also be used to solve the non-convergence issues in DC simulations of any other circuit.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">In some cases, the DC solution obtained using the <code>dcopt</code> command-line option may not be as accurate as the true DC solution.</div>
</div>
<h2 id="SpecifyingControlsfortheAnalogSolvers-SweepAnalysis">Sweep Analysis</h2>

<p>The <code>sweep</code> analysis sweeps a parameter, running the list of analyses (or multiple analyses) for each value of the parameter. The swept parameter can be circuit temperature, a device instance parameter, a device model parameter, a netlist parameter, or a subcircuit parameter for a particular subcircuit instance. A set of parameters can be swept simultaneously, using the <code>paramset</code> parameter. The other sweep interval or variable parameters cannot be specified with the <code>paramset</code> parameter.</p>

<p><code>Name sweep parameter=value ...</code></p>

<p>For more information on&#160;<code>sweep</code>&#160;analysis parameters, refer to the<em>&#160;Sweep Analysis (sweep)<span style="color: rgb(0,0,0);">&#160;</span></em>section in the<em>&#160;<span style="color: rgb(0,0,0);">Spectre Circuit Simulator Reference&#160;</span></em>manual.</p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-StabilityAnalysis(stb)">Stability Analysis (stb)</h2>

<p>The <code>stb</code> analysis linearizes the circuit about the DC operating point and computes the loop gain and gain and phase margins (if the sweep variable is frequency) for a feedback loop or a gain device.&#160;Spectre can perform the analysis while sweeping a parameter. The parameter can be frequency, temperature, component instance parameter, component model parameter, or netlist parameter. If changing a parameter affects the DC operating point, the operating point is recomputed at each step.</p>

<p><code>Name stb parameter=value ...</code></p>

<p>For more information on&#160;<code>stb</code>&#160;analysis parameters, refer to the<em>&#160;Stability Analysis (stb)<span style="color: rgb(0,0,0);">&#160;</span></em>section in the<em>&#160;<span style="color: rgb(0,0,0);">Spectre Circuit Simulator Reference&#160;</span></em>manual.</p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-TransferFunctionAnalysis(xf)">Transfer Function Analysis (xf)</h2>

<p>The transfer function analysis linearizes the circuit about the DC operating point and performs a small-signal analysis that calculates the transfer function from every independent source in the circuit to a designated output. The variable of interest at the output can be voltage or current.&#160;</p>

<p>You can specify the output with a pair of nodes or a probe component. Any component with two or more terminals can be a voltage probe. When there are more than two terminals, they are grouped in pairs, and you use the <code>portv</code> parameter to select the appropriate pair of terminals. Alternatively, you can specify a voltage to be the output by giving a pair of nodes on the xf analysis statement.</p>

<p>Any component that naturally computes current as an internal variable can be a current probe. If the probe component computes more than one current (as transmission lines, microstrip lines, and N-ports do), you use the <code>porti</code> parameter to select the appropriate current. It is an error to specify both <code>portv</code> and <code>porti</code>. If neither is specified, the probe component provides a reasonable default.</p>

<p>The <code>stimuli</code> parameter specifies the inputs for the transfer functions. There are two choices. <code>stimuli=sources</code> indicates that the sources present in the circuit should be used. The <code>xfmag</code> parameters provided by the sources may be used to adjust the computed gain to compensate for gains or losses in a test fixture. You can limit the number of sources in hierarchical netlists by using the <code>save</code> and <code>nestlvl</code> parameters.</p>

<p><code>Name [p] [n] xf parameter=value ... </code></p>

<p>The optional terminals (<code>p</code> and <code>n</code>) specify the output of the circuit. If you do not specify the terminals, you must specify the output with a probe component.</p>

<p>For more information on&#160;<code>xf</code>&#160;analysis parameters, refer to the<em>&#160;Transfer Function Analysis (xf)<span style="color: rgb(0,0,0);">&#160;</span></em>section in the<em>&#160;<span style="color: rgb(0,0,0);">Spectre Circuit Simulator Reference&#160;</span></em>manual.</p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-InitialConditions(ic)initialConditions1037068">Initial Conditions (ic)<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-initialConditions"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1037068"></span></h2>

<p>The<code> ic </code>statement specifies initial conditions for nodes in the transient analysis. If you have more than one<code> ic </code>statement, the simulator collects information for all occurrences. You can specify initial conditions for the following items:</p>
<ul><li>Inductor currents</li></ul><ul><li>Node voltages where the nodes have a path of capacitors to ground</li></ul>
<p><code><strong>ic</strong>&#160; <em>node=value&#160;</em> { <em>node=value</em> }</code></p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="144">
<p>Parameter</p>
</th><th class="confluenceTh" valign="middle" width="504">
<p>Definition</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><em><code>node</code><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>=</strong></span><code>value </code></em></p>
</td>
<td class="confluenceTd" valign="top">
<p><strong>Important</strong>: <span>For AMS simulation, you must always include the top cell name in the </span><code>node</code><span> specification.</span></p>

<p>Each<code> node </code>is a topological node of the circuit or an unknown, such as the current through an inductor or the voltage of the internal node in a diode. Topological nodes can be at the top level or in a subcircuit.</p>
</td>
</tr>
</tbody></table></div>

<p>See also:</p>
<ul><li>&quot;Initial Conditions (ic)&quot; in the &quot;Syntax&quot; chapter of the<em> <span style="color: rgb(0,0,0);"> Spectre Circuit Simulator Reference </span> </em></li></ul><ul><li>&quot;.ic&quot; in &quot;Simulation and Control Statements&quot; in the &quot;Netlist Formats&quot; chapter of the<em> <span style="color: rgb(0,0,0);"> Virtuoso UltraSim Simulator User Guide </span> </em></li></ul>
<p>For example, the statement</p>

<p><code> ic top.n7=0 top.OpAmp1.comp=5 top.L1:t1=1.0u v(top.n1)=1.5 </code></p>

<p>specifies that</p>
<ul><li>Node<code> n7 </code>has an initial value of 0 V,</li></ul><ul><li>Node<code> comp </code>in subcircuit<code> OpAmp1 </code>has an initial value of 5 V,</li></ul><ul><li>The current through the first terminal of<code> L1 </code>has an initial value of 1 uA, and</li></ul><ul><li>Node<code> n1 </code>has an initial value of 0.5 V.</li></ul><div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p><span style="color: rgb(0,0,0);">&#160;</span> <span style="white-space: normal;">All three solvers (Spectre, UltraSim, and APS) support</span> <code style="white-space: normal;"><em>node</em></code><em><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"><strong>=</strong></span></em><code style="white-space: normal;"><em>value</em></code> <span style="white-space: normal;">syntax as well as</span> <code style="white-space: normal;">&#160;v(</code><em><code style="white-space: normal;">node</code></em><code style="white-space: normal;">)=</code> <code style="white-space: normal;"><em>value</em></code> <span style="white-space: normal;">syntax.</span></p>
</div>
</div>
<h2 id="SpecifyingControlsfortheAnalogSolvers-AlteraCircuit,Component,orNetlistParameter(alter)">Alter a Circuit, Component, or Netlist Parameter (alter)</h2>

<p>The <code>alter</code> statement changes the value of any modifiable component or netlist parameter for any analyses that follow. The parameter to be altered can be circuit temperature, a device instance parameter, a device model parameter, a netlist parameter, or a subcircuit parameter for a particular subcircuit instance.</p>

<p><code>Name alter parameter=value ...</code></p>

<p>For more information, see &quot;Alter a Circuit, Component, or Netlist Parameter (alter)&quot; in the &quot;Analysis Statements&quot; chapter of<span style="color: rgb(0,0,0);"><em>&#160;Spectre Circuit Simulator Reference</em>.</span></p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-AlterGroup(altergroup)">Alter Group (altergroup)</h2>

<p>The <code>altergroup</code> statement changes the values of any modifiable model, instance or netlist parameter for any analyses that follow. Within an alter group, you can specify model statements, instance statements, parameter statements and options statements (only supports temp, tnom, and scale). These statements should be bound within braces. The opening brace is required at the end of the line defining the altergroup. Altergroups cannot be specified within subcircuits. The <code>analyses</code>, <code>export</code>, <code>paramset</code>, <code>save</code>, and <code>sens</code>&#160;statements are not allowed within altergroups.</p>

<p><code>Name altergroup parameter=value ...</code></p>

<p>For more information, see &quot;Alter Group (altergroup)&quot; in the &quot;Analysis Statements&quot; chapter of<span style="color: rgb(0,0,0);"><em>&#160;Spectre Circuit Simulator Reference</em>.</span></p>

<p><br /></p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-InitialGuess(nodeset)nodeset1054158">Initial Guess (nodeset)<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-nodeset"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1054158"></span></h2>

<p>The <code>nodeset</code> statement supplies estimates of solutions that aid convergence or bias the simulation toward a given solution. You can use nodesets for all DC and initial transient analysis solutions. If you have more than one<code> nodeset </code>statement in the input, the simulator collects the information.</p>
<div>
<p><br /></p>
<div class="confluence-information-macro confluence-information-macro-information"><span class="aui-icon aui-icon-small aui-iconfont-info confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>For AMS simulation, you must always include the top cell name in the <code>node</code> specification.</p>
</div>
</div>

<p><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"> <strong>nodeset</strong> </span> <em> <code style="color: rgb(0,0,0);"> node</code> <span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"> <strong>=</strong> </span> <code style="color: rgb(0,0,0);">value </code> </em> <span style="color: rgb(0,0,0);">{</span> <em> <code style="color: rgb(0,0,0);"> node</code> <span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;"> <strong>=</strong> </span> <code style="color: rgb(0,0,0);">value </code> </em> <span style="color: rgb(0,0,0);">}</span></p>
</div>

<p>For more information, see &quot;Node Sets (nodeset)&quot;, in the &quot;Spectre Syntax&quot; chapter of<em> <span style="color: rgb(0,0,0);"> Spectre Circuit Simulator Reference </span> </em>manual.</p>

<p>Each<code> node </code>is a signal. Each signal is a value associated with a topological node of the circuit or with some other unknown that is solved by the simulator. For example, the unknown value might be the current through an inductor or the voltage of the internal node in a diode.</p>

<p>For example, the statement</p>

<p><code> nodeset top.n1=0 top.out=1 top.OpAmp1.comp=5 top.L1:t1=1.0u </code></p>

<p>specifies that</p>
<ul><li>Node<code> n1 </code>should be about 0 V,</li></ul><ul><li>Node o<code> ut </code>should be about 1 V,</li></ul><ul><li>Node<code> comp </code>in subcircuit<code> OpAmp1 </code>should be about 5 V, and</li></ul><ul><li>The current through the first terminal of<code> L1 </code>should be about 1u A.</li></ul><h2 id="SpecifyingControlsfortheAnalogSolvers-DeviceCheckingandViolationsDisplay">Device Checking and Violations Display</h2>

<p>In the AMS Designer simulator, the device checking feature works exactly the way it works in Spectre. You can use<code> assert </code>statements in your netlist to set custom characterization checks that specify the safe operating conditions for your circuit. The<code> assert </code>statements are supported for transient, AC, and DC analyses.</p>

<p>The violation data generated by the<code> assert </code>statements and the associated<code> checklimit </code>analysis is reported at the command line and is also displayed in an analog design environment (<a href="Glossary.html#Glossary-1033531">ADE</a>)<a href="Glossary.html#Glossary-1034594"> GUI</a>.</p>

<p>For more information, refer to &quot;The assert Statement&quot; section in the &quot;Control Statements&quot; chapter of <span style="color: rgb(0,0,0);"> <em>Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide</em>.</span></p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-DisplayingandSavingInformation(info)info1060003">Displaying and Saving Information (info)<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-info"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1060003"></span></h2>

<p>The<code> info </code>statement outputs several kinds of information about circuits and components. You can use various filters to specify what information is output. You can create a listing of model, instance, temperature-dependent, input, output, and operating-point parameters. You can generate a summary of the minimum and maximum parameter values, and you can request that the simulator provide a node-to-terminal map or a terminal-to-node map.</p>

<p>When the<code> info </code>statement precedes the transient analysis statement, the simulator performs the<code> info </code>analysis at time zero before the transient analysis begins. (See also &quot;<a href="#SpecifyingControlsfortheAnalogSolvers-1056475">Mixed-Signal DC Initialization</a>&quot;) When the <code>info </code>statement follows the transient analysis statement, the simulator performs the<code> info </code>analysis after the transient analysis finishes.</p>

<p><code>
    <em> name&#160;</em> <strong>info&#160;</strong> <em>parameter=value&#160;</em> { <em>parameter=value</em> }</code></p>

<p>For<code> parameter</code>, you can substitute<code> what</code>,<code> where</code>,<code> file</code>,<code> extremes</code>,<code> save</code>,<code> title</code>, and<code> writedc </code>as described in the following sections.</p>
<h3 id="SpecifyingControlsfortheAnalogSolvers-what">what</h3>

<p>The <code>what</code>&#160;parameter of the<code> info </code>statement specifies what parameters are to be output. The values that you can use with the<code> what </code>parameter are listed in the following table. Unless specifically noted in the Action column, these parameters are supported only by the Spectre and APS solvers.</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="136">
<p>Settings</p>
</th><th class="confluenceTh" valign="middle" width="512">
<p>Action</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code>all </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Outputs a list of input and output parameter values.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>input </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Outputs information about inputs. Also supported by the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>inst </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Outputs information about instances. Also supported by the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>models </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Outputs information about models. (This setting is effective only for Verilog<span style="color: rgb(0,0,0);"> <sup>&#174;</sup> </span>-AMS.) Also supported by the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>nodes </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Outputs a terminal-to-node map.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>none </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Does not print any parameters.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>oppoint </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Outputs device parameter information about DC operating points. This is the default. Also supported by the UltraSim solver.</p>

<p>To request node voltage output during an operating point analysis, specify the<code> info writedc </code>parameter.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>output </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Outputs information about outputs. (This setting is effective only for Verilog-AMS.) Also supported by the UltraSim solver.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>parameters </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Outputs netlist parameter values such as<code> temp </code>and<code> tnom.</code> (This setting is effective only for Verilog-AMS.)</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>subckts </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Outputs subcircuit parameters.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>terminals </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Outputs a node-to-terminal map.</p>
</td>
</tr>
</tbody></table></div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-where">where</h3>

<p>The<code> where </code>parameter of the<code> info </code>statement specifies a destination for the information you want the simulator to output. You can specify the following<code> where </code>parameter settings whether you are using the AMS Designer simulator with the Spectre solver, the APS solver, or the UltraSim solver:</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="136">
<p>Settings</p>
</th><th class="confluenceTh" valign="middle" width="512">
<p>Action</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code>file </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Sends the output to a file that you create. If you use this setting, use the<code> file </code>parameter to specify the output file.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>logfile </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Sends the parameters to the simulator log file. This is the default.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>nowhere </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Produces no output.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>rawfile </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Sends the output to rawfile in the format specified by the<code> options </code>statement<code> rawfmt </code>parameter. The rawfile is<code> .raw/</code><em><code>myinfo</code></em><code>.info </code>where<em> <code> myinfo</code> </em>is the name of the<code> info </code>statement.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>screen </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Displays the output on a screen.</p>
</td>
</tr>
</tbody></table></div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-file">file</h3>

<p>The<code> file </code>parameter of the<code> info </code>statement specifies where the values of the<code> info </code>analysis are saved when the<code> where </code>parameter of the<code> info </code>statement is set to<code> file.</code> The<code> file </code>parameter is supported only by the Spectre solver and the APS solver.</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="136">
<p>Settings</p>
</th><th class="confluenceTh" valign="middle" width="512">
<p>Action</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p>&quot;<code>filename</code>&quot;</p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies a file to receive the output requested by the<code> info </code>statement. This is the file that is used when you specify the<code> where=file </code>parameter and setting. The default value is</p>

<p><code><em>scs</em>.info.<em>what_setting</em></code></p>

<p>where<em> <code> scs </code> </em>is the basename of the analog simulation control file that specifies the command, and<em> <code> what_setting </code> </em>is the active value for the<code> info -what </code>parameter.</p>
</td>
</tr>
</tbody></table></div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-extremes">extremes</h3>

<p>The<code> extremes </code>parameter of the<code> info </code>statement generates a summary of maximum and minimum parameter values. The<code> extremes </code>parameter is supported only by the Spectre solver and the APS solver.</p>

<p>The values that you can use with the<code> extremes </code>parameter are listed in the following table.</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="136">
<p>Settings</p>
</th><th class="confluenceTh" valign="middle" width="512">
<p>Action</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code>no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Does not generate a summary of minimum and maximum parameter values.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>only </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Generates a summary of only minimum and maximum values.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>yes </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Generates a summary of minimum and maximum values, including information on the other values that contribute to the extreme values. This is the default.</p>
</td>
</tr>
</tbody></table></div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-save">save</h3>

<p>The<code> save </code>parameter of the<code> info </code>statement specifies signals to save during a transient or AC analysis, or during a DC analysis specified by an<code> info writedc </code>statement. The<code> save </code>parameter is supported only by the Spectre solver and the APS solver.</p>

<p>You values that you can use with the<code> save </code>parameter are listed in the following table.</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="136">
<p>Settings</p>
</th><th class="confluenceTh" valign="middle" width="512">
<p>Action</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code>all </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Saves all signals.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>selected </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Saves only signals specified with<code> save </code>statements.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><span style="color: rgb(0,0,0);">none </span></p>
</td>
<td class="confluenceTd" valign="top">
<p>Saves all signals.</p>
</td>
</tr>
</tbody></table></div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-title">title</h3>

<p>The<code> title </code>parameter of the<code> info </code>statement specifies a name for the analysis. The<code> title </code>parameter is supported only by the Spectre solver and the APS solver.</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="136">
<p>Settings</p>
</th><th class="confluenceTh" valign="middle" width="512">
<p>Action</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p>&quot;<code>title</code>&quot;</p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies a subheading for the analysis. The subheading appears at the top of the analysis output, just below the name of the analysis.</p>
</td>
</tr>
</tbody></table></div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-writedc">writedc</h3>

<p>The<code> writedc </code>parameter of the<code> info </code>statement outputs the DC node voltages in<a href="Glossary.html#Glossary-1034400"> PSF </a>format. The<code> writedc </code>parameter is supported only by the Spectre solver and the APS solver.</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="136">
<p>Settings</p>
</th><th class="confluenceTh" valign="middle" width="512">
<p>Action</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p>&quot;<code>filename</code>&quot;</p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the basename for a file into which the DC node voltage values are written in PSF format. The generated file has the name<em> <code> filename</code></em><code>.dc.</code></p>
</td>
</tr>
</tbody></table></div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-Examples.1">Examples</h3>

<p>You run a simulation that uses an analog simulation control file called<code> sch.scs </code>with the following contents.</p>

<p><code> simulator lang=spectre</code><br /><code>
  PrintInputParams info what=input where=file</code><br /><code>tran1 tran stop=14us errpreset=moderate maxiters=10 cmin=10f</code><br /><code>&#160;&#160;&#160;&#160;infoname=PrintOppoint infotimes=[50n 150n]</code><br /><code>PrintNodesParams info what=nodes where=file file=&quot;./nodes.txt&quot;</code><br /><code> &#160;&#160;&#160;&#160;title= &quot;Nodes and Values&quot;</code><br /><code>PrintOppoint info what=oppoint where=file file=&quot;./oppoint.txt&quot;</code></p>

<p>This example illustrates some of the combinations that you can specify.</p>
<ul><li>The<code> PrintInputParams </code>analysis is specified before the transient analysis so the<code> what=input </code>values are determined prior to the start of the transient analysis. The information is to be written to a default file, which, in this case, has the name<code> sch.info.input</code>, because the analog simulation control file is called<code> sch.scs </code>and the<code> what </code>parameter has the value<code> input.</code></li></ul><ul><li>The<code> infotimes </code>parameter on the<code> tran1 </code>statement specifies that the analysis specified by the<code> infoname </code>parameter (<code> PrintOppoint </code>) is to run twice during the transient analysis, at 50 nanoseconds and 150 nanoseconds. The<code> PrintOppoint </code>analysis is specified by the last line in the analog simulation control file.</li></ul><ul><li>The<code> PrintNodesParams </code>information is to be written to the file specified by the<code> file=&quot;./nodes.txt&quot; </code>value. The listing is to have the subheading<code> Nodes and Values </code>so that the result looks like this:<br /> <code> ***************************************<br />Terminal to Node Map `PrintNodesParams&#39;<br />***************************************<br />Nodes and Values&#160;</code> <br /> <br />The<code> PrintNodesParams </code>information is determined after the transient analysis ends because the<code> PrintNodesParams </code>analysis is specified after the transient analysis is specified.</li></ul><h2 id="SpecifyingControlsfortheAnalogSolvers-SpecifyingSignalstoSave(save)saveStatement1037696">Specifying Signals to Save (save)<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-saveStatement"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1037696"></span></h2>

<p>The<code> save </code>statement specifies nodes or signals whose values are to be saved in the output file. This statement supports saving only the voltage of only analog signals.</p>

<p><code>  save&#160;    <em>signal&#160;</em>  { <em>signal</em> }</code></p>

<p>The<em> <code> signal</code>&#160;</em>that you specify must be the complete hierarchical name.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>Be careful when you specify a signal name that contains language-specific special characters. The name you use on the save statement must be legal in the Spectre language and must map to a name that is legal in the Verilog-AMS language.</p>
</div>
</div>

<p>The format for the saved signal waveform is determined by the<code> options rawfmt </code>parameter. The location of the database for the saved signal waveform is determined by the<code> options rawfile </code>parameter.</p>

<p>For example, the following statement specifies that the AMS Designer simulator is to save the signal<code> sig </code>found inside the hierarchy specified by<code> top.i1.</code></p>

<p><code> save top.i1.sig </code></p>

<p>The next example illustrates a name mapping complication.</p>

<p><code> save cds_globals.\\GND!\ &#160;&#160;// There is a space after the last backslash. </code></p>

<p>The `<code>cds_globals.\\GND!\ </code>&#39; name, when mapped to Verilog-AMS, produces `<code> cds_globals.\GND! </code>&#39;, which is in the required format.</p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-SpecifyingSignalstoPrint(print)printStatementprintStatementprintStatement1064639">Specifying Signals to Print (print)<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-printStatement"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-printStatement"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-printStatement"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1064639"></span></h2>

<p>For the AMS Designer simulator using the Spectre solver with the Simulation Front End (SFE) parser, you can use the Spectre language<code> print </code>statement to print signal and instance data to an output file for AC and transient analyses. For detailed information about the<code> print </code>statement, see &quot;Print Statement&quot; in the &quot;Spectre Netlists&quot; chapter of the<span style="color: rgb(0,0,0);"> Spectre Circuit Simulator and Accelerated Parallel Simulator User Guide.</span></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The output directories created by commands<code>&#160;-xmlibdirname</code>,<code>&#160;-xmlibdirpath</code>,<code>&#160;+amsrawdir</code>, and<code>&#160;-outdir&#160;</code>specified using the solver arguments are redirected to user-specified directories instead of the default directories.</p>
</div>
</div>
<h2 id="SpecifyingControlsfortheAnalogSolvers-UltraSimSolverControlStatementsUltraSimControlStatements1064646">UltraSim Solver Control Statements<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-UltraSimControlStatements"></span>&#160;<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1064646"></span></h2>

<p>The UltraSim solver control statements help specify the behavior of the UltraSim solver.</p>

<p><code><strong> *ultrasim</strong>:&#160;   <em>keyword&#160;</em> { <em>option</em> } { <em>scope</em> }</code></p>

<p>The asterisk causes the Spectre solver and the APS solver to ignore these statements, making it possible to use the same analog simulation control file for all three solvers. You must put a space between the colon and the initial dot (<code>.</code>) of the<code> keyword.</code></p>

<p>The following keywords are among those you can use in UltraSim solver control statements. For additional keywords and syntax information, see the cross-references in the following table.</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped relative-table confluenceTable" style="width: 59.2247%;"><colgroup><col style="width: 31.5534%;" /><col style="width: 42.5243%;" /><col style="width: 25.9223%;" /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="128">
<p>Keyword</p>
</th><th class="confluenceTh" valign="middle" width="330">
<p>Definition</p>
</th><th class="confluenceTh" valign="middle" width="192">
<p>Cross-Reference(s)</p>
</th></tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code><span style="color: rgb(0,0,0);">.appendmodel </span> </code><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-appendmodel"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1064671"></span> <span style="color: rgb(0,0,0);">&#160;</span></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Includes a MOSFET model card in a FLASH core cell model.</p>
</td>
<td class="confluenceTd" valign="top">
<p><em> <span style="color: rgb(0,0,0);">Virtuoso UltraSim Simulator User Guide</span> </em>: &quot;Flash Core Cell Models&quot;</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>.dcheck</code><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-dcheck"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1064690"></span></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Allows you to monitor metal oxide semiconductor (MOS) voltages during a simulation run and generates a report if the voltages exceed the specified upper or lower bounds, or meet the specified conditions.</p>
</td>
<td class="confluenceTd" valign="top">
<p><em> <span style="color: rgb(0,0,0);">Virtuoso UltraSim Simulator User Guide</span> </em>: &quot;MOS Voltage Check&quot; in &quot;Virtuoso UltraSim Advanced Analysis&quot;</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>.pcheck </code> <code> title </code> <code> zstate...</code> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-pcheck"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-pcheck"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1064697"></span></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies a high-impedance node check.</p>

<p><strong>Note</strong>: <span>The AMS Designer simulator considers the analog port of interface elements to have a low-impedance path to ground, internally.</span></p>
</td>
<td class="confluenceTd" valign="top">
<p><em> <span style="color: rgb(0,0,0);">Virtuoso UltraSim Simulator User Guide</span> </em>: &quot;High Impedance Node Check&quot; in &quot;Virtuoso UltraSim Advanced Analysis&quot;</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>.probe </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Sets up probes on nodes, ports, or elements for a specified output quantity.</p>
</td>
<td class="confluenceTd" valign="top">
<p><a href="#SpecifyingControlsfortheAnalogSolvers-1046232">&quot;Details about the .probe Statement&quot;</a></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>.usim_nact</code> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-usim_nact"></span> <code> </code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Sets up a node activity analysis on the nodes in a circuit.</p>
</td>
<td class="confluenceTd" valign="top">
<p><em> <span style="color: rgb(0,0,0);">Virtuoso UltraSim Simulator User Guide</span> </em>: &quot;Virtuoso UltraSim Advanced Analysis&quot;</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>.usim_opt</code><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-usim_opt"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1064741"></span> <code> </code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Allows you to set various options for the UltraSim solver.</p>

<p><strong>Note</strong>: The software automatically adds the following options just prior to running the simulation:</p>

<p><code>.usim_opt del_allnode_inst=no<br />.usim_opt wf_output_format=verilog<br />.usim_opt wf_param_hier=1<br />.usim_opt addflowsuffix=yes </code></p>
</td>
<td class="confluenceTd" valign="top">
<p><a href="#SpecifyingControlsfortheAnalogSolvers-1050177">&quot;Details about the .usim_opt Options the Software Adds Automatically&quot; </a></p>

<p>See also the<em> <span style="color: rgb(0,0,0);"> Virtuoso UltraSim Simulator User Guide</span> </em>: &quot;Setting Virtuoso UltraSim Simulator Options&quot;</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>.usim_pa</code> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-usim_pa"></span> <code> </code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Sets up a power analysis on specified subcircuits.</p>
</td>
<td class="confluenceTd" rowspan="4" valign="top">
<p><em> <span style="color: rgb(0,0,0);">Virtuoso UltraSim Simulator User Guide</span> </em>: &quot;Virtuoso UltraSim Advanced Analysis&quot;</p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code><span>.usim_report node</span></code><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-usim_report_node"></span><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1064763"></span></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Reports nodes with an element connection larger than a threshold value you specify.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><span><code>.usim_report partition</code><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-usim_report_partition"></span><span>&#160;</span><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1064777"></span><span>&#160;</span></span></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Reports partition information for the 10 largest partitions.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-usim_ta"></span> <code>.usim_ta </code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Reports setup timing errors on specified nodes with respect to a reference node.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top"><div class="content-wrapper">
<p><code>.usim_vr<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-usim_vr"></span><span>&#160;</span><span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1064799"></span></code></p>
</div>
</td>
<td class="confluenceTd" valign="top">
<p>Sets up a voltage regulator simulation.</p>
</td>
<td class="confluenceTd" valign="top">
<p><em> <span style="color: rgb(0,0,0);">Virtuoso UltraSim Simulator User Guide</span> </em>: &quot;Voltage Regulator Simulation&quot;</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>.vcd</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Enables the UltraSim solver to use a Verilog value change dump (<a href="Glossary.html#Glossary-1032273">VCD</a>) file.</p>
</td>
<td class="confluenceTd" valign="top">
<p><em> <span style="color: rgb(0,0,0);">Virtuoso UltraSim Simulator User Guide</span> </em>: &quot;Processing the Value Change Dump File&quot;</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>.vec</code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Enables the UltraSim solver to process digital vector files.</p>
</td>
<td class="confluenceTd" valign="top">
<p><em> <span style="color: rgb(0,0,0);">Virtuoso UltraSim Simulator User Guide</span> </em>: &quot;Digital Vector File Format&quot;</p>
</td>
</tr>
</tbody></table></div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-Detailsaboutthe.probeStatementprobe_statementdetails.probe1046232">Details about the .probe Statement<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-probe_statement"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-details.probe"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1046232"></span></h3>

<p>See the following topics for details about the UltraSim<code> .probe </code>statement:</p>
<ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1054394"> Syntax for .probe Statement </a></li></ul><ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1046312"> Description of domain Switch Values </a></li></ul><ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1062204"> Description for .probe Statement </a></li></ul><ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1054473"> Examples for .probe Statement </a></li></ul><h4 id="SpecifyingControlsfortheAnalogSolvers-Syntaxfor.probeStatementUltraSim_probe_syntax1054394">Syntax for .probe Statement<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-UltraSim_probe_syntax"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1054394"></span></h4>

<p>probe_statement::=<br /> <code>&#160;&#160;&#160;<strong>.probe&#160;</strong> <strong>tran</strong> [<strong>include_rc</strong>] {[ output_name = ]output_var} [<strong>depth&#160;</strong>= value]</code> <br /> <code> &#160;&#160;&#160;[<strong>subckt</strong> = <em>name</em> ] &#160;&#160;&#160;&#160;[<strong>exclude&#160;</strong>= <em>pn1</em>,&#160;<em>pn2</em>] [<strong>preserve</strong> =none|all|port]</code> <br /> <code> &#160;&#160;&#160;[<strong>domain</strong> = analog|digital|mixed] [<strong>vcd</strong> = yes|no]</code></p>

<p><code>output_var ::=&#160;</code> <br /> <code>&#160; &#160; &#160; &#160; <strong>v</strong>( node_name )</code> <br /> <code> &#160;&#160;&#160;&#160;|&#160;&#160;&#160;<strong>i</strong>( element_name )</code> <br /> <code> &#160;&#160;&#160;&#160;|&#160;&#160;&#160;<strong>x</strong>( instance_port_name )</code> <br /> <code> &#160;&#160;&#160;&#160;|&#160;&#160;&#160;<strong>x0</strong>( instance_port_name )</code> <br /> <code>&#160; &#160; |&#160;&#160;&#160;<strong>par</strong>(` expression &#39;)</code> <br /> <code>&#160; &#160; |&#160;&#160;&#160;<strong>v</strong>( node1,&#160; node2 )</code></p>
<p align="left"><br /></p>
<div class="table-wrap"><table bgcolor="#FFFFFF" cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 647.0px;"><colgroup><col /><col /></colgroup><tbody><tr><th class="confluenceTh" valign="middle" width="239">
<p>.probe Option</p>
</th><th class="confluenceTh" valign="middle" width="407">
<p>Description</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><code>tran </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>The only supported analysis type: transient.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>include_rc </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Used with the<code> .probe v(*) </code>statement, which has a wildcard to match multiple nodes in a subcircuit.<code> include_rc </code>causes<code> V(*) </code>to match all nodes, including internal RC nodes. By default, internal nodes that are only connected to RC are not covered by<code> V(*).</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>v</code><code>(<em>node_name</em>) </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Probes the<code> node_name </code>voltage. The<code> node_name </code>can be hierarchical, and can contain question marks and wildcards. For example:</p>

<p><code>v(x?1.*.n*) </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>i</code><code>(<em>element_name</em>) </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Prints the branch current output through the element<code> element_name.</code> The<code> element_name </code>can be hierarchical, and can contain question marks and wildcards. For example:</p>

<p><code>i(x?1.*.n*) </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>x</code><code>(<em>instance_port_name</em>) </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Returns the current flowing into the subcircuit port, including all lower hierarchical subcircuit ports. It can be used to probe power and ground ports of an instance, even if the ports are defined as a global node, and do not appear in the subcircuit port list. The<code> instance_port_name </code>can be hierarchical, and can contain question marks and wildcards. For example:</p>

<p><code> x(x?1.*.n*.vdd) </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>x0</code><code>(<em>instance_port_name</em>) </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Returns the current flowing into the subcircuit port, excluding all other lower hierarchical subcircuit ports. It can be used to probe power and ground ports of an instance, even if the ports are defined as a global node, and do not appear in the subcircuit port list. The<code> instance_port_name </code>can be hierarchical, and can contain question marks and wildcards. For example:</p>

<p><code> x(x?1.*.n*.vdd) </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>vol</code><code> = </code><code>v(<em>node1</em></code>,<code> <em>node2</em>) </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Probes the voltage difference between<code> node1 </code>and<code> node2</code>, and assigns the result to the variable<span style="color: rgb(0,0,0);"> vol.</span></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>expr</code><code> = par(`</code> <code>expression</code> <code>&#39;) </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Probes the expression of simple output variables and assigns the result to<code> expr.</code> The expression can contain variables in the above two formats, as well as all the mathematical operators, and built-in or user-defined functions. An expression can also contain the names of other expressions.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>depth =</code><code> value </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the effective depth in the circuit hierarchy for the wildcard name. If it is set to<code> 1</code>, only the nodes at the current level are applied (default value is infinity).</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>subckt = </code><code>name </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the subcircuit to which this statement applies. By default, it applies to the top level. If the statement is already in a subcircuit definition, this parameter is ignored. Setting this parameter is equivalent to defining the statement within a subcircuit declaration.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>exclude </code>=<em> <code> pn1</code> </em>,<em> <code> pn2 </code> </em></p>
</td>
<td class="confluenceTd" valign="top">
<p>Specifies the output variables to be excluded from the probe. Names can be node or element names, and can contain wildcards.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>preserve=none|all|port </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Defines the content of nodes probed with wildcard probing.<code> none </code>probes all nodes and ports connected to active devices (default). Nodes connected only to passive elements are not probed.<code> all </code>probes all nodes, including nodes connected to passive elements, and probes all ports.<code> port </code>only probes ports in subcircuits.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>domain=analog|digital|mixed </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Controls which signals (digital, analog, or both) would the<code> .probe </code>command select for probing. The default value is<code> analog.</code></p>

<p>For more information about the behavior of different values of the<code> domain </code>switch, see <a href="#SpecifyingControlsfortheAnalogSolvers-1046312">Description of domain Switch Values</a>.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code>vcd=yes|no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>Enables you to choose<code> vcd </code>format for saving digital signals. This is especially useful if you do not use the Cadence waveform viewer and therefore cannot read the<a href="Glossary.html#Glossary-1034354"> SST2</a> format. The default value is<code> no.</code></p>

<p>This option will have no effect when<code> domain </code>is set to<code> analog.</code></p>

<p><strong>Note</strong>: <span>The </span><code>vcd=yes</code><span> option can be used with </span><code>.probe</code><span> only for the UltraSim solver. The Spectre and APS solvers do not support this option.</span></p>
</td>
</tr>
</tbody></table></div>
<h4 id="SpecifyingControlsfortheAnalogSolvers-DescriptionofdomainSwitchValues1046312">Description of domain Switch Values<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1046312"></span></h4>

<p>The following table describes the behavior of different values of the<code> domain </code>switch.</p>
<p align="left"><br /></p>
<div class="table-wrap"><table bgcolor="#FFFFFF" cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 647.0px;"><tbody><tr><th class="confluenceTh" valign="middle" width="125">
<p>domain Value</p>
</th><th class="confluenceTh" valign="middle" width="245">
<p>Which Signals are Saved</p>
</th><th class="confluenceTh" valign="middle" width="276">
<p>Database and Format</p>
</th></tr>
<tr><td class="confluenceTd" valign="top">
<p><span style="color: rgb(0,0,0);">analog </span></p>
</td>
<td class="confluenceTd" valign="top">
<p>Only analog signals are probed and saved.</p>
</td>
<td class="confluenceTd" valign="top">
<p>Analog signals are saved into the database format that is selected by the<code> rawfmt </code>option. If<code> rawfmt </code>is not specified, the default database format that is used is SST2 for AMSU and psfbin or SST2 for AMSS. The database to save the signals is selected from the analog control file (<code>[analog-control-file].raw </code>by default, or as specified by the<code> +amsrawdir </code>option).</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><span style="color: rgb(0,0,0);">mixed </span></p>
</td>
<td class="confluenceTd" valign="top">
<p>Probes both analog and digital signals.</p>

<p>If a signal belongs to a discrete domain, or to a scope that may contain further objects or scopes in discrete domains, this option will internally create a Tcl probe command for such objects or scopes with the<code> -domain </code>Tcl<code> probe </code>option set to<code> digital.</code></p>

<p>In case of digital signals, any function (such as<code> v </code>and<code> i</code>) applied on the signal is ignored.</p>
</td>
<td class="confluenceTd" valign="top">
<p>For analog signals, database and format would follow the same behavior as described for the<code> domain=analog </code>setting.</p>

<p>The digital signals are saved in SST2 format in the <a href="Glossary.html#Glossary-1034342">SHM</a> database if the<code> vcd </code>option is not specified or if<code> vcd </code>is set to<code> no.</code> In case the SHM database is not already created, a default SHM database is created with the existing naming convention for default database.</p>

<p>If the<code> vcd </code>option is set to<code> yes</code>, the digital signals are probed into a<code> vcd </code>database.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><span style="color: rgb(0,0,0);">digital </span></p>
</td>
<td class="confluenceTd" valign="top">
<p>Only digital signals are saved.</p>

<p>Signals are specified using either an explicit hierarchical name or a scope. If they are specified by scope, all digital objects under that scope would be considered for probing.</p>

<p>Any function (such as<code> v </code>and<code> i</code>) applied on the signal is ignored.</p>
</td>
<td class="confluenceTd" valign="top">
<p>For digital signals, database and format would follow the same behavior as described for the<code> domain=mixed </code>setting.</p>
</td>
</tr>
</tbody></table></div>
<h4 id="SpecifyingControlsfortheAnalogSolvers-Descriptionfor.probeStatementUltraSim_probe_description1062204">Description for .probe Statement<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-UltraSim_probe_description"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1062204"></span></h4>

<p>Sets up probes on nodes, ports, or elements for a specified output quantity. This statement can contain hierarchical names and wildcards for nodes, ports, or elements, and you can embed it within the scope of a subcircuit.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>When you use the AMS Designer environment, you will typically use Tcl commands instead of the <code>.probe</code> statement to set probes.</p>
</div>
</div>

<p>The following guidelines apply when you use the<code> .probe </code>statement and the UltraSim solver:</p>
<ul><li>The UltraSim solver uses capabilities, such as reduction, that effectively remove nodes from the design. You cannot probe such nodes and the solver issues a warning message if you try. Unfortunately, you cannot predict what nodes the software will remove.</li></ul><ul><li>The UltraSim solver ignores nodes that are not part of the simulated circuit; any probes you create for these nodes will not have waveforms associated with them.</li></ul><ul><li>The UltraSim solver creates a hierarchy of artificial component names down to the highest-level objects that it simulates. Error messages and wildcard probes sometimes return these artificial component names.</li></ul><ul><li>The UltraSim solver creates artificial names for ports in the partitions of a design that are not simulated by the UltraSim solver. Error messages and wildcard probes sometimes return these artificial names.</li></ul><ul><li>The UltraSim solver handles the names of all subcircuits, instances, and nodes referred to within a SPICE language module as lowercase names. This means that to probe such objects, you must use lowercase names even if the names in the SPICE module use uppercase or mixed-case names.<br />For example, you have a design that has a top-level Spectre module called<code> top </code>that instantiates a SPICE module instance called<code> spiceB1</code>, which, in turn, instantiates a Spectre module instance called<code> X2.</code> To probe into<code> X2</code>, you use a statement like<code> <br />*ultrasim: .probe v(top.spiceB1.x2.A) <br />
    </code>You specify the Spectre module instance using lowercase<code> x2 </code>because this instance occurs in a SPICE module (<code>spiceB1</code>). You probe signal<code> A </code>using its original uppercase name because it occurs in a Spectre instance (<code>X2</code>), not in a SPICE instance.</li></ul><ul><li>When probing current flow for a SPICE primitive instance,</li></ul><ul><ul><li>The UltraSim solver probes the current for the first two ports only.</li></ul></ul><ul><ul><li>You cannot probe flow after starting the simulation, such as:<code> <br />tcl&gt; run -sync<br />tcl&gt; probe -flow...<br /></code>Instead, you must create the flow probe prior to running the simulation.</li></ul></ul><ul><ul><li>The<code> probe </code>command generates different signal names when you use the UltraSim solver than when you use the Spectre solver (with the&#160;<a href="Elaborating.html#Elaborating-1039791">simulation front end parser</a>). For example, consider the following design hierarchy:</li></ul></ul><div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;top
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;A1
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|
&#160;&#160;+------------------------------------------------------------------+
&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|
resistor&#160;&#160;&#160;myva&#160;&#160;&#160;mybsim3v3&#160;&#160;&#160;resistor_wrp&#160;&#160;&#160;vares&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;iprobe&#160;&#160;&#160;iprobe
&#160;&#160;R2&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;X3&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;M3&#160;&#160;&#160;&#160;&#160;&#160;&#160;inline_res&#160;&#160;&#160;&#160;&#160;vares_inst&#160;&#160;&#160;I2_1&#160;&#160;&#160;&#160;&#160;I2_2&#160;
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|
&#160;&#160;+-------------------+&#160; &#160; &#160; inline subckt&#160;&#160;&#160;&#160;module vares(vp, vn);
&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|
iprobe&#160;&#160;&#160;&#160;mysub&#160;&#160;&#160;&#160;&#160;iprobeIsub_pos&#160;&#160;&#160;Rsub&#160;&#160;&#160;&#160;&#160;&#160;Iub_pos
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;|
&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;spice subckt</pre>
</div>
</div>
<p style="margin-left: 60.0px;"><span style="color: rgb(0,0,0);">Here are the signal names for each solver:</span></p>
<div class="table-wrap"><table bgcolor="#FFFFFF" border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 509.0px;margin-left: 60.0px;"><colgroup><col /><col /></colgroup><tbody style="margin-left: 30.0px;"><tr style="margin-left: 30.0px;"><th class="confluenceTh" style="margin-left: 30.0px;" valign="middle" width="288"><p style="margin-left: 30.0px;">AMS-UltraSim</p>
</th><th class="confluenceTh" style="margin-left: 30.0px;" valign="middle" width="221"><p style="margin-left: 30.0px;">AMS-Spectre (SFE)</p>
</th></tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.s1_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.s1_$flow </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.s2_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.s2_$flow </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.a1_$flow </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.a2_$flow </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.M1.d_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.M1.b </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.M1.g_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.M1.g </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;">(no probe)</p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.M1.s </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.M1.b_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.M1.b </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.R2.\1_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.R2.\1 </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.R2.\2_$flow </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.I2_1.n_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.I2_1.in </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.I2_1.out_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.I2_1.out </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.I2_2.n_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.I2_2.in </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.I2_2.out_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.I2_2.out </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.Rsub.1_$flow </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.Rsub.pos </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.Isub_neg.in_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.Isub_neg.in </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.Isub_neg.out_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.Isub_neg.out </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.Isub_pos.in_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.Isub_pos.in </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.Isub_pos.out_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.Isub_pos.out </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.\X3:1 </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.\X3:2 </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.X3.Rsub.\neg:x0 </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.inline_res.foo1.x0 </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.inline_res.foo2.x0 </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.inline_res.\1_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.inline_res.\1 </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.inline_res.p </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.inline_res.\n:x0 </code></p>
</td>
<td class="confluenceTd" valign="top"><br /></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.vares_inst.vn_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.vares_inst.vn </code></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.vares_inst.vp_$flow </code></p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;"><code>top.A1.vares_inst.vp </code></p>
</td>
</tr>
</tbody></table></div>
<h4 id="SpecifyingControlsfortheAnalogSolvers-Examplesfor.probeStatementUltraSim_probe_examples1054473" style="margin-left: 30.0px;">Examples for .probe Statement<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-UltraSim_probe_examples"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1054473"></span></h4>
<p style="margin-left: 30.0px;"><code> *ultrasim: .probe v(n1) i1(m1) vdiff = v(n2,n3) expr1 = par(`v(n1)+2*v(n2)&#39;) </code></p>
<p style="margin-left: 30.0px;">The above example, probes the voltage at node<code> n1 </code>and the current<code> i1 </code>for element<code> M1.</code> The voltage&#160;difference between nodes<code> n2 </code>and<code> n3 </code>is probed and assigned to<code> vdiff.</code> In addition, an expression of voltages at nodes<code> n1 </code>and<code> n2 </code>is probed and is assigned to<code> expr1.</code></p>
<p style="margin-left: 30.0px;"><code> *ultrasim: .probe tran v(*) i(r1) depth = 2 subckt = VCO </code></p>
<p style="margin-left: 30.0px;">The above example probes the voltages for all the nodes in the subcircuit named<code> VCO </code>and one level below in the circuit hierarchy. Also probes the current of the resistor<code> r1 </code>for all the instances of the subcircuit VCO. The reported names of<code> r1 </code>are appended with the circuit call path from the top level to VCO. This is equivalent to the situation where the statement</p>
<p style="margin-left: 30.0px;"><code> *ultrasim: .probe tran v(*) i(r1) depth = 2 </code></p>
<p style="margin-left: 30.0px;">is written in the subcircuit definition of<code> VCO </code>in the netlist.</p>
<p style="margin-left: 30.0px;"><code> *ultrasim: .probe tran  X(xtop1.block1.in) X0(xtop1.block1.in) </code></p>
<p style="margin-left: 30.0px;">The above example reports currents for a subcircuit<code> block1</code>, which is instantiated in top-level block<code> xtop.</code> The<code> X </code>output variable returns the current into the subcircuit<code> in</code>, including all lower hierarchical subcircuit ports, while the<code> X0 </code>output variable returns only the current into the subcircuit port and excludes all other lower hierarchical subcircuit contributions.</p>
<p style="margin-left: 30.0px;">To probe the subcircuit instance port current, use the following format:</p>
<p style="margin-left: 30.0px;"><code> *ultrasim: .probe tran x0(xtop.x23.xinv.out) </code></p>
<p style="margin-left: 30.0px;">The above example probes the current of port<code> out </code>of instance<code> xtop.x23.xinv</code>, excluding all other lower hierarchical subcircuit ports.</p>
<p style="margin-left: 30.0px;"><code> *ultrasim: .probe tran x(xtop.*) </code></p>
<p style="margin-left: 30.0px;">The above example probes the current of ports for instance<code> xtop </code>and for all instances below it.</p>
<p style="margin-left: 30.0px;"><code> .probe v(top.i1.*) v(top.i2.x?1.*) domain=mixed </code></p>
<p style="margin-left: 30.0px;">In the above example, the analog front-end that is processing the<code> .probe </code>statement will pass to AMS the following information:</p>
<ul><li style="list-style-type: none;background-image: none;"><ul><li>Scope name (<code>top </code>in this case)</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Relative hierarchical name from<code> [scope] </code>up to the point where wildcarding occurs (<code>i1 </code>and<code> i2 </code>in this case)</li></ul></li></ul><p style="margin-left: 30.0px;">Based on this information, AMS will issue the following Tcl command:</p>
<p style="margin-left: 30.0px;"><code> probe -create -shm -database [database] -domain digital [scope].[hier-name] -depth all </code></p>
<p style="margin-left: 30.0px;">where<code> [database] </code>is the name of the database already created with the<code> database -create </code>command. If no database is created, the command will point to the default&#160;<a href="Glossary.html#Glossary-1034342">SHM</a>&#160;database.</p>
<p style="margin-left: 30.0px;">Note that the analog signals selected by the above wildcard rule will continue to be saved normally.</p>
<p style="margin-left: 30.0px;"><code> .probe v(top.i1.i2.d_in) domain=mixed vcd=yes </code></p>
<p style="margin-left: 30.0px;">In the above example, if the<code> .probe </code>statement refers to a hierarchical name and if the name is not visible in the analog-related design, the analog front-end that is processing the<code> .probe </code>statement will send the name back to AMS. AMS will check if the name exists in the digital design database. If the name exists in the digital design database, it will create the following Tcl probe statement with the<code> -vcd </code>flag set.</p>
<p style="margin-left: 30.0px;"><code> probe -create -vcd -database [database] -domain digital [hier-name] -depth all </code></p>
<p style="margin-left: 30.0px;">Note that if<code> domain </code>was not set in the original<code> .probe </code>statement or was set to<code> analog</code>, the analog simulator would ignore the<code> .probe </code>statement because the signal was not found in the analog circuit hierarchy.</p>
<p style="margin-left: 30.0px;">As a more extended example, assume that you have a top-level Verilog-AMS module with the following contents.</p>
<p style="margin-left: 30.0px;"><code> module test(a0,a1,b0,b1,carryin,s0,s1,c2);</code><br /><code>...</code><br /><code>onebit X1 (a0_, b0_, carryin_, s0, c1);</code><br /><code>onebit X2 (a1_, b1_, c1, s1, c2);</code><br /><code>...</code><br /><code>endmodule </code></p>
<p style="margin-left: 30.0px;">The<code> onebit </code>object is a SPICE subcircuit:</p>
<p style="margin-left: 30.0px;"><code> .SUBCKT onebit A B carry-in out carry-out<br />X1 A B D nand<br />X2 A D 8 nand<br />...<br />.ENDS </code></p>
<p style="margin-left: 30.0px;">The<code> onebit </code>object shares a file named<code> add2b.sp </code>with the<code> nand </code>object:</p>
<p style="margin-left: 30.0px;"><code> .SUBCKT nand A B Y<br />MM12 Y A vdd! vdd! PMOS W=16.8u L=0.6u M=1.0<br />MM11 Y B vdd! vdd! PMOS W=8.4u L=0.6u M=1.0<br />...<br />.ENDS </code></p>
<p style="margin-left: 30.0px;">To probe values in the<code> nand </code>you use a command like this:</p>
<p style="margin-left: 30.0px;"><code> *ultrasim: .probe V(test.X1.x1.a) </code></p>
<p style="margin-left: 30.0px;">The first<code> X1 </code>in the probe retains its upper case letters because it occurs in the case-sensitive language of Verilog-AMS. However, the second<code> x1 </code>must be all lower case because that is the name of an instance found within a SPICE object. Similarly, the signal name<code> a </code>becomes lower case because it too appears within a SPICE object.</p>
<h3 id="SpecifyingControlsfortheAnalogSolvers-Detailsaboutthe.usim_optOptionstheSoftwareAddsAutomaticallydetails.usim_opt1050177" style="margin-left: 30.0px;">Details about the .usim_opt Options the Software Adds Automatically<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-details.usim_opt"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1050177"></span></h3>
<p style="margin-left: 30.0px;">When you use the AMS Designer simulator with the UltraSim solver, the software automatically adds the following options (specifically for AMS Designer simulation) just prior to simulating:</p>
<p style="margin-left: 30.0px;"><code> .usim_opt del_allnode_inst=no.usim_opt wf_output_format=verilog.usim_opt wf_param_hier=1.usim_opt addflowsuffix=yes </code></p>
<p style="margin-left: 30.0px;">Do not change these options. These options have the following meanings:</p>
<div class="table-wrap"><table cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;margin-left: 30.0px;"><colgroup><col /><col /><col /></colgroup><tbody style="margin-left: 30.0px;"><tr style="margin-left: 30.0px;"><th class="confluenceTh" style="margin-left: 30.0px;" valign="middle" width="192"><p style="margin-left: 30.0px;">.usim_opt</p>
</th><th class="confluenceTh" colspan="2" style="margin-left: 30.0px;" valign="middle" width="456"><p style="margin-left: 30.0px;">Description</p>
</th></tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" rowspan="3" style="margin-left: 30.0px;" valign="top" width="192"><div class="content-wrapper">
<p><code>addflowsuffix<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-addflowsuffix"></span></code></p>

<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" valign="top" width="456">
<p>Specifies whether the software adds<code> _$flow </code>as a suffix to all current probe names. The AMS Designer simulator sets the value to<code> yes.</code> Valid Values:</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top" width="132">
<p><code> yes </code></p>
</td>
<td class="confluenceTd" valign="top" width="324">
<p>The software adds the<code> _$flow </code>suffix.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>The software does not add this suffix.</p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" rowspan="4" style="margin-left: 30.0px;" valign="top"><div class="content-wrapper">
<p><code>del_allnode_inst<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-del_allnode_inst"></span></code></p>

<p><br /></p>

<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Specifies whether the software removes (through UltraSim&#39;s reduction algorithm) elements having the same nodes connected to all terminals. The AMS Designer simulator sets the value to<code> no.</code></p>

<p>Valid Values:</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> yes </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>The software removes these elements.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> no </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>The software does not remove these elements.</p>
</td>
</tr>
<tr><td class="confluenceTd" colspan="2" valign="top">
<p><span>For more information about UltraSim&#39;s reduction algorithm, see </span><em>Virtuoso UltraSim Simulator User Guide</em><span>.</span></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" rowspan="3" style="margin-left: 30.0px;" valign="top"><div class="content-wrapper">
<p><code>wf_output_format<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-wf_output_format"></span></code></p>

<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Specifies which naming convention the software uses to generate outputs. The AMS Designer simulator sets the value to<code> verilog.</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> spice </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>The software generates outputs using SPICE naming conventions.</p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> verilog </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>The software generates outputs using Verilog naming conventions.</p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" rowspan="3" style="margin-left: 30.0px;" valign="top"><div class="content-wrapper">
<p><code>wf_param_hier<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-wf_param_hier"></span></code></p>

<p><br /></p>

<p><br /></p>
</div>
</td>
<td class="confluenceTd" colspan="2" valign="top">
<p>Specifies how the software delimits<em> <code> name</code> <code>:</code> <code>terminal </code> </em>in current probe names. The AMS Designer simulator sets the value to<code> 1.</code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> 0 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>The software uses<code>  </code>to delimit the terminal part of the hierarchical name, and escapes last part of the hierarchical name (an instance). For example:</p>

<p><code> top.s1.\s2:1 </code></p>
</td>
</tr>
<tr><td class="confluenceTd" valign="top">
<p><code> 1 </code></p>
</td>
<td class="confluenceTd" valign="top">
<p>The software uses<code> . </code>instead of<code> : </code>to delimit the terminal name as the last part of the hierarchical name, and escapes the last part of the hierarchical name (a terminal). For example:</p>

<p><code> top.s1.s2.\1 </code></p>
</td>
</tr>
</tbody></table></div>
<p style="margin-left: 30.0px;">The following options:</p>
<p style="margin-left: 30.0px;"><code> .usim_opt wf_param_hier=1.usim_opt addflowsuffix=yes </code></p>
<p style="margin-left: 30.0px;">causes the software to modify current probe names as follows:</p>
<p style="margin-left: 30.0px;"><code> top.s1.\s2:1 </code></p>
<p style="margin-left: 30.0px;">becomes:</p>
<p style="margin-left: 30.0px;"><code> top.s1.s2.\1_$flow </code></p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-Mixed-SignalDCInitializationMSDC1056475" style="margin-left: 30.0px;">Mixed-Signal DC Initialization<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-MSDC"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1056475"></span></h2>
<p style="margin-left: 30.0px;">The Spectre AMS Designer Simulator features a consistent mixed-signal DC initialization for the following analyses using all supported languages in all simulation flows:</p>
<ul><li style="list-style-type: none;background-image: none;"><ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1060003"> Info </a></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1051916"> AC </a></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1032420"> Transient </a></li></ul></li></ul><p style="margin-left: 30.0px;">Supported languages include SPICE, Spectre, Verilog-A, Verilog-AMS, and VHDL-AMS. Supported flows include the analog design environment (<a href="Glossary.html#Glossary-1033531">ADE</a>), the AMS Designer environment, and AMS in verification.</p>
<p style="margin-left: 30.0px;">Mixed-signal DC is an AMS simulation process that iterates between analog DC analysis and digital simulation at time 0 until all signals at the analog or digital boundary reach steady state. Any&#160;<a href="#SpecifyingControlsfortheAnalogSolvers-1060003">info</a>,&#160;<a href="#SpecifyingControlsfortheAnalogSolvers-1051916">AC</a>, or&#160;<a href="#SpecifyingControlsfortheAnalogSolvers-1032420">transient</a>&#160;analysis you request in your analog simulation control file begins with a mixed-signal DC initialization, whether you request it explicitly (using<code> oppoint</code>, for example) or implicitly (by specifying a transient analysis, for example).</p>
<p style="margin-left: 30.0px;">With mixed-signal DC initialization, you get consistent simulation results when you change a module&#39;s view (from Verilog to SPICE, for example). The AMS designer simulator correctly reflects the digital signal (stimulus) of a Verilog view in the behavior of analog analyses such as DC, AC, and transient. For example, you can have a design that has a digital Verilog module feeding a Verilog-A or SPICE subcircuit of an analog filter where the digital signal controls the pole and zero positions of the analog filter.</p>
<p style="margin-left: 30.0px;">The AMS Designer simulator with Spectre and Ultrasim solvers executes the code inside<code> @initial_step </code>during all analog or digital DC iterations for mixed-signal initialization of transient analysis.</p>
<p style="margin-left: 30.0px;">The default maximum number of mixed-signal DC iterations differs depending on which solver you are using as follows:</p>
<div class="table-wrap"><table border="0" cellpadding="4" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;margin-left: 30.0px;"><colgroup><col /><col /></colgroup><tbody style="margin-left: 30.0px;"><tr style="margin-left: 30.0px;"><th class="confluenceTh" style="margin-left: 30.0px;" valign="middle" width="144"><p style="margin-left: 30.0px;">Solver</p>
</th><th class="confluenceTh" style="margin-left: 30.0px;" valign="middle" width="504"><p style="margin-left: 30.0px;">Default Maximum Number of Mixed-Signal DC Iterations</p>
</th></tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;">Spectre</p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;">100</p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;">APS</p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;">100</p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;">UltraSim</p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top"><p style="margin-left: 30.0px;">2</p>
</td>
</tr>
</tbody></table></div>
<p style="margin-left: 30.0px;">You can control the maximum number of mixed-signal DC iterations by setting the<code> AMS_DC_MAX_ITER </code>environment variable as follows:</p>
<p style="margin-left: 30.0px;"><span style="color: rgb(0,0,0);font-family: &quot;Courier New&quot;;font-size: small;">setenv AMS_DC_MAX_ITER =<code> numIterations </code> </span></p>
<p style="margin-left: 30.0px;">For example, to specify a maximum of five iterations,</p>
<p style="margin-left: 30.0px;"><code> setenv AMS_DC_MAX_ITER = 5</code></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body"><p style="margin-left: 30.0px;">True DC analysis is currently not available.</p>
</div>
</div>
<h2 id="SpecifyingControlsfortheAnalogSolvers-CircuitChecks" style="margin-left: 30.0px;">Circuit Checks</h2>
<p style="margin-left: 30.0px;">With AMSD you can perform static and dynamic checks. The following table specifies the static checks supported in AMS Designer.</p>
<div class="table-wrap"><table class="wrapped confluenceTable" style="margin-left: 30.0px;"><colgroup><col style="width: 436.0px;" /><col style="width: 476.0px;" /></colgroup><tbody style="margin-left: 30.0px;"><tr style="margin-left: 30.0px;"><th class="confluenceTh"><p style="margin-left: 30.0px;">Static Circuit Check</p>
</th><th class="confluenceTh"><p style="margin-left: 30.0px;">Description</p>
</th></tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd">
<p>Static Capacitor Check (<code>static_capacitor</code>)&#160;&#160;</p>
</td>
<td class="confluenceTd">
<p>Reports all capacitors within or outside the range of&#160;cmin<span style="color: rgb(63,63,63);">&#160;and&#160;</span>cmax<span style="color: rgb(63,63,63);">.&#160;</span></p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd">
<p>Static Capacitor Voltage Check (<code>static_capv</code>)&#160; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</p>
</td>
<td class="confluenceTd">
<p>Reports capacitor devices fulfilling the conditional expression on device voltages.</p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd">
<p>Static Coupling Impact Check (<code>static_coupling</code>)&#160; &#160; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</p>
</td>
<td class="confluenceTd">
<p>Evaluates the possible coupling effects in the circuit.</p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static DC Leakage Path Check (<code>static_dcpath</code>)&#160; &#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports the always conducting paths between the power supply nodes.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static Diode Voltage Check (<code>static_diodev</code>)&#160; &#160;&#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports the diode devices fulfilling the conditional expression on device voltages.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static ERC Check (<code>static_erc</code>)&#160; &#160;&#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Performs various electrical rule checks and reports the devices with violations.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static HighZ Node Check (<code>static_highz</code>)&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports the nodes that do not have any possible conducting path to a DC power supply or ground.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static MOSFET Voltage Check (<code>static_mosv</code>)&#160; &#160;&#160;&#160;&#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports the MOSFET devices fulfilling the conditional expression on device voltages and device size (w, l).</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static NMOS to vdd count (<code>static_nmos2vdd</code>)&#160; &#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">This check counts the unpaired NMOS in a charging path from a fanout node to VDD and report paths that have an NMOS count greater than specified count.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static NMOS Forward Bias Bulk Check (<code>static_nmosb</code>)&#160; &#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports the NMOS devices with a forward-biased bulk condition.&#160;</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static Always Conducting NMOSFET Check (<code>static_nmosvgs</code>)&#160; &#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports the NMOS devices that are potentially always conducting due to connectivity problems.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static PMOS to gnd count (<code>static_pmos2gnd</code>)&#160; &#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">This checks counts the unpaired PMOS in a discharging path from the fanout node to GND and report paths that have a PMOS count greater than the specified count.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static PMOS Forward Bias Bulk Check (<code>static_pmosb</code>)&#160; &#160;&#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports the PMOS devices with a forward-biased bulk condition.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static Always Conducting PMOSFET Check (<code>static_pmosvgs</code>)&#160; &#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports the PMOS devices potentially always conducting due to connectivity problems.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static RCDelay Check (<code>static_rcdelay</code>)&#160; &#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports nodes with excessive rise or fall times. Rise and fall times are based on estimation.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static Resistor Check (<code>static_resistor</code>)&#160; &#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports all resistors within or outside the range of&#160;rmin<span style="color: rgb(63,63,63);">&#160;and&#160;</span>rmax<span style="color: rgb(63,63,63);">. It can also generate a distribution list of all the resistors in a circuit.</span></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static Resistor Voltage Check (<code>static_resv</code>)&#160; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports the resistor devices fulfilling the conditional expression on device voltages.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static Subckt Port Voltage Check (<code>static_subcktport</code>)&#160; &#160;&#160;&#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports instances of the user-specified&#160;subckt<span style="color: rgb(63,63,63);">&#160;fulfilling the conditional expression on port voltages.</span></td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static Transmission Gate Check (<code>static_tgate</code>)&#160; &#160;&#160;&#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports the transmission gates which cause potential leakage currents between power supplies.&#160;</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">
<p>Static Voltage Domain Conflict Check (<code>static_vconflict</code>)&#160; &#160;</p>
</td>
<td class="confluenceTd" colspan="1">Reports low voltage domain driving MOSFET devices from high voltage domain.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1"><span>Static Voltage Domain Device Check (<code>static_voltdomain</code>)&#160;</span></td>
<td class="confluenceTd" colspan="1">Reports the high voltage driving the low-voltage MOSFET and low voltage driving the high-voltage MOSFET.</td>
</tr>
</tbody></table></div>
<p style="margin-left: 30.0px;">The following table specifies the dynamic checks supported in AMS Designer.</p>
<div class="table-wrap"><table class="relative-table wrapped confluenceTable" style="margin-left: 30.0px;width: 55.7576%;"><colgroup><col style="width: 47.1857%;" /><col style="width: 52.7253%;" /></colgroup><tbody style="margin-left: 30.0px;"><tr style="margin-left: 30.0px;"><th class="confluenceTh"><p style="margin-left: 30.0px;">Dynamic Circuit Check</p>
</th><th class="confluenceTh"><p style="margin-left: 30.0px;">Description</p>
</th></tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd">
<p>Dynamic Subckt Instance Activity Check (<code>dyn_activity</code>)</p>
</td>
<td class="confluenceTd">
<p>Reports activity percentage of an instance relative to a circuit.</p>
</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Active Node Check (<code>dyn_actnode</code>)</td>
<td class="confluenceTd" colspan="1">Detects nodes with voltage changes that exceed the user-defined threshold <code>dv</code>.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Capacitor Voltage Check (<code>dyn_capv</code>)</td>
<td class="confluenceTd" colspan="1">Reports capacitor elements fulfilling the conditional expression on element voltages for a duration longer than the user-specified threshold duration.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic DC Leakage Path Check (<code>dyn_dcpath</code>)</td>
<td class="confluenceTd" colspan="1">Reports conductance paths between user-specified nets.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Delay Check (<code>dyn_delay</code>)</td>
<td class="confluenceTd" colspan="1">Checks timing delays between two signals and reports nodes with edge delay errors.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Diode Voltage Check (<code>dyn_diodev</code>)</td>
<td class="confluenceTd" colspan="1">Reports diode elements fulfilling the conditional expression on element voltages for a time longer than a user-specified duration threshold.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Excessive Element Current Check (<code>dyn_exi</code>)</td>
<td class="confluenceTd" colspan="1">Reports elements and devices carrying currents (absolute value) higher than the current threshold (<code>ith</code>) for a time longer than the duration threshold (<code>duration</code>).</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Excessive Rise, Fall, Undefined State Time Check (<code>dyn_exrf</code>)</td>
<td class="confluenceTd" colspan="1">Reports the nodes with excessive rise times, fall times, or with an undefined state.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Floating Node Induced DC Leakage Path Check (<code>dyn_floatdcpath</code>)</td>
<td class="confluenceTd" colspan="1">Reports the DC leakage paths that are caused by floating nodes.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Glitch Check (<code>dyn_glitch</code>)</td>
<td class="confluenceTd" colspan="1">Checks the signal glitches in the blocks with single and constant power supply.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic HighZ Node Check (<code>dyn_highz</code>)</td>
<td class="confluenceTd" colspan="1">Reports the nodes that are in high impedance state for a duration longer than the user-defined threshold.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic MOSFET Voltage Check (<code>dyn_mosv</code>)</td>
<td class="confluenceTd" colspan="1">Reports MOSFET devices fulfilling the conditional expression on device voltages and device size (w, l) for a time longer than the user-specified threshold duration.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Node Capacitance Check (<code>dyn_nodecap</code>)</td>
<td class="confluenceTd" colspan="1">Reports the node capacitance at specified times (<code>time</code>) of a transient simulation.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Noisy Node Check (<code>dyn_noisynode</code>)</td>
<td class="confluenceTd" colspan="1">Identifies the nodes with unstable or noisy node conditions.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Pulse Width Check (<code>dyn_pulsewidth</code>)</td>
<td class="confluenceTd" colspan="1">Reports nodes with pulse width error.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Resistor Voltage Check (<code>dyn_resv</code>)</td>
<td class="confluenceTd" colspan="1">Reports the resistor elements fulfilling the conditional expression on element voltages for a duration longer than the user-specified duration threshold.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Setup and Hold Check (<code>dyn_setuphold</code>)</td>
<td class="confluenceTd" colspan="1">Reports nodes with setup or hold timing errors with reference to a clock signal. The transition time of the clock signal is <code>refTime</code>.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Statistical HighZ Node Check (<code>dyn_stahighz</code>)</td>
<td class="confluenceTd" colspan="1">Identifies and reports nodes that are in high impedance state at a user given time.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Subckt Port Voltage/Current Check (<code>dyn_subcktport</code>)</td>
<td class="confluenceTd" colspan="1">Reports instances of the user-specified subckt fulfilling the conditional expression on port voltages and port currents for a time longer than the user-specified <code>duration</code>.</td>
</tr>
<tr style="margin-left: 30.0px;"><td class="confluenceTd" colspan="1">Dynamic Subckt Port Power Check (<code>dyn_subcktpwr</code>)</td>
<td class="confluenceTd" colspan="1">Reports port currents, port powers, and subcircuit powers.</td>
</tr>
</tbody></table></div>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The dynamic checks are not supported in the AMS +ms mode.&#160;</p>
</div>
</div>
<p style="margin-left: 30.0px;">For more information about these the circuit checks, refer to <em style="letter-spacing: 0.0px;"><span style="color: rgb(63,63,63);">Spectre</span><sup>&#174;</sup></em><span style="color: rgb(63,63,63);"><em>&#160;Circuit Simulator Reference</em>.</span></p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-FaultAnalysisfaultSim" style="margin-left: 30.0px;"><span style="color: rgb(63,63,63);">Fault Analysis<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-faultSim"></span></span></h2>
<p style="margin-left: 30.0px;"><span style="color: rgb(63,63,63);">In the AMSD flex mode, you can perform the analog fault analysis of the Legato Reliability Solution. The fault analysis provides a transistor-level simulation capability that can be enabled in an analog test methodology to improve test coverage by identifying critical test patterns. The following figure depicts how fault simulation functions.</span></p>
<p style="margin-left: 30.0px;"><span style="color: rgb(63,63,63);"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305235995/305235999.png" data-linked-resource-container-id="305235995" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2019-9-18_16-6-28.png" data-linked-resource-id="305235999" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="194" src="attachments/305235995/305235999.png" /></span>&#160;</span></p>
<p style="margin-left: 30.0px;"><span style="color: rgb(63,63,63);"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-thumbnail" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305235995/305235998.png" data-linked-resource-container-id="305235995" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2019-9-18_16-8-29.png" data-linked-resource-id="305235998" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" height="250" src="attachments/305235995/305235998.png" /></span></span></p>
<p style="margin-left: 30.0px;"><span style="color: rgb(63,63,63);"><strong>Example</strong>:</span></p>

<p><br /></p>
<div class="code panel pdl" style="border-width: 1px;"><div class="codeContent panelContent pdl">
<pre class="syntaxhighlighter-pre" data-syntaxhighlighter-params="brush: java; gutter: false; theme: Confluence" data-theme="Confluence">name faults &lt;parameter=value&gt; {
    bridge {
        &lt;name&gt; ( &lt;node1&gt; &lt;node2&gt; ) r = &lt;expression&gt;
    }
    short {
        &lt;name&gt; ( &lt;node1&gt; &lt;node2&gt; ) r = &lt;expression&gt;
    }
    open {
        &lt;name&gt; ( &lt;node&gt;  ) r = &lt;expression&gt; { instance1[terminal 1 terminal2 &#8230;] &#8230; }
    }
 custom {
             &#8230;
    }
}</pre>
</div>
</div>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>For information about the Legato Reliability Solution, refer to the <em>Legato Reliability Solution</em> user guide.</p>
</div>
</div>
<h3 id="SpecifyingControlsfortheAnalogSolvers-FaultSimulationUseModel" style="margin-left: 30.0px;"><span style="color: rgb(63,63,63);">Fault Simulation Use Model</span></h3>
<p style="margin-left: 30.0px;">The following figure depicts the use-model of the fault simulation.</p>
<p style="margin-left: 30.0px;"><span style="color: rgb(63,63,63);"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305235995/305236000.png" data-linked-resource-container-id="305235995" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2019-9-18_15-51-29.png" data-linked-resource-id="305236000" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/305235995/305236000.png" width="350" /></span><br /></span></p>
<p style="margin-left: 30.0px;"><span style="color: rgb(63,63,63);">Fault analysis is done in the following steps:</span></p>
<ol><li><span style="color: rgb(63,63,63);">Identifying the fault injection nets - fault injections are applied to device or nets.</span></li><li><span style="color: rgb(63,63,63);">Performing good and fault simulation - sweep one good and multiple fault simulations.</span></li><li><span style="color: rgb(63,63,63);">Analyzing the simulation results - generation of fault reports.</span></li></ol><p style="margin-left: 30.0px;"><span style="color: rgb(63,63,63);">You can perform the fault analysis in AMSD flex mode using one of the following approaches: </span></p>
<ul><li><span style="color: rgb(63,63,63);"><strong>Direct Fault analysis</strong>: In the direct fault analysis flow, faults are injected at the beginning of each analysis type, such as dc, ac, transient, and so on. This mode provides the most accurate results. However, when the number of faults is large, the simulation takes much longer to complete.<br /><br /><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305235995/305235997.png" data-linked-resource-container-id="305235995" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2019-9-18_16-26-10.png" data-linked-resource-id="305235997" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/305235995/305235997.png" width="340" /></span> </span></li><li><span style="color: rgb(63,63,63);"><strong>Transient Fault Analysis</strong>: To address the challenge of long simulation time, a new algorithm has been implemented in transient fault analysis. In this simulation flow, a circuit with fault list is simulated together with the fault times specified on the time axis. Spectre starts regular transient analysis till the time reaches the fault time point. Then, at each fault time, following actions are performed:</span><ul><li><span style="color: rgb(63,63,63);">Fault-free transient state is saved </span></li><li><span style="color: rgb(63,63,63);">A fault is injected into the circuit</span></li><li><span style="color: rgb(63,63,63);">With fault-free state used as the initial condition, transient fault simulation is continued with regular time step control and accuracy settings</span></li><li><span style="color: rgb(63,63,63);">The result is saved and the database is cleaned when all fault solutions are found </span></li><li><span style="color: rgb(63,63,63);">Fault-free transient simulation is restored and continues till the next test time point </span><span style="color: rgb(63,63,63);"><br /></span></li></ul><span style="color: rgb(63,63,63);"><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" data-base-url="https://rdwiki.cadence.com" data-image-src="attachments/305235995/305235996.png" data-linked-resource-container-id="305235995" data-linked-resource-container-version="3" data-linked-resource-content-type="image/png" data-linked-resource-default-alias="image2019-9-18_16-28-0.png" data-linked-resource-id="305235996" data-linked-resource-type="attachment" data-linked-resource-version="1" data-unresolved-comment-count="0" src="attachments/305235995/305235996.png" width="380" /></span><br /></span></li></ul><h3 id="SpecifyingControlsfortheAnalogSolvers-AMSDSpectreFaultAnalysisIntegration" style="margin-left: 30.0px;"><span style="color: rgb(63,63,63);">AMSD Spectre Fault Analysis Integration</span></h3>
<p style="margin-left: 30.0px;">AMS Designer supports checkers from the digital domain using the <code>$cds_violation</code>&#160;system function. You can write your own checker modules in Verilog-AMS or SystemVerilog with this system function embedded.&#160;</p>
<p style="margin-left: 30.0px;"><code>$cds_violation (&quot;assertName&quot;, &quot;assertMessage&quot;, assertType);</code>&#160;</p>
<p style="margin-left: 30.0px;">Here,&#160;<code>assertType</code>&#160;can be <code>0</code>:&#160; None; <code>1</code>: func, or <code>2</code>: check ). Type <code>1</code> and <code>2</code> are both for fault-related asserts that will be covered for the functional safety report generation.</p>
<p style="margin-left: 30.0px;">AMS Designer supports Spectre functional safety report generation executable file <code>spectre_fsrpt</code>. Following is the use model:</p>
<p style="margin-left: 30.0px;"><code>%&#8230;/bin/spectre_fsrpt xrun.log -o report_file.txt</code></p>
<p style="margin-left: 30.0px;">Note that the program must be executed under the simulation directory.</p>

<p><br /></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>Currently, AMS Designer does not support fault asserts from both digital side and analog side (device checkers and Verilog-A asserts).&#160; When they co-exist, asserts from digital side will take higher priority and analog asserts will be ignored during the functional safety report generation.</p>
</div>
</div>

<p><br /></p>
<h2 id="SpecifyingControlsfortheAnalogSolvers-Time-SavingTechniquesfortheAnalogSolvers1051629" style="margin-left: 30.0px;">Time-Saving Techniques for the Analog Solvers<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1051629"></span></h2>
<p style="margin-left: 30.0px;">This section discusses different methods to reduce the time devoted to simulating the analog sections of a design. The topics discussed are</p>
<ul><li style="list-style-type: none;background-image: none;"><ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1044981"> Adjusting Speed and Accuracy </a></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1044985"> Saving Time by Selecting a Continuation Method </a></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><a href="#SpecifyingControlsfortheAnalogSolvers-1044993"> Specifying Efficient Starting Points </a></li></ul></li></ul><h3 id="SpecifyingControlsfortheAnalogSolvers-AdjustingSpeedandAccuracy1044981" style="margin-left: 30.0px;">Adjusting Speed and Accuracy<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1044981"></span></h3>
<p style="margin-left: 30.0px;">When you use the Spectre solver, you can use the<code> errpreset </code>parameter to increase the speed of transient analyses, but this speed increase requires some sacrifice of accuracy. The greatest speedup comes from using<code> errpreset=liberal.</code> Greater accuracy, but lower speed, can be obtained by using<code> errpreset=moderate</code>, or<code> errpreset=conservative.</code></p>
<h3 id="SpecifyingControlsfortheAnalogSolvers-SavingTimebySelectingaContinuationMethod1044985" style="margin-left: 30.0px;">Saving Time by Selecting a Continuation Method<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1044985"></span></h3>
<p style="margin-left: 30.0px;">The Spectre<span style="color: rgb(0,0,0);"> <sup>&#174;</sup> </span>AMS Designer simulator analog solver normally starts with an initial estimate and then tries to find the solution for an analog circuit using the Newton-Raphson method. If this attempt fails, the simulator automatically tries several continuation methods to find a solution and tells you which method was successful. Continuation methods modify the circuit so that the solution is easy to compute and then gradually change the circuit back to its original form. Continuation methods are robust, but they are slower than the Newton-Raphson method.</p>
<p style="margin-left: 30.0px;">If you need to modify and resimulate a circuit that was solved with a continuation method, you probably want to save simulation time by directly selecting the continuation method you know was previously successful.</p>
<p style="margin-left: 30.0px;">You select the continuation method with the<code> homotopy </code>parameter of the<code> set </code>or<code> options </code>statements. In addition to the default setting,<code> all</code>, you can set the parameter to: gmin stepping (<code>gmin</code>), source stepping (<code>source</code>), the pseudotransient method (<code>ptran</code>), and the damped pseudotransient method (<code>dptran</code>). You can also prevent the use of continuation methods (<code>none).</code></p>
<h3 id="SpecifyingControlsfortheAnalogSolvers-SpecifyingEfficientStartingPoints1044993" style="margin-left: 30.0px;">Specifying Efficient Starting Points<span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-1044993"></span></h3>
<p style="margin-left: 30.0px;">The Spectre AMS Designer Simulator&#39;s analog solver arrives at a solution for a simulation by calculating successively more accurate estimates of the final result. You can increase simulation speed by providing state information (the current or last-known status or condition of a process, transaction, or setting) to the transient analysis. You can specify two kinds of state information:</p>
<ul><li style="list-style-type: none;background-image: none;"><ul><li><strong>Initial conditions</strong> <br />The<code> ic </code>statement lets you specify voltages on nodes for the starting point of a transient analysis. In the Verilog<span style="color: rgb(0,0,0);"> <sup>&#174;</sup> </span>-AMS source, you can specify voltages on capacitors and currents on inductors.</li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><strong>Nodesets</strong> <br />Nodesets are estimates of the solution you provide for the transient analysis. Unlike initial conditions, nodeset values have no effect on the final results. Nodesets usually act only as aids in speeding convergence, but if a circuit has more than one solution, as with a latch, nodesets can bias the solution to the one closest to the nodeset values.</li></ul></li></ul><h4 id="SpecifyingControlsfortheAnalogSolvers-SettingInitialConditions" style="margin-left: 30.0px;">Setting Initial Conditions</h4>
<p style="margin-left: 30.0px;">You can specify initial conditions that apply to the transient analysis. The<code> ic </code>statement and the<code> ic </code>parameter described in this section set initial conditions for the transient analysis in the netlist. In general, you use the<code> ic </code>parameter of individual components to specify initial conditions for those components, and you use the<code> ic </code>statement to specify initial conditions for nodes. You can specify initial conditions for inductors with either method.</p>

<p><br /></p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>Do not confuse the <code>ic</code> parameter for individual components with the <code>ic</code> parameter of the transient analysis. The latter lets you select from among different initial condition specifications for a given transient analysis.</p>
</div>
</div>

<p><br /></p>
<ul><li style="list-style-type: none;background-image: none;"><ul><li><strong>Specifying initial conditions for components</strong> <br />You can specify initial conditions in the instance statements of capacitors, inductors, and windings for magnetic cores. The<code> ic </code>parameter specifies initial voltage values for capacitors and current values for inductors and windings. In the following Verilog-AMS example, the initial condition voltage on the capacitor is set to two volts:<code> <br />capacitor #(.c(1u),.ic(2)) c1 (net1,net2) ; </code></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li><strong>Specifying initial conditions for nodes</strong> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-icstatement"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-icstatement"></span> <span class="confluence-anchor-link" id="SpecifyingControlsfortheAnalogSolvers-icstatement"></span> <br />You use the<code> ic </code>statement in the analog simulation control file to specify initial conditions for nodes or initial currents for inductors. The nodes can be inside a subcircuit or internal nodes to a component.<br />The following is the format for the<code> ic </code>statement:<br /> <code>ic&#160; <em>signalName=value</em> &#8230;</code> <br /> <br />For example,<code> <br />ic Voff=0 X3.n7=2.5 M1:int_d=3.5 L1:1=1u <br />
    </code>sets the following initial conditions:</li></ul></li></ul><ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>The voltage of node<code> Voff </code>is set to 0.</li></ul></li></ul></ul><ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>Node<code> n7 </code>of subcircuit<code> X3 </code>is set to 2.5 V.</li></ul></li></ul></ul><ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>The internal drain node of component<code> M1 </code>is set to 3.5 V. (See the following table for more information about specifying internal nodes.)</li></ul></li></ul></ul><ul><ul><li style="list-style-type: none;background-image: none;"><ul><li>The current for inductor<code> L1 </code>is set to 1μ.</li></ul></li></ul></ul><p style="margin-left: 90.0px;">Specifying initial node voltages requires some additional discussion. The following table tells you the internal node voltage specifications you can use with different components.</p>
<div class="table-wrap"><table bgcolor="#FFFFFF" border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 614.0px;margin-left: 90.0px;"><colgroup><col /><col /></colgroup><tbody style="margin-left: 60.0px;"><tr style="margin-left: 60.0px;"><th class="confluenceTh" valign="middle" width="269">
<p>Component</p>
</th><th class="confluenceTh" valign="middle" width="344">
<p>Internal node specifications</p>
</th></tr>
<tr style="margin-left: 90.0px;"><td class="confluenceTd" valign="top">
<p>BJT</p>
</td>
<td class="confluenceTd" valign="top">
<p>int_c, int_b, int_e</p>
</td>
</tr>
<tr style="margin-left: 90.0px;"><td class="confluenceTd" valign="top">
<p><a href="Glossary.html#Glossary-1033631">BSIM</a></p>
</td>
<td class="confluenceTd" valign="top">
<p>int_d, int_s</p>
</td>
</tr>
<tr style="margin-left: 90.0px;"><td class="confluenceTd" valign="top">
<p><a href="Glossary.html#Glossary-1032283">MOSFET</a></p>
</td>
<td class="confluenceTd" valign="top">
<p>int_d, int_s</p>
</td>
</tr>
<tr style="margin-left: 90.0px;"><td class="confluenceTd" valign="top">
<p>GaAs MESFET</p>
</td>
<td class="confluenceTd" valign="top">
<p>int_d, int_s, int_g</p>
</td>
</tr>
<tr style="margin-left: 90.0px;"><td class="confluenceTd" valign="top">
<p>JFET</p>
</td>
<td class="confluenceTd" valign="top">
<p>int_d, int_s, int_g, int_b</p>
</td>
</tr>
<tr style="margin-left: 90.0px;"><td class="confluenceTd" valign="top">
<p>Winding for Magnetic Core</p>
</td>
<td class="confluenceTd" valign="top">
<p>int_Rw</p>
</td>
</tr>
<tr style="margin-left: 90.0px;"><td class="confluenceTd" valign="top">
<p>Magnetic Core with Hysteresis</p>
</td>
<td class="confluenceTd" valign="top">
<p>flux</p>
</td>
</tr>
</tbody></table></div>
<h4 id="SpecifyingControlsfortheAnalogSolvers-SupplyingNodesets" style="margin-left: 60.0px;">Supplying Nodesets</h4>
<p style="margin-left: 60.0px;">You use the<code> nodeset </code>statement in the analog simulation control file to supply estimates of solutions that aid convergence or bias the simulation towards a given solution. You can use nodesets to provide an initial condition calculation for the transient analysis. The<code> nodeset </code>statement has the following format:</p>
<p style="margin-left: 60.0px;"><code>nodeset&#160; <em>signalName=value</em> &#8230;</code></p>
<p style="margin-left: 60.0px;">Values you can supply with the<code> nodeset </code>statement include voltages on topological nodes, including internal nodes, and currents through voltage sources, inductors, switches, transformers, N-ports, and transmission lines.</p>
<p style="margin-left: 60.0px;">For example,</p>
<p style="margin-left: 60.0px;"><code> nodeset Voff=0 X3.n7=2.5 M1:int_d=3.5 L1:1=1u </code></p>
<p style="margin-left: 60.0px;">sets the following solution estimates:</p>
<ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>The voltage of node<code> Voff </code>is set to 0.</li></ul></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>Node<code> n7 </code>of subcircuit<code> X3 </code>is set to 2.5 V.</li></ul></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>The internal drain node of component<code> M1 </code>is set to 3.5 V.</li></ul></li></ul></li></ul><ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>The current for inductor<code> L1 </code>is set to 1μ.</li></ul></li></ul></li></ul><h4 id="SpecifyingControlsfortheAnalogSolvers-SpecifyingStateInformationforIndividualAnalyses" style="margin-left: 60.0px;">Specifying State Information for Individual Analyses</h4>
<p style="margin-left: 60.0px;">You can specify state information for individual analyses in two ways:</p>
<ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>You can use the<code> ic </code>parameter of the transient analysis to choose which previous specifications are used. You can choose from the following settings:</li></ul></li></ul></li></ul><div class="table-wrap"><table bgcolor="#FFFFFF" border="1" cellpadding="5" cellspacing="0" class="wrapped confluenceTable" style="width: 648.0px;margin-left: 120.0px;"><colgroup><col /><col /></colgroup><tbody style="margin-left: 120.0px;"><tr style="margin-left: 120.0px;"><th class="confluenceTh" style="margin-left: 30.0px;" valign="middle" width="168">
<p>Parameter setting</p>
</th><th class="confluenceTh" style="margin-left: 30.0px;" valign="middle" width="480">
<p>Action taken</p>
</th></tr>
<tr style="margin-left: 120.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top">
<p>node</p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top">
<p>The ic statements are used, and the ic parameter settings on the capacitors and inductors are ignored.</p>
</td>
</tr>
<tr style="margin-left: 120.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top">
<p>dev</p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top">
<p>The ic parameter settings on the capacitors and inductors are used, and the ic statements are ignored.</p>
</td>
</tr>
<tr style="margin-left: 120.0px;"><td class="confluenceTd" style="margin-left: 30.0px;" valign="top">
<p>all</p>
</td>
<td class="confluenceTd" style="margin-left: 30.0px;" valign="top">
<p>Both the ic statements and the ic parameters are used. If specifications conflict, ic parameters override ic statements.</p>
</td>
</tr>
</tbody></table></div>
<ul><li style="list-style-type: none;background-image: none;"><ul><li style="list-style-type: none;background-image: none;"><ul><li>You can specify initial conditions and estimate solutions by creating a state file that is read by the transient analysis. For example, you can save the solution at the final point of a transient analysis and then continue the analysis in a later simulation by using the state file as the starting point for another transient analysis. You can also use state files to create automatic updates of initial conditions and nodesets.<br />You can instruct the simulator to write a state file from the initial point in an analysis, by using the<code> write </code>parameter. The following example writes a state file named<code> ua741.tran.</code> <code> <br />timeDom tran stop=1u readns=&quot;ua741.tran&quot; write=&quot;ua741.tran&quot;&#160;</code> <br />You can also instruct the AMS Designer simulator to create a state file in the transient analysis for future use.</li></ul></li></ul></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Using_the_Analog_Simulation_Control_File.html" id="prev" title="Using_the_Analog_Simulation_Control_File">Using_the_Analog_Simulation_Co ...</a></em></b><b><em><a href="Using_an_amsd_Block.html" id="nex" title="Using_an_amsd_Block">Using_an_amsd_Block</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>