$date
	Fri Nov 29 18:18:42 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module DMI_tb $end
$var wire 32 ! load_data [31:0] $end
$var reg 6 " aluOP [5:0] $end
$var reg 32 # load [31:0] $end
$scope module u_DMI $end
$var wire 32 $ LW [31:0] $end
$var wire 6 % aluOP [5:0] $end
$var wire 32 & load [31:0] $end
$var wire 16 ' LHU [15:0] $end
$var wire 16 ( LH [15:0] $end
$var wire 8 ) LBU [7:0] $end
$var wire 8 * LB [7:0] $end
$var reg 32 + load_data [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
bx (
bx '
bx &
bx %
bx $
bx #
bx "
bx !
$end
#10
b1010100 !
b1010100 +
b1010100 *
b1010010101010100 (
b1010100 )
b1010010101010100 '
b1010010101010100 $
b1010010101010100 #
b1010010101010100 &
b0 "
b0 %
#20
b11111111111111111010010101010100 !
b11111111111111111010010101010100 +
b1 "
b1 %
#30
b11100001 *
b1111111111100001 (
b11100001 )
b1111111111100001 '
b11111111111111111111111111100001 !
b11111111111111111111111111100001 +
b11111111111111111111111111100001 $
b11111111111111111111111111100001 #
b11111111111111111111111111100001 &
b10 "
b10 %
#40
b11000101 *
b1111111111000101 (
b11000101 )
b1111111111000101 '
b11000101 !
b11000101 +
b11111111111111111111111111000101 $
b11111111111111111111111111000101 #
b11111111111111111111111111000101 &
b11 "
b11 %
#50
b1111111111000101 !
b1111111111000101 +
b100 "
b100 %
#80
