// Seed: 1606272859
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  module_2 modCall_1 (
      id_2,
      id_1,
      id_2
  );
  output wand id_1;
  logic id_3;
  assign id_3 = id_3;
  assign module_1.id_1 = 0;
  generate
    assign id_1 = -1;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output tri id_1;
  assign id_1 = 1;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  wire [-1 : -1 'b0] id_4;
  always disable id_5;
  generate
    assign id_1 = 1;
  endgenerate
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
endmodule
