-- ==============================================================
-- Generated by Vitis HLS v2025.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity gcc_phat_run is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    stream_in_TVALID : IN STD_LOGIC;
    stream_in_TREADY : OUT STD_LOGIC;
    stream_out_TDATA : OUT STD_LOGIC_VECTOR (47 downto 0);
    stream_out_TVALID : OUT STD_LOGIC;
    stream_out_TREADY : IN STD_LOGIC );
end;


architecture behav of gcc_phat_run is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (22 downto 0) := "00000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (22 downto 0) := "00000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (22 downto 0) := "00000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (22 downto 0) := "00000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (22 downto 0) := "00000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (22 downto 0) := "00000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (22 downto 0) := "00001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (22 downto 0) := "00010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (22 downto 0) := "00100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (22 downto 0) := "01000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (22 downto 0) := "10000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal stream_out_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal i_load_fu_282_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal i_reg_367 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal add_ln154_fu_291_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln154_reg_374 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln153_fu_297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln153_reg_379 : STD_LOGIC_VECTOR (63 downto 0);
    signal delays_data_load_reg_389 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal inputs_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputs_ce0 : STD_LOGIC;
    signal inputs_we0 : STD_LOGIC;
    signal inputs_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inputs_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputs_1_ce0 : STD_LOGIC;
    signal inputs_1_we0 : STD_LOGIC;
    signal inputs_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inputs_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputs_2_ce0 : STD_LOGIC;
    signal inputs_2_we0 : STD_LOGIC;
    signal inputs_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal inputs_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal inputs_3_ce0 : STD_LOGIC;
    signal inputs_3_we0 : STD_LOGIC;
    signal inputs_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal reference_M_real_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal reference_M_real_ce0 : STD_LOGIC;
    signal reference_M_real_we0 : STD_LOGIC;
    signal reference_M_real_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal reference_M_imag_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal reference_M_imag_ce0 : STD_LOGIC;
    signal reference_M_imag_we0 : STD_LOGIC;
    signal reference_M_imag_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal delays_data_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal delays_data_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal delays_data_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_start : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_done : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_idle : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_ready : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_ce0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_we0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_ce0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_we0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_ce0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_we0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_ce0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_we0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_stream_in_TREADY : STD_LOGIC;
    signal grp_load_fu_218_ap_start : STD_LOGIC;
    signal grp_load_fu_218_ap_done : STD_LOGIC;
    signal grp_load_fu_218_ap_idle : STD_LOGIC;
    signal grp_load_fu_218_ap_ready : STD_LOGIC;
    signal grp_load_fu_218_fft_stream_in_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_load_fu_218_fft_stream_in_write : STD_LOGIC;
    signal grp_load_fu_218_src_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_load_fu_218_src_ce0 : STD_LOGIC;
    signal grp_load_fu_218_src_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fft_fft_params_s_fu_224_ap_ce : STD_LOGIC;
    signal grp_fft_fft_params_s_fu_224_ap_start : STD_LOGIC;
    signal grp_fft_fft_params_s_fu_224_ap_done : STD_LOGIC;
    signal grp_fft_fft_params_s_fu_224_ap_idle : STD_LOGIC;
    signal grp_fft_fft_params_s_fu_224_ap_ready : STD_LOGIC;
    signal grp_fft_fft_params_s_fu_224_xn_read : STD_LOGIC;
    signal grp_fft_fft_params_s_fu_224_xk_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fft_fft_params_s_fu_224_xk_write : STD_LOGIC;
    signal grp_fft_fft_params_s_fu_224_status_data_V_din : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fft_fft_params_s_fu_224_status_data_V_write : STD_LOGIC;
    signal grp_fft_fft_params_s_fu_224_config_ch_data_V_read : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_start : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_done : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_idle : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_ready : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_fft_stream_out_read : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_ce0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_we0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_ce0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_we0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_start : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_done : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_idle : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_ready : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_out_read : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_in_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_in_write : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_real_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_real_ce0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_imag_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_imag_ce0 : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_start : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_done : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_idle : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_ready : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_fft_stream_out_read : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_storemerge7_i_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_storemerge7_i_out_ap_vld : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_load_fu_218_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal fft_stream_config_din : STD_LOGIC_VECTOR (7 downto 0);
    signal fft_stream_config_full_n : STD_LOGIC;
    signal fft_stream_config_write : STD_LOGIC;
    signal icmp_ln153_fu_285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal fft_stream_in_din : STD_LOGIC_VECTOR (63 downto 0);
    signal fft_stream_in_full_n : STD_LOGIC;
    signal fft_stream_in_write : STD_LOGIC;
    signal grp_fft_fft_params_s_fu_224_ap_start_reg : STD_LOGIC := '0';
    signal fft_stream_in_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal fft_stream_in_empty_n : STD_LOGIC;
    signal fft_stream_in_read : STD_LOGIC;
    signal fft_stream_out_full_n : STD_LOGIC;
    signal fft_stream_out_write : STD_LOGIC;
    signal fft_stream_status_full_n : STD_LOGIC;
    signal fft_stream_status_write : STD_LOGIC;
    signal fft_stream_config_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal fft_stream_config_empty_n : STD_LOGIC;
    signal fft_stream_config_read : STD_LOGIC;
    signal grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal fft_stream_status_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal fft_stream_status_empty_n : STD_LOGIC;
    signal fft_stream_status_read : STD_LOGIC;
    signal fft_stream_out_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal fft_stream_out_empty_n : STD_LOGIC;
    signal fft_stream_out_read : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_block_state14_ignore_call3 : BOOLEAN;
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal i_2_fu_96 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_predicate_op80_call_state11 : BOOLEAN;
    signal ap_block_state11_on_subcall_done : BOOLEAN;
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state14 : BOOLEAN;
    signal delays_data_ce0_local : STD_LOGIC;
    signal delays_data_address0_local : STD_LOGIC_VECTOR (1 downto 0);
    signal delays_data_we0_local : STD_LOGIC;
    signal delays_data_ce1_local : STD_LOGIC;
    signal regslice_both_stream_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_block_state23 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (22 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal regslice_both_stream_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal stream_in_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal stream_in_TVALID_int_regslice : STD_LOGIC;
    signal stream_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_in_V_data_V_U_ack_in : STD_LOGIC;
    signal stream_out_TDATA_int_regslice : STD_LOGIC_VECTOR (47 downto 0);
    signal stream_out_TVALID_int_regslice : STD_LOGIC;
    signal stream_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_stream_out_V_data_V_U_vld_out : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component gcc_phat_run_Pipeline_VITIS_LOOP_137_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_in_TVALID : IN STD_LOGIC;
        inputs_3_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inputs_3_ce0 : OUT STD_LOGIC;
        inputs_3_we0 : OUT STD_LOGIC;
        inputs_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inputs_2_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inputs_2_ce0 : OUT STD_LOGIC;
        inputs_2_we0 : OUT STD_LOGIC;
        inputs_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inputs_1_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inputs_1_ce0 : OUT STD_LOGIC;
        inputs_1_we0 : OUT STD_LOGIC;
        inputs_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        inputs_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        inputs_ce0 : OUT STD_LOGIC;
        inputs_we0 : OUT STD_LOGIC;
        inputs_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        stream_in_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        stream_in_TREADY : OUT STD_LOGIC );
    end component;


    component gcc_phat_load IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fft_stream_in_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        fft_stream_in_full_n : IN STD_LOGIC;
        fft_stream_in_write : OUT STD_LOGIC;
        src_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        src_ce0 : OUT STD_LOGIC;
        src_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component gcc_phat_fft_fft_params_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        xn_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        xn_empty_n : IN STD_LOGIC;
        xn_read : OUT STD_LOGIC;
        xk_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        xk_full_n : IN STD_LOGIC;
        xk_write : OUT STD_LOGIC;
        status_data_V_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        status_data_V_full_n : IN STD_LOGIC;
        status_data_V_write : OUT STD_LOGIC;
        config_ch_data_V_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        config_ch_data_V_empty_n : IN STD_LOGIC;
        config_ch_data_V_read : OUT STD_LOGIC );
    end component;


    component gcc_phat_run_Pipeline_VITIS_LOOP_69_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fft_stream_out_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        fft_stream_out_empty_n : IN STD_LOGIC;
        fft_stream_out_read : OUT STD_LOGIC;
        reference_M_real_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        reference_M_real_ce0 : OUT STD_LOGIC;
        reference_M_real_we0 : OUT STD_LOGIC;
        reference_M_real_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        reference_M_imag_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        reference_M_imag_ce0 : OUT STD_LOGIC;
        reference_M_imag_we0 : OUT STD_LOGIC;
        reference_M_imag_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_run_Pipeline_VITIS_LOOP_97_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fft_stream_out_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        fft_stream_out_empty_n : IN STD_LOGIC;
        fft_stream_out_read : OUT STD_LOGIC;
        fft_stream_in_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        fft_stream_in_full_n : IN STD_LOGIC;
        fft_stream_in_write : OUT STD_LOGIC;
        reference_M_real_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        reference_M_real_ce0 : OUT STD_LOGIC;
        reference_M_real_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        reference_M_imag_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        reference_M_imag_ce0 : OUT STD_LOGIC;
        reference_M_imag_q0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_run_Pipeline_VITIS_LOOP_115_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        fft_stream_out_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        fft_stream_out_empty_n : IN STD_LOGIC;
        fft_stream_out_read : OUT STD_LOGIC;
        storemerge7_i_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        storemerge7_i_out_ap_vld : OUT STD_LOGIC );
    end component;


    component gcc_phat_run_inputs_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component gcc_phat_run_reference_M_real_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component gcc_phat_run_delays_data_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component gcc_phat_fifo_w64_d1024_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component gcc_phat_fifo_w8_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component gcc_phat_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    inputs_U : component gcc_phat_run_inputs_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputs_address0,
        ce0 => inputs_ce0,
        we0 => inputs_we0,
        d0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_d0,
        q0 => inputs_q0);

    inputs_1_U : component gcc_phat_run_inputs_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputs_1_address0,
        ce0 => inputs_1_ce0,
        we0 => inputs_1_we0,
        d0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_d0,
        q0 => inputs_1_q0);

    inputs_2_U : component gcc_phat_run_inputs_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputs_2_address0,
        ce0 => inputs_2_ce0,
        we0 => inputs_2_we0,
        d0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_d0,
        q0 => inputs_2_q0);

    inputs_3_U : component gcc_phat_run_inputs_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inputs_3_address0,
        ce0 => inputs_3_ce0,
        we0 => inputs_3_we0,
        d0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_d0,
        q0 => inputs_3_q0);

    reference_M_real_U : component gcc_phat_run_reference_M_real_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => reference_M_real_address0,
        ce0 => reference_M_real_ce0,
        we0 => reference_M_real_we0,
        d0 => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_d0,
        q0 => reference_M_real_q0);

    reference_M_imag_U : component gcc_phat_run_reference_M_real_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => reference_M_imag_address0,
        ce0 => reference_M_imag_ce0,
        we0 => reference_M_imag_we0,
        d0 => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_d0,
        q0 => reference_M_imag_q0);

    delays_data_U : component gcc_phat_run_delays_data_RAM_AUTO_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => delays_data_address0_local,
        ce0 => delays_data_ce0_local,
        we0 => delays_data_we0_local,
        d0 => grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_storemerge7_i_out,
        q0 => delays_data_q0,
        address1 => delays_data_address1,
        ce1 => delays_data_ce1_local,
        q1 => delays_data_q1);

    grp_run_Pipeline_VITIS_LOOP_137_1_fu_208 : component gcc_phat_run_Pipeline_VITIS_LOOP_137_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_start,
        ap_done => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_done,
        ap_idle => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_idle,
        ap_ready => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_ready,
        stream_in_TVALID => stream_in_TVALID_int_regslice,
        inputs_3_address0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_address0,
        inputs_3_ce0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_ce0,
        inputs_3_we0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_we0,
        inputs_3_d0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_d0,
        inputs_2_address0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_address0,
        inputs_2_ce0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_ce0,
        inputs_2_we0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_we0,
        inputs_2_d0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_d0,
        inputs_1_address0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_address0,
        inputs_1_ce0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_ce0,
        inputs_1_we0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_we0,
        inputs_1_d0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_d0,
        inputs_address0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_address0,
        inputs_ce0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_ce0,
        inputs_we0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_we0,
        inputs_d0 => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_d0,
        stream_in_TDATA => stream_in_TDATA_int_regslice,
        stream_in_TREADY => grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_stream_in_TREADY);

    grp_load_fu_218 : component gcc_phat_load
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_load_fu_218_ap_start,
        ap_done => grp_load_fu_218_ap_done,
        ap_idle => grp_load_fu_218_ap_idle,
        ap_ready => grp_load_fu_218_ap_ready,
        fft_stream_in_din => grp_load_fu_218_fft_stream_in_din,
        fft_stream_in_full_n => fft_stream_in_full_n,
        fft_stream_in_write => grp_load_fu_218_fft_stream_in_write,
        src_address0 => grp_load_fu_218_src_address0,
        src_ce0 => grp_load_fu_218_src_ce0,
        src_q0 => grp_load_fu_218_src_q0);

    grp_fft_fft_params_s_fu_224 : component gcc_phat_fft_fft_params_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_ce => grp_fft_fft_params_s_fu_224_ap_ce,
        ap_start => grp_fft_fft_params_s_fu_224_ap_start,
        ap_done => grp_fft_fft_params_s_fu_224_ap_done,
        ap_idle => grp_fft_fft_params_s_fu_224_ap_idle,
        ap_ready => grp_fft_fft_params_s_fu_224_ap_ready,
        xn_dout => fft_stream_in_dout,
        xn_empty_n => fft_stream_in_empty_n,
        xn_read => grp_fft_fft_params_s_fu_224_xn_read,
        xk_din => grp_fft_fft_params_s_fu_224_xk_din,
        xk_full_n => fft_stream_out_full_n,
        xk_write => grp_fft_fft_params_s_fu_224_xk_write,
        status_data_V_din => grp_fft_fft_params_s_fu_224_status_data_V_din,
        status_data_V_full_n => fft_stream_status_full_n,
        status_data_V_write => grp_fft_fft_params_s_fu_224_status_data_V_write,
        config_ch_data_V_dout => fft_stream_config_dout,
        config_ch_data_V_empty_n => fft_stream_config_empty_n,
        config_ch_data_V_read => grp_fft_fft_params_s_fu_224_config_ch_data_V_read);

    grp_run_Pipeline_VITIS_LOOP_69_1_fu_232 : component gcc_phat_run_Pipeline_VITIS_LOOP_69_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_start,
        ap_done => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_done,
        ap_idle => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_idle,
        ap_ready => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_ready,
        fft_stream_out_dout => fft_stream_out_dout,
        fft_stream_out_empty_n => fft_stream_out_empty_n,
        fft_stream_out_read => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_fft_stream_out_read,
        reference_M_real_address0 => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_address0,
        reference_M_real_ce0 => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_ce0,
        reference_M_real_we0 => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_we0,
        reference_M_real_d0 => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_d0,
        reference_M_imag_address0 => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_address0,
        reference_M_imag_ce0 => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_ce0,
        reference_M_imag_we0 => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_we0,
        reference_M_imag_d0 => grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_d0);

    grp_run_Pipeline_VITIS_LOOP_97_1_fu_239 : component gcc_phat_run_Pipeline_VITIS_LOOP_97_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_start,
        ap_done => grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_done,
        ap_idle => grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_idle,
        ap_ready => grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_ready,
        fft_stream_out_dout => fft_stream_out_dout,
        fft_stream_out_empty_n => fft_stream_out_empty_n,
        fft_stream_out_read => grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_out_read,
        fft_stream_in_din => grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_in_din,
        fft_stream_in_full_n => fft_stream_in_full_n,
        fft_stream_in_write => grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_in_write,
        reference_M_real_address0 => grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_real_address0,
        reference_M_real_ce0 => grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_real_ce0,
        reference_M_real_q0 => reference_M_real_q0,
        reference_M_imag_address0 => grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_imag_address0,
        reference_M_imag_ce0 => grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_imag_ce0,
        reference_M_imag_q0 => reference_M_imag_q0);

    grp_run_Pipeline_VITIS_LOOP_115_1_fu_247 : component gcc_phat_run_Pipeline_VITIS_LOOP_115_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_start,
        ap_done => grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_done,
        ap_idle => grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_idle,
        ap_ready => grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_ready,
        fft_stream_out_dout => fft_stream_out_dout,
        fft_stream_out_empty_n => fft_stream_out_empty_n,
        fft_stream_out_read => grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_fft_stream_out_read,
        storemerge7_i_out => grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_storemerge7_i_out,
        storemerge7_i_out_ap_vld => grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_storemerge7_i_out_ap_vld);

    fft_stream_in_fifo_U : component gcc_phat_fifo_w64_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fft_stream_in_din,
        if_full_n => fft_stream_in_full_n,
        if_write => fft_stream_in_write,
        if_dout => fft_stream_in_dout,
        if_empty_n => fft_stream_in_empty_n,
        if_read => fft_stream_in_read);

    fft_stream_out_fifo_U : component gcc_phat_fifo_w64_d1024_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_fft_fft_params_s_fu_224_xk_din,
        if_full_n => fft_stream_out_full_n,
        if_write => fft_stream_out_write,
        if_dout => fft_stream_out_dout,
        if_empty_n => fft_stream_out_empty_n,
        if_read => fft_stream_out_read);

    fft_stream_config_fifo_U : component gcc_phat_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => fft_stream_config_din,
        if_full_n => fft_stream_config_full_n,
        if_write => fft_stream_config_write,
        if_dout => fft_stream_config_dout,
        if_empty_n => fft_stream_config_empty_n,
        if_read => fft_stream_config_read);

    fft_stream_status_fifo_U : component gcc_phat_fifo_w8_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => grp_fft_fft_params_s_fu_224_status_data_V_din,
        if_full_n => fft_stream_status_full_n,
        if_write => fft_stream_status_write,
        if_dout => fft_stream_status_dout,
        if_empty_n => fft_stream_status_empty_n,
        if_read => fft_stream_status_read);

    regslice_both_stream_in_V_data_V_U : component gcc_phat_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => stream_in_TDATA,
        vld_in => stream_in_TVALID,
        ack_in => regslice_both_stream_in_V_data_V_U_ack_in,
        data_out => stream_in_TDATA_int_regslice,
        vld_out => stream_in_TVALID_int_regslice,
        ack_out => stream_in_TREADY_int_regslice,
        apdone_blk => regslice_both_stream_in_V_data_V_U_apdone_blk);

    regslice_both_stream_out_V_data_V_U : component gcc_phat_regslice_both
    generic map (
        DataWidth => 48)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => stream_out_TDATA_int_regslice,
        vld_in => stream_out_TVALID_int_regslice,
        ack_in => stream_out_TREADY_int_regslice,
        data_out => stream_out_TDATA,
        vld_out => regslice_both_stream_out_V_data_V_U_vld_out,
        ack_out => stream_out_TREADY,
        apdone_blk => regslice_both_stream_out_V_data_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_state23) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_fft_fft_params_s_fu_224_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_fft_fft_params_s_fu_224_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    grp_fft_fft_params_s_fu_224_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_fft_fft_params_s_fu_224_ap_ready = ap_const_logic_1)) then 
                    grp_fft_fft_params_s_fu_224_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_load_fu_218_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_load_fu_218_ap_start_reg <= ap_const_logic_0;
            else
                if (((not((i_load_fu_282_p1 = ap_const_lv2_0)) and not((i_load_fu_282_p1 = ap_const_lv2_1)) and (icmp_ln153_fu_285_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((i_load_fu_282_p1 = ap_const_lv2_0) and (icmp_ln153_fu_285_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((i_load_fu_282_p1 = ap_const_lv2_1) and (icmp_ln153_fu_285_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((fft_stream_config_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
                    grp_load_fu_218_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_load_fu_218_ap_ready = ap_const_logic_1)) then 
                    grp_load_fu_218_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
                    grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_ready = ap_const_logic_1)) then 
                    grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_ready = ap_const_logic_1)) then 
                    grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_start_reg <= ap_const_logic_0;
            else
                if (((fft_stream_status_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                    grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_ready = ap_const_logic_1)) then 
                    grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state14_ignore_call3) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
                    grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_ready = ap_const_logic_1)) then 
                    grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_2_fu_96_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_2_fu_96 <= ap_const_lv2_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state11_on_subcall_done) or (fft_stream_config_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
                i_2_fu_96 <= add_ln154_reg_374;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                add_ln154_reg_374 <= add_ln154_fu_291_p2;
                i_reg_367 <= i_2_fu_96;
                    zext_ln153_reg_379(1 downto 0) <= zext_ln153_fu_297_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                delays_data_load_reg_389 <= delays_data_q0;
            end if;
        end if;
    end process;
    zext_ln153_reg_379(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state22, ap_CS_fsm_state23, ap_CS_fsm_state10, grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_done, grp_load_fu_218_ap_done, grp_fft_fft_params_s_fu_224_ap_done, ap_CS_fsm_state7, ap_CS_fsm_state13, ap_CS_fsm_state17, grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_done, grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_done, grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state4, fft_stream_config_full_n, icmp_ln153_fu_285_p2, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state8, fft_stream_status_empty_n, ap_CS_fsm_state9, ap_CS_fsm_state14, ap_CS_fsm_state15, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_block_state11_on_subcall_done, ap_block_state1, ap_block_state14, ap_block_state23, stream_out_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_boolean_0 = ap_block_state1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((fft_stream_config_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_load_fu_218_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_fft_fft_params_s_fu_224_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if (((fft_stream_status_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                if (((icmp_ln153_fu_285_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state21;
                end if;
            when ap_ST_fsm_state11 => 
                if ((not(((ap_const_boolean_1 = ap_block_state11_on_subcall_done) or (fft_stream_config_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_fft_fft_params_s_fu_224_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                if (((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                if (((grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((grp_fft_fft_params_s_fu_224_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state17))) then
                    ap_NS_fsm <= ap_ST_fsm_state18;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                if (((grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state19))) then
                    ap_NS_fsm <= ap_ST_fsm_state20;
                else
                    ap_NS_fsm <= ap_ST_fsm_state19;
                end if;
            when ap_ST_fsm_state20 => 
                if (((fft_stream_status_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state20;
                end if;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                if (((stream_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then
                    ap_NS_fsm <= ap_ST_fsm_state23;
                else
                    ap_NS_fsm <= ap_ST_fsm_state22;
                end if;
            when ap_ST_fsm_state23 => 
                if (((ap_const_boolean_0 = ap_block_state23) and (ap_const_logic_1 = ap_CS_fsm_state23))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln154_fu_291_p2 <= std_logic_vector(unsigned(i_2_fu_96) + unsigned(ap_const_lv2_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(fft_stream_config_full_n, ap_block_state11_on_subcall_done)
    begin
        if (((ap_const_boolean_1 = ap_block_state11_on_subcall_done) or (fft_stream_config_full_n = ap_const_logic_0))) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_fft_fft_params_s_fu_224_ap_done)
    begin
        if ((grp_fft_fft_params_s_fu_224_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state14_blk_assign_proc : process(ap_block_state14)
    begin
        if ((ap_const_boolean_1 = ap_block_state14)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state15_blk_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_done)
    begin
        if ((grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;

    ap_ST_fsm_state17_blk_assign_proc : process(grp_fft_fft_params_s_fu_224_ap_done)
    begin
        if ((grp_fft_fft_params_s_fu_224_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state17_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state17_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state18_blk <= ap_const_logic_0;

    ap_ST_fsm_state19_blk_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_done)
    begin
        if ((grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state19_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state19_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1)
    begin
        if ((ap_const_boolean_1 = ap_block_state1)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state20_blk_assign_proc : process(fft_stream_status_empty_n)
    begin
        if ((fft_stream_status_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state20_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state20_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state21_blk <= ap_const_logic_0;

    ap_ST_fsm_state22_blk_assign_proc : process(stream_out_TREADY_int_regslice)
    begin
        if ((stream_out_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state22_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state22_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state23_blk_assign_proc : process(ap_block_state23)
    begin
        if ((ap_const_boolean_1 = ap_block_state23)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_done)
    begin
        if ((grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(fft_stream_config_full_n)
    begin
        if ((fft_stream_config_full_n = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(grp_load_fu_218_ap_done)
    begin
        if ((grp_load_fu_218_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_fft_fft_params_s_fu_224_ap_done)
    begin
        if ((grp_fft_fft_params_s_fu_224_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(fft_stream_status_empty_n)
    begin
        if ((fft_stream_status_empty_n = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_done)
    begin
        if ((grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_block_state11_on_subcall_done_assign_proc : process(i_reg_367, grp_load_fu_218_ap_done, ap_predicate_op80_call_state11)
    begin
                ap_block_state11_on_subcall_done <= (((ap_predicate_op80_call_state11 = ap_const_boolean_1) and (grp_load_fu_218_ap_done = ap_const_logic_0)) or ((i_reg_367 = ap_const_lv2_0) and (grp_load_fu_218_ap_done = ap_const_logic_0)) or ((i_reg_367 = ap_const_lv2_1) and (grp_load_fu_218_ap_done = ap_const_logic_0)));
    end process;


    ap_block_state14_assign_proc : process(fft_stream_config_full_n, fft_stream_status_empty_n)
    begin
                ap_block_state14 <= ((fft_stream_status_empty_n = ap_const_logic_0) or (fft_stream_config_full_n = ap_const_logic_0));
    end process;


    ap_block_state14_ignore_call3_assign_proc : process(fft_stream_config_full_n, fft_stream_status_empty_n)
    begin
                ap_block_state14_ignore_call3 <= ((fft_stream_status_empty_n = ap_const_logic_0) or (fft_stream_config_full_n = ap_const_logic_0));
    end process;


    ap_block_state23_assign_proc : process(regslice_both_stream_out_V_data_V_U_apdone_blk, stream_out_TREADY_int_regslice)
    begin
                ap_block_state23 <= ((stream_out_TREADY_int_regslice = ap_const_logic_0) or (regslice_both_stream_out_V_data_V_U_apdone_blk = ap_const_logic_1));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state23, ap_block_state23)
    begin
        if (((ap_const_boolean_0 = ap_block_state23) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_predicate_op80_call_state11_assign_proc : process(i_reg_367)
    begin
                ap_predicate_op80_call_state11 <= (not((i_reg_367 = ap_const_lv2_0)) and not((i_reg_367 = ap_const_lv2_1)));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state23, ap_block_state23)
    begin
        if (((ap_const_boolean_0 = ap_block_state23) and (ap_const_logic_1 = ap_CS_fsm_state23))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    delays_data_address0_local_assign_proc : process(ap_CS_fsm_state10, zext_ln153_reg_379, ap_CS_fsm_state21, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            delays_data_address0_local <= ap_const_lv64_2(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            delays_data_address0_local <= zext_ln153_reg_379(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
            delays_data_address0_local <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            delays_data_address0_local <= "XX";
        end if; 
    end process;

    delays_data_address1 <= ap_const_lv64_1(2 - 1 downto 0);

    delays_data_ce0_local_assign_proc : process(ap_CS_fsm_state10, ap_CS_fsm_state21, fft_stream_status_empty_n, ap_CS_fsm_state20)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state10) or ((fft_stream_status_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20)))) then 
            delays_data_ce0_local <= ap_const_logic_1;
        else 
            delays_data_ce0_local <= ap_const_logic_0;
        end if; 
    end process;


    delays_data_ce1_local_assign_proc : process(ap_CS_fsm_state21)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state21)) then 
            delays_data_ce1_local <= ap_const_logic_1;
        else 
            delays_data_ce1_local <= ap_const_logic_0;
        end if; 
    end process;


    delays_data_we0_local_assign_proc : process(fft_stream_status_empty_n, ap_CS_fsm_state20)
    begin
        if (((fft_stream_status_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20))) then 
            delays_data_we0_local <= ap_const_logic_1;
        else 
            delays_data_we0_local <= ap_const_logic_0;
        end if; 
    end process;


    fft_stream_config_din_assign_proc : process(ap_CS_fsm_state4, fft_stream_config_full_n, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_block_state11_on_subcall_done, ap_block_state14)
    begin
        if (((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14))) then 
            fft_stream_config_din <= ap_const_lv8_0;
        elsif (((not(((ap_const_boolean_1 = ap_block_state11_on_subcall_done) or (fft_stream_config_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((fft_stream_config_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            fft_stream_config_din <= ap_const_lv8_1;
        else 
            fft_stream_config_din <= "XXXXXXXX";
        end if; 
    end process;


    fft_stream_config_read_assign_proc : process(grp_fft_fft_params_s_fu_224_config_ch_data_V_read, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            fft_stream_config_read <= grp_fft_fft_params_s_fu_224_config_ch_data_V_read;
        else 
            fft_stream_config_read <= ap_const_logic_0;
        end if; 
    end process;


    fft_stream_config_write_assign_proc : process(ap_CS_fsm_state4, fft_stream_config_full_n, ap_CS_fsm_state11, ap_CS_fsm_state14, ap_block_state11_on_subcall_done, ap_block_state14)
    begin
        if ((((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14)) or (not(((ap_const_boolean_1 = ap_block_state11_on_subcall_done) or (fft_stream_config_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((fft_stream_config_full_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            fft_stream_config_write <= ap_const_logic_1;
        else 
            fft_stream_config_write <= ap_const_logic_0;
        end if; 
    end process;


    fft_stream_in_din_assign_proc : process(i_reg_367, grp_load_fu_218_fft_stream_in_din, grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_in_din, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            fft_stream_in_din <= grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_in_din;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (not((i_reg_367 = ap_const_lv2_0)) and not((i_reg_367 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((i_reg_367 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((i_reg_367 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            fft_stream_in_din <= grp_load_fu_218_fft_stream_in_din;
        else 
            fft_stream_in_din <= grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_in_din;
        end if; 
    end process;


    fft_stream_in_read_assign_proc : process(grp_fft_fft_params_s_fu_224_xn_read, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            fft_stream_in_read <= grp_fft_fft_params_s_fu_224_xn_read;
        else 
            fft_stream_in_read <= ap_const_logic_0;
        end if; 
    end process;


    fft_stream_in_write_assign_proc : process(i_reg_367, grp_load_fu_218_fft_stream_in_write, grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_in_write, ap_CS_fsm_state5, ap_CS_fsm_state11, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            fft_stream_in_write <= grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_in_write;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (not((i_reg_367 = ap_const_lv2_0)) and not((i_reg_367 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((i_reg_367 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state11)) or ((i_reg_367 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state11)))) then 
            fft_stream_in_write <= grp_load_fu_218_fft_stream_in_write;
        else 
            fft_stream_in_write <= ap_const_logic_0;
        end if; 
    end process;


    fft_stream_out_read_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_fft_stream_out_read, grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_out_read, grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_fft_stream_out_read, ap_CS_fsm_state9, ap_CS_fsm_state15, ap_CS_fsm_state19)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state19)) then 
            fft_stream_out_read <= grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_fft_stream_out_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            fft_stream_out_read <= grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_fft_stream_out_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            fft_stream_out_read <= grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_fft_stream_out_read;
        else 
            fft_stream_out_read <= ap_const_logic_0;
        end if; 
    end process;


    fft_stream_out_write_assign_proc : process(grp_fft_fft_params_s_fu_224_xk_write, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            fft_stream_out_write <= grp_fft_fft_params_s_fu_224_xk_write;
        else 
            fft_stream_out_write <= ap_const_logic_0;
        end if; 
    end process;


    fft_stream_status_read_assign_proc : process(ap_CS_fsm_state8, fft_stream_status_empty_n, ap_CS_fsm_state14, ap_CS_fsm_state20, ap_block_state14)
    begin
        if ((((ap_const_boolean_0 = ap_block_state14) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((fft_stream_status_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state20)) or ((fft_stream_status_empty_n = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
            fft_stream_status_read <= ap_const_logic_1;
        else 
            fft_stream_status_read <= ap_const_logic_0;
        end if; 
    end process;


    fft_stream_status_write_assign_proc : process(grp_fft_fft_params_s_fu_224_status_data_V_write, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            fft_stream_status_write <= grp_fft_fft_params_s_fu_224_status_data_V_write;
        else 
            fft_stream_status_write <= ap_const_logic_0;
        end if; 
    end process;


    grp_fft_fft_params_s_fu_224_ap_ce_assign_proc : process(ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state12, ap_CS_fsm_state13, ap_CS_fsm_state16, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state16) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state12) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            grp_fft_fft_params_s_fu_224_ap_ce <= ap_const_logic_1;
        else 
            grp_fft_fft_params_s_fu_224_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fft_fft_params_s_fu_224_ap_start <= grp_fft_fft_params_s_fu_224_ap_start_reg;
    grp_load_fu_218_ap_start <= grp_load_fu_218_ap_start_reg;

    grp_load_fu_218_src_q0_assign_proc : process(i_reg_367, inputs_q0, inputs_1_q0, inputs_2_q0, inputs_3_q0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((not((i_reg_367 = ap_const_lv2_0)) and not((i_reg_367 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_load_fu_218_src_q0 <= inputs_3_q0;
        elsif (((i_reg_367 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_load_fu_218_src_q0 <= inputs_1_q0;
        elsif (((i_reg_367 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            grp_load_fu_218_src_q0 <= inputs_2_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_load_fu_218_src_q0 <= inputs_q0;
        else 
            grp_load_fu_218_src_q0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_start <= grp_run_Pipeline_VITIS_LOOP_115_1_fu_247_ap_start_reg;
    grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_start <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_ap_start_reg;
    grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_start <= grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_ap_start_reg;
    grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_start <= grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_ap_start_reg;
    i_load_fu_282_p1 <= i_2_fu_96;
    icmp_ln153_fu_285_p2 <= "1" when (i_2_fu_96 = ap_const_lv2_3) else "0";

    inputs_1_address0_assign_proc : process(i_reg_367, grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_address0, grp_load_fu_218_src_address0, ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if (((i_reg_367 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            inputs_1_address0 <= grp_load_fu_218_src_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_1_address0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_address0;
        else 
            inputs_1_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inputs_1_ce0_assign_proc : process(i_reg_367, grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_ce0, grp_load_fu_218_src_ce0, ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if (((i_reg_367 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            inputs_1_ce0 <= grp_load_fu_218_src_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_1_ce0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_ce0;
        else 
            inputs_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputs_1_we0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_1_we0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_1_we0;
        else 
            inputs_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inputs_2_address0_assign_proc : process(i_reg_367, grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_address0, grp_load_fu_218_src_address0, ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if (((i_reg_367 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            inputs_2_address0 <= grp_load_fu_218_src_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_2_address0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_address0;
        else 
            inputs_2_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inputs_2_ce0_assign_proc : process(i_reg_367, grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_ce0, grp_load_fu_218_src_ce0, ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if (((i_reg_367 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            inputs_2_ce0 <= grp_load_fu_218_src_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_2_ce0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_ce0;
        else 
            inputs_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputs_2_we0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_2_we0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_2_we0;
        else 
            inputs_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inputs_3_address0_assign_proc : process(i_reg_367, grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_address0, grp_load_fu_218_src_address0, ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if ((not((i_reg_367 = ap_const_lv2_0)) and not((i_reg_367 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            inputs_3_address0 <= grp_load_fu_218_src_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_3_address0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_address0;
        else 
            inputs_3_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inputs_3_ce0_assign_proc : process(i_reg_367, grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_ce0, grp_load_fu_218_src_ce0, ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if ((not((i_reg_367 = ap_const_lv2_0)) and not((i_reg_367 = ap_const_lv2_1)) and (ap_const_logic_1 = ap_CS_fsm_state11))) then 
            inputs_3_ce0 <= grp_load_fu_218_src_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_3_ce0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_ce0;
        else 
            inputs_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputs_3_we0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_3_we0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_3_we0;
        else 
            inputs_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    inputs_address0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_address0, grp_load_fu_218_src_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inputs_address0 <= grp_load_fu_218_src_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_address0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_address0;
        else 
            inputs_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    inputs_ce0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_ce0, grp_load_fu_218_src_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            inputs_ce0 <= grp_load_fu_218_src_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_ce0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_ce0;
        else 
            inputs_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputs_we0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inputs_we0 <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_inputs_we0;
        else 
            inputs_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reference_M_imag_address0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_address0, grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_imag_address0, ap_CS_fsm_state9, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            reference_M_imag_address0 <= grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_imag_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reference_M_imag_address0 <= grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_address0;
        else 
            reference_M_imag_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    reference_M_imag_ce0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_ce0, grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_imag_ce0, ap_CS_fsm_state9, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            reference_M_imag_ce0 <= grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_imag_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reference_M_imag_ce0 <= grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_ce0;
        else 
            reference_M_imag_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reference_M_imag_we0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reference_M_imag_we0 <= grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_imag_we0;
        else 
            reference_M_imag_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reference_M_real_address0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_address0, grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_real_address0, ap_CS_fsm_state9, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            reference_M_real_address0 <= grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_real_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reference_M_real_address0 <= grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_address0;
        else 
            reference_M_real_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    reference_M_real_ce0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_ce0, grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_real_ce0, ap_CS_fsm_state9, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            reference_M_real_ce0 <= grp_run_Pipeline_VITIS_LOOP_97_1_fu_239_reference_M_real_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reference_M_real_ce0 <= grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_ce0;
        else 
            reference_M_real_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reference_M_real_we0_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            reference_M_real_we0 <= grp_run_Pipeline_VITIS_LOOP_69_1_fu_232_reference_M_real_we0;
        else 
            reference_M_real_we0 <= ap_const_logic_0;
        end if; 
    end process;

    stream_in_TREADY <= regslice_both_stream_in_V_data_V_U_ack_in;

    stream_in_TREADY_int_regslice_assign_proc : process(grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_stream_in_TREADY, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            stream_in_TREADY_int_regslice <= grp_run_Pipeline_VITIS_LOOP_137_1_fu_208_stream_in_TREADY;
        else 
            stream_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    stream_out_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state22, ap_CS_fsm_state23, stream_out_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            stream_out_TDATA_blk_n <= stream_out_TREADY_int_regslice;
        else 
            stream_out_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_out_TDATA_int_regslice <= ((delays_data_q0 & delays_data_q1) & delays_data_load_reg_389);
    stream_out_TVALID <= regslice_both_stream_out_V_data_V_U_vld_out;

    stream_out_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state22, stream_out_TREADY_int_regslice)
    begin
        if (((stream_out_TREADY_int_regslice = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state22))) then 
            stream_out_TVALID_int_regslice <= ap_const_logic_1;
        else 
            stream_out_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln153_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_2_fu_96),64));
end behav;
