Clock domains failing timing
+--------+---------------+-----------------------------------------------------------------------------------------------------------+-----------------------+-----------------+
; Slack  ; End Point TNS ; Clock                                                                                                     ; Operating conditions  ; Timing analysis ;
+--------+---------------+-----------------------------------------------------------------------------------------------------------+-----------------------+-----------------+
; -0.070 ; -1.000        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; Slow 1100mV 0C Model  ; Hold            ;
; -0.056 ; -0.688        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; Slow 1100mV 85C Model ; Hold            ;
; -0.012 ; -0.112        ; the_system|acl_iface|acl_kernel_clk|kernel_pll|altera_pll_i|cyclonev_pll|counter[0].output_counter|divclk ; Fast 1100mV 0C Model  ; Hold            ;
+--------+---------------+-----------------------------------------------------------------------------------------------------------+-----------------------+-----------------+
