\hypertarget{sim_2process_8hh}{
\section{sim/process.hh}
\label{sim_2process_8hh}\index{sim/process.hh@{sim/process.hh}}
}
{\ttfamily \#include $<$string$>$}\par
{\ttfamily \#include $<$vector$>$}\par
{\ttfamily \#include \char`\"{}arch/registers.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/statistics.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}base/types.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}config/the\_\-isa.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}mem/se\_\-translating\_\-port\_\-proxy.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/sim\_\-object.hh\char`\"{}}\par
{\ttfamily \#include \char`\"{}sim/syscallreturn.hh\char`\"{}}\par
\subsection*{構成}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structAuxVector}{AuxVector$<$ IntType $>$}
\item 
class \hyperlink{classProcess}{Process}
\item 
struct \hyperlink{structProcess_1_1WaitRec}{WaitRec}
\item 
class \hyperlink{classProcess_1_1FdMap}{FdMap}
\item 
class \hyperlink{classLiveProcess}{LiveProcess}
\end{DoxyCompactItemize}
