I 000044 55 982           1688247918647 ALU
(_unit VHDL(alu 0 5(alu 0 14))
	(_version vef)
	(_time 1688247918648 2023.07.02 02:15:18)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code fba8ababfaadaaedfba9b8a0affdfafda8fcfefdfa)
	(_ent
		(_time 1688247733771)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int in2 0 0 8(_ent(_in))))
		(_port(_int cmd -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int result_sig 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
			(line__28(_arch 1 0 28(_assignment(_alias((result)(result_sig)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(16843009 257)
	)
	(_model . ALU 2 -1)
)
I 000044 55 982           1688248064986 ALU
(_unit VHDL(alu 0 5(alu 0 14))
	(_version vef)
	(_time 1688248064987 2023.07.02 02:17:44)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a4a0a3f3f3f2f5b2a4f1e7fff0a2a5a2f7a3a1a2a5)
	(_ent
		(_time 1688247733771)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int in2 0 0 8(_ent(_in))))
		(_port(_int cmd -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int result_sig 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((result)(result_sig)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(16843009 257)
	)
	(_model . ALU 2 -1)
)
I 000056 55 1267          1688248079495 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688248079496 2023.07.02 02:17:59)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 40431742131611551544541a134641461347454516)
	(_ent
		(_time 1688248067264)
	)
	(_comp
		(ALU
			(_object
				(_port(_int in1 0 0 14(_ent (_in))))
				(_port(_int in2 0 0 15(_ent (_in))))
				(_port(_int cmd -1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((in1)(in1))
			((in2)(in2))
			((cmd)(cmd))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int in1 1 0 21(_arch(_uni))))
		(_sig(_int in2 1 0 22(_arch(_uni))))
		(_sig(_int cmd -1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 770)
		(33686018 515)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 380 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 54 (alu_tb))
	(_version vef)
	(_time 1688248079499 2023.07.02 02:17:59)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 40421242451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_1164)))
)
I 000044 55 982           1688248082633 ALU
(_unit VHDL(alu 0 5(alu 0 14))
	(_version vef)
	(_time 1688248082634 2023.07.02 02:18:02)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 8080d38ed3d6d19680d5c3dbd4868186d387858681)
	(_ent
		(_time 1688247733771)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int in2 0 0 8(_ent(_in))))
		(_port(_int cmd -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int result_sig 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((result)(result_sig)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(16843009 257)
	)
	(_model . ALU 2 -1)
)
I 000056 55 1267          1688248082836 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688248082837 2023.07.02 02:18:02)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4b4b19494a1d1a5e1e4f5f11184d4a4d184c4e4e1d)
	(_ent
		(_time 1688248067264)
	)
	(_comp
		(ALU
			(_object
				(_port(_int in1 0 0 14(_ent (_in))))
				(_port(_int in2 0 0 15(_ent (_in))))
				(_port(_int cmd -1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((in1)(in1))
			((in2)(in2))
			((cmd)(cmd))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int in1 1 0 21(_arch(_uni))))
		(_sig(_int in2 1 0 22(_arch(_uni))))
		(_sig(_int cmd -1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 770)
		(33686018 515)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 380 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 54 (alu_tb))
	(_version vef)
	(_time 1688248082840 2023.07.02 02:18:02)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 4b4a1c491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1267          1688248120666 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688248120667 2023.07.02 02:18:40)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 11171016434740044415054b421710174216141447)
	(_ent
		(_time 1688248067264)
	)
	(_comp
		(ALU
			(_object
				(_port(_int in1 0 0 14(_ent (_in))))
				(_port(_int in2 0 0 15(_ent (_in))))
				(_port(_int cmd -1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((in1)(in1))
			((in2)(in2))
			((cmd)(cmd))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int in1 1 0 21(_arch(_uni))))
		(_sig(_int in2 1 0 22(_arch(_uni))))
		(_sig(_int cmd -1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 771)
		(33686018 770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 380 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 54 (alu_tb))
	(_version vef)
	(_time 1688248120670 2023.07.02 02:18:40)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 11161516154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_1164)))
)
I 000044 55 982           1688248122288 ALU
(_unit VHDL(alu 0 5(alu 0 14))
	(_version vef)
	(_time 1688248122289 2023.07.02 02:18:42)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code 686e6f68333e397e683d2b333c6e696e3b6f6d6e69)
	(_ent
		(_time 1688247733771)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int in2 0 0 8(_ent(_in))))
		(_port(_int cmd -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int result_sig 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((result)(result_sig)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(16843009 257)
	)
	(_model . ALU 2 -1)
)
I 000056 55 1267          1688248122519 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688248122520 2023.07.02 02:18:42)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 525454510304034707564608015453540155575704)
	(_ent
		(_time 1688248067264)
	)
	(_comp
		(ALU
			(_object
				(_port(_int in1 0 0 14(_ent (_in))))
				(_port(_int in2 0 0 15(_ent (_in))))
				(_port(_int cmd -1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((in1)(in1))
			((in2)(in2))
			((cmd)(cmd))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int in1 1 0 21(_arch(_uni))))
		(_sig(_int in2 1 0 22(_arch(_uni))))
		(_sig(_int cmd -1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 771)
		(33686018 770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000036 55 380 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 54 (alu_tb))
	(_version vef)
	(_time 1688248122523 2023.07.02 02:18:42)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 5255515155040545565340080654075451545a5704)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1174          1688249953176 MRegester
(_unit VHDL(mregester 0 5(mregester 0 16))
	(_version vef)
	(_time 1688249953177 2023.07.02 02:49:13)
	(_source(\../src/MRegester.vhd\))
	(_parameters tan)
	(_code 520200505205034457524709005556545755505406)
	(_ent
		(_time 1688249876951)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_port(_int ZR -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int Reg 1 0 19(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__35(_arch 1 0 35(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(5)))))
			(line__37(_arch 2 0 37(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . MRegester 3 -1)
)
I 000050 55 1174          1688249963204 MRegester
(_unit VHDL(mregester 0 5(mregester 0 16))
	(_version vef)
	(_time 1688249963205 2023.07.02 02:49:23)
	(_source(\../src/MRegester.vhd\))
	(_parameters tan)
	(_code 8186818e82d6d097848294dad386858784868387d5)
	(_ent
		(_time 1688249876951)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_port(_int ZR -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int Reg 1 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . MRegester 3 -1)
)
I 000056 55 1441          1688250163074 TB_ARCHITECTURE
(_unit VHDL(mregester_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688250163075 2023.07.02 02:52:43)
	(_source(\../src/TestBench/mregester_TB.vhd\))
	(_parameters tan)
	(_code 3d3938396b6a6c2b3e3b28666f3a393b383a3f386b)
	(_ent
		(_time 1688250163072)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 0 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int ROUT 0 0 17(_ent (_out))))
				(_port(_int ZR -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp MRegester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((ROUT)(ROUT))
			((ZR)(ZR))
		)
		(_use(_ent . MRegester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 22(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 22(_arch(_uni))))
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int ROUT 1 0 26(_arch(_uni))))
		(_sig(_int ZR -1 0 27(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)))))
			(line__52(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(33686018 514)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000042 55 412 0 testbench_for_mregester
(_configuration VHDL (testbench_for_mregester 0 67 (mregester_tb))
	(_version vef)
	(_time 1688250163078 2023.07.02 02:52:43)
	(_source(\../src/TestBench/mregester_TB.vhd\))
	(_parameters tan)
	(_code 3d3868386c6b6a2a393c2f67693b683b3e3b35386b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRegester mregester
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000050 55 1174          1688250166334 MRegester
(_unit VHDL(mregester 0 5(mregester 0 16))
	(_version vef)
	(_time 1688250166335 2023.07.02 02:52:46)
	(_source(\../src/MRegester.vhd\))
	(_parameters tan)
	(_code f9fcaba8f2aea8effcfaeca2abfefdfffcfefbffad)
	(_ent
		(_time 1688249876951)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_port(_int ZR -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int Reg 1 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . MRegester 3 -1)
)
V 000056 55 1441          1688250166537 TB_ARCHITECTURE
(_unit VHDL(mregester_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688250166538 2023.07.02 02:52:46)
	(_source(\../src/TestBench/mregester_TB.vhd\))
	(_parameters tan)
	(_code c4c19790c29395d2c7c2d19f96c3c0c2c1c3c6c192)
	(_ent
		(_time 1688250163071)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 0 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int ROUT 0 0 17(_ent (_out))))
				(_port(_int ZR -1 0 18(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 34(_comp MRegester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((ROUT)(ROUT))
			((ZR)(ZR))
		)
		(_use(_ent . MRegester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 22(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 22(_arch(_uni))))
		(_sig(_int CLK -1 0 23(_arch(_uni))))
		(_sig(_int LD -1 0 24(_arch(_uni))))
		(_sig(_int ROUT 1 0 26(_arch(_uni))))
		(_sig(_int ZR -1 0 27(_arch(_uni))))
		(_prcs
			(line__44(_arch 0 0 44(_prcs(_wait_for)(_trgt(1)))))
			(line__52(_arch 1 0 52(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(33686018 514)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000042 55 412 0 testbench_for_mregester
(_configuration VHDL (testbench_for_mregester 0 67 (mregester_tb))
	(_version vef)
	(_time 1688250166541 2023.07.02 02:52:46)
	(_source(\../src/TestBench/mregester_TB.vhd\))
	(_parameters tan)
	(_code c4c0c791c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . MRegester mregester
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000052 55 1182          1688250325354 IR_Regester
(_unit VHDL(ir_regester 0 5(ir_regester 0 16))
	(_version vef)
	(_time 1688250325355 2023.07.02 02:55:25)
	(_source(\../src/IR_Regester.vhd\))
	(_parameters tan)
	(_code 2d7a20287b792f3a2d2e38777b2b282a2e2a292b28)
	(_ent
		(_time 1688250325352)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_port(_int ZR -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int Reg 1 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . IR_Regester 3 -1)
)
I 000052 55 1087          1688250348237 IR_Regester
(_unit VHDL(ir_regester 0 5(ir_regester 0 16))
	(_version vef)
	(_time 1688250348238 2023.07.02 02:55:48)
	(_source(\../src/IR_Regester.vhd\))
	(_parameters tan)
	(_code 92c2cf9c92c69085929787c8c49497959195969497)
	(_ent
		(_time 1688250325351)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_port(_int ZR -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int Reg 1 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . IR_Regester 2 -1)
)
I 000052 55 1047          1688250355009 IR_Regester
(_unit VHDL(ir_regester 0 5(ir_regester 0 16))
	(_version vef)
	(_time 1688250355010 2023.07.02 02:55:55)
	(_source(\../src/IR_Regester.vhd\))
	(_parameters tan)
	(_code 05020402025107120500105f530300020602010300)
	(_ent
		(_time 1688250355007)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int Reg 1 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . IR_Regester 2 -1)
)
I 000056 55 1353          1688250546437 TB_ARCHITECTURE
(_unit VHDL(ir_regester_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688250546438 2023.07.02 02:59:06)
	(_source(\../src/TestBench/ir_regester_TB.vhd\))
	(_parameters tan)
	(_code c9cfc39dc29dcbdec89bdc939fcfcccecacecdcfcc)
	(_ent
		(_time 1688250546435)
	)
	(_comp
		(IR_Regester
			(_object
				(_port(_int RIN 0 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int ROUT 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp IR_Regester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((ROUT)(ROUT))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 21(_arch(_uni))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int LD -1 0 23(_arch(_uni))))
		(_sig(_int ROUT 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)))))
			(line__49(_arch 1 0 49(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(33686018 514)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 422 0 testbench_for_ir_regester
(_configuration VHDL (testbench_for_ir_regester 0 64 (ir_regester_tb))
	(_version vef)
	(_time 1688250546441 2023.07.02 02:59:06)
	(_source(\../src/TestBench/ir_regester_TB.vhd\))
	(_parameters tan)
	(_code c9cece9cc59f9edecdc8db939dcf9ccfcacfc1cc9f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . IR_Regester ir_regester
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000052 55 1047          1688250548245 IR_Regester
(_unit VHDL(ir_regester 0 5(ir_regester 0 16))
	(_version vef)
	(_time 1688250548246 2023.07.02 02:59:08)
	(_source(\../src/IR_Regester.vhd\))
	(_parameters tan)
	(_code dbdd83888b8fd9ccdbdece818ddddedcd8dcdfddde)
	(_ent
		(_time 1688250355006)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int Reg 1 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . IR_Regester 2 -1)
)
I 000056 55 1353          1688250548465 TB_ARCHITECTURE
(_unit VHDL(ir_regester_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688250548466 2023.07.02 02:59:08)
	(_source(\../src/TestBench/ir_regester_TB.vhd\))
	(_parameters tan)
	(_code b5b3eee0b2e1b7a2b4e7a0efe3b3b0b2b6b2b1b3b0)
	(_ent
		(_time 1688250546434)
	)
	(_comp
		(IR_Regester
			(_object
				(_port(_int RIN 0 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int ROUT 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp IR_Regester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((ROUT)(ROUT))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 21(_arch(_uni))))
		(_sig(_int CLK -1 0 22(_arch(_uni))))
		(_sig(_int LD -1 0 23(_arch(_uni))))
		(_sig(_int ROUT 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(1)))))
			(line__49(_arch 1 0 49(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 771)
		(33686018 514)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 422 0 testbench_for_ir_regester
(_configuration VHDL (testbench_for_ir_regester 0 64 (ir_regester_tb))
	(_version vef)
	(_time 1688250548469 2023.07.02 02:59:08)
	(_source(\../src/TestBench/ir_regester_TB.vhd\))
	(_parameters tan)
	(_code b5b2e3e1b5e3e2a2b1b4a7efe1b3e0b3b6b3bdb0e3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . IR_Regester ir_regester
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000052 55 1182          1688250628993 PC_Regester
(_unit VHDL(pc_regester 0 5(pc_regester 0 16))
	(_version vef)
	(_time 1688250628994 2023.07.02 03:00:28)
	(_source(\../src/PC_Regester.vhd\))
	(_parameters tan)
	(_code 45464347431147524546501f134340424642414340)
	(_ent
		(_time 1688250628991)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_port(_int ZR -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int Reg 1 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . PC_Regester 3 -1)
)
V 000050 55 1148          1688250903196 MRegester
(_unit VHDL(mregester 0 5(mregester 0 16))
	(_version vef)
	(_time 1688250903197 2023.07.02 03:05:03)
	(_source(\../src/MRegester.vhd\))
	(_parameters tan)
	(_code 60613161623731766563753b326764666567626634)
	(_ent
		(_time 1688250903194)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_port(_int ZR -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int Reg 1 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(5))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(5)))))
			(line__36(_arch 2 0 36(_assignment(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 514)
	)
	(_model . MRegester 3 -1)
)
I 000052 55 1021          1688250905176 IR_Regester
(_unit VHDL(ir_regester 0 5(ir_regester 0 16))
	(_version vef)
	(_time 1688250905177 2023.07.02 03:05:05)
	(_source(\../src/IR_Regester.vhd\))
	(_parameters tan)
	(_code 1d1c401b4b491f0a1d1808474b1b181a1e1a191b18)
	(_ent
		(_time 1688250905160)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int Reg 1 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((ROUT)(Reg)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . IR_Regester 2 -1)
)
I 000052 55 1175          1688251067482 PC_Regester
(_unit VHDL(pc_regester 0 5(pc_regester 0 15))
	(_version vef)
	(_time 1688251067483 2023.07.02 03:07:47)
	(_source(\../src/PC_Regester.vhd\))
	(_parameters tan)
	(_code 1d4c1a1a4a491f0a1d4a08474b1b181a1e1a191b18)
	(_ent
		(_time 1688250906875)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int INC -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 9(_ent(_in)(_event))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_sig(_int Reg 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(6))(_sens(1)(4)(6)(0)(2)(3))(_dssslsensitivity 2))))
			(line__39(_arch 1 0 39(_assignment(_alias((ROUT)(Reg)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . PC_Regester 2 -1)
)
V 000052 55 1019          1688251114438 IR_Regester
(_unit VHDL(ir_regester 0 5(ir_regester 0 16))
	(_version vef)
	(_time 1688251114439 2023.07.02 03:08:34)
	(_source(\../src/IR_Regester.vhd\))
	(_parameters tan)
	(_code 89ded58682dd8b9e898c9cd3df8f8c8e8a8e8d8f8c)
	(_ent
		(_time 1688250905159)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 1 0 19(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(4))(_sens(1)(0)(2))(_dssslsensitivity 1))))
			(line__34(_arch 1 0 34(_assignment(_alias((ROUT)(IR)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . IR_Regester 2 -1)
)
I 000056 55 1269          1688251150215 TB_ARCHITECTURE
(_unit VHDL(ir_regester_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688251150216 2023.07.02 03:09:10)
	(_source(\../src/TestBench/ir_regester_TB.vhd\))
	(_parameters tan)
	(_code 44411c47421046534546511e124241434743404241)
	(_ent
		(_time 1688251150213)
	)
	(_comp
		(IR_Regester
			(_object
				(_port(_int RIN 0 0 13(_ent (_in))))
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 15(_ent (_in))))
				(_port(_int ROUT 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp IR_Regester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((ROUT)(ROUT))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int LD -1 0 22(_arch(_uni))))
		(_sig(_int ROUT 1 0 24(_arch(_uni))))
		(_prcs
			(line__40(_arch 0 0 40(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 771)
		(33686018 514)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 396 0 testbench_for_ir_regester
(_configuration VHDL (testbench_for_ir_regester 0 55 (ir_regester_tb))
	(_version vef)
	(_time 1688251150229 2023.07.02 03:09:10)
	(_source(\../src/TestBench/ir_regester_TB.vhd\))
	(_parameters tan)
	(_code 54500157550203435055460e0052015257525c5102)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . IR_Regester ir_regester
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 1173          1688251176002 PC_Regester
(_unit VHDL(pc_regester 0 5(pc_regester 0 15))
	(_version vef)
	(_time 1688251176003 2023.07.02 03:09:35)
	(_source(\../src/PC_Regester.vhd\))
	(_parameters tan)
	(_code fff1aaafaaabfde8ffa8eaa5a9f9faf8fcf8fbf9fa)
	(_ent
		(_time 1688250906875)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int INC -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 9(_ent(_in)(_event))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(6))(_sens(1)(4)(6)(0)(2)(3))(_dssslsensitivity 2))))
			(line__39(_arch 1 0 39(_assignment(_alias((ROUT)(PC)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . PC_Regester 2 -1)
)
I 000056 55 1504          1688251372579 TB_ARCHITECTURE
(_unit VHDL(pc_regester_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688251372580 2023.07.02 03:12:52)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code e0eeb5b3e3b4e2f7e6e2f5bab6e6e5e7e3e7e4e6e5)
	(_ent
		(_time 1688251372577)
	)
	(_comp
		(PC_Regester
			(_object
				(_port(_int RIN 0 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int INC -1 0 17(_ent (_in))))
				(_port(_int CLR -1 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Regester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 23(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int LD -1 0 25(_arch(_uni))))
		(_sig(_int INC -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 422 0 testbench_for_pc_regester
(_configuration VHDL (testbench_for_pc_regester 0 71 (pc_regester_tb))
	(_version vef)
	(_time 1688251372583 2023.07.02 03:12:52)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code e0eeb1b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Regester pc_regester
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000052 55 1173          1688251374435 PC_Regester
(_unit VHDL(pc_regester 0 5(pc_regester 0 15))
	(_version vef)
	(_time 1688251374436 2023.07.02 03:12:54)
	(_source(\../src/PC_Regester.vhd\))
	(_parameters tan)
	(_code 20762624237422372077357a762625272327242625)
	(_ent
		(_time 1688250906875)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int INC -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 9(_ent(_in)(_event))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(6))(_sens(1)(4)(6)(0)(2)(3))(_dssslsensitivity 2))))
			(line__39(_arch 1 0 39(_assignment(_alias((ROUT)(PC)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . PC_Regester 2 -1)
)
I 000056 55 1504          1688251374654 TB_ARCHITECTURE
(_unit VHDL(pc_regester_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688251374655 2023.07.02 03:12:54)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code fbadfdabaaaff9ecfdf9eea1adfdfefcf8fcfffdfe)
	(_ent
		(_time 1688251372576)
	)
	(_comp
		(PC_Regester
			(_object
				(_port(_int RIN 0 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int INC -1 0 17(_ent (_in))))
				(_port(_int CLR -1 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Regester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 23(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int LD -1 0 25(_arch(_uni))))
		(_sig(_int INC -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(0)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000044 55 422 0 testbench_for_pc_regester
(_configuration VHDL (testbench_for_pc_regester 0 71 (pc_regester_tb))
	(_version vef)
	(_time 1688251374658 2023.07.02 03:12:54)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code fbadf9abacadacecfffae9a1affdaefdf8fdf3fead)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Regester pc_regester
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1561          1688251453913 TB_ARCHITECTURE
(_unit VHDL(pc_regester_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688251453914 2023.07.02 03:14:13)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code 9bc8c894cacf998c9dce8ec1cd9d9e9c989c9f9d9e)
	(_ent
		(_time 1688251372576)
	)
	(_comp
		(PC_Regester
			(_object
				(_port(_int RIN 0 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int INC -1 0 17(_ent (_in))))
				(_port(_int CLR -1 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Regester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 23(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int LD -1 0 25(_arch(_uni))))
		(_sig(_int INC -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(line__55(_arch 1 0 55(_prcs(_wait_for)(_trgt(0)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 422 0 testbench_for_pc_regester
(_configuration VHDL (testbench_for_pc_regester 0 79 (pc_regester_tb))
	(_version vef)
	(_time 1688251453917 2023.07.02 03:14:13)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code 9bc8cc94cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Regester pc_regester
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1561          1688251471853 TB_ARCHITECTURE
(_unit VHDL(pc_regester_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688251471854 2023.07.02 03:14:31)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code afaaadf8fafbadb8a9ffbaf5f9a9aaa8aca8aba9aa)
	(_ent
		(_time 1688251372576)
	)
	(_comp
		(PC_Regester
			(_object
				(_port(_int RIN 0 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int INC -1 0 17(_ent (_in))))
				(_port(_int CLR -1 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Regester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 23(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int LD -1 0 25(_arch(_uni))))
		(_sig(_int INC -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(line__55(_arch 1 0 55(_prcs(_wait_for)(_trgt(0)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 422 0 testbench_for_pc_regester
(_configuration VHDL (testbench_for_pc_regester 0 82 (pc_regester_tb))
	(_version vef)
	(_time 1688251471857 2023.07.02 03:14:31)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code afaaa9f8fcf9f8b8abaebdf5fba9faa9aca9a7aaf9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Regester pc_regester
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000052 55 1173          1688251473725 PC_Regester
(_unit VHDL(pc_regester 0 5(pc_regester 0 15))
	(_version vef)
	(_time 1688251473726 2023.07.02 03:14:33)
	(_source(\../src/PC_Regester.vhd\))
	(_parameters tan)
	(_code fffaf6afaaabfde8ffa8eaa5a9f9faf8fcf8fbf9fa)
	(_ent
		(_time 1688250906875)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int INC -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 9(_ent(_in)(_event))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(6))(_sens(1)(4)(6)(0)(2)(3))(_dssslsensitivity 2))))
			(line__39(_arch 1 0 39(_assignment(_alias((ROUT)(PC)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . PC_Regester 2 -1)
)
I 000056 55 1561          1688251473943 TB_ARCHITECTURE
(_unit VHDL(pc_regester_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688251473944 2023.07.02 03:14:33)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code d9dc888bd38ddbcedf89cc838fdfdcdedadedddfdc)
	(_ent
		(_time 1688251372576)
	)
	(_comp
		(PC_Regester
			(_object
				(_port(_int RIN 0 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int INC -1 0 17(_ent (_in))))
				(_port(_int CLR -1 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Regester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 23(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int LD -1 0 25(_arch(_uni))))
		(_sig(_int INC -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(line__55(_arch 1 0 55(_prcs(_wait_for)(_trgt(0)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 422 0 testbench_for_pc_regester
(_configuration VHDL (testbench_for_pc_regester 0 82 (pc_regester_tb))
	(_version vef)
	(_time 1688251473947 2023.07.02 03:14:33)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code d9dc8c8bd58f8eceddd8cb838ddf8cdfdadfd1dc8f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Regester pc_regester
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1561          1688251550468 TB_ARCHITECTURE
(_unit VHDL(pc_regester_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688251550469 2023.07.02 03:15:50)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code c0c2c595c394c2d7c7c4d59a96c6c5c7c3c7c4c6c5)
	(_ent
		(_time 1688251372576)
	)
	(_comp
		(PC_Regester
			(_object
				(_port(_int RIN 0 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int INC -1 0 17(_ent (_in))))
				(_port(_int CLR -1 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Regester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 23(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int LD -1 0 25(_arch(_uni))))
		(_sig(_int INC -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(line__55(_arch 1 0 55(_prcs(_wait_for)(_trgt(0)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000044 55 422 0 testbench_for_pc_regester
(_configuration VHDL (testbench_for_pc_regester 0 85 (pc_regester_tb))
	(_version vef)
	(_time 1688251550472 2023.07.02 03:15:50)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code c0c2c195c59697d7c4c1d29a94c695c6c3c6c8c596)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Regester pc_regester
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000052 55 1173          1688251552184 PC_Regester
(_unit VHDL(pc_regester 0 5(pc_regester 0 15))
	(_version vef)
	(_time 1688251552185 2023.07.02 03:15:52)
	(_source(\../src/PC_Regester.vhd\))
	(_parameters tan)
	(_code 74762775732076637423612e227271737773707271)
	(_ent
		(_time 1688250906875)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int RIN 0 0 7(_ent(_in))))
		(_port(_int CLK -1 0 8(_ent(_in)(_event))))
		(_port(_int LD -1 0 9(_ent(_in))))
		(_port(_int INC -1 0 9(_ent(_in))))
		(_port(_int CLR -1 0 9(_ent(_in)(_event))))
		(_port(_int ROUT 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_sig(_int PC 1 0 18(_arch(_uni))))
		(_prcs
			(line__23(_arch 0 0 23(_prcs(_trgt(6))(_sens(1)(4)(6)(0)(2)(3))(_dssslsensitivity 2))))
			(line__39(_arch 1 0 39(_assignment(_alias((ROUT)(PC)))(_trgt(5))(_sens(6)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
	)
	(_model . PC_Regester 2 -1)
)
V 000056 55 1561          1688251552418 TB_ARCHITECTURE
(_unit VHDL(pc_regester_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688251552419 2023.07.02 03:15:52)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code 5e5c0a5d080a5c49595a4b0408585b595d595a585b)
	(_ent
		(_time 1688251372576)
	)
	(_comp
		(PC_Regester
			(_object
				(_port(_int RIN 0 0 14(_ent (_in))))
				(_port(_int CLK -1 0 15(_ent (_in))))
				(_port(_int LD -1 0 16(_ent (_in))))
				(_port(_int INC -1 0 17(_ent (_in))))
				(_port(_int CLR -1 0 18(_ent (_in))))
				(_port(_int ROUT 0 0 19(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 36(_comp PC_Regester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 23(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 23(_arch(_uni))))
		(_sig(_int CLK -1 0 24(_arch(_uni))))
		(_sig(_int LD -1 0 25(_arch(_uni))))
		(_sig(_int INC -1 0 26(_arch(_uni))))
		(_sig(_int CLR -1 0 27(_arch(_uni))))
		(_sig(_int ROUT 1 0 29(_arch(_uni))))
		(_prcs
			(line__47(_arch 0 0 47(_prcs(_wait_for)(_trgt(1)))))
			(line__55(_arch 1 0 55(_prcs(_wait_for)(_trgt(0)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 771)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000044 55 422 0 testbench_for_pc_regester
(_configuration VHDL (testbench_for_pc_regester 0 85 (pc_regester_tb))
	(_version vef)
	(_time 1688251552422 2023.07.02 03:15:52)
	(_source(\../src/TestBench/pc_regester_TB.vhd\))
	(_parameters tan)
	(_code 5e5c0e5d0e0809495a5f4c040a580b585d58565b08)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . PC_Regester pc_regester
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000045 55 2212          1688253382384 Main
(_unit VHDL(main 0 4(main 0 12))
	(_version vef)
	(_time 1688253382385 2023.07.02 03:46:22)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code b0b2ede4b1e7eda6e7e2f4eae0b6b9b6e5b6e4b6b1)
	(_ent
		(_time 1688253327438)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 1 0 19(_ent (_in))))
				(_port(_int CLK -1 0 20(_ent (_in))))
				(_port(_int LD -1 0 21(_ent (_in))))
				(_port(_int ROUT 1 0 22(_ent (_out))))
				(_port(_int ZR -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 45(_comp MRegester)
		(_port
			((RIN)(RIN0))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_sig(_int LD0 -1 0 14(_arch(_uni))))
		(_sig(_int LD1 -1 0 14(_arch(_uni))))
		(_sig(_int LD2 -1 0 14(_arch(_uni))))
		(_sig(_int LD3 -1 0 14(_arch(_uni))))
		(_sig(_int LD_PC -1 0 14(_arch(_uni))))
		(_sig(_int LD_IR -1 0 14(_arch(_uni))))
		(_sig(_int ZR0 -1 0 14(_arch(_uni))))
		(_sig(_int ZR1 -1 0 14(_arch(_uni))))
		(_sig(_int ZR2 -1 0 14(_arch(_uni))))
		(_sig(_int ZR3 -1 0 14(_arch(_uni))))
		(_sig(_int INC -1 0 14(_arch(_uni))))
		(_sig(_int CLR -1 0 14(_arch(_uni))))
		(_sig(_int RST -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 0 0 15(_arch(_uni))))
		(_sig(_int RIN1 0 0 15(_arch(_uni))))
		(_sig(_int RIN2 0 0 15(_arch(_uni))))
		(_sig(_int RIN3 0 0 15(_arch(_uni))))
		(_sig(_int RIN_PC 0 0 15(_arch(_uni))))
		(_sig(_int RIN_IR 0 0 15(_arch(_uni))))
		(_sig(_int ROUT0 0 0 15(_arch(_uni))))
		(_sig(_int ROUT1 0 0 15(_arch(_uni))))
		(_sig(_int ROUT2 0 0 15(_arch(_uni))))
		(_sig(_int ROUT3 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_PC 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_IR 0 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 28(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 2212          1688253391026 Main
(_unit VHDL(main 0 4(main 0 12))
	(_version vef)
	(_time 1688253391027 2023.07.02 03:46:31)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 7272747371252f642520362822747b742774267473)
	(_ent
		(_time 1688253327438)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 1 0 19(_ent (_in))))
				(_port(_int CLK -1 0 20(_ent (_in))))
				(_port(_int LD -1 0 21(_ent (_in))))
				(_port(_int ROUT 1 0 22(_ent (_out))))
				(_port(_int ZR -1 0 23(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 45(_comp MRegester)
		(_port
			((RIN)(RIN0))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_sig(_int LD0 -1 0 14(_arch(_uni))))
		(_sig(_int LD1 -1 0 14(_arch(_uni))))
		(_sig(_int LD2 -1 0 14(_arch(_uni))))
		(_sig(_int LD3 -1 0 14(_arch(_uni))))
		(_sig(_int LD_PC -1 0 14(_arch(_uni))))
		(_sig(_int LD_IR -1 0 14(_arch(_uni))))
		(_sig(_int ZR0 -1 0 14(_arch(_uni))))
		(_sig(_int ZR1 -1 0 14(_arch(_uni))))
		(_sig(_int ZR2 -1 0 14(_arch(_uni))))
		(_sig(_int ZR3 -1 0 14(_arch(_uni))))
		(_sig(_int INC -1 0 14(_arch(_uni))))
		(_sig(_int CLR -1 0 14(_arch(_uni))))
		(_sig(_int RST -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 0 0 15(_arch(_uni))))
		(_sig(_int RIN1 0 0 15(_arch(_uni))))
		(_sig(_int RIN2 0 0 15(_arch(_uni))))
		(_sig(_int RIN3 0 0 15(_arch(_uni))))
		(_sig(_int RIN_PC 0 0 15(_arch(_uni))))
		(_sig(_int RIN_IR 0 0 15(_arch(_uni))))
		(_sig(_int ROUT0 0 0 15(_arch(_uni))))
		(_sig(_int ROUT1 0 0 15(_arch(_uni))))
		(_sig(_int ROUT2 0 0 15(_arch(_uni))))
		(_sig(_int ROUT3 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_PC 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_IR 0 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 28(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 3616          1688253711139 Main
(_unit VHDL(main 0 4(main 0 12))
	(_version vef)
	(_time 1688253711140 2023.07.02 03:51:51)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code e4e6e4b7e1b3b9f2b2e7a0beb4e2ede2b1e2b0e2e5)
	(_ent
		(_time 1688253327438)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 1 0 19(_ent (_in))))
				(_port(_int CLK -1 0 20(_ent (_in))))
				(_port(_int LD -1 0 21(_ent (_in))))
				(_port(_int ROUT 1 0 22(_ent (_out))))
				(_port(_int ZR -1 0 23(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 3 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int LD -1 0 39(_ent (_in))))
				(_port(_int INC -1 0 39(_ent (_in))))
				(_port(_int CLR -1 0 39(_ent (_in))))
				(_port(_int ROUT 3 0 40(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 2 0 28(_ent (_in))))
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 30(_ent (_in))))
				(_port(_int ROUT 2 0 31(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 47(_comp MRegester)
		(_port
			((RIN)(RIN0))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1 0 48(_comp MRegester)
		(_port
			((RIN)(RIN1))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2 0 49(_comp MRegester)
		(_port
			((RIN)(RIN2))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3 0 50(_comp MRegester)
		(_port
			((RIN)(RIN3))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 52(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 54(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_sig(_int LD0 -1 0 14(_arch(_uni))))
		(_sig(_int LD1 -1 0 14(_arch(_uni))))
		(_sig(_int LD2 -1 0 14(_arch(_uni))))
		(_sig(_int LD3 -1 0 14(_arch(_uni))))
		(_sig(_int LD_PC -1 0 14(_arch(_uni))))
		(_sig(_int LD_IR -1 0 14(_arch(_uni))))
		(_sig(_int ZR0 -1 0 14(_arch(_uni))))
		(_sig(_int ZR1 -1 0 14(_arch(_uni))))
		(_sig(_int ZR2 -1 0 14(_arch(_uni))))
		(_sig(_int ZR3 -1 0 14(_arch(_uni))))
		(_sig(_int INC -1 0 14(_arch(_uni))))
		(_sig(_int CLR -1 0 14(_arch(_uni))))
		(_sig(_int RST -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 0 0 15(_arch(_uni))))
		(_sig(_int RIN1 0 0 15(_arch(_uni))))
		(_sig(_int RIN2 0 0 15(_arch(_uni))))
		(_sig(_int RIN3 0 0 15(_arch(_uni))))
		(_sig(_int RIN_PC 0 0 15(_arch(_uni))))
		(_sig(_int RIN_IR 0 0 15(_arch(_uni))))
		(_sig(_int ROUT0 0 0 15(_arch(_uni))))
		(_sig(_int ROUT1 0 0 15(_arch(_uni))))
		(_sig(_int ROUT2 0 0 15(_arch(_uni))))
		(_sig(_int ROUT3 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_PC 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_IR 0 0 15(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 28(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 4317          1688253965482 Main
(_unit VHDL(main 0 4(main 0 12))
	(_version vef)
	(_time 1688253965483 2023.07.02 03:56:05)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 6c686e6c3e3b317a3d6b28363c6a656a396a386a6d)
	(_ent
		(_time 1688253327438)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 2 0 28(_ent (_in))))
				(_port(_int CLK -1 0 29(_ent (_in))))
				(_port(_int LD -1 0 30(_ent (_in))))
				(_port(_int ROUT 2 0 31(_ent (_out))))
				(_port(_int ZR -1 0 32(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 4 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int INC -1 0 48(_ent (_in))))
				(_port(_int CLR -1 0 48(_ent (_in))))
				(_port(_int ROUT 4 0 49(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 3 0 37(_ent (_in))))
				(_port(_int CLK -1 0 38(_ent (_in))))
				(_port(_int LD -1 0 39(_ent (_in))))
				(_port(_int ROUT 3 0 40(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 1 0 20(_ent (_in))))
				(_port(_int in2 1 0 20(_ent (_in))))
				(_port(_int cmd -1 0 21(_ent (_in))))
				(_port(_int result 1 0 22(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 56(_comp MRegester)
		(_port
			((RIN)(RIN0))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1 0 57(_comp MRegester)
		(_port
			((RIN)(RIN1))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2 0 58(_comp MRegester)
		(_port
			((RIN)(RIN2))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3 0 59(_comp MRegester)
		(_port
			((RIN)(RIN3))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 61(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 63(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 66(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_sig(_int LD0 -1 0 14(_arch(_uni))))
		(_sig(_int LD1 -1 0 14(_arch(_uni))))
		(_sig(_int LD2 -1 0 14(_arch(_uni))))
		(_sig(_int LD3 -1 0 14(_arch(_uni))))
		(_sig(_int LD_PC -1 0 14(_arch(_uni))))
		(_sig(_int LD_IR -1 0 14(_arch(_uni))))
		(_sig(_int ZR0 -1 0 14(_arch(_uni))))
		(_sig(_int ZR1 -1 0 14(_arch(_uni))))
		(_sig(_int ZR2 -1 0 14(_arch(_uni))))
		(_sig(_int ZR3 -1 0 14(_arch(_uni))))
		(_sig(_int INC -1 0 14(_arch(_uni))))
		(_sig(_int CLR -1 0 14(_arch(_uni))))
		(_sig(_int RST -1 0 14(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 0 0 15(_arch(_uni))))
		(_sig(_int RIN1 0 0 15(_arch(_uni))))
		(_sig(_int RIN2 0 0 15(_arch(_uni))))
		(_sig(_int RIN3 0 0 15(_arch(_uni))))
		(_sig(_int RIN_PC 0 0 15(_arch(_uni))))
		(_sig(_int RIN_IR 0 0 15(_arch(_uni))))
		(_sig(_int ROUT0 0 0 15(_arch(_uni))))
		(_sig(_int ROUT1 0 0 15(_arch(_uni))))
		(_sig(_int ROUT2 0 0 15(_arch(_uni))))
		(_sig(_int ROUT3 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_PC 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_IR 0 0 15(_arch(_uni))))
		(_sig(_int alu_in1 0 0 16(_arch(_uni))))
		(_sig(_int alu_in2 0 0 16(_arch(_uni))))
		(_sig(_int alu_result 0 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 28(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000047 55 1281          1688260606158 Memory
(_unit VHDL(memory 0 5(memory 0 11))
	(_version vef)
	(_time 1688260606159 2023.07.02 05:46:46)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 8688d18885d18690d18494ddde80d2808380d280d0)
	(_ent
		(_time 1688259079526)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int mem_type 0 12(_array 1((_to i 0 i 63)))))
		(_sig(_int ROM 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(2(1))))))
			(line__17(_arch 2 0 17(_assignment(_trgt(2(2))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(2(3))))))
			(line__19(_arch 4 0 19(_assignment(_trgt(2(4))))))
			(line__20(_arch 5 0 20(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(50463234 771)
		(50463234 514)
		(33686274 770)
	)
	(_model . Memory 6 -1)
)
I 000052 55 2746          1688368825482 ControlUnit
(_unit VHDL(controlunit 0 5(controlunit 0 18))
	(_version vef)
	(_time 1688368825483 2023.07.03 11:50:25)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 2122272576762036712f337b262772262427742728)
	(_ent
		(_time 1688365712944)
	)
	(_object
		(_port(_int clock -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int ZR0 -1 0 7(_ent(_in))))
		(_port(_int ZR1 -1 0 7(_ent(_in))))
		(_port(_int ZR2 -1 0 7(_ent(_in))))
		(_port(_int ZR3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUT_IR 0 0 8(_ent(_in))))
		(_port(_int LD0 -1 0 9(_ent(_out))))
		(_port(_int LD1 -1 0 9(_ent(_out))))
		(_port(_int LD2 -1 0 9(_ent(_out))))
		(_port(_int LD3 -1 0 9(_ent(_out))))
		(_port(_int LD_PC -1 0 10(_ent(_out))))
		(_port(_int LD_IR -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int Sel0 1 0 11(_ent(_out))))
		(_port(_int Sel1 1 0 12(_ent(_out))))
		(_port(_int BusSelect -1 0 13(_ent(_out))))
		(_port(_int ALU_CMD -1 0 13(_ent(_out))))
		(_port(_int INC -1 0 14(_ent(_out))))
		(_port(_int CLR -1 0 14(_ent(_out))))
		(_type(_int FSM 0 19(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 HLT (_to i 0 i 8))))
		(_sig(_int PSTATE 2 0 20(_arch(_uni))))
		(_sig(_int NSTATE 2 0 20(_arch(_uni))))
		(_sig(_int HLT_sig -1 0 21(_arch(_uni))))
		(_sig(_int temp -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 23(_array -1((_to i 0 i 3)))))
		(_sig(_int R 3 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(22))(_sens(6(d_3_2)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_alias((R(0))(ZR0)))(_trgt(23(0)))(_sens(2)))))
			(line__27(_arch 2 0 27(_assignment(_alias((R(1))(ZR1)))(_trgt(23(1)))(_sens(3)))))
			(line__28(_arch 3 0 28(_assignment(_alias((R(2))(ZR2)))(_trgt(23(2)))(_sens(4)))))
			(line__29(_arch 4 0 29(_assignment(_alias((R(3))(ZR3)))(_trgt(23(3)))(_sens(5)))))
			(line__31(_arch 5 0 31(_prcs(_simple)(_trgt(21))(_sens(6)))))
			(line__42(_arch 6 0 42(_prcs(_trgt(19))(_sens(0)(1)(20))(_dssslsensitivity 2))))
			(line__51(_arch 7 0 51(_prcs(_simple)(_trgt(20)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(19)(2)(3)(4)(5)(6))(_read(22)(23)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . ControlUnit 8 -1)
)
V 000044 55 982           1688368839180 ALU
(_unit VHDL(alu 0 5(alu 0 14))
	(_version vef)
	(_time 1688368839181 2023.07.03 11:50:39)
	(_source(\../src/ALU.vhd\))
	(_parameters tan)
	(_code a2acf2f5f3f4f3b4a2f7e1f9f6a4a3a4f1a5a7a4a3)
	(_ent
		(_time 1688247733771)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int in1 0 0 8(_ent(_in))))
		(_port(_int in2 0 0 8(_ent(_in))))
		(_port(_int cmd -1 0 9(_ent(_in))))
		(_port(_int result 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int result_sig 1 0 15(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_prcs(_simple)(_trgt(4))(_sens(0)(1)(2)))))
			(line__27(_arch 1 0 27(_assignment(_alias((result)(result_sig)))(_trgt(3))(_sens(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(16843009 257)
	)
	(_model . ALU 2 -1)
)
I 000045 55 6426          1688370860703 Main
(_unit VHDL(main 0 4(main 0 12))
	(_version vef)
	(_time 1688370860704 2023.07.03 12:24:20)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 3636613331616b206536726c66303f306330623037)
	(_ent
		(_time 1688253327438)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 3 0 30(_ent (_in))))
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 32(_ent (_in))))
				(_port(_int ROUT 3 0 33(_ent (_out))))
				(_port(_int ZR -1 0 34(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 5 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int LD -1 0 50(_ent (_in))))
				(_port(_int INC -1 0 50(_ent (_in))))
				(_port(_int CLR -1 0 50(_ent (_in))))
				(_port(_int ROUT 5 0 51(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 4 0 39(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LD -1 0 41(_ent (_in))))
				(_port(_int ROUT 4 0 42(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 2 0 22(_ent (_in))))
				(_port(_int in2 2 0 22(_ent (_in))))
				(_port(_int cmd -1 0 23(_ent (_in))))
				(_port(_int result 2 0 24(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 56(_ent (_in))))
				(_port(_int rst -1 0 56(_ent (_in))))
				(_port(_int ZR0 -1 0 57(_ent (_in))))
				(_port(_int ZR1 -1 0 57(_ent (_in))))
				(_port(_int ZR2 -1 0 57(_ent (_in))))
				(_port(_int ZR3 -1 0 57(_ent (_in))))
				(_port(_int ROUT_IR 6 0 58(_ent (_in))))
				(_port(_int LD0 -1 0 59(_ent (_out))))
				(_port(_int LD1 -1 0 59(_ent (_out))))
				(_port(_int LD2 -1 0 59(_ent (_out))))
				(_port(_int LD3 -1 0 59(_ent (_out))))
				(_port(_int LD_PC -1 0 60(_ent (_out))))
				(_port(_int LD_IR -1 0 60(_ent (_out))))
				(_port(_int Sel0 7 0 61(_ent (_out))))
				(_port(_int Sel1 7 0 62(_ent (_out))))
				(_port(_int BUS_Sel -1 0 63(_ent (_out))))
				(_port(_int ALU_CMD -1 0 63(_ent (_out))))
				(_port(_int INC -1 0 64(_ent (_out))))
				(_port(_int CLR -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 70(_comp MRegester)
		(_port
			((RIN)(RIN0))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1 0 71(_comp MRegester)
		(_port
			((RIN)(RIN1))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2 0 72(_comp MRegester)
		(_port
			((RIN)(RIN2))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3 0 73(_comp MRegester)
		(_port
			((RIN)(RIN3))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 75(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 77(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 80(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 82(_comp ControlUnit)
		(_port
			((clk)(clk))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_sel))
			((ALU_CMD)(alu_cmd))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((ROUT_IR)(ROUT_IR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LD_PC)(LD_PC))
				((LD_IR)(LD_IR))
				((Sel0)(Sel0))
				((Sel1)(Sel1))
				((BUS_Sel)(BUS_Sel))
				((ALU_CMD)(ALU_CMD))
				((INC)(INC))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_sig(_int LD0 -1 0 14(_arch(_uni))))
		(_sig(_int LD1 -1 0 14(_arch(_uni))))
		(_sig(_int LD2 -1 0 14(_arch(_uni))))
		(_sig(_int LD3 -1 0 14(_arch(_uni))))
		(_sig(_int LD_PC -1 0 14(_arch(_uni))))
		(_sig(_int LD_IR -1 0 14(_arch(_uni))))
		(_sig(_int ZR0 -1 0 14(_arch(_uni))))
		(_sig(_int ZR1 -1 0 14(_arch(_uni))))
		(_sig(_int ZR2 -1 0 14(_arch(_uni))))
		(_sig(_int ZR3 -1 0 14(_arch(_uni))))
		(_sig(_int INC -1 0 14(_arch(_uni))))
		(_sig(_int CLR -1 0 14(_arch(_uni))))
		(_sig(_int RST -1 0 14(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 14(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 0 0 15(_arch(_uni))))
		(_sig(_int RIN1 0 0 15(_arch(_uni))))
		(_sig(_int RIN2 0 0 15(_arch(_uni))))
		(_sig(_int RIN3 0 0 15(_arch(_uni))))
		(_sig(_int RIN_PC 0 0 15(_arch(_uni))))
		(_sig(_int RIN_IR 0 0 15(_arch(_uni))))
		(_sig(_int ROUT0 0 0 15(_arch(_uni))))
		(_sig(_int ROUT1 0 0 15(_arch(_uni))))
		(_sig(_int ROUT2 0 0 15(_arch(_uni))))
		(_sig(_int ROUT3 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_PC 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_IR 0 0 15(_arch(_uni))))
		(_sig(_int alu_in1 0 0 16(_arch(_uni))))
		(_sig(_int alu_in2 0 0 16(_arch(_uni))))
		(_sig(_int alu_result 0 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 1 0 17(_arch(_uni))))
		(_sig(_int sel1 1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 30(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 48(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 6426          1688370911588 Main
(_unit VHDL(main 0 4(main 0 12))
	(_version vef)
	(_time 1688370911589 2023.07.03 12:25:11)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code fdf9a0ada8aaa0ebaefeb9a7adfbf4fba8fba9fbfc)
	(_ent
		(_time 1688253327438)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 3 0 30(_ent (_in))))
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 32(_ent (_in))))
				(_port(_int ROUT 3 0 33(_ent (_out))))
				(_port(_int ZR -1 0 34(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 5 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int LD -1 0 50(_ent (_in))))
				(_port(_int INC -1 0 50(_ent (_in))))
				(_port(_int CLR -1 0 50(_ent (_in))))
				(_port(_int ROUT 5 0 51(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 4 0 39(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LD -1 0 41(_ent (_in))))
				(_port(_int ROUT 4 0 42(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 2 0 22(_ent (_in))))
				(_port(_int in2 2 0 22(_ent (_in))))
				(_port(_int cmd -1 0 23(_ent (_in))))
				(_port(_int result 2 0 24(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 56(_ent (_in))))
				(_port(_int rst -1 0 56(_ent (_in))))
				(_port(_int ZR0 -1 0 57(_ent (_in))))
				(_port(_int ZR1 -1 0 57(_ent (_in))))
				(_port(_int ZR2 -1 0 57(_ent (_in))))
				(_port(_int ZR3 -1 0 57(_ent (_in))))
				(_port(_int ROUT_IR 6 0 58(_ent (_in))))
				(_port(_int LD0 -1 0 59(_ent (_out))))
				(_port(_int LD1 -1 0 59(_ent (_out))))
				(_port(_int LD2 -1 0 59(_ent (_out))))
				(_port(_int LD3 -1 0 59(_ent (_out))))
				(_port(_int LD_PC -1 0 60(_ent (_out))))
				(_port(_int LD_IR -1 0 60(_ent (_out))))
				(_port(_int Sel0 7 0 61(_ent (_out))))
				(_port(_int Sel1 7 0 62(_ent (_out))))
				(_port(_int BUS_Sel -1 0 63(_ent (_out))))
				(_port(_int ALU_CMD -1 0 63(_ent (_out))))
				(_port(_int INC -1 0 64(_ent (_out))))
				(_port(_int CLR -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 70(_comp MRegester)
		(_port
			((RIN)(RIN0))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1 0 71(_comp MRegester)
		(_port
			((RIN)(RIN1))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2 0 72(_comp MRegester)
		(_port
			((RIN)(RIN2))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3 0 73(_comp MRegester)
		(_port
			((RIN)(RIN3))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 75(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 77(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 80(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 82(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_sel))
			((ALU_CMD)(alu_cmd))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((ROUT_IR)(ROUT_IR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LD_PC)(LD_PC))
				((LD_IR)(LD_IR))
				((Sel0)(Sel0))
				((Sel1)(Sel1))
				((BUS_Sel)(BUS_Sel))
				((ALU_CMD)(ALU_CMD))
				((INC)(INC))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_sig(_int LD0 -1 0 14(_arch(_uni))))
		(_sig(_int LD1 -1 0 14(_arch(_uni))))
		(_sig(_int LD2 -1 0 14(_arch(_uni))))
		(_sig(_int LD3 -1 0 14(_arch(_uni))))
		(_sig(_int LD_PC -1 0 14(_arch(_uni))))
		(_sig(_int LD_IR -1 0 14(_arch(_uni))))
		(_sig(_int ZR0 -1 0 14(_arch(_uni))))
		(_sig(_int ZR1 -1 0 14(_arch(_uni))))
		(_sig(_int ZR2 -1 0 14(_arch(_uni))))
		(_sig(_int ZR3 -1 0 14(_arch(_uni))))
		(_sig(_int INC -1 0 14(_arch(_uni))))
		(_sig(_int CLR -1 0 14(_arch(_uni))))
		(_sig(_int RST -1 0 14(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 14(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 0 0 15(_arch(_uni))))
		(_sig(_int RIN1 0 0 15(_arch(_uni))))
		(_sig(_int RIN2 0 0 15(_arch(_uni))))
		(_sig(_int RIN3 0 0 15(_arch(_uni))))
		(_sig(_int RIN_PC 0 0 15(_arch(_uni))))
		(_sig(_int RIN_IR 0 0 15(_arch(_uni))))
		(_sig(_int ROUT0 0 0 15(_arch(_uni))))
		(_sig(_int ROUT1 0 0 15(_arch(_uni))))
		(_sig(_int ROUT2 0 0 15(_arch(_uni))))
		(_sig(_int ROUT3 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_PC 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_IR 0 0 15(_arch(_uni))))
		(_sig(_int alu_in1 0 0 16(_arch(_uni))))
		(_sig(_int alu_in2 0 0 16(_arch(_uni))))
		(_sig(_int alu_result 0 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 1 0 17(_arch(_uni))))
		(_sig(_int sel1 1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 30(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 48(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000045 55 6426          1688371331624 Main
(_unit VHDL(main 0 4(main 0 12))
	(_version vef)
	(_time 1688371331625 2023.07.03 12:32:11)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code beb1e8eaeae9e3a8eebafae4eeb8b7b8ebb8eab8bf)
	(_ent
		(_time 1688253327438)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 3 0 30(_ent (_in))))
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 32(_ent (_in))))
				(_port(_int ROUT 3 0 33(_ent (_out))))
				(_port(_int ZR -1 0 34(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 5 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int LD -1 0 50(_ent (_in))))
				(_port(_int INC -1 0 50(_ent (_in))))
				(_port(_int CLR -1 0 50(_ent (_in))))
				(_port(_int ROUT 5 0 51(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 4 0 39(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LD -1 0 41(_ent (_in))))
				(_port(_int ROUT 4 0 42(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 2 0 22(_ent (_in))))
				(_port(_int in2 2 0 22(_ent (_in))))
				(_port(_int cmd -1 0 23(_ent (_in))))
				(_port(_int result 2 0 24(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 56(_ent (_in))))
				(_port(_int rst -1 0 56(_ent (_in))))
				(_port(_int ZR0 -1 0 57(_ent (_in))))
				(_port(_int ZR1 -1 0 57(_ent (_in))))
				(_port(_int ZR2 -1 0 57(_ent (_in))))
				(_port(_int ZR3 -1 0 57(_ent (_in))))
				(_port(_int ROUT_IR 6 0 58(_ent (_in))))
				(_port(_int LD0 -1 0 59(_ent (_out))))
				(_port(_int LD1 -1 0 59(_ent (_out))))
				(_port(_int LD2 -1 0 59(_ent (_out))))
				(_port(_int LD3 -1 0 59(_ent (_out))))
				(_port(_int LD_PC -1 0 60(_ent (_out))))
				(_port(_int LD_IR -1 0 60(_ent (_out))))
				(_port(_int Sel0 7 0 61(_ent (_out))))
				(_port(_int Sel1 7 0 62(_ent (_out))))
				(_port(_int BUS_Sel -1 0 63(_ent (_out))))
				(_port(_int ALU_CMD -1 0 63(_ent (_out))))
				(_port(_int INC -1 0 64(_ent (_out))))
				(_port(_int CLR -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 70(_comp MRegester)
		(_port
			((RIN)(RIN0))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1 0 71(_comp MRegester)
		(_port
			((RIN)(RIN1))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2 0 72(_comp MRegester)
		(_port
			((RIN)(RIN2))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3 0 73(_comp MRegester)
		(_port
			((RIN)(RIN3))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 75(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 77(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 80(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 82(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_sel))
			((ALU_CMD)(alu_cmd))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_implicit)
			(_port
				((clk)(clk))
				((rst)(rst))
				((ZR0)(ZR0))
				((ZR1)(ZR1))
				((ZR2)(ZR2))
				((ZR3)(ZR3))
				((ROUT_IR)(ROUT_IR))
				((LD0)(LD0))
				((LD1)(LD1))
				((LD2)(LD2))
				((LD3)(LD3))
				((LD_PC)(LD_PC))
				((LD_IR)(LD_IR))
				((Sel0)(Sel0))
				((Sel1)(Sel1))
				((BUS_Sel)(BUS_Sel))
				((ALU_CMD)(ALU_CMD))
				((INC)(INC))
				((CLR)(CLR))
			)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_sig(_int LD0 -1 0 14(_arch(_uni))))
		(_sig(_int LD1 -1 0 14(_arch(_uni))))
		(_sig(_int LD2 -1 0 14(_arch(_uni))))
		(_sig(_int LD3 -1 0 14(_arch(_uni))))
		(_sig(_int LD_PC -1 0 14(_arch(_uni))))
		(_sig(_int LD_IR -1 0 14(_arch(_uni))))
		(_sig(_int ZR0 -1 0 14(_arch(_uni))))
		(_sig(_int ZR1 -1 0 14(_arch(_uni))))
		(_sig(_int ZR2 -1 0 14(_arch(_uni))))
		(_sig(_int ZR3 -1 0 14(_arch(_uni))))
		(_sig(_int INC -1 0 14(_arch(_uni))))
		(_sig(_int CLR -1 0 14(_arch(_uni))))
		(_sig(_int RST -1 0 14(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 14(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 0 0 15(_arch(_uni))))
		(_sig(_int RIN1 0 0 15(_arch(_uni))))
		(_sig(_int RIN2 0 0 15(_arch(_uni))))
		(_sig(_int RIN3 0 0 15(_arch(_uni))))
		(_sig(_int RIN_PC 0 0 15(_arch(_uni))))
		(_sig(_int RIN_IR 0 0 15(_arch(_uni))))
		(_sig(_int ROUT0 0 0 15(_arch(_uni))))
		(_sig(_int ROUT1 0 0 15(_arch(_uni))))
		(_sig(_int ROUT2 0 0 15(_arch(_uni))))
		(_sig(_int ROUT3 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_PC 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_IR 0 0 15(_arch(_uni))))
		(_sig(_int alu_in1 0 0 16(_arch(_uni))))
		(_sig(_int alu_in2 0 0 16(_arch(_uni))))
		(_sig(_int alu_result 0 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 1 0 17(_arch(_uni))))
		(_sig(_int sel1 1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 30(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 48(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000052 55 2742          1688371411822 ControlUnit
(_unit VHDL(controlunit 0 5(controlunit 0 18))
	(_version vef)
	(_time 1688371411823 2023.07.03 12:33:31)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 06535600565107115608145c01005501030053000f)
	(_ent
		(_time 1688371380590)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int ZR0 -1 0 7(_ent(_in))))
		(_port(_int ZR1 -1 0 7(_ent(_in))))
		(_port(_int ZR2 -1 0 7(_ent(_in))))
		(_port(_int ZR3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUT_IR 0 0 8(_ent(_in))))
		(_port(_int LD0 -1 0 9(_ent(_out))))
		(_port(_int LD1 -1 0 9(_ent(_out))))
		(_port(_int LD2 -1 0 9(_ent(_out))))
		(_port(_int LD3 -1 0 9(_ent(_out))))
		(_port(_int LD_PC -1 0 10(_ent(_out))))
		(_port(_int LD_IR -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int Sel0 1 0 11(_ent(_out))))
		(_port(_int Sel1 1 0 12(_ent(_out))))
		(_port(_int BUS_sel -1 0 13(_ent(_out))))
		(_port(_int ALU_CMD -1 0 13(_ent(_out))))
		(_port(_int INC -1 0 14(_ent(_out))))
		(_port(_int CLR -1 0 14(_ent(_out))))
		(_type(_int FSM 0 19(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 HLT (_to i 0 i 8))))
		(_sig(_int PSTATE 2 0 20(_arch(_uni))))
		(_sig(_int NSTATE 2 0 20(_arch(_uni))))
		(_sig(_int HLT_sig -1 0 21(_arch(_uni))))
		(_sig(_int temp -2 0 22(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 23(_array -1((_to i 0 i 3)))))
		(_sig(_int R 3 0 23(_arch(_uni))))
		(_prcs
			(line__25(_arch 0 0 25(_assignment(_trgt(22))(_sens(6(d_3_2)))(_mon))))
			(line__26(_arch 1 0 26(_assignment(_alias((R(0))(ZR0)))(_trgt(23(0)))(_sens(2)))))
			(line__27(_arch 2 0 27(_assignment(_alias((R(1))(ZR1)))(_trgt(23(1)))(_sens(3)))))
			(line__28(_arch 3 0 28(_assignment(_alias((R(2))(ZR2)))(_trgt(23(2)))(_sens(4)))))
			(line__29(_arch 4 0 29(_assignment(_alias((R(3))(ZR3)))(_trgt(23(3)))(_sens(5)))))
			(line__31(_arch 5 0 31(_prcs(_simple)(_trgt(21))(_sens(6)))))
			(line__42(_arch 6 0 42(_prcs(_trgt(19))(_sens(0)(1)(20))(_dssslsensitivity 2))))
			(line__51(_arch 7 0 51(_prcs(_simple)(_trgt(20)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(19)(2)(3)(4)(5)(6))(_read(22)(23)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . ControlUnit 8 -1)
)
I 000045 55 6040          1688371415178 Main
(_unit VHDL(main 0 4(main 0 12))
	(_version vef)
	(_time 1688371415191 2023.07.03 12:33:35)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 2f7d722b787872397f2b6b757f2926297a297b292e)
	(_ent
		(_time 1688253327438)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 3 0 30(_ent (_in))))
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 32(_ent (_in))))
				(_port(_int ROUT 3 0 33(_ent (_out))))
				(_port(_int ZR -1 0 34(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 5 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int LD -1 0 50(_ent (_in))))
				(_port(_int INC -1 0 50(_ent (_in))))
				(_port(_int CLR -1 0 50(_ent (_in))))
				(_port(_int ROUT 5 0 51(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 4 0 39(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LD -1 0 41(_ent (_in))))
				(_port(_int ROUT 4 0 42(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 2 0 22(_ent (_in))))
				(_port(_int in2 2 0 22(_ent (_in))))
				(_port(_int cmd -1 0 23(_ent (_in))))
				(_port(_int result 2 0 24(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 56(_ent (_in))))
				(_port(_int rst -1 0 56(_ent (_in))))
				(_port(_int ZR0 -1 0 57(_ent (_in))))
				(_port(_int ZR1 -1 0 57(_ent (_in))))
				(_port(_int ZR2 -1 0 57(_ent (_in))))
				(_port(_int ZR3 -1 0 57(_ent (_in))))
				(_port(_int ROUT_IR 6 0 58(_ent (_in))))
				(_port(_int LD0 -1 0 59(_ent (_out))))
				(_port(_int LD1 -1 0 59(_ent (_out))))
				(_port(_int LD2 -1 0 59(_ent (_out))))
				(_port(_int LD3 -1 0 59(_ent (_out))))
				(_port(_int LD_PC -1 0 60(_ent (_out))))
				(_port(_int LD_IR -1 0 60(_ent (_out))))
				(_port(_int Sel0 7 0 61(_ent (_out))))
				(_port(_int Sel1 7 0 62(_ent (_out))))
				(_port(_int BUS_Sel -1 0 63(_ent (_out))))
				(_port(_int ALU_CMD -1 0 63(_ent (_out))))
				(_port(_int INC -1 0 64(_ent (_out))))
				(_port(_int CLR -1 0 64(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 70(_comp MRegester)
		(_port
			((RIN)(RIN0))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1 0 71(_comp MRegester)
		(_port
			((RIN)(RIN1))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2 0 72(_comp MRegester)
		(_port
			((RIN)(RIN2))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3 0 73(_comp MRegester)
		(_port
			((RIN)(RIN3))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 75(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 77(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 80(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 82(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_sel))
			((ALU_CMD)(alu_cmd))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_sig(_int LD0 -1 0 14(_arch(_uni))))
		(_sig(_int LD1 -1 0 14(_arch(_uni))))
		(_sig(_int LD2 -1 0 14(_arch(_uni))))
		(_sig(_int LD3 -1 0 14(_arch(_uni))))
		(_sig(_int LD_PC -1 0 14(_arch(_uni))))
		(_sig(_int LD_IR -1 0 14(_arch(_uni))))
		(_sig(_int ZR0 -1 0 14(_arch(_uni))))
		(_sig(_int ZR1 -1 0 14(_arch(_uni))))
		(_sig(_int ZR2 -1 0 14(_arch(_uni))))
		(_sig(_int ZR3 -1 0 14(_arch(_uni))))
		(_sig(_int INC -1 0 14(_arch(_uni))))
		(_sig(_int CLR -1 0 14(_arch(_uni))))
		(_sig(_int RST -1 0 14(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 14(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 0 0 15(_arch(_uni))))
		(_sig(_int RIN1 0 0 15(_arch(_uni))))
		(_sig(_int RIN2 0 0 15(_arch(_uni))))
		(_sig(_int RIN3 0 0 15(_arch(_uni))))
		(_sig(_int RIN_PC 0 0 15(_arch(_uni))))
		(_sig(_int RIN_IR 0 0 15(_arch(_uni))))
		(_sig(_int ROUT0 0 0 15(_arch(_uni))))
		(_sig(_int ROUT1 0 0 15(_arch(_uni))))
		(_sig(_int ROUT2 0 0 15(_arch(_uni))))
		(_sig(_int ROUT3 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_PC 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_IR 0 0 15(_arch(_uni))))
		(_sig(_int alu_in1 0 0 16(_arch(_uni))))
		(_sig(_int alu_in2 0 0 16(_arch(_uni))))
		(_sig(_int alu_result 0 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 1 0 17(_arch(_uni))))
		(_sig(_int sel1 1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 30(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 48(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 705           1688372922598 MUX
(_unit VHDL(mux 0 5(mux 0 16))
	(_version vef)
	(_time 1688372922599 2023.07.03 12:58:42)
	(_source(\../src/MUX.vhd\))
	(_parameters tan)
	(_code 7e2c237e2e2822682b786b2527782a797b7976782a)
	(_ent
		(_time 1688372840149)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int i0 0 0 7(_ent(_in))))
		(_port(_int i1 0 0 7(_ent(_in))))
		(_port(_int i2 0 0 7(_ent(_in))))
		(_port(_int i3 0 0 7(_ent(_in))))
		(_port(_int S0 -1 0 8(_ent(_in))))
		(_port(_int S1 -1 0 9(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
)
I 000044 55 823           1688373071345 MUX
(_unit VHDL(mux 0 5(mux 0 16))
	(_version vef)
	(_time 1688373071346 2023.07.03 13:01:11)
	(_source(\../src/MUX.vhd\))
	(_parameters tan)
	(_code 898e888685dfd59fdc8a9cd2d08fdd8e8c8e818fdd)
	(_ent
		(_time 1688373071343)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int in0 0 0 7(_ent(_in))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_port(_int in2 0 0 7(_ent(_in))))
		(_port(_int in3 0 0 7(_ent(_in))))
		(_port(_int S0 -1 0 8(_ent(_in))))
		(_port(_int S1 -1 0 9(_ent(_in))))
		(_port(_int output 0 0 10(_ent(_out))))
		(_prcs
			(line__18(_arch 0 0 18(_assignment(_trgt(6))(_sens(0)(1)(2)(3)(4)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . MUX 1 -1)
)
V 000044 55 911           1688374175811 MUX
(_unit VHDL(mux 0 5(mux 0 15))
	(_version vef)
	(_time 1688374175812 2023.07.03 13:19:35)
	(_source(\../src/MUX.vhd\))
	(_parameters tan)
	(_code d1818d82d5878dc784d5c48a88d785d6d4d6d9d785)
	(_ent
		(_time 1688374175809)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int in0 0 0 7(_ent(_in))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_port(_int in2 0 0 7(_ent(_in))))
		(_port(_int in3 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int s 1 0 8(_ent(_in))))
		(_port(_int output 0 0 9(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX 1 -1)
)
V 000047 55 923           1688374287975 MUX4x2
(_unit VHDL(mux4x2 0 5(mux4x2 0 15))
	(_version vef)
	(_time 1688374287976 2023.07.03 13:21:27)
	(_source(\../src/MUX4x2.vhd\))
	(_parameters tan)
	(_code f5a2f4a4f5a3a9e6f0f1edaaa6f3a1f2f0f2fdf6f1)
	(_ent
		(_time 1688374279174)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int in0 0 0 7(_ent(_in))))
		(_port(_int in1 0 0 7(_ent(_in))))
		(_port(_int in2 0 0 7(_ent(_in))))
		(_port(_int in3 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 8(_array -1((_dto i 1 i 0)))))
		(_port(_int s 1 0 8(_ent(_in))))
		(_port(_int output 0 0 9(_ent(_out))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)(2)(3)(4)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(770)
		(515)
		(771)
	)
	(_model . MUX4x2 1 -1)
)
I 000045 55 7450          1688382453151 Main
(_unit VHDL(main 0 4(main 0 12))
	(_version vef)
	(_time 1688382453152 2023.07.03 15:37:33)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code fafeaeaaaaada7eca9fabea0aafcf3fcaffcaefcfb)
	(_ent
		(_time 1688253327438)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 3 0 30(_ent (_in))))
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 32(_ent (_in))))
				(_port(_int ROUT 3 0 33(_ent (_out))))
				(_port(_int ZR -1 0 34(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 5 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int LD -1 0 50(_ent (_in))))
				(_port(_int INC -1 0 50(_ent (_in))))
				(_port(_int CLR -1 0 50(_ent (_in))))
				(_port(_int ROUT 5 0 51(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 4 0 39(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LD -1 0 41(_ent (_in))))
				(_port(_int ROUT 4 0 42(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 2 0 22(_ent (_in))))
				(_port(_int in2 2 0 22(_ent (_in))))
				(_port(_int cmd -1 0 23(_ent (_in))))
				(_port(_int result 2 0 24(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 56(_ent (_in))))
				(_port(_int rst -1 0 56(_ent (_in))))
				(_port(_int ZR0 -1 0 57(_ent (_in))))
				(_port(_int ZR1 -1 0 57(_ent (_in))))
				(_port(_int ZR2 -1 0 57(_ent (_in))))
				(_port(_int ZR3 -1 0 57(_ent (_in))))
				(_port(_int ROUT_IR 6 0 58(_ent (_in))))
				(_port(_int LD0 -1 0 59(_ent (_out))))
				(_port(_int LD1 -1 0 59(_ent (_out))))
				(_port(_int LD2 -1 0 59(_ent (_out))))
				(_port(_int LD3 -1 0 59(_ent (_out))))
				(_port(_int LD_PC -1 0 60(_ent (_out))))
				(_port(_int LD_IR -1 0 60(_ent (_out))))
				(_port(_int Sel0 7 0 61(_ent (_out))))
				(_port(_int Sel1 7 0 62(_ent (_out))))
				(_port(_int BUS_Sel -1 0 63(_ent (_out))))
				(_port(_int ALU_CMD -1 0 63(_ent (_out))))
				(_port(_int INC -1 0 64(_ent (_out))))
				(_port(_int CLR -1 0 64(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 10 0 77(_ent (_in))))
				(_port(_int Data 10 0 78(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 8 0 69(_ent (_in))))
				(_port(_int in1 8 0 69(_ent (_in))))
				(_port(_int in2 8 0 69(_ent (_in))))
				(_port(_int in3 8 0 69(_ent (_in))))
				(_port(_int S 9 0 70(_ent (_in))))
				(_port(_int output 8 0 71(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 84(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1 0 85(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2 0 86(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3 0 87(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 89(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 91(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 94(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 96(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_sel))
			((ALU_CMD)(alu_cmd))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 97(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 100(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 101(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_sig(_int LD0 -1 0 14(_arch(_uni))))
		(_sig(_int LD1 -1 0 14(_arch(_uni))))
		(_sig(_int LD2 -1 0 14(_arch(_uni))))
		(_sig(_int LD3 -1 0 14(_arch(_uni))))
		(_sig(_int LD_PC -1 0 14(_arch(_uni))))
		(_sig(_int LD_IR -1 0 14(_arch(_uni))))
		(_sig(_int ZR0 -1 0 14(_arch(_uni))))
		(_sig(_int ZR1 -1 0 14(_arch(_uni))))
		(_sig(_int ZR2 -1 0 14(_arch(_uni))))
		(_sig(_int ZR3 -1 0 14(_arch(_uni))))
		(_sig(_int INC -1 0 14(_arch(_uni))))
		(_sig(_int CLR -1 0 14(_arch(_uni))))
		(_sig(_int RST -1 0 14(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 14(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 0 0 15(_arch(_uni))))
		(_sig(_int RIN1 0 0 15(_arch(_uni))))
		(_sig(_int RIN2 0 0 15(_arch(_uni))))
		(_sig(_int RIN3 0 0 15(_arch(_uni))))
		(_sig(_int RIN_PC 0 0 15(_arch(_uni))))
		(_sig(_int RIN_IR 0 0 15(_arch(_uni))))
		(_sig(_int ROUT0 0 0 15(_arch(_uni))))
		(_sig(_int ROUT1 0 0 15(_arch(_uni))))
		(_sig(_int ROUT2 0 0 15(_arch(_uni))))
		(_sig(_int ROUT3 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_PC 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_IR 0 0 15(_arch(_uni))))
		(_sig(_int MData 0 0 15(_arch(_uni))))
		(_sig(_int bus_input 0 0 15(_arch(_uni))))
		(_sig(_int alu_in1 0 0 16(_arch(_uni))))
		(_sig(_int alu_in2 0 0 16(_arch(_uni))))
		(_sig(_int alu_result 0 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 1 0 17(_arch(_uni))))
		(_sig(_int sel1 1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 30(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 48(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 69(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 77(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(29))(_sens(15)(28)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 1 -1)
)
I 000056 55 715           1688382552040 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688382552041 2023.07.03 15:39:12)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 4314144141141e551440051816454145174542454a)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 25(_comp Main)
		(_port
			((CLK)(CLK))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_sig(_int CLK -1 0 17(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 41 (main_tb))
	(_version vef)
	(_time 1688382552044 2023.07.03 15:39:12)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 4315444145151454474251191745164540454b4615)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 7450          1688382558311 Main
(_unit VHDL(main 0 4(main 0 12))
	(_version vef)
	(_time 1688382558312 2023.07.03 15:39:18)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code c296c497c1959fd491c2869892c4cbc497c496c4c3)
	(_ent
		(_time 1688253327438)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 3 0 30(_ent (_in))))
				(_port(_int CLK -1 0 31(_ent (_in))))
				(_port(_int LD -1 0 32(_ent (_in))))
				(_port(_int ROUT 3 0 33(_ent (_out))))
				(_port(_int ZR -1 0 34(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 5 0 48(_ent (_in))))
				(_port(_int CLK -1 0 49(_ent (_in))))
				(_port(_int LD -1 0 50(_ent (_in))))
				(_port(_int INC -1 0 50(_ent (_in))))
				(_port(_int CLR -1 0 50(_ent (_in))))
				(_port(_int ROUT 5 0 51(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 4 0 39(_ent (_in))))
				(_port(_int CLK -1 0 40(_ent (_in))))
				(_port(_int LD -1 0 41(_ent (_in))))
				(_port(_int ROUT 4 0 42(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 2 0 22(_ent (_in))))
				(_port(_int in2 2 0 22(_ent (_in))))
				(_port(_int cmd -1 0 23(_ent (_in))))
				(_port(_int result 2 0 24(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 56(_ent (_in))))
				(_port(_int rst -1 0 56(_ent (_in))))
				(_port(_int ZR0 -1 0 57(_ent (_in))))
				(_port(_int ZR1 -1 0 57(_ent (_in))))
				(_port(_int ZR2 -1 0 57(_ent (_in))))
				(_port(_int ZR3 -1 0 57(_ent (_in))))
				(_port(_int ROUT_IR 6 0 58(_ent (_in))))
				(_port(_int LD0 -1 0 59(_ent (_out))))
				(_port(_int LD1 -1 0 59(_ent (_out))))
				(_port(_int LD2 -1 0 59(_ent (_out))))
				(_port(_int LD3 -1 0 59(_ent (_out))))
				(_port(_int LD_PC -1 0 60(_ent (_out))))
				(_port(_int LD_IR -1 0 60(_ent (_out))))
				(_port(_int Sel0 7 0 61(_ent (_out))))
				(_port(_int Sel1 7 0 62(_ent (_out))))
				(_port(_int BUS_Sel -1 0 63(_ent (_out))))
				(_port(_int ALU_CMD -1 0 63(_ent (_out))))
				(_port(_int INC -1 0 64(_ent (_out))))
				(_port(_int CLR -1 0 64(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 10 0 77(_ent (_in))))
				(_port(_int Data 10 0 78(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 8 0 69(_ent (_in))))
				(_port(_int in1 8 0 69(_ent (_in))))
				(_port(_int in2 8 0 69(_ent (_in))))
				(_port(_int in3 8 0 69(_ent (_in))))
				(_port(_int S 9 0 70(_ent (_in))))
				(_port(_int output 8 0 71(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 84(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1 0 85(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2 0 86(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3 0 87(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 89(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 91(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 94(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 96(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_sel))
			((ALU_CMD)(alu_cmd))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 97(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 100(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 101(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_sig(_int LD0 -1 0 14(_arch(_uni))))
		(_sig(_int LD1 -1 0 14(_arch(_uni))))
		(_sig(_int LD2 -1 0 14(_arch(_uni))))
		(_sig(_int LD3 -1 0 14(_arch(_uni))))
		(_sig(_int LD_PC -1 0 14(_arch(_uni))))
		(_sig(_int LD_IR -1 0 14(_arch(_uni))))
		(_sig(_int ZR0 -1 0 14(_arch(_uni))))
		(_sig(_int ZR1 -1 0 14(_arch(_uni))))
		(_sig(_int ZR2 -1 0 14(_arch(_uni))))
		(_sig(_int ZR3 -1 0 14(_arch(_uni))))
		(_sig(_int INC -1 0 14(_arch(_uni))))
		(_sig(_int CLR -1 0 14(_arch(_uni))))
		(_sig(_int RST -1 0 14(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 14(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 14(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 15(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 0 0 15(_arch(_uni))))
		(_sig(_int RIN1 0 0 15(_arch(_uni))))
		(_sig(_int RIN2 0 0 15(_arch(_uni))))
		(_sig(_int RIN3 0 0 15(_arch(_uni))))
		(_sig(_int RIN_PC 0 0 15(_arch(_uni))))
		(_sig(_int RIN_IR 0 0 15(_arch(_uni))))
		(_sig(_int ROUT0 0 0 15(_arch(_uni))))
		(_sig(_int ROUT1 0 0 15(_arch(_uni))))
		(_sig(_int ROUT2 0 0 15(_arch(_uni))))
		(_sig(_int ROUT3 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_PC 0 0 15(_arch(_uni))))
		(_sig(_int ROUT_IR 0 0 15(_arch(_uni))))
		(_sig(_int MData 0 0 15(_arch(_uni))))
		(_sig(_int bus_input 0 0 15(_arch(_uni))))
		(_sig(_int alu_in1 0 0 16(_arch(_uni))))
		(_sig(_int alu_in2 0 0 16(_arch(_uni))))
		(_sig(_int alu_result 0 0 16(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 17(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 1 0 17(_arch(_uni))))
		(_sig(_int sel1 1 0 17(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 30(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 39(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 48(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 61(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 69(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 70(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 77(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_trgt(29))(_sens(15)(28)(32)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 1 -1)
)
I 000056 55 715           1688382558514 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688382558515 2023.07.03 15:39:18)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 8dd98a83d8dad09bda8ecbd6d88b8f8bd98b8c8b84)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 25(_comp Main)
		(_port
			((CLK)(CLK))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_sig(_int CLK -1 0 17(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 41 (main_tb))
	(_version vef)
	(_time 1688382558518 2023.07.03 15:39:18)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 8dd8da83dcdbda9a898c9fd7d98bd88b8e8b8588db)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 8334          1688382805582 Main
(_unit VHDL(main 0 4(main 0 27))
	(_version vef)
	(_time 1688382805583 2023.07.03 15:43:25)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code a0aef5f7a1f7fdb6f2a3e4faf0a6a9a6f5a6f4a6a1)
	(_ent
		(_time 1688382805567)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int LD -1 0 47(_ent (_in))))
				(_port(_int ROUT 6 0 48(_ent (_out))))
				(_port(_int ZR -1 0 49(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 63(_ent (_in))))
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int LD -1 0 65(_ent (_in))))
				(_port(_int INC -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ROUT 8 0 66(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int LD -1 0 56(_ent (_in))))
				(_port(_int ROUT 7 0 57(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 37(_ent (_in))))
				(_port(_int in2 5 0 37(_ent (_in))))
				(_port(_int cmd -1 0 38(_ent (_in))))
				(_port(_int result 5 0 39(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int rst -1 0 71(_ent (_in))))
				(_port(_int ZR0 -1 0 72(_ent (_in))))
				(_port(_int ZR1 -1 0 72(_ent (_in))))
				(_port(_int ZR2 -1 0 72(_ent (_in))))
				(_port(_int ZR3 -1 0 72(_ent (_in))))
				(_port(_int ROUT_IR 9 0 73(_ent (_in))))
				(_port(_int LD0 -1 0 74(_ent (_out))))
				(_port(_int LD1 -1 0 74(_ent (_out))))
				(_port(_int LD2 -1 0 74(_ent (_out))))
				(_port(_int LD3 -1 0 74(_ent (_out))))
				(_port(_int LD_PC -1 0 75(_ent (_out))))
				(_port(_int LD_IR -1 0 75(_ent (_out))))
				(_port(_int Sel0 10 0 76(_ent (_out))))
				(_port(_int Sel1 10 0 77(_ent (_out))))
				(_port(_int BUS_Sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD -1 0 78(_ent (_out))))
				(_port(_int INC -1 0 79(_ent (_out))))
				(_port(_int CLR -1 0 79(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 92(_ent (_in))))
				(_port(_int Data 13 0 93(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 84(_ent (_in))))
				(_port(_int in1 11 0 84(_ent (_in))))
				(_port(_int in2 11 0 84(_ent (_in))))
				(_port(_int in3 11 0 84(_ent (_in))))
				(_port(_int S 12 0 85(_ent (_in))))
				(_port(_int output 11 0 86(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 99(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 104(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 106(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 109(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 111(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_sel))
			((ALU_CMD)(alu_cmd))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 112(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 115(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Select -1 0 8(_ent(_out))))
		(_port(_int INCREMENTPC -1 0 9(_ent(_out))))
		(_port(_int CMD_final -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 12(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 12(_ent(_out))))
		(_port(_int R_out0 0 0 13(_ent(_out))))
		(_port(_int R_out1 0 0 14(_ent(_out))))
		(_port(_int R_out2 0 0 15(_ent(_out))))
		(_port(_int R_out3 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 17(_ent(_out))))
		(_port(_int Select1 2 0 18(_ent(_out))))
		(_port(_int ALU_R 0 0 19(_ent(_out))))
		(_port(_int busdata_out 0 0 20(_ent(_out))))
		(_port(_int MemoryData 0 0 21(_ent(_out))))
		(_sig(_int LD0 -1 0 29(_arch(_uni))))
		(_sig(_int LD1 -1 0 29(_arch(_uni))))
		(_sig(_int LD2 -1 0 29(_arch(_uni))))
		(_sig(_int LD3 -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR -1 0 29(_arch(_uni))))
		(_sig(_int ZR0 -1 0 29(_arch(_uni))))
		(_sig(_int ZR1 -1 0 29(_arch(_uni))))
		(_sig(_int ZR2 -1 0 29(_arch(_uni))))
		(_sig(_int ZR3 -1 0 29(_arch(_uni))))
		(_sig(_int INC -1 0 29(_arch(_uni))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 30(_arch(_uni))))
		(_sig(_int RIN1 3 0 30(_arch(_uni))))
		(_sig(_int RIN2 3 0 30(_arch(_uni))))
		(_sig(_int RIN3 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 30(_arch(_uni))))
		(_sig(_int MData 3 0 30(_arch(_uni))))
		(_sig(_int bus_input 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2 3 0 31(_arch(_uni))))
		(_sig(_int alu_result 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 32(_arch(_uni))))
		(_sig(_int sel1 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 63(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 73(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 92(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(43))(_sens(29)(42)(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 1 -1)
)
I 000045 55 8330          1688382888888 Main
(_unit VHDL(main 0 4(main 0 27))
	(_version vef)
	(_time 1688382888889 2023.07.03 15:44:48)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 095c5a0f015e541f5b0a4d53590f000f5c0f5d0f08)
	(_ent
		(_time 1688382888886)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int LD -1 0 47(_ent (_in))))
				(_port(_int ROUT 6 0 48(_ent (_out))))
				(_port(_int ZR -1 0 49(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 63(_ent (_in))))
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int LD -1 0 65(_ent (_in))))
				(_port(_int INC -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ROUT 8 0 66(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int LD -1 0 56(_ent (_in))))
				(_port(_int ROUT 7 0 57(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 37(_ent (_in))))
				(_port(_int in2 5 0 37(_ent (_in))))
				(_port(_int cmd -1 0 38(_ent (_in))))
				(_port(_int result 5 0 39(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int rst -1 0 71(_ent (_in))))
				(_port(_int ZR0 -1 0 72(_ent (_in))))
				(_port(_int ZR1 -1 0 72(_ent (_in))))
				(_port(_int ZR2 -1 0 72(_ent (_in))))
				(_port(_int ZR3 -1 0 72(_ent (_in))))
				(_port(_int ROUT_IR 9 0 73(_ent (_in))))
				(_port(_int LD0 -1 0 74(_ent (_out))))
				(_port(_int LD1 -1 0 74(_ent (_out))))
				(_port(_int LD2 -1 0 74(_ent (_out))))
				(_port(_int LD3 -1 0 74(_ent (_out))))
				(_port(_int LD_PC -1 0 75(_ent (_out))))
				(_port(_int LD_IR -1 0 75(_ent (_out))))
				(_port(_int Sel0 10 0 76(_ent (_out))))
				(_port(_int Sel1 10 0 77(_ent (_out))))
				(_port(_int BUS_Sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD -1 0 78(_ent (_out))))
				(_port(_int INC -1 0 79(_ent (_out))))
				(_port(_int CLR -1 0 79(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 92(_ent (_in))))
				(_port(_int Data 13 0 93(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 84(_ent (_in))))
				(_port(_int in1 11 0 84(_ent (_in))))
				(_port(_int in2 11 0 84(_ent (_in))))
				(_port(_int in3 11 0 84(_ent (_in))))
				(_port(_int S 12 0 85(_ent (_in))))
				(_port(_int output 11 0 86(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 99(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 104(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 106(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 109(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 111(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_sel))
			((ALU_CMD)(alu_cmd))
			((INC)(INC))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 112(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 115(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Select -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD_final -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 12(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 12(_ent(_out))))
		(_port(_int R_out0 0 0 13(_ent(_out))))
		(_port(_int R_out1 0 0 14(_ent(_out))))
		(_port(_int R_out2 0 0 15(_ent(_out))))
		(_port(_int R_out3 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 17(_ent(_out))))
		(_port(_int Select1 2 0 18(_ent(_out))))
		(_port(_int ALU_R 0 0 19(_ent(_out))))
		(_port(_int busdata_out 0 0 20(_ent(_out))))
		(_port(_int MemoryData 0 0 21(_ent(_out))))
		(_sig(_int LD0 -1 0 29(_arch(_uni))))
		(_sig(_int LD1 -1 0 29(_arch(_uni))))
		(_sig(_int LD2 -1 0 29(_arch(_uni))))
		(_sig(_int LD3 -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR -1 0 29(_arch(_uni))))
		(_sig(_int ZR0 -1 0 29(_arch(_uni))))
		(_sig(_int ZR1 -1 0 29(_arch(_uni))))
		(_sig(_int ZR2 -1 0 29(_arch(_uni))))
		(_sig(_int ZR3 -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 30(_arch(_uni))))
		(_sig(_int RIN1 3 0 30(_arch(_uni))))
		(_sig(_int RIN2 3 0 30(_arch(_uni))))
		(_sig(_int RIN3 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 30(_arch(_uni))))
		(_sig(_int MData 3 0 30(_arch(_uni))))
		(_sig(_int bus_input 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2 3 0 31(_arch(_uni))))
		(_sig(_int alu_result 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 32(_arch(_uni))))
		(_sig(_int sel1 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 63(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 73(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 92(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(43))(_sens(29)(42)(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 1 -1)
)
I 000045 55 8338          1688382937044 Main
(_unit VHDL(main 0 4(main 0 27))
	(_version vef)
	(_time 1688382937045 2023.07.03 15:45:37)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 2628712221717b307425627c76202f207320722027)
	(_ent
		(_time 1688382888885)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int LD -1 0 47(_ent (_in))))
				(_port(_int ROUT 6 0 48(_ent (_out))))
				(_port(_int ZR -1 0 49(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 63(_ent (_in))))
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int LD -1 0 65(_ent (_in))))
				(_port(_int INC -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ROUT 8 0 66(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int LD -1 0 56(_ent (_in))))
				(_port(_int ROUT 7 0 57(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 37(_ent (_in))))
				(_port(_int in2 5 0 37(_ent (_in))))
				(_port(_int cmd -1 0 38(_ent (_in))))
				(_port(_int result 5 0 39(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int rst -1 0 71(_ent (_in))))
				(_port(_int ZR0 -1 0 72(_ent (_in))))
				(_port(_int ZR1 -1 0 72(_ent (_in))))
				(_port(_int ZR2 -1 0 72(_ent (_in))))
				(_port(_int ZR3 -1 0 72(_ent (_in))))
				(_port(_int ROUT_IR 9 0 73(_ent (_in))))
				(_port(_int LD0 -1 0 74(_ent (_out))))
				(_port(_int LD1 -1 0 74(_ent (_out))))
				(_port(_int LD2 -1 0 74(_ent (_out))))
				(_port(_int LD3 -1 0 74(_ent (_out))))
				(_port(_int LD_PC -1 0 75(_ent (_out))))
				(_port(_int LD_IR -1 0 75(_ent (_out))))
				(_port(_int Sel0 10 0 76(_ent (_out))))
				(_port(_int Sel1 10 0 77(_ent (_out))))
				(_port(_int BUS_Sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD -1 0 78(_ent (_out))))
				(_port(_int INC -1 0 79(_ent (_out))))
				(_port(_int CLR -1 0 79(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 92(_ent (_in))))
				(_port(_int Data 13 0 93(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 84(_ent (_in))))
				(_port(_int in1 11 0 84(_ent (_in))))
				(_port(_int in2 11 0 84(_ent (_in))))
				(_port(_int in3 11 0 84(_ent (_in))))
				(_port(_int S 12 0 85(_ent (_in))))
				(_port(_int output 11 0 86(_ent (_out))))
			)
		)
	)
	(_inst Reg0 0 99(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 104(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 106(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 109(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 111(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_sel))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 112(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 115(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Select -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD_final -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR_final 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 12(_array -1((_to i 0 i 3)))))
		(_port(_int LD_final 1 0 12(_ent(_out))))
		(_port(_int R_out0 0 0 13(_ent(_out))))
		(_port(_int R_out1 0 0 14(_ent(_out))))
		(_port(_int R_out2 0 0 15(_ent(_out))))
		(_port(_int R_out3 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 17(_ent(_out))))
		(_port(_int Select1 2 0 18(_ent(_out))))
		(_port(_int ALU_R 0 0 19(_ent(_out))))
		(_port(_int busdata_out 0 0 20(_ent(_out))))
		(_port(_int MemoryData 0 0 21(_ent(_out))))
		(_sig(_int LD0 -1 0 29(_arch(_uni))))
		(_sig(_int LD1 -1 0 29(_arch(_uni))))
		(_sig(_int LD2 -1 0 29(_arch(_uni))))
		(_sig(_int LD3 -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR -1 0 29(_arch(_uni))))
		(_sig(_int ZR0 -1 0 29(_arch(_uni))))
		(_sig(_int ZR1 -1 0 29(_arch(_uni))))
		(_sig(_int ZR2 -1 0 29(_arch(_uni))))
		(_sig(_int ZR3 -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 30(_arch(_uni))))
		(_sig(_int RIN1 3 0 30(_arch(_uni))))
		(_sig(_int RIN2 3 0 30(_arch(_uni))))
		(_sig(_int RIN3 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 30(_arch(_uni))))
		(_sig(_int MData 3 0 30(_arch(_uni))))
		(_sig(_int bus_input 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2 3 0 31(_arch(_uni))))
		(_sig(_int alu_result 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 32(_arch(_uni))))
		(_sig(_int sel1 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 63(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 73(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 92(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(43))(_sens(29)(42)(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 1 -1)
)
I 000045 55 8337          1688384171136 Main
(_unit VHDL(main 0 4(main 0 27))
	(_version vef)
	(_time 1688384171137 2023.07.03 16:06:11)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 88888d8681dfd59eda8bccd2d88e818edd8edc8e89)
	(_ent
		(_time 1688384112617)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int LD -1 0 47(_ent (_in))))
				(_port(_int ROUT 6 0 48(_ent (_out))))
				(_port(_int ZR -1 0 49(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 63(_ent (_in))))
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int LD -1 0 65(_ent (_in))))
				(_port(_int INC -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ROUT 8 0 66(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int LD -1 0 56(_ent (_in))))
				(_port(_int ROUT 7 0 57(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 37(_ent (_in))))
				(_port(_int in2 5 0 37(_ent (_in))))
				(_port(_int cmd -1 0 38(_ent (_in))))
				(_port(_int result 5 0 39(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int rst -1 0 71(_ent (_in))))
				(_port(_int ZR0 -1 0 72(_ent (_in))))
				(_port(_int ZR1 -1 0 72(_ent (_in))))
				(_port(_int ZR2 -1 0 72(_ent (_in))))
				(_port(_int ZR3 -1 0 72(_ent (_in))))
				(_port(_int ROUT_IR 9 0 73(_ent (_in))))
				(_port(_int LD0 -1 0 74(_ent (_out))))
				(_port(_int LD1 -1 0 74(_ent (_out))))
				(_port(_int LD2 -1 0 74(_ent (_out))))
				(_port(_int LD3 -1 0 74(_ent (_out))))
				(_port(_int LD_PC -1 0 75(_ent (_out))))
				(_port(_int LD_IR -1 0 75(_ent (_out))))
				(_port(_int Sel0 10 0 76(_ent (_out))))
				(_port(_int Sel1 10 0 77(_ent (_out))))
				(_port(_int BUS_Sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD -1 0 78(_ent (_out))))
				(_port(_int INC -1 0 79(_ent (_out))))
				(_port(_int CLR -1 0 79(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 92(_ent (_in))))
				(_port(_int Data 13 0 93(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 84(_ent (_in))))
				(_port(_int in1 11 0 84(_ent (_in))))
				(_port(_int in2 11 0 84(_ent (_in))))
				(_port(_int in3 11 0 84(_ent (_in))))
				(_port(_int S 12 0 85(_ent (_in))))
				(_port(_int output 11 0 86(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 99(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 104(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 106(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 109(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 111(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 112(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 115(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 12(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 12(_ent(_out))))
		(_port(_int Reg0 0 0 13(_ent(_out))))
		(_port(_int Reg1 0 0 14(_ent(_out))))
		(_port(_int Reg2 0 0 15(_ent(_out))))
		(_port(_int Reg3 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 17(_ent(_out))))
		(_port(_int Select1 2 0 18(_ent(_out))))
		(_port(_int ALU_out 0 0 19(_ent(_out))))
		(_port(_int bus_data 0 0 20(_ent(_out))))
		(_port(_int Memory_Data 0 0 21(_ent(_out))))
		(_sig(_int LD0 -1 0 29(_arch(_uni))))
		(_sig(_int LD1 -1 0 29(_arch(_uni))))
		(_sig(_int LD2 -1 0 29(_arch(_uni))))
		(_sig(_int LD3 -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR -1 0 29(_arch(_uni))))
		(_sig(_int ZR0 -1 0 29(_arch(_uni))))
		(_sig(_int ZR1 -1 0 29(_arch(_uni))))
		(_sig(_int ZR2 -1 0 29(_arch(_uni))))
		(_sig(_int ZR3 -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 30(_arch(_uni))))
		(_sig(_int RIN1 3 0 30(_arch(_uni))))
		(_sig(_int RIN2 3 0 30(_arch(_uni))))
		(_sig(_int RIN3 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 30(_arch(_uni))))
		(_sig(_int MData 3 0 30(_arch(_uni))))
		(_sig(_int bus_input 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2 3 0 31(_arch(_uni))))
		(_sig(_int alu_result 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 32(_arch(_uni))))
		(_sig(_int sel1 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 63(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 73(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 92(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(43))(_sens(29)(42)(46)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 1 -1)
)
I 000045 55 9967          1688384501979 Main
(_unit VHDL(main 0 4(main 0 27))
	(_version vef)
	(_time 1688384501980 2023.07.03 16:11:41)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code e7e6b5b4e1b0baf1bae7a3bdb7e1eee1b2e1b3e1e6)
	(_ent
		(_time 1688384112617)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int LD -1 0 47(_ent (_in))))
				(_port(_int ROUT 6 0 48(_ent (_out))))
				(_port(_int ZR -1 0 49(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 63(_ent (_in))))
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int LD -1 0 65(_ent (_in))))
				(_port(_int INC -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ROUT 8 0 66(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int LD -1 0 56(_ent (_in))))
				(_port(_int ROUT 7 0 57(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 37(_ent (_in))))
				(_port(_int in2 5 0 37(_ent (_in))))
				(_port(_int cmd -1 0 38(_ent (_in))))
				(_port(_int result 5 0 39(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int rst -1 0 71(_ent (_in))))
				(_port(_int ZR0 -1 0 72(_ent (_in))))
				(_port(_int ZR1 -1 0 72(_ent (_in))))
				(_port(_int ZR2 -1 0 72(_ent (_in))))
				(_port(_int ZR3 -1 0 72(_ent (_in))))
				(_port(_int ROUT_IR 9 0 73(_ent (_in))))
				(_port(_int LD0 -1 0 74(_ent (_out))))
				(_port(_int LD1 -1 0 74(_ent (_out))))
				(_port(_int LD2 -1 0 74(_ent (_out))))
				(_port(_int LD3 -1 0 74(_ent (_out))))
				(_port(_int LD_PC -1 0 75(_ent (_out))))
				(_port(_int LD_IR -1 0 75(_ent (_out))))
				(_port(_int Sel0 10 0 76(_ent (_out))))
				(_port(_int Sel1 10 0 77(_ent (_out))))
				(_port(_int BUS_Sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD -1 0 78(_ent (_out))))
				(_port(_int INC -1 0 79(_ent (_out))))
				(_port(_int CLR -1 0 79(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 92(_ent (_in))))
				(_port(_int Data 13 0 93(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 84(_ent (_in))))
				(_port(_int in1 11 0 84(_ent (_in))))
				(_port(_int in2 11 0 84(_ent (_in))))
				(_port(_int in3 11 0 84(_ent (_in))))
				(_port(_int S 12 0 85(_ent (_in))))
				(_port(_int output 11 0 86(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 99(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 104(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 106(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 109(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 111(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 112(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 115(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 12(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 12(_ent(_out))))
		(_port(_int Reg0 0 0 13(_ent(_out))))
		(_port(_int Reg1 0 0 14(_ent(_out))))
		(_port(_int Reg2 0 0 15(_ent(_out))))
		(_port(_int Reg3 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 17(_ent(_out))))
		(_port(_int Select1 2 0 18(_ent(_out))))
		(_port(_int ALU_out 0 0 19(_ent(_out))))
		(_port(_int bus_data 0 0 20(_ent(_out))))
		(_port(_int Memory_Data 0 0 21(_ent(_out))))
		(_sig(_int LD0 -1 0 29(_arch(_uni))))
		(_sig(_int LD1 -1 0 29(_arch(_uni))))
		(_sig(_int LD2 -1 0 29(_arch(_uni))))
		(_sig(_int LD3 -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR -1 0 29(_arch(_uni))))
		(_sig(_int ZR0 -1 0 29(_arch(_uni))))
		(_sig(_int ZR1 -1 0 29(_arch(_uni))))
		(_sig(_int ZR2 -1 0 29(_arch(_uni))))
		(_sig(_int ZR3 -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 30(_arch(_uni))))
		(_sig(_int RIN1 3 0 30(_arch(_uni))))
		(_sig(_int RIN2 3 0 30(_arch(_uni))))
		(_sig(_int RIN3 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 30(_arch(_uni))))
		(_sig(_int MData 3 0 30(_arch(_uni))))
		(_sig(_int bus_input 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2 3 0 31(_arch(_uni))))
		(_sig(_int alu_result 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 32(_arch(_uni))))
		(_sig(_int sel1 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 63(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 73(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 92(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(43))(_sens(29)(42)(46)))))
			(line__120(_arch 1 0 120(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(29)))))
			(line__121(_arch 2 0 121(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(26)))))
			(line__122(_arch 3 0 122(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(28)))))
			(line__123(_arch 4 0 123(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(41)))))
			(line__124(_arch 5 0 124(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(6(0)))(_sens(16)))))
			(line__125(_arch 6 0 125(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(6(1)))(_sens(17)))))
			(line__126(_arch 7 0 126(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(6(2)))(_sens(18)))))
			(line__127(_arch 8 0 127(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(6(3)))(_sens(19)))))
			(line__128(_arch 9 0 128(_assignment(_alias((Reg0)(Rout0)))(_trgt(7))(_sens(36)))))
			(line__129(_arch 10 0 129(_assignment(_alias((Reg1)(Rout1)))(_trgt(8))(_sens(37)))))
			(line__130(_arch 11 0 130(_assignment(_alias((Reg2)(Rout2)))(_trgt(9))(_sens(38)))))
			(line__131(_arch 12 0 131(_assignment(_alias((Reg3)(Rout3)))(_trgt(10))(_sens(39)))))
			(line__132(_arch 13 0 132(_assignment(_alias((Select0)(sel0)))(_trgt(11))(_sens(47)))))
			(line__133(_arch 14 0 133(_assignment(_alias((Select1)(sel1)))(_trgt(12))(_sens(48)))))
			(line__134(_arch 15 0 134(_assignment(_alias((ALU_out)(alu_result)))(_trgt(13))(_sens(46)))))
			(line__135(_arch 16 0 135(_assignment(_alias((bus_data)(bus_input)))(_trgt(14))(_sens(43)))))
			(line__136(_arch 17 0 136(_assignment(_alias((Memory_Data)(MData)))(_trgt(15))(_sens(42)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 18 -1)
)
I 000056 55 2847          1688384552182 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688384552183 2023.07.03 16:12:32)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 0005060601575d165006465b550602065406010609)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 86 (main_tb))
	(_version vef)
	(_time 1688384552196 2023.07.03 16:12:32)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 10144617154647071411024a441645161316181546)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 9967          1688384555068 Main
(_unit VHDL(main 0 4(main 0 27))
	(_version vef)
	(_time 1688384555069 2023.07.03 16:12:35)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 4644144441111b501b46021c16404f401340124047)
	(_ent
		(_time 1688384112617)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int LD -1 0 47(_ent (_in))))
				(_port(_int ROUT 6 0 48(_ent (_out))))
				(_port(_int ZR -1 0 49(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 63(_ent (_in))))
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int LD -1 0 65(_ent (_in))))
				(_port(_int INC -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ROUT 8 0 66(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int LD -1 0 56(_ent (_in))))
				(_port(_int ROUT 7 0 57(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 37(_ent (_in))))
				(_port(_int in2 5 0 37(_ent (_in))))
				(_port(_int cmd -1 0 38(_ent (_in))))
				(_port(_int result 5 0 39(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int rst -1 0 71(_ent (_in))))
				(_port(_int ZR0 -1 0 72(_ent (_in))))
				(_port(_int ZR1 -1 0 72(_ent (_in))))
				(_port(_int ZR2 -1 0 72(_ent (_in))))
				(_port(_int ZR3 -1 0 72(_ent (_in))))
				(_port(_int ROUT_IR 9 0 73(_ent (_in))))
				(_port(_int LD0 -1 0 74(_ent (_out))))
				(_port(_int LD1 -1 0 74(_ent (_out))))
				(_port(_int LD2 -1 0 74(_ent (_out))))
				(_port(_int LD3 -1 0 74(_ent (_out))))
				(_port(_int LD_PC -1 0 75(_ent (_out))))
				(_port(_int LD_IR -1 0 75(_ent (_out))))
				(_port(_int Sel0 10 0 76(_ent (_out))))
				(_port(_int Sel1 10 0 77(_ent (_out))))
				(_port(_int BUS_Sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD -1 0 78(_ent (_out))))
				(_port(_int INC -1 0 79(_ent (_out))))
				(_port(_int CLR -1 0 79(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 92(_ent (_in))))
				(_port(_int Data 13 0 93(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 84(_ent (_in))))
				(_port(_int in1 11 0 84(_ent (_in))))
				(_port(_int in2 11 0 84(_ent (_in))))
				(_port(_int in3 11 0 84(_ent (_in))))
				(_port(_int S 12 0 85(_ent (_in))))
				(_port(_int output 11 0 86(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 99(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 104(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 106(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 109(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 111(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 112(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 115(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 12(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 12(_ent(_out))))
		(_port(_int Reg0 0 0 13(_ent(_out))))
		(_port(_int Reg1 0 0 14(_ent(_out))))
		(_port(_int Reg2 0 0 15(_ent(_out))))
		(_port(_int Reg3 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 17(_ent(_out))))
		(_port(_int Select1 2 0 18(_ent(_out))))
		(_port(_int ALU_out 0 0 19(_ent(_out))))
		(_port(_int bus_data 0 0 20(_ent(_out))))
		(_port(_int Memory_Data 0 0 21(_ent(_out))))
		(_sig(_int LD0 -1 0 29(_arch(_uni))))
		(_sig(_int LD1 -1 0 29(_arch(_uni))))
		(_sig(_int LD2 -1 0 29(_arch(_uni))))
		(_sig(_int LD3 -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR -1 0 29(_arch(_uni))))
		(_sig(_int ZR0 -1 0 29(_arch(_uni))))
		(_sig(_int ZR1 -1 0 29(_arch(_uni))))
		(_sig(_int ZR2 -1 0 29(_arch(_uni))))
		(_sig(_int ZR3 -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 30(_arch(_uni))))
		(_sig(_int RIN1 3 0 30(_arch(_uni))))
		(_sig(_int RIN2 3 0 30(_arch(_uni))))
		(_sig(_int RIN3 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 30(_arch(_uni))))
		(_sig(_int MData 3 0 30(_arch(_uni))))
		(_sig(_int bus_input 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2 3 0 31(_arch(_uni))))
		(_sig(_int alu_result 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 32(_arch(_uni))))
		(_sig(_int sel1 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 63(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 73(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 92(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(43))(_sens(29)(42)(46)))))
			(line__120(_arch 1 0 120(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(29)))))
			(line__121(_arch 2 0 121(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(26)))))
			(line__122(_arch 3 0 122(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(28)))))
			(line__123(_arch 4 0 123(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(41)))))
			(line__124(_arch 5 0 124(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(6(0)))(_sens(16)))))
			(line__125(_arch 6 0 125(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(6(1)))(_sens(17)))))
			(line__126(_arch 7 0 126(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(6(2)))(_sens(18)))))
			(line__127(_arch 8 0 127(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(6(3)))(_sens(19)))))
			(line__128(_arch 9 0 128(_assignment(_alias((Reg0)(Rout0)))(_trgt(7))(_sens(36)))))
			(line__129(_arch 10 0 129(_assignment(_alias((Reg1)(Rout1)))(_trgt(8))(_sens(37)))))
			(line__130(_arch 11 0 130(_assignment(_alias((Reg2)(Rout2)))(_trgt(9))(_sens(38)))))
			(line__131(_arch 12 0 131(_assignment(_alias((Reg3)(Rout3)))(_trgt(10))(_sens(39)))))
			(line__132(_arch 13 0 132(_assignment(_alias((Select0)(sel0)))(_trgt(11))(_sens(47)))))
			(line__133(_arch 14 0 133(_assignment(_alias((Select1)(sel1)))(_trgt(12))(_sens(48)))))
			(line__134(_arch 15 0 134(_assignment(_alias((ALU_out)(alu_result)))(_trgt(13))(_sens(46)))))
			(line__135(_arch 16 0 135(_assignment(_alias((bus_data)(bus_input)))(_trgt(14))(_sens(43)))))
			(line__136(_arch 17 0 136(_assignment(_alias((Memory_Data)(MData)))(_trgt(15))(_sens(42)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 18 -1)
)
I 000056 55 2847          1688384555271 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688384555272 2023.07.03 16:12:35)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 1113421611464c074117574a441713174517101718)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 86 (main_tb))
	(_version vef)
	(_time 1688384555275 2023.07.03 16:12:35)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 11121216154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000052 55 2743          1688384750701 ControlUnit
(_unit VHDL(controlunit 0 5(controlunit 0 18))
	(_version vef)
	(_time 1688384750702 2023.07.03 16:15:50)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code 7f7d7e7e7f287e682f2b6d2578792c787a792a7976)
	(_ent
		(_time 1688371380590)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int ZR0 -1 0 7(_ent(_in))))
		(_port(_int ZR1 -1 0 7(_ent(_in))))
		(_port(_int ZR2 -1 0 7(_ent(_in))))
		(_port(_int ZR3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUT_IR 0 0 8(_ent(_in))))
		(_port(_int LD0 -1 0 9(_ent(_out))))
		(_port(_int LD1 -1 0 9(_ent(_out))))
		(_port(_int LD2 -1 0 9(_ent(_out))))
		(_port(_int LD3 -1 0 9(_ent(_out))))
		(_port(_int LD_PC -1 0 10(_ent(_out))))
		(_port(_int LD_IR -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int Sel0 1 0 11(_ent(_out))))
		(_port(_int Sel1 1 0 12(_ent(_out))))
		(_port(_int BUS_sel -1 0 13(_ent(_out))))
		(_port(_int ALU_CMD -1 0 13(_ent(_out))))
		(_port(_int INC -1 0 14(_ent(_out))))
		(_port(_int CLR -1 0 14(_ent(_out))))
		(_type(_int FSM 0 20(_enum1 S0 S1 HLTSTATE S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int PSTATE 2 0 21(_arch(_uni))))
		(_sig(_int NSTATE 2 0 21(_arch(_uni))))
		(_sig(_int HLT -1 0 22(_arch(_uni))))
		(_sig(_int temp -2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 24(_array -1((_to i 0 i 3)))))
		(_sig(_int R 3 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(22))(_sens(6(d_3_2)))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_alias((R(0))(ZR0)))(_trgt(23(0)))(_sens(2)))))
			(line__30(_arch 2 0 30(_assignment(_alias((R(1))(ZR1)))(_trgt(23(1)))(_sens(3)))))
			(line__31(_arch 3 0 31(_assignment(_alias((R(2))(ZR2)))(_trgt(23(2)))(_sens(4)))))
			(line__32(_arch 4 0 32(_assignment(_alias((R(3))(ZR3)))(_trgt(23(3)))(_sens(5)))))
			(line__34(_arch 5 0 34(_prcs(_simple)(_trgt(21))(_sens(6)))))
			(line__45(_arch 6 0 45(_prcs(_trgt(19))(_sens(0)(1)(20))(_dssslsensitivity 2))))
			(line__54(_arch 7 0 54(_prcs(_simple)(_trgt(20)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(19)(2)(3)(4)(5)(6))(_read(22)(23)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . ControlUnit 8 -1)
)
I 000056 55 2847          1688384769330 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688384769331 2023.07.03 16:16:09)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 414f474341161c571147071a144743471547404748)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 86 (main_tb))
	(_version vef)
	(_time 1688384769344 2023.07.03 16:16:09)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 515e0752550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 9967          1688384771668 Main
(_unit VHDL(main 0 4(main 0 27))
	(_version vef)
	(_time 1688384771669 2023.07.03 16:16:11)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 656a3565613238733865213f35636c633063316364)
	(_ent
		(_time 1688384112617)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int LD -1 0 47(_ent (_in))))
				(_port(_int ROUT 6 0 48(_ent (_out))))
				(_port(_int ZR -1 0 49(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 63(_ent (_in))))
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int LD -1 0 65(_ent (_in))))
				(_port(_int INC -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ROUT 8 0 66(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int LD -1 0 56(_ent (_in))))
				(_port(_int ROUT 7 0 57(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 37(_ent (_in))))
				(_port(_int in2 5 0 37(_ent (_in))))
				(_port(_int cmd -1 0 38(_ent (_in))))
				(_port(_int result 5 0 39(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int rst -1 0 71(_ent (_in))))
				(_port(_int ZR0 -1 0 72(_ent (_in))))
				(_port(_int ZR1 -1 0 72(_ent (_in))))
				(_port(_int ZR2 -1 0 72(_ent (_in))))
				(_port(_int ZR3 -1 0 72(_ent (_in))))
				(_port(_int ROUT_IR 9 0 73(_ent (_in))))
				(_port(_int LD0 -1 0 74(_ent (_out))))
				(_port(_int LD1 -1 0 74(_ent (_out))))
				(_port(_int LD2 -1 0 74(_ent (_out))))
				(_port(_int LD3 -1 0 74(_ent (_out))))
				(_port(_int LD_PC -1 0 75(_ent (_out))))
				(_port(_int LD_IR -1 0 75(_ent (_out))))
				(_port(_int Sel0 10 0 76(_ent (_out))))
				(_port(_int Sel1 10 0 77(_ent (_out))))
				(_port(_int BUS_Sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD -1 0 78(_ent (_out))))
				(_port(_int INC -1 0 79(_ent (_out))))
				(_port(_int CLR -1 0 79(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 92(_ent (_in))))
				(_port(_int Data 13 0 93(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 84(_ent (_in))))
				(_port(_int in1 11 0 84(_ent (_in))))
				(_port(_int in2 11 0 84(_ent (_in))))
				(_port(_int in3 11 0 84(_ent (_in))))
				(_port(_int S 12 0 85(_ent (_in))))
				(_port(_int output 11 0 86(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 99(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 104(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 106(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 109(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 111(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 112(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 115(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 12(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 12(_ent(_out))))
		(_port(_int Reg0 0 0 13(_ent(_out))))
		(_port(_int Reg1 0 0 14(_ent(_out))))
		(_port(_int Reg2 0 0 15(_ent(_out))))
		(_port(_int Reg3 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 17(_ent(_out))))
		(_port(_int Select1 2 0 18(_ent(_out))))
		(_port(_int ALU_out 0 0 19(_ent(_out))))
		(_port(_int bus_data 0 0 20(_ent(_out))))
		(_port(_int Memory_Data 0 0 21(_ent(_out))))
		(_sig(_int LD0 -1 0 29(_arch(_uni))))
		(_sig(_int LD1 -1 0 29(_arch(_uni))))
		(_sig(_int LD2 -1 0 29(_arch(_uni))))
		(_sig(_int LD3 -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR -1 0 29(_arch(_uni))))
		(_sig(_int ZR0 -1 0 29(_arch(_uni))))
		(_sig(_int ZR1 -1 0 29(_arch(_uni))))
		(_sig(_int ZR2 -1 0 29(_arch(_uni))))
		(_sig(_int ZR3 -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 30(_arch(_uni))))
		(_sig(_int RIN1 3 0 30(_arch(_uni))))
		(_sig(_int RIN2 3 0 30(_arch(_uni))))
		(_sig(_int RIN3 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 30(_arch(_uni))))
		(_sig(_int MData 3 0 30(_arch(_uni))))
		(_sig(_int bus_input 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2 3 0 31(_arch(_uni))))
		(_sig(_int alu_result 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 32(_arch(_uni))))
		(_sig(_int sel1 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 63(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 73(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 92(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(43))(_sens(29)(42)(46)))))
			(line__120(_arch 1 0 120(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(29)))))
			(line__121(_arch 2 0 121(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(26)))))
			(line__122(_arch 3 0 122(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(28)))))
			(line__123(_arch 4 0 123(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(41)))))
			(line__124(_arch 5 0 124(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(6(0)))(_sens(16)))))
			(line__125(_arch 6 0 125(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(6(1)))(_sens(17)))))
			(line__126(_arch 7 0 126(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(6(2)))(_sens(18)))))
			(line__127(_arch 8 0 127(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(6(3)))(_sens(19)))))
			(line__128(_arch 9 0 128(_assignment(_alias((Reg0)(Rout0)))(_trgt(7))(_sens(36)))))
			(line__129(_arch 10 0 129(_assignment(_alias((Reg1)(Rout1)))(_trgt(8))(_sens(37)))))
			(line__130(_arch 11 0 130(_assignment(_alias((Reg2)(Rout2)))(_trgt(9))(_sens(38)))))
			(line__131(_arch 12 0 131(_assignment(_alias((Reg3)(Rout3)))(_trgt(10))(_sens(39)))))
			(line__132(_arch 13 0 132(_assignment(_alias((Select0)(sel0)))(_trgt(11))(_sens(47)))))
			(line__133(_arch 14 0 133(_assignment(_alias((Select1)(sel1)))(_trgt(12))(_sens(48)))))
			(line__134(_arch 15 0 134(_assignment(_alias((ALU_out)(alu_result)))(_trgt(13))(_sens(46)))))
			(line__135(_arch 16 0 135(_assignment(_alias((bus_data)(bus_input)))(_trgt(14))(_sens(43)))))
			(line__136(_arch 17 0 136(_assignment(_alias((Memory_Data)(MData)))(_trgt(15))(_sens(42)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 18 -1)
)
I 000056 55 2847          1688384771841 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688384771842 2023.07.03 16:16:11)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 111e401611464c074117574a441713174517101718)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 1 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 86 (main_tb))
	(_version vef)
	(_time 1688384771845 2023.07.03 16:16:11)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 111f1016154746061510034b451744171217191447)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 2904          1688384905047 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688384905048 2023.07.03 16:18:25)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 6a656a6a3a3d377c3a3c2c313f6c686c3e6c6b6c63)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs(_wait_for)(_trgt(0)))))
			(line__85(_arch 1 0 85(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 95 (main_tb))
	(_version vef)
	(_time 1688384905051 2023.07.03 16:18:25)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 6a643a6a3e3c3d7d6e6b78303e6c3f6c696c626f3c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 9967          1688384909868 Main
(_unit VHDL(main 0 4(main 0 27))
	(_version vef)
	(_time 1688384909869 2023.07.03 16:18:29)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 3f6b6b3a68686229623f7b656f3936396a396b393e)
	(_ent
		(_time 1688384112617)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int LD -1 0 47(_ent (_in))))
				(_port(_int ROUT 6 0 48(_ent (_out))))
				(_port(_int ZR -1 0 49(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 63(_ent (_in))))
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int LD -1 0 65(_ent (_in))))
				(_port(_int INC -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ROUT 8 0 66(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int LD -1 0 56(_ent (_in))))
				(_port(_int ROUT 7 0 57(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 37(_ent (_in))))
				(_port(_int in2 5 0 37(_ent (_in))))
				(_port(_int cmd -1 0 38(_ent (_in))))
				(_port(_int result 5 0 39(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int rst -1 0 71(_ent (_in))))
				(_port(_int ZR0 -1 0 72(_ent (_in))))
				(_port(_int ZR1 -1 0 72(_ent (_in))))
				(_port(_int ZR2 -1 0 72(_ent (_in))))
				(_port(_int ZR3 -1 0 72(_ent (_in))))
				(_port(_int ROUT_IR 9 0 73(_ent (_in))))
				(_port(_int LD0 -1 0 74(_ent (_out))))
				(_port(_int LD1 -1 0 74(_ent (_out))))
				(_port(_int LD2 -1 0 74(_ent (_out))))
				(_port(_int LD3 -1 0 74(_ent (_out))))
				(_port(_int LD_PC -1 0 75(_ent (_out))))
				(_port(_int LD_IR -1 0 75(_ent (_out))))
				(_port(_int Sel0 10 0 76(_ent (_out))))
				(_port(_int Sel1 10 0 77(_ent (_out))))
				(_port(_int BUS_Sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD -1 0 78(_ent (_out))))
				(_port(_int INC -1 0 79(_ent (_out))))
				(_port(_int CLR -1 0 79(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 92(_ent (_in))))
				(_port(_int Data 13 0 93(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 84(_ent (_in))))
				(_port(_int in1 11 0 84(_ent (_in))))
				(_port(_int in2 11 0 84(_ent (_in))))
				(_port(_int in3 11 0 84(_ent (_in))))
				(_port(_int S 12 0 85(_ent (_in))))
				(_port(_int output 11 0 86(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 99(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 104(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 106(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 109(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 111(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 112(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 115(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 12(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 12(_ent(_out))))
		(_port(_int Reg0 0 0 13(_ent(_out))))
		(_port(_int Reg1 0 0 14(_ent(_out))))
		(_port(_int Reg2 0 0 15(_ent(_out))))
		(_port(_int Reg3 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 17(_ent(_out))))
		(_port(_int Select1 2 0 18(_ent(_out))))
		(_port(_int ALU_out 0 0 19(_ent(_out))))
		(_port(_int bus_data 0 0 20(_ent(_out))))
		(_port(_int Memory_Data 0 0 21(_ent(_out))))
		(_sig(_int LD0 -1 0 29(_arch(_uni))))
		(_sig(_int LD1 -1 0 29(_arch(_uni))))
		(_sig(_int LD2 -1 0 29(_arch(_uni))))
		(_sig(_int LD3 -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR -1 0 29(_arch(_uni))))
		(_sig(_int ZR0 -1 0 29(_arch(_uni))))
		(_sig(_int ZR1 -1 0 29(_arch(_uni))))
		(_sig(_int ZR2 -1 0 29(_arch(_uni))))
		(_sig(_int ZR3 -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 30(_arch(_uni))))
		(_sig(_int RIN1 3 0 30(_arch(_uni))))
		(_sig(_int RIN2 3 0 30(_arch(_uni))))
		(_sig(_int RIN3 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 30(_arch(_uni))))
		(_sig(_int MData 3 0 30(_arch(_uni))))
		(_sig(_int bus_input 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2 3 0 31(_arch(_uni))))
		(_sig(_int alu_result 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 32(_arch(_uni))))
		(_sig(_int sel1 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 63(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 73(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 92(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(43))(_sens(29)(42)(46)))))
			(line__120(_arch 1 0 120(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(29)))))
			(line__121(_arch 2 0 121(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(26)))))
			(line__122(_arch 3 0 122(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(28)))))
			(line__123(_arch 4 0 123(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(41)))))
			(line__124(_arch 5 0 124(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(6(0)))(_sens(16)))))
			(line__125(_arch 6 0 125(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(6(1)))(_sens(17)))))
			(line__126(_arch 7 0 126(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(6(2)))(_sens(18)))))
			(line__127(_arch 8 0 127(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(6(3)))(_sens(19)))))
			(line__128(_arch 9 0 128(_assignment(_alias((Reg0)(Rout0)))(_trgt(7))(_sens(36)))))
			(line__129(_arch 10 0 129(_assignment(_alias((Reg1)(Rout1)))(_trgt(8))(_sens(37)))))
			(line__130(_arch 11 0 130(_assignment(_alias((Reg2)(Rout2)))(_trgt(9))(_sens(38)))))
			(line__131(_arch 12 0 131(_assignment(_alias((Reg3)(Rout3)))(_trgt(10))(_sens(39)))))
			(line__132(_arch 13 0 132(_assignment(_alias((Select0)(sel0)))(_trgt(11))(_sens(47)))))
			(line__133(_arch 14 0 133(_assignment(_alias((Select1)(sel1)))(_trgt(12))(_sens(48)))))
			(line__134(_arch 15 0 134(_assignment(_alias((ALU_out)(alu_result)))(_trgt(13))(_sens(46)))))
			(line__135(_arch 16 0 135(_assignment(_alias((bus_data)(bus_input)))(_trgt(14))(_sens(43)))))
			(line__136(_arch 17 0 136(_assignment(_alias((Memory_Data)(MData)))(_trgt(15))(_sens(42)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 18 -1)
)
I 000056 55 2904          1688384910011 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688384910012 2023.07.03 16:18:30)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code cb9f9f9e989c96dd9b9d8d909ecdc9cd9fcdcacdc2)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_prcs(_wait_for)(_trgt(0)))))
			(line__85(_arch 1 0 85(_prcs(_wait_for)(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 95 (main_tb))
	(_version vef)
	(_time 1688384910015 2023.07.03 16:18:30)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code cb9ecf9e9c9d9cdccfcad9919fcd9ecdc8cdc3ce9d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 2929          1688385055670 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688385055671 2023.07.03 16:20:55)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code c5969890c19298d395c7839e90c3c7c391c3c4c3cc)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688385055674 2023.07.03 16:20:55)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code c597c890c59392d2c1c4d79f91c390c3c6c3cdc093)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 9967          1688385057730 Main
(_unit VHDL(main 0 4(main 0 27))
	(_version vef)
	(_time 1688385057731 2023.07.03 16:20:57)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code d0808582d1878dc68dd0948a80d6d9d685d684d6d1)
	(_ent
		(_time 1688384112617)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 45(_ent (_in))))
				(_port(_int CLK -1 0 46(_ent (_in))))
				(_port(_int LD -1 0 47(_ent (_in))))
				(_port(_int ROUT 6 0 48(_ent (_out))))
				(_port(_int ZR -1 0 49(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 63(_ent (_in))))
				(_port(_int CLK -1 0 64(_ent (_in))))
				(_port(_int LD -1 0 65(_ent (_in))))
				(_port(_int INC -1 0 65(_ent (_in))))
				(_port(_int CLR -1 0 65(_ent (_in))))
				(_port(_int ROUT 8 0 66(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 54(_ent (_in))))
				(_port(_int CLK -1 0 55(_ent (_in))))
				(_port(_int LD -1 0 56(_ent (_in))))
				(_port(_int ROUT 7 0 57(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 37(_ent (_in))))
				(_port(_int in2 5 0 37(_ent (_in))))
				(_port(_int cmd -1 0 38(_ent (_in))))
				(_port(_int result 5 0 39(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 71(_ent (_in))))
				(_port(_int rst -1 0 71(_ent (_in))))
				(_port(_int ZR0 -1 0 72(_ent (_in))))
				(_port(_int ZR1 -1 0 72(_ent (_in))))
				(_port(_int ZR2 -1 0 72(_ent (_in))))
				(_port(_int ZR3 -1 0 72(_ent (_in))))
				(_port(_int ROUT_IR 9 0 73(_ent (_in))))
				(_port(_int LD0 -1 0 74(_ent (_out))))
				(_port(_int LD1 -1 0 74(_ent (_out))))
				(_port(_int LD2 -1 0 74(_ent (_out))))
				(_port(_int LD3 -1 0 74(_ent (_out))))
				(_port(_int LD_PC -1 0 75(_ent (_out))))
				(_port(_int LD_IR -1 0 75(_ent (_out))))
				(_port(_int Sel0 10 0 76(_ent (_out))))
				(_port(_int Sel1 10 0 77(_ent (_out))))
				(_port(_int BUS_Sel -1 0 78(_ent (_out))))
				(_port(_int ALU_CMD -1 0 78(_ent (_out))))
				(_port(_int INC -1 0 79(_ent (_out))))
				(_port(_int CLR -1 0 79(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 92(_ent (_in))))
				(_port(_int Data 13 0 93(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 84(_ent (_in))))
				(_port(_int in1 11 0 84(_ent (_in))))
				(_port(_int in2 11 0 84(_ent (_in))))
				(_port(_int in3 11 0 84(_ent (_in))))
				(_port(_int S 12 0 85(_ent (_in))))
				(_port(_int output 11 0 86(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 99(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 104(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 106(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 109(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 111(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 112(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 115(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 12(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 12(_ent(_out))))
		(_port(_int Reg0 0 0 13(_ent(_out))))
		(_port(_int Reg1 0 0 14(_ent(_out))))
		(_port(_int Reg2 0 0 15(_ent(_out))))
		(_port(_int Reg3 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 17(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 17(_ent(_out))))
		(_port(_int Select1 2 0 18(_ent(_out))))
		(_port(_int ALU_out 0 0 19(_ent(_out))))
		(_port(_int bus_data 0 0 20(_ent(_out))))
		(_port(_int Memory_Data 0 0 21(_ent(_out))))
		(_sig(_int LD0 -1 0 29(_arch(_uni))))
		(_sig(_int LD1 -1 0 29(_arch(_uni))))
		(_sig(_int LD2 -1 0 29(_arch(_uni))))
		(_sig(_int LD3 -1 0 29(_arch(_uni))))
		(_sig(_int LD_PC -1 0 29(_arch(_uni))))
		(_sig(_int LD_IR -1 0 29(_arch(_uni))))
		(_sig(_int ZR0 -1 0 29(_arch(_uni))))
		(_sig(_int ZR1 -1 0 29(_arch(_uni))))
		(_sig(_int ZR2 -1 0 29(_arch(_uni))))
		(_sig(_int ZR3 -1 0 29(_arch(_uni))))
		(_sig(_int INC_sig -1 0 29(_arch(_uni))))
		(_sig(_int CLR -1 0 29(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 29(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 29(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 30(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 30(_arch(_uni))))
		(_sig(_int RIN1 3 0 30(_arch(_uni))))
		(_sig(_int RIN2 3 0 30(_arch(_uni))))
		(_sig(_int RIN3 3 0 30(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 30(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 30(_arch(_uni))))
		(_sig(_int ROUT0 3 0 30(_arch(_uni))))
		(_sig(_int ROUT1 3 0 30(_arch(_uni))))
		(_sig(_int ROUT2 3 0 30(_arch(_uni))))
		(_sig(_int ROUT3 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 30(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 30(_arch(_uni))))
		(_sig(_int MData 3 0 30(_arch(_uni))))
		(_sig(_int bus_input 3 0 30(_arch(_uni))))
		(_sig(_int alu_in1 3 0 31(_arch(_uni))))
		(_sig(_int alu_in2 3 0 31(_arch(_uni))))
		(_sig(_int alu_result 3 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 32(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 32(_arch(_uni))))
		(_sig(_int sel1 4 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 37(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 54(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 63(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 73(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 76(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 84(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 85(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 92(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__118(_arch 0 0 118(_assignment(_trgt(43))(_sens(29)(42)(46)))))
			(line__120(_arch 1 0 120(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(29)))))
			(line__121(_arch 2 0 121(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(26)))))
			(line__122(_arch 3 0 122(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(28)))))
			(line__123(_arch 4 0 123(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(41)))))
			(line__124(_arch 5 0 124(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(6(0)))(_sens(16)))))
			(line__125(_arch 6 0 125(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(6(1)))(_sens(17)))))
			(line__126(_arch 7 0 126(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(6(2)))(_sens(18)))))
			(line__127(_arch 8 0 127(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(6(3)))(_sens(19)))))
			(line__128(_arch 9 0 128(_assignment(_alias((Reg0)(Rout0)))(_trgt(7))(_sens(36)))))
			(line__129(_arch 10 0 129(_assignment(_alias((Reg1)(Rout1)))(_trgt(8))(_sens(37)))))
			(line__130(_arch 11 0 130(_assignment(_alias((Reg2)(Rout2)))(_trgt(9))(_sens(38)))))
			(line__131(_arch 12 0 131(_assignment(_alias((Reg3)(Rout3)))(_trgt(10))(_sens(39)))))
			(line__132(_arch 13 0 132(_assignment(_alias((Select0)(sel0)))(_trgt(11))(_sens(47)))))
			(line__133(_arch 14 0 133(_assignment(_alias((Select1)(sel1)))(_trgt(12))(_sens(48)))))
			(line__134(_arch 15 0 134(_assignment(_alias((ALU_out)(alu_result)))(_trgt(13))(_sens(46)))))
			(line__135(_arch 16 0 135(_assignment(_alias((bus_data)(bus_input)))(_trgt(14))(_sens(43)))))
			(line__136(_arch 17 0 136(_assignment(_alias((Memory_Data)(MData)))(_trgt(15))(_sens(42)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 18 -1)
)
I 000056 55 2929          1688385057998 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688385057999 2023.07.03 16:20:57)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code da8a8c888a8d87cc8ad89c818fdcd8dc8edcdbdcd3)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688385058002 2023.07.03 16:20:57)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code da8bdc888e8c8dcddedbc8808edc8fdcd9dcd2df8c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10097         1688385173763 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688385173764 2023.07.03 16:22:53)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 1246411511454f044f1c564842141b144714461413)
	(_ent
		(_time 1688385173748)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0 -1 0 30(_arch(_uni))))
		(_sig(_int LD1 -1 0 30(_arch(_uni))))
		(_sig(_int LD2 -1 0 30(_arch(_uni))))
		(_sig(_int LD3 -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR -1 0 30(_arch(_uni))))
		(_sig(_int ZR0 -1 0 30(_arch(_uni))))
		(_sig(_int ZR1 -1 0 30(_arch(_uni))))
		(_sig(_int ZR2 -1 0 30(_arch(_uni))))
		(_sig(_int ZR3 -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 31(_arch(_uni))))
		(_sig(_int RIN1 3 0 31(_arch(_uni))))
		(_sig(_int RIN2 3 0 31(_arch(_uni))))
		(_sig(_int RIN3 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 31(_arch(_uni))))
		(_sig(_int MData 3 0 31(_arch(_uni))))
		(_sig(_int bus_input 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2 3 0 32(_arch(_uni))))
		(_sig(_int alu_result 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 33(_arch(_uni))))
		(_sig(_int sel1 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3323          1688385178475 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688385178476 2023.07.03 16:22:58)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 792c2478712e246f297b3f222c7f7b7f2d7f787f70)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((CMD)(CMD))
				((IR)(IR))
				((PC)(_open))
				((LD_REG)(LD_REG))
				((Reg0)(Reg0))
				((Reg1)(Reg1))
				((Reg2)(Reg2))
				((Reg3)(Reg3))
				((Select0)(Select0))
				((Select1)(Select1))
				((ALU_out)(ALU_out))
				((bus_data)(bus_data))
				((Memory_Data)(Memory_Data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 774 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688385178479 2023.07.03 16:22:58)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 792d7478752f2e6e7d786b232d7f2c7f7a7f717c2f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
				(_port
					((CLK)(CLK))
					((RST)(RST))
					((BUS_Sel)(BUS_Sel))
					((INC)(INC))
					((CMD)(CMD))
					((IR)(IR))
					((PC)(_open))
					((LD_REG)(LD_REG))
					((Reg0)(Reg0))
					((Reg1)(Reg1))
					((Reg2)(Reg2))
					((Reg3)(Reg3))
					((Select0)(Select0))
					((Select1)(Select1))
					((ALU_out)(ALU_out))
					((bus_data)(bus_data))
					((Memory_Data)(Memory_Data))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10097         1688385181937 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688385181938 2023.07.03 16:23:01)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 0052530601575d165d0e445a500609065506540601)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0 -1 0 30(_arch(_uni))))
		(_sig(_int LD1 -1 0 30(_arch(_uni))))
		(_sig(_int LD2 -1 0 30(_arch(_uni))))
		(_sig(_int LD3 -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR -1 0 30(_arch(_uni))))
		(_sig(_int ZR0 -1 0 30(_arch(_uni))))
		(_sig(_int ZR1 -1 0 30(_arch(_uni))))
		(_sig(_int ZR2 -1 0 30(_arch(_uni))))
		(_sig(_int ZR3 -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 31(_arch(_uni))))
		(_sig(_int RIN1 3 0 31(_arch(_uni))))
		(_sig(_int RIN2 3 0 31(_arch(_uni))))
		(_sig(_int RIN3 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 31(_arch(_uni))))
		(_sig(_int MData 3 0 31(_arch(_uni))))
		(_sig(_int bus_input 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2 3 0 32(_arch(_uni))))
		(_sig(_int alu_result 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 33(_arch(_uni))))
		(_sig(_int sel1 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3323          1688385182499 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688385182500 2023.07.03 16:23:02)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 32606f3731656f246230746967343034663433343b)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((CMD)(CMD))
				((IR)(IR))
				((PC)(_open))
				((LD_REG)(LD_REG))
				((Reg0)(Reg0))
				((Reg1)(Reg1))
				((Reg2)(Reg2))
				((Reg3)(Reg3))
				((Select0)(Select0))
				((Select1)(Select1))
				((ALU_out)(ALU_out))
				((bus_data)(bus_data))
				((Memory_Data)(Memory_Data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 774 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688385182515 2023.07.03 16:23:02)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 42114f4045141555464350181644174441444a4714)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
				(_port
					((CLK)(CLK))
					((RST)(RST))
					((BUS_Sel)(BUS_Sel))
					((INC)(INC))
					((CMD)(CMD))
					((IR)(IR))
					((PC)(_open))
					((LD_REG)(LD_REG))
					((Reg0)(Reg0))
					((Reg1)(Reg1))
					((Reg2)(Reg2))
					((Reg3)(Reg3))
					((Select0)(Select0))
					((Select1)(Select1))
					((ALU_out)(ALU_out))
					((bus_data)(bus_data))
					((Memory_Data)(Memory_Data))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10097         1688385941853 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688385941854 2023.07.03 16:35:41)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 69696b69613e347f34672d33396f606f3c6f3d6f68)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(RIN_PC))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(RIN_IR))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0 -1 0 30(_arch(_uni))))
		(_sig(_int LD1 -1 0 30(_arch(_uni))))
		(_sig(_int LD2 -1 0 30(_arch(_uni))))
		(_sig(_int LD3 -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR -1 0 30(_arch(_uni))))
		(_sig(_int ZR0 -1 0 30(_arch(_uni))))
		(_sig(_int ZR1 -1 0 30(_arch(_uni))))
		(_sig(_int ZR2 -1 0 30(_arch(_uni))))
		(_sig(_int ZR3 -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 31(_arch(_uni))))
		(_sig(_int RIN1 3 0 31(_arch(_uni))))
		(_sig(_int RIN2 3 0 31(_arch(_uni))))
		(_sig(_int RIN3 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 31(_arch(_uni))))
		(_sig(_int MData 3 0 31(_arch(_uni))))
		(_sig(_int bus_input 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2 3 0 32(_arch(_uni))))
		(_sig(_int alu_result 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 33(_arch(_uni))))
		(_sig(_int sel1 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3323          1688385942084 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688385942085 2023.07.03 16:35:42)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 5352075051040e450351150806555155075552555a)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((CMD)(CMD))
				((IR)(IR))
				((PC)(_open))
				((LD_REG)(LD_REG))
				((Reg0)(Reg0))
				((Reg1)(Reg1))
				((Reg2)(Reg2))
				((Reg3)(Reg3))
				((Select0)(Select0))
				((Select1)(Select1))
				((ALU_out)(ALU_out))
				((bus_data)(bus_data))
				((Memory_Data)(Memory_Data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 774 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688385942088 2023.07.03 16:35:42)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 5353575055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
				(_port
					((CLK)(CLK))
					((RST)(RST))
					((BUS_Sel)(BUS_Sel))
					((INC)(INC))
					((CMD)(CMD))
					((IR)(IR))
					((PC)(_open))
					((LD_REG)(LD_REG))
					((Reg0)(Reg0))
					((Reg1)(Reg1))
					((Reg2)(Reg2))
					((Reg3)(Reg3))
					((Select0)(Select0))
					((Select1)(Select1))
					((ALU_out)(ALU_out))
					((bus_data)(bus_data))
					((Memory_Data)(Memory_Data))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10103         1688386100342 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688386100343 2023.07.03 16:38:20)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 8ad88f84daddd79cd784ced0da8c838cdf8cde8c8b)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0 -1 0 30(_arch(_uni))))
		(_sig(_int LD1 -1 0 30(_arch(_uni))))
		(_sig(_int LD2 -1 0 30(_arch(_uni))))
		(_sig(_int LD3 -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR -1 0 30(_arch(_uni))))
		(_sig(_int ZR0 -1 0 30(_arch(_uni))))
		(_sig(_int ZR1 -1 0 30(_arch(_uni))))
		(_sig(_int ZR2 -1 0 30(_arch(_uni))))
		(_sig(_int ZR3 -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 31(_arch(_uni))))
		(_sig(_int RIN1 3 0 31(_arch(_uni))))
		(_sig(_int RIN2 3 0 31(_arch(_uni))))
		(_sig(_int RIN3 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 31(_arch(_uni))))
		(_sig(_int MData 3 0 31(_arch(_uni))))
		(_sig(_int bus_input 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2 3 0 32(_arch(_uni))))
		(_sig(_int alu_result 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 33(_arch(_uni))))
		(_sig(_int sel1 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3323          1688386103681 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688386103682 2023.07.03 16:38:23)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 94c7c79b91c3c982c496d2cfc1929692c09295929d)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((CMD)(CMD))
				((IR)(IR))
				((PC)(_open))
				((LD_REG)(LD_REG))
				((Reg0)(Reg0))
				((Reg1)(Reg1))
				((Reg2)(Reg2))
				((Reg3)(Reg3))
				((Select0)(Select0))
				((Select1)(Select1))
				((ALU_out)(ALU_out))
				((bus_data)(bus_data))
				((Memory_Data)(Memory_Data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 774 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688386103685 2023.07.03 16:38:23)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 94c6979b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
				(_port
					((CLK)(CLK))
					((RST)(RST))
					((BUS_Sel)(BUS_Sel))
					((INC)(INC))
					((CMD)(CMD))
					((IR)(IR))
					((PC)(_open))
					((LD_REG)(LD_REG))
					((Reg0)(Reg0))
					((Reg1)(Reg1))
					((Reg2)(Reg2))
					((Reg3)(Reg3))
					((Select0)(Select0))
					((Select1)(Select1))
					((ALU_out)(ALU_out))
					((bus_data)(bus_data))
					((Memory_Data)(Memory_Data))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10103         1688386106817 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688386106818 2023.07.03 16:38:26)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code d4848386d18389c289da908e84d2ddd281d280d2d5)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
		)
		(_use(_ent . ALU)
			(_port
				((in1)(in1))
				((in2)(in2))
				((cmd)(cmd))
				((result)(result))
			)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0 -1 0 30(_arch(_uni))))
		(_sig(_int LD1 -1 0 30(_arch(_uni))))
		(_sig(_int LD2 -1 0 30(_arch(_uni))))
		(_sig(_int LD3 -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR -1 0 30(_arch(_uni))))
		(_sig(_int ZR0 -1 0 30(_arch(_uni))))
		(_sig(_int ZR1 -1 0 30(_arch(_uni))))
		(_sig(_int ZR2 -1 0 30(_arch(_uni))))
		(_sig(_int ZR3 -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 31(_arch(_uni))))
		(_sig(_int RIN1 3 0 31(_arch(_uni))))
		(_sig(_int RIN2 3 0 31(_arch(_uni))))
		(_sig(_int RIN3 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 31(_arch(_uni))))
		(_sig(_int MData 3 0 31(_arch(_uni))))
		(_sig(_int bus_input 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2 3 0 32(_arch(_uni))))
		(_sig(_int alu_result 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 33(_arch(_uni))))
		(_sig(_int sel1 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3323          1688386107113 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688386107114 2023.07.03 16:38:27)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code fcacacacaeaba1eaacfebaa7a9fafefaa8fafdfaf5)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((CMD)(CMD))
				((IR)(IR))
				((PC)(_open))
				((LD_REG)(LD_REG))
				((Reg0)(Reg0))
				((Reg1)(Reg1))
				((Reg2)(Reg2))
				((Reg3)(Reg3))
				((Select0)(Select0))
				((Select1)(Select1))
				((ALU_out)(ALU_out))
				((bus_data)(bus_data))
				((Memory_Data)(Memory_Data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 774 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688386107117 2023.07.03 16:38:27)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code fcadfcacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
				(_port
					((CLK)(CLK))
					((RST)(RST))
					((BUS_Sel)(BUS_Sel))
					((INC)(INC))
					((CMD)(CMD))
					((IR)(IR))
					((PC)(_open))
					((LD_REG)(LD_REG))
					((Reg0)(Reg0))
					((Reg1)(Reg1))
					((Reg2)(Reg2))
					((Reg3)(Reg3))
					((Select0)(Select0))
					((Select1)(Select1))
					((ALU_out)(ALU_out))
					((bus_data)(bus_data))
					((Memory_Data)(Memory_Data))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10035         1688386709787 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688386709788 2023.07.03 16:48:29)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 2327702721747e357e2d677973252a257625772522)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0 -1 0 30(_arch(_uni))))
		(_sig(_int LD1 -1 0 30(_arch(_uni))))
		(_sig(_int LD2 -1 0 30(_arch(_uni))))
		(_sig(_int LD3 -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR -1 0 30(_arch(_uni))))
		(_sig(_int ZR0 -1 0 30(_arch(_uni))))
		(_sig(_int ZR1 -1 0 30(_arch(_uni))))
		(_sig(_int ZR2 -1 0 30(_arch(_uni))))
		(_sig(_int ZR3 -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 31(_arch(_uni))))
		(_sig(_int RIN1 3 0 31(_arch(_uni))))
		(_sig(_int RIN2 3 0 31(_arch(_uni))))
		(_sig(_int RIN3 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 31(_arch(_uni))))
		(_sig(_int MData 3 0 31(_arch(_uni))))
		(_sig(_int bus_input 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2 3 0 32(_arch(_uni))))
		(_sig(_int alu_result 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 33(_arch(_uni))))
		(_sig(_int sel1 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3323          1688386715777 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688386715778 2023.07.03 16:48:35)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 898c888781ded49fd98bcfd2dc8f8b8fdd8f888f80)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((CMD)(CMD))
				((IR)(IR))
				((PC)(_open))
				((LD_REG)(LD_REG))
				((Reg0)(Reg0))
				((Reg1)(Reg1))
				((Reg2)(Reg2))
				((Reg3)(Reg3))
				((Select0)(Select0))
				((Select1)(Select1))
				((ALU_out)(ALU_out))
				((bus_data)(bus_data))
				((Memory_Data)(Memory_Data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 774 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688386715781 2023.07.03 16:48:35)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 898dd88785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
				(_port
					((CLK)(CLK))
					((RST)(RST))
					((BUS_Sel)(BUS_Sel))
					((INC)(INC))
					((CMD)(CMD))
					((IR)(IR))
					((PC)(_open))
					((LD_REG)(LD_REG))
					((Reg0)(Reg0))
					((Reg1)(Reg1))
					((Reg2)(Reg2))
					((Reg3)(Reg3))
					((Select0)(Select0))
					((Select1)(Select1))
					((ALU_out)(ALU_out))
					((bus_data)(bus_data))
					((Memory_Data)(Memory_Data))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10035         1688386718413 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688386718414 2023.07.03 16:48:38)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code d6d48a84d1818bc08bd8928c86d0dfd083d082d0d7)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0 -1 0 30(_arch(_uni))))
		(_sig(_int LD1 -1 0 30(_arch(_uni))))
		(_sig(_int LD2 -1 0 30(_arch(_uni))))
		(_sig(_int LD3 -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR -1 0 30(_arch(_uni))))
		(_sig(_int ZR0 -1 0 30(_arch(_uni))))
		(_sig(_int ZR1 -1 0 30(_arch(_uni))))
		(_sig(_int ZR2 -1 0 30(_arch(_uni))))
		(_sig(_int ZR3 -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 31(_arch(_uni))))
		(_sig(_int RIN1 3 0 31(_arch(_uni))))
		(_sig(_int RIN2 3 0 31(_arch(_uni))))
		(_sig(_int RIN3 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 31(_arch(_uni))))
		(_sig(_int MData 3 0 31(_arch(_uni))))
		(_sig(_int bus_input 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2 3 0 32(_arch(_uni))))
		(_sig(_int alu_result 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 33(_arch(_uni))))
		(_sig(_int sel1 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3323          1688386718837 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688386718838 2023.07.03 16:48:38)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 7b797e7a282c266d2b793d202e7d797d2f7d7a7d72)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((CMD)(CMD))
				((IR)(IR))
				((PC)(_open))
				((LD_REG)(LD_REG))
				((Reg0)(Reg0))
				((Reg1)(Reg1))
				((Reg2)(Reg2))
				((Reg3)(Reg3))
				((Select0)(Select0))
				((Select1)(Select1))
				((ALU_out)(ALU_out))
				((bus_data)(bus_data))
				((Memory_Data)(Memory_Data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 774 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688386718851 2023.07.03 16:48:38)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 8b88de85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
				(_port
					((CLK)(CLK))
					((RST)(RST))
					((BUS_Sel)(BUS_Sel))
					((INC)(INC))
					((CMD)(CMD))
					((IR)(IR))
					((PC)(_open))
					((LD_REG)(LD_REG))
					((Reg0)(Reg0))
					((Reg1)(Reg1))
					((Reg2)(Reg2))
					((Reg3)(Reg3))
					((Select0)(Select0))
					((Select1)(Select1))
					((ALU_out)(ALU_out))
					((bus_data)(bus_data))
					((Memory_Data)(Memory_Data))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1267          1688387391599 TB_ARCHITECTURE
(_unit VHDL(alu_tb 0 7(tb_architecture 0 10))
	(_version vef)
	(_time 1688387391600 2023.07.03 16:59:51)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7d73297c7a2b2c68287869272e7b7c7b2e7a78782b)
	(_ent
		(_time 1688248067264)
	)
	(_comp
		(ALU
			(_object
				(_port(_int in1 0 0 14(_ent (_in))))
				(_port(_int in2 0 0 15(_ent (_in))))
				(_port(_int cmd -1 0 16(_ent (_in))))
				(_port(_int result 0 0 17(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 32(_comp ALU)
		(_port
			((in1)(in1))
			((in2)(in2))
			((cmd)(cmd))
			((result)(result))
		)
		(_use(_ent . ALU)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 21(_array -1((_dto i 5 i 0)))))
		(_sig(_int in1 1 0 21(_arch(_uni))))
		(_sig(_int in2 1 0 22(_arch(_uni))))
		(_sig(_int cmd -1 0 23(_arch(_uni))))
		(_sig(_int result 1 0 25(_arch(_uni))))
		(_prcs
			(line__41(_arch 0 0 41(_prcs(_wait_for)(_trgt(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_SIGNED)))
	(_static
		(33686018 771)
		(33686018 770)
	)
	(_model . TB_ARCHITECTURE 1 -1)
)
V 000036 55 380 0 testbench_for_alu
(_configuration VHDL (testbench_for_alu 0 53 (alu_tb))
	(_version vef)
	(_time 1688387391603 2023.07.03 16:59:51)
	(_source(\../src/TestBench/alu_TB.vhd\))
	(_parameters tan)
	(_code 7d722c7c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . ALU alu
			)
		)
	)
	(_use(std(standard))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_1164)))
)
I 000045 55 10035         1688387396497 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688387396498 2023.07.03 16:59:56)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 9fc8ca90c8c8c289c291dbc5cf999699ca99cb999e)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD0))
			((ROUT)(ROUT0))
			((ZR)(ZR0))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD1))
			((ROUT)(ROUT1))
			((ZR)(ZR1))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD2))
			((ROUT)(ROUT2))
			((ZR)(ZR2))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD3))
			((ROUT)(ROUT3))
			((ZR)(ZR3))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD_PC))
			((INC)(INC_sig))
			((CLR)(CLR))
			((ROUT)(ROUT_PC))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(bus_input))
			((CLK)(CLK))
			((LD)(LD_IR))
			((ROUT)(ROUT_IR))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1))
			((in2)(alu_in2))
			((cmd)(alu_cmd))
			((result)(alu_result))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0))
			((ZR1)(ZR1))
			((ZR2)(ZR2))
			((ZR3)(ZR3))
			((ROUT_IR)(ROUT_IR))
			((LD0)(LD0))
			((LD1)(LD1))
			((LD2)(LD2))
			((LD3)(LD3))
			((LD_PC)(LD_PC))
			((LD_IR)(LD_IR))
			((Sel0)(Sel0))
			((Sel1)(Sel1))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd))
			((INC)(INC_sig))
			((CLR)(CLR))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC))
			((Data)(MData))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel0))
			((output)(alu_in1))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0))
			((in1)(ROUT1))
			((in2)(ROUT2))
			((in3)(ROUT3))
			((S)(sel1))
			((output)(alu_in2))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0 -1 0 30(_arch(_uni))))
		(_sig(_int LD1 -1 0 30(_arch(_uni))))
		(_sig(_int LD2 -1 0 30(_arch(_uni))))
		(_sig(_int LD3 -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR -1 0 30(_arch(_uni))))
		(_sig(_int ZR0 -1 0 30(_arch(_uni))))
		(_sig(_int ZR1 -1 0 30(_arch(_uni))))
		(_sig(_int ZR2 -1 0 30(_arch(_uni))))
		(_sig(_int ZR3 -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0 3 0 31(_arch(_uni))))
		(_sig(_int RIN1 3 0 31(_arch(_uni))))
		(_sig(_int RIN2 3 0 31(_arch(_uni))))
		(_sig(_int RIN3 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR 3 0 31(_arch(_uni))))
		(_sig(_int MData 3 0 31(_arch(_uni))))
		(_sig(_int bus_input 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2 3 0 32(_arch(_uni))))
		(_sig(_int alu_result 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0 4 0 33(_arch(_uni))))
		(_sig(_int sel1 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3323          1688387396672 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688387396673 2023.07.03 16:59:56)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 4b1c1d49181c165d1b490d101e4d494d1f4d4a4d42)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((CMD)(CMD))
				((IR)(IR))
				((PC)(_open))
				((LD_REG)(LD_REG))
				((Reg0)(Reg0))
				((Reg1)(Reg1))
				((Reg2)(Reg2))
				((Reg3)(Reg3))
				((Select0)(Select0))
				((Select1)(Select1))
				((ALU_out)(ALU_out))
				((bus_data)(bus_data))
				((Memory_Data)(Memory_Data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 774 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688387396676 2023.07.03 16:59:56)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 4b1d4d491c1d1c5c4f4a59111f4d1e4d484d434e1d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
				(_port
					((CLK)(CLK))
					((RST)(RST))
					((BUS_Sel)(BUS_Sel))
					((INC)(INC))
					((CMD)(CMD))
					((IR)(IR))
					((PC)(_open))
					((LD_REG)(LD_REG))
					((Reg0)(Reg0))
					((Reg1)(Reg1))
					((Reg2)(Reg2))
					((Reg3)(Reg3))
					((Select0)(Select0))
					((Select1)(Select1))
					((ALU_out)(ALU_out))
					((bus_data)(bus_data))
					((Memory_Data)(Memory_Data))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10447         1688399934180 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688399934181 2023.07.03 20:28:54)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 6231606261353f743f6c263832646b643764366463)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((Sel0)(Sel0_sig))
			((Sel1)(Sel1_sig))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel0_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd_sig -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int MData_sig 3 0 31(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0_sig 4 0 33(_arch(_uni))))
		(_sig(_int sel1_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd_sig)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0_Sig)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1_Sig)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3323          1688399941186 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688399941187 2023.07.03 20:29:01)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code bfb9baebe8e8e2a9efbdf9e4eab9bdb9ebb9beb9b6)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((CMD)(CMD))
				((IR)(IR))
				((PC)(_open))
				((LD_REG)(LD_REG))
				((Reg0)(Reg0))
				((Reg1)(Reg1))
				((Reg2)(Reg2))
				((Reg3)(Reg3))
				((Select0)(Select0))
				((Select1)(Select1))
				((ALU_out)(ALU_out))
				((bus_data)(bus_data))
				((Memory_Data)(Memory_Data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 774 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688399941190 2023.07.03 20:29:01)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code bfb8eaebece9e8a8bbbeade5ebb9eab9bcb9b7bae9)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
				(_port
					((CLK)(CLK))
					((RST)(RST))
					((BUS_Sel)(BUS_Sel))
					((INC)(INC))
					((CMD)(CMD))
					((IR)(IR))
					((PC)(_open))
					((LD_REG)(LD_REG))
					((Reg0)(Reg0))
					((Reg1)(Reg1))
					((Reg2)(Reg2))
					((Reg3)(Reg3))
					((Select0)(Select0))
					((Select1)(Select1))
					((ALU_out)(ALU_out))
					((bus_data)(bus_data))
					((Memory_Data)(Memory_Data))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10447         1688399943992 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688399943993 2023.07.03 20:29:03)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code b7b0e6e3b1e0eaa1eab9f3ede7b1beb1e2b1e3b1b6)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((Sel0)(Sel0_sig))
			((Sel1)(Sel1_sig))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel0_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd_sig -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int MData_sig 3 0 31(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0_sig 4 0 33(_arch(_uni))))
		(_sig(_int sel1_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd_sig)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0_Sig)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1_Sig)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3323          1688399944194 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688399944195 2023.07.03 20:29:04)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 8186d38f81d6dc97d183c7dad4878387d587808788)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int LD_REG 1 0 19(_ent (_out))))
				(_port(_int Reg0 0 0 20(_ent (_out))))
				(_port(_int Reg1 0 0 21(_ent (_out))))
				(_port(_int Reg2 0 0 22(_ent (_out))))
				(_port(_int Reg3 0 0 23(_ent (_out))))
				(_port(_int Select0 2 0 24(_ent (_out))))
				(_port(_int Select1 2 0 25(_ent (_out))))
				(_port(_int ALU_out 0 0 26(_ent (_out))))
				(_port(_int bus_data 0 0 27(_ent (_out))))
				(_port(_int Memory_Data 0 0 28(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 55(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
			(_port
				((CLK)(CLK))
				((RST)(RST))
				((BUS_Sel)(BUS_Sel))
				((INC)(INC))
				((CMD)(CMD))
				((IR)(IR))
				((PC)(_open))
				((LD_REG)(LD_REG))
				((Reg0)(Reg0))
				((Reg1)(Reg1))
				((Reg2)(Reg2))
				((Reg3)(Reg3))
				((Select0)(Select0))
				((Select1)(Select1))
				((ALU_out)(ALU_out))
				((bus_data)(bus_data))
				((Memory_Data)(Memory_Data))
			)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 19(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 24(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 32(_arch(_uni))))
		(_sig(_int RST -1 0 33(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 35(_arch(_uni))))
		(_sig(_int INC -1 0 36(_arch(_uni))))
		(_sig(_int CMD -1 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 39(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 39(_arch(_uni))))
		(_sig(_int Reg0 3 0 40(_arch(_uni))))
		(_sig(_int Reg1 3 0 41(_arch(_uni))))
		(_sig(_int Reg2 3 0 42(_arch(_uni))))
		(_sig(_int Reg3 3 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 44(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 44(_arch(_uni))))
		(_sig(_int Select1 5 0 45(_arch(_uni))))
		(_sig(_int ALU_out 3 0 46(_arch(_uni))))
		(_sig(_int bus_data 3 0 47(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 48(_arch(_uni))))
		(_prcs
			(line__76(_arch 0 0 76(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__77(_arch 1 0 77(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 774 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688399944198 2023.07.03 20:29:04)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 8187838f85d7d696858093dbd587d48782878984d7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
				(_port
					((CLK)(CLK))
					((RST)(RST))
					((BUS_Sel)(BUS_Sel))
					((INC)(INC))
					((CMD)(CMD))
					((IR)(IR))
					((PC)(_open))
					((LD_REG)(LD_REG))
					((Reg0)(Reg0))
					((Reg1)(Reg1))
					((Reg2)(Reg2))
					((Reg3)(Reg3))
					((Select0)(Select0))
					((Select1)(Select1))
					((ALU_out)(ALU_out))
					((bus_data)(bus_data))
					((Memory_Data)(Memory_Data))
				)
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000052 55 2743          1688399948142 ControlUnit
(_unit VHDL(controlunit 0 5(controlunit 0 18))
	(_version vef)
	(_time 1688399948143 2023.07.03 20:29:08)
	(_source(\../src/ControlUnit.vhd\))
	(_parameters tan)
	(_code ece8eabfe9bbedfbbcb8feb6ebeabfebe9eab9eae5)
	(_ent
		(_time 1688371380590)
	)
	(_object
		(_port(_int clk -1 0 6(_ent(_in)(_event))))
		(_port(_int rst -1 0 6(_ent(_in)(_event))))
		(_port(_int ZR0 -1 0 7(_ent(_in))))
		(_port(_int ZR1 -1 0 7(_ent(_in))))
		(_port(_int ZR2 -1 0 7(_ent(_in))))
		(_port(_int ZR3 -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 8(_array -1((_dto i 5 i 0)))))
		(_port(_int ROUT_IR 0 0 8(_ent(_in))))
		(_port(_int LD0 -1 0 9(_ent(_out))))
		(_port(_int LD1 -1 0 9(_ent(_out))))
		(_port(_int LD2 -1 0 9(_ent(_out))))
		(_port(_int LD3 -1 0 9(_ent(_out))))
		(_port(_int LD_PC -1 0 10(_ent(_out))))
		(_port(_int LD_IR -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 11(_array -1((_dto i 1 i 0)))))
		(_port(_int Sel0 1 0 11(_ent(_out))))
		(_port(_int Sel1 1 0 12(_ent(_out))))
		(_port(_int BUS_sel -1 0 13(_ent(_out))))
		(_port(_int ALU_CMD -1 0 13(_ent(_out))))
		(_port(_int INC -1 0 14(_ent(_out))))
		(_port(_int CLR -1 0 14(_ent(_out))))
		(_type(_int FSM 0 20(_enum1 S0 S1 HLTSTATE S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int PSTATE 2 0 21(_arch(_uni))))
		(_sig(_int NSTATE 2 0 21(_arch(_uni))))
		(_sig(_int HLT -1 0 22(_arch(_uni))))
		(_sig(_int temp -2 0 23(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 24(_array -1((_to i 0 i 3)))))
		(_sig(_int R 3 0 24(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(22))(_sens(6(d_3_2)))(_mon))))
			(line__29(_arch 1 0 29(_assignment(_alias((R(0))(ZR0)))(_trgt(23(0)))(_sens(2)))))
			(line__30(_arch 2 0 30(_assignment(_alias((R(1))(ZR1)))(_trgt(23(1)))(_sens(3)))))
			(line__31(_arch 3 0 31(_assignment(_alias((R(2))(ZR2)))(_trgt(23(2)))(_sens(4)))))
			(line__32(_arch 4 0 32(_assignment(_alias((R(3))(ZR3)))(_trgt(23(3)))(_sens(5)))))
			(line__34(_arch 5 0 34(_prcs(_simple)(_trgt(21))(_sens(6)))))
			(line__45(_arch 6 0 45(_prcs(_trgt(19))(_sens(0)(1)(20))(_dssslsensitivity 2))))
			(line__54(_arch 7 0 54(_prcs(_simple)(_trgt(20)(7)(8)(9)(10)(11)(12)(13)(14)(15)(16)(17)(18))(_sens(19)(2)(3)(4)(5)(6))(_read(22)(23)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
	)
	(_model . ControlUnit 8 -1)
)
I 000056 55 3025          1688400555702 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688400555703 2023.07.03 20:39:15)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 3636303331616b206634706d63303430623037303f)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int PC 0 0 19(_ent (_out))))
				(_port(_int LD_REG 1 0 20(_ent (_out))))
				(_port(_int Reg0 0 0 21(_ent (_out))))
				(_port(_int Reg1 0 0 22(_ent (_out))))
				(_port(_int Reg2 0 0 23(_ent (_out))))
				(_port(_int Reg3 0 0 24(_ent (_out))))
				(_port(_int Select0 2 0 25(_ent (_out))))
				(_port(_int Select1 2 0 26(_ent (_out))))
				(_port(_int ALU_out 0 0 27(_ent (_out))))
				(_port(_int bus_data 0 0 28(_ent (_out))))
				(_port(_int Memory_Data 0 0 29(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 33(_arch(_uni))))
		(_sig(_int RST -1 0 34(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 36(_arch(_uni))))
		(_sig(_int INC -1 0 37(_arch(_uni))))
		(_sig(_int CMD -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 39(_arch(_uni))))
		(_sig(_int PC 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 41(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 41(_arch(_uni))))
		(_sig(_int Reg0 3 0 42(_arch(_uni))))
		(_sig(_int Reg1 3 0 43(_arch(_uni))))
		(_sig(_int Reg2 3 0 44(_arch(_uni))))
		(_sig(_int Reg3 3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 46(_arch(_uni))))
		(_sig(_int Select1 5 0 47(_arch(_uni))))
		(_sig(_int ALU_out 3 0 48(_arch(_uni))))
		(_sig(_int bus_data 3 0 49(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 50(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__80(_arch 1 0 80(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688400555706 2023.07.03 20:39:15)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 36376033356061213237246c6230633035303e3360)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10447         1688400558508 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688400558509 2023.07.03 20:39:18)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code 2e2f7c2a7a79733873206a747e2827287b287a282f)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((Sel0)(Sel0_sig))
			((Sel1)(Sel1_sig))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel0_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd_sig -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int MData_sig 3 0 31(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0_sig 4 0 33(_arch(_uni))))
		(_sig(_int sel1_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd_sig)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0_Sig)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1_Sig)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3025          1688400558651 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688400558652 2023.07.03 20:39:18)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code babbe8eeeaede7aceab8fce1efbcb8bceebcbbbcb3)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int PC 0 0 19(_ent (_out))))
				(_port(_int LD_REG 1 0 20(_ent (_out))))
				(_port(_int Reg0 0 0 21(_ent (_out))))
				(_port(_int Reg1 0 0 22(_ent (_out))))
				(_port(_int Reg2 0 0 23(_ent (_out))))
				(_port(_int Reg3 0 0 24(_ent (_out))))
				(_port(_int Select0 2 0 25(_ent (_out))))
				(_port(_int Select1 2 0 26(_ent (_out))))
				(_port(_int ALU_out 0 0 27(_ent (_out))))
				(_port(_int bus_data 0 0 28(_ent (_out))))
				(_port(_int Memory_Data 0 0 29(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 33(_arch(_uni))))
		(_sig(_int RST -1 0 34(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 36(_arch(_uni))))
		(_sig(_int INC -1 0 37(_arch(_uni))))
		(_sig(_int CMD -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 39(_arch(_uni))))
		(_sig(_int PC 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 41(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 41(_arch(_uni))))
		(_sig(_int Reg0 3 0 42(_arch(_uni))))
		(_sig(_int Reg1 3 0 43(_arch(_uni))))
		(_sig(_int Reg2 3 0 44(_arch(_uni))))
		(_sig(_int Reg3 3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 46(_arch(_uni))))
		(_sig(_int Select1 5 0 47(_arch(_uni))))
		(_sig(_int ALU_out 3 0 48(_arch(_uni))))
		(_sig(_int bus_data 3 0 49(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 50(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__80(_arch 1 0 80(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688400558664 2023.07.03 20:39:18)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code cacac89f9e9c9dddcecbd8909ecc9fccc9ccc2cf9c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 3025          1688400947432 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688400947433 2023.07.03 20:45:47)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 6c6c3d6c3e3b317a3c6e2a37396a6e6a386a6d6a65)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int PC 0 0 19(_ent (_out))))
				(_port(_int LD_REG 1 0 20(_ent (_out))))
				(_port(_int Reg0 0 0 21(_ent (_out))))
				(_port(_int Reg1 0 0 22(_ent (_out))))
				(_port(_int Reg2 0 0 23(_ent (_out))))
				(_port(_int Reg3 0 0 24(_ent (_out))))
				(_port(_int Select0 2 0 25(_ent (_out))))
				(_port(_int Select1 2 0 26(_ent (_out))))
				(_port(_int ALU_out 0 0 27(_ent (_out))))
				(_port(_int bus_data 0 0 28(_ent (_out))))
				(_port(_int Memory_Data 0 0 29(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 33(_arch(_uni))))
		(_sig(_int RST -1 0 34(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 36(_arch(_uni))))
		(_sig(_int INC -1 0 37(_arch(_uni))))
		(_sig(_int CMD -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 39(_arch(_uni))))
		(_sig(_int PC 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 41(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 41(_arch(_uni))))
		(_sig(_int Reg0 3 0 42(_arch(_uni))))
		(_sig(_int Reg1 3 0 43(_arch(_uni))))
		(_sig(_int Reg2 3 0 44(_arch(_uni))))
		(_sig(_int Reg3 3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 46(_arch(_uni))))
		(_sig(_int Select1 5 0 47(_arch(_uni))))
		(_sig(_int ALU_out 3 0 48(_arch(_uni))))
		(_sig(_int bus_data 3 0 49(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 50(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__80(_arch 1 0 80(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688400947446 2023.07.03 20:45:47)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 7b7a7a7a2c2d2c6c7f7a69212f7d2e7d787d737e2d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10447         1688400951408 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688400951409 2023.07.03 20:45:51)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code f6f7a6a6f1a1abe0abf8b2aca6f0fff0a3f0a2f0f7)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((Sel0)(Sel0_sig))
			((Sel1)(Sel1_sig))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel0_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd_sig -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int MData_sig 3 0 31(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0_sig 4 0 33(_arch(_uni))))
		(_sig(_int sel1_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd_sig)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0_Sig)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1_Sig)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3025          1688400951627 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688400951628 2023.07.03 20:45:51)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code d0d18182d1878dc680d2968b85d6d2d684d6d1d6d9)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int PC 0 0 19(_ent (_out))))
				(_port(_int LD_REG 1 0 20(_ent (_out))))
				(_port(_int Reg0 0 0 21(_ent (_out))))
				(_port(_int Reg1 0 0 22(_ent (_out))))
				(_port(_int Reg2 0 0 23(_ent (_out))))
				(_port(_int Reg3 0 0 24(_ent (_out))))
				(_port(_int Select0 2 0 25(_ent (_out))))
				(_port(_int Select1 2 0 26(_ent (_out))))
				(_port(_int ALU_out 0 0 27(_ent (_out))))
				(_port(_int bus_data 0 0 28(_ent (_out))))
				(_port(_int Memory_Data 0 0 29(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 33(_arch(_uni))))
		(_sig(_int RST -1 0 34(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 36(_arch(_uni))))
		(_sig(_int INC -1 0 37(_arch(_uni))))
		(_sig(_int CMD -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 39(_arch(_uni))))
		(_sig(_int PC 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 41(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 41(_arch(_uni))))
		(_sig(_int Reg0 3 0 42(_arch(_uni))))
		(_sig(_int Reg1 3 0 43(_arch(_uni))))
		(_sig(_int Reg2 3 0 44(_arch(_uni))))
		(_sig(_int Reg3 3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 46(_arch(_uni))))
		(_sig(_int Select1 5 0 47(_arch(_uni))))
		(_sig(_int ALU_out 3 0 48(_arch(_uni))))
		(_sig(_int bus_data 3 0 49(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 50(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__80(_arch 1 0 80(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688400951631 2023.07.03 20:45:51)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code d0d0d182d58687c7d4d1c28a84d685d6d3d6d8d586)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000056 55 1326          1688400957804 TB_ARCHITECTURE
(_unit VHDL(ir_regester_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688400957805 2023.07.03 20:45:57)
	(_source(\../src/TestBench/ir_regester_TB.vhd\))
	(_parameters tan)
	(_code f2fcafa3f2a6f0e5f3a7e7a8a4f4f7f5f1f5f6f4f7)
	(_ent
		(_time 1688251150212)
	)
	(_comp
		(IR_Regester
			(_object
				(_port(_int RIN 0 0 13(_ent (_in))))
				(_port(_int CLK -1 0 14(_ent (_in))))
				(_port(_int LD -1 0 15(_ent (_in))))
				(_port(_int ROUT 0 0 16(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 31(_comp IR_Regester)
		(_port
			((RIN)(RIN))
			((CLK)(CLK))
			((LD)(LD))
			((ROUT)(ROUT))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 13(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 20(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN 1 0 20(_arch(_uni))))
		(_sig(_int CLK -1 0 21(_arch(_uni))))
		(_sig(_int LD -1 0 22(_arch(_uni))))
		(_sig(_int ROUT 1 0 24(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_wait_for)(_trgt(1)))))
			(line__48(_arch 1 0 48(_prcs(_wait_for)(_trgt(0)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 771)
		(33686018 514)
	)
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000044 55 396 0 testbench_for_ir_regester
(_configuration VHDL (testbench_for_ir_regester 0 63 (ir_regester_tb))
	(_version vef)
	(_time 1688400957808 2023.07.03 20:45:57)
	(_source(\../src/TestBench/ir_regester_TB.vhd\))
	(_parameters tan)
	(_code f2fda2a2f5a4a5e5f6f3e0a8a6f4a7f4f1f4faf7a4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . IR_Regester ir_regester
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000056 55 3025          1688401017555 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688401017556 2023.07.03 20:46:57)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 5657055551010b400654100d03505450025057505f)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int PC 0 0 19(_ent (_out))))
				(_port(_int LD_REG 1 0 20(_ent (_out))))
				(_port(_int Reg0 0 0 21(_ent (_out))))
				(_port(_int Reg1 0 0 22(_ent (_out))))
				(_port(_int Reg2 0 0 23(_ent (_out))))
				(_port(_int Reg3 0 0 24(_ent (_out))))
				(_port(_int Select0 2 0 25(_ent (_out))))
				(_port(_int Select1 2 0 26(_ent (_out))))
				(_port(_int ALU_out 0 0 27(_ent (_out))))
				(_port(_int bus_data 0 0 28(_ent (_out))))
				(_port(_int Memory_Data 0 0 29(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 33(_arch(_uni))))
		(_sig(_int RST -1 0 34(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 36(_arch(_uni))))
		(_sig(_int INC -1 0 37(_arch(_uni))))
		(_sig(_int CMD -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 39(_arch(_uni))))
		(_sig(_int PC 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 41(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 41(_arch(_uni))))
		(_sig(_int Reg0 3 0 42(_arch(_uni))))
		(_sig(_int Reg1 3 0 43(_arch(_uni))))
		(_sig(_int Reg2 3 0 44(_arch(_uni))))
		(_sig(_int Reg3 3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 46(_arch(_uni))))
		(_sig(_int Select1 5 0 47(_arch(_uni))))
		(_sig(_int ALU_out 3 0 48(_arch(_uni))))
		(_sig(_int bus_data 3 0 49(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 50(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__80(_arch 1 0 80(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688401017559 2023.07.03 20:46:57)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 56565555550001415257440c0250035055505e5300)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000045 55 10447         1688401020002 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688401020003 2023.07.03 20:47:00)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code e7e9b3b4e1b0baf1bae9a3bdb7e1eee1b2e1b3e1e6)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((Sel0)(Sel0_sig))
			((Sel1)(Sel1_sig))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel0_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd_sig -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int MData_sig 3 0 31(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0_sig 4 0 33(_arch(_uni))))
		(_sig(_int sel1_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd_sig)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0_Sig)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1_Sig)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
I 000056 55 3025          1688401020207 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688401020208 2023.07.03 20:47:00)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code b2bce7e6b1e5efa4e2b0f4e9e7b4b0b4e6b4b3b4bb)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int PC 0 0 19(_ent (_out))))
				(_port(_int LD_REG 1 0 20(_ent (_out))))
				(_port(_int Reg0 0 0 21(_ent (_out))))
				(_port(_int Reg1 0 0 22(_ent (_out))))
				(_port(_int Reg2 0 0 23(_ent (_out))))
				(_port(_int Reg3 0 0 24(_ent (_out))))
				(_port(_int Select0 2 0 25(_ent (_out))))
				(_port(_int Select1 2 0 26(_ent (_out))))
				(_port(_int ALU_out 0 0 27(_ent (_out))))
				(_port(_int bus_data 0 0 28(_ent (_out))))
				(_port(_int Memory_Data 0 0 29(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 33(_arch(_uni))))
		(_sig(_int RST -1 0 34(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 36(_arch(_uni))))
		(_sig(_int INC -1 0 37(_arch(_uni))))
		(_sig(_int CMD -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 39(_arch(_uni))))
		(_sig(_int PC 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 41(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 41(_arch(_uni))))
		(_sig(_int Reg0 3 0 42(_arch(_uni))))
		(_sig(_int Reg1 3 0 43(_arch(_uni))))
		(_sig(_int Reg2 3 0 44(_arch(_uni))))
		(_sig(_int Reg3 3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 46(_arch(_uni))))
		(_sig(_int Select1 5 0 47(_arch(_uni))))
		(_sig(_int ALU_out 3 0 48(_arch(_uni))))
		(_sig(_int bus_data 3 0 49(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 50(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__80(_arch 1 0 80(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688401020211 2023.07.03 20:47:00)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code b2bdb7e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000047 55 1281          1688401026181 Memory
(_unit VHDL(memory 0 5(memory 0 11))
	(_version vef)
	(_time 1688401026182 2023.07.03 20:47:06)
	(_source(\../src/Memory.vhd\))
	(_parameters tan)
	(_code 0906540f055e091f5e0b1b52510f5d0f0c0f5d0f5f)
	(_ent
		(_time 1688259079526)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 7(_array -1((_dto i 5 i 0)))))
		(_port(_int Address 0 0 7(_ent(_in))))
		(_port(_int Data 0 0 8(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 12(_array -1((_dto i 5 i 0)))))
		(_type(_int mem_type 0 12(_array 1((_to i 0 i 63)))))
		(_sig(_int ROM 2 0 13(_arch(_uni))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(2(0))))))
			(line__16(_arch 1 0 16(_assignment(_trgt(2(1))))))
			(line__17(_arch 2 0 17(_assignment(_trgt(2(2))))))
			(line__18(_arch 3 0 18(_assignment(_trgt(2(3))))))
			(line__19(_arch 4 0 19(_assignment(_trgt(2(4))))))
			(line__20(_arch 5 0 20(_assignment(_trgt(1))(_sens(2)(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 770)
		(50463234 771)
		(50463234 514)
		(33686274 770)
	)
	(_model . Memory 6 -1)
)
V 000045 55 10447         1688401041186 Main
(_unit VHDL(main 0 4(main 0 28))
	(_version vef)
	(_time 1688401041187 2023.07.03 20:47:21)
	(_source(\../src/Main.vhd\))
	(_parameters tan)
	(_code a8faffffa1fff5bef5a6ecf2f8aea1aefdaefcaea9)
	(_ent
		(_time 1688385173747)
	)
	(_comp
		(MRegester
			(_object
				(_port(_int RIN 6 0 46(_ent (_in))))
				(_port(_int CLK -1 0 47(_ent (_in))))
				(_port(_int LD -1 0 48(_ent (_in))))
				(_port(_int ROUT 6 0 49(_ent (_out))))
				(_port(_int ZR -1 0 50(_ent (_out))))
			)
		)
		(PC_Regester
			(_object
				(_port(_int RIN 8 0 64(_ent (_in))))
				(_port(_int CLK -1 0 65(_ent (_in))))
				(_port(_int LD -1 0 66(_ent (_in))))
				(_port(_int INC -1 0 66(_ent (_in))))
				(_port(_int CLR -1 0 66(_ent (_in))))
				(_port(_int ROUT 8 0 67(_ent (_out))))
			)
		)
		(IR_Regester
			(_object
				(_port(_int RIN 7 0 55(_ent (_in))))
				(_port(_int CLK -1 0 56(_ent (_in))))
				(_port(_int LD -1 0 57(_ent (_in))))
				(_port(_int ROUT 7 0 58(_ent (_out))))
			)
		)
		(ALU
			(_object
				(_port(_int in1 5 0 38(_ent (_in))))
				(_port(_int in2 5 0 38(_ent (_in))))
				(_port(_int cmd -1 0 39(_ent (_in))))
				(_port(_int result 5 0 40(_ent (_out))))
			)
		)
		(ControlUnit
			(_object
				(_port(_int clk -1 0 72(_ent (_in))))
				(_port(_int rst -1 0 72(_ent (_in))))
				(_port(_int ZR0 -1 0 73(_ent (_in))))
				(_port(_int ZR1 -1 0 73(_ent (_in))))
				(_port(_int ZR2 -1 0 73(_ent (_in))))
				(_port(_int ZR3 -1 0 73(_ent (_in))))
				(_port(_int ROUT_IR 9 0 74(_ent (_in))))
				(_port(_int LD0 -1 0 75(_ent (_out))))
				(_port(_int LD1 -1 0 75(_ent (_out))))
				(_port(_int LD2 -1 0 75(_ent (_out))))
				(_port(_int LD3 -1 0 75(_ent (_out))))
				(_port(_int LD_PC -1 0 76(_ent (_out))))
				(_port(_int LD_IR -1 0 76(_ent (_out))))
				(_port(_int Sel0 10 0 77(_ent (_out))))
				(_port(_int Sel1 10 0 78(_ent (_out))))
				(_port(_int BUS_Sel -1 0 79(_ent (_out))))
				(_port(_int ALU_CMD -1 0 79(_ent (_out))))
				(_port(_int INC -1 0 80(_ent (_out))))
				(_port(_int CLR -1 0 80(_ent (_out))))
			)
		)
		(Memory
			(_object
				(_port(_int Address 13 0 93(_ent (_in))))
				(_port(_int Data 13 0 94(_ent (_out))))
			)
		)
		(MUX4x2
			(_object
				(_port(_int in0 11 0 85(_ent (_in))))
				(_port(_int in1 11 0 85(_ent (_in))))
				(_port(_int in2 11 0 85(_ent (_in))))
				(_port(_int in3 11 0 85(_ent (_in))))
				(_port(_int S 12 0 86(_ent (_in))))
				(_port(_int output 11 0 87(_ent (_out))))
			)
		)
	)
	(_inst Reg0_Cmp 0 100(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD0_sig))
			((ROUT)(ROUT0_sig))
			((ZR)(ZR0_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg1_Cmp 0 101(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD1_sig))
			((ROUT)(ROUT1_sig))
			((ZR)(ZR1_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg2_Cmp 0 102(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD2_sig))
			((ROUT)(ROUT2_sig))
			((ZR)(ZR2_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg3_Cmp 0 103(_comp MRegester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD3_sig))
			((ROUT)(ROUT3_sig))
			((ZR)(ZR3_sig))
		)
		(_use(_ent . MRegester)
		)
	)
	(_inst Reg_PC 0 105(_comp PC_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_PC_sig))
			((INC)(INC_sig))
			((CLR)(CLR_sig))
			((ROUT)(ROUT_PC_sig))
		)
		(_use(_ent . PC_Regester)
		)
	)
	(_inst Reg_IR 0 107(_comp IR_Regester)
		(_port
			((RIN)(bus_input_sig))
			((CLK)(CLK))
			((LD)(LD_IR_sig))
			((ROUT)(ROUT_IR_sig))
		)
		(_use(_ent . IR_Regester)
		)
	)
	(_inst ALU0 0 110(_comp ALU)
		(_port
			((in1)(alu_in1_sig))
			((in2)(alu_in2_sig))
			((cmd)(alu_cmd_sig))
			((result)(alu_result_sig))
		)
		(_use(_ent . ALU)
		)
	)
	(_inst ControlUnit_inst 0 112(_comp ControlUnit)
		(_port
			((clk)(CLK))
			((rst)(RST))
			((ZR0)(ZR0_sig))
			((ZR1)(ZR1_sig))
			((ZR2)(ZR2_sig))
			((ZR3)(ZR3_sig))
			((ROUT_IR)(ROUT_IR_sig))
			((LD0)(LD0_sig))
			((LD1)(LD1_sig))
			((LD2)(LD2_Sig))
			((LD3)(LD3_sig))
			((LD_PC)(LD_PC_sig))
			((LD_IR)(LD_IR_sig))
			((Sel0)(Sel0_sig))
			((Sel1)(Sel1_sig))
			((BUS_Sel)(BUS_Sel_sig))
			((ALU_CMD)(alu_cmd_sig))
			((INC)(INC_sig))
			((CLR)(CLR_Sig))
		)
		(_use(_ent . ControlUnit)
		)
	)
	(_inst ROM0 0 113(_comp Memory)
		(_port
			((Address)(ROUT_PC_sig))
			((Data)(MData_sig))
		)
		(_use(_ent . Memory)
		)
	)
	(_inst MUX0 0 116(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel0_sig))
			((output)(alu_in1_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_inst MUX1 0 117(_comp MUX4x2)
		(_port
			((in0)(ROUT0_sig))
			((in1)(ROUT1_sig))
			((in2)(ROUT2_sig))
			((in3)(ROUT3_sig))
			((S)(sel1_sig))
			((output)(alu_in2_sig))
		)
		(_use(_ent . MUX4x2)
		)
	)
	(_object
		(_port(_int CLK -1 0 6(_ent(_in))))
		(_port(_int RST -1 0 7(_ent(_in))))
		(_port(_int BUS_Sel -1 0 8(_ent(_out))))
		(_port(_int INC -1 0 9(_ent(_out))))
		(_port(_int CMD -1 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~12 0 11(_array -1((_dto i 5 i 0)))))
		(_port(_int IR 0 0 11(_ent(_out))))
		(_port(_int PC 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~12 0 13(_array -1((_to i 0 i 3)))))
		(_port(_int LD_REG 1 0 13(_ent(_out))))
		(_port(_int Reg0 0 0 14(_ent(_out))))
		(_port(_int Reg1 0 0 15(_ent(_out))))
		(_port(_int Reg2 0 0 16(_ent(_out))))
		(_port(_int Reg3 0 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 18(_array -1((_dto i 1 i 0)))))
		(_port(_int Select0 2 0 18(_ent(_out))))
		(_port(_int Select1 2 0 19(_ent(_out))))
		(_port(_int ALU_out 0 0 20(_ent(_out))))
		(_port(_int bus_data 0 0 21(_ent(_out))))
		(_port(_int Memory_Data 0 0 22(_ent(_out))))
		(_sig(_int LD0_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD1_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD2_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD3_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_PC_sig -1 0 30(_arch(_uni))))
		(_sig(_int LD_IR_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR0_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR1_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR2_sig -1 0 30(_arch(_uni))))
		(_sig(_int ZR3_sig -1 0 30(_arch(_uni))))
		(_sig(_int INC_sig -1 0 30(_arch(_uni))))
		(_sig(_int CLR_sig -1 0 30(_arch(_uni))))
		(_sig(_int alu_cmd_sig -1 0 30(_arch(_uni))))
		(_sig(_int BUS_Sel_sig -1 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 31(_array -1((_dto i 5 i 0)))))
		(_sig(_int RIN0_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN1_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN2_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN3_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int RIN_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT0_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT1_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT2_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT3_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_PC_sig 3 0 31(_arch(_uni))))
		(_sig(_int ROUT_IR_sig 3 0 31(_arch(_uni))))
		(_sig(_int MData_sig 3 0 31(_arch(_uni))))
		(_sig(_int bus_input_sig 3 0 31(_arch(_uni))))
		(_sig(_int alu_in1_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_in2_sig 3 0 32(_arch(_uni))))
		(_sig(_int alu_result_sig 3 0 32(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 33(_array -1((_dto i 1 i 0)))))
		(_sig(_int sel0_sig 4 0 33(_arch(_uni))))
		(_sig(_int sel1_sig 4 0 33(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 38(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~134 0 46(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~136 0 55(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~138 0 64(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1310 0 74(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1312 0 77(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1314 0 85(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1316 0 86(_array -1((_dto i 1 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1318 0 93(_array -1((_dto i 5 i 0)))))
		(_prcs
			(line__119(_arch 0 0 119(_assignment(_trgt(44))(_sens(30)(43)(47)))))
			(line__121(_arch 1 0 121(_assignment(_alias((BUS_Sel)(BUS_Sel_sig)))(_simpleassign BUF)(_trgt(2))(_sens(30)))))
			(line__122(_arch 2 0 122(_assignment(_alias((INC)(INC_sig)))(_simpleassign BUF)(_trgt(3))(_sens(27)))))
			(line__123(_arch 3 0 123(_assignment(_alias((CMD)(alu_cmd_sig)))(_simpleassign BUF)(_trgt(4))(_sens(29)))))
			(line__124(_arch 4 0 124(_assignment(_alias((IR)(ROUT_IR_sig)))(_trgt(5))(_sens(42)))))
			(line__125(_arch 5 0 125(_assignment(_alias((PC)(Rout_PC_sig)))(_trgt(6))(_sens(41)))))
			(line__126(_arch 6 0 126(_assignment(_alias((LD_REG(0))(LD0_sig)))(_trgt(7(0)))(_sens(17)))))
			(line__127(_arch 7 0 127(_assignment(_alias((LD_REG(1))(LD1_Sig)))(_trgt(7(1)))(_sens(18)))))
			(line__128(_arch 8 0 128(_assignment(_alias((LD_REG(2))(LD2_sig)))(_trgt(7(2)))(_sens(19)))))
			(line__129(_arch 9 0 129(_assignment(_alias((LD_REG(3))(LD3_sig)))(_trgt(7(3)))(_sens(20)))))
			(line__130(_arch 10 0 130(_assignment(_alias((Reg0)(Rout0_sig)))(_trgt(8))(_sens(37)))))
			(line__131(_arch 11 0 131(_assignment(_alias((Reg1)(Rout1_sig)))(_trgt(9))(_sens(38)))))
			(line__132(_arch 12 0 132(_assignment(_alias((Reg2)(Rout2_sig)))(_trgt(10))(_sens(39)))))
			(line__133(_arch 13 0 133(_assignment(_alias((Reg3)(Rout3_Sig)))(_trgt(11))(_sens(40)))))
			(line__134(_arch 14 0 134(_assignment(_alias((Select0)(sel0_Sig)))(_trgt(12))(_sens(48)))))
			(line__135(_arch 15 0 135(_assignment(_alias((Select1)(sel1_Sig)))(_trgt(13))(_sens(49)))))
			(line__136(_arch 16 0 136(_assignment(_alias((ALU_out)(alu_result_sig)))(_trgt(14))(_sens(47)))))
			(line__137(_arch 17 0 137(_assignment(_alias((bus_data)(bus_input_sig)))(_trgt(15))(_sens(44)))))
			(line__138(_arch 18 0 138(_assignment(_alias((Memory_Data)(MData_sig)))(_trgt(16))(_sens(43)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Main 19 -1)
)
V 000056 55 3025          1688401041376 TB_ARCHITECTURE
(_unit VHDL(main_tb 0 6(tb_architecture 0 9))
	(_version vef)
	(_time 1688401041377 2023.07.03 20:47:21)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 64363464613339723466223f31626662306265626d)
	(_ent
		(_time 1688382530743)
	)
	(_comp
		(Main
			(_object
				(_port(_int CLK -1 0 13(_ent (_in))))
				(_port(_int RST -1 0 14(_ent (_in))))
				(_port(_int BUS_Sel -1 0 15(_ent (_out))))
				(_port(_int INC -1 0 16(_ent (_out))))
				(_port(_int CMD -1 0 17(_ent (_out))))
				(_port(_int IR 0 0 18(_ent (_out))))
				(_port(_int PC 0 0 19(_ent (_out))))
				(_port(_int LD_REG 1 0 20(_ent (_out))))
				(_port(_int Reg0 0 0 21(_ent (_out))))
				(_port(_int Reg1 0 0 22(_ent (_out))))
				(_port(_int Reg2 0 0 23(_ent (_out))))
				(_port(_int Reg3 0 0 24(_ent (_out))))
				(_port(_int Select0 2 0 25(_ent (_out))))
				(_port(_int Select1 2 0 26(_ent (_out))))
				(_port(_int ALU_out 0 0 27(_ent (_out))))
				(_port(_int bus_data 0 0 28(_ent (_out))))
				(_port(_int Memory_Data 0 0 29(_ent (_out))))
			)
		)
	)
	(_inst UUT 0 57(_comp Main)
		(_port
			((CLK)(CLK))
			((RST)(RST))
			((BUS_Sel)(BUS_Sel))
			((INC)(INC))
			((CMD)(CMD))
			((IR)(IR))
			((PC)(PC))
			((LD_REG)(LD_REG))
			((Reg0)(Reg0))
			((Reg1)(Reg1))
			((Reg2)(Reg2))
			((Reg3)(Reg3))
			((Select0)(Select0))
			((Select1)(Select1))
			((ALU_out)(ALU_out))
			((bus_data)(bus_data))
			((Memory_Data)(Memory_Data))
		)
		(_use(_ent . Main)
		)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~13 0 20(_array -1((_to i 0 i 3)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_sig(_int CLK -1 0 33(_arch(_uni))))
		(_sig(_int RST -1 0 34(_arch(_uni))))
		(_sig(_int BUS_Sel -1 0 36(_arch(_uni))))
		(_sig(_int INC -1 0 37(_arch(_uni))))
		(_sig(_int CMD -1 0 38(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 3 0 39(_arch(_uni))))
		(_sig(_int PC 3 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~3}~134 0 41(_array -1((_to i 0 i 3)))))
		(_sig(_int LD_REG 4 0 41(_arch(_uni))))
		(_sig(_int Reg0 3 0 42(_arch(_uni))))
		(_sig(_int Reg1 3 0 43(_arch(_uni))))
		(_sig(_int Reg2 3 0 44(_arch(_uni))))
		(_sig(_int Reg3 3 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~136 0 46(_array -1((_dto i 1 i 0)))))
		(_sig(_int Select0 5 0 46(_arch(_uni))))
		(_sig(_int Select1 5 0 47(_arch(_uni))))
		(_sig(_int ALU_out 3 0 48(_arch(_uni))))
		(_sig(_int bus_data 3 0 49(_arch(_uni))))
		(_sig(_int Memory_Data 3 0 50(_arch(_uni))))
		(_prcs
			(line__77(_arch 0 0 77(_assignment(_alias((rst)(_string \"0"\)))(_trgt(1)))))
			(line__80(_arch 1 0 80(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000037 55 361 0 testbench_for_main
(_configuration VHDL (testbench_for_main 0 90 (main_tb))
	(_version vef)
	(_time 1688401041380 2023.07.03 20:47:21)
	(_source(\../src/TestBench/main_TB.vhd\))
	(_parameters tan)
	(_code 64376464653233736065763e3062316267626c6132)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . Main main
			)
		)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
