// CODELET:	conv_bias_relu1
inputs=data['N', 'IH', 'IW', 'IC'], weight['KH', 'KW', 'IC', 'OC'], bias['OC']
intermediates=temp0['SIMD_SIZE'], conv_out['N', 'OH', 'OW', 'OC'], temp2['SIMD_SIZE'], temp3['SIMD_SIZE']
outputs=out['N', 'OH', 'OW', 'OC']
0	config0: start-systolic_array
1	config1: start-WBUF
2	config2: start-BBUF
3	config3: start-IBUF
4	config4: start-OBUF
5	(OC)loop0[0]: START=0; STOP=64; STRIDE=64; OFFSET:0
6		transfer1: OPERAND: bias[DRAM->BBUF], SIZES: [[64], [64]]
7		(N)loop1[1]: START=0; STOP=1; STRIDE=1; OFFSET:0
8			(IC)loop2[2]: START=0; STOP=64; STRIDE=64; OFFSET:0
9				(KH)loop3[3]: START=0; STOP=1; STRIDE=1; OFFSET:0
10					(KW)loop4[4]: START=0; STOP=1; STRIDE=1; OFFSET:0
11						transfer0: OPERAND: weight[DRAM->WBUF], SIZES: [[1, 1, 64, 64], [1, 1, 64, 64]]
12						(OH)loop5[5]: START=0; STOP=12; STRIDE=6; OFFSET:0
13							(OW)loop6[6]: START=0; STOP=12; STRIDE=12; OFFSET:0
14								transfer3: OPERAND: conv_out[DRAM->OBUF], SIZES: [[1, 12, 12, 64], [1, 6, 12, 64]]
15								transfer2: OPERAND: data[DRAM->IBUF], SIZES: [[1, 12, 12, 64], [1, 6, 12, 64]]
16								(OC)loop11[7]: START=0; STOP=64; STRIDE=1; OFFSET:0
17									(N)loop12[8]: START=0; STOP=1; STRIDE=1; OFFSET:0
18										(IC)loop13[9]: START=0; STOP=64; STRIDE=1; OFFSET:0
19											(KH)loop14[10]: START=0; STOP=1; STRIDE=1; OFFSET:0
20												(KW)loop15[11]: START=0; STOP=1; STRIDE=1; OFFSET:0
21													(OH)loop16[12]: START=0; STOP=6; STRIDE=1; OFFSET:0
22														(OW)loop17[13]: START=0; STOP=12; STRIDE=1; OFFSET:0
23															compute0: pe_array-MVMUL(['data', 'weight', 'bias', 'conv_out'])->['conv_out']
24														loop17: END
25													loop16: END
26												loop15: END
27											loop14: END
28										loop13: END
29									loop12: END
30								loop11: END
31							loop6: END
32						loop5: END
33					loop4: END
34				loop3: END
35			loop2: END
36		loop1: END
37	loop0: END
38	config5: end-WBUF
39	config6: end-BBUF
40	config7: end-IBUF
41	config8: end-OBUF
42	config9: end-systolic_array
43	config10: start-SIMD
44	config11: start-IMM
45	config12: start-IMM
46	config13: start-IMM
47	(OC)loop7[0]: START=0; STOP=64; STRIDE=64; OFFSET:0
48		(N)loop8[1]: START=0; STOP=1; STRIDE=1; OFFSET:0
49			(OH)loop9[2]: START=0; STOP=12; STRIDE=6; OFFSET:0
50				(OW)loop10[3]: START=0; STOP=12; STRIDE=12; OFFSET:0
51					(OC)loop18[4]: START=0; STOP=64; STRIDE=1; OFFSET:0
52						(N)loop19[5]: START=0; STOP=1; STRIDE=1; OFFSET:0
53							(OH)loop20[6]: START=0; STOP=6; STRIDE=1; OFFSET:0
54								(OW)loop21[7]: START=0; STOP=12; STRIDE=1; OFFSET:0
55									compute1: SIMD-RELU(['conv_out', 'temp0'])->['out']
56								loop21: END
57							loop20: END
58						loop19: END
59					loop18: END
60					transfer4: OPERAND: out[VMEM2->DRAM], SIZES: [[1, 6, 12, 64], [1, 12, 12, 64]]
61				loop10: END
62			loop9: END
63		loop8: END
64	loop7: END
65	config14: end-SIMD
