
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.65000000000000000000;
2.65000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_16_1";
mvm_16_16_16_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_16_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_16_1' with
	the parameters "16,16,16,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b16_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b16_g1' with
	the parameters "1,16,16,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b16_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "32,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b16_g1' with
	the parameters "16,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b16_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "16,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b16_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  16   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b16_SIZE16_LOGSIZE4/105 |   16   |   16    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b16_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "32,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b32_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  32   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b32_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 684 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b16_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b32_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b32_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b16_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b16_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b16_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b16_g1'
  Processing 'mvm_16_16_16_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b16_g1_1_DW01_add_0'
  Processing 'mac_b16_g1_2_DW01_add_0'
  Processing 'mac_b16_g1_3_DW01_add_0'
  Processing 'mac_b16_g1_4_DW01_add_0'
  Processing 'mac_b16_g1_5_DW01_add_0'
  Processing 'mac_b16_g1_6_DW01_add_0'
  Processing 'mac_b16_g1_7_DW01_add_0'
  Processing 'mac_b16_g1_8_DW01_add_0'
  Processing 'mac_b16_g1_9_DW01_add_0'
  Processing 'mac_b16_g1_10_DW01_add_0'
  Processing 'mac_b16_g1_11_DW01_add_0'
  Processing 'mac_b16_g1_12_DW01_add_0'
  Processing 'mac_b16_g1_13_DW01_add_0'
  Processing 'mac_b16_g1_14_DW01_add_0'
  Processing 'mac_b16_g1_15_DW01_add_0'
  Processing 'mac_b16_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b16_g1_1_DW_mult_tc_0'
  Mapping 'mac_b16_g1_2_DW_mult_tc_0'
  Mapping 'mac_b16_g1_3_DW_mult_tc_0'
  Mapping 'mac_b16_g1_4_DW_mult_tc_0'
  Mapping 'mac_b16_g1_5_DW_mult_tc_0'
  Mapping 'mac_b16_g1_6_DW_mult_tc_0'
  Mapping 'mac_b16_g1_7_DW_mult_tc_0'
  Mapping 'mac_b16_g1_8_DW_mult_tc_0'
  Mapping 'mac_b16_g1_9_DW_mult_tc_0'
  Mapping 'mac_b16_g1_10_DW_mult_tc_0'
  Mapping 'mac_b16_g1_11_DW_mult_tc_0'
  Mapping 'mac_b16_g1_12_DW_mult_tc_0'
  Mapping 'mac_b16_g1_13_DW_mult_tc_0'
  Mapping 'mac_b16_g1_14_DW_mult_tc_0'
  Mapping 'mac_b16_g1_15_DW_mult_tc_0'
  Mapping 'mac_b16_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:21  117449.4      0.86     140.5   17943.1                          
    0:00:21  117449.4      0.86     140.5   17943.1                          
    0:00:21  117494.1      0.86     140.5   17943.1                          
    0:00:21  117538.7      0.86     140.5   17943.1                          
    0:00:21  117583.4      0.86     140.5   17943.1                          
    0:00:21  117620.9      0.86     140.5   17900.5                          
    0:00:22  118073.1      0.86     140.5    7865.7                          
    0:00:33  120202.5      0.51      80.1       0.0                          
    0:00:33  120189.7      0.51      80.1       0.0                          
    0:00:33  120189.7      0.51      80.1       0.0                          
    0:00:33  120190.2      0.50      80.1       0.0                          
    0:00:33  120190.2      0.50      80.1       0.0                          
    0:00:42  107316.1      0.53      73.8       0.0                          
    0:00:42  107324.3      0.51      70.7       0.0                          
    0:00:44  107335.5      0.50      70.1       0.0                          
    0:00:47  107341.6      0.48      69.3       0.0                          
    0:00:47  107352.5      0.47      68.7       0.0                          
    0:00:48  107364.2      0.46      68.2       0.0                          
    0:00:48  107378.1      0.45      67.5       0.0                          
    0:00:49  107382.3      0.45      67.3       0.0                          
    0:00:49  107391.6      0.45      66.0       0.0                          
    0:00:50  107401.5      0.45      64.4       0.0                          
    0:00:50  107419.6      0.45      62.5       0.0                          
    0:00:50  107430.5      0.44      61.6       0.0                          
    0:00:51  107434.7      0.44      61.5       0.0                          
    0:00:51  107445.9      0.43      61.0       0.0                          
    0:00:51  107452.3      0.43      60.1       0.0                          
    0:00:52  107456.3      0.43      59.6       0.0                          
    0:00:52  107464.3      0.42      59.2       0.0                          
    0:00:52  107471.4      0.42      58.9       0.0                          
    0:00:53  107482.6      0.41      58.5       0.0                          
    0:00:53  107346.2      0.41      58.5       0.0                          
    0:00:53  107346.2      0.41      58.5       0.0                          
    0:00:53  107346.2      0.41      58.5       0.0                          
    0:00:53  107346.2      0.41      58.5       0.0                          
    0:00:53  107346.2      0.41      58.5       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:53  107346.2      0.41      58.5       0.0                          
    0:00:53  107371.4      0.41      57.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107400.7      0.40      57.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:54  107418.8      0.40      56.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107444.0      0.40      56.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107458.4      0.40      55.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107487.1      0.39      55.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107499.1      0.38      54.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107518.3      0.37      54.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107537.7      0.37      54.0       0.0 path/path/path/genblk1.add_in_reg[30]/D
    0:00:54  107560.3      0.37      53.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107578.4      0.36      53.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:54  107591.9      0.36      52.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107655.8      0.36      51.0      96.9 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107702.6      0.36      49.7     145.3 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107722.8      0.35      49.2     145.3 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107785.1      0.35      46.7     145.3 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:55  107803.1      0.35      46.1     145.3 path/genblk1[2].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107822.6      0.35      45.9     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107835.1      0.34      45.5     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107840.9      0.34      45.3     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107851.3      0.34      45.2     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:00:55  107870.4      0.33      44.9     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107897.6      0.33      44.5     169.5 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:55  107927.6      0.33      44.0     169.5 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:56  107952.1      0.33      43.1     169.5 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  107967.3      0.33      42.6     169.5 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  107981.4      0.33      42.4     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108008.0      0.33      41.7     169.5 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108033.2      0.32      41.2     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:56  108057.4      0.32      40.4     169.5 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108096.5      0.32      39.0     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108122.9      0.31      38.6     169.5 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108145.5      0.31      38.1     169.5 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108145.2      0.31      38.1     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108152.9      0.30      38.0     169.5 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:56  108170.5      0.30      37.6     169.5 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108188.8      0.30      37.0     169.5 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:56  108196.8      0.30      36.9     169.5 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108209.1      0.30      36.7     169.5 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108245.8      0.30      35.8     169.5 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108269.7      0.29      35.5     169.5 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108278.0      0.29      35.3     169.5 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108281.7      0.29      35.2     169.5 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108293.7      0.29      35.0     169.5 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108309.6      0.29      34.6     169.5 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108321.3      0.29      34.5     169.5 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:57  108337.8      0.28      34.2     193.7 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:57  108358.6      0.28      33.8     193.7 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:00:57  108378.2      0.28      33.4     193.7 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108414.7      0.28      32.4     193.7 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108435.2      0.27      31.9     193.7 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108459.1      0.27      31.3     193.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108459.1      0.27      31.3     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108465.5      0.27      31.2     193.7 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:00:58  108475.1      0.27      30.8     193.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108490.5      0.27      30.6     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108505.7      0.27      30.3     193.7 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108524.3      0.27      29.8     193.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:58  108533.1      0.26      29.6     193.7 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108535.7      0.26      29.5     193.7 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108546.4      0.26      29.3     193.7 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108558.9      0.26      29.3     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:58  108581.2      0.26      29.0     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108596.9      0.25      28.7     218.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108607.3      0.25      28.5     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108617.4      0.25      28.2     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108629.1      0.25      27.9     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108645.0      0.25      27.7     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108647.4      0.25      27.7     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108660.5      0.25      27.4     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108688.4      0.25      26.9     218.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108711.0      0.25      26.3     218.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108723.2      0.24      26.1     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108736.3      0.24      25.7     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108747.2      0.24      25.4     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:00:59  108762.6      0.24      25.2     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:00:59  108768.2      0.24      25.1     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108772.5      0.24      25.0     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108783.6      0.24      24.8     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108800.4      0.24      24.6     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[30]/D
    0:01:00  108815.0      0.23      24.3     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108825.1      0.23      24.1     218.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108838.2      0.23      23.9     218.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:00  108853.6      0.23      23.8     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108859.4      0.23      23.7     218.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108865.6      0.23      23.6     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108871.7      0.22      23.5     218.0 path/genblk1[12].path/path/genblk1.add_in_reg[30]/D
    0:01:00  108883.9      0.22      23.4     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:00  108908.9      0.22      22.8     218.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  108923.8      0.22      22.6     218.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108940.8      0.22      22.2     218.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  108948.0      0.22      22.1     218.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:01  108966.1      0.22      21.8     218.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  108984.5      0.21      21.6     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:01  108990.6      0.21      21.5     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109005.5      0.21      21.2     218.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109021.7      0.21      20.9     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109030.2      0.21      20.7     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109044.0      0.21      20.6     218.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109057.3      0.21      20.3     218.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109072.0      0.20      19.9     218.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:01  109083.7      0.20      19.7     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:01  109089.0      0.20      19.5     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:01  109093.5      0.20      19.4     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109098.0      0.20      19.2     218.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109120.1      0.20      18.8     218.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:02  109126.2      0.20      18.7     218.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109126.2      0.19      18.7     218.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109145.7      0.19      18.3     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109145.1      0.19      18.3     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109159.5      0.19      18.2     218.0 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109161.6      0.19      18.2     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109162.1      0.19      18.2     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109173.3      0.19      18.2     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109184.5      0.19      18.0     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109186.6      0.19      17.9     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:02  109190.9      0.19      17.9     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:03  109204.4      0.19      17.7     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109214.0      0.19      17.6     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109218.3      0.18      17.4     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109241.4      0.18      17.0     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109246.2      0.18      17.0     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109266.7      0.18      16.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109283.2      0.18      16.5     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:03  109306.0      0.18      16.2     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109312.7      0.18      16.1     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109319.3      0.18      16.0     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109326.3      0.17      16.0     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:03  109337.4      0.17      15.8     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:03  109357.9      0.17      15.4     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109373.1      0.17      15.2     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109381.3      0.17      15.1     242.2 path/path/path/genblk1.add_in_reg[31]/D
    0:01:04  109386.4      0.17      15.0     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109402.6      0.17      14.7     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109411.7      0.17      14.5     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109411.9      0.17      14.5     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109411.7      0.17      14.5     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109427.6      0.17      14.2     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109428.9      0.16      14.2     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109434.8      0.16      14.1     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109450.0      0.16      13.9     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:04  109452.6      0.16      13.9     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109460.6      0.16      13.8     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109464.1      0.16      13.8     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109467.0      0.16      13.7     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:04  109480.3      0.15      13.5     242.2 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109482.4      0.15      13.5     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109488.5      0.15      13.4     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109498.9      0.15      13.3     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109509.3      0.15      13.1     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109522.0      0.15      13.0     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109524.4      0.15      13.0     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:05  109543.3      0.15      12.8     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109551.6      0.15      12.7     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109563.5      0.15      12.5     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[30]/D
    0:01:05  109574.4      0.15      12.3     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109577.6      0.15      12.3     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109586.4      0.15      12.2     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109593.6      0.15      12.1     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:05  109607.2      0.15      11.9     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109613.8      0.15      11.8     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109617.3      0.14      11.7     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109623.7      0.14      11.7     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109636.7      0.14      11.5     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109648.1      0.14      11.3     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109648.7      0.14      11.3     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109656.9      0.14      11.2     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109656.9      0.14      11.2     242.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109668.1      0.14      11.1     242.2 path/path/path/genblk1.add_in_reg[30]/D
    0:01:06  109677.9      0.14      11.0     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109682.7      0.14      10.9     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109697.6      0.14      10.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109708.0      0.14      10.5     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:06  109721.0      0.13      10.3     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:06  109724.7      0.13      10.2     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109734.8      0.13      10.0     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109735.4      0.13       9.9     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109753.7      0.13       9.7     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109767.3      0.13       9.6     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109773.1      0.13       9.6     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109774.7      0.13       9.5     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109785.1      0.13       9.4     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:07  109789.9      0.12       9.4     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109800.8      0.12       9.3     242.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:07  109803.5      0.12       9.2     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109803.5      0.12       9.2     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109811.4      0.12       9.1     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109828.5      0.12       9.0     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109833.5      0.12       8.8     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:07  109847.1      0.12       8.6     242.2 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109866.0      0.12       8.4     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109880.6      0.12       8.2     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109892.0      0.12       8.1     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109893.1      0.12       8.0     242.2 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109895.5      0.12       8.0     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109904.5      0.11       7.9     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109912.5      0.11       7.8     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109925.6      0.11       7.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109934.1      0.10       7.5     242.2 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:08  109943.1      0.10       7.4     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:08  109954.6      0.10       7.3     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109962.0      0.10       7.1     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109975.3      0.10       7.0     242.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  109983.0      0.10       6.9     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:09  109992.9      0.09       6.8     242.2 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110002.4      0.09       6.7     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110011.2      0.09       6.5     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110024.0      0.09       6.4     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110036.8      0.09       6.3     242.2 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110048.7      0.09       6.2     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110056.4      0.09       6.1     242.2 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110062.8      0.09       6.0     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110071.3      0.08       5.8     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110079.3      0.08       5.7     242.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:09  110088.1      0.08       5.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:09  110091.8      0.08       5.5     242.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110104.8      0.08       5.4     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110111.8      0.08       5.4     242.2 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110120.5      0.08       5.3     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110133.3      0.08       5.2     242.2 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110141.6      0.08       5.1     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110151.1      0.07       5.0     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110159.9      0.07       4.9     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110169.8      0.07       4.8     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110179.3      0.07       4.7     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110186.8      0.07       4.6     242.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110191.3      0.07       4.6     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110197.9      0.07       4.5     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:10  110209.1      0.07       4.4     242.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:10  110211.8      0.07       4.4     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:10  110215.2      0.07       4.4     242.2 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110219.2      0.07       4.3     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110230.9      0.07       4.2     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110238.6      0.06       4.2     242.2 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110245.6      0.06       4.1     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110262.9      0.06       4.0     242.2 path/genblk1[11].path/path/genblk1.add_in_reg[30]/D
    0:01:11  110267.1      0.06       4.0     242.2 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110279.6      0.06       3.9     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110291.0      0.06       3.8     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110298.5      0.06       3.7     242.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110307.5      0.06       3.7     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110316.3      0.06       3.6     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110325.1      0.06       3.5     242.2 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110333.3      0.06       3.4     242.2 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110337.3      0.06       3.4     242.2 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:11  110345.0      0.06       3.3     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:11  110354.1      0.05       3.2     242.2 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110365.5      0.05       3.2     242.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110375.1      0.05       3.0     242.2 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110386.3      0.05       3.0     242.2 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110392.7      0.05       2.9     242.2 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110398.2      0.05       2.8     242.2 path/path/path/genblk1.add_in_reg[30]/D
    0:01:12  110404.9      0.05       2.7     242.2 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110418.2      0.05       2.6     242.2 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110430.2      0.05       2.6     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110439.5      0.05       2.5     266.4 path/genblk1[3].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110447.7      0.04       2.4     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110453.0      0.04       2.3     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110463.1      0.04       2.2     266.4 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110470.9      0.04       2.1     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110480.7      0.04       2.0     266.4 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:12  110485.2      0.04       2.0     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:12  110503.0      0.04       1.9     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110504.6      0.04       1.9     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110514.2      0.04       1.8     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110515.0      0.04       1.8     266.4 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110519.3      0.04       1.7     266.4 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110527.5      0.03       1.6     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110535.0      0.03       1.6     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110537.4      0.03       1.5     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110546.7      0.03       1.4     266.4 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110552.8      0.03       1.4     266.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110554.9      0.03       1.4     266.4 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110562.6      0.03       1.4     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110571.4      0.03       1.3     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110574.6      0.03       1.3     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110579.7      0.03       1.2     266.4 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110581.3      0.03       1.2     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:13  110583.9      0.03       1.2     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110589.5      0.03       1.2     266.4 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:13  110594.3      0.03       1.1     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110598.3      0.03       1.1     266.4 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110600.7      0.03       1.1     266.4 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110607.6      0.02       1.1     266.4 path/path/path/genblk1.add_in_reg[31]/D
    0:01:14  110612.1      0.02       1.1     266.4 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110613.7      0.02       1.0     266.4 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110618.0      0.02       1.0     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110623.8      0.02       1.0     266.4 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:14  110625.4      0.02       1.0     266.4 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110633.1      0.02       0.9     266.4 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:14  110633.9      0.02       0.9     266.4                          
    0:01:15  110620.6      0.02       0.9     266.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:15  110620.6      0.02       0.9     266.4                          
    0:01:15  110570.6      0.02       0.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110574.3      0.02       0.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110581.3      0.02       0.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110585.2      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110586.6      0.02       0.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110599.6      0.02       0.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110606.0      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110606.0      0.02       0.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110606.0      0.02       0.7       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110609.4      0.02       0.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110611.8      0.02       0.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110614.2      0.02       0.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:16  110614.8      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:16  110615.6      0.02       0.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110620.6      0.02       0.5       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110624.9      0.02       0.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110625.7      0.02       0.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110628.9      0.02       0.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110635.3      0.02       0.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110635.3      0.02       0.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110641.6      0.02       0.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110645.9      0.02       0.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110646.7      0.02       0.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:17  110646.7      0.02       0.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110646.7      0.02       0.4       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110646.7      0.02       0.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:17  110646.7      0.02       0.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110647.5      0.01       0.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110651.5      0.01       0.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110656.5      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110658.9      0.01       0.3       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110658.9      0.01       0.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110670.9      0.01       0.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110670.9      0.01       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:18  110673.0      0.01       0.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:18  110675.9      0.01       0.2       0.0                          
    0:01:18  110680.2      0.01       0.2       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:18  110680.2      0.01       0.2       0.0                          
    0:01:19  110680.2      0.01       0.2       0.0                          
    0:01:20  110192.1      0.09       0.6       0.0                          
    0:01:21  110142.4      0.09       0.7       0.0                          
    0:01:22  110115.2      0.09       0.7       0.0                          
    0:01:22  110095.5      0.09       0.7       0.0                          
    0:01:22  110076.4      0.09       0.7       0.0                          
    0:01:23  110057.2      0.09       0.7       0.0                          
    0:01:23  110039.1      0.09       0.7       0.0                          
    0:01:23  110021.6      0.09       0.7       0.0                          
    0:01:23  110012.5      0.09       0.7       0.0                          
    0:01:24  109996.1      0.09       0.7       0.0                          
    0:01:24  109987.5      0.09       0.7       0.0                          
    0:01:24  109979.0      0.09       0.7       0.0                          
    0:01:24  109970.5      0.09       0.7       0.0                          
    0:01:24  109962.0      0.09       0.7       0.0                          
    0:01:24  109953.5      0.09       0.7       0.0                          
    0:01:24  109945.0      0.09       0.7       0.0                          
    0:01:24  109945.0      0.09       0.7       0.0                          
    0:01:25  109945.0      0.09       0.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109946.6      0.09       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109946.6      0.09       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109954.6      0.06       0.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109955.1      0.06       0.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:25  109969.2      0.06       0.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  109969.2      0.05       0.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:25  109969.2      0.05       0.5       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  109969.2      0.05       0.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  109972.9      0.04       0.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:26  109972.9      0.04       0.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  109973.7      0.04       0.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  109973.7      0.04       0.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  109979.3      0.03       0.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:26  109982.5      0.02       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:26  109985.9      0.01       0.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:26  109988.3      0.01       0.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  109988.3      0.01       0.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110000.6      0.01       0.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110001.4      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110006.2      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110012.3      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110014.7      0.01       0.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110017.1      0.01       0.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110026.4      0.01       0.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110027.2      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110027.2      0.01       0.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110028.8      0.01       0.2       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110033.6      0.01       0.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:27  110033.6      0.01       0.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110033.6      0.01       0.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:27  110034.4      0.01       0.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110041.3      0.01       0.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110047.7      0.01       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110053.8      0.01       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110055.1      0.01       0.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:28  110069.2      0.01       0.1       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:28  110069.2      0.01       0.1       0.0                          
    0:01:29  109991.5      0.01       0.2       0.0                          
    0:01:29  109989.7      0.01       0.2       0.0                          
    0:01:29  109989.7      0.01       0.2       0.0                          
    0:01:29  109989.7      0.01       0.2       0.0                          
    0:01:29  109989.7      0.01       0.2       0.0                          
    0:01:29  109989.7      0.01       0.2       0.0                          
    0:01:29  109989.7      0.01       0.2       0.0                          
    0:01:29  109999.8      0.01       0.1       0.0 path/path/path/genblk1.add_in_reg[31]/D
    0:01:29  110016.8      0.01       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110021.6      0.00       0.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:29  110022.4      0.00       0.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110030.4      0.00       0.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110037.3      0.00       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110037.3      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110041.5      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110043.9      0.00       0.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110051.4      0.00       0.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110051.4      0.00       0.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110051.4      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110052.2      0.00       0.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110061.5      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[31]/D
    0:01:30  110069.5      0.00       0.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110073.5      0.00       0.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:30  110080.6      0.00       0.0       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
    0:01:31  110072.9      0.00       0.0       0.0                          
    0:01:32  109971.6      0.00       0.0       0.0                          
    0:01:32  109941.8      0.00       0.0       0.0                          
    0:01:33  109911.5      0.00       0.0       0.0                          
    0:01:33  109892.8      0.00       0.0       0.0                          
    0:01:33  109858.3      0.00       0.0       0.0                          
    0:01:33  109838.3      0.00       0.0       0.0                          
    0:01:33  109805.6      0.00       0.0       0.0                          
    0:01:34  109751.6      0.00       0.0       0.0                          
    0:01:34  109636.7      0.00       0.0       0.0                          
    0:01:34  109548.9      0.00       0.0       0.0                          
    0:01:35  109514.9      0.00       0.0       0.0                          
    0:01:36  109459.8      0.00       0.0       0.0                          
    0:01:36  109402.1      0.00       0.0       0.0                          
    0:01:37  109364.6      0.00       0.0       0.0                          
    0:01:37  109358.2      0.00       0.0       0.0                          
    0:01:37  109347.0      0.00       0.0       0.0                          
    0:01:37  109344.4      0.00       0.0       0.0                          
    0:01:38  109338.0      0.00       0.0       0.0                          
    0:01:38  109336.4      0.00       0.0       0.0                          
    0:01:39  109334.8      0.00       0.0       0.0                          
    0:01:39  109321.7      0.02       0.1       0.0                          
    0:01:39  109321.2      0.02       0.1       0.0                          
    0:01:39  109321.2      0.02       0.1       0.0                          
    0:01:39  109321.2      0.02       0.1       0.0                          
    0:01:39  109321.2      0.02       0.1       0.0                          
    0:01:39  109321.2      0.02       0.1       0.0                          
    0:01:39  109321.2      0.02       0.1       0.0                          
    0:01:39  109322.3      0.01       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[30]/D
    0:01:39  109327.6      0.01       0.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[31]/D
    0:01:40  109328.9      0.00       0.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[31]/D
    0:01:40  109332.9      0.00       0.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[31]/D
    0:01:40  109333.7      0.00       0.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[31]/D
    0:01:40  109342.2      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][31]/D
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 12136 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:32:09 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_16_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           54
Number of nets:                            54
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              52342.416233
Buf/Inv area:                     2247.699992
Noncombinational area:           56999.808034
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                109342.224267
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:32:14 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_16_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  23.2677 mW   (88%)
  Net Switching Power  =   3.1513 mW   (12%)
                         ---------
Total Dynamic Power    =  26.4190 mW  (100%)

Cell Leakage Power     =   2.2412 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.1682e+04          501.7731        9.5604e+05        2.3140e+04  (  80.74%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  1.5853e+03        2.6494e+03        1.2852e+06        5.5200e+03  (  19.26%)
--------------------------------------------------------------------------------------------------
Total          2.3268e+04 uW     3.1512e+03 uW     2.2412e+06 nW     2.8660e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_16_1
Version: J-2014.09-SP5-2
Date   : Tue Dec  1 00:32:14 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[2].path/path/genblk1.add_in_reg[31]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_16_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[1]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out_tri[1]/Z (TBUF_X4)
                                                          0.13       0.22 f
  path/genblk1[2].path/Mat_a_Mem/Mem/data_out[1] (memory_b16_SIZE16_LOGSIZE4_28)
                                                          0.00       0.22 f
  path/genblk1[2].path/Mat_a_Mem/data_out[1] (seqMemory_b16_SIZE16_28)
                                                          0.00       0.22 f
  path/genblk1[2].path/path/in0[1] (mac_b16_g1_14)        0.00       0.22 f
  path/genblk1[2].path/path/mult_21/a[1] (mac_b16_g1_14_DW_mult_tc_0)
                                                          0.00       0.22 f
  path/genblk1[2].path/path/mult_21/U838/ZN (INV_X1)      0.04       0.26 r
  path/genblk1[2].path/path/mult_21/U571/Z (XOR2_X1)      0.09       0.35 r
  path/genblk1[2].path/path/mult_21/U821/ZN (NAND2_X1)
                                                          0.04       0.38 f
  path/genblk1[2].path/path/mult_21/U545/ZN (OR2_X1)      0.06       0.45 f
  path/genblk1[2].path/path/mult_21/U547/ZN (NAND2_X1)
                                                          0.03       0.48 r
  path/genblk1[2].path/path/mult_21/U186/S (FA_X1)        0.12       0.59 f
  path/genblk1[2].path/path/mult_21/U691/ZN (NAND2_X1)
                                                          0.05       0.64 r
  path/genblk1[2].path/path/mult_21/U694/ZN (NAND3_X1)
                                                          0.04       0.68 f
  path/genblk1[2].path/path/mult_21/U699/ZN (NAND2_X1)
                                                          0.04       0.71 r
  path/genblk1[2].path/path/mult_21/U654/ZN (NAND3_X1)
                                                          0.04       0.75 f
  path/genblk1[2].path/path/mult_21/U799/ZN (NAND2_X1)
                                                          0.03       0.79 r
  path/genblk1[2].path/path/mult_21/U584/ZN (NAND3_X1)
                                                          0.05       0.83 f
  path/genblk1[2].path/path/mult_21/U569/ZN (NAND2_X1)
                                                          0.04       0.87 r
  path/genblk1[2].path/path/mult_21/U617/ZN (NAND3_X1)
                                                          0.03       0.90 f
  path/genblk1[2].path/path/mult_21/U645/ZN (NAND2_X1)
                                                          0.03       0.93 r
  path/genblk1[2].path/path/mult_21/U612/ZN (NAND3_X1)
                                                          0.04       0.97 f
  path/genblk1[2].path/path/mult_21/U779/ZN (NAND2_X1)
                                                          0.04       1.01 r
  path/genblk1[2].path/path/mult_21/U782/ZN (NAND3_X1)
                                                          0.04       1.05 f
  path/genblk1[2].path/path/mult_21/U568/ZN (NAND2_X1)
                                                          0.04       1.09 r
  path/genblk1[2].path/path/mult_21/U608/ZN (NAND3_X1)
                                                          0.03       1.12 f
  path/genblk1[2].path/path/mult_21/U680/ZN (NAND2_X1)
                                                          0.03       1.15 r
  path/genblk1[2].path/path/mult_21/U683/ZN (NAND3_X1)
                                                          0.04       1.19 f
  path/genblk1[2].path/path/mult_21/U811/ZN (NAND2_X1)
                                                          0.04       1.22 r
  path/genblk1[2].path/path/mult_21/U677/ZN (NAND3_X1)
                                                          0.04       1.26 f
  path/genblk1[2].path/path/mult_21/U834/ZN (NAND2_X1)
                                                          0.04       1.30 r
  path/genblk1[2].path/path/mult_21/U624/ZN (NAND3_X1)
                                                          0.04       1.34 f
  path/genblk1[2].path/path/mult_21/U728/ZN (NAND2_X1)
                                                          0.04       1.37 r
  path/genblk1[2].path/path/mult_21/U731/ZN (NAND3_X1)
                                                          0.04       1.41 f
  path/genblk1[2].path/path/mult_21/U735/ZN (NAND2_X1)
                                                          0.04       1.45 r
  path/genblk1[2].path/path/mult_21/U596/ZN (NAND3_X1)
                                                          0.04       1.48 f
  path/genblk1[2].path/path/mult_21/U604/ZN (NAND2_X1)
                                                          0.04       1.52 r
  path/genblk1[2].path/path/mult_21/U607/ZN (NAND3_X1)
                                                          0.04       1.56 f
  path/genblk1[2].path/path/mult_21/U704/ZN (NAND2_X1)
                                                          0.03       1.59 r
  path/genblk1[2].path/path/mult_21/U615/ZN (NAND3_X1)
                                                          0.04       1.63 f
  path/genblk1[2].path/path/mult_21/U709/ZN (NAND2_X1)
                                                          0.04       1.67 r
  path/genblk1[2].path/path/mult_21/U611/ZN (NAND3_X1)
                                                          0.04       1.70 f
  path/genblk1[2].path/path/mult_21/U716/ZN (NAND2_X1)
                                                          0.04       1.74 r
  path/genblk1[2].path/path/mult_21/U713/ZN (NAND3_X1)
                                                          0.04       1.77 f
  path/genblk1[2].path/path/mult_21/U722/ZN (NAND2_X1)
                                                          0.04       1.81 r
  path/genblk1[2].path/path/mult_21/U652/ZN (NAND3_X1)
                                                          0.04       1.85 f
  path/genblk1[2].path/path/mult_21/U672/ZN (NAND2_X1)
                                                          0.04       1.88 r
  path/genblk1[2].path/path/mult_21/U610/ZN (NAND3_X1)
                                                          0.04       1.92 f
  path/genblk1[2].path/path/mult_21/U661/ZN (NAND2_X1)
                                                          0.03       1.95 r
  path/genblk1[2].path/path/mult_21/U663/ZN (NAND3_X1)
                                                          0.03       1.98 f
  path/genblk1[2].path/path/mult_21/U59/CO (FA_X1)        0.10       2.08 f
  path/genblk1[2].path/path/mult_21/U794/ZN (NAND2_X1)
                                                          0.04       2.12 r
  path/genblk1[2].path/path/mult_21/U796/ZN (NAND3_X1)
                                                          0.04       2.16 f
  path/genblk1[2].path/path/mult_21/U815/ZN (NAND2_X1)
                                                          0.04       2.20 r
  path/genblk1[2].path/path/mult_21/U817/ZN (NAND3_X1)
                                                          0.04       2.23 f
  path/genblk1[2].path/path/mult_21/U826/ZN (NAND2_X1)
                                                          0.04       2.27 r
  path/genblk1[2].path/path/mult_21/U827/ZN (NAND3_X1)
                                                          0.04       2.31 f
  path/genblk1[2].path/path/mult_21/U830/ZN (NAND2_X1)
                                                          0.04       2.35 r
  path/genblk1[2].path/path/mult_21/U831/ZN (NAND3_X1)
                                                          0.04       2.39 f
  path/genblk1[2].path/path/mult_21/U667/ZN (NAND2_X1)
                                                          0.04       2.42 r
  path/genblk1[2].path/path/mult_21/U669/ZN (NAND3_X1)
                                                          0.04       2.46 f
  path/genblk1[2].path/path/mult_21/U639/ZN (NAND2_X1)
                                                          0.04       2.50 r
  path/genblk1[2].path/path/mult_21/U626/ZN (NAND3_X1)
                                                          0.04       2.54 f
  path/genblk1[2].path/path/mult_21/U687/ZN (NAND2_X1)
                                                          0.03       2.56 r
  path/genblk1[2].path/path/mult_21/U635/ZN (AND3_X1)     0.05       2.61 r
  path/genblk1[2].path/path/mult_21/product[31] (mac_b16_g1_14_DW_mult_tc_0)
                                                          0.00       2.61 r
  path/genblk1[2].path/path/genblk1.add_in_reg[31]/D (DFF_X2)
                                                          0.01       2.62 r
  data arrival time                                                  2.62

  clock clk (rise edge)                                   2.65       2.65
  clock network delay (ideal)                             0.00       2.65
  path/genblk1[2].path/path/genblk1.add_in_reg[31]/CK (DFF_X2)
                                                          0.00       2.65 r
  library setup time                                     -0.03       2.62
  data required time                                                 2.62
  --------------------------------------------------------------------------
  data required time                                                 2.62
  data arrival time                                                 -2.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b16_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
