// Seed: 162469384
module module_0 (
    output wire module_0,
    output wand id_1,
    output wand id_2
);
  id_4 :
  assert property (@(posedge 1'b0 - 1) id_4)
  else $display;
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_5;
endmodule
module module_1 (
    output tri id_0,
    output wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wire id_4
    , id_8,
    input tri id_5,
    input tri id_6
);
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  wire id_9;
endmodule
module module_2;
  assign id_1 = {id_1{id_1}} && 1;
endmodule
