// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2.1
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

/***************************** Include Files *********************************/
#include "xsubsamplesection.h"

/************************** Function Implementation *************************/
#ifndef __linux__
int XSubsamplesection_CfgInitialize(XSubsamplesection *InstancePtr, XSubsamplesection_Config *ConfigPtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(ConfigPtr != NULL);

    InstancePtr->Axilites_BaseAddress = ConfigPtr->Axilites_BaseAddress;
    InstancePtr->IsReady = XIL_COMPONENT_IS_READY;

    return XST_SUCCESS;
}
#endif

void XSubsamplesection_Start(XSubsamplesection *InstancePtr) {
    u32 Data;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_AP_CTRL) & 0x80;
    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_AP_CTRL, Data | 0x01);
}

u32 XSubsamplesection_IsDone(XSubsamplesection *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_AP_CTRL);
    return (Data >> 1) & 0x1;
}

u32 XSubsamplesection_IsIdle(XSubsamplesection *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_AP_CTRL);
    return (Data >> 2) & 0x1;
}

u32 XSubsamplesection_IsReady(XSubsamplesection *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_AP_CTRL);
    // check ap_start to see if the pcore is ready for next input
    return !(Data & 0x1);
}

void XSubsamplesection_EnableAutoRestart(XSubsamplesection *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_AP_CTRL, 0x80);
}

void XSubsamplesection_DisableAutoRestart(XSubsamplesection *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_AP_CTRL, 0);
}

u32 XSubsamplesection_Get_return(XSubsamplesection *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_AP_RETURN);
    return Data;
}
void XSubsamplesection_Set_factor(XSubsamplesection *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_FACTOR_DATA, Data);
}

u32 XSubsamplesection_Get_factor(XSubsamplesection *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_FACTOR_DATA);
    return Data;
}

void XSubsamplesection_Set_length_r(XSubsamplesection *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_LENGTH_R_DATA, Data);
}

u32 XSubsamplesection_Get_length_r(XSubsamplesection *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_LENGTH_R_DATA);
    return Data;
}

void XSubsamplesection_Set_height(XSubsamplesection *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_HEIGHT_DATA, Data);
}

u32 XSubsamplesection_Get_height(XSubsamplesection *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_HEIGHT_DATA);
    return Data;
}

void XSubsamplesection_Set_in_r(XSubsamplesection *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_IN_R_DATA, Data);
}

u32 XSubsamplesection_Get_in_r(XSubsamplesection *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_IN_R_DATA);
    return Data;
}

void XSubsamplesection_Set_out_r(XSubsamplesection *InstancePtr, u32 Data) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_OUT_R_DATA, Data);
}

u32 XSubsamplesection_Get_out_r(XSubsamplesection *InstancePtr) {
    u32 Data;

    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Data = XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_OUT_R_DATA);
    return Data;
}

void XSubsamplesection_InterruptGlobalEnable(XSubsamplesection *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_GIE, 1);
}

void XSubsamplesection_InterruptGlobalDisable(XSubsamplesection *InstancePtr) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_GIE, 0);
}

void XSubsamplesection_InterruptEnable(XSubsamplesection *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_IER);
    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_IER, Register | Mask);
}

void XSubsamplesection_InterruptDisable(XSubsamplesection *InstancePtr, u32 Mask) {
    u32 Register;

    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    Register =  XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_IER);
    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_IER, Register & (~Mask));
}

void XSubsamplesection_InterruptClear(XSubsamplesection *InstancePtr, u32 Mask) {
    Xil_AssertVoid(InstancePtr != NULL);
    Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    XSubsamplesection_WriteReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_ISR, Mask);
}

u32 XSubsamplesection_InterruptGetEnabled(XSubsamplesection *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_IER);
}

u32 XSubsamplesection_InterruptGetStatus(XSubsamplesection *InstancePtr) {
    Xil_AssertNonvoid(InstancePtr != NULL);
    Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);

    return XSubsamplesection_ReadReg(InstancePtr->Axilites_BaseAddress, XSUBSAMPLESECTION_AXILITES_ADDR_ISR);
}

