$date
	Thu Dec 12 17:01:07 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_mux4x1 $end
$var wire 1 ! p_dout $end
$var reg 4 " p_din [3:0] $end
$var reg 2 # p_sel [1:0] $end
$scope module m_m4x1 $end
$var wire 4 $ din [3:0] $end
$var wire 1 ! dout $end
$var wire 2 % sel [1:0] $end
$var wire 2 & dm [1:0] $end
$var wire 4 ' din1 [3:0] $end
$scope module m1 $end
$var wire 2 ( din [1:0] $end
$var wire 1 ) dout $end
$var wire 1 * sel $end
$upscope $end
$scope module m2 $end
$var wire 2 + din [1:0] $end
$var wire 1 , dout $end
$var wire 1 - sel $end
$upscope $end
$scope module m3 $end
$var wire 2 . din [1:0] $end
$var wire 1 ! dout $end
$var wire 1 / sel $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0/
b1 .
0-
0,
b0 +
0*
1)
b1 (
b1 '
b1 &
b0 %
b1 $
b0 #
b1 "
1!
$end
#10
0!
1/
b1 #
b1 %
#20
b0 &
b0 .
0)
1*
1-
0!
0/
b10 #
b10 %
#30
1/
b11 #
b11 %
#40
b1 +
b0 (
0)
0*
b10 &
b10 .
1,
0-
0!
0/
b100 '
b0 #
b0 %
b10 "
b10 $
#50
1!
1/
b1 #
b1 %
#60
1*
b0 &
b0 .
0,
1-
0!
0/
b10 #
b10 %
#70
1/
b11 #
b11 %
#80
b0 +
b10 (
0)
0*
b0 &
b0 .
0,
0-
0!
0/
b10 '
b0 #
b0 %
b100 "
b100 $
#90
1/
b1 #
b1 %
#100
b1 &
b1 .
1)
1*
1-
1!
0/
b10 #
b10 %
#110
0!
1/
b11 #
b11 %
#120
b10 +
b0 (
0)
0*
b0 &
b0 .
0,
0-
0!
0/
b1000 '
b0 #
b0 %
b1000 "
b1000 $
#130
1/
b1 #
b1 %
#140
1*
b10 &
b10 .
1,
1-
0!
0/
b10 #
b10 %
#150
1!
1/
b11 #
b11 %
#160
0!
b0 &
b0 .
0,
b0 +
b0 '
b0 "
b0 $
#170
