<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7z020clg400-1" LaunchTime="1695153552">
  <File Type="PA-TCL" Name="Lab_1_adderSub_wrapper.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="Lab_1_adderSub_wrapper_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="Lab_1_adderSub_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="Lab_1_adderSub_wrapper.vds"/>
  <File Type="RDS-UTIL" Name="Lab_1_adderSub_wrapper_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="Lab_1_adderSub_wrapper_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="Lab_1_adderSub_wrapper.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="Lab_1_adderSub_wrapper_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="Lab_1_adderSub_wrapper_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/adder_subtractor/Full_adder.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../IntraLab_resources/adder_subtractor/Full_adder.vhd"/>
        <Attr Name="ImportTime" Val="1694706276"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../IntraLab_resources/adder_subtractor/Full_Adder_Subtractor_32bit.vhd">
      <FileInfo>
        <Attr Name="Library" Val="xil_defaultlib"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Lab_1_adderSub/Lab_1_adderSub.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/Lab_1_adderSub/hdl/Lab_1_adderSub_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="Lab_1_adderSub_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Pre_Lab_1/PYNQ-Z1_C.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../Lab_1/Lab_1.srcs/constrs_1/imports/Pre_Lab_1/PYNQ-Z1_C.xdc"/>
        <Attr Name="ImportTime" Val="1693486446"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2018"/>
    <Step Id="synth_design"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="Lab_1_adderSub_rst_ps7_0_100M_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Lab_1_adderSub_Full_Adder_Subtracto_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="Lab_1_adderSub_processing_system7_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="Lab_1_adderSub_axi_regmap_0_1"/>
</GenRun>
