$comment
	File created using the following command:
		vcd file lab5_part1.msim.vcd -direction
$end
$date
	Mon Oct 15 18:23:09 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module part1_vlg_vec_tst $end
$var reg 2 ! SW [1:0] $end
$var wire 1 " LEDR [2] $end
$var wire 1 # LEDR [1] $end
$var wire 1 $ LEDR [0] $end

$scope module i1 $end
$var wire 1 % gnd $end
$var wire 1 & vcc $end
$var wire 1 ' unknown $end
$var tri1 1 ( devclrn $end
$var tri1 1 ) devpor $end
$var tri1 1 * devoe $end
$var wire 1 + LEDR[0]~output_o $end
$var wire 1 , LEDR[1]~output_o $end
$var wire 1 - LEDR[2]~output_o $end
$var wire 1 . SW[0]~input_o $end
$var wire 1 / SW[1]~input_o $end
$var wire 1 0 dtest|Q0~combout $end
$var wire 1 1 posff|Q1~q $end
$var wire 1 2 negff|Q2~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
x$
0#
0"
0%
1&
x'
1(
1)
1*
x+
0,
0-
0.
0/
x0
01
02
$end
#80000
b1 !
1.
#120000
b11 !
1/
10
1+
1$
11
1,
1#
#160000
b10 !
0.
00
0+
0$
#200000
b11 !
1.
10
1+
1$
#260000
b10 !
0.
00
0+
0$
#300000
b0 !
0/
#320000
b1 !
1.
#360000
b0 !
0.
#380000
b1 !
1.
#420000
b0 !
0.
#440000
b10 !
1/
01
0,
0#
#500000
b11 !
1.
10
1+
1$
#520000
b10 !
0.
00
0+
0$
#540000
b11 !
1.
10
1+
1$
#620000
b1 !
0/
12
1-
1"
#660000
b0 !
0.
#1000000
