<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab7Lee.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ControllerReadTempI2C_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ControllerReadTempI2C_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ControllerReadTempI2C_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7I2Cphase1fall2018MK_LP_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab7phase2i2c2018falljjs_jjs.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab7phase2i2c2018falljjs_jjs.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab7phase2i2c2018falljjs_jjs.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1540922114" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1540922114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540922115" xil_pn:in_ck="-8336616462634933857" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1540922114">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Source Files/BCDto7Segment.v"/>
      <outfile xil_pn:name="../Source Files/BaudRateGenerator.v"/>
      <outfile xil_pn:name="../Source Files/BaudRateGeneratorI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/ClockedNegativeOneShot.v"/>
      <outfile xil_pn:name="../Source Files/ClockedPositiveOneShot.v"/>
      <outfile xil_pn:name="../Source Files/ControllerReadTempI2C.v"/>
      <outfile xil_pn:name="../Source Files/ControllerReadTempI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/DisplayMux.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_SDAmodule.v"/>
      <outfile xil_pn:name="../Source Files/I2C_SDAmodule_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister_tb.v"/>
      <outfile xil_pn:name="../Source Files/Lab7I2Cphase1fall2018JJS_JJS.v"/>
      <outfile xil_pn:name="../Source Files/Lab7Phase2I2C2018fallJJS_JJS.v"/>
      <outfile xil_pn:name="../Source Files/OneTemperatureConverter.v"/>
      <outfile xil_pn:name="../Source Files/Refreshing7Seg.v"/>
      <outfile xil_pn:name="../Source Files/SevenSegDriver.v"/>
      <outfile xil_pn:name="../Source Files/SquareWaveGenerator_tb.v"/>
      <outfile xil_pn:name="../Source Files/lab7phase1overall2018fall_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1540922115" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4763151356803916160" xil_pn:start_ts="1540922115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540922115" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="702051098940455230" xil_pn:start_ts="1540922115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540922115" xil_pn:in_ck="4714688651141268458" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5771107221992130082" xil_pn:start_ts="1540922115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Clock80MHz.v"/>
    </transform>
    <transform xil_pn:end_ts="1540922115" xil_pn:in_ck="-7572386736342925451" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1540922115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Source Files/BCDto7Segment.v"/>
      <outfile xil_pn:name="../Source Files/BaudRateGenerator.v"/>
      <outfile xil_pn:name="../Source Files/BaudRateGeneratorI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/ClockedNegativeOneShot.v"/>
      <outfile xil_pn:name="../Source Files/ClockedPositiveOneShot.v"/>
      <outfile xil_pn:name="../Source Files/ControllerReadTempI2C.v"/>
      <outfile xil_pn:name="../Source Files/ControllerReadTempI2C_tb.v"/>
      <outfile xil_pn:name="../Source Files/DisplayMux.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit.v"/>
      <outfile xil_pn:name="../Source Files/I2C_DataUnit_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_SDAmodule.v"/>
      <outfile xil_pn:name="../Source Files/I2C_SDAmodule_tb.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister.v"/>
      <outfile xil_pn:name="../Source Files/I2C_ShiftRegister_tb.v"/>
      <outfile xil_pn:name="../Source Files/Lab7I2Cphase1fall2018JJS_JJS.v"/>
      <outfile xil_pn:name="../Source Files/Lab7Phase2I2C2018fallJJS_JJS.v"/>
      <outfile xil_pn:name="../Source Files/OneTemperatureConverter.v"/>
      <outfile xil_pn:name="../Source Files/Refreshing7Seg.v"/>
      <outfile xil_pn:name="../Source Files/SevenSegDriver.v"/>
      <outfile xil_pn:name="../Source Files/SquareWaveGenerator_tb.v"/>
      <outfile xil_pn:name="../Source Files/lab7phase1overall2018fall_tb.v"/>
      <outfile xil_pn:name="ipcore_dir/Clock80MHz.v"/>
    </transform>
    <transform xil_pn:end_ts="1540922118" xil_pn:in_ck="-7572386736342925451" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3206147900777524127" xil_pn:start_ts="1540922115">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControllerReadTempI2C_tb_beh.prj"/>
      <outfile xil_pn:name="ControllerReadTempI2C_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1540922290" xil_pn:in_ck="-8662616039193950376" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="242281347042642242" xil_pn:start_ts="1540922290">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ControllerReadTempI2C_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1540417832" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-7350206639912370925" xil_pn:start_ts="1540417832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540417832" xil_pn:in_ck="4714688651141268458" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5771107221992130082" xil_pn:start_ts="1540417832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/Clock80MHz.v"/>
    </transform>
    <transform xil_pn:end_ts="1540417832" xil_pn:in_ck="8010772897985452953" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1540417832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540417832" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="7874818445202035733" xil_pn:start_ts="1540417832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540417832" xil_pn:in_ck="8010772897985452953" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1540417832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540417832" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1189731104361065516" xil_pn:start_ts="1540417832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540417861" xil_pn:in_ck="4335751617818902479" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="8074656958762242225" xil_pn:start_ts="1540417832">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.lso"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ngc"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ngr"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.prj"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.stx"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.syr"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.xst"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1540417966" xil_pn:in_ck="-8418251414887352627" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="103354797557932864" xil_pn:start_ts="1540417966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1540417972" xil_pn:in_ck="-3783706116342889581" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5823829015604685507" xil_pn:start_ts="1540417966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.bld"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ngd"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540417993" xil_pn:in_ck="-3783706116342889580" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1540417972">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.pcf"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_map.map"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_map.mrp"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_map.ncd"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_map.ngm"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_map.xrpt"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_summary.xml"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540418019" xil_pn:in_ck="-6045267540729578323" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1540417993">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ncd"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.pad"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.par"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ptwx"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.unroutes"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.xpi"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_pad.csv"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_pad.txt"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1540418074" xil_pn:in_ck="-918492574079082943" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1540418050">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab7phase2i2c2018falljjs_jjs.bgn"/>
      <outfile xil_pn:name="lab7phase2i2c2018falljjs_jjs.bit"/>
      <outfile xil_pn:name="lab7phase2i2c2018falljjs_jjs.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1540418019" xil_pn:in_ck="-3783706116342889712" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1540418013">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.twr"/>
      <outfile xil_pn:name="Lab7Phase2I2C2018fallJJS_JJS.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
