# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39884 \
    name p_read59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read59 \
    op interface \
    ports { p_read59 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39885 \
    name p_read58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read58 \
    op interface \
    ports { p_read58 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39886 \
    name p_read57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read57 \
    op interface \
    ports { p_read57 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39887 \
    name p_read56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read56 \
    op interface \
    ports { p_read56 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39888 \
    name p_read55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read55 \
    op interface \
    ports { p_read55 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39889 \
    name p_read54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read54 \
    op interface \
    ports { p_read54 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39890 \
    name p_read53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read53 \
    op interface \
    ports { p_read53 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39891 \
    name p_read52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read52 \
    op interface \
    ports { p_read52 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39892 \
    name p_read51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read51 \
    op interface \
    ports { p_read51 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39893 \
    name p_read50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read50 \
    op interface \
    ports { p_read50 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39894 \
    name p_read49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read49 \
    op interface \
    ports { p_read49 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39895 \
    name p_read48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read48 \
    op interface \
    ports { p_read48 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39896 \
    name p_read47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read47 \
    op interface \
    ports { p_read47 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39897 \
    name p_read46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read46 \
    op interface \
    ports { p_read46 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39898 \
    name p_read45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read45 \
    op interface \
    ports { p_read45 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39899 \
    name p_read44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read44 \
    op interface \
    ports { p_read44 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39900 \
    name p_read43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read43 \
    op interface \
    ports { p_read43 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39901 \
    name p_read42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read42 \
    op interface \
    ports { p_read42 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39902 \
    name p_read41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read41 \
    op interface \
    ports { p_read41 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39903 \
    name p_read40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_read40 \
    op interface \
    ports { p_read40 { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39904 \
    name output_vectors_79_val259_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_79_val259_phi_reload \
    op interface \
    ports { output_vectors_79_val259_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39905 \
    name output_vectors_39_val254_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_39_val254_phi_reload \
    op interface \
    ports { output_vectors_39_val254_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39906 \
    name output_vectors_19_val250_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_19_val250_phi_reload \
    op interface \
    ports { output_vectors_19_val250_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39907 \
    name output_vectors_60_val246_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_60_val246_phi_reload \
    op interface \
    ports { output_vectors_60_val246_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39908 \
    name output_vectors_20_val241_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_20_val241_phi_reload \
    op interface \
    ports { output_vectors_20_val241_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39909 \
    name output_vectors_0_val237_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_0_val237_phi_reload \
    op interface \
    ports { output_vectors_0_val237_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39910 \
    name output_vectors_61_val233_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_61_val233_phi_reload \
    op interface \
    ports { output_vectors_61_val233_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39911 \
    name output_vectors_21_val228_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_21_val228_phi_reload \
    op interface \
    ports { output_vectors_21_val228_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39912 \
    name output_vectors_1_val224_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_1_val224_phi_reload \
    op interface \
    ports { output_vectors_1_val224_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39913 \
    name output_vectors_62_val220_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_62_val220_phi_reload \
    op interface \
    ports { output_vectors_62_val220_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39914 \
    name output_vectors_22_val215_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_22_val215_phi_reload \
    op interface \
    ports { output_vectors_22_val215_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39915 \
    name output_vectors_2_val211_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_2_val211_phi_reload \
    op interface \
    ports { output_vectors_2_val211_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39916 \
    name output_vectors_63_val207_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_63_val207_phi_reload \
    op interface \
    ports { output_vectors_63_val207_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39917 \
    name output_vectors_23_val202_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_23_val202_phi_reload \
    op interface \
    ports { output_vectors_23_val202_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39918 \
    name output_vectors_3_val198_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_3_val198_phi_reload \
    op interface \
    ports { output_vectors_3_val198_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39919 \
    name output_vectors_64_val194_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_64_val194_phi_reload \
    op interface \
    ports { output_vectors_64_val194_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39920 \
    name output_vectors_24_val189_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_24_val189_phi_reload \
    op interface \
    ports { output_vectors_24_val189_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39921 \
    name output_vectors_4_val185_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_4_val185_phi_reload \
    op interface \
    ports { output_vectors_4_val185_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39922 \
    name output_vectors_65_val181_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_65_val181_phi_reload \
    op interface \
    ports { output_vectors_65_val181_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39923 \
    name output_vectors_25_val176_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_25_val176_phi_reload \
    op interface \
    ports { output_vectors_25_val176_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39924 \
    name output_vectors_5_val172_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_5_val172_phi_reload \
    op interface \
    ports { output_vectors_5_val172_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39925 \
    name output_vectors_66_val168_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_66_val168_phi_reload \
    op interface \
    ports { output_vectors_66_val168_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39926 \
    name output_vectors_26_val163_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_26_val163_phi_reload \
    op interface \
    ports { output_vectors_26_val163_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39927 \
    name output_vectors_6_val159_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_6_val159_phi_reload \
    op interface \
    ports { output_vectors_6_val159_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39928 \
    name output_vectors_67_val155_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_67_val155_phi_reload \
    op interface \
    ports { output_vectors_67_val155_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39929 \
    name output_vectors_27_val150_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_27_val150_phi_reload \
    op interface \
    ports { output_vectors_27_val150_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39930 \
    name output_vectors_7_val146_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_7_val146_phi_reload \
    op interface \
    ports { output_vectors_7_val146_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39931 \
    name output_vectors_68_val142_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_68_val142_phi_reload \
    op interface \
    ports { output_vectors_68_val142_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39932 \
    name output_vectors_28_val137_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_28_val137_phi_reload \
    op interface \
    ports { output_vectors_28_val137_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39933 \
    name output_vectors_8_val133_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_8_val133_phi_reload \
    op interface \
    ports { output_vectors_8_val133_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39934 \
    name output_vectors_69_val129_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_69_val129_phi_reload \
    op interface \
    ports { output_vectors_69_val129_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39935 \
    name output_vectors_29_val124_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_29_val124_phi_reload \
    op interface \
    ports { output_vectors_29_val124_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39936 \
    name output_vectors_9_val120_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_9_val120_phi_reload \
    op interface \
    ports { output_vectors_9_val120_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39937 \
    name output_vectors_70_val116_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_70_val116_phi_reload \
    op interface \
    ports { output_vectors_70_val116_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39938 \
    name output_vectors_30_val111_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_30_val111_phi_reload \
    op interface \
    ports { output_vectors_30_val111_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39939 \
    name output_vectors_10_val107_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_10_val107_phi_reload \
    op interface \
    ports { output_vectors_10_val107_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39940 \
    name output_vectors_71_val103_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_71_val103_phi_reload \
    op interface \
    ports { output_vectors_71_val103_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39941 \
    name output_vectors_31_val98_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_31_val98_phi_reload \
    op interface \
    ports { output_vectors_31_val98_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39942 \
    name output_vectors_11_val94_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_11_val94_phi_reload \
    op interface \
    ports { output_vectors_11_val94_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39943 \
    name output_vectors_72_val90_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_72_val90_phi_reload \
    op interface \
    ports { output_vectors_72_val90_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39944 \
    name output_vectors_32_val85_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_32_val85_phi_reload \
    op interface \
    ports { output_vectors_32_val85_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39945 \
    name output_vectors_12_val81_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_12_val81_phi_reload \
    op interface \
    ports { output_vectors_12_val81_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39946 \
    name output_vectors_73_val77_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_73_val77_phi_reload \
    op interface \
    ports { output_vectors_73_val77_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39947 \
    name output_vectors_33_val72_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_33_val72_phi_reload \
    op interface \
    ports { output_vectors_33_val72_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39948 \
    name output_vectors_13_val68_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_13_val68_phi_reload \
    op interface \
    ports { output_vectors_13_val68_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39949 \
    name output_vectors_74_val64_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_74_val64_phi_reload \
    op interface \
    ports { output_vectors_74_val64_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39950 \
    name output_vectors_34_val59_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_34_val59_phi_reload \
    op interface \
    ports { output_vectors_34_val59_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39951 \
    name output_vectors_14_val55_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_14_val55_phi_reload \
    op interface \
    ports { output_vectors_14_val55_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39952 \
    name output_vectors_75_val51_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_75_val51_phi_reload \
    op interface \
    ports { output_vectors_75_val51_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39953 \
    name output_vectors_35_val46_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_35_val46_phi_reload \
    op interface \
    ports { output_vectors_35_val46_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39954 \
    name output_vectors_15_val42_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_15_val42_phi_reload \
    op interface \
    ports { output_vectors_15_val42_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39955 \
    name output_vectors_76_val38_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_76_val38_phi_reload \
    op interface \
    ports { output_vectors_76_val38_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39956 \
    name output_vectors_36_val33_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_36_val33_phi_reload \
    op interface \
    ports { output_vectors_36_val33_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39957 \
    name output_vectors_16_val29_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_16_val29_phi_reload \
    op interface \
    ports { output_vectors_16_val29_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39958 \
    name output_vectors_77_val25_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_77_val25_phi_reload \
    op interface \
    ports { output_vectors_77_val25_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39959 \
    name output_vectors_37_val20_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_37_val20_phi_reload \
    op interface \
    ports { output_vectors_37_val20_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39960 \
    name output_vectors_17_val16_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_17_val16_phi_reload \
    op interface \
    ports { output_vectors_17_val16_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39961 \
    name output_vectors_78_val12_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_78_val12_phi_reload \
    op interface \
    ports { output_vectors_78_val12_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39962 \
    name output_vectors_38_val7_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_38_val7_phi_reload \
    op interface \
    ports { output_vectors_38_val7_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39963 \
    name output_vectors_18_val3_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_18_val3_phi_reload \
    op interface \
    ports { output_vectors_18_val3_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39964 \
    name mux_case_5914898_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5914898_phi_reload \
    op interface \
    ports { mux_case_5914898_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39965 \
    name mux_case_5814793_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5814793_phi_reload \
    op interface \
    ports { mux_case_5814793_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39966 \
    name mux_case_5714688_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5714688_phi_reload \
    op interface \
    ports { mux_case_5714688_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39967 \
    name mux_case_5614583_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5614583_phi_reload \
    op interface \
    ports { mux_case_5614583_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39968 \
    name mux_case_5514478_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5514478_phi_reload \
    op interface \
    ports { mux_case_5514478_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39969 \
    name mux_case_5414373_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5414373_phi_reload \
    op interface \
    ports { mux_case_5414373_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39970 \
    name mux_case_5314268_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5314268_phi_reload \
    op interface \
    ports { mux_case_5314268_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39971 \
    name mux_case_5214163_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5214163_phi_reload \
    op interface \
    ports { mux_case_5214163_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39972 \
    name mux_case_5114058_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5114058_phi_reload \
    op interface \
    ports { mux_case_5114058_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39973 \
    name mux_case_5013953_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_5013953_phi_reload \
    op interface \
    ports { mux_case_5013953_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39974 \
    name mux_case_4913848_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4913848_phi_reload \
    op interface \
    ports { mux_case_4913848_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39975 \
    name mux_case_4813743_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4813743_phi_reload \
    op interface \
    ports { mux_case_4813743_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39976 \
    name mux_case_4713638_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4713638_phi_reload \
    op interface \
    ports { mux_case_4713638_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39977 \
    name mux_case_4613533_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4613533_phi_reload \
    op interface \
    ports { mux_case_4613533_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39978 \
    name mux_case_4513428_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4513428_phi_reload \
    op interface \
    ports { mux_case_4513428_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39979 \
    name mux_case_4413323_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4413323_phi_reload \
    op interface \
    ports { mux_case_4413323_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39980 \
    name mux_case_4313218_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4313218_phi_reload \
    op interface \
    ports { mux_case_4313218_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39981 \
    name mux_case_4213113_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_4213113_phi_reload \
    op interface \
    ports { mux_case_4213113_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39982 \
    name mux_case_411308_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_411308_phi_reload \
    op interface \
    ports { mux_case_411308_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39983 \
    name mux_case_401293_phi_reload \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_mux_case_401293_phi_reload \
    op interface \
    ports { mux_case_401293_phi_reload { I 22 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39984 \
    name output_vectors_60 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_60 \
    op interface \
    ports { output_vectors_60 { O 22 vector } output_vectors_60_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39985 \
    name output_vectors_0 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_0 \
    op interface \
    ports { output_vectors_0 { O 22 vector } output_vectors_0_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39986 \
    name output_vectors_20 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_20 \
    op interface \
    ports { output_vectors_20 { O 22 vector } output_vectors_20_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39987 \
    name output_vectors_40 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_40 \
    op interface \
    ports { output_vectors_40 { O 22 vector } output_vectors_40_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39988 \
    name output_vectors_1 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_1 \
    op interface \
    ports { output_vectors_1 { O 22 vector } output_vectors_1_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39989 \
    name output_vectors_21 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_21 \
    op interface \
    ports { output_vectors_21 { O 22 vector } output_vectors_21_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39990 \
    name output_vectors_41 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_41 \
    op interface \
    ports { output_vectors_41 { O 22 vector } output_vectors_41_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39991 \
    name output_vectors_61 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_61 \
    op interface \
    ports { output_vectors_61 { O 22 vector } output_vectors_61_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39992 \
    name output_vectors_2 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_2 \
    op interface \
    ports { output_vectors_2 { O 22 vector } output_vectors_2_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39993 \
    name output_vectors_22 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_22 \
    op interface \
    ports { output_vectors_22 { O 22 vector } output_vectors_22_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39994 \
    name output_vectors_42 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_42 \
    op interface \
    ports { output_vectors_42 { O 22 vector } output_vectors_42_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39995 \
    name output_vectors_62 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_62 \
    op interface \
    ports { output_vectors_62 { O 22 vector } output_vectors_62_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39996 \
    name output_vectors_3 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_3 \
    op interface \
    ports { output_vectors_3 { O 22 vector } output_vectors_3_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39997 \
    name output_vectors_23 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_23 \
    op interface \
    ports { output_vectors_23 { O 22 vector } output_vectors_23_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39998 \
    name output_vectors_43 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_43 \
    op interface \
    ports { output_vectors_43 { O 22 vector } output_vectors_43_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39999 \
    name output_vectors_63 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_63 \
    op interface \
    ports { output_vectors_63 { O 22 vector } output_vectors_63_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40000 \
    name output_vectors_4 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_4 \
    op interface \
    ports { output_vectors_4 { O 22 vector } output_vectors_4_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40001 \
    name output_vectors_24 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_24 \
    op interface \
    ports { output_vectors_24 { O 22 vector } output_vectors_24_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40002 \
    name output_vectors_44 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_44 \
    op interface \
    ports { output_vectors_44 { O 22 vector } output_vectors_44_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40003 \
    name output_vectors_64 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_64 \
    op interface \
    ports { output_vectors_64 { O 22 vector } output_vectors_64_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40004 \
    name output_vectors_5 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_5 \
    op interface \
    ports { output_vectors_5 { O 22 vector } output_vectors_5_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40005 \
    name output_vectors_25 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_25 \
    op interface \
    ports { output_vectors_25 { O 22 vector } output_vectors_25_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40006 \
    name output_vectors_45 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_45 \
    op interface \
    ports { output_vectors_45 { O 22 vector } output_vectors_45_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40007 \
    name output_vectors_65 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_65 \
    op interface \
    ports { output_vectors_65 { O 22 vector } output_vectors_65_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40008 \
    name output_vectors_6 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_6 \
    op interface \
    ports { output_vectors_6 { O 22 vector } output_vectors_6_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40009 \
    name output_vectors_26 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_26 \
    op interface \
    ports { output_vectors_26 { O 22 vector } output_vectors_26_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40010 \
    name output_vectors_46 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_46 \
    op interface \
    ports { output_vectors_46 { O 22 vector } output_vectors_46_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40011 \
    name output_vectors_66 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_66 \
    op interface \
    ports { output_vectors_66 { O 22 vector } output_vectors_66_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40012 \
    name output_vectors_7 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_7 \
    op interface \
    ports { output_vectors_7 { O 22 vector } output_vectors_7_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40013 \
    name output_vectors_27 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_27 \
    op interface \
    ports { output_vectors_27 { O 22 vector } output_vectors_27_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40014 \
    name output_vectors_47 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_47 \
    op interface \
    ports { output_vectors_47 { O 22 vector } output_vectors_47_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40015 \
    name output_vectors_67 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_67 \
    op interface \
    ports { output_vectors_67 { O 22 vector } output_vectors_67_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40016 \
    name output_vectors_8 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_8 \
    op interface \
    ports { output_vectors_8 { O 22 vector } output_vectors_8_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40017 \
    name output_vectors_28 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_28 \
    op interface \
    ports { output_vectors_28 { O 22 vector } output_vectors_28_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40018 \
    name output_vectors_48 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_48 \
    op interface \
    ports { output_vectors_48 { O 22 vector } output_vectors_48_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40019 \
    name output_vectors_68 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_68 \
    op interface \
    ports { output_vectors_68 { O 22 vector } output_vectors_68_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40020 \
    name output_vectors_9 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_9 \
    op interface \
    ports { output_vectors_9 { O 22 vector } output_vectors_9_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40021 \
    name output_vectors_29 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_29 \
    op interface \
    ports { output_vectors_29 { O 22 vector } output_vectors_29_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40022 \
    name output_vectors_49 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_49 \
    op interface \
    ports { output_vectors_49 { O 22 vector } output_vectors_49_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40023 \
    name output_vectors_69 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_69 \
    op interface \
    ports { output_vectors_69 { O 22 vector } output_vectors_69_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40024 \
    name output_vectors_10 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_10 \
    op interface \
    ports { output_vectors_10 { O 22 vector } output_vectors_10_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40025 \
    name output_vectors_30 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_30 \
    op interface \
    ports { output_vectors_30 { O 22 vector } output_vectors_30_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40026 \
    name output_vectors_50 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_50 \
    op interface \
    ports { output_vectors_50 { O 22 vector } output_vectors_50_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40027 \
    name output_vectors_70 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_70 \
    op interface \
    ports { output_vectors_70 { O 22 vector } output_vectors_70_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40028 \
    name output_vectors_11 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_11 \
    op interface \
    ports { output_vectors_11 { O 22 vector } output_vectors_11_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40029 \
    name output_vectors_31 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_31 \
    op interface \
    ports { output_vectors_31 { O 22 vector } output_vectors_31_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40030 \
    name output_vectors_51 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_51 \
    op interface \
    ports { output_vectors_51 { O 22 vector } output_vectors_51_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40031 \
    name output_vectors_71 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_71 \
    op interface \
    ports { output_vectors_71 { O 22 vector } output_vectors_71_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40032 \
    name output_vectors_12 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_12 \
    op interface \
    ports { output_vectors_12 { O 22 vector } output_vectors_12_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40033 \
    name output_vectors_32 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_32 \
    op interface \
    ports { output_vectors_32 { O 22 vector } output_vectors_32_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40034 \
    name output_vectors_52 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_52 \
    op interface \
    ports { output_vectors_52 { O 22 vector } output_vectors_52_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40035 \
    name output_vectors_72 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_72 \
    op interface \
    ports { output_vectors_72 { O 22 vector } output_vectors_72_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40036 \
    name output_vectors_13 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_13 \
    op interface \
    ports { output_vectors_13 { O 22 vector } output_vectors_13_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40037 \
    name output_vectors_33 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_33 \
    op interface \
    ports { output_vectors_33 { O 22 vector } output_vectors_33_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40038 \
    name output_vectors_53 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_53 \
    op interface \
    ports { output_vectors_53 { O 22 vector } output_vectors_53_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40039 \
    name output_vectors_73 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_73 \
    op interface \
    ports { output_vectors_73 { O 22 vector } output_vectors_73_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40040 \
    name output_vectors_14 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_14 \
    op interface \
    ports { output_vectors_14 { O 22 vector } output_vectors_14_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40041 \
    name output_vectors_34 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_34 \
    op interface \
    ports { output_vectors_34 { O 22 vector } output_vectors_34_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40042 \
    name output_vectors_54 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_54 \
    op interface \
    ports { output_vectors_54 { O 22 vector } output_vectors_54_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40043 \
    name output_vectors_74 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_74 \
    op interface \
    ports { output_vectors_74 { O 22 vector } output_vectors_74_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40044 \
    name output_vectors_15 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_15 \
    op interface \
    ports { output_vectors_15 { O 22 vector } output_vectors_15_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40045 \
    name output_vectors_35 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_35 \
    op interface \
    ports { output_vectors_35 { O 22 vector } output_vectors_35_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40046 \
    name output_vectors_55 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_55 \
    op interface \
    ports { output_vectors_55 { O 22 vector } output_vectors_55_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40047 \
    name output_vectors_75 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_75 \
    op interface \
    ports { output_vectors_75 { O 22 vector } output_vectors_75_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40048 \
    name output_vectors_16 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_16 \
    op interface \
    ports { output_vectors_16 { O 22 vector } output_vectors_16_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40049 \
    name output_vectors_36 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_36 \
    op interface \
    ports { output_vectors_36 { O 22 vector } output_vectors_36_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40050 \
    name output_vectors_56 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_56 \
    op interface \
    ports { output_vectors_56 { O 22 vector } output_vectors_56_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40051 \
    name output_vectors_76 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_76 \
    op interface \
    ports { output_vectors_76 { O 22 vector } output_vectors_76_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40052 \
    name output_vectors_17 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_17 \
    op interface \
    ports { output_vectors_17 { O 22 vector } output_vectors_17_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40053 \
    name output_vectors_37 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_37 \
    op interface \
    ports { output_vectors_37 { O 22 vector } output_vectors_37_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40054 \
    name output_vectors_57 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_57 \
    op interface \
    ports { output_vectors_57 { O 22 vector } output_vectors_57_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40055 \
    name output_vectors_77 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_77 \
    op interface \
    ports { output_vectors_77 { O 22 vector } output_vectors_77_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40056 \
    name output_vectors_18 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_18 \
    op interface \
    ports { output_vectors_18 { O 22 vector } output_vectors_18_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40057 \
    name output_vectors_38 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_38 \
    op interface \
    ports { output_vectors_38 { O 22 vector } output_vectors_38_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40058 \
    name output_vectors_58 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_58 \
    op interface \
    ports { output_vectors_58 { O 22 vector } output_vectors_58_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40059 \
    name output_vectors_78 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_78 \
    op interface \
    ports { output_vectors_78 { O 22 vector } output_vectors_78_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40060 \
    name output_vectors_19 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_19 \
    op interface \
    ports { output_vectors_19 { O 22 vector } output_vectors_19_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40061 \
    name output_vectors_39 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_39 \
    op interface \
    ports { output_vectors_39 { O 22 vector } output_vectors_39_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40062 \
    name output_vectors_59 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_59 \
    op interface \
    ports { output_vectors_59 { O 22 vector } output_vectors_59_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40063 \
    name output_vectors_79 \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_output_vectors_79 \
    op interface \
    ports { output_vectors_79 { O 22 vector } output_vectors_79_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40064 \
    name cell_state_19_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_19_0_out \
    op interface \
    ports { cell_state_19_0_out { O 22 vector } cell_state_19_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40065 \
    name write_flag_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag_0_out \
    op interface \
    ports { write_flag_0_out { O 1 vector } write_flag_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40066 \
    name cell_state_18_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_18_0_out \
    op interface \
    ports { cell_state_18_0_out { O 22 vector } cell_state_18_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40067 \
    name hidden_state_0_059_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_0_059_out \
    op interface \
    ports { hidden_state_0_059_out { O 22 vector } hidden_state_0_059_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40068 \
    name write_flag3_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag3_0_out \
    op interface \
    ports { write_flag3_0_out { O 1 vector } write_flag3_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40069 \
    name cell_state_17_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_17_0_out \
    op interface \
    ports { cell_state_17_0_out { O 22 vector } cell_state_17_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40070 \
    name hidden_state_1_058_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_1_058_out \
    op interface \
    ports { hidden_state_1_058_out { O 22 vector } hidden_state_1_058_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40071 \
    name write_flag6_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag6_0_out \
    op interface \
    ports { write_flag6_0_out { O 1 vector } write_flag6_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40072 \
    name cell_state_16_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_16_0_out \
    op interface \
    ports { cell_state_16_0_out { O 22 vector } cell_state_16_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40073 \
    name hidden_state_2_057_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_2_057_out \
    op interface \
    ports { hidden_state_2_057_out { O 22 vector } hidden_state_2_057_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40074 \
    name write_flag9_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag9_0_out \
    op interface \
    ports { write_flag9_0_out { O 1 vector } write_flag9_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40075 \
    name cell_state_15_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_15_0_out \
    op interface \
    ports { cell_state_15_0_out { O 22 vector } cell_state_15_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40076 \
    name hidden_state_3_056_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_3_056_out \
    op interface \
    ports { hidden_state_3_056_out { O 22 vector } hidden_state_3_056_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40077 \
    name write_flag12_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag12_0_out \
    op interface \
    ports { write_flag12_0_out { O 1 vector } write_flag12_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40078 \
    name cell_state_14_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_14_0_out \
    op interface \
    ports { cell_state_14_0_out { O 22 vector } cell_state_14_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40079 \
    name hidden_state_4_055_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_4_055_out \
    op interface \
    ports { hidden_state_4_055_out { O 22 vector } hidden_state_4_055_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40080 \
    name write_flag15_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag15_0_out \
    op interface \
    ports { write_flag15_0_out { O 1 vector } write_flag15_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40081 \
    name cell_state_13_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_13_0_out \
    op interface \
    ports { cell_state_13_0_out { O 22 vector } cell_state_13_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40082 \
    name hidden_state_5_054_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_5_054_out \
    op interface \
    ports { hidden_state_5_054_out { O 22 vector } hidden_state_5_054_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40083 \
    name write_flag18_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag18_0_out \
    op interface \
    ports { write_flag18_0_out { O 1 vector } write_flag18_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40084 \
    name cell_state_1214_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_1214_0_out \
    op interface \
    ports { cell_state_1214_0_out { O 22 vector } cell_state_1214_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40085 \
    name hidden_state_6_053_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_6_053_out \
    op interface \
    ports { hidden_state_6_053_out { O 22 vector } hidden_state_6_053_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40086 \
    name write_flag21_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag21_0_out \
    op interface \
    ports { write_flag21_0_out { O 1 vector } write_flag21_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40087 \
    name cell_state_11_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_11_0_out \
    op interface \
    ports { cell_state_11_0_out { O 22 vector } cell_state_11_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40088 \
    name hidden_state_7_052_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_7_052_out \
    op interface \
    ports { hidden_state_7_052_out { O 22 vector } hidden_state_7_052_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40089 \
    name write_flag24_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag24_0_out \
    op interface \
    ports { write_flag24_0_out { O 1 vector } write_flag24_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40090 \
    name cell_state_10_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_10_0_out \
    op interface \
    ports { cell_state_10_0_out { O 22 vector } cell_state_10_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40091 \
    name hidden_state_8_051_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_8_051_out \
    op interface \
    ports { hidden_state_8_051_out { O 22 vector } hidden_state_8_051_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40092 \
    name write_flag27_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag27_0_out \
    op interface \
    ports { write_flag27_0_out { O 1 vector } write_flag27_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40093 \
    name cell_state_9_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_9_0_out \
    op interface \
    ports { cell_state_9_0_out { O 22 vector } cell_state_9_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40094 \
    name hidden_state_9_050_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_9_050_out \
    op interface \
    ports { hidden_state_9_050_out { O 22 vector } hidden_state_9_050_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40095 \
    name write_flag30_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag30_0_out \
    op interface \
    ports { write_flag30_0_out { O 1 vector } write_flag30_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40096 \
    name cell_state_8_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_8_0_out \
    op interface \
    ports { cell_state_8_0_out { O 22 vector } cell_state_8_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40097 \
    name hidden_state_10_049_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_10_049_out \
    op interface \
    ports { hidden_state_10_049_out { O 22 vector } hidden_state_10_049_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40098 \
    name write_flag33_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag33_0_out \
    op interface \
    ports { write_flag33_0_out { O 1 vector } write_flag33_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40099 \
    name cell_state_7_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_7_0_out \
    op interface \
    ports { cell_state_7_0_out { O 22 vector } cell_state_7_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40100 \
    name hidden_state_11_048_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_11_048_out \
    op interface \
    ports { hidden_state_11_048_out { O 22 vector } hidden_state_11_048_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40101 \
    name write_flag36_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag36_0_out \
    op interface \
    ports { write_flag36_0_out { O 1 vector } write_flag36_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40102 \
    name cell_state_6_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_6_0_out \
    op interface \
    ports { cell_state_6_0_out { O 22 vector } cell_state_6_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40103 \
    name hidden_state_12_047_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_12_047_out \
    op interface \
    ports { hidden_state_12_047_out { O 22 vector } hidden_state_12_047_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40104 \
    name write_flag39_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag39_0_out \
    op interface \
    ports { write_flag39_0_out { O 1 vector } write_flag39_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40105 \
    name cell_state_5_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_5_0_out \
    op interface \
    ports { cell_state_5_0_out { O 22 vector } cell_state_5_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40106 \
    name hidden_state_13_046_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_13_046_out \
    op interface \
    ports { hidden_state_13_046_out { O 22 vector } hidden_state_13_046_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40107 \
    name write_flag43_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag43_0_out \
    op interface \
    ports { write_flag43_0_out { O 1 vector } write_flag43_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40108 \
    name cell_state_4_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_4_0_out \
    op interface \
    ports { cell_state_4_0_out { O 22 vector } cell_state_4_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40109 \
    name hidden_state_1445_045_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_1445_045_out \
    op interface \
    ports { hidden_state_1445_045_out { O 22 vector } hidden_state_1445_045_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40110 \
    name write_flag47_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag47_0_out \
    op interface \
    ports { write_flag47_0_out { O 1 vector } write_flag47_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40111 \
    name cell_state_3_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_3_0_out \
    op interface \
    ports { cell_state_3_0_out { O 22 vector } cell_state_3_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40112 \
    name hidden_state_15_044_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_15_044_out \
    op interface \
    ports { hidden_state_15_044_out { O 22 vector } hidden_state_15_044_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40113 \
    name write_flag50_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag50_0_out \
    op interface \
    ports { write_flag50_0_out { O 1 vector } write_flag50_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40114 \
    name cell_state_2_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_2_0_out \
    op interface \
    ports { cell_state_2_0_out { O 22 vector } cell_state_2_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40115 \
    name hidden_state_16_043_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_16_043_out \
    op interface \
    ports { hidden_state_16_043_out { O 22 vector } hidden_state_16_043_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40116 \
    name write_flag53_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag53_0_out \
    op interface \
    ports { write_flag53_0_out { O 1 vector } write_flag53_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40117 \
    name cell_state_1_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_1_0_out \
    op interface \
    ports { cell_state_1_0_out { O 22 vector } cell_state_1_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40118 \
    name hidden_state_17_042_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_17_042_out \
    op interface \
    ports { hidden_state_17_042_out { O 22 vector } hidden_state_17_042_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40119 \
    name write_flag56_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag56_0_out \
    op interface \
    ports { write_flag56_0_out { O 1 vector } write_flag56_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40120 \
    name cell_state_0_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_cell_state_0_0_out \
    op interface \
    ports { cell_state_0_0_out { O 22 vector } cell_state_0_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40121 \
    name hidden_state_18_041_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_18_041_out \
    op interface \
    ports { hidden_state_18_041_out { O 22 vector } hidden_state_18_041_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40122 \
    name write_flag59_0_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_write_flag59_0_out \
    op interface \
    ports { write_flag59_0_out { O 1 vector } write_flag59_0_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40123 \
    name hidden_state_19_040_out \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_hidden_state_19_040_out \
    op interface \
    ports { hidden_state_19_040_out { O 22 vector } hidden_state_19_040_out_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName network_top_flow_control_loop_pipe_sequential_init_U
set CompName network_top_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix network_top_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


