

================================================================
== Vivado HLS Report for 'dct'
================================================================
* Date:           Wed Apr 20 16:08:28 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        dct.prj
* Solution:       solution4
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      9.40|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  529|  529|  530|  530|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |                      |           |  Latency  |  Interval | Pipeline|
        |       Instance       |   Module  | min | max | min | max |   Type  |
        +----------------------+-----------+-----+-----+-----+-----+---------+
        |grp_dct_2d_fu_165     |dct_2d     |  392|  392|  392|  392|   none  |
        |grp_read_data_fu_194  |read_data  |   67|   67|   67|   67|   none  |
        +----------------------+-----------+-----+-----+-----+-----+---------+

        * Loop: 
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                           |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- WR_Loop_Row_WR_Loop_Col  |   65|   65|         3|          1|          1|    64|    yes   |
        +---------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    112|     72|
|FIFO             |        -|      -|      -|      -|
|Instance         |        2|      8|   1598|   1303|
|Memory           |        1|      -|    256|     16|
|Multiplexer      |        -|      -|      -|    454|
|Register         |        -|      -|     45|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        3|      8|   2011|   1845|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|     10|      5|     10|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+------+------+
    |       Instance       |   Module  | BRAM_18K| DSP48E|  FF  |  LUT |
    +----------------------+-----------+---------+-------+------+------+
    |grp_dct_2d_fu_165     |dct_2d     |        2|      8|  1472|  1160|
    |grp_read_data_fu_194  |read_data  |        0|      0|   126|   143|
    +----------------------+-----------+---------+-------+------+------+
    |Total                 |           |        2|      8|  1598|  1303|
    +----------------------+-----------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |     Memory    |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |buf_2d_in_0_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_1_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_2_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_3_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_4_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_5_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_6_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_in_7_U  |dct_2d_col_inbuf_0  |        0|  32|   2|     8|   16|     1|          128|
    |buf_2d_out_U   |dct_2d_row_outbuf   |        1|   0|   0|    64|   16|     1|         1024|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total          |                    |        1| 256|  16|   128|  144|     9|         2048|
    +---------------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+----+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |c_fu_301_p2                    |     +    |      0|  17|   9|           1|           4|
    |indvar_flatten_next_fu_222_p2  |     +    |      0|  26|  12|           7|           1|
    |r_fu_228_p2                    |     +    |      0|  17|   9|           1|           4|
    |sum3_i_fu_295_p2               |     +    |      0|  23|  11|           6|           6|
    |tmp_s_fu_284_p2                |     +    |      0|  29|  13|           8|           8|
    |exitcond_flatten_fu_216_p2     |   icmp   |      0|   0|   4|           7|           8|
    |exitcond_i3_fu_234_p2          |   icmp   |      0|   0|   2|           4|           5|
    |c_i_mid2_fu_240_p3             |  select  |      0|   0|   4|           1|           1|
    |r_i_cast4_mid2_v_fu_248_p3     |  select  |      0|   0|   4|           1|           4|
    |ap_enable_pp0                  |    xor   |      0|   0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1        |    xor   |      0|   0|   2|           1|           2|
    +-------------------------------+----------+-------+----+----+------------+------------+
    |Total                          |          |      0| 112|  72|          38|          45|
    +-------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  40|          7|    1|          7|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |buf_2d_in_0_address0     |  15|          3|    3|          9|
    |buf_2d_in_0_ce0          |  15|          3|    1|          3|
    |buf_2d_in_0_we0          |   9|          2|    1|          2|
    |buf_2d_in_1_address0     |  15|          3|    3|          9|
    |buf_2d_in_1_ce0          |  15|          3|    1|          3|
    |buf_2d_in_1_we0          |   9|          2|    1|          2|
    |buf_2d_in_2_address0     |  15|          3|    3|          9|
    |buf_2d_in_2_ce0          |  15|          3|    1|          3|
    |buf_2d_in_2_we0          |   9|          2|    1|          2|
    |buf_2d_in_3_address0     |  15|          3|    3|          9|
    |buf_2d_in_3_ce0          |  15|          3|    1|          3|
    |buf_2d_in_3_we0          |   9|          2|    1|          2|
    |buf_2d_in_4_address0     |  15|          3|    3|          9|
    |buf_2d_in_4_ce0          |  15|          3|    1|          3|
    |buf_2d_in_4_we0          |   9|          2|    1|          2|
    |buf_2d_in_5_address0     |  15|          3|    3|          9|
    |buf_2d_in_5_ce0          |  15|          3|    1|          3|
    |buf_2d_in_5_we0          |   9|          2|    1|          2|
    |buf_2d_in_6_address0     |  15|          3|    3|          9|
    |buf_2d_in_6_ce0          |  15|          3|    1|          3|
    |buf_2d_in_6_we0          |   9|          2|    1|          2|
    |buf_2d_in_7_address0     |  15|          3|    3|          9|
    |buf_2d_in_7_ce0          |  15|          3|    1|          3|
    |buf_2d_in_7_we0          |   9|          2|    1|          2|
    |buf_2d_out_address0      |  15|          3|    6|         18|
    |buf_2d_out_ce0           |  15|          3|    1|          3|
    |buf_2d_out_we0           |   9|          2|    1|          2|
    |c_i_phi_fu_158_p4        |   9|          2|    4|          8|
    |c_i_reg_154              |   9|          2|    4|          8|
    |indvar_flatten_reg_132   |   9|          2|    7|         14|
    |r_i_phi_fu_147_p4        |   9|          2|    4|          8|
    |r_i_reg_143              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 454|         93|   74|        192|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                  |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |  1|   0|    1|          0|
    |ap_reg_grp_dct_2d_fu_165_ap_start          |  1|   0|    1|          0|
    |ap_reg_grp_read_data_fu_194_ap_start       |  1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten_reg_310  |  1|   0|    1|          0|
    |c_i_mid2_reg_319                           |  4|   0|    4|          0|
    |c_i_reg_154                                |  4|   0|    4|          0|
    |exitcond_flatten_reg_310                   |  1|   0|    1|          0|
    |indvar_flatten_reg_132                     |  7|   0|    7|          0|
    |r_i_cast4_mid2_v_reg_326                   |  4|   0|    4|          0|
    |r_i_reg_143                                |  4|   0|    4|          0|
    |sum3_i_reg_342                             |  6|   0|    6|          0|
    |tmp_3_reg_332                              |  3|   0|    3|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      | 45|   0|   45|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dct     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dct     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dct     | return value |
|input_r_address0   | out |    6|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   16|  ap_memory |    input_r   |     array    |
|output_r_address0  | out |    6|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   16|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

