{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1753892211511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1753892211511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 30 23:16:51 2025 " "Processing started: Wed Jul 30 23:16:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1753892211511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753892211511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off read_TCS34725 -c read_TCS34725 " "Command: quartus_map --read_settings_files=on --write_settings_files=off read_TCS34725 -c read_TCS34725" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753892211511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1753892211787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1753892211787 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "read_TCS34725.v " "Can't analyze file -- file read_TCS34725.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753892217706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_clk " "Found entity 1: i2c_clk" {  } { { "i2c_clk.v" "" { Text "D:/FBGA project/Veron/I2C/i2c_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753892217708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753892217708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_tcs34725.sv 1 1 " "Found 1 design units, including 1 entities, in source file read_tcs34725.sv" { { "Info" "ISGN_ENTITY_NAME" "1 read_TCS34725 " "Found entity 1: read_TCS34725" {  } { { "read_TCS34725.sv" "" { Text "D:/FBGA project/Veron/I2C/read_TCS34725.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753892217709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753892217709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_controller " "Found entity 1: i2c_controller" {  } { { "i2c_controller.sv" "" { Text "D:/FBGA project/Veron/I2C/i2c_controller.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753892217711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753892217711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cycle_timercycle_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file cycle_timercycle_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cycle_timer " "Found entity 1: cycle_timer" {  } { { "cycle_timercycle_timer.sv" "" { Text "D:/FBGA project/Veron/I2C/cycle_timercycle_timer.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1753892217712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1753892217712 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/color_detector.sv " "Can't analyze file -- file output_files/color_detector.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1753892217714 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_WRITE_GAIN read_TCS34725.sv(159) " "Verilog HDL error at read_TCS34725.sv(159): object \"S_WRITE_GAIN\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "read_TCS34725.sv" "" { Text "D:/FBGA project/Veron/I2C/read_TCS34725.sv" 159 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1753892217720 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "S_WRITE_GAIN read_TCS34725.sv(163) " "Verilog HDL error at read_TCS34725.sv(163): object \"S_WRITE_GAIN\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "read_TCS34725.sv" "" { Text "D:/FBGA project/Veron/I2C/read_TCS34725.sv" 163 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1753892217720 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4743 " "Peak virtual memory: 4743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1753892217893 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 30 23:16:57 2025 " "Processing ended: Wed Jul 30 23:16:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1753892217893 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1753892217893 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1753892217893 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753892217893 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1753892218545 ""}
