// Seed: 6457496
module module_0 (
    input supply0 id_0
);
  final $display(-1'b0);
  id_2(
      id_0
  );
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output uwire id_2,
    input supply1 id_3,
    output wor id_4,
    input supply1 id_5,
    input tri0 id_6
);
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_5(
      .id_0(-1),
      .id_1(),
      .id_2(),
      .id_3(id_2),
      .id_4((1) !== 1),
      .id_5((id_1)),
      .id_6(id_3),
      .id_7(((id_4))),
      .id_8(id_4),
      .id_9(1),
      .id_10(-1 - 1'b0),
      .id_11(id_1),
      .id_12(-1)
  );
endmodule
