<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z010clg400-1" LaunchTime="1620859217">
  <File Type="ROUTE-PWR" Name="vp_power_routed.rpt"/>
  <File Type="PA-TCL" Name="vp.tcl"/>
  <File Type="BITSTR-BMM" Name="vp_bd.bmm"/>
  <File Type="ROUTE-PWR-SUM" Name="vp_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="vp_reports.tcl"/>
  <File Type="OPT-DCP" Name="vp_opt.dcp"/>
  <File Type="OPT-DRC" Name="vp_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="vp.hwdef"/>
  <File Type="PWROPT-DCP" Name="vp_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="vp_placed.dcp"/>
  <File Type="PLACE-IO" Name="vp_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="vp_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="vp_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="vp_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="vp_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="vp.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="vp_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="vp.bin"/>
  <File Type="PHYSOPT-DCP" Name="vp_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="vp.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="vp_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="vp_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="vp_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="vp_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="vp_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="vp_drc_routed.rpx"/>
  <File Type="BITSTR-LTX" Name="vp.ltx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="vp_methodology_drc_routed.rpt"/>
  <File Type="BITSTR-MMI" Name="vp.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="vp_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="vp_methodology_drc_routed.pb"/>
  <File Type="BITSTR-SYSDEF" Name="vp.sysdef"/>
  <File Type="ROUTE-PWR-RPX" Name="vp_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="vp_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="vp_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="vp_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="vp_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="vp_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="vp_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="vp_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="vp_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="vp_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="vp_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="vp_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="vp.bit"/>
  <File Type="BITSTR-RBT" Name="vp.rbt"/>
  <File Type="BITSTR-NKY" Name="vp.nky"/>
  <File Type="BG-DRC" Name="vp.drc"/>
  <File Type="RDI-RDI" Name="vp.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/centroid.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../main/project/hdmi_vga_zybo.srcs/sources_1/new/centroid.v"/>
        <Attr Name="ImportTime" Val="1620126713"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources/delayLinieBRAM_WP.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../sources/delayLinieBRAM_WP.v"/>
        <Attr Name="ImportTime" Val="1620728283"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/delay_block_v1.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/delay_line_v1.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/median5x5.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/vis_centroid.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/vp.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/delay_line.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Wstep_do_konfigurowania_struktury_FPGA/DelayLine/DelayLine.srcs/sources_1/new/delay_line.v"/>
        <Attr Name="ImportTime" Val="1615502922"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/delay_block.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Wstep_do_konfigurowania_struktury_FPGA/DelayLine/DelayLine.srcs/sources_1/new/delay_block.v"/>
        <Attr Name="ImportTime" Val="1615501673"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/vis_centroid_circle.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/hdl/xbip_utils_v3_0_vh_rfs.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../Wyznaczanie_srodka_ciezkosci/divider_32_20_0/src/mult_32_20_lm/hdl/xbip_utils_v3_0_vh_rfs.vhd"/>
        <Attr Name="ImportTime" Val="1491935754"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="vp"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="rgb2ycbcr_v2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="divider_32_20_0"/>
  <BlockFileSet Type="BlockSrcs" Name="delayLineBRAM"/>
</GenRun>
