

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Thu Nov 21 16:08:15 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|         6|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      4|       0|    500|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      14|      4|
|Multiplexer      |        -|      -|       -|    137|
|Register         |        -|      -|     566|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|     580|    641|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------------------+--------------------------------+-----------+
    |               Instance              |             Module             | Expression|
    +-------------------------------------+--------------------------------+-----------+
    |network_mul_mul_16s_13s_29_1_1_U110  |network_mul_mul_16s_13s_29_1_1  |  i0 * i1  |
    +-------------------------------------+--------------------------------+-----------+

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |SeparableConv2D_3_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_3_b_s  |        0|  14|   4|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total                    |                                              |        0|  14|   4|    16|   14|     1|          224|
    +-------------------------+----------------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_238_p2         |     *    |      2|  0|  20|          32|          16|
    |tmp3_fu_318_p2         |     *    |      2|  0|  20|          32|          16|
    |in_d_1_fu_272_p2       |     +    |      0|  0|  23|          16|           1|
    |next_mul2_fu_188_p2    |     +    |      0|  0|  39|          32|          32|
    |next_mul_fu_278_p2     |     +    |      0|  0|  39|          32|          32|
    |out_d_2_fu_198_p2      |     +    |      0|  0|  23|          16|           1|
    |out_h_2_fu_222_p2      |     +    |      0|  0|  23|          16|           1|
    |out_w_2_fu_247_p2      |     +    |      0|  0|  23|          16|           1|
    |tmp2_fu_283_p2         |     +    |      0|  0|  39|          32|          32|
    |tmp_25_fu_257_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_27_cast_fu_297_p2  |     +    |      0|  0|  21|          15|          15|
    |tmp_27_fu_292_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_31_fu_322_p2       |     +    |      0|  0|  39|          32|          32|
    |tmp_34_fu_346_p2       |     +    |      0|  0|  23|          16|          16|
    |tmp_fu_232_p2          |     +    |      0|  0|  39|          32|          32|
    |exitcond1_fu_242_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond2_fu_217_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond3_fu_193_p2    |   icmp   |      0|  0|  13|          16|          16|
    |exitcond_fu_267_p2     |   icmp   |      0|  0|  13|          16|          16|
    |p_tmp_s_fu_310_p3      |  select  |      0|  0|  15|           1|           1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      4|  0| 500|         432|         340|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  59|         14|    1|         14|
    |in_d_reg_158           |   9|          2|   16|         32|
    |out_d_reg_100          |   9|          2|   16|         32|
    |out_h_reg_123          |   9|          2|   16|         32|
    |out_w_reg_134          |   9|          2|   16|         32|
    |output_load_1_reg_145  |   9|          2|   16|         32|
    |output_r_d0            |  15|          3|   16|         48|
    |phi_mul1_reg_111       |   9|          2|   32|         64|
    |phi_mul_reg_169        |   9|          2|   32|         64|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 137|         31|  161|        350|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |SeparableConv2D_3_b_3_reg_413  |  16|   0|   16|          0|
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |in_d_1_reg_467                 |  16|   0|   16|          0|
    |in_d_reg_158                   |  16|   0|   16|          0|
    |input_load_reg_497             |  16|   0|   16|          0|
    |next_mul2_reg_395              |  32|   0|   32|          0|
    |next_mul_reg_472               |  32|   0|   32|          0|
    |out_d_2_reg_403                |  16|   0|   16|          0|
    |out_d_reg_100                  |  16|   0|   16|          0|
    |out_h_2_reg_426                |  16|   0|   16|          0|
    |out_h_reg_123                  |  16|   0|   16|          0|
    |out_w_2_reg_449                |  16|   0|   16|          0|
    |out_w_reg_134                  |  16|   0|   16|          0|
    |output_addr_reg_459            |  12|   0|   12|          0|
    |output_load_1_reg_145          |  16|   0|   16|          0|
    |p_tmp_s_reg_482                |  15|   0|   15|          0|
    |phi_mul1_reg_111               |  32|   0|   32|          0|
    |phi_mul_reg_169                |  32|   0|   32|          0|
    |tmp1_reg_441                   |  32|   0|   32|          0|
    |tmp2_reg_477                   |  32|   0|   32|          0|
    |tmp3_reg_487                   |  32|   0|   32|          0|
    |tmp_15_reg_389                 |  16|   0|   32|         16|
    |tmp_23_reg_431                 |  16|   0|   32|         16|
    |tmp_24_reg_454                 |  16|   0|   32|         16|
    |tmp_4_reg_418                  |  15|   0|   15|          0|
    |tmp_7_reg_502                  |  15|   0|   15|          0|
    |tmp_reg_436                    |  32|   0|   32|          0|
    |tmp_s_reg_383                  |  16|   0|   32|         16|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 566|   0|  630|         64|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------+-----+-----+------------+------------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_depth        |  in |   16|   ap_none  |       input_depth      |    scalar    |
|input_height       |  in |   16|   ap_none  |      input_height      |    scalar    |
|input_width        |  in |   16|   ap_none  |       input_width      |    scalar    |
|input_r_address0   | out |   11|  ap_memory |         input_r        |     array    |
|input_r_ce0        | out |    1|  ap_memory |         input_r        |     array    |
|input_r_q0         |  in |   16|  ap_memory |         input_r        |     array    |
|output_depth       |  in |   16|   ap_none  |      output_depth      |    scalar    |
|output_r_address0  | out |   12|  ap_memory |        output_r        |     array    |
|output_r_ce0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_we0       | out |    1|  ap_memory |        output_r        |     array    |
|output_r_d0        | out |   16|  ap_memory |        output_r        |     array    |
+-------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
3 --> 
	4  / true
4 --> 
	5  / (!exitcond2)
	2  / (exitcond2)
5 --> 
	6  / true
6 --> 
	7  / (!exitcond1)
	4  / (exitcond1)
7 --> 
	8  / (!exitcond)
	13  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	7  / true
13 --> 
	6  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)" [layers_c/pointwise_conv2d.cpp:5]   --->   Operation 14 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)" [layers_c/pointwise_conv2d.cpp:5]   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)" [layers_c/pointwise_conv2d.cpp:5]   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%input_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_depth)" [layers_c/pointwise_conv2d.cpp:5]   --->   Operation 17 'read' 'input_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = zext i16 %input_height_read to i32" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 18 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_15 = zext i16 %input_width_read to i32" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 19 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 20 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%out_d = phi i16 [ 0, %0 ], [ %out_d_2, %.loopexit.loopexit ]"   --->   Operation 21 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ 0, %0 ], [ %next_mul2, %.loopexit.loopexit ]" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 22 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.55ns)   --->   "%next_mul2 = add i32 %phi_mul1, %tmp_s" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 23 'add' 'next_mul2' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (2.42ns)   --->   "%exitcond3 = icmp eq i16 %out_d, %output_depth_read" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 24 'icmp' 'exitcond3' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (2.07ns)   --->   "%out_d_2 = add i16 %out_d, 1" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 25 'add' 'out_d_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %4, label %.preheader4.preheader" [layers_c/pointwise_conv2d.cpp:16]   --->   Operation 26 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_22 = zext i16 %out_d to i64" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 27 'zext' 'tmp_22' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_1 = getelementptr [16 x i14]* @SeparableConv2D_3_b_s, i64 0, i64 %tmp_22" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 28 'getelementptr' 'SeparableConv2D_3_b_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_2 : Operation 29 [2/2] (3.25ns)   --->   "%SeparableConv2D_3_b_2 = load i14* %SeparableConv2D_3_b_1, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 29 'load' 'SeparableConv2D_3_b_2' <Predicate = (!exitcond3)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 30 'ret' <Predicate = (exitcond3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 31 [1/2] (3.25ns)   --->   "%SeparableConv2D_3_b_2 = load i14* %SeparableConv2D_3_b_1, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 31 'load' 'SeparableConv2D_3_b_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 14> <Depth = 16> <ROM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%SeparableConv2D_3_b_3 = sext i14 %SeparableConv2D_3_b_2 to i16" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 32 'sext' 'SeparableConv2D_3_b_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4 = sext i14 %SeparableConv2D_3_b_2 to i15" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 33 'sext' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader4" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 34 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 2.55>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%out_h = phi i16 [ 0, %.preheader4.preheader ], [ %out_h_2, %.preheader4.loopexit ]"   --->   Operation 35 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (2.42ns)   --->   "%exitcond2 = icmp eq i16 %out_h, %input_height_read" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 36 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (2.07ns)   --->   "%out_h_2 = add i16 %out_h, 1" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 37 'add' 'out_h_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %.preheader.preheader" [layers_c/pointwise_conv2d.cpp:17]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_23 = zext i16 %out_h to i32" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 39 'zext' 'tmp_23' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (2.55ns)   --->   "%tmp = add i32 %phi_mul1, %tmp_23" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 40 'add' 'tmp' <Predicate = (!exitcond2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 41 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 42 [1/1] (8.51ns)   --->   "%tmp1 = mul i32 %tmp, %tmp_15" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 42 'mul' 'tmp1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 43 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 2.55>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%out_w = phi i16 [ %out_w_2, %._crit_edge ], [ 0, %.preheader.preheader ]"   --->   Operation 44 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (2.42ns)   --->   "%exitcond1 = icmp eq i16 %out_w, %input_width_read" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 45 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (2.07ns)   --->   "%out_w_2 = add i16 %out_w, 1" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 46 'add' 'out_w_2' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.preheader4.loopexit, label %1" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_24 = zext i16 %out_w to i32" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 48 'zext' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (2.55ns)   --->   "%tmp_25 = add i32 %tmp1, %tmp_24" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 49 'add' 'tmp_25' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_26 = sext i32 %tmp_25 to i64" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 50 'sext' 'tmp_26' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [3136 x i16]* %output_r, i64 0, i64 %tmp_26" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 51 'getelementptr' 'output_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.76ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 52 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "br label %.preheader4"   --->   Operation 53 'br' <Predicate = (exitcond1)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%output_load_1 = phi i16 [ 0, %1 ], [ %tmp_34, %3 ]" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 54 'phi' 'output_load_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [1/1] (0.00ns)   --->   "%in_d = phi i16 [ 0, %1 ], [ %in_d_1, %3 ]"   --->   Operation 55 'phi' 'in_d' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ 0, %1 ], [ %next_mul, %3 ]" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 56 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (3.25ns)   --->   "store i16 %output_load_1, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 57 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_7 : Operation 58 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %in_d, %input_depth_read" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 58 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (2.07ns)   --->   "%in_d_1 = add i16 %in_d, 1" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 59 'add' 'in_d_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %._crit_edge, label %3" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 61 [1/1] (2.55ns)   --->   "%next_mul = add i32 %phi_mul, %tmp_s" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 61 'add' 'next_mul' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 62 [1/1] (2.55ns)   --->   "%tmp2 = add i32 %phi_mul, %tmp_23" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 62 'add' 'tmp2' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i16 %output_load_1 to i15" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 63 'trunc' 'tmp_5' <Predicate = (exitcond)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (2.07ns)   --->   "%tmp_27 = add i16 %SeparableConv2D_3_b_3, %output_load_1" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 64 'add' 'tmp_27' <Predicate = (exitcond)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (1.94ns)   --->   "%tmp_27_cast = add i15 %tmp_5, %tmp_4" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 65 'add' 'tmp_27_cast' <Predicate = (exitcond)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_27, i32 15)" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 66 'bitselect' 'tmp_6' <Predicate = (exitcond)> <Delay = 0.00>
ST_7 : Operation 67 [1/1] (0.75ns)   --->   "%p_tmp_s = select i1 %tmp_6, i15 0, i15 %tmp_27_cast" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 67 'select' 'p_tmp_s' <Predicate = (exitcond)> <Delay = 0.75> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 8.51>
ST_8 : Operation 68 [1/1] (8.51ns)   --->   "%tmp3 = mul i32 %tmp2, %tmp_15" [layers_c/pointwise_conv2d.cpp:19]   --->   Operation 68 'mul' 'tmp3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.80>
ST_9 : Operation 69 [1/1] (2.55ns)   --->   "%tmp_31 = add i32 %tmp3, %tmp_24" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 69 'add' 'tmp_31' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_32 = sext i32 %tmp_31 to i64" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 70 'sext' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1568 x i16]* %input_r, i64 0, i64 %tmp_32" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 71 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [2/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 72 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 73 [1/2] (3.25ns)   --->   "%input_load = load i16* %input_addr, align 2" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 73 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>

State 11 <SV = 10> <Delay = 6.38>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_33_cast = sext i16 %input_load to i29" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 74 'sext' 'tmp_33_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/1] (6.38ns) (root node of the DSP)   --->   "%tmp_33 = mul i29 %tmp_33_cast, -2651" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 75 'mul' 'tmp_33' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_7 = call i15 @_ssdm_op_PartSelect.i15.i29.i32.i32(i29 %tmp_33, i32 14, i32 28)" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 76 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.07>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8 = sext i15 %tmp_7 to i16" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 77 'sext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (2.07ns)   --->   "%tmp_34 = add i16 %output_load_1, %tmp_8" [layers_c/pointwise_conv2d.cpp:22]   --->   Operation 78 'add' 'tmp_34' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "br label %2" [layers_c/pointwise_conv2d.cpp:20]   --->   Operation 79 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 7> <Delay = 3.25>
ST_13 : Operation 80 [1/1] (0.00ns)   --->   "%p_tmp_cast = zext i15 %p_tmp_s to i16" [layers_c/pointwise_conv2d.cpp:30]   --->   Operation 80 'zext' 'p_tmp_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 81 [1/1] (3.25ns)   --->   "store i16 %p_tmp_cast, i16* %output_addr, align 2" [layers_c/pointwise_conv2d.cpp:27]   --->   Operation 81 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 784> <RAM>
ST_13 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/pointwise_conv2d.cpp:18]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ SeparableConv2D_3_b_s]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_depth_read     (read         ) [ 00111111111111]
input_width_read      (read         ) [ 00111111111111]
input_height_read     (read         ) [ 00111111111111]
input_depth_read      (read         ) [ 00111111111111]
tmp_s                 (zext         ) [ 00111111111111]
tmp_15                (zext         ) [ 00111111111111]
StgValue_20           (br           ) [ 01111111111111]
out_d                 (phi          ) [ 00100000000000]
phi_mul1              (phi          ) [ 00111111111111]
next_mul2             (add          ) [ 01111111111111]
exitcond3             (icmp         ) [ 00111111111111]
out_d_2               (add          ) [ 01111111111111]
StgValue_26           (br           ) [ 00000000000000]
tmp_22                (zext         ) [ 00000000000000]
SeparableConv2D_3_b_1 (getelementptr) [ 00010000000000]
StgValue_30           (ret          ) [ 00000000000000]
SeparableConv2D_3_b_2 (load         ) [ 00000000000000]
SeparableConv2D_3_b_3 (sext         ) [ 00001111111111]
tmp_4                 (sext         ) [ 00001111111111]
StgValue_34           (br           ) [ 00111111111111]
out_h                 (phi          ) [ 00001000000000]
exitcond2             (icmp         ) [ 00111111111111]
out_h_2               (add          ) [ 00111111111111]
StgValue_38           (br           ) [ 00000000000000]
tmp_23                (zext         ) [ 00000111111111]
tmp                   (add          ) [ 00000100000000]
StgValue_41           (br           ) [ 01111111111111]
tmp1                  (mul          ) [ 00000011111111]
StgValue_43           (br           ) [ 00111111111111]
out_w                 (phi          ) [ 00000010000000]
exitcond1             (icmp         ) [ 00111111111111]
out_w_2               (add          ) [ 00111111111111]
StgValue_47           (br           ) [ 00000000000000]
tmp_24                (zext         ) [ 00000001111110]
tmp_25                (add          ) [ 00000000000000]
tmp_26                (sext         ) [ 00000000000000]
output_addr           (getelementptr) [ 00000001111111]
StgValue_52           (br           ) [ 00111111111111]
StgValue_53           (br           ) [ 00111111111111]
output_load_1         (phi          ) [ 00000001111110]
in_d                  (phi          ) [ 00000001000000]
phi_mul               (phi          ) [ 00000001000000]
StgValue_57           (store        ) [ 00000000000000]
exitcond              (icmp         ) [ 00111111111111]
in_d_1                (add          ) [ 00111111111111]
StgValue_60           (br           ) [ 00000000000000]
next_mul              (add          ) [ 00111111111111]
tmp2                  (add          ) [ 00000000100000]
tmp_5                 (trunc        ) [ 00000000000000]
tmp_27                (add          ) [ 00000000000000]
tmp_27_cast           (add          ) [ 00000000000000]
tmp_6                 (bitselect    ) [ 00000000000000]
p_tmp_s               (select       ) [ 00000000000001]
tmp3                  (mul          ) [ 00000000010000]
tmp_31                (add          ) [ 00000000000000]
tmp_32                (sext         ) [ 00000000000000]
input_addr            (getelementptr) [ 00000000001000]
input_load            (load         ) [ 00000000000100]
tmp_33_cast           (sext         ) [ 00000000000000]
tmp_33                (mul          ) [ 00000000000000]
tmp_7                 (partselect   ) [ 00000000000010]
tmp_8                 (sext         ) [ 00000000000000]
tmp_34                (add          ) [ 00111111111111]
StgValue_79           (br           ) [ 00111111111111]
p_tmp_cast            (zext         ) [ 00000000000000]
StgValue_81           (store        ) [ 00000000000000]
StgValue_82           (br           ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_depth">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_depth"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_depth">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SeparableConv2D_3_b_s">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_3_b_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="output_depth_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="16" slack="0"/>
<pin id="40" dir="0" index="1" bw="16" slack="0"/>
<pin id="41" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="input_width_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="16" slack="0"/>
<pin id="46" dir="0" index="1" bw="16" slack="0"/>
<pin id="47" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="input_height_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="input_depth_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="16" slack="0"/>
<pin id="59" dir="1" index="2" bw="16" slack="6"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_depth_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="SeparableConv2D_3_b_1_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="14" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="16" slack="0"/>
<pin id="66" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SeparableConv2D_3_b_1/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="4" slack="0"/>
<pin id="71" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="SeparableConv2D_3_b_2/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="output_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/6 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="12" slack="1"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_57/7 StgValue_81/13 "/>
</bind>
</comp>

<comp id="87" class="1004" name="input_addr_gep_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="16" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="0" index="2" bw="32" slack="0"/>
<pin id="91" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_access_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="11" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="97" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="98" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/9 "/>
</bind>
</comp>

<comp id="100" class="1005" name="out_d_reg_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="1"/>
<pin id="102" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="104" class="1004" name="out_d_phi_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="1"/>
<pin id="106" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="phi_mul1_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="115" class="1004" name="phi_mul1_phi_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="1"/>
<pin id="117" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="118" dir="0" index="2" bw="32" slack="0"/>
<pin id="119" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="123" class="1005" name="out_h_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="16" slack="1"/>
<pin id="125" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="out_h_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="16" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/4 "/>
</bind>
</comp>

<comp id="134" class="1005" name="out_w_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="1"/>
<pin id="136" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="out_w_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="1" slack="1"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/6 "/>
</bind>
</comp>

<comp id="145" class="1005" name="output_load_1_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_load_1 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="output_load_1_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="1"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="16" slack="1"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="output_load_1/7 "/>
</bind>
</comp>

<comp id="158" class="1005" name="in_d_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="1"/>
<pin id="160" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="in_d (phireg) "/>
</bind>
</comp>

<comp id="162" class="1004" name="in_d_phi_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="1"/>
<pin id="164" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_d/7 "/>
</bind>
</comp>

<comp id="169" class="1005" name="phi_mul_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="1"/>
<pin id="171" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="phi_mul_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="1"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_s_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_15_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="next_mul2_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="16" slack="1"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="exitcond3_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="16" slack="1"/>
<pin id="196" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="out_d_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_22_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="SeparableConv2D_3_b_3_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="14" slack="0"/>
<pin id="211" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="SeparableConv2D_3_b_3/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_4_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="0"/>
<pin id="215" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="exitcond2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="3"/>
<pin id="220" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="out_h_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_2/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_23_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="2"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="tmp1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="0" index="1" bw="16" slack="4"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/5 "/>
</bind>
</comp>

<comp id="242" class="1004" name="exitcond1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="5"/>
<pin id="245" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="247" class="1004" name="out_w_2_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="16" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_2/6 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_24_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="16" slack="0"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/6 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_25_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="0" index="1" bw="16" slack="0"/>
<pin id="260" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/6 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_26_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26/6 "/>
</bind>
</comp>

<comp id="267" class="1004" name="exitcond_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="16" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="6"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="272" class="1004" name="in_d_1_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_d_1/7 "/>
</bind>
</comp>

<comp id="278" class="1004" name="next_mul_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="16" slack="6"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/7 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="3"/>
<pin id="286" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/7 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_5_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="16" slack="0"/>
<pin id="290" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_27_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="14" slack="4"/>
<pin id="294" dir="0" index="1" bw="16" slack="0"/>
<pin id="295" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/7 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_27_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="15" slack="0"/>
<pin id="299" dir="0" index="1" bw="14" slack="4"/>
<pin id="300" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27_cast/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="tmp_6_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="16" slack="0"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_tmp_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="15" slack="0"/>
<pin id="313" dir="0" index="2" bw="15" slack="0"/>
<pin id="314" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_tmp_s/7 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp3_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="0" index="1" bw="16" slack="7"/>
<pin id="321" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/8 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_31_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="1"/>
<pin id="324" dir="0" index="1" bw="16" slack="3"/>
<pin id="325" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_31/9 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_32_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32/9 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_33_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="1"/>
<pin id="333" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_33_cast/11 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_7_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="15" slack="0"/>
<pin id="336" dir="0" index="1" bw="29" slack="0"/>
<pin id="337" dir="0" index="2" bw="5" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/11 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_8_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="15" slack="1"/>
<pin id="345" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_8/12 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_34_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="5"/>
<pin id="348" dir="0" index="1" bw="15" slack="0"/>
<pin id="349" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/12 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_tmp_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="15" slack="1"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_tmp_cast/13 "/>
</bind>
</comp>

<comp id="356" class="1007" name="tmp_33_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="29" slack="0"/>
<pin id="359" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_33/11 "/>
</bind>
</comp>

<comp id="363" class="1005" name="output_depth_read_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="368" class="1005" name="input_width_read_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="5"/>
<pin id="370" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="input_width_read "/>
</bind>
</comp>

<comp id="373" class="1005" name="input_height_read_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="3"/>
<pin id="375" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="input_height_read "/>
</bind>
</comp>

<comp id="378" class="1005" name="input_depth_read_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="6"/>
<pin id="380" dir="1" index="1" bw="16" slack="6"/>
</pin_list>
<bind>
<opset="input_depth_read "/>
</bind>
</comp>

<comp id="383" class="1005" name="tmp_s_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_15_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="4"/>
<pin id="391" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="395" class="1005" name="next_mul2_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="403" class="1005" name="out_d_2_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="0"/>
<pin id="405" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_d_2 "/>
</bind>
</comp>

<comp id="408" class="1005" name="SeparableConv2D_3_b_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="1"/>
<pin id="410" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_b_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="SeparableConv2D_3_b_3_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="4"/>
<pin id="415" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="SeparableConv2D_3_b_3 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_4_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="15" slack="4"/>
<pin id="420" dir="1" index="1" bw="15" slack="4"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="426" class="1005" name="out_h_2_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_h_2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="tmp_23_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="3"/>
<pin id="433" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="436" class="1005" name="tmp_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="1"/>
<pin id="438" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="441" class="1005" name="tmp1_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="32" slack="1"/>
<pin id="443" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="out_w_2_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="out_w_2 "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_24_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="3"/>
<pin id="456" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="459" class="1005" name="output_addr_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="1"/>
<pin id="461" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="467" class="1005" name="in_d_1_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="16" slack="0"/>
<pin id="469" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="in_d_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="next_mul_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="0"/>
<pin id="474" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp2_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="32" slack="1"/>
<pin id="479" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp2 "/>
</bind>
</comp>

<comp id="482" class="1005" name="p_tmp_s_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="15" slack="1"/>
<pin id="484" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="p_tmp_s "/>
</bind>
</comp>

<comp id="487" class="1005" name="tmp3_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="1"/>
<pin id="489" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="492" class="1005" name="input_addr_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="11" slack="1"/>
<pin id="494" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="497" class="1005" name="input_load_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="16" slack="1"/>
<pin id="499" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="502" class="1005" name="tmp_7_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="15" slack="1"/>
<pin id="504" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="507" class="1005" name="tmp_34_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="1"/>
<pin id="509" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_34 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="14" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="22" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="92"><net_src comp="6" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="93"><net_src comp="22" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="99"><net_src comp="87" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="110"><net_src comp="100" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="111" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="115" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="134" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="145" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="149" pin="4"/><net_sink comp="82" pin=1"/></net>

<net id="157"><net_src comp="149" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="158" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="169" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="183"><net_src comp="50" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="44" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="115" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="104" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="104" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="20" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="104" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="212"><net_src comp="69" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="69" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="127" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="127" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="127" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="111" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="246"><net_src comp="138" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="138" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="138" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="261"><net_src comp="253" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="265"><net_src comp="257" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="271"><net_src comp="162" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="162" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="20" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="173" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="173" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="149" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="149" pin="4"/><net_sink comp="292" pin=1"/></net>

<net id="301"><net_src comp="288" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="24" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="292" pin="2"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="302" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="28" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="297" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="329"><net_src comp="322" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="340"><net_src comp="32" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="34" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="342"><net_src comp="36" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="145" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="343" pin="1"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="360"><net_src comp="331" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="30" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="356" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="366"><net_src comp="38" pin="2"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="371"><net_src comp="44" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="376"><net_src comp="50" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="381"><net_src comp="56" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="386"><net_src comp="180" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="392"><net_src comp="184" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="394"><net_src comp="389" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="398"><net_src comp="188" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="406"><net_src comp="198" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="411"><net_src comp="62" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="416"><net_src comp="209" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="421"><net_src comp="213" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="429"><net_src comp="222" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="434"><net_src comp="228" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="439"><net_src comp="232" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="444"><net_src comp="238" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="452"><net_src comp="247" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="457"><net_src comp="253" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="462"><net_src comp="75" pin="3"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="470"><net_src comp="272" pin="2"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="475"><net_src comp="278" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="480"><net_src comp="283" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="485"><net_src comp="310" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="490"><net_src comp="318" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="495"><net_src comp="87" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="500"><net_src comp="94" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="505"><net_src comp="334" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="510"><net_src comp="346" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="149" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: output_r | {7 13 }
	Port: SeparableConv2D_3_b_s | {}
 - Input state : 
	Port: pointwise_conv2d_fix.2 : input_depth | {1 }
	Port: pointwise_conv2d_fix.2 : input_height | {1 }
	Port: pointwise_conv2d_fix.2 : input_width | {1 }
	Port: pointwise_conv2d_fix.2 : input_r | {9 10 }
	Port: pointwise_conv2d_fix.2 : output_depth | {1 }
	Port: pointwise_conv2d_fix.2 : output_r | {}
	Port: pointwise_conv2d_fix.2 : SeparableConv2D_3_b_s | {2 3 }
  - Chain level:
	State 1
	State 2
		next_mul2 : 1
		exitcond3 : 1
		out_d_2 : 1
		StgValue_26 : 2
		tmp_22 : 1
		SeparableConv2D_3_b_1 : 2
		SeparableConv2D_3_b_2 : 3
	State 3
		SeparableConv2D_3_b_3 : 1
		tmp_4 : 1
	State 4
		exitcond2 : 1
		out_h_2 : 1
		StgValue_38 : 2
		tmp_23 : 1
		tmp : 2
	State 5
	State 6
		exitcond1 : 1
		out_w_2 : 1
		StgValue_47 : 2
		tmp_24 : 1
		tmp_25 : 2
		tmp_26 : 3
		output_addr : 4
	State 7
		StgValue_57 : 1
		exitcond : 1
		in_d_1 : 1
		StgValue_60 : 2
		next_mul : 1
		tmp2 : 1
		tmp_5 : 1
		tmp_27 : 1
		tmp_27_cast : 2
		tmp_6 : 2
		p_tmp_s : 3
	State 8
	State 9
		tmp_32 : 1
		input_addr : 2
		input_load : 3
	State 10
	State 11
		tmp_33 : 1
		tmp_7 : 2
	State 12
		tmp_34 : 1
	State 13
		StgValue_81 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          |       next_mul2_fu_188       |    0    |    0    |    39   |
|          |        out_d_2_fu_198        |    0    |    0    |    23   |
|          |        out_h_2_fu_222        |    0    |    0    |    23   |
|          |          tmp_fu_232          |    0    |    0    |    39   |
|          |        out_w_2_fu_247        |    0    |    0    |    23   |
|          |         tmp_25_fu_257        |    0    |    0    |    39   |
|    add   |         in_d_1_fu_272        |    0    |    0    |    23   |
|          |        next_mul_fu_278       |    0    |    0    |    39   |
|          |          tmp2_fu_283         |    0    |    0    |    39   |
|          |         tmp_27_fu_292        |    0    |    0    |    23   |
|          |      tmp_27_cast_fu_297      |    0    |    0    |    21   |
|          |         tmp_31_fu_322        |    0    |    0    |    39   |
|          |         tmp_34_fu_346        |    0    |    0    |    23   |
|----------|------------------------------|---------|---------|---------|
|          |       exitcond3_fu_193       |    0    |    0    |    13   |
|   icmp   |       exitcond2_fu_217       |    0    |    0    |    13   |
|          |       exitcond1_fu_242       |    0    |    0    |    13   |
|          |        exitcond_fu_267       |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|
|          |          tmp1_fu_238         |    2    |    0    |    20   |
|    mul   |          tmp3_fu_318         |    2    |    0    |    20   |
|          |         tmp_33_fu_356        |    1    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  select  |        p_tmp_s_fu_310        |    0    |    0    |    15   |
|----------|------------------------------|---------|---------|---------|
|          | output_depth_read_read_fu_38 |    0    |    0    |    0    |
|   read   |  input_width_read_read_fu_44 |    0    |    0    |    0    |
|          | input_height_read_read_fu_50 |    0    |    0    |    0    |
|          |  input_depth_read_read_fu_56 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |         tmp_s_fu_180         |    0    |    0    |    0    |
|          |         tmp_15_fu_184        |    0    |    0    |    0    |
|   zext   |         tmp_22_fu_204        |    0    |    0    |    0    |
|          |         tmp_23_fu_228        |    0    |    0    |    0    |
|          |         tmp_24_fu_253        |    0    |    0    |    0    |
|          |       p_tmp_cast_fu_352      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          | SeparableConv2D_3_b_3_fu_209 |    0    |    0    |    0    |
|          |         tmp_4_fu_213         |    0    |    0    |    0    |
|   sext   |         tmp_26_fu_262        |    0    |    0    |    0    |
|          |         tmp_32_fu_326        |    0    |    0    |    0    |
|          |      tmp_33_cast_fu_331      |    0    |    0    |    0    |
|          |         tmp_8_fu_343         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_5_fu_288         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|         tmp_6_fu_302         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|         tmp_7_fu_334         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    5    |    0    |   500   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|SeparableConv2D_3_b_1_reg_408|    4   |
|SeparableConv2D_3_b_3_reg_413|   16   |
|        in_d_1_reg_467       |   16   |
|         in_d_reg_158        |   16   |
|      input_addr_reg_492     |   11   |
|   input_depth_read_reg_378  |   16   |
|  input_height_read_reg_373  |   16   |
|      input_load_reg_497     |   16   |
|   input_width_read_reg_368  |   16   |
|      next_mul2_reg_395      |   32   |
|       next_mul_reg_472      |   32   |
|       out_d_2_reg_403       |   16   |
|        out_d_reg_100        |   16   |
|       out_h_2_reg_426       |   16   |
|        out_h_reg_123        |   16   |
|       out_w_2_reg_449       |   16   |
|        out_w_reg_134        |   16   |
|     output_addr_reg_459     |   12   |
|  output_depth_read_reg_363  |   16   |
|    output_load_1_reg_145    |   16   |
|       p_tmp_s_reg_482       |   15   |
|       phi_mul1_reg_111      |   32   |
|       phi_mul_reg_169       |   32   |
|         tmp1_reg_441        |   32   |
|         tmp2_reg_477        |   32   |
|         tmp3_reg_487        |   32   |
|        tmp_15_reg_389       |   32   |
|        tmp_23_reg_431       |   32   |
|        tmp_24_reg_454       |   32   |
|        tmp_34_reg_507       |   16   |
|        tmp_4_reg_418        |   15   |
|        tmp_7_reg_502        |   15   |
|         tmp_reg_436         |   32   |
|        tmp_s_reg_383        |   32   |
+-----------------------------+--------+
|            Total            |   712  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_69   |  p0  |   2  |   4  |    8   ||    9    |
|    grp_access_fu_82   |  p1  |   2  |  16  |   32   ||    9    |
|    grp_access_fu_94   |  p0  |   2  |  11  |   22   ||    9    |
|    phi_mul1_reg_111   |  p0  |   2  |  32  |   64   ||    9    |
| output_load_1_reg_145 |  p0  |   2  |  16  |   32   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   158  ||  8.845  ||    45   |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |    0   |   500  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   45   |
|  Register |    -   |    -   |   712  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    8   |   712  |   545  |
+-----------+--------+--------+--------+--------+
