WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000003 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Warmup complete CPU 0 instructions: 5000003 cycles: 1250089 cumulative IPC: 4 (Simulation time: 00 hr 00 min 19 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 10149000 heartbeat IPC: 0.9853 cumulative IPC: 0.5619 (Simulation time: 00 hr 01 min 19 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 8898913 cumulative IPC: 0.5619 (Simulation time: 00 hr 01 min 19 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 8898913 cumulative IPC: 0.5619 (Simulation time: 00 hr 01 min 19 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/GemsFDTD_716B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.5619 instructions: 5000001 cycles: 8898913
CPU 0 Branch Prediction Accuracy: 88.88% MPKI: 9.111 Average ROB Occupancy at Mispredict: 127.2
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0386
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.62
BRANCH_DIRECT_CALL: 0.0008
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 4.45

LLC TOTAL        ACCESS:     130662 HIT:      55012 MISS:      75650
LLC LOAD         ACCESS:      82630 HIT:      26636 MISS:      55994
LLC RFO          ACCESS:      12668 HIT:       2794 MISS:       9874
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      25458 HIT:      25352 MISS:        106
LLC TRANSLATION  ACCESS:       9906 HIT:        230 MISS:       9676
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 826.6 cycles
cpu0_DTLB TOTAL        ACCESS:    1070593 HIT:    1006068 MISS:      64525
cpu0_DTLB LOAD         ACCESS:    1070593 HIT:    1006068 MISS:      64525
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 183.2 cycles
cpu0_ITLB TOTAL        ACCESS:        186 HIT:        160 MISS:         26
cpu0_ITLB LOAD         ACCESS:        186 HIT:        160 MISS:         26
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 59.73 cycles
cpu0_L1D TOTAL        ACCESS:    1352712 HIT:    1056605 MISS:     296107
cpu0_L1D LOAD         ACCESS:     837385 HIT:     586118 MISS:     251267
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     500008 HIT:     468419 MISS:      31589
cpu0_L1D TRANSLATION  ACCESS:      15319 HIT:       2068 MISS:      13251
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 215.1 cycles
cpu0_L1I TOTAL        ACCESS:        242 HIT:         30 MISS:        212
cpu0_L1I LOAD         ACCESS:        242 HIT:         30 MISS:        212
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 674.5 cycles
cpu0_L2C TOTAL        ACCESS:     239136 HIT:     133924 MISS:     105212
cpu0_L2C LOAD         ACCESS:     162009 HIT:      79378 MISS:      82631
cpu0_L2C RFO          ACCESS:      12728 HIT:         60 MISS:      12668
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      51209 HIT:      51202 MISS:          7
cpu0_L2C TRANSLATION  ACCESS:      13190 HIT:       3284 MISS:       9906
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 615.1 cycles
cpu0_STLB TOTAL        ACCESS:      48199 HIT:      36948 MISS:      11251
cpu0_STLB LOAD         ACCESS:      48199 HIT:      36948 MISS:      11251
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1141 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      22725
  ROW_BUFFER_MISS:      52810
 AVG DBUS CONGESTED CYCLE: 3.917
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        625
  FULL:      27930
