// Seed: 4208602825
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input wire id_4,
    input tri id_5,
    input tri id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply1 id_9,
    output wire id_10,
    input uwire id_11
);
  assign id_10 = id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd65
) (
    input wand id_0,
    input wand id_1,
    input tri1 id_2,
    input wand _id_3,
    input supply1 id_4,
    output tri0 id_5,
    input wor id_6
);
  logic [1 : -1] id_8;
  ;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_2,
      id_6,
      id_0,
      id_1,
      id_1,
      id_2,
      id_6,
      id_5,
      id_2
  );
  logic [id_3 : id_3] id_9;
  wand id_10 = id_9 ? -1 : 1'h0 ? id_0 : 1;
  tri id_11 = -1 ? 1 / 1 : 1'd0 ? id_8 : -1 ? id_2 : 1'h0;
endmodule
