// Seed: 3313307358
module module_0 #(
    parameter id_10 = 32'd86
) (
    output tri id_0,
    output wire id_1,
    output tri1 id_2,
    input wire id_3,
    output supply1 id_4,
    output tri1 id_5,
    input supply1 id_6,
    output supply0 id_7
);
  wire [1 : ""] id_9;
  assign module_1.id_0 = 0;
  logic [1 : -1] _id_10;
  wire id_11;
  assign id_0 = 1 ? 1 - 1 : (1);
  logic [-1 : id_10] id_12;
  logic id_13, id_14;
  wire id_15, id_16, id_17, id_18, id_19;
endmodule
module module_1 #(
    parameter id_0 = 32'd16
) (
    input  tri  _id_0,
    input  tri1 id_1,
    output tri  id_2
);
  wire [-1 : id_0] id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_1,
      id_2
  );
endmodule
