
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003590                       # Number of seconds simulated
sim_ticks                                  3589621485                       # Number of ticks simulated
final_tick                               533160965739                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 336554                       # Simulator instruction rate (inst/s)
host_op_rate                                   435504                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 304793                       # Simulator tick rate (ticks/s)
host_mem_usage                               16919584                       # Number of bytes of host memory used
host_seconds                                 11777.25                       # Real time elapsed on the host
sim_insts                                  3963679371                       # Number of instructions simulated
sim_ops                                    5129038819                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       364672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       280448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       394240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       144640                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1204864                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       247680                       # Number of bytes written to this memory
system.physmem.bytes_written::total            247680                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2849                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2191                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3080                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1130                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9413                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1935                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1935                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1461993                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    101590656                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1497651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     78127457                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1426334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    109827736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1426334                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     40293942                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               335652103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1461993                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1497651                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1426334                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1426334                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5812312                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          68998918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               68998918                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          68998918                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1461993                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    101590656                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1497651                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     78127457                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1426334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    109827736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1426334                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     40293942                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              404651021                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8608206                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085886                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2533412                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206472                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1245691                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1191028                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299486                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8805                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3317967                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16794782                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085886                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1490514                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3594393                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1037218                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        728244                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1633134                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92685                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8468221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.433819                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.321512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4873828     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354273      4.18%     61.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          333464      3.94%     65.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315726      3.73%     69.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260003      3.07%     72.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          188802      2.23%     74.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          134954      1.59%     76.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209375      2.47%     78.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1797796     21.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8468221                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.358482                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951020                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3474336                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       694068                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3434262                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41796                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        823756                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       496353                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3876                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19965299                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10483                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        823756                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3658150                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         338525                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        72481                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3285514                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       289792                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19363805                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           51                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        157008                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        81665                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     26858327                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90201069                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90201069                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10063149                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3541                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1833                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           709047                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897449                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1014082                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23748                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       413414                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18043074                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3446                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14607343                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23087                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5709450                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17443606                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          194                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8468221                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.724960                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841866                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2989956     35.31%     35.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1712024     20.22%     55.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1352421     15.97%     71.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       816003      9.64%     81.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       835935      9.87%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379855      4.49%     95.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244952      2.89%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66859      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70216      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8468221                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63987     58.18%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21521     19.57%     77.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24478     22.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12014763     82.25%     82.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200557      1.37%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1542908     10.56%     94.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       847521      5.80%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14607343                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.696909                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109986                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007530                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37815978                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23756193                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14234831                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14717329                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45584                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665086                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          478                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       232113                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           83                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        823756                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         251796                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14021                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18046521                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        84470                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897449                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1014082                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1825                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9590                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1394                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122239                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116533                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238772                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14365767                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1465222                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       241574                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2299453                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2018376                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            834231                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.668846                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14245364                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14234831                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201772                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24906305                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.653635                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369456                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5808092                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3252                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       205586                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7644465                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.601053                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.116397                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3055245     39.97%     39.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2049236     26.81%     66.77% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850658     11.13%     77.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       429175      5.61%     83.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450566      5.89%     89.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       226119      2.96%     92.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154990      2.03%     94.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89493      1.17%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338983      4.43%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7644465                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014327                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232358                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009335                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338983                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25352609                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36918856                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4290                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 139985                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.860821                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.860821                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.161682                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.161682                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64934524                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19482530                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18730110                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8608206                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3074107                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2677776                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201518                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1532321                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1483192                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          216468                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6278                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3741643                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17049494                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3074107                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1699660                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3613534                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         937250                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        380581                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1839898                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96004                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8470245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.322921                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4856711     57.34%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          645244      7.62%     64.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320700      3.79%     68.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          233928      2.76%     71.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          197335      2.33%     73.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          167299      1.98%     75.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59193      0.70%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          212388      2.51%     79.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1777447     20.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8470245                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.357114                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.980609                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3876198                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       354695                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3490391                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17520                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        731437                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340337                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3073                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19079370                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4680                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        731437                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4037351                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         156331                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43290                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3345279                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       156553                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18480238                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77432                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        65717                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24506538                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84173463                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84173463                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16116201                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8390280                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2314                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1225                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           396970                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2809892                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       645624                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8111                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       210685                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17394626                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2319                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14832930                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19579                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4991672                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13631313                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          101                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8470245                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.751181                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.858792                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3016131     35.61%     35.61% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1809981     21.37%     56.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       920064     10.86%     67.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1069955     12.63%     80.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       802517      9.47%     89.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       514225      6.07%     96.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220695      2.61%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65823      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        50854      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8470245                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63149     72.98%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13535     15.64%     88.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9842     11.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11655894     78.58%     78.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119072      0.80%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1085      0.01%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2521062     17.00%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       535817      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14832930                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.723115                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86526                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005833                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38242205                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22388730                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14324746                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14919456                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24300                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       782094                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          112                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          119                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       168378                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        731437                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          87339                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7864                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17396945                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67077                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2809892                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       645624                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1213                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           43                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          119                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       101833                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119575                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221408                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14514078                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2413232                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318847                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2935052                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2174164                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            521820                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.686075                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14351243                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14324746                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8632660                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21325402                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.664080                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404806                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10792262                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12283628                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5113401                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2218                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199627                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7738808                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.587276                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.295710                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3596582     46.47%     46.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1659582     21.44%     67.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       898390     11.61%     79.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       328816      4.25%     83.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       283103      3.66%     87.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125680      1.62%     89.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       305850      3.95%     93.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81534      1.05%     94.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       459271      5.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7738808                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10792262                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12283628                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2505041                       # Number of memory references committed
system.switch_cpus1.commit.loads              2027795                       # Number of loads committed
system.switch_cpus1.commit.membars               1102                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1920273                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10730133                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167818                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       459271                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24676462                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35526488                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4041                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 137961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10792262                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12283628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10792262                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.797628                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.797628                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.253718                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.253718                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67170845                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18823450                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19652754                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2216                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8608206                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3127185                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2536597                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213527                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1314237                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1234292                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          333161                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9207                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3279646                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17244027                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3127185                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1567453                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3641403                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1121789                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        591677                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1614862                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        98921                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8416064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.525927                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.323919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4774661     56.73%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          227616      2.70%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          259733      3.09%     62.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          473857      5.63%     68.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          214026      2.54%     70.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          328509      3.90%     74.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          178064      2.12%     76.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          154105      1.83%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1805493     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8416064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363280                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.003208                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3461291                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       543105                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3475122                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35276                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        901267                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       532651                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2069                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20528421                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4770                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        901267                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3649736                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         146183                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       138636                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3317665                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       262570                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19726791                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         4378                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        140567                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        76894                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          431                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27625418                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     91894649                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     91894649                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16991771                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10633588                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4250                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2602                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           675448                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1836853                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       940208                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13786                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       304217                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18530376                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4248                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14924068                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29097                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6254726                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18720562                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          891                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8416064                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.773284                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.921970                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2950149     35.05%     35.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1783585     21.19%     56.25% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1217594     14.47%     70.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       842378     10.01%     80.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       704868      8.38%     89.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381571      4.53%     93.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       374848      4.45%     98.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        86822      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74249      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8416064                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108125     76.64%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.64% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15087     10.69%     87.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        17867     12.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12441836     83.37%     83.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211214      1.42%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1644      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1488377      9.97%     94.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       780997      5.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14924068                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.733702                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             141080                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009453                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38434376                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24789502                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14490624                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15065148                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29378                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       716020                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          222                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       237810                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        901267                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          57682                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8902                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18534627                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        66048                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1836853                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       940208                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2574                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6348                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       126219                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       122438                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248657                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14641506                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1388978                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       282561                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2139598                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2073366                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            750620                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.700878                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14502273                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14490624                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9483149                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26603811                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.683350                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356458                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9959368                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12232069                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6302584                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3357                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216319                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7514797                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.627731                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.160390                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2972951     39.56%     39.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2043043     27.19%     66.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       838634     11.16%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       418841      5.57%     83.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       427084      5.68%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       168434      2.24%     91.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       183652      2.44%     93.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94447      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       367711      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7514797                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9959368                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12232069                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1823231                       # Number of memory references committed
system.switch_cpus2.commit.loads              1120833                       # Number of loads committed
system.switch_cpus2.commit.membars               1670                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1758599                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11020119                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       248886                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       367711                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25681570                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37971413                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5099                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 192142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9959368                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12232069                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9959368                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.864333                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.864333                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.156962                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.156962                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        65827690                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20030608                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18993224                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3348                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  14                       # Number of system calls
system.switch_cpus3.numCycles                 8608206                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3185777                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2594550                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       215178                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1304986                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1242861                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          336651                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9585                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3338590                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17381070                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3185777                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1579512                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3854714                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1107300                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        480629                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           26                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1635816                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        87572                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8564106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.510975                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.324527                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4709392     54.99%     54.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          398616      4.65%     59.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          398430      4.65%     64.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          496241      5.79%     70.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          153695      1.79%     71.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          193648      2.26%     74.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          162780      1.90%     76.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          150075      1.75%     77.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1901229     22.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8564106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.370086                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.019128                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3501483                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       452800                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3685553                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        34406                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        889857                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       539988                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          305                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      20730019                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1782                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        889857                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3660006                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          53403                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       216301                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3559104                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       185428                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20015763                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        114653                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        50287                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28092421                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     93265551                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     93265551                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17465519                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10626767                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3709                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1975                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           508904                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1855142                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       962676                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8941                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       347710                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          18820775                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3726                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15158108                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        30844                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6266880                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18937968                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          184                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8564106                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.769958                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.906128                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      3035205     35.44%     35.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1765255     20.61%     56.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1217077     14.21%     70.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       832509      9.72%     79.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       812695      9.49%     89.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       398691      4.66%     94.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       372269      4.35%     98.48% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        59917      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        70488      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8564106                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          95837     75.66%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     75.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16013     12.64%     88.30% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        14818     11.70%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12671687     83.60%     83.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       189796      1.25%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1732      0.01%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1500089      9.90%     94.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       794804      5.24%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15158108                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.760890                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             126668                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008356                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39037833                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25091505                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14737365                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15284776                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        19152                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       715093                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       238922                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        889857                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          29903                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         4597                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     18824505                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        40050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1855142                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       962676                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1960                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          3580                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129951                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       121804                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       251755                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14898388                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1401618                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       259719                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2171016                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2128597                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            769398                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.730719                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14754488                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14737365                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9572292                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27008315                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.712014                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.354420                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10159399                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12523532                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6300925                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3542                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216770                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7674249                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.631890                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.161057                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      3019100     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2095991     27.31%     66.65% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       851335     11.09%     77.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       462856      6.03%     83.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       408497      5.32%     89.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       167431      2.18%     91.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       188533      2.46%     93.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       110086      1.43%     95.17% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       370420      4.83%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7674249                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10159399                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12523532                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1863781                       # Number of memory references committed
system.switch_cpus3.commit.loads              1140038                       # Number of loads committed
system.switch_cpus3.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1817438                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11273602                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       258829                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       370420                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26128104                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           38539658                       # The number of ROB writes
system.switch_cpus3.timesIdled                   2192                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                  44100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10159399                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12523532                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10159399                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.847314                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.847314                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.180199                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.180199                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66873990                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20482486                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19142355                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3536                       # number of misc regfile writes
system.l2.replacements                           9416                       # number of replacements
system.l2.tagsinuse                       8188.095031                       # Cycle average of tags in use
system.l2.total_refs                           415746                       # Total number of references to valid blocks.
system.l2.sampled_refs                          17603                       # Sample count of references to valid blocks.
system.l2.avg_refs                          23.617906                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            61.223207                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     24.867612                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1202.727029                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     24.638472                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    967.945359                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     28.032139                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1171.767766                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     25.918625                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    484.359374                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1365.590483                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           1019.356778                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1115.967150                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            695.701038                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007474                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003036                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.146817                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003008                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.118157                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003422                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.143038                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.003164                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.059126                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.166698                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.124433                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.136226                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.084924                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999523                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7528                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3461                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4371                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2828                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18198                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3827                       # number of Writeback hits
system.l2.Writeback_hits::total                  3827                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           62                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           42                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   176                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7576                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3485                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4433                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2870                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18374                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7576                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3485                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4433                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2870                       # number of overall hits
system.l2.overall_hits::total                   18374                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2849                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2191                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3080                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1130                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9413                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2849                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2191                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3080                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1130                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9413                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2849                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2191                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3080                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1130                       # number of overall misses
system.l2.overall_misses::total                  9413                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1786558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    140455903                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1884050                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    102378329                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      1807738                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    140061627                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2211062                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     51995311                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       442580578                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1786558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    140455903                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1884050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    102378329                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      1807738                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    140061627                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2211062                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     51995311                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        442580578                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1786558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    140455903                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1884050                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    102378329                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      1807738                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    140061627                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2211062                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     51995311                       # number of overall miss cycles
system.l2.overall_miss_latency::total       442580578                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10377                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5652                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7451                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3958                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               27611                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3827                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3827                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           42                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               176                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10425                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5676                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7513                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4000                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27787                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10425                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5676                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7513                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4000                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27787                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.274549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.387650                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.909091                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.413367                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.285498                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.340915                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.273285                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.386011                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.909091                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.409956                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.282500                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.338756                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.273285                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.386011                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.909091                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.409956                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.282500                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.338756                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 43574.585366                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 49300.071253                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 44858.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 46726.759014                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 45193.450000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45474.554221                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 55276.550000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46013.549558                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 47018.015298                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 43574.585366                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 49300.071253                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 44858.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 46726.759014                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 45193.450000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45474.554221                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 55276.550000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46013.549558                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 47018.015298                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 43574.585366                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 49300.071253                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 44858.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 46726.759014                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 45193.450000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45474.554221                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 55276.550000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46013.549558                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 47018.015298                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1935                       # number of writebacks
system.l2.writebacks::total                      1935                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2849                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2191                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3080                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1130                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9413                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2849                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2191                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3080                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1130                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9413                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2849                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2191                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3080                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1130                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9413                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1553617                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    124217377                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1641043                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     89695962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1581421                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    122339364                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1987750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     45483553                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    388500087                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1553617                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    124217377                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1641043                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     89695962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1581421                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    122339364                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1987750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     45483553                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    388500087                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1553617                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    124217377                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1641043                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     89695962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1581421                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    122339364                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1987750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     45483553                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    388500087                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.274549                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.387650                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.909091                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.413367                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.285498                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.340915                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.273285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.386011                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.909091                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.409956                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.282500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.338756                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.273285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.386011                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.909091                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.409956                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.282500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.338756                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 37893.097561                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 43600.342927                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39072.452381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40938.366956                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 39535.525000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39720.572727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 49693.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40250.931858                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41272.717200                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 37893.097561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 43600.342927                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39072.452381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40938.366956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 39535.525000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39720.572727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 49693.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40250.931858                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41272.717200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 37893.097561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 43600.342927                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39072.452381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40938.366956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 39535.525000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39720.572727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 49693.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40250.931858                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41272.717200                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               576.769598                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001641771                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1718081.939966                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.348106                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   538.421492                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061455                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.862855                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.924310                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1633077                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1633077                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1633077                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1633077                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1633077                       # number of overall hits
system.cpu0.icache.overall_hits::total        1633077                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           57                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           57                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           57                       # number of overall misses
system.cpu0.icache.overall_misses::total           57                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2843509                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2843509                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2843509                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2843509                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2843509                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2843509                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1633134                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1633134                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1633134                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1633134                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1633134                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1633134                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000035                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 49886.122807                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 49886.122807                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 49886.122807                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 49886.122807                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 49886.122807                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 49886.122807                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           15                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           15                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2156428                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2156428                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2156428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2156428                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2156428                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2156428                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51343.523810                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51343.523810                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51343.523810                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51343.523810                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51343.523810                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51343.523810                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10425                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174373625                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10681                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16325.589832                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.190209                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.809791                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.899181                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.100819                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1128896                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1128896                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778487                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1714                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1714                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1907383                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1907383                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1907383                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1907383                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37188                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37188                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          158                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37346                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37346                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37346                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37346                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1227270040                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1227270040                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4788213                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4788213                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1232058253                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1232058253                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1232058253                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1232058253                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1166084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1166084                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1714                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1944729                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1944729                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1944729                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1944729                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031891                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031891                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000203                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019204                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019204                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019204                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019204                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 33001.775842                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 33001.775842                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 30305.145570                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 30305.145570                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32990.367188                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32990.367188                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32990.367188                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32990.367188                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1164                       # number of writebacks
system.cpu0.dcache.writebacks::total             1164                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26811                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26921                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26921                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26921                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26921                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10377                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10377                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10425                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10425                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10425                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    219967669                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    219967669                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1013836                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1013836                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    220981505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    220981505                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    220981505                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    220981505                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008899                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008899                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005361                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005361                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005361                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005361                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 21197.616749                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 21197.616749                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 21121.583333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21121.583333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 21197.266667                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21197.266667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 21197.266667                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21197.266667                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     5                       # number of replacements
system.cpu1.icache.tagsinuse               555.561179                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913281154                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619292.826241                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.312820                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.248358                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066206                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824116                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.890322                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1839845                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1839845                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1839845                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1839845                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1839845                       # number of overall hits
system.cpu1.icache.overall_hits::total        1839845                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2720998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2720998                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2720998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2720998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2720998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2720998                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1839898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1839898                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1839898                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1839898                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1839898                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1839898                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000029                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000029                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000029                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000029                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 51339.584906                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 51339.584906                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 51339.584906                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 51339.584906                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 51339.584906                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 51339.584906                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            7                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            7                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2366173                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2366173                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2366173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2366173                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2366173                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2366173                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 51438.543478                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 51438.543478                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 51438.543478                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 51438.543478                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 51438.543478                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 51438.543478                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5676                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206879979                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5932                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34875.249326                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.389841                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.610159                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.802304                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.197696                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2194322                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2194322                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       474893                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        474893                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1190                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1190                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1108                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1108                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2669215                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2669215                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2669215                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2669215                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        18968                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        18968                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19040                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19040                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19040                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19040                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    780573842                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    780573842                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2376414                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2376414                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    782950256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    782950256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    782950256                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    782950256                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2213290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2213290                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       474965                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       474965                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1108                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2688255                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2688255                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2688255                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2688255                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008570                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008570                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000152                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007083                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007083                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007083                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007083                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 41152.142661                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 41152.142661                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 33005.750000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 33005.750000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 41121.336975                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 41121.336975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 41121.336975                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41121.336975                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          818                       # number of writebacks
system.cpu1.dcache.writebacks::total              818                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13316                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13316                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13364                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13364                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13364                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13364                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5652                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5652                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5676                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5676                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5676                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    139562851                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    139562851                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       540162                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       540162                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    140103013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    140103013                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    140103013                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    140103013                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002554                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24692.648797                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24692.648797                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22506.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22506.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24683.406096                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24683.406096                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24683.406096                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24683.406096                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               512.527278                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006659052                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1950889.635659                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    40.527278                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.064948                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.821358                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1614806                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1614806                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1614806                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1614806                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1614806                       # number of overall hits
system.cpu2.icache.overall_hits::total        1614806                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2762683                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2762683                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2762683                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2762683                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2762683                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2762683                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1614862                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1614862                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1614862                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1614862                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1614862                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1614862                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 49333.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 49333.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 49333.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 49333.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 49333.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 49333.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           44                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           44                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2189957                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2189957                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2189957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2189957                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2189957                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2189957                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 49771.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 49771.750000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 49771.750000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 49771.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 49771.750000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 49771.750000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7513                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165341202                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7769                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21282.172995                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.018109                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.981891                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.886789                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.113211                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1082779                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1082779                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       698738                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        698738                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2493                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2493                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1674                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1674                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1781517                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1781517                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1781517                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1781517                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14844                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14844                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          238                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          238                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15082                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15082                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15082                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15082                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    523025722                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    523025722                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      9601340                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      9601340                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    532627062                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    532627062                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    532627062                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    532627062                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1097623                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1097623                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       698976                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       698976                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2493                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1674                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1796599                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1796599                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1796599                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1796599                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013524                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013524                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000340                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000340                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008395                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008395                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008395                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008395                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35234.823632                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35234.823632                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 40341.764706                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 40341.764706                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35315.413208                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35315.413208                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35315.413208                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35315.413208                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          986                       # number of writebacks
system.cpu2.dcache.writebacks::total              986                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7393                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7393                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          176                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          176                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7569                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7569                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7569                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7569                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7451                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7451                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           62                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7513                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7513                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7513                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7513                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    191098679                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    191098679                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1783912                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1783912                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    192882591                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    192882591                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    192882591                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    192882591                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006788                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006788                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004182                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004182                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004182                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004182                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25647.386794                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25647.386794                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 28772.774194                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 28772.774194                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25673.178624                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25673.178624                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25673.178624                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25673.178624                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               507.030162                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1007968510                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1980291.768173                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.030162                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          468                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062548                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.750000                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.812548                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1635762                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1635762                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1635762                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1635762                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1635762                       # number of overall hits
system.cpu3.icache.overall_hits::total        1635762                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3198302                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3198302                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3198302                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3198302                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3198302                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3198302                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1635816                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1635816                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1635816                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1635816                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1635816                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1635816                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000033                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59227.814815                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59227.814815                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59227.814815                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59227.814815                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59227.814815                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59227.814815                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           13                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           13                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2530564                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2530564                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2530564                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2530564                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2530564                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2530564                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 61721.073171                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 61721.073171                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 61721.073171                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 61721.073171                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 61721.073171                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 61721.073171                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4000                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148895300                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4256                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              34984.797932                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   223.206964                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    32.793036                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.871902                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.128098                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1097979                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1097979                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       719917                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        719917                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1897                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1897                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1768                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1768                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1817896                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1817896                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1817896                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1817896                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         7964                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         7964                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          172                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          172                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8136                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8136                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8136                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8136                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    255096247                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    255096247                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6505746                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6505746                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    261601993                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    261601993                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    261601993                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    261601993                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1105943                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1105943                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       720089                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       720089                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1897                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1826032                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1826032                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1826032                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1826032                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.007201                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.007201                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000239                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000239                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.004456                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.004456                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.004456                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.004456                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 32031.171145                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 32031.171145                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 37824.104651                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 37824.104651                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 32153.637291                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 32153.637291                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 32153.637291                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 32153.637291                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          859                       # number of writebacks
system.cpu3.dcache.writebacks::total              859                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         4006                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         4006                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          130                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         4136                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         4136                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         4136                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         4136                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3958                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3958                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           42                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4000                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4000                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4000                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4000                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     85927663                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     85927663                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1235492                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1235492                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     87163155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     87163155                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     87163155                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     87163155                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003579                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003579                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002191                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002191                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002191                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002191                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 21709.869378                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 21709.869378                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 29416.476190                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 29416.476190                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 21790.788750                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 21790.788750                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 21790.788750                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 21790.788750                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
