# The endmodule Project
Open Source Verilog Modules released under a [CC0 License](https://github.com/SagarDevAchar/endmodule/blob/main/LICENSE)

## Table of Contents

| Name | Contributor | Created On | Last Updated |
|---|---|---|---|
| [n-Bit Ripple Carry Adder](https://github.com/SagarDevAchar/endmodule/tree/main/MODULES/n-Bit%20Ripple%20Carry%20Adder) | [SagarDevAchar](https://github.com/SagarDevAchar) | 12 Nov 2022 | 20 Nov 2022 | 
| [m-Operand Fast Adder](https://github.com/SagarDevAchar/endmodule/tree/main/MODULES/m-Operand%20Fast%20Adder) | [SagarDevAchar](https://github.com/SagarDevAchar) | 14 Nov 2022 | 20 Nov 2022 |

