<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Proyec_32_f.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sim_visuali_tec_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Sim_visuali_tec_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Sim_visuali_tec_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sim_visuali_tec_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Teclas.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Teclas.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Teclas.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Teclas.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Visualizar_tecla.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Visualizar_tecla.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Visualizar_tecla.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Visualizar_tecla.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Visualizar_tecla.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Visualizar_tecla.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Visualizar_tecla.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Visualizar_tecla.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Visualizar_tecla.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Visualizar_tecla.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Visualizar_tecla.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Visualizar_tecla.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Visualizar_tecla.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Visualizar_tecla.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Visualizar_tecla.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Visualizar_tecla.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Visualizar_tecla.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Visualizar_tecla.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Visualizar_tecla.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Visualizar_tecla.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Visualizar_tecla_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Visualizar_tecla_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Visualizar_tecla_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Visualizar_tecla_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Visualizar_tecla_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Visualizar_tecla_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Visualizar_tecla_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Visualizar_tecla_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Visualizar_tecla_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Visualizar_tecla_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Visualizar_tecla_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Visualizar_tecla_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Visualizar_tecla_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Visualizar_tecla_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Visualizar_tecla_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contador_variab.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="contador_variab.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="contador_variab.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="contador_variab.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="contador_variab_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="fsm_senal.vhi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="visualizar_tecla.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="visualizar_tecla.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="visualizar_tecla.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1486390369" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1486390369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486432503" xil_pn:in_ck="6125414114961644959" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1486432503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ContadorBinario.vhd"/>
      <outfile xil_pn:name="Sim_visuali_tec.vhd"/>
      <outfile xil_pn:name="Teclas.vhd"/>
      <outfile xil_pn:name="Visualizar_tecla.vhd"/>
      <outfile xil_pn:name="conta_vari_modi.vhd"/>
      <outfile xil_pn:name="div_fre.vhd"/>
      <outfile xil_pn:name="fsm_senal.vhd"/>
      <outfile xil_pn:name="registro_desplazamiento.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1486432165" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5202864209367976278" xil_pn:start_ts="1486432165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486432165" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4308511816107853876" xil_pn:start_ts="1486432165">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486390369" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3894812329409831271" xil_pn:start_ts="1486390369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486432503" xil_pn:in_ck="6125414114961644959" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1486432503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ContadorBinario.vhd"/>
      <outfile xil_pn:name="Sim_visuali_tec.vhd"/>
      <outfile xil_pn:name="Teclas.vhd"/>
      <outfile xil_pn:name="Visualizar_tecla.vhd"/>
      <outfile xil_pn:name="conta_vari_modi.vhd"/>
      <outfile xil_pn:name="div_fre.vhd"/>
      <outfile xil_pn:name="fsm_senal.vhd"/>
      <outfile xil_pn:name="registro_desplazamiento.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1486432515" xil_pn:in_ck="6125414114961644959" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="345671555079043996" xil_pn:start_ts="1486432503">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sim_visuali_tec_beh.prj"/>
      <outfile xil_pn:name="Sim_visuali_tec_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1486432517" xil_pn:in_ck="7644927880376533295" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7188019820450566217" xil_pn:start_ts="1486432515">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Sim_visuali_tec_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1486424863" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1486424863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486424863" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4395411640119671821" xil_pn:start_ts="1486424863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486424863" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3894812329409831271" xil_pn:start_ts="1486424863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486424863" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1486424863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486424863" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2644207327017346965" xil_pn:start_ts="1486424863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486424863" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1486424863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486424863" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8476188447040895837" xil_pn:start_ts="1486424863">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486447476" xil_pn:in_ck="-2299105534776011249" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="4474701406491113184" xil_pn:start_ts="1486447449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Visualizar_tecla.lso"/>
      <outfile xil_pn:name="Visualizar_tecla.ngc"/>
      <outfile xil_pn:name="Visualizar_tecla.ngr"/>
      <outfile xil_pn:name="Visualizar_tecla.prj"/>
      <outfile xil_pn:name="Visualizar_tecla.stx"/>
      <outfile xil_pn:name="Visualizar_tecla.syr"/>
      <outfile xil_pn:name="Visualizar_tecla.xst"/>
      <outfile xil_pn:name="Visualizar_tecla_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1486074376" xil_pn:in_ck="-4149634981249102757" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-6389851184925226454" xil_pn:start_ts="1486074376">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1486401137" xil_pn:in_ck="326634145850281651" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5502715435659607700" xil_pn:start_ts="1486401123">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Visualizar_tecla.bld"/>
      <outfile xil_pn:name="Visualizar_tecla.ngd"/>
      <outfile xil_pn:name="Visualizar_tecla_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1486401189" xil_pn:in_ck="1880787380959646388" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1486401137">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Visualizar_tecla.pcf"/>
      <outfile xil_pn:name="Visualizar_tecla_map.map"/>
      <outfile xil_pn:name="Visualizar_tecla_map.mrp"/>
      <outfile xil_pn:name="Visualizar_tecla_map.ncd"/>
      <outfile xil_pn:name="Visualizar_tecla_map.ngm"/>
      <outfile xil_pn:name="Visualizar_tecla_map.xrpt"/>
      <outfile xil_pn:name="Visualizar_tecla_summary.xml"/>
      <outfile xil_pn:name="Visualizar_tecla_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1486401243" xil_pn:in_ck="3992298517495515725" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1486401189">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Visualizar_tecla.ncd"/>
      <outfile xil_pn:name="Visualizar_tecla.pad"/>
      <outfile xil_pn:name="Visualizar_tecla.par"/>
      <outfile xil_pn:name="Visualizar_tecla.ptwx"/>
      <outfile xil_pn:name="Visualizar_tecla.unroutes"/>
      <outfile xil_pn:name="Visualizar_tecla.xpi"/>
      <outfile xil_pn:name="Visualizar_tecla_pad.csv"/>
      <outfile xil_pn:name="Visualizar_tecla_pad.txt"/>
      <outfile xil_pn:name="Visualizar_tecla_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1486401292" xil_pn:in_ck="-6076008822401719851" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1486401243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Visualizar_tecla.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="visualizar_tecla.bgn"/>
      <outfile xil_pn:name="visualizar_tecla.bit"/>
      <outfile xil_pn:name="visualizar_tecla.drc"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1486401313" xil_pn:in_ck="-4484004661342192705" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="-6383737364629502382" xil_pn:start_ts="1486401312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1486401243" xil_pn:in_ck="-353254842671431120" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1486401221">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="Visualizar_tecla.twr"/>
      <outfile xil_pn:name="Visualizar_tecla.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
