#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jan 14 13:13:06 2025
# Process ID: 34278
# Current directory: /home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj
# Command line: vivado -mode batch -notrace -source vivado_update_prj.tcl
# Log file: /home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado.log
# Journal file: /home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado.jou
# Running On: Sure-Hope-It-Does, OS: Linux, CPU Frequency: 3077.217 MHz, CPU Physical cores: 16, Host memory: 32919 MB
#-----------------------------------------------------------
source vivado_update_prj.tcl -notrace
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/ipcore'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/ipcore/adi/library'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1647.742 ; gain = 364.715 ; free physical = 4297 ; free virtual = 23083
Reading block design file </home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - sys_ps7
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_main
Adding component instance block -- analog.com:user:util_i2c_mixer:1.0 - sys_i2c_mixer
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - sys_concat_intc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_rstgen
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - sys_200m_rstgen
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - sys_logic_inv
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - sys_audio_clkgen
Adding component instance block -- analog.com:user:axi_i2s_adi:1.0 - axi_i2s_adi
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_fmc
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_cpu_interconnect
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m01_regslice
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m13_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - m14_regslice
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- analog.com:user:axi_ad9361:1.0 - axi_ad9361
Adding component instance block -- analog.com:user:util_tdd_sync:1.0 - util_ad9361_tdd_sync
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - util_ad9361_divclk_sel_concat
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_ad9361_divclk_sel
Adding component instance block -- analog.com:user:util_clkdiv:1.0 - util_ad9361_divclk
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - util_ad9361_divclk_reset
Adding component instance block -- analog.com:user:util_wfifo:1.0 - util_ad9361_adc_fifo
Adding component instance block -- analog.com:user:util_cpack2:1.0 - util_ad9361_adc_pack
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_adc_dma
Adding component instance block -- analog.com:user:util_rfifo:1.0 - axi_ad9361_dac_fifo
Adding component instance block -- analog.com:user:util_upack2:1.0 - util_ad9361_dac_upack
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_ad9361_dac_dma
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_hp1_interconnect
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - axi_hp2_interconnect
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - const_intr_concat_gnd
Adding component instance block -- mathworks.com:user:util_mw_dac_reg:1.0 - dac_latch
Adding component instance block -- mathworks.com:user:util_mw_bypass_user_logic:1.0 - bypass_tx
Adding component instance block -- mathworks.com:user:util_mw_bypass_user_logic:1.0 - bypass_rx
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_dma_mm2s_cpu_ic
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_dma_s2mm_cpu_ic
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - s00_regslice
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_register_slice:2.1 - auto_rs_w
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_dma_mm2s
Adding component instance block -- analog.com:user:axi_dmac:1.0 - axi_dma_s2mm
Adding component instance block -- mathworks.com:user:util_mw_gpio_mux:1.0 - gpio_mux_0
Adding component instance block -- mathworks.com:user:util_mw_clkconstr:1.0 - util_mw_clkconstr
Adding component instance block -- mathworks.com:user:util_mw_led_driver:1.0 - led_driver
Adding component instance block -- user.org:ip:HDL_Chirp_ip:1.0 - HDL_Chirp_ip_0
Successfully read diagram <system> from block design file </home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/system.bd>
Deleting orphan net /const_gnd_ad9361_dac_data
WARNING: [BD 5-236] No ports matched 'get_bd_ports GPLEDs'
WARNING: [BD 5-236] No ports matched 'get_bd_ports DIPSwitches'
WARNING: [BD 5-236] No ports matched 'get_bd_ports PushButtons'
WARNING: [BD 41-2670] Found an incomplete address path from address space '/sys_ps7/Data' to master interface '/axi_cpu_interconnect/M02_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/sys_ps7/Data' to master interface '/axi_cpu_interconnect/M03_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/sys_ps7/Data' to master interface '/axi_cpu_interconnect/M04_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 41-2670] Found an incomplete address path from address space '/sys_ps7/Data' to master interface '/axi_cpu_interconnect/M05_AXI'. Please either complete or remove this path to resolve.
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_cpu_interconnect/xbar/M02_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_cpu_interconnect/xbar/M03_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_cpu_interconnect/xbar/M04_AXI'
WARNING: [BD 5-699] No address segments matched 'get_bd_addr_segs -addressables -of_objects /axi_cpu_interconnect/xbar/M05_AXI'
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
WARNING: [#UNDEF] When using EMIO pins for SPI_1 tie SSIN High in the PL bitstream
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/axi_hp1_interconnect/S00_AXI' to master interface '/axi_hp1_interconnect/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp1_interconnect_0: SmartConnect system_axi_hp1_interconnect_0 is in High-performance Mode.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/axi_hp2_interconnect/S00_AXI' to master interface '/axi_hp2_interconnect/M00_AXI'. This will be used by smartconnect on path for routing.
INFO: [xilinx.com:ip:smartconnect:1.0-1] system_axi_hp2_interconnect_0: SmartConnect system_axi_hp2_interconnect_0 is in High-performance Mode.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /sys_audio_clkgen clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1915.617 ; gain = 120.750 ; free physical = 4136 ; free virtual = 22903
Wrote  : </home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/system.bd> 
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado_prj.gen/sources_1/bd/system/synth/system.v
Verilog Output written to : /home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado_prj.gen/sources_1/bd/system/sim/system.v
Verilog Output written to : /home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado_prj.gen/sources_1/bd/system/hdl/system_wrapper.v
INFO: [Project 1-1716] Could not find the wrapper file /home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system_wrapper.v, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file /home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado_prj.gen/sources_1/bd/system/hdl/system_wrapper.v, adding it to Project
INFO: [Project 1-1716] Could not find the wrapper file /home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system_wrapper.vhd, checking in project .gen location instead.
INFO: [Vivado 12-12390] Found file /home/daniel/Documents/MATLAB/Examples/R2024b/xilinxzynqbasedradio/HWSWCoDesignWithAXI4StreamUsingAnalogDevicesAD9361AD9364Example/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/hdl/system_wrapper.vhd, adding it to Project
INFO: [Common 17-206] Exiting Vivado at Tue Jan 14 13:13:29 2025...
