{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1572872870195 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1572872870205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 04 15:07:49 2019 " "Processing started: Mon Nov 04 15:07:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1572872870205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572872870205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off counter -c counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off counter -c counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572872870205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1572872871075 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1572872871075 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ACT_LED act_led counter.v(6) " "Verilog HDL Declaration information at counter.v(6): object \"ACT_LED\" differs only in case from object \"act_led\" in the same scope" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1572872884565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572872884565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572872884565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572872884575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572872884575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff.v 3 3 " "Found 3 design units, including 3 entities, in source file dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff " "Found entity 1: _dff" {  } { { "dff.v" "" { Text "C:/Users/bachv/dev/counter_IV/dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572872884585 ""} { "Info" "ISGN_ENTITY_NAME" "2 _dffdash " "Found entity 2: _dffdash" {  } { { "dff.v" "" { Text "C:/Users/bachv/dev/counter_IV/dff.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572872884585 ""} { "Info" "ISGN_ENTITY_NAME" "3 _dff2 " "Found entity 3: _dff2" {  } { { "dff.v" "" { Text "C:/Users/bachv/dev/counter_IV/dff.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572872884585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572872884585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clksel.v 1 1 " "Found 1 design units, including 1 entities, in source file clksel.v" { { "Info" "ISGN_ENTITY_NAME" "1 clksel " "Found entity 1: clksel" {  } { { "clksel.v" "" { Text "C:/Users/bachv/dev/counter_IV/clksel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572872884585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572872884585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gray.v 1 1 " "Found 1 design units, including 1 entities, in source file gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 gray_encoder " "Found entity 1: gray_encoder" {  } { { "gray.v" "" { Text "C:/Users/bachv/dev/counter_IV/gray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1572872884595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572872884595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RST counter.v(35) " "Verilog HDL Implicit Net warning at counter.v(35): created implicit net for \"RST\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572872884595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pattern_2AA counter.v(36) " "Verilog HDL Implicit Net warning at counter.v(36): created implicit net for \"pattern_2AA\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572872884595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pattern_155 counter.v(37) " "Verilog HDL Implicit Net warning at counter.v(37): created implicit net for \"pattern_155\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572872884595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "shr_1 counter.v(38) " "Verilog HDL Implicit Net warning at counter.v(38): created implicit net for \"shr_1\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572872884595 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_1 counter.v(39) " "Verilog HDL Implicit Net warning at counter.v(39): created implicit net for \"sub_1\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572872884595 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1572872884645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gray_encoder gray_encoder:encode " "Elaborating entity \"gray_encoder\" for hierarchy \"gray_encoder:encode\"" {  } { { "counter.v" "encode" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572872884645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debouncers\[0\].BTTNS " "Elaborating entity \"debounce\" for hierarchy \"debounce:debouncers\[0\].BTTNS\"" {  } { { "counter.v" "debouncers\[0\].BTTNS" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572872884655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 debounce.v(35) " "Verilog HDL assignment warning at debounce.v(35): truncated value with size 32 to match size of target (16)" {  } { { "debounce.v" "" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1572872884655 "|counter|debounce:BTTNCLKSEL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dffdash debounce:debouncers\[0\].BTTNS\|_dffdash:dff0 " "Elaborating entity \"_dffdash\" for hierarchy \"debounce:debouncers\[0\].BTTNS\|_dffdash:dff0\"" {  } { { "debounce.v" "dff0" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572872884655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff debounce:debouncers\[0\].BTTNS\|_dff:dff1 " "Elaborating entity \"_dff\" for hierarchy \"debounce:debouncers\[0\].BTTNS\|_dff:dff1\"" {  } { { "debounce.v" "dff1" { Text "C:/Users/bachv/dev/counter_IV/debounce.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572872884655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clksel clksel:selector " "Elaborating entity \"clksel\" for hierarchy \"clksel:selector\"" {  } { { "counter.v" "selector" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572872884675 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clksel:selector\|OUTCLK~0 " "Found clock multiplexer clksel:selector\|OUTCLK~0" {  } { { "clksel.v" "" { Text "C:/Users/bachv/dev/counter_IV/clksel.v" 4 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1572872884985 "|counter|clksel:selector|OUTCLK~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1572872884985 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_cnt\[0\] led_cnt\[0\]~_emulated led_cnt\[0\]~1 " "Register \"led_cnt\[0\]\" is converted into an equivalent circuit using register \"led_cnt\[0\]~_emulated\" and latch \"led_cnt\[0\]~1\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572872885255 "|counter|led_cnt[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_cnt\[1\] led_cnt\[1\]~_emulated led_cnt\[1\]~5 " "Register \"led_cnt\[1\]\" is converted into an equivalent circuit using register \"led_cnt\[1\]~_emulated\" and latch \"led_cnt\[1\]~5\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572872885255 "|counter|led_cnt[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_cnt\[2\] led_cnt\[2\]~_emulated led_cnt\[0\]~1 " "Register \"led_cnt\[2\]\" is converted into an equivalent circuit using register \"led_cnt\[2\]~_emulated\" and latch \"led_cnt\[0\]~1\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572872885255 "|counter|led_cnt[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_cnt\[3\] led_cnt\[3\]~_emulated led_cnt\[1\]~5 " "Register \"led_cnt\[3\]\" is converted into an equivalent circuit using register \"led_cnt\[3\]~_emulated\" and latch \"led_cnt\[1\]~5\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572872885255 "|counter|led_cnt[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_cnt\[4\] led_cnt\[4\]~_emulated led_cnt\[0\]~1 " "Register \"led_cnt\[4\]\" is converted into an equivalent circuit using register \"led_cnt\[4\]~_emulated\" and latch \"led_cnt\[0\]~1\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572872885255 "|counter|led_cnt[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_cnt\[5\] led_cnt\[5\]~_emulated led_cnt\[1\]~5 " "Register \"led_cnt\[5\]\" is converted into an equivalent circuit using register \"led_cnt\[5\]~_emulated\" and latch \"led_cnt\[1\]~5\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572872885255 "|counter|led_cnt[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_cnt\[6\] led_cnt\[6\]~_emulated led_cnt\[0\]~1 " "Register \"led_cnt\[6\]\" is converted into an equivalent circuit using register \"led_cnt\[6\]~_emulated\" and latch \"led_cnt\[0\]~1\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572872885255 "|counter|led_cnt[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_cnt\[7\] led_cnt\[7\]~_emulated led_cnt\[1\]~5 " "Register \"led_cnt\[7\]\" is converted into an equivalent circuit using register \"led_cnt\[7\]~_emulated\" and latch \"led_cnt\[1\]~5\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572872885255 "|counter|led_cnt[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_cnt\[8\] led_cnt\[8\]~_emulated led_cnt\[0\]~1 " "Register \"led_cnt\[8\]\" is converted into an equivalent circuit using register \"led_cnt\[8\]~_emulated\" and latch \"led_cnt\[0\]~1\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572872885255 "|counter|led_cnt[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "led_cnt\[9\] led_cnt\[9\]~_emulated led_cnt\[1\]~5 " "Register \"led_cnt\[9\]\" is converted into an equivalent circuit using register \"led_cnt\[9\]~_emulated\" and latch \"led_cnt\[1\]~5\"" {  } { { "counter.v" "" { Text "C:/Users/bachv/dev/counter_IV/counter.v" 71 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1572872885255 "|counter|led_cnt[9]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1572872885255 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1572872885395 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1572872885825 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bachv/dev/counter_IV/output_files/counter.map.smsg " "Generated suppressed messages file C:/Users/bachv/dev/counter_IV/output_files/counter.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1572872885875 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1572872886035 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1572872886035 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "279 " "Implemented 279 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1572872886135 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1572872886135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "249 " "Implemented 249 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1572872886135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1572872886135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1572872886185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 04 15:08:06 2019 " "Processing ended: Mon Nov 04 15:08:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1572872886185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1572872886185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1572872886185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1572872886185 ""}
