#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 15 18:03:19 2019
# Process ID: 11664
# Current directory: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/synth_1
# Command line: vivado.exe -log main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl
# Log file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/synth_1/main.vds
# Journal file: C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: synth_design -top main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 305.105 ; gain = 96.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/main.vhd:11]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/UART.vhd:5' bound to instance 'Inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/main.vhd:170]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/UART.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (1#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/UART.vhd:13]
INFO: [Synth 8-3491] module 'frequenzmessung' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Frequenzmessung.vhd:6' bound to instance 'Inst_Frequenzmessung' of component 'frequenzmessung' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/main.vhd:178]
INFO: [Synth 8-638] synthesizing module 'frequenzmessung' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Frequenzmessung.vhd:11]
INFO: [Synth 8-3491] module 'ring' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Ring.vhd:6' bound to instance 'ringosz' of component 'ring' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Frequenzmessung.vhd:24]
INFO: [Synth 8-638] synthesizing module 'ring' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Ring.vhd:10]
INFO: [Synth 8-3491] module 'Inverter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator/ring_oscillator.srcs/sources_1/new/Inverter.vhd:4' bound to instance 'inv1' of component 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Ring.vhd:25]
INFO: [Synth 8-638] synthesizing module 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator/ring_oscillator.srcs/sources_1/new/Inverter.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Inverter' (2#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator/ring_oscillator.srcs/sources_1/new/Inverter.vhd:9]
INFO: [Synth 8-3491] module 'Inverter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator/ring_oscillator.srcs/sources_1/new/Inverter.vhd:4' bound to instance 'inv1' of component 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Ring.vhd:30]
INFO: [Synth 8-3491] module 'Inverter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator/ring_oscillator.srcs/sources_1/new/Inverter.vhd:4' bound to instance 'inv1' of component 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Ring.vhd:30]
INFO: [Synth 8-3491] module 'Inverter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator/ring_oscillator.srcs/sources_1/new/Inverter.vhd:4' bound to instance 'inv1' of component 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Ring.vhd:30]
INFO: [Synth 8-3491] module 'Inverter' declared at 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/ring_oscillator/ring_oscillator.srcs/sources_1/new/Inverter.vhd:4' bound to instance 'inv1' of component 'Inverter' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Ring.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'ring' (3#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Ring.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'frequenzmessung' (4#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Frequenzmessung.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'main' (5#1) [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/main.vhd:11]
WARNING: [Synth 8-3331] design frequenzmessung has unconnected port uhr_mess
WARNING: [Synth 8-3331] design main has unconnected port BTN[4]
WARNING: [Synth 8-3331] design main has unconnected port BTN[3]
WARNING: [Synth 8-3331] design main has unconnected port BTN[2]
WARNING: [Synth 8-3331] design main has unconnected port BTN[1]
WARNING: [Synth 8-3331] design main has unconnected port BTN[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 342.430 ; gain = 133.602
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 342.430 ; gain = 133.602
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc]
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[0].inve1.inv1/aus_i'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[0].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[5].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[6].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[0].inve1.inv1/ein'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[5].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/GEN_INV[6].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/b_5'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Inst_Frequenzmessung/ringosz/b_6'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:59]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus}]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus_inferred__0_i_1'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:60]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus_inferred__0_i_1}]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus_inferred__0_i_1__0'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:61]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus_inferred__0_i_1__0}]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__1'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:62]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__1}]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__2'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:63]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__2}]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-180] No cells matched 'Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__3'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:64]
WARNING: [Vivado 12-1023] No nets matched for command 'get_nets -of_objects [get_cells {Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0_i_1__3}]'. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 640.027 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[1].inve1.inv1 /aus_i. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 30).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[2].inve1.inv1 /aus_i. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 31).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[3].inve1.inv1 /aus_i. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 32).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[4].inve1.inv1 /aus_i. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 33).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[1].inve1.inv1 /aus. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 36).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[2].inve1.inv1 /aus. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 37).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[3].inve1.inv1 /aus. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 38).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[4].inve1.inv1 /aus. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 39).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[1].inve1.inv1 /ein. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 44).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[2].inve1.inv1 /ein. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 45).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[3].inve1.inv1 /ein. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 46).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/\GEN_INV[4].inve1.inv1 /ein. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 47).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/uhr_ring. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 51).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/b_1. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 52).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/b_2. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 53).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/b_3. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 54).
Applied set_property DONT_TOUCH = true for Inst_Frequenzmessung/ringosz/b_4. (constraint file  C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/constrs_1/new/cons.xdc, line 55).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "READY" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "txState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "bitIndex" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'sendStr_reg[22][7:0]' into 'sendStr_reg[12][7:0]' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/main.vhd:138]
INFO: [Synth 8-4471] merging register 'sendStr_reg[25][7:0]' into 'sendStr_reg[24][7:0]' [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/main.vhd:138]
INFO: [Synth 8-802] inferred FSM for state register 'uartState_reg' in module 'main'
INFO: [Synth 8-5544] ROM "strIndex" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sendStr[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "strEnd" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sendStr[8]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sendStr[0]" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "uartState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 rst_reg |                              000 |                              000
             ld_init_str |                              001 |                              001
               send_char |                              010 |                              010
                 rdy_low |                              011 |                              011
                wait_rdy |                              100 |                              100
                wait_btn |                              101 |                              101
              ld_btn_str |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uartState_reg' using encoding 'sequential' in module 'main'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	               31 Bit    Registers := 1     
	               27 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 26    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Registers : 
	               31 Bit    Registers := 1     
	                8 Bit    Registers := 26    
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     31 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
	   7 Input      1 Bit        Muxes := 1     
Module UART_TX_CTRL 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module frequenzmessung 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     64 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "out90" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "out100" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Inst_UART_TX_CTRL/txState" won't be mapped to RAM because address size (31) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design main has unconnected port BTN[4]
WARNING: [Synth 8-3331] design main has unconnected port BTN[3]
WARNING: [Synth 8-3331] design main has unconnected port BTN[2]
WARNING: [Synth 8-3331] design main has unconnected port BTN[1]
WARNING: [Synth 8-3331] design main has unconnected port BTN[0]
INFO: [Synth 8-3886] merging instance 'strEnd_reg[0]' (FDSE) to 'strEnd_reg[3]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[1]' (FDSE) to 'strEnd_reg[4]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[2]' (FDRE) to 'strEnd_reg[5]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\strEnd_reg[3] )
INFO: [Synth 8-3886] merging instance 'strEnd_reg[5]' (FDRE) to 'strEnd_reg[6]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[6]' (FDRE) to 'strEnd_reg[7]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[7]' (FDRE) to 'strEnd_reg[8]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[8]' (FDRE) to 'strEnd_reg[9]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[9]' (FDRE) to 'strEnd_reg[10]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[10]' (FDRE) to 'strEnd_reg[11]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[11]' (FDRE) to 'strEnd_reg[12]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[12]' (FDRE) to 'strEnd_reg[13]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[13]' (FDRE) to 'strEnd_reg[14]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[14]' (FDRE) to 'strEnd_reg[15]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[15]' (FDRE) to 'strEnd_reg[16]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[16]' (FDRE) to 'strEnd_reg[17]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[17]' (FDRE) to 'strEnd_reg[18]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[18]' (FDRE) to 'strEnd_reg[19]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[19]' (FDRE) to 'strEnd_reg[20]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[20]' (FDRE) to 'strEnd_reg[21]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[21]' (FDRE) to 'strEnd_reg[22]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[22]' (FDRE) to 'strEnd_reg[23]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[23]' (FDRE) to 'strEnd_reg[24]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[24]' (FDRE) to 'strEnd_reg[25]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[25]' (FDRE) to 'strEnd_reg[26]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[26]' (FDRE) to 'strEnd_reg[27]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[27]' (FDRE) to 'strEnd_reg[28]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[28]' (FDRE) to 'strEnd_reg[29]'
INFO: [Synth 8-3886] merging instance 'strEnd_reg[29]' (FDRE) to 'strEnd_reg[30]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\strEnd_reg[30] )
INFO: [Synth 8-3886] merging instance 'sendStr_reg[26][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[24][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[23][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[21][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[20][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[19][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[18][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[17][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[16][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[15][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[14][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[13][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[12][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[11][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[10][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[9][7]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[8][7]' (FDRE) to 'sendStr_reg[8][6]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[26][6]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[24][6]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[23][6]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[21][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[20][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[19][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[18][6]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[17][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[16][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[15][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[14][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[13][6]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[12][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[11][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[10][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[9][6]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[8][6]' (FDRE) to 'sendStr_reg[8][4]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[26][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[24][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[23][5]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[21][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[20][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[19][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[18][5]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[17][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[16][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[15][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[14][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[13][5]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[12][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[11][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[10][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[9][5]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[26][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[24][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[23][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[21][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[20][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[19][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[18][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[17][4]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[16][4]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[15][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[14][4]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[13][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[12][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[11][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[10][4]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[9][4]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[8][4]' (FDRE) to 'sendStr_reg[8][2]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[26][3]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[24][3]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[23][3]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[21][3]' (FDSE) to 'sendStr_reg[26][0]'
INFO: [Synth 8-3886] merging instance 'sendStr_reg[20][3]' (FDRE) to 'sendStr_reg[26][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[10][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sendStr_reg[9][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sendStr_reg[8][0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Inst_UART_TX_CTRL/txData_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Inst_UART_TX_CTRL/txData_reg[0] )
WARNING: [Synth 8-3332] Sequential element (sendStr_reg[8][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (Inst_UART_TX_CTRL/txData_reg[9]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (Inst_UART_TX_CTRL/txData_reg[0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (strEnd_reg[30]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (strEnd_reg[3]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (sendStr_reg[10][0]) is unused and will be removed from module main.
WARNING: [Synth 8-3332] Sequential element (sendStr_reg[9][0]) is unused and will be removed from module main.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus /O (INV)
     1: \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus /I (INV)
      : \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/ein_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/ein_inferred__0 /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/ein_inferred /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/ein_inferred /in0
      : \Inst_Frequenzmessung/ringosz/b_3_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/b_3_inferred__0 /in0
      : \Inst_Frequenzmessung/ringosz/b_3_inferred /out
      : \Inst_Frequenzmessung/ringosz/b_3_inferred /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__1 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__1 /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus_inferred__0 /in0
     2: \Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus /O (INV)
     3: \Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/aus /I (INV)
      : \Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/ein_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/ein_inferred__0 /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/ein_inferred /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[3].inve1.inv1/ein_inferred /in0
      : \Inst_Frequenzmessung/ringosz/b_2_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/b_2_inferred__0 /in0
      : \Inst_Frequenzmessung/ringosz/b_2_inferred /out
      : \Inst_Frequenzmessung/ringosz/b_2_inferred /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus_inferred__1 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus_inferred__1 /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus_inferred__0 /in0
     4: \Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus /O (INV)
     5: \Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/aus /I (INV)
      : \Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/ein_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/ein_inferred__0 /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/ein_inferred /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[2].inve1.inv1/ein_inferred /in0
      : \Inst_Frequenzmessung/ringosz/b_1_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/b_1_inferred__0 /in0
      : \Inst_Frequenzmessung/ringosz/b_1_inferred /out
      : \Inst_Frequenzmessung/ringosz/b_1_inferred /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus_inferred__1 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus_inferred__1 /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus_inferred__0 /in0
     6: \Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus /O (INV)
     7: \Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/aus /I (INV)
      : \Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/ein_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/ein_inferred__0 /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/ein_inferred /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[1].inve1.inv1/ein_inferred /in0
      : \Inst_Frequenzmessung/ringosz/uhr_ring_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/uhr_ring_inferred__0 /in0
      : \Inst_Frequenzmessung/ringosz/uhr_ring_inferred /out
      : \Inst_Frequenzmessung/ringosz/uhr_ring_inferred /in0
     8: \Inst_Frequenzmessung/ringosz/GEN_INV[0].inve0.inv1/aus /O (INV)
     9: \Inst_Frequenzmessung/ringosz/GEN_INV[0].inve0.inv1/aus /I (INV)
      : \Inst_Frequenzmessung/ringosz/b_4_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/b_4_inferred__0 /in0
      : \Inst_Frequenzmessung/ringosz/b_4_inferred /out
      : \Inst_Frequenzmessung/ringosz/b_4_inferred /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus_inferred__1 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus_inferred__1 /in0
      : \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus_inferred__0 /out
      : \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus_inferred__0 /in0
    10: \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus /O (INV)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/main.vhd:5]
Inferred a: "set_disable_timing -from I -to O \Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus "
INFO: [Synth 8-620] skipping inversion-propagation across instance '\Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus ' with timing assertions on output pin 'O'
INFO: [Synth 8-620] skipping inversion-propagation across instance '\Inst_Frequenzmessung/ringosz/GEN_INV[4].inve1.inv1/aus ' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin C has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.srcs/sources_1/new/Frequenzmessung.vhd:29]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    74|
|3     |LUT1   |   220|
|4     |LUT2   |    66|
|5     |LUT3   |    17|
|6     |LUT4   |    22|
|7     |LUT5   |     5|
|8     |LUT6   |    42|
|9     |MUXF7  |     8|
|10    |FDRE   |   374|
|11    |FDSE   |    57|
|12    |IBUF   |     1|
|13    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+--------------------+------+
|      |Instance                      |Module              |Cells |
+------+------------------------------+--------------------+------+
|1     |top                           |                    |   888|
|2     |  Inst_Frequenzmessung        |frequenzmessung     |   425|
|3     |    ringosz                   |ring                |     4|
|4     |      \GEN_INV[1].inve1.inv1  |Inverter__xdcDup__1 |     1|
|5     |      \GEN_INV[2].inve1.inv1  |Inverter__xdcDup__2 |     1|
|6     |      \GEN_INV[3].inve1.inv1  |Inverter__xdcDup__3 |     1|
|7     |      \GEN_INV[4].inve1.inv1  |Inverter__xdcDup__4 |     1|
|8     |  Inst_UART_TX_CTRL           |UART_TX_CTRL        |   138|
+------+------------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 640.027 ; gain = 431.199
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 13 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 640.027 ; gain = 112.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 640.027 ; gain = 431.199
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 75 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
163 Infos, 40 Warnings, 16 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 640.027 ; gain = 416.199
INFO: [Common 17-1381] The checkpoint 'C:/Users/JanFelix/Desktop/Studienarbeit_FPGA/FPGA_Programm/Frequenzmessung_test/Frequenzmessung_test.runs/synth_1/main.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 640.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 15 18:04:18 2019...
