// Seed: 493790663
module module_0;
  reg id_2;
  assign id_2 = id_1;
  always @(posedge 1 or posedge module_0) begin
    if (1) begin
      id_1 <= id_1;
    end else begin
      wait (id_2);
    end
  end
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri   id_1,
    output tri1  id_2,
    input  wor   id_3,
    input  tri   id_4
    , id_10,
    output tri   id_5,
    input  uwire id_6,
    input  tri1  id_7
    , id_11,
    input  tri1  id_8
);
  wire id_12;
  module_0();
  logic [7:0] id_13;
  assign id_13['b0] = 1;
endmodule
