<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="pynq_dsp_hls" xd:componentRef="pynq_dsp_hls" xd:initiationInterval="68" xd:clockPeriod="8.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="lrclk" xd:originalName="lrclk" xd:direction="in" xd:interfaceRef="lrclk_V" xd:busTypeRef="register" xd:handshakeRef="ap_none" xd:dataWidth="1"/>
  <xd:arg xd:name="*(physMemPtr)" xd:originalName="physMemPtr" xd:direction="inout" xd:interfaceRef="m_axi_physMemPtr_V" xd:busTypeRef="aximm" xd:arraySize="32" xd:dataWidth="32" xd:bufferDirection="inout"/>
  <xd:arg xd:name="basePhysAddr" xd:originalName="basePhysAddr" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:dataWidth="32" xd:offset="0x10" xd:handshakeRef="ap_none"/>
  <xd:arg xd:name="configReg[][]" xd:originalName="configReg" xd:direction="in" xd:interfaceRef="s_axi_AXILiteS" xd:busTypeRef="axilite" xd:dataWidth="32" xd:offset="0x40" xd:arraySize="16"/>
  <xd:latencyEstimates xd:best-case="10" xd:worst-case="67" xd:average-case="26"/>
  <xd:resourceEstimates xd:LUT="4189" xd:FF="2309" xd:BRAM="4" xd:DSP="3"/>
</xd:acceleratorMap>
