5 10 101 51 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd fsm4.1.vcd -o fsm4.1.cdd -y lib -v fsm4.1.v -F main=state,state -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" fsm4.1.v 1 64 1
2 1 15 110013 33 1 100c 0 0 1 1 clk
2 2 15 90013 4d 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 16 6000a 2 1 100c 0 0 1 1 reset
2 4 16 2000c 19 39 e 3 0
2 5 20 5000e 1 32 1008 0 0 16 1 STATE_IDLE
2 6 19 9000d 26 1 100a 0 0 16 1 state
2 7 20 0 14 2d 120e 5 6 1 18 0 1 1 1 0 0
2 8 21 5000e 1 32 1008 0 0 16 1 STATE_HEAD
2 9 21 0 9 2d 120e 8 6 1 18 0 1 1 1 0 0
2 10 22 5000e 1 32 1008 0 0 16 1 STATE_DATA
2 11 22 0 7 2d 120e 10 6 1 18 0 1 1 1 0 0
2 12 23 5000e 1 32 1008 0 0 16 1 STATE_TAIL
2 13 23 0 2 2d 120a 12 6 1 18 0 1 0 1 0 0
2 14 23 390042 1 32 1008 0 0 16 1 STATE_IDLE
2 15 23 2c0035 1 32 1008 0 0 16 1 STATE_HEAD
2 16 23 1b0035 2 1a 1208 14 15 16 18 0 ffff ffff 11 0 0
2 17 23 240027 2 1 100c 0 0 1 1 head
2 18 23 1c0020 2 1 100c 0 0 1 1 valid
2 19 23 1c0027 2 8 124c 17 18 1 18 0 1 1 1 1 0
2 20 23 1b0042 2 19 1008 16 19 16 18 0 ffff ffff 11 0 0
2 21 23 120016 0 1 1410 0 0 16 1 state
2 22 23 120042 2 38 1a 20 21
2 23 22 390042 1 32 1008 0 0 16 1 STATE_DATA
2 24 22 2c0035 1 32 1008 0 0 16 1 STATE_TAIL
2 25 22 1b0035 2 1a 1208 23 24 16 18 0 ffff ffff 1100 0 0
2 26 22 240027 2 1 101c 0 0 1 1 tail
2 27 22 1c0020 1 1 1018 0 0 1 1 valid
2 28 22 1c0027 2 8 133c 26 27 1 18 0 1 0 1 1 0
2 29 22 1b0042 2 19 1038 25 28 16 18 0 ffff ffff 1100 0 0
2 30 22 120016 0 1 1410 0 0 16 1 state
2 31 22 120042 5 38 3a 29 30
2 32 21 390042 1 32 1008 0 0 16 1 STATE_DATA
2 33 21 2c0035 1 32 1008 0 0 16 1 STATE_TAIL
2 34 21 1b0035 2 1a 1208 32 33 16 18 0 ffff ffff 1100 0 0
2 35 21 240027 2 1 101c 0 0 1 1 tail
2 36 21 1c0020 1 1 1018 0 0 1 1 valid
2 37 21 1c0027 2 8 133c 35 36 1 18 0 1 0 1 1 0
2 38 21 1b0042 2 19 1038 34 37 16 18 0 ffff ffff 1100 0 0
2 39 21 120016 0 1 1410 0 0 16 1 state
2 40 21 120042 2 38 3a 38 39
2 41 20 390042 1 32 1008 0 0 16 1 STATE_IDLE
2 42 20 2c0035 1 32 1008 0 0 16 1 STATE_HEAD
2 43 20 1b0035 3 1a 1208 41 42 16 18 0 ffff ffff 11 0 0
2 44 20 240027 3 1 100c 0 0 1 1 head
2 45 20 1c0020 3 1 100c 0 0 1 1 valid
2 46 20 1c0027 3 8 124c 44 45 1 18 0 1 1 1 1 0
2 47 20 1b0042 3 19 1008 43 46 16 18 0 ffff ffff 11 0 0
2 48 20 120016 0 1 1410 0 0 16 1 state
2 49 20 120042 b 38 a 47 48
2 50 17 d0016 1 32 1008 0 0 16 1 STATE_IDLE
2 51 17 40008 0 1 1410 0 0 16 1 state
2 52 17 40016 5 38 1a 50 51
2 53 59 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
2 54 0 0 f 1 100a 0 0 16 1 state
2 55 0 0 8 1 100a 0 0 16 1 state
1 STATE_IDLE 0 c0000 1 0 31 0 16 17 1 0 0 0 0
1 STATE_HEAD 0 c0000 1 0 31 0 16 17 10 0 0 0 0
1 STATE_DATA 0 c0000 1 0 31 0 16 17 100 0 0 0 0
1 STATE_TAIL 0 c0000 1 0 31 0 16 17 1000 0 0 0 0
1 clk 8 87000c 1 0 0 0 1 17 0 1 1 1 0
1 reset 9 7000c 1 0 0 0 1 17 0 1 0 1 0
1 head 10 7000c 1 0 0 0 1 17 0 1 1 1 0
1 tail 11 7000c 1 0 0 0 1 17 0 1 1 1 0
1 valid 12 7000c 1 0 0 0 1 17 0 1 1 1 0
1 state 13 7000c 1 0 15 0 16 17 0 ffff 1111 1111 0
4 55 f 55 55
4 54 f 54 54
4 22 6 2 2
4 13 4 22 2
4 31 6 2 2
4 11 0 31 13
4 40 6 2 2
4 9 0 40 11
4 49 6 2 2
4 7 0 49 9
4 52 6 2 2
4 4 0 52 7
4 2 1 4 0
4 53 1 0 0
6 55 54 1  0 4 4 16 16 1 0  16 16 10 0  16 16 100 0  16 16 1000 0  16 16 1 0  16 16 10 0  16 16 100 0  16 16 1000 0   4  0 0 1  1 1 1  2 2 1  3 3 1
3 1 main.$u0 "main.$u0" fsm4.1.v 0 57 1
3 1 main.$u1 "main.$u1" fsm4.1.v 0 62 1
2 56 60 7000a 1 0 21004 0 0 1 16 0 0
2 57 60 10003 0 1 1410 0 0 1 1 clk
2 58 60 1000a 1 37 16 56 57
2 59 61 120012 1 0 1008 0 0 32 48 2 0
2 60 61 100013 65 2c 900a 59 0 32 18 0 ffffffff 0 0 0 0
2 61 61 1c001e 32 1 101c 0 0 1 1 clk
2 62 61 1b001b 32 1b 102c 61 0 1 18 0 1 1 1 0 0
2 63 61 150017 0 1 1410 0 0 1 1 clk
2 64 61 15001e 32 37 3e 62 63
4 64 6 60 60
4 60 0 64 0
4 58 11 60 60
