Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sun Dec  8 21:15:52 2024
| Host         : Eliot_Abramo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (165)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (275)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (165)
--------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: RSTxRI (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[11]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[2]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: i_pong_fsm/PlateXxDP_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (275)
--------------------------------
 There are 275 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.830        0.000                      0                  632        0.006        0.000                      0                  632        2.000        0.000                       0                   280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK125xCI               {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 6.667}        13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK125xCI                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          2.830        0.000                      0                  588        0.076        0.000                      0                  588        6.167        0.000                       0                   277  
  clkfbout_clk_wiz_0                                                                                                                                                      6.751        0.000                       0                     2  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        2.830        0.000                      0                  588        0.076        0.000                      0                  588        6.167        0.000                       0                   277  
  clkfbout_clk_wiz_0_1                                                                                                                                                    6.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          2.830        0.000                      0                  588        0.006        0.000                      0                  588  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        2.830        0.000                      0                  588        0.006        0.000                      0                  588  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0          8.522        0.000                      0                   44        0.979        0.000                      0                   44  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          8.522        0.000                      0                   44        0.909        0.000                      0                   44  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        8.522        0.000                      0                   44        0.909        0.000                      0                   44  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1        8.523        0.000                      0                   44        0.979        0.000                      0                   44  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK125xCI
  To Clock:  CLK125xCI

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK125xCI
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[20]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[20]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[21]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[21]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[22]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[22]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[23]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.070    20.129    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.960    i_pong_fsm/HighscorexDP_reg[28]
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.070    20.129    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.960    i_pong_fsm/HighscorexDP_reg[29]
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.070    20.129    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.960    i_pong_fsm/HighscorexDP_reg[30]
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[24]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[24]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[25]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[25]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[26]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[26]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.406%)  route 0.149ns (26.594%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.575 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.575    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_7
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/C
                         clock pessimism             -0.294     2.365    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.499    i_pong_fsm/HighscorexDP_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (74.009%)  route 0.149ns (25.991%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.588 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.588    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_5
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/C
                         clock pessimism             -0.294     2.365    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.499    i_pong_fsm/HighscorexDP_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.447ns (75.012%)  route 0.149ns (24.988%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.611 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.611    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_6
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/C
                         clock pessimism             -0.294     2.365    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.499    i_pong_fsm/HighscorexDP_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.575     2.006    i_vga_controller/CLK
    SLICE_X85Y80         FDRE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.112     2.259    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X85Y81         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.843     2.563    i_vga_controller/CLK
    SLICE_X85Y81         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.542     2.021    
    SLICE_X85Y81         FDCE (Hold_fdce_C_D)         0.070     2.091    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.202%)  route 0.342ns (70.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X84Y75         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=33, routed)          0.342     2.484    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.903     2.624    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.101    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.284    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.073%)  route 0.158ns (45.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X91Y83         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDCE (Prop_fdce_C_Q)         0.141     2.173 r  i_pong_fsm/FsmStatexDP_reg/Q
                         net (fo=301, routed)         0.158     2.331    i_pong_fsm/FsmStatexDP
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.376 r  i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000     2.376    i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/C
                         clock pessimism             -0.544     2.045    
    SLICE_X90Y83         FDCE (Hold_fdce_C_D)         0.120     2.165    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.452%)  route 0.162ns (46.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X91Y83         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDCE (Prop_fdce_C_Q)         0.141     2.173 f  i_pong_fsm/FsmStatexDP_reg/Q
                         net (fo=301, routed)         0.162     2.335    i_pong_fsm/FsmStatexDP
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.380 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.380    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism             -0.544     2.045    
    SLICE_X90Y83         FDCE (Hold_fdce_C_D)         0.121     2.166    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.215%)  route 0.359ns (71.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X84Y75         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=33, routed)          0.359     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.903     2.624    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.101    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.284    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.236%)  route 0.171ns (54.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X87Y75         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=14, routed)          0.171     2.313    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X87Y77         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.840     2.560    i_vga_controller/CLK
    SLICE_X87Y77         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/C
                         clock pessimism             -0.543     2.017    
    SLICE_X87Y77         FDCE (Hold_fdce_C_D)         0.075     2.092    i_vga_controller/XCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.250ns (67.250%)  route 0.122ns (32.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.573     2.004    i_vga_controller/CLK
    SLICE_X85Y78         FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDCE (Prop_fdce_C_Q)         0.141     2.145 f  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=6, routed)           0.122     2.267    i_vga_controller/VCntxDP_reg_n_0_[8]
    SLICE_X82Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.312 r  i_vga_controller/i__carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     2.312    i_vga_controller/i__carry__0_i_1__5_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.376 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.376    i_vga_controller/minusOp_inferred__0/i__carry__0_n_4
    SLICE_X82Y79         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.841     2.561    i_vga_controller/CLK
    SLICE_X82Y79         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.542     2.019    
    SLICE_X82Y79         FDCE (Hold_fdce_C_D)         0.134     2.153    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y30     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y30     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y12     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y12     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y13     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y13     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y97     i_pong_fsm/HighscorexDP_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y97     i_pong_fsm/HighscorexDP_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y97     i_pong_fsm/HighscorexDP_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y97     i_pong_fsm/HighscorexDP_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y98     i_pong_fsm/HighscorexDP_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y98     i_pong_fsm/HighscorexDP_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y98     i_pong_fsm/HighscorexDP_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y98     i_pong_fsm/HighscorexDP_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y99     i_pong_fsm/HighscorexDP_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y99     i_pong_fsm/HighscorexDP_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X88Y84     i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X87Y84     i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X83Y84     i_pong_fsm/BallsxDP_reg[1][BallY][11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X83Y84     i_pong_fsm/BallsxDP_reg[1][BallY][5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X83Y84     i_pong_fsm/BallsxDP_reg[1][BallY][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X83Y84     i_pong_fsm/BallsxDP_reg[1][BallY][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X86Y95     i_pong_fsm/BallsxDP_reg[2][BallX][11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X87Y94     i_pong_fsm/BallsxDP_reg[2][BallX][5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X86Y95     i_pong_fsm/BallsxDP_reg[2][BallX][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X86Y95     i_pong_fsm/BallsxDP_reg[2][BallX][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK125xCI }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.167ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[20]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.069    20.056    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.887    i_pong_fsm/HighscorexDP_reg[20]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[21]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.069    20.056    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.887    i_pong_fsm/HighscorexDP_reg[21]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[22]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.069    20.056    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.887    i_pong_fsm/HighscorexDP_reg[22]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.069    20.056    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.887    i_pong_fsm/HighscorexDP_reg[23]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.069    20.130    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.961    i_pong_fsm/HighscorexDP_reg[28]
  -------------------------------------------------------------------
                         required time                         19.961    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.069    20.130    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.961    i_pong_fsm/HighscorexDP_reg[29]
  -------------------------------------------------------------------
                         required time                         19.961    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.834ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.069    20.130    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.961    i_pong_fsm/HighscorexDP_reg[30]
  -------------------------------------------------------------------
                         required time                         19.961    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.834    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[24]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.069    20.056    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.887    i_pong_fsm/HighscorexDP_reg[24]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[25]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.069    20.056    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.887    i_pong_fsm/HighscorexDP_reg[25]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.902    

Slack (MET) :             2.902ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[26]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.069    20.056    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.887    i_pong_fsm/HighscorexDP_reg[26]
  -------------------------------------------------------------------
                         required time                         19.887    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.902    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.406%)  route 0.149ns (26.594%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.575 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.575    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_7
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/C
                         clock pessimism             -0.294     2.365    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.499    i_pong_fsm/HighscorexDP_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (74.009%)  route 0.149ns (25.991%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.588 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.588    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_5
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/C
                         clock pessimism             -0.294     2.365    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.499    i_pong_fsm/HighscorexDP_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.447ns (75.012%)  route 0.149ns (24.988%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.611 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.611    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_6
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/C
                         clock pessimism             -0.294     2.365    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.499    i_pong_fsm/HighscorexDP_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.575     2.006    i_vga_controller/CLK
    SLICE_X85Y80         FDRE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.112     2.259    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X85Y81         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.843     2.563    i_vga_controller/CLK
    SLICE_X85Y81         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.542     2.021    
    SLICE_X85Y81         FDCE (Hold_fdce_C_D)         0.070     2.091    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.091    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.202%)  route 0.342ns (70.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X84Y75         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=33, routed)          0.342     2.484    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.903     2.624    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.101    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.284    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.073%)  route 0.158ns (45.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X91Y83         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDCE (Prop_fdce_C_Q)         0.141     2.173 r  i_pong_fsm/FsmStatexDP_reg/Q
                         net (fo=301, routed)         0.158     2.331    i_pong_fsm/FsmStatexDP
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.376 r  i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000     2.376    i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/C
                         clock pessimism             -0.544     2.045    
    SLICE_X90Y83         FDCE (Hold_fdce_C_D)         0.120     2.165    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         -2.165    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.452%)  route 0.162ns (46.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X91Y83         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDCE (Prop_fdce_C_Q)         0.141     2.173 f  i_pong_fsm/FsmStatexDP_reg/Q
                         net (fo=301, routed)         0.162     2.335    i_pong_fsm/FsmStatexDP
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.380 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.380    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism             -0.544     2.045    
    SLICE_X90Y83         FDCE (Hold_fdce_C_D)         0.121     2.166    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.215%)  route 0.359ns (71.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X84Y75         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=33, routed)          0.359     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.903     2.624    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.101    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.284    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.236%)  route 0.171ns (54.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.543ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X87Y75         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=14, routed)          0.171     2.313    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X87Y77         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.840     2.560    i_vga_controller/CLK
    SLICE_X87Y77         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/C
                         clock pessimism             -0.543     2.017    
    SLICE_X87Y77         FDCE (Hold_fdce_C_D)         0.075     2.092    i_vga_controller/XCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.092    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.250ns (67.250%)  route 0.122ns (32.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.573     2.004    i_vga_controller/CLK
    SLICE_X85Y78         FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDCE (Prop_fdce_C_Q)         0.141     2.145 f  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=6, routed)           0.122     2.267    i_vga_controller/VCntxDP_reg_n_0_[8]
    SLICE_X82Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.312 r  i_vga_controller/i__carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     2.312    i_vga_controller/i__carry__0_i_1__5_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.376 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.376    i_vga_controller/minusOp_inferred__0/i__carry__0_n_4
    SLICE_X82Y79         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.841     2.561    i_vga_controller/CLK
    SLICE_X82Y79         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.542     2.019    
    SLICE_X82Y79         FDCE (Hold_fdce_C_D)         0.134     2.153    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.153    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y30     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X4Y30     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X3Y9      i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y12     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y12     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y10     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y13     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB36_X4Y13     i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y97     i_pong_fsm/HighscorexDP_reg[16]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y97     i_pong_fsm/HighscorexDP_reg[17]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y97     i_pong_fsm/HighscorexDP_reg[18]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y97     i_pong_fsm/HighscorexDP_reg[19]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y98     i_pong_fsm/HighscorexDP_reg[20]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y98     i_pong_fsm/HighscorexDP_reg[21]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y98     i_pong_fsm/HighscorexDP_reg[22]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y98     i_pong_fsm/HighscorexDP_reg[23]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y99     i_pong_fsm/HighscorexDP_reg[24]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X82Y99     i_pong_fsm/HighscorexDP_reg[25]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X88Y84     i_pong_fsm/BallsxDP_reg[1][BallYSpeed][0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X87Y84     i_pong_fsm/BallsxDP_reg[1][BallYSpeed][1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X83Y84     i_pong_fsm/BallsxDP_reg[1][BallY][11]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X83Y84     i_pong_fsm/BallsxDP_reg[1][BallY][5]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X83Y84     i_pong_fsm/BallsxDP_reg[1][BallY][8]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X83Y84     i_pong_fsm/BallsxDP_reg[1][BallY][9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X86Y95     i_pong_fsm/BallsxDP_reg[2][BallX][11]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X87Y94     i_pong_fsm/BallsxDP_reg[2][BallX][5]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         6.667       6.167      SLICE_X86Y95     i_pong_fsm/BallsxDP_reg[2][BallX][8]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         6.667       6.167      SLICE_X86Y95     i_pong_fsm/BallsxDP_reg[2][BallX][9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  i_clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[20]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[20]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[21]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[21]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[22]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[22]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[23]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.070    20.129    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.960    i_pong_fsm/HighscorexDP_reg[28]
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.070    20.129    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.960    i_pong_fsm/HighscorexDP_reg[29]
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.070    20.129    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.960    i_pong_fsm/HighscorexDP_reg[30]
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[24]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[24]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[25]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[25]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[26]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[26]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.406%)  route 0.149ns (26.594%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.575 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.575    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_7
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/C
                         clock pessimism             -0.294     2.365    
                         clock uncertainty            0.070     2.435    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.569    i_pong_fsm/HighscorexDP_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (74.009%)  route 0.149ns (25.991%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.588 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.588    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_5
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/C
                         clock pessimism             -0.294     2.365    
                         clock uncertainty            0.070     2.435    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.569    i_pong_fsm/HighscorexDP_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.447ns (75.012%)  route 0.149ns (24.988%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.611 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.611    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_6
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/C
                         clock pessimism             -0.294     2.365    
                         clock uncertainty            0.070     2.435    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.569    i_pong_fsm/HighscorexDP_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.575     2.006    i_vga_controller/CLK
    SLICE_X85Y80         FDRE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.112     2.259    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X85Y81         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.843     2.563    i_vga_controller/CLK
    SLICE_X85Y81         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.542     2.021    
                         clock uncertainty            0.070     2.091    
    SLICE_X85Y81         FDCE (Hold_fdce_C_D)         0.070     2.161    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.202%)  route 0.342ns (70.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X84Y75         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=33, routed)          0.342     2.484    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.903     2.624    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.101    
                         clock uncertainty            0.070     2.170    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.353    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.073%)  route 0.158ns (45.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X91Y83         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDCE (Prop_fdce_C_Q)         0.141     2.173 r  i_pong_fsm/FsmStatexDP_reg/Q
                         net (fo=301, routed)         0.158     2.331    i_pong_fsm/FsmStatexDP
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.376 r  i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000     2.376    i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/C
                         clock pessimism             -0.544     2.045    
                         clock uncertainty            0.070     2.115    
    SLICE_X90Y83         FDCE (Hold_fdce_C_D)         0.120     2.235    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.452%)  route 0.162ns (46.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X91Y83         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDCE (Prop_fdce_C_Q)         0.141     2.173 f  i_pong_fsm/FsmStatexDP_reg/Q
                         net (fo=301, routed)         0.162     2.335    i_pong_fsm/FsmStatexDP
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.380 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.380    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism             -0.544     2.045    
                         clock uncertainty            0.070     2.115    
    SLICE_X90Y83         FDCE (Hold_fdce_C_D)         0.121     2.236    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.215%)  route 0.359ns (71.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X84Y75         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=33, routed)          0.359     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.903     2.624    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.101    
                         clock uncertainty            0.070     2.170    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.353    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.236%)  route 0.171ns (54.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X87Y75         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=14, routed)          0.171     2.313    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X87Y77         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.840     2.560    i_vga_controller/CLK
    SLICE_X87Y77         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/C
                         clock pessimism             -0.543     2.017    
                         clock uncertainty            0.070     2.087    
    SLICE_X87Y77         FDCE (Hold_fdce_C_D)         0.075     2.162    i_vga_controller/XCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.250ns (67.250%)  route 0.122ns (32.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.573     2.004    i_vga_controller/CLK
    SLICE_X85Y78         FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDCE (Prop_fdce_C_Q)         0.141     2.145 f  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=6, routed)           0.122     2.267    i_vga_controller/VCntxDP_reg_n_0_[8]
    SLICE_X82Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.312 r  i_vga_controller/i__carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     2.312    i_vga_controller/i__carry__0_i_1__5_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.376 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.376    i_vga_controller/minusOp_inferred__0/i__carry__0_n_4
    SLICE_X82Y79         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.841     2.561    i_vga_controller/CLK
    SLICE_X82Y79         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.542     2.019    
                         clock uncertainty            0.070     2.089    
    SLICE_X82Y79         FDCE (Hold_fdce_C_D)         0.134     2.223    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.830ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[20]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[20]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[21]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[21]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[22]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[22]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.204ns  (logic 4.076ns (39.946%)  route 6.128ns (60.054%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.058    17.057    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y98         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[23]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -17.057    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.070    20.129    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.960    i_pong_fsm/HighscorexDP_reg[28]
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.070    20.129    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.960    i_pong_fsm/HighscorexDP_reg[29]
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.833ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.274ns  (logic 4.076ns (39.672%)  route 6.198ns (60.328%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.450ns = ( 19.783 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.416ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          1.128    17.127    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.721    19.783    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/C
                         clock pessimism              0.416    20.199    
                         clock uncertainty           -0.070    20.129    
    SLICE_X82Y100        FDCE (Setup_fdce_C_CE)      -0.169    19.960    i_pong_fsm/HighscorexDP_reg[30]
  -------------------------------------------------------------------
                         required time                         19.960    
                         arrival time                         -17.127    
  -------------------------------------------------------------------
                         slack                                  2.833    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[24]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[24]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[25]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[25]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.132ns  (logic 4.076ns (40.228%)  route 6.056ns (59.772%))
  Logic Levels:           10  (CARRY4=4 LDCE=1 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.275ns = ( 19.609 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.156 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[1]
                         net (fo=4, routed)           0.556     9.712    i_pong_fsm/RESIZE[6]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.300    10.012 r  i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.641    10.653    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_i_2_n_0
    SLICE_X95Y96         LDCE (SetClr_ldce_CLR_Q)     1.087    11.740 f  i_pong_fsm/PlateLeftxDP_reg[6]_LDC/Q
                         net (fo=2, routed)           0.566    12.307    i_pong_fsm/PlateLeftxDP_reg[6]_LDC_n_0
    SLICE_X97Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.431 r  i_pong_fsm/FsmStatexDN2_carry_i_1/O
                         net (fo=1, routed)           0.519    12.950    i_pong_fsm/FsmStatexDN2_carry_i_1_n_0
    SLICE_X96Y94         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    13.354 r  i_pong_fsm/FsmStatexDN2_carry/CO[3]
                         net (fo=1, routed)           0.000    13.354    i_pong_fsm/FsmStatexDN2_carry_n_0
    SLICE_X96Y95         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    13.608 r  i_pong_fsm/FsmStatexDN2_carry__0/CO[0]
                         net (fo=12, routed)          1.066    14.673    i_pong_fsm/FsmStatexDN2
    SLICE_X90Y83         LUT6 (Prop_lut6_I4_O)        0.367    15.040 f  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2/O
                         net (fo=3, routed)           0.835    15.875    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_2_n_0
    SLICE_X88Y84         LUT6 (Prop_lut6_I3_O)        0.124    15.999 r  i_pong_fsm/HighscorexDP[0]_i_1/O
                         net (fo=31, routed)          0.986    16.985    i_pong_fsm/HighscorexDP[0]_i_1_n_0
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.547    19.609    i_pong_fsm/clk_out1
    SLICE_X82Y99         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[26]/C
                         clock pessimism              0.516    20.125    
                         clock uncertainty           -0.070    20.055    
    SLICE_X82Y99         FDCE (Setup_fdce_C_CE)      -0.169    19.886    i_pong_fsm/HighscorexDP_reg[26]
  -------------------------------------------------------------------
                         required time                         19.886    
                         arrival time                         -16.985    
  -------------------------------------------------------------------
                         slack                                  2.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.411ns (73.406%)  route 0.149ns (26.594%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.575 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.575    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_7
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[28]/C
                         clock pessimism             -0.294     2.365    
                         clock uncertainty            0.070     2.435    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.569    i_pong_fsm/HighscorexDP_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.424ns (74.009%)  route 0.149ns (25.991%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.588 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.588    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_5
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[30]/C
                         clock pessimism             -0.294     2.365    
                         clock uncertainty            0.070     2.435    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.569    i_pong_fsm/HighscorexDP_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.588    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i_pong_fsm/HighscorexDP_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/HighscorexDP_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.447ns (75.012%)  route 0.149ns (24.988%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    2.015ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.584     2.015    i_pong_fsm/clk_out1
    SLICE_X82Y98         FDCE                                         r  i_pong_fsm/HighscorexDP_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y98         FDCE (Prop_fdce_C_Q)         0.164     2.179 r  i_pong_fsm/HighscorexDP_reg[23]/Q
                         net (fo=2, routed)           0.148     2.327    i_pong_fsm/HighscorexDP_reg[23]
    SLICE_X82Y98         LUT2 (Prop_lut2_I0_O)        0.045     2.372 r  i_pong_fsm/HighscorexDP[20]_i_2/O
                         net (fo=1, routed)           0.000     2.372    i_pong_fsm/HighscorexDP[20]_i_2_n_0
    SLICE_X82Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     2.481 r  i_pong_fsm/HighscorexDP_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.481    i_pong_fsm/HighscorexDP_reg[20]_i_1_n_0
    SLICE_X82Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.521 r  i_pong_fsm/HighscorexDP_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.522    i_pong_fsm/HighscorexDP_reg[24]_i_1_n_0
    SLICE_X82Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.611 r  i_pong_fsm/HighscorexDP_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.611    i_pong_fsm/HighscorexDP_reg[28]_i_1_n_6
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.939     2.659    i_pong_fsm/clk_out1
    SLICE_X82Y100        FDCE                                         r  i_pong_fsm/HighscorexDP_reg[29]/C
                         clock pessimism             -0.294     2.365    
                         clock uncertainty            0.070     2.435    
    SLICE_X82Y100        FDCE (Hold_fdce_C_D)         0.134     2.569    i_pong_fsm/HighscorexDP_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.569    
                         arrival time                           2.611    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 i_vga_controller/VSEdgexSN_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/VSEdgexSP_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.563ns
    Source Clock Delay      (SCD):    2.006ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.575     2.006    i_vga_controller/CLK
    SLICE_X85Y80         FDRE                                         r  i_vga_controller/VSEdgexSN_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y80         FDRE (Prop_fdre_C_Q)         0.141     2.147 r  i_vga_controller/VSEdgexSN_reg/Q
                         net (fo=1, routed)           0.112     2.259    i_vga_controller/VSEdgexSN_reg_n_0
    SLICE_X85Y81         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.843     2.563    i_vga_controller/CLK
    SLICE_X85Y81         FDCE                                         r  i_vga_controller/VSEdgexSP_reg/C
                         clock pessimism             -0.542     2.021    
                         clock uncertainty            0.070     2.091    
    SLICE_X85Y81         FDCE (Hold_fdce_C_D)         0.070     2.161    i_vga_controller/VSEdgexSP_reg
  -------------------------------------------------------------------
                         required time                         -2.161    
                         arrival time                           2.259    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.202%)  route 0.342ns (70.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X84Y75         FDCE                                         r  i_vga_controller/XCoordxDP_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/XCoordxDP_reg[5]/Q
                         net (fo=33, routed)          0.342     2.484    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.903     2.624    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.101    
                         clock uncertainty            0.070     2.170    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.353    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.484    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.073%)  route 0.158ns (45.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X91Y83         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDCE (Prop_fdce_C_Q)         0.141     2.173 r  i_pong_fsm/FsmStatexDP_reg/Q
                         net (fo=301, routed)         0.158     2.331    i_pong_fsm/FsmStatexDP
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.376 r  i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1/O
                         net (fo=1, routed)           0.000     2.376    i_pong_fsm/BallsxDP[0][BallYSpeed][0]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]/C
                         clock pessimism             -0.544     2.045    
                         clock uncertainty            0.070     2.115    
    SLICE_X90Y83         FDCE (Hold_fdce_C_D)         0.120     2.235    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][0]
  -------------------------------------------------------------------
                         required time                         -2.235    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 i_pong_fsm/FsmStatexDP_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.452%)  route 0.162ns (46.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.589ns
    Source Clock Delay      (SCD):    2.032ns
    Clock Pessimism Removal (CPR):    0.544ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.601     2.032    i_pong_fsm/clk_out1
    SLICE_X91Y83         FDCE                                         r  i_pong_fsm/FsmStatexDP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y83         FDCE (Prop_fdce_C_Q)         0.141     2.173 f  i_pong_fsm/FsmStatexDP_reg/Q
                         net (fo=301, routed)         0.162     2.335    i_pong_fsm/FsmStatexDP
    SLICE_X90Y83         LUT6 (Prop_lut6_I1_O)        0.045     2.380 r  i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1/O
                         net (fo=1, routed)           0.000     2.380    i_pong_fsm/BallsxDP[0][BallYSpeed][1]_i_1_n_0
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.869     2.589    i_pong_fsm/clk_out1
    SLICE_X90Y83         FDCE                                         r  i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]/C
                         clock pessimism             -0.544     2.045    
                         clock uncertainty            0.070     2.115    
    SLICE_X90Y83         FDCE (Hold_fdce_C_D)         0.121     2.236    i_pong_fsm/BallsxDP_reg[0][BallYSpeed][1]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.380    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 i_vga_controller/XCoordxDP_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.215%)  route 0.359ns (71.785%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X84Y75         FDCE                                         r  i_vga_controller/XCoordxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/XCoordxDP_reg[3]/Q
                         net (fo=33, routed)          0.359     2.501    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.903     2.624    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB18_X4Y30         RAMB18E1                                     r  i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.523     2.101    
                         clock uncertainty            0.070     2.170    
    RAMB18_X4Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     2.353    i_blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 i_vga_controller/HCntxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/XCoordxDP_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.236%)  route 0.171ns (54.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.560ns
    Source Clock Delay      (SCD):    2.001ns
    Clock Pessimism Removal (CPR):    0.543ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.570     2.001    i_vga_controller/CLK
    SLICE_X87Y75         FDCE                                         r  i_vga_controller/HCntxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y75         FDCE (Prop_fdce_C_Q)         0.141     2.142 r  i_vga_controller/HCntxDP_reg[1]/Q
                         net (fo=14, routed)          0.171     2.313    i_vga_controller/HCntxDP_reg_n_0_[1]
    SLICE_X87Y77         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.840     2.560    i_vga_controller/CLK
    SLICE_X87Y77         FDCE                                         r  i_vga_controller/XCoordxDP_reg[1]/C
                         clock pessimism             -0.543     2.017    
                         clock uncertainty            0.070     2.087    
    SLICE_X87Y77         FDCE (Hold_fdce_C_D)         0.075     2.162    i_vga_controller/XCoordxDP_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.162    
                         arrival time                           2.313    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_vga_controller/VCntxDP_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_vga_controller/YCoordxDP_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.250ns (67.250%)  route 0.122ns (32.750%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.561ns
    Source Clock Delay      (SCD):    2.004ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.573     2.004    i_vga_controller/CLK
    SLICE_X85Y78         FDCE                                         r  i_vga_controller/VCntxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y78         FDCE (Prop_fdce_C_Q)         0.141     2.145 f  i_vga_controller/VCntxDP_reg[8]/Q
                         net (fo=6, routed)           0.122     2.267    i_vga_controller/VCntxDP_reg_n_0_[8]
    SLICE_X82Y79         LUT1 (Prop_lut1_I0_O)        0.045     2.312 r  i_vga_controller/i__carry__0_i_1__5/O
                         net (fo=1, routed)           0.000     2.312    i_vga_controller/i__carry__0_i_1__5_n_0
    SLICE_X82Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.376 r  i_vga_controller/minusOp_inferred__0/i__carry__0/O[3]
                         net (fo=1, routed)           0.000     2.376    i_vga_controller/minusOp_inferred__0/i__carry__0_n_4
    SLICE_X82Y79         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.841     2.561    i_vga_controller/CLK
    SLICE_X82Y79         FDCE                                         r  i_vga_controller/YCoordxDP_reg[8]/C
                         clock pessimism             -0.542     2.019    
                         clock uncertainty            0.070     2.089    
    SLICE_X82Y79         FDCE (Hold_fdce_C_D)         0.134     2.223    i_vga_controller/YCoordxDP_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.223    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.153    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.786ns (41.379%)  route 2.530ns (58.621%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 f  i_pong_fsm/ARG_carry__1/O[0]
                         net (fo=4, routed)           0.621    10.015    i_pong_fsm/ARG[8]
    SLICE_X95Y87         LUT2 (Prop_lut2_I0_O)        0.295    10.310 f  i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.918    11.228    i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_1_n_0
    SLICE_X94Y86         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X94Y86         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[8]_P/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X94Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    19.750    i_pong_fsm/PlateRightxDP_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.750    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.664ns (41.120%)  route 2.383ns (58.880%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 19.667 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.278 r  i_pong_fsm/ARG_carry__0/O[0]
                         net (fo=4, routed)           0.438     9.716    i_pong_fsm/ARG[4]
    SLICE_X95Y89         LUT2 (Prop_lut2_I1_O)        0.290    10.006 f  i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.953    10.958    i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_2_n_0
    SLICE_X95Y88         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.605    19.667    i_pong_fsm/clk_out1
    SLICE_X95Y88         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[4]_C/C
                         clock pessimism              0.516    20.183    
                         clock uncertainty           -0.070    20.113    
    SLICE_X95Y88         FDCE (Recov_fdce_C_CLR)     -0.613    19.500    i_pong_fsm/PlateRightxDP_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.500    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.779ns (44.141%)  route 2.251ns (55.859%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.382 r  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.711    10.093    i_pong_fsm/ARG[5]
    SLICE_X95Y85         LUT2 (Prop_lut2_I1_O)        0.301    10.394 f  i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.548    10.942    i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_2_n_0
    SLICE_X95Y86         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X95Y86         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[5]_C/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X95Y86         FDCE (Recov_fdce_C_CLR)     -0.613    19.498    i_pong_fsm/PlateRightxDP_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.565ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.506ns (36.633%)  route 2.605ns (63.367%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 19.667 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.293 f  i_pong_fsm/ARG_carry__1/CO[3]
                         net (fo=4, routed)           0.947    10.240    i_pong_fsm/ARG_carry__1_n_0
    SLICE_X98Y88         LUT2 (Prop_lut2_I0_O)        0.117    10.357 f  i_pong_fsm/PlateRightxDP_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.666    11.023    i_pong_fsm/PlateRightxDP_reg[11]_LDC_i_2_n_0
    SLICE_X98Y88         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.605    19.667    i_pong_fsm/clk_out1
    SLICE_X98Y88         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[11]_C/C
                         clock pessimism              0.516    20.183    
                         clock uncertainty           -0.070    20.113    
    SLICE_X98Y88         FDCE (Recov_fdce_C_CLR)     -0.526    19.587    i_pong_fsm/PlateRightxDP_reg[11]_C
  -------------------------------------------------------------------
                         required time                         19.587    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  8.565    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.724ns (39.922%)  route 2.594ns (60.078%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.950 r  i_pong_fsm/ARG_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_pong_fsm/ARG_inferred__3/i__carry__0_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.169 f  i_pong_fsm/ARG_inferred__3/i__carry__1/O[0]
                         net (fo=4, routed)           0.737     9.906    i_pong_fsm/RESIZE[9]
    SLICE_X100Y95        LUT2 (Prop_lut2_I1_O)        0.295    10.201 f  i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.970    11.171    i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_1_n_0
    SLICE_X100Y95        FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y95        FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[9]_P/C
                         clock pessimism              0.516    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X100Y95        FDPE (Recov_fdpe_C_PRE)     -0.361    19.755    i_pong_fsm/PlateLeftxDP_reg[9]_P
  -------------------------------------------------------------------
                         required time                         19.755    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.784ns (42.814%)  route 2.383ns (57.186%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.382 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.711    10.093    i_pong_fsm/ARG[5]
    SLICE_X95Y85         LUT2 (Prop_lut2_I0_O)        0.306    10.399 f  i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.680    11.078    i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_1_n_0
    SLICE_X95Y85         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X95Y85         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[5]_P/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X95Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    19.752    i_pong_fsm/PlateRightxDP_reg[5]_P
  -------------------------------------------------------------------
                         required time                         19.752    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.717ns (42.664%)  route 2.307ns (57.336%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.950 r  i_pong_fsm/ARG_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_pong_fsm/ARG_inferred__3/i__carry__0_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.169 r  i_pong_fsm/ARG_inferred__3/i__carry__1/O[0]
                         net (fo=4, routed)           0.737     9.906    i_pong_fsm/RESIZE[9]
    SLICE_X100Y95        LUT2 (Prop_lut2_I1_O)        0.288    10.194 f  i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.683    10.877    i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_2_n_0
    SLICE_X98Y95         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X98Y95         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[9]_C/C
                         clock pessimism              0.516    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X98Y95         FDCE (Recov_fdce_C_CLR)     -0.543    19.573    i_pong_fsm/PlateLeftxDP_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.573    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.794ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.781ns (46.946%)  route 2.013ns (53.054%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 19.666 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 r  i_pong_fsm/ARG_carry__1/O[0]
                         net (fo=4, routed)           0.621    10.015    i_pong_fsm/ARG[8]
    SLICE_X95Y87         LUT2 (Prop_lut2_I1_O)        0.290    10.305 f  i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.400    10.705    i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_2_n_0
    SLICE_X95Y87         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.604    19.666    i_pong_fsm/clk_out1
    SLICE_X95Y87         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[8]_C/C
                         clock pessimism              0.516    20.182    
                         clock uncertainty           -0.070    20.112    
    SLICE_X95Y87         FDCE (Recov_fdce_C_CLR)     -0.613    19.499    i_pong_fsm/PlateRightxDP_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  8.794    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.896ns (50.310%)  route 1.873ns (49.689%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.499 r  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=4, routed)           0.474     9.973    i_pong_fsm/ARG[9]
    SLICE_X95Y90         LUT2 (Prop_lut2_I1_O)        0.301    10.274 f  i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.407    10.680    i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_2_n_0
    SLICE_X95Y90         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X95Y90         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[9]_C/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X95Y90         FDCE (Recov_fdce_C_CLR)     -0.613    19.501    i_pong_fsm/PlateRightxDP_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.501    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.772ns (47.348%)  route 1.971ns (52.652%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.374 r  i_pong_fsm/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.572     9.946    i_pong_fsm/ARG[7]
    SLICE_X97Y86         LUT2 (Prop_lut2_I1_O)        0.302    10.248 f  i_pong_fsm/PlateRightxDP_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.407    10.654    i_pong_fsm/PlateRightxDP_reg[7]_LDC_i_2_n_0
    SLICE_X97Y86         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X97Y86         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[7]_C/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X97Y86         FDCE (Recov_fdce_C_CLR)     -0.613    19.498    i_pong_fsm/PlateRightxDP_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  8.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.361ns (39.300%)  route 0.558ns (60.700%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 f  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=28, routed)          0.256     2.434    i_pong_fsm/PlateXxDP_reg[11]_0[4]
    SLICE_X94Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.479 r  i_pong_fsm/ARG_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.479    i_pong_fsm/ARG_carry__0_i_4_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.549 f  i_pong_fsm/ARG_carry__0/O[0]
                         net (fo=4, routed)           0.170     2.720    i_pong_fsm/ARG[4]
    SLICE_X95Y89         LUT2 (Prop_lut2_I0_O)        0.105     2.825 f  i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.956    i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_1_n_0
    SLICE_X95Y89         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.875     2.595    i_pong_fsm/clk_out1
    SLICE_X95Y89         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[4]_P/C
                         clock pessimism             -0.523     2.072    
    SLICE_X95Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     1.977    i_pong_fsm/PlateRightxDP_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.382ns (41.232%)  route 0.544ns (58.768%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=29, routed)          0.270     2.471    i_pong_fsm/PlateXxDP_reg[11]_0[7]
    SLICE_X94Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.581 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[2]
                         net (fo=4, routed)           0.157     2.738    i_pong_fsm/RESIZE[7]
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.108     2.846 f  i_pong_fsm/PlateLeftxDP_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.117     2.964    i_pong_fsm/PlateLeftxDP_reg[7]_LDC_i_1_n_0
    SLICE_X101Y94        FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X101Y94        FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[7]_P/C
                         clock pessimism             -0.523     2.075    
    SLICE_X101Y94        FDPE (Remov_fdpe_C_PRE)     -0.095     1.980    i_pong_fsm/PlateLeftxDP_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.385ns (42.147%)  route 0.528ns (57.853%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X92Y95         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=30, routed)          0.237     2.439    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.549 r  i_pong_fsm/ARG_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.156     2.705    i_pong_fsm/RESIZE[3]
    SLICE_X99Y93         LUT2 (Prop_lut2_I1_O)        0.111     2.816 f  i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.135     2.951    i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_2_n_0
    SLICE_X98Y94         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X98Y94         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[3]_C/C
                         clock pessimism             -0.523     2.075    
    SLICE_X98Y94         FDCE (Remov_fdce_C_CLR)     -0.129     1.946    i_pong_fsm/PlateLeftxDP_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.360ns (37.491%)  route 0.600ns (62.509%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.607     2.038    i_pong_fsm/clk_out1
    SLICE_X91Y97         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDCE (Prop_fdce_C_Q)         0.141     2.179 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=26, routed)          0.293     2.472    i_pong_fsm/PlateXxDP_reg[11]_0[10]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__1_i_2__3_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.583 f  i_pong_fsm/ARG_inferred__3/i__carry__1/O[1]
                         net (fo=4, routed)           0.179     2.762    i_pong_fsm/RESIZE[10]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.108     2.870 f  i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.998    i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_1_n_0
    SLICE_X95Y95         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X95Y95         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[10]_P/C
                         clock pessimism             -0.523     2.074    
    SLICE_X95Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     1.979    i_pong_fsm/PlateLeftxDP_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.361ns (37.218%)  route 0.609ns (62.782%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=28, routed)          0.244     2.422    i_pong_fsm/PlateXxDP_reg[11]_0[4]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.531 f  i_pong_fsm/ARG_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.234     2.765    i_pong_fsm/RESIZE[4]
    SLICE_X95Y93         LUT2 (Prop_lut2_I1_O)        0.111     2.876 f  i_pong_fsm/PlateLeftxDP_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.007    i_pong_fsm/PlateLeftxDP_reg[4]_LDC_i_1_n_0
    SLICE_X95Y93         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X95Y93         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[4]_P/C
                         clock pessimism             -0.523     2.074    
    SLICE_X95Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     1.979    i_pong_fsm/PlateLeftxDP_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.360ns (35.668%)  route 0.649ns (64.332%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=25, routed)          0.303     2.481    i_pong_fsm/PlateXxDP_reg[11]_0[2]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.592 r  i_pong_fsm/ARG_inferred__3/i__carry/O[1]
                         net (fo=4, routed)           0.215     2.807    i_pong_fsm/RESIZE[2]
    SLICE_X95Y92         LUT2 (Prop_lut2_I1_O)        0.108     2.915 f  i_pong_fsm/PlateLeftxDP_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.131     3.046    i_pong_fsm/PlateLeftxDP_reg[2]_LDC_i_2_n_0
    SLICE_X94Y92         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X94Y92         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[2]_C/C
                         clock pessimism             -0.523     2.073    
    SLICE_X94Y92         FDCE (Remov_fdce_C_CLR)     -0.067     2.006    i_pong_fsm/PlateLeftxDP_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.422ns (41.772%)  route 0.588ns (58.228%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDPE (Prop_fdpe_C_Q)         0.164     2.201 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=28, routed)          0.294     2.495    i_pong_fsm/PlateXxDP_reg[11]_0[8]
    SLICE_X94Y89         LUT1 (Prop_lut1_I0_O)        0.045     2.540 r  i_pong_fsm/ARG_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.540    i_pong_fsm/ARG_carry__1_i_4_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.645 f  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=4, routed)           0.163     2.808    i_pong_fsm/ARG[9]
    SLICE_X95Y90         LUT2 (Prop_lut2_I0_O)        0.108     2.916 f  i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.047    i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_1_n_0
    SLICE_X94Y90         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X94Y90         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[9]_P/C
                         clock pessimism             -0.523     2.073    
    SLICE_X94Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     2.002    i_pong_fsm/PlateRightxDP_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.382ns (37.627%)  route 0.633ns (62.373%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X92Y95         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=30, routed)          0.237     2.439    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.549 f  i_pong_fsm/ARG_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.156     2.705    i_pong_fsm/RESIZE[3]
    SLICE_X99Y93         LUT2 (Prop_lut2_I1_O)        0.108     2.813 f  i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.240     3.052    i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_1_n_0
    SLICE_X99Y94         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X99Y94         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[3]_P/C
                         clock pessimism             -0.523     2.075    
    SLICE_X99Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     1.980    i_pong_fsm/PlateLeftxDP_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.364ns (37.354%)  route 0.610ns (62.646%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.607     2.038    i_pong_fsm/clk_out1
    SLICE_X91Y97         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDCE (Prop_fdce_C_Q)         0.141     2.179 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=26, routed)          0.293     2.472    i_pong_fsm/PlateXxDP_reg[11]_0[10]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__1_i_2__3_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.583 r  i_pong_fsm/ARG_inferred__3/i__carry__1/O[1]
                         net (fo=4, routed)           0.179     2.762    i_pong_fsm/RESIZE[10]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.112     2.874 f  i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.139     3.013    i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_2_n_0
    SLICE_X94Y96         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X94Y96         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[10]_C/C
                         clock pessimism             -0.523     2.074    
    SLICE_X94Y96         FDCE (Remov_fdce_C_CLR)     -0.134     1.940    i_pong_fsm/PlateLeftxDP_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[11]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.400ns (38.373%)  route 0.642ns (61.627%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.164     2.201 f  i_pong_fsm/PlateXxDP_reg[11]/Q
                         net (fo=21, routed)          0.293     2.494    i_pong_fsm/PlateXxDP_reg[11]_0[11]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.539 r  i_pong_fsm/i__carry__1_i_1__4/O
                         net (fo=1, routed)           0.000     2.539    i_pong_fsm/i__carry__1_i_1__4_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.620 r  i_pong_fsm/ARG_inferred__3/i__carry__1/CO[2]
                         net (fo=4, routed)           0.218     2.839    i_pong_fsm/ARG_inferred__3/i__carry__1_n_1
    SLICE_X93Y96         LUT2 (Prop_lut2_I1_O)        0.110     2.949 f  i_pong_fsm/PlateLeftxDP_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.080    i_pong_fsm/PlateLeftxDP_reg[11]_LDC_i_1_n_0
    SLICE_X92Y96         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X92Y96         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[11]_P/C
                         clock pessimism             -0.523     2.073    
    SLICE_X92Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     2.002    i_pong_fsm/PlateLeftxDP_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  1.077    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.786ns (41.379%)  route 2.530ns (58.621%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 f  i_pong_fsm/ARG_carry__1/O[0]
                         net (fo=4, routed)           0.621    10.015    i_pong_fsm/ARG[8]
    SLICE_X95Y87         LUT2 (Prop_lut2_I0_O)        0.295    10.310 f  i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.918    11.228    i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_1_n_0
    SLICE_X94Y86         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X94Y86         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[8]_P/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X94Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    19.750    i_pong_fsm/PlateRightxDP_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.750    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.664ns (41.120%)  route 2.383ns (58.880%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 19.667 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.278 r  i_pong_fsm/ARG_carry__0/O[0]
                         net (fo=4, routed)           0.438     9.716    i_pong_fsm/ARG[4]
    SLICE_X95Y89         LUT2 (Prop_lut2_I1_O)        0.290    10.006 f  i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.953    10.958    i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_2_n_0
    SLICE_X95Y88         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.605    19.667    i_pong_fsm/clk_out1
    SLICE_X95Y88         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[4]_C/C
                         clock pessimism              0.516    20.183    
                         clock uncertainty           -0.070    20.113    
    SLICE_X95Y88         FDCE (Recov_fdce_C_CLR)     -0.613    19.500    i_pong_fsm/PlateRightxDP_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.500    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.779ns (44.141%)  route 2.251ns (55.859%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.382 r  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.711    10.093    i_pong_fsm/ARG[5]
    SLICE_X95Y85         LUT2 (Prop_lut2_I1_O)        0.301    10.394 f  i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.548    10.942    i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_2_n_0
    SLICE_X95Y86         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X95Y86         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[5]_C/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X95Y86         FDCE (Recov_fdce_C_CLR)     -0.613    19.498    i_pong_fsm/PlateRightxDP_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.565ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.506ns (36.633%)  route 2.605ns (63.367%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 19.667 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.293 f  i_pong_fsm/ARG_carry__1/CO[3]
                         net (fo=4, routed)           0.947    10.240    i_pong_fsm/ARG_carry__1_n_0
    SLICE_X98Y88         LUT2 (Prop_lut2_I0_O)        0.117    10.357 f  i_pong_fsm/PlateRightxDP_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.666    11.023    i_pong_fsm/PlateRightxDP_reg[11]_LDC_i_2_n_0
    SLICE_X98Y88         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.605    19.667    i_pong_fsm/clk_out1
    SLICE_X98Y88         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[11]_C/C
                         clock pessimism              0.516    20.183    
                         clock uncertainty           -0.070    20.113    
    SLICE_X98Y88         FDCE (Recov_fdce_C_CLR)     -0.526    19.587    i_pong_fsm/PlateRightxDP_reg[11]_C
  -------------------------------------------------------------------
                         required time                         19.587    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  8.565    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.724ns (39.922%)  route 2.594ns (60.078%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.950 r  i_pong_fsm/ARG_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_pong_fsm/ARG_inferred__3/i__carry__0_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.169 f  i_pong_fsm/ARG_inferred__3/i__carry__1/O[0]
                         net (fo=4, routed)           0.737     9.906    i_pong_fsm/RESIZE[9]
    SLICE_X100Y95        LUT2 (Prop_lut2_I1_O)        0.295    10.201 f  i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.970    11.171    i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_1_n_0
    SLICE_X100Y95        FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y95        FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[9]_P/C
                         clock pessimism              0.516    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X100Y95        FDPE (Recov_fdpe_C_PRE)     -0.361    19.755    i_pong_fsm/PlateLeftxDP_reg[9]_P
  -------------------------------------------------------------------
                         required time                         19.755    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.784ns (42.814%)  route 2.383ns (57.186%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.382 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.711    10.093    i_pong_fsm/ARG[5]
    SLICE_X95Y85         LUT2 (Prop_lut2_I0_O)        0.306    10.399 f  i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.680    11.078    i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_1_n_0
    SLICE_X95Y85         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X95Y85         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[5]_P/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X95Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    19.752    i_pong_fsm/PlateRightxDP_reg[5]_P
  -------------------------------------------------------------------
                         required time                         19.752    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.717ns (42.664%)  route 2.307ns (57.336%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.950 r  i_pong_fsm/ARG_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_pong_fsm/ARG_inferred__3/i__carry__0_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.169 r  i_pong_fsm/ARG_inferred__3/i__carry__1/O[0]
                         net (fo=4, routed)           0.737     9.906    i_pong_fsm/RESIZE[9]
    SLICE_X100Y95        LUT2 (Prop_lut2_I1_O)        0.288    10.194 f  i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.683    10.877    i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_2_n_0
    SLICE_X98Y95         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X98Y95         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[9]_C/C
                         clock pessimism              0.516    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X98Y95         FDCE (Recov_fdce_C_CLR)     -0.543    19.573    i_pong_fsm/PlateLeftxDP_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.573    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.794ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.781ns (46.946%)  route 2.013ns (53.054%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 19.666 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 r  i_pong_fsm/ARG_carry__1/O[0]
                         net (fo=4, routed)           0.621    10.015    i_pong_fsm/ARG[8]
    SLICE_X95Y87         LUT2 (Prop_lut2_I1_O)        0.290    10.305 f  i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.400    10.705    i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_2_n_0
    SLICE_X95Y87         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.604    19.666    i_pong_fsm/clk_out1
    SLICE_X95Y87         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[8]_C/C
                         clock pessimism              0.516    20.182    
                         clock uncertainty           -0.070    20.112    
    SLICE_X95Y87         FDCE (Recov_fdce_C_CLR)     -0.613    19.499    i_pong_fsm/PlateRightxDP_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  8.794    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.896ns (50.310%)  route 1.873ns (49.689%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.499 r  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=4, routed)           0.474     9.973    i_pong_fsm/ARG[9]
    SLICE_X95Y90         LUT2 (Prop_lut2_I1_O)        0.301    10.274 f  i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.407    10.680    i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_2_n_0
    SLICE_X95Y90         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X95Y90         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[9]_C/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X95Y90         FDCE (Recov_fdce_C_CLR)     -0.613    19.501    i_pong_fsm/PlateRightxDP_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.501    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.772ns (47.348%)  route 1.971ns (52.652%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.374 r  i_pong_fsm/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.572     9.946    i_pong_fsm/ARG[7]
    SLICE_X97Y86         LUT2 (Prop_lut2_I1_O)        0.302    10.248 f  i_pong_fsm/PlateRightxDP_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.407    10.654    i_pong_fsm/PlateRightxDP_reg[7]_LDC_i_2_n_0
    SLICE_X97Y86         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X97Y86         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[7]_C/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X97Y86         FDCE (Recov_fdce_C_CLR)     -0.613    19.498    i_pong_fsm/PlateRightxDP_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  8.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.361ns (39.300%)  route 0.558ns (60.700%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 f  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=28, routed)          0.256     2.434    i_pong_fsm/PlateXxDP_reg[11]_0[4]
    SLICE_X94Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.479 r  i_pong_fsm/ARG_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.479    i_pong_fsm/ARG_carry__0_i_4_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.549 f  i_pong_fsm/ARG_carry__0/O[0]
                         net (fo=4, routed)           0.170     2.720    i_pong_fsm/ARG[4]
    SLICE_X95Y89         LUT2 (Prop_lut2_I0_O)        0.105     2.825 f  i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.956    i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_1_n_0
    SLICE_X95Y89         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.875     2.595    i_pong_fsm/clk_out1
    SLICE_X95Y89         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[4]_P/C
                         clock pessimism             -0.523     2.072    
                         clock uncertainty            0.070     2.142    
    SLICE_X95Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     2.047    i_pong_fsm/PlateRightxDP_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.382ns (41.232%)  route 0.544ns (58.768%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=29, routed)          0.270     2.471    i_pong_fsm/PlateXxDP_reg[11]_0[7]
    SLICE_X94Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.581 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[2]
                         net (fo=4, routed)           0.157     2.738    i_pong_fsm/RESIZE[7]
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.108     2.846 f  i_pong_fsm/PlateLeftxDP_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.117     2.964    i_pong_fsm/PlateLeftxDP_reg[7]_LDC_i_1_n_0
    SLICE_X101Y94        FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X101Y94        FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[7]_P/C
                         clock pessimism             -0.523     2.075    
                         clock uncertainty            0.070     2.145    
    SLICE_X101Y94        FDPE (Remov_fdpe_C_PRE)     -0.095     2.050    i_pong_fsm/PlateLeftxDP_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.385ns (42.147%)  route 0.528ns (57.853%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X92Y95         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=30, routed)          0.237     2.439    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.549 r  i_pong_fsm/ARG_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.156     2.705    i_pong_fsm/RESIZE[3]
    SLICE_X99Y93         LUT2 (Prop_lut2_I1_O)        0.111     2.816 f  i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.135     2.951    i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_2_n_0
    SLICE_X98Y94         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X98Y94         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[3]_C/C
                         clock pessimism             -0.523     2.075    
                         clock uncertainty            0.070     2.145    
    SLICE_X98Y94         FDCE (Remov_fdce_C_CLR)     -0.129     2.016    i_pong_fsm/PlateLeftxDP_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.360ns (37.491%)  route 0.600ns (62.509%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.607     2.038    i_pong_fsm/clk_out1
    SLICE_X91Y97         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDCE (Prop_fdce_C_Q)         0.141     2.179 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=26, routed)          0.293     2.472    i_pong_fsm/PlateXxDP_reg[11]_0[10]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__1_i_2__3_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.583 f  i_pong_fsm/ARG_inferred__3/i__carry__1/O[1]
                         net (fo=4, routed)           0.179     2.762    i_pong_fsm/RESIZE[10]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.108     2.870 f  i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.998    i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_1_n_0
    SLICE_X95Y95         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X95Y95         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[10]_P/C
                         clock pessimism             -0.523     2.074    
                         clock uncertainty            0.070     2.144    
    SLICE_X95Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     2.049    i_pong_fsm/PlateLeftxDP_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.361ns (37.218%)  route 0.609ns (62.782%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=28, routed)          0.244     2.422    i_pong_fsm/PlateXxDP_reg[11]_0[4]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.531 f  i_pong_fsm/ARG_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.234     2.765    i_pong_fsm/RESIZE[4]
    SLICE_X95Y93         LUT2 (Prop_lut2_I1_O)        0.111     2.876 f  i_pong_fsm/PlateLeftxDP_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.007    i_pong_fsm/PlateLeftxDP_reg[4]_LDC_i_1_n_0
    SLICE_X95Y93         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X95Y93         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[4]_P/C
                         clock pessimism             -0.523     2.074    
                         clock uncertainty            0.070     2.144    
    SLICE_X95Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     2.049    i_pong_fsm/PlateLeftxDP_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.360ns (35.668%)  route 0.649ns (64.332%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=25, routed)          0.303     2.481    i_pong_fsm/PlateXxDP_reg[11]_0[2]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.592 r  i_pong_fsm/ARG_inferred__3/i__carry/O[1]
                         net (fo=4, routed)           0.215     2.807    i_pong_fsm/RESIZE[2]
    SLICE_X95Y92         LUT2 (Prop_lut2_I1_O)        0.108     2.915 f  i_pong_fsm/PlateLeftxDP_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.131     3.046    i_pong_fsm/PlateLeftxDP_reg[2]_LDC_i_2_n_0
    SLICE_X94Y92         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X94Y92         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[2]_C/C
                         clock pessimism             -0.523     2.073    
                         clock uncertainty            0.070     2.143    
    SLICE_X94Y92         FDCE (Remov_fdce_C_CLR)     -0.067     2.076    i_pong_fsm/PlateLeftxDP_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.422ns (41.772%)  route 0.588ns (58.228%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDPE (Prop_fdpe_C_Q)         0.164     2.201 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=28, routed)          0.294     2.495    i_pong_fsm/PlateXxDP_reg[11]_0[8]
    SLICE_X94Y89         LUT1 (Prop_lut1_I0_O)        0.045     2.540 r  i_pong_fsm/ARG_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.540    i_pong_fsm/ARG_carry__1_i_4_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.645 f  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=4, routed)           0.163     2.808    i_pong_fsm/ARG[9]
    SLICE_X95Y90         LUT2 (Prop_lut2_I0_O)        0.108     2.916 f  i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.047    i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_1_n_0
    SLICE_X94Y90         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X94Y90         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[9]_P/C
                         clock pessimism             -0.523     2.073    
                         clock uncertainty            0.070     2.143    
    SLICE_X94Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     2.072    i_pong_fsm/PlateRightxDP_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.382ns (37.627%)  route 0.633ns (62.373%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X92Y95         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=30, routed)          0.237     2.439    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.549 f  i_pong_fsm/ARG_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.156     2.705    i_pong_fsm/RESIZE[3]
    SLICE_X99Y93         LUT2 (Prop_lut2_I1_O)        0.108     2.813 f  i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.240     3.052    i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_1_n_0
    SLICE_X99Y94         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X99Y94         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[3]_P/C
                         clock pessimism             -0.523     2.075    
                         clock uncertainty            0.070     2.145    
    SLICE_X99Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     2.050    i_pong_fsm/PlateLeftxDP_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.364ns (37.354%)  route 0.610ns (62.646%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.607     2.038    i_pong_fsm/clk_out1
    SLICE_X91Y97         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDCE (Prop_fdce_C_Q)         0.141     2.179 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=26, routed)          0.293     2.472    i_pong_fsm/PlateXxDP_reg[11]_0[10]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__1_i_2__3_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.583 r  i_pong_fsm/ARG_inferred__3/i__carry__1/O[1]
                         net (fo=4, routed)           0.179     2.762    i_pong_fsm/RESIZE[10]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.112     2.874 f  i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.139     3.013    i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_2_n_0
    SLICE_X94Y96         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X94Y96         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[10]_C/C
                         clock pessimism             -0.523     2.074    
                         clock uncertainty            0.070     2.144    
    SLICE_X94Y96         FDCE (Remov_fdce_C_CLR)     -0.134     2.010    i_pong_fsm/PlateLeftxDP_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[11]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.400ns (38.373%)  route 0.642ns (61.627%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.164     2.201 f  i_pong_fsm/PlateXxDP_reg[11]/Q
                         net (fo=21, routed)          0.293     2.494    i_pong_fsm/PlateXxDP_reg[11]_0[11]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.539 r  i_pong_fsm/i__carry__1_i_1__4/O
                         net (fo=1, routed)           0.000     2.539    i_pong_fsm/i__carry__1_i_1__4_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.620 r  i_pong_fsm/ARG_inferred__3/i__carry__1/CO[2]
                         net (fo=4, routed)           0.218     2.839    i_pong_fsm/ARG_inferred__3/i__carry__1_n_1
    SLICE_X93Y96         LUT2 (Prop_lut2_I1_O)        0.110     2.949 f  i_pong_fsm/PlateLeftxDP_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.080    i_pong_fsm/PlateLeftxDP_reg[11]_LDC_i_1_n_0
    SLICE_X92Y96         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X92Y96         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[11]_P/C
                         clock pessimism             -0.523     2.073    
                         clock uncertainty            0.070     2.143    
    SLICE_X92Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     2.072    i_pong_fsm/PlateLeftxDP_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  1.008    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.522ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.522ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.786ns (41.379%)  route 2.530ns (58.621%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 f  i_pong_fsm/ARG_carry__1/O[0]
                         net (fo=4, routed)           0.621    10.015    i_pong_fsm/ARG[8]
    SLICE_X95Y87         LUT2 (Prop_lut2_I0_O)        0.295    10.310 f  i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.918    11.228    i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_1_n_0
    SLICE_X94Y86         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X94Y86         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[8]_P/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X94Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    19.750    i_pong_fsm/PlateRightxDP_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.750    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  8.522    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.664ns (41.120%)  route 2.383ns (58.880%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 19.667 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.278 r  i_pong_fsm/ARG_carry__0/O[0]
                         net (fo=4, routed)           0.438     9.716    i_pong_fsm/ARG[4]
    SLICE_X95Y89         LUT2 (Prop_lut2_I1_O)        0.290    10.006 f  i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.953    10.958    i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_2_n_0
    SLICE_X95Y88         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.605    19.667    i_pong_fsm/clk_out1
    SLICE_X95Y88         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[4]_C/C
                         clock pessimism              0.516    20.183    
                         clock uncertainty           -0.070    20.113    
    SLICE_X95Y88         FDCE (Recov_fdce_C_CLR)     -0.613    19.500    i_pong_fsm/PlateRightxDP_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.500    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.556ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.779ns (44.141%)  route 2.251ns (55.859%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.382 r  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.711    10.093    i_pong_fsm/ARG[5]
    SLICE_X95Y85         LUT2 (Prop_lut2_I1_O)        0.301    10.394 f  i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.548    10.942    i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_2_n_0
    SLICE_X95Y86         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X95Y86         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[5]_C/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X95Y86         FDCE (Recov_fdce_C_CLR)     -0.613    19.498    i_pong_fsm/PlateRightxDP_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  8.556    

Slack (MET) :             8.565ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.506ns (36.633%)  route 2.605ns (63.367%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 19.667 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.293 f  i_pong_fsm/ARG_carry__1/CO[3]
                         net (fo=4, routed)           0.947    10.240    i_pong_fsm/ARG_carry__1_n_0
    SLICE_X98Y88         LUT2 (Prop_lut2_I0_O)        0.117    10.357 f  i_pong_fsm/PlateRightxDP_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.666    11.023    i_pong_fsm/PlateRightxDP_reg[11]_LDC_i_2_n_0
    SLICE_X98Y88         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.605    19.667    i_pong_fsm/clk_out1
    SLICE_X98Y88         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[11]_C/C
                         clock pessimism              0.516    20.183    
                         clock uncertainty           -0.070    20.113    
    SLICE_X98Y88         FDCE (Recov_fdce_C_CLR)     -0.526    19.587    i_pong_fsm/PlateRightxDP_reg[11]_C
  -------------------------------------------------------------------
                         required time                         19.587    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  8.565    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.724ns (39.922%)  route 2.594ns (60.078%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.950 r  i_pong_fsm/ARG_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_pong_fsm/ARG_inferred__3/i__carry__0_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.169 f  i_pong_fsm/ARG_inferred__3/i__carry__1/O[0]
                         net (fo=4, routed)           0.737     9.906    i_pong_fsm/RESIZE[9]
    SLICE_X100Y95        LUT2 (Prop_lut2_I1_O)        0.295    10.201 f  i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.970    11.171    i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_1_n_0
    SLICE_X100Y95        FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y95        FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[9]_P/C
                         clock pessimism              0.516    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X100Y95        FDPE (Recov_fdpe_C_PRE)     -0.361    19.755    i_pong_fsm/PlateLeftxDP_reg[9]_P
  -------------------------------------------------------------------
                         required time                         19.755    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.784ns (42.814%)  route 2.383ns (57.186%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.382 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.711    10.093    i_pong_fsm/ARG[5]
    SLICE_X95Y85         LUT2 (Prop_lut2_I0_O)        0.306    10.399 f  i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.680    11.078    i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_1_n_0
    SLICE_X95Y85         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X95Y85         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[5]_P/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X95Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    19.752    i_pong_fsm/PlateRightxDP_reg[5]_P
  -------------------------------------------------------------------
                         required time                         19.752    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.696ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.717ns (42.664%)  route 2.307ns (57.336%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.950 r  i_pong_fsm/ARG_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_pong_fsm/ARG_inferred__3/i__carry__0_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.169 r  i_pong_fsm/ARG_inferred__3/i__carry__1/O[0]
                         net (fo=4, routed)           0.737     9.906    i_pong_fsm/RESIZE[9]
    SLICE_X100Y95        LUT2 (Prop_lut2_I1_O)        0.288    10.194 f  i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.683    10.877    i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_2_n_0
    SLICE_X98Y95         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X98Y95         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[9]_C/C
                         clock pessimism              0.516    20.186    
                         clock uncertainty           -0.070    20.116    
    SLICE_X98Y95         FDCE (Recov_fdce_C_CLR)     -0.543    19.573    i_pong_fsm/PlateLeftxDP_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.573    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  8.696    

Slack (MET) :             8.794ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.781ns (46.946%)  route 2.013ns (53.054%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 19.666 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 r  i_pong_fsm/ARG_carry__1/O[0]
                         net (fo=4, routed)           0.621    10.015    i_pong_fsm/ARG[8]
    SLICE_X95Y87         LUT2 (Prop_lut2_I1_O)        0.290    10.305 f  i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.400    10.705    i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_2_n_0
    SLICE_X95Y87         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.604    19.666    i_pong_fsm/clk_out1
    SLICE_X95Y87         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[8]_C/C
                         clock pessimism              0.516    20.182    
                         clock uncertainty           -0.070    20.112    
    SLICE_X95Y87         FDCE (Recov_fdce_C_CLR)     -0.613    19.499    i_pong_fsm/PlateRightxDP_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  8.794    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.896ns (50.310%)  route 1.873ns (49.689%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.499 r  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=4, routed)           0.474     9.973    i_pong_fsm/ARG[9]
    SLICE_X95Y90         LUT2 (Prop_lut2_I1_O)        0.301    10.274 f  i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.407    10.680    i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_2_n_0
    SLICE_X95Y90         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X95Y90         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[9]_C/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.070    20.114    
    SLICE_X95Y90         FDCE (Recov_fdce_C_CLR)     -0.613    19.501    i_pong_fsm/PlateRightxDP_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.501    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.844ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.772ns (47.348%)  route 1.971ns (52.652%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.374 r  i_pong_fsm/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.572     9.946    i_pong_fsm/ARG[7]
    SLICE_X97Y86         LUT2 (Prop_lut2_I1_O)        0.302    10.248 f  i_pong_fsm/PlateRightxDP_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.407    10.654    i_pong_fsm/PlateRightxDP_reg[7]_LDC_i_2_n_0
    SLICE_X97Y86         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X97Y86         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[7]_C/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.070    20.111    
    SLICE_X97Y86         FDCE (Recov_fdce_C_CLR)     -0.613    19.498    i_pong_fsm/PlateRightxDP_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.498    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  8.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.909ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.361ns (39.300%)  route 0.558ns (60.700%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 f  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=28, routed)          0.256     2.434    i_pong_fsm/PlateXxDP_reg[11]_0[4]
    SLICE_X94Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.479 r  i_pong_fsm/ARG_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.479    i_pong_fsm/ARG_carry__0_i_4_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.549 f  i_pong_fsm/ARG_carry__0/O[0]
                         net (fo=4, routed)           0.170     2.720    i_pong_fsm/ARG[4]
    SLICE_X95Y89         LUT2 (Prop_lut2_I0_O)        0.105     2.825 f  i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.956    i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_1_n_0
    SLICE_X95Y89         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.875     2.595    i_pong_fsm/clk_out1
    SLICE_X95Y89         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[4]_P/C
                         clock pessimism             -0.523     2.072    
                         clock uncertainty            0.070     2.142    
    SLICE_X95Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     2.047    i_pong_fsm/PlateRightxDP_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -2.047    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.914ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.382ns (41.232%)  route 0.544ns (58.768%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=29, routed)          0.270     2.471    i_pong_fsm/PlateXxDP_reg[11]_0[7]
    SLICE_X94Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.581 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[2]
                         net (fo=4, routed)           0.157     2.738    i_pong_fsm/RESIZE[7]
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.108     2.846 f  i_pong_fsm/PlateLeftxDP_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.117     2.964    i_pong_fsm/PlateLeftxDP_reg[7]_LDC_i_1_n_0
    SLICE_X101Y94        FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X101Y94        FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[7]_P/C
                         clock pessimism             -0.523     2.075    
                         clock uncertainty            0.070     2.145    
    SLICE_X101Y94        FDPE (Remov_fdpe_C_PRE)     -0.095     2.050    i_pong_fsm/PlateLeftxDP_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.914    

Slack (MET) :             0.935ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.385ns (42.147%)  route 0.528ns (57.853%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X92Y95         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=30, routed)          0.237     2.439    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.549 r  i_pong_fsm/ARG_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.156     2.705    i_pong_fsm/RESIZE[3]
    SLICE_X99Y93         LUT2 (Prop_lut2_I1_O)        0.111     2.816 f  i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.135     2.951    i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_2_n_0
    SLICE_X98Y94         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X98Y94         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[3]_C/C
                         clock pessimism             -0.523     2.075    
                         clock uncertainty            0.070     2.145    
    SLICE_X98Y94         FDCE (Remov_fdce_C_CLR)     -0.129     2.016    i_pong_fsm/PlateLeftxDP_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.935    

Slack (MET) :             0.950ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.360ns (37.491%)  route 0.600ns (62.509%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.607     2.038    i_pong_fsm/clk_out1
    SLICE_X91Y97         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDCE (Prop_fdce_C_Q)         0.141     2.179 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=26, routed)          0.293     2.472    i_pong_fsm/PlateXxDP_reg[11]_0[10]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__1_i_2__3_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.583 f  i_pong_fsm/ARG_inferred__3/i__carry__1/O[1]
                         net (fo=4, routed)           0.179     2.762    i_pong_fsm/RESIZE[10]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.108     2.870 f  i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.998    i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_1_n_0
    SLICE_X95Y95         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X95Y95         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[10]_P/C
                         clock pessimism             -0.523     2.074    
                         clock uncertainty            0.070     2.144    
    SLICE_X95Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     2.049    i_pong_fsm/PlateLeftxDP_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  0.950    

Slack (MET) :             0.958ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.361ns (37.218%)  route 0.609ns (62.782%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=28, routed)          0.244     2.422    i_pong_fsm/PlateXxDP_reg[11]_0[4]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.531 f  i_pong_fsm/ARG_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.234     2.765    i_pong_fsm/RESIZE[4]
    SLICE_X95Y93         LUT2 (Prop_lut2_I1_O)        0.111     2.876 f  i_pong_fsm/PlateLeftxDP_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.007    i_pong_fsm/PlateLeftxDP_reg[4]_LDC_i_1_n_0
    SLICE_X95Y93         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X95Y93         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[4]_P/C
                         clock pessimism             -0.523     2.074    
                         clock uncertainty            0.070     2.144    
    SLICE_X95Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     2.049    i_pong_fsm/PlateLeftxDP_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -2.049    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  0.958    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.360ns (35.668%)  route 0.649ns (64.332%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=25, routed)          0.303     2.481    i_pong_fsm/PlateXxDP_reg[11]_0[2]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.592 r  i_pong_fsm/ARG_inferred__3/i__carry/O[1]
                         net (fo=4, routed)           0.215     2.807    i_pong_fsm/RESIZE[2]
    SLICE_X95Y92         LUT2 (Prop_lut2_I1_O)        0.108     2.915 f  i_pong_fsm/PlateLeftxDP_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.131     3.046    i_pong_fsm/PlateLeftxDP_reg[2]_LDC_i_2_n_0
    SLICE_X94Y92         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X94Y92         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[2]_C/C
                         clock pessimism             -0.523     2.073    
                         clock uncertainty            0.070     2.143    
    SLICE_X94Y92         FDCE (Remov_fdce_C_CLR)     -0.067     2.076    i_pong_fsm/PlateLeftxDP_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.076    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  0.971    

Slack (MET) :             0.976ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.422ns (41.772%)  route 0.588ns (58.228%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDPE (Prop_fdpe_C_Q)         0.164     2.201 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=28, routed)          0.294     2.495    i_pong_fsm/PlateXxDP_reg[11]_0[8]
    SLICE_X94Y89         LUT1 (Prop_lut1_I0_O)        0.045     2.540 r  i_pong_fsm/ARG_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.540    i_pong_fsm/ARG_carry__1_i_4_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.645 f  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=4, routed)           0.163     2.808    i_pong_fsm/ARG[9]
    SLICE_X95Y90         LUT2 (Prop_lut2_I0_O)        0.108     2.916 f  i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.047    i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_1_n_0
    SLICE_X94Y90         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X94Y90         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[9]_P/C
                         clock pessimism             -0.523     2.073    
                         clock uncertainty            0.070     2.143    
    SLICE_X94Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     2.072    i_pong_fsm/PlateRightxDP_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  0.976    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.382ns (37.627%)  route 0.633ns (62.373%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X92Y95         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=30, routed)          0.237     2.439    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.549 f  i_pong_fsm/ARG_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.156     2.705    i_pong_fsm/RESIZE[3]
    SLICE_X99Y93         LUT2 (Prop_lut2_I1_O)        0.108     2.813 f  i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.240     3.052    i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_1_n_0
    SLICE_X99Y94         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X99Y94         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[3]_P/C
                         clock pessimism             -0.523     2.075    
                         clock uncertainty            0.070     2.145    
    SLICE_X99Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     2.050    i_pong_fsm/PlateLeftxDP_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -2.050    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.364ns (37.354%)  route 0.610ns (62.646%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.607     2.038    i_pong_fsm/clk_out1
    SLICE_X91Y97         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDCE (Prop_fdce_C_Q)         0.141     2.179 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=26, routed)          0.293     2.472    i_pong_fsm/PlateXxDP_reg[11]_0[10]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__1_i_2__3_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.583 r  i_pong_fsm/ARG_inferred__3/i__carry__1/O[1]
                         net (fo=4, routed)           0.179     2.762    i_pong_fsm/RESIZE[10]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.112     2.874 f  i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.139     3.013    i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_2_n_0
    SLICE_X94Y96         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X94Y96         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[10]_C/C
                         clock pessimism             -0.523     2.074    
                         clock uncertainty            0.070     2.144    
    SLICE_X94Y96         FDCE (Remov_fdce_C_CLR)     -0.134     2.010    i_pong_fsm/PlateLeftxDP_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.008ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[11]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.400ns (38.373%)  route 0.642ns (61.627%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.120ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.164     2.201 f  i_pong_fsm/PlateXxDP_reg[11]/Q
                         net (fo=21, routed)          0.293     2.494    i_pong_fsm/PlateXxDP_reg[11]_0[11]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.539 r  i_pong_fsm/i__carry__1_i_1__4/O
                         net (fo=1, routed)           0.000     2.539    i_pong_fsm/i__carry__1_i_1__4_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.620 r  i_pong_fsm/ARG_inferred__3/i__carry__1/CO[2]
                         net (fo=4, routed)           0.218     2.839    i_pong_fsm/ARG_inferred__3/i__carry__1_n_1
    SLICE_X93Y96         LUT2 (Prop_lut2_I1_O)        0.110     2.949 f  i_pong_fsm/PlateLeftxDP_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.080    i_pong_fsm/PlateLeftxDP_reg[11]_LDC_i_1_n_0
    SLICE_X92Y96         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X92Y96         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[11]_P/C
                         clock pessimism             -0.523     2.073    
                         clock uncertainty            0.070     2.143    
    SLICE_X92Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     2.072    i_pong_fsm/PlateLeftxDP_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -2.072    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  1.008    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.523ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.523ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[8]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 1.786ns (41.379%)  route 2.530ns (58.621%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 f  i_pong_fsm/ARG_carry__1/O[0]
                         net (fo=4, routed)           0.621    10.015    i_pong_fsm/ARG[8]
    SLICE_X95Y87         LUT2 (Prop_lut2_I0_O)        0.295    10.310 f  i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.918    11.228    i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_1_n_0
    SLICE_X94Y86         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X94Y86         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[8]_P/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.069    20.112    
    SLICE_X94Y86         FDPE (Recov_fdpe_C_PRE)     -0.361    19.751    i_pong_fsm/PlateRightxDP_reg[8]_P
  -------------------------------------------------------------------
                         required time                         19.751    
                         arrival time                         -11.228    
  -------------------------------------------------------------------
                         slack                                  8.523    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[4]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 1.664ns (41.120%)  route 2.383ns (58.880%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 19.667 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.278 r  i_pong_fsm/ARG_carry__0/O[0]
                         net (fo=4, routed)           0.438     9.716    i_pong_fsm/ARG[4]
    SLICE_X95Y89         LUT2 (Prop_lut2_I1_O)        0.290    10.006 f  i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.953    10.958    i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_2_n_0
    SLICE_X95Y88         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.605    19.667    i_pong_fsm/clk_out1
    SLICE_X95Y88         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[4]_C/C
                         clock pessimism              0.516    20.183    
                         clock uncertainty           -0.069    20.114    
    SLICE_X95Y88         FDCE (Recov_fdce_C_CLR)     -0.613    19.501    i_pong_fsm/PlateRightxDP_reg[4]_C
  -------------------------------------------------------------------
                         required time                         19.501    
                         arrival time                         -10.958    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.557ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 1.779ns (44.141%)  route 2.251ns (55.859%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.382 r  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.711    10.093    i_pong_fsm/ARG[5]
    SLICE_X95Y85         LUT2 (Prop_lut2_I1_O)        0.301    10.394 f  i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.548    10.942    i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_2_n_0
    SLICE_X95Y86         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X95Y86         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[5]_C/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.069    20.112    
    SLICE_X95Y86         FDCE (Recov_fdce_C_CLR)     -0.613    19.499    i_pong_fsm/PlateRightxDP_reg[5]_C
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                         -10.942    
  -------------------------------------------------------------------
                         slack                                  8.557    

Slack (MET) :             8.565ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[11]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 1.506ns (36.633%)  route 2.605ns (63.367%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 19.667 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.293 f  i_pong_fsm/ARG_carry__1/CO[3]
                         net (fo=4, routed)           0.947    10.240    i_pong_fsm/ARG_carry__1_n_0
    SLICE_X98Y88         LUT2 (Prop_lut2_I0_O)        0.117    10.357 f  i_pong_fsm/PlateRightxDP_reg[11]_LDC_i_2/O
                         net (fo=2, routed)           0.666    11.023    i_pong_fsm/PlateRightxDP_reg[11]_LDC_i_2_n_0
    SLICE_X98Y88         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.605    19.667    i_pong_fsm/clk_out1
    SLICE_X98Y88         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[11]_C/C
                         clock pessimism              0.516    20.183    
                         clock uncertainty           -0.069    20.114    
    SLICE_X98Y88         FDCE (Recov_fdce_C_CLR)     -0.526    19.588    i_pong_fsm/PlateRightxDP_reg[11]_C
  -------------------------------------------------------------------
                         required time                         19.588    
                         arrival time                         -11.023    
  -------------------------------------------------------------------
                         slack                                  8.565    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[9]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.318ns  (logic 1.724ns (39.922%)  route 2.594ns (60.078%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.950 r  i_pong_fsm/ARG_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_pong_fsm/ARG_inferred__3/i__carry__0_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.169 f  i_pong_fsm/ARG_inferred__3/i__carry__1/O[0]
                         net (fo=4, routed)           0.737     9.906    i_pong_fsm/RESIZE[9]
    SLICE_X100Y95        LUT2 (Prop_lut2_I1_O)        0.295    10.201 f  i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.970    11.171    i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_1_n_0
    SLICE_X100Y95        FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X100Y95        FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[9]_P/C
                         clock pessimism              0.516    20.186    
                         clock uncertainty           -0.069    20.117    
    SLICE_X100Y95        FDPE (Recov_fdpe_C_PRE)     -0.361    19.756    i_pong_fsm/PlateLeftxDP_reg[9]_P
  -------------------------------------------------------------------
                         required time                         19.756    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                  8.585    

Slack (MET) :             8.674ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 1.784ns (42.814%)  route 2.383ns (57.186%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.382 f  i_pong_fsm/ARG_carry__0/O[1]
                         net (fo=4, routed)           0.711    10.093    i_pong_fsm/ARG[5]
    SLICE_X95Y85         LUT2 (Prop_lut2_I0_O)        0.306    10.399 f  i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.680    11.078    i_pong_fsm/PlateRightxDP_reg[5]_LDC_i_1_n_0
    SLICE_X95Y85         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X95Y85         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[5]_P/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.069    20.112    
    SLICE_X95Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    19.753    i_pong_fsm/PlateRightxDP_reg[5]_P
  -------------------------------------------------------------------
                         required time                         19.753    
                         arrival time                         -11.079    
  -------------------------------------------------------------------
                         slack                                  8.674    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.024ns  (logic 1.717ns (42.664%)  route 2.307ns (57.336%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 19.670 - 13.333 ) 
    Source Clock Delay      (SCD):    6.853ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.722     6.853    i_pong_fsm/clk_out1
    SLICE_X87Y95         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDCE (Prop_fdce_C_Q)         0.456     7.309 f  i_pong_fsm/PlateXxDP_reg[1]/Q
                         net (fo=29, routed)          0.888     8.196    i_pong_fsm/PlateXxDP_reg[11]_0[1]
    SLICE_X94Y93         LUT1 (Prop_lut1_I0_O)        0.124     8.320 r  i_pong_fsm/i__carry_i_4__3/O
                         net (fo=1, routed)           0.000     8.320    i_pong_fsm/i__carry_i_4__3_n_0
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     8.833 r  i_pong_fsm/ARG_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.833    i_pong_fsm/ARG_inferred__3/i__carry_n_0
    SLICE_X94Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.950 r  i_pong_fsm/ARG_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.950    i_pong_fsm/ARG_inferred__3/i__carry__0_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.169 r  i_pong_fsm/ARG_inferred__3/i__carry__1/O[0]
                         net (fo=4, routed)           0.737     9.906    i_pong_fsm/RESIZE[9]
    SLICE_X100Y95        LUT2 (Prop_lut2_I1_O)        0.288    10.194 f  i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.683    10.877    i_pong_fsm/PlateLeftxDP_reg[9]_LDC_i_2_n_0
    SLICE_X98Y95         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.608    19.670    i_pong_fsm/clk_out1
    SLICE_X98Y95         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[9]_C/C
                         clock pessimism              0.516    20.186    
                         clock uncertainty           -0.069    20.117    
    SLICE_X98Y95         FDCE (Recov_fdce_C_CLR)     -0.543    19.574    i_pong_fsm/PlateLeftxDP_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.574    
                         arrival time                         -10.877    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.794ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[8]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.794ns  (logic 1.781ns (46.946%)  route 2.013ns (53.054%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.332ns = ( 19.666 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.395 r  i_pong_fsm/ARG_carry__1/O[0]
                         net (fo=4, routed)           0.621    10.015    i_pong_fsm/ARG[8]
    SLICE_X95Y87         LUT2 (Prop_lut2_I1_O)        0.290    10.305 f  i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.400    10.705    i_pong_fsm/PlateRightxDP_reg[8]_LDC_i_2_n_0
    SLICE_X95Y87         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.604    19.666    i_pong_fsm/clk_out1
    SLICE_X95Y87         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[8]_C/C
                         clock pessimism              0.516    20.182    
                         clock uncertainty           -0.069    20.113    
    SLICE_X95Y87         FDCE (Recov_fdce_C_CLR)     -0.613    19.500    i_pong_fsm/PlateRightxDP_reg[8]_C
  -------------------------------------------------------------------
                         required time                         19.500    
                         arrival time                         -10.705    
  -------------------------------------------------------------------
                         slack                                  8.794    

Slack (MET) :             8.821ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[9]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 1.896ns (50.310%)  route 1.873ns (49.689%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.334ns = ( 19.668 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.176 r  i_pong_fsm/ARG_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    i_pong_fsm/ARG_carry__0_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.499 r  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=4, routed)           0.474     9.973    i_pong_fsm/ARG[9]
    SLICE_X95Y90         LUT2 (Prop_lut2_I1_O)        0.301    10.274 f  i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.407    10.680    i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_2_n_0
    SLICE_X95Y90         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.606    19.668    i_pong_fsm/clk_out1
    SLICE_X95Y90         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[9]_C/C
                         clock pessimism              0.516    20.184    
                         clock uncertainty           -0.069    20.115    
    SLICE_X95Y90         FDCE (Recov_fdce_C_CLR)     -0.613    19.502    i_pong_fsm/PlateRightxDP_reg[9]_C
  -------------------------------------------------------------------
                         required time                         19.502    
                         arrival time                         -10.680    
  -------------------------------------------------------------------
                         slack                                  8.821    

Slack (MET) :             8.845ns  (required time - arrival time)
  Source:                 i_pong_fsm/PlateXxDP_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out1_clk_wiz_0_1 rise@13.333ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.743ns  (logic 1.772ns (47.348%)  route 1.971ns (52.652%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.331ns = ( 19.665 - 13.333 ) 
    Source Clock Delay      (SCD):    6.912ns
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.824 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     5.030    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     5.131 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.781     6.912    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.518     7.430 f  i_pong_fsm/PlateXxDP_reg[0]/Q
                         net (fo=22, routed)          0.992     8.422    i_pong_fsm/PlateXxDP_reg[11]_0[0]
    SLICE_X94Y87         LUT1 (Prop_lut1_I0_O)        0.124     8.546 r  i_pong_fsm/ARG_carry_i_4/O
                         net (fo=1, routed)           0.000     8.546    i_pong_fsm/ARG_carry_i_4_n_0
    SLICE_X94Y87         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.059 r  i_pong_fsm/ARG_carry/CO[3]
                         net (fo=1, routed)           0.000     9.059    i_pong_fsm/ARG_carry_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.374 r  i_pong_fsm/ARG_carry__0/O[3]
                         net (fo=4, routed)           0.572     9.946    i_pong_fsm/ARG[7]
    SLICE_X97Y86         LUT2 (Prop_lut2_I1_O)        0.302    10.248 f  i_pong_fsm/PlateRightxDP_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.407    10.654    i_pong_fsm/PlateRightxDP_reg[7]_LDC_i_2_n_0
    SLICE_X97Y86         FDCE                                         f  i_pong_fsm/PlateRightxDP_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    H16                                               0.000    13.333 r  CLK125xCI (IN)
                         net (fo=0)                   0.000    13.333    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    14.714 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.876    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.959 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    17.971    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    18.062 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         1.603    19.665    i_pong_fsm/clk_out1
    SLICE_X97Y86         FDCE                                         r  i_pong_fsm/PlateRightxDP_reg[7]_C/C
                         clock pessimism              0.516    20.181    
                         clock uncertainty           -0.069    20.112    
    SLICE_X97Y86         FDCE (Recov_fdce_C_CLR)     -0.613    19.499    i_pong_fsm/PlateRightxDP_reg[7]_C
  -------------------------------------------------------------------
                         required time                         19.499    
                         arrival time                         -10.654    
  -------------------------------------------------------------------
                         slack                                  8.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.919ns  (logic 0.361ns (39.300%)  route 0.558ns (60.700%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 f  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=28, routed)          0.256     2.434    i_pong_fsm/PlateXxDP_reg[11]_0[4]
    SLICE_X94Y88         LUT1 (Prop_lut1_I0_O)        0.045     2.479 r  i_pong_fsm/ARG_carry__0_i_4/O
                         net (fo=1, routed)           0.000     2.479    i_pong_fsm/ARG_carry__0_i_4_n_0
    SLICE_X94Y88         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.549 f  i_pong_fsm/ARG_carry__0/O[0]
                         net (fo=4, routed)           0.170     2.720    i_pong_fsm/ARG[4]
    SLICE_X95Y89         LUT2 (Prop_lut2_I0_O)        0.105     2.825 f  i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.131     2.956    i_pong_fsm/PlateRightxDP_reg[4]_LDC_i_1_n_0
    SLICE_X95Y89         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.875     2.595    i_pong_fsm/clk_out1
    SLICE_X95Y89         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[4]_P/C
                         clock pessimism             -0.523     2.072    
    SLICE_X95Y89         FDPE (Remov_fdpe_C_PRE)     -0.095     1.977    i_pong_fsm/PlateRightxDP_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.956    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.983ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.926ns  (logic 0.382ns (41.232%)  route 0.544ns (58.768%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[7]/Q
                         net (fo=29, routed)          0.270     2.471    i_pong_fsm/PlateXxDP_reg[11]_0[7]
    SLICE_X94Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.581 f  i_pong_fsm/ARG_inferred__3/i__carry__0/O[2]
                         net (fo=4, routed)           0.157     2.738    i_pong_fsm/RESIZE[7]
    SLICE_X99Y94         LUT2 (Prop_lut2_I1_O)        0.108     2.846 f  i_pong_fsm/PlateLeftxDP_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.117     2.964    i_pong_fsm/PlateLeftxDP_reg[7]_LDC_i_1_n_0
    SLICE_X101Y94        FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X101Y94        FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[7]_P/C
                         clock pessimism             -0.523     2.075    
    SLICE_X101Y94        FDPE (Remov_fdpe_C_PRE)     -0.095     1.980    i_pong_fsm/PlateLeftxDP_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           2.964    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.004ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.913ns  (logic 0.385ns (42.147%)  route 0.528ns (57.853%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X92Y95         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=30, routed)          0.237     2.439    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.549 r  i_pong_fsm/ARG_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.156     2.705    i_pong_fsm/RESIZE[3]
    SLICE_X99Y93         LUT2 (Prop_lut2_I1_O)        0.111     2.816 f  i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.135     2.951    i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_2_n_0
    SLICE_X98Y94         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X98Y94         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[3]_C/C
                         clock pessimism             -0.523     2.075    
    SLICE_X98Y94         FDCE (Remov_fdce_C_CLR)     -0.129     1.946    i_pong_fsm/PlateLeftxDP_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.946    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  1.004    

Slack (MET) :             1.019ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[10]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.960ns  (logic 0.360ns (37.491%)  route 0.600ns (62.509%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.607     2.038    i_pong_fsm/clk_out1
    SLICE_X91Y97         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDCE (Prop_fdce_C_Q)         0.141     2.179 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=26, routed)          0.293     2.472    i_pong_fsm/PlateXxDP_reg[11]_0[10]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__1_i_2__3_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.583 f  i_pong_fsm/ARG_inferred__3/i__carry__1/O[1]
                         net (fo=4, routed)           0.179     2.762    i_pong_fsm/RESIZE[10]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.108     2.870 f  i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_1/O
                         net (fo=2, routed)           0.128     2.998    i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_1_n_0
    SLICE_X95Y95         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[10]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X95Y95         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[10]_P/C
                         clock pessimism             -0.523     2.074    
    SLICE_X95Y95         FDPE (Remov_fdpe_C_PRE)     -0.095     1.979    i_pong_fsm/PlateLeftxDP_reg[10]_P
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           2.998    
  -------------------------------------------------------------------
                         slack                                  1.019    

Slack (MET) :             1.028ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[4]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.970ns  (logic 0.361ns (37.218%)  route 0.609ns (62.782%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 r  i_pong_fsm/PlateXxDP_reg[4]/Q
                         net (fo=28, routed)          0.244     2.422    i_pong_fsm/PlateXxDP_reg[11]_0[4]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     2.531 f  i_pong_fsm/ARG_inferred__3/i__carry/O[3]
                         net (fo=4, routed)           0.234     2.765    i_pong_fsm/RESIZE[4]
    SLICE_X95Y93         LUT2 (Prop_lut2_I1_O)        0.111     2.876 f  i_pong_fsm/PlateLeftxDP_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.007    i_pong_fsm/PlateLeftxDP_reg[4]_LDC_i_1_n_0
    SLICE_X95Y93         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X95Y93         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[4]_P/C
                         clock pessimism             -0.523     2.074    
    SLICE_X95Y93         FDPE (Remov_fdpe_C_PRE)     -0.095     1.979    i_pong_fsm/PlateLeftxDP_reg[4]_P
  -------------------------------------------------------------------
                         required time                         -1.979    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  1.028    

Slack (MET) :             1.040ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.009ns  (logic 0.360ns (35.668%)  route 0.649ns (64.332%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X91Y93         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y93         FDPE (Prop_fdpe_C_Q)         0.141     2.178 r  i_pong_fsm/PlateXxDP_reg[2]/Q
                         net (fo=25, routed)          0.303     2.481    i_pong_fsm/PlateXxDP_reg[11]_0[2]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111     2.592 r  i_pong_fsm/ARG_inferred__3/i__carry/O[1]
                         net (fo=4, routed)           0.215     2.807    i_pong_fsm/RESIZE[2]
    SLICE_X95Y92         LUT2 (Prop_lut2_I1_O)        0.108     2.915 f  i_pong_fsm/PlateLeftxDP_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.131     3.046    i_pong_fsm/PlateLeftxDP_reg[2]_LDC_i_2_n_0
    SLICE_X94Y92         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X94Y92         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[2]_C/C
                         clock pessimism             -0.523     2.073    
    SLICE_X94Y92         FDCE (Remov_fdce_C_CLR)     -0.067     2.006    i_pong_fsm/PlateLeftxDP_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           3.046    
  -------------------------------------------------------------------
                         slack                                  1.040    

Slack (MET) :             1.045ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[8]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateRightxDP_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.010ns  (logic 0.422ns (41.772%)  route 0.588ns (58.228%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDPE (Prop_fdpe_C_Q)         0.164     2.201 f  i_pong_fsm/PlateXxDP_reg[8]/Q
                         net (fo=28, routed)          0.294     2.495    i_pong_fsm/PlateXxDP_reg[11]_0[8]
    SLICE_X94Y89         LUT1 (Prop_lut1_I0_O)        0.045     2.540 r  i_pong_fsm/ARG_carry__1_i_4/O
                         net (fo=1, routed)           0.000     2.540    i_pong_fsm/ARG_carry__1_i_4_n_0
    SLICE_X94Y89         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     2.645 f  i_pong_fsm/ARG_carry__1/O[1]
                         net (fo=4, routed)           0.163     2.808    i_pong_fsm/ARG[9]
    SLICE_X95Y90         LUT2 (Prop_lut2_I0_O)        0.108     2.916 f  i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.047    i_pong_fsm/PlateRightxDP_reg[9]_LDC_i_1_n_0
    SLICE_X94Y90         FDPE                                         f  i_pong_fsm/PlateRightxDP_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X94Y90         FDPE                                         r  i_pong_fsm/PlateRightxDP_reg[9]_P/C
                         clock pessimism             -0.523     2.073    
    SLICE_X94Y90         FDPE (Remov_fdpe_C_PRE)     -0.071     2.002    i_pong_fsm/PlateRightxDP_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           3.047    
  -------------------------------------------------------------------
                         slack                                  1.045    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[3]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.015ns  (logic 0.382ns (37.627%)  route 0.633ns (62.373%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.598ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X92Y95         FDPE                                         r  i_pong_fsm/PlateXxDP_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y95         FDPE (Prop_fdpe_C_Q)         0.164     2.201 r  i_pong_fsm/PlateXxDP_reg[3]/Q
                         net (fo=30, routed)          0.237     2.439    i_pong_fsm/PlateXxDP_reg[11]_0[3]
    SLICE_X94Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     2.549 f  i_pong_fsm/ARG_inferred__3/i__carry/O[2]
                         net (fo=4, routed)           0.156     2.705    i_pong_fsm/RESIZE[3]
    SLICE_X99Y93         LUT2 (Prop_lut2_I1_O)        0.108     2.813 f  i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.240     3.052    i_pong_fsm/PlateLeftxDP_reg[3]_LDC_i_1_n_0
    SLICE_X99Y94         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.878     2.598    i_pong_fsm/clk_out1
    SLICE_X99Y94         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[3]_P/C
                         clock pessimism             -0.523     2.075    
    SLICE_X99Y94         FDPE (Remov_fdpe_C_PRE)     -0.095     1.980    i_pong_fsm/PlateLeftxDP_reg[3]_P
  -------------------------------------------------------------------
                         required time                         -1.980    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.072ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[10]_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.364ns (37.354%)  route 0.610ns (62.646%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns
    Source Clock Delay      (SCD):    2.038ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.607     2.038    i_pong_fsm/clk_out1
    SLICE_X91Y97         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y97         FDCE (Prop_fdce_C_Q)         0.141     2.179 f  i_pong_fsm/PlateXxDP_reg[10]/Q
                         net (fo=26, routed)          0.293     2.472    i_pong_fsm/PlateXxDP_reg[11]_0[10]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.517 r  i_pong_fsm/i__carry__1_i_2__3/O
                         net (fo=1, routed)           0.000     2.517    i_pong_fsm/i__carry__1_i_2__3_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     2.583 r  i_pong_fsm/ARG_inferred__3/i__carry__1/O[1]
                         net (fo=4, routed)           0.179     2.762    i_pong_fsm/RESIZE[10]
    SLICE_X95Y96         LUT2 (Prop_lut2_I1_O)        0.112     2.874 f  i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_2/O
                         net (fo=2, routed)           0.139     3.013    i_pong_fsm/PlateLeftxDP_reg[10]_LDC_i_2_n_0
    SLICE_X94Y96         FDCE                                         f  i_pong_fsm/PlateLeftxDP_reg[10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.877     2.597    i_pong_fsm/clk_out1
    SLICE_X94Y96         FDCE                                         r  i_pong_fsm/PlateLeftxDP_reg[10]_C/C
                         clock pessimism             -0.523     2.074    
    SLICE_X94Y96         FDCE (Remov_fdce_C_CLR)     -0.134     1.940    i_pong_fsm/PlateLeftxDP_reg[10]_C
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.077ns  (arrival time - required time)
  Source:                 i_pong_fsm/PlateXxDP_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            i_pong_fsm/PlateLeftxDP_reg[11]_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.042ns  (logic 0.400ns (38.373%)  route 0.642ns (61.627%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.709 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     1.405    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.431 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.606     2.037    i_pong_fsm/clk_out1
    SLICE_X90Y96         FDCE                                         r  i_pong_fsm/PlateXxDP_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y96         FDCE (Prop_fdce_C_Q)         0.164     2.201 f  i_pong_fsm/PlateXxDP_reg[11]/Q
                         net (fo=21, routed)          0.293     2.494    i_pong_fsm/PlateXxDP_reg[11]_0[11]
    SLICE_X94Y95         LUT1 (Prop_lut1_I0_O)        0.045     2.539 r  i_pong_fsm/i__carry__1_i_1__4/O
                         net (fo=1, routed)           0.000     2.539    i_pong_fsm/i__carry__1_i_1__4_n_0
    SLICE_X94Y95         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.081     2.620 r  i_pong_fsm/ARG_inferred__3/i__carry__1/CO[2]
                         net (fo=4, routed)           0.218     2.839    i_pong_fsm/ARG_inferred__3/i__carry__1_n_1
    SLICE_X93Y96         LUT2 (Prop_lut2_I1_O)        0.110     2.949 f  i_pong_fsm/PlateLeftxDP_reg[11]_LDC_i_1/O
                         net (fo=2, routed)           0.131     3.080    i_pong_fsm/PlateLeftxDP_reg[11]_LDC_i_1_n_0
    SLICE_X92Y96         FDPE                                         f  i_pong_fsm/PlateLeftxDP_reg[11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK125xCI (IN)
                         net (fo=0)                   0.000     0.000    i_clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  i_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    i_clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.939 r  i_clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     1.691    i_clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.720 r  i_clk_wiz_0/inst/clkout1_buf/O
                         net (fo=275, routed)         0.876     2.596    i_pong_fsm/clk_out1
    SLICE_X92Y96         FDPE                                         r  i_pong_fsm/PlateLeftxDP_reg[11]_P/C
                         clock pessimism             -0.523     2.073    
    SLICE_X92Y96         FDPE (Remov_fdpe_C_PRE)     -0.071     2.002    i_pong_fsm/PlateLeftxDP_reg[11]_P
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  1.077    





