m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/simulation/modelsim
vt1b_cd_fd
Z1 !s110 1742317604
!i10b 1
!s100 dkeEna=LTgh:H42mmd33R1
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IO`_HK8T>8NMnPYWlmPLPd2
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
w1729653346
8/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v
!i122 0
L0 13 119
Z4 OV;L;2020.1;71
r1
!s85 0
31
Z5 !s108 1742317604.000000
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code|/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code/t1b_cd_fd.v|
!i113 1
Z6 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/code
Z7 tCvgOpt 0
vtb
R1
!i10b 1
!s100 ]ezgA3H?`>T<B;:OMR4LK0
R2
IIDFUO5^YndCJUfaKmDgYZ1
R3
R0
w1722155876
8/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/.test/tb.v
F/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/.test/tb.v
!i122 1
L0 4 93
R4
r1
!s85 0
31
R5
!s107 /home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/.test/tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/.test|/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/.test/tb.v|
!i113 1
R6
!s92 -vlog01compat -work work +incdir+/home/maruthi/intelFPGA_lite/20.1/quartus/eb_1966_task1b/t1b_cd_fd/.test
R7
