Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Projects/RTC_2/TB_digi_clock_isim_beh.exe -prj C:/Projects/RTC_2/TB_digi_clock_beh.prj work.TB_digi_clock 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Projects/RTC_2/Clock.vhd" into library work
Parsing VHDL file "C:/Projects/RTC_2/TB_digi_clock.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:377 - "C:/Projects/RTC_2/TB_digi_clock.vhd" Line 11: Entity port seconds does not match with type std_logic_vector of component port
ERROR:HDLCompiler:377 - "C:/Projects/RTC_2/TB_digi_clock.vhd" Line 12: Entity port minutes does not match with type std_logic_vector of component port
ERROR:HDLCompiler:377 - "C:/Projects/RTC_2/TB_digi_clock.vhd" Line 13: Entity port hours does not match with type std_logic_vector of component port
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit tb_digi_clock in library work failed
