// Seed: 3695290886
module module_0 (
    id_1
);
  inout wire id_1;
  id_2(
      -1, id_3
  );
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = -1;
  wire id_6;
  always begin : LABEL_0
    id_2 <= -1;
  end
  module_0 modCall_1 (id_6);
  assign id_5 = id_1.id_1;
endmodule
program module_2 (
    output uwire id_0,
    output tri id_1,
    output supply1 id_2,
    input supply1 id_3#(
        .id_11(-1),
        .id_12(1),
        .id_13(1),
        .id_14(-1)
    ),
    output wor id_4,
    input supply1 id_5,
    inout wire id_6,
    input wand id_7,
    id_15,
    input tri id_8,
    input tri0 id_9
);
  generate
    begin : LABEL_0
      assign id_11 = -1 ? "" & 1 : id_6;
    end
    supply0 id_16;
  endgenerate
  wire id_17;
  id_18(
      id_16, id_0
  );
  assign id_0 = -1;
  module_0 modCall_1 (id_15);
endmodule
