Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Nov 21 22:37:47 2019
| Host         : cslab-ThinkCentre-M910s running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           16 |
| Yes          | No                    | No                     |              36 |           14 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              30 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------+--------------------------+------------------+----------------+
|    Clock Signal    |   Enable Signal   |     Set/Reset Signal     | Slice Load Count | Bel Load Count |
+--------------------+-------------------+--------------------------+------------------+----------------+
|  new_clk_OBUF_BUFG |                   |                          |                2 |              2 |
|  new_clk_OBUF_BUFG | dummylock         | U2/parallelin[3]_i_1_n_0 |                2 |              4 |
|  new_clk_OBUF_BUFG | U1/state[0]       | dummyreset_reg_n_0       |                2 |             10 |
|  clk_IBUF_BUFG     | dummyin           |                          |                3 |             10 |
|  clk_IBUF_BUFG     | dummyreset        |                          |                4 |             12 |
|  clk_IBUF_BUFG     | dummycost_t       |                          |                7 |             14 |
|  new_clk_OBUF_BUFG | U1/ent[7]_i_1_n_0 | dummyreset_reg_n_0       |                3 |             16 |
|  clk_IBUF_BUFG     |                   |                          |                7 |             19 |
|  clk_IBUF_BUFG     |                   | div[32]_i_1_n_0          |                8 |             32 |
|  clk_IBUF_BUFG     |                   | new_clk2                 |                8 |             32 |
+--------------------+-------------------+--------------------------+------------------+----------------+


