# VenomCPU
## RISC-V CPU Core in SystemVerilog
### Features:
- 5 Stage Pipeline
- RV32IZicsr ISA
- Machine-Mode Execution
- Free Usage
- Easily Harnessable Variable Latency MEM Interface 
- Almost RISCOF Verified (bear with me)

## Free to use, just email me at jch0100@uah.edu
## DO NOT USE prototype versions. they are not verified
