#define FLASH_BASE      0x08000000UL /*!< FLASH(up to 1 MB) base address in the alias region                         */
#define SRAM1_BASE      0x20000000UL /*!< SRAM1(128 KB) base address in the alias region                             */
#define PERIPH_BASE     0x40000000UL /*!< Peripheral base address in the alias region                                */
#define SRAM1_BB_BASE   0x22000000UL /*!< SRAM1(128 KB) base address in the bit-band region                          */
#define PERIPH_BB_BASE  0x42000000UL /*!< Peripheral base address in the bit-band region                             */
#define BKPSRAM_BB_BASE 0x42480000UL /*!< Backup SRAM(4 KB) base address in the bit-band region */
#define FLASH_END       0x0807FFFFUL /*!< FLASH end address                                                          */
#define FLASH_OTP_BASE  0x1FFF7800UL /*!< Base address of : (up to 528 Bytes) embedded FLASH OTP Area                */
#define FLASH_OTP_END   0x1FFF7A0FUL /*!< End address of : (up to 528 Bytes) embedded FLASH OTP Area                 */

/* Legacy defines */
#define SRAM_BASE    SRAM1_BASE
#define SRAM_BB_BASE SRAM1_BB_BASE

/*!< Peripheral memory map */
#define APB1PERIPH_BASE PERIPH_BASE
#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)
#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)
#define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL)

/*!< APB1 peripherals */
#define TIM2_BASE    (APB1PERIPH_BASE + 0x0000UL)
#define TIM3_BASE    (APB1PERIPH_BASE + 0x0400UL)
#define TIM4_BASE    (APB1PERIPH_BASE + 0x0800UL)
#define TIM5_BASE    (APB1PERIPH_BASE + 0x0C00UL)
#define RTC_BASE     (APB1PERIPH_BASE + 0x2800UL)
#define WWDG_BASE    (APB1PERIPH_BASE + 0x2C00UL)
#define IWDG_BASE    (APB1PERIPH_BASE + 0x3000UL)
#define I2S2ext_BASE (APB1PERIPH_BASE + 0x3400UL)
#define SPI2_BASE    (APB1PERIPH_BASE + 0x3800UL)
#define SPI3_BASE    (APB1PERIPH_BASE + 0x3C00UL)
#define I2S3ext_BASE (APB1PERIPH_BASE + 0x4000UL)
#define USART2_BASE  (APB1PERIPH_BASE + 0x4400UL)
#define I2C1_BASE    (APB1PERIPH_BASE + 0x5400UL)
#define I2C2_BASE    (APB1PERIPH_BASE + 0x5800UL)
#define I2C3_BASE    (APB1PERIPH_BASE + 0x5C00UL)
#define PWR_BASE     (APB1PERIPH_BASE + 0x7000UL)

/*!< APB2 peripherals */
#define TIM1_BASE        (APB2PERIPH_BASE + 0x0000UL)
#define USART1_BASE      (APB2PERIPH_BASE + 0x1000UL)
#define USART6_BASE      (APB2PERIPH_BASE + 0x1400UL)
#define ADC1_BASE        (APB2PERIPH_BASE + 0x2000UL)
#define ADC1_COMMON_BASE (APB2PERIPH_BASE + 0x2300UL)
/* Legacy define */
#define ADC_BASE    ADC1_COMMON_BASE
#define SDIO_BASE   (APB2PERIPH_BASE + 0x2C00UL)
#define SPI1_BASE   (APB2PERIPH_BASE + 0x3000UL)
#define SPI4_BASE   (APB2PERIPH_BASE + 0x3400UL)
#define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL)
#define EXTI_BASE   (APB2PERIPH_BASE + 0x3C00UL)
#define TIM9_BASE   (APB2PERIPH_BASE + 0x4000UL)
#define TIM10_BASE  (APB2PERIPH_BASE + 0x4400UL)
#define TIM11_BASE  (APB2PERIPH_BASE + 0x4800UL)
#define SPI5_BASE   (APB2PERIPH_BASE + 0x5000UL)

/*!< AHB1 peripherals */
#define GPIOA_BASE        (AHB1PERIPH_BASE + 0x0000UL)
#define GPIOB_BASE        (AHB1PERIPH_BASE + 0x0400UL)
#define GPIOC_BASE        (AHB1PERIPH_BASE + 0x0800UL)
#define GPIOD_BASE        (AHB1PERIPH_BASE + 0x0C00UL)
#define GPIOE_BASE        (AHB1PERIPH_BASE + 0x1000UL)
#define GPIOH_BASE        (AHB1PERIPH_BASE + 0x1C00UL)
#define CRC_BASE          (AHB1PERIPH_BASE + 0x3000UL)
#define RCC_BASE          (AHB1PERIPH_BASE + 0x3800UL)
#define FLASH_R_BASE      (AHB1PERIPH_BASE + 0x3C00UL)
#define DMA1_BASE         (AHB1PERIPH_BASE + 0x6000UL)
#define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL)
#define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL)
#define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL)
#define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL)
#define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL)
#define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL)
#define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL)
#define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL)
#define DMA2_BASE         (AHB1PERIPH_BASE + 0x6400UL)
#define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL)
#define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL)
#define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL)
#define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL)
#define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL)
#define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL)
#define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL)
#define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL)

/*!< Debug MCU registers base address */
#define DBGMCU_BASE 0xE0042000UL
/*!< USB registers base address */
#define USB_OTG_FS_PERIPH_BASE 0x50000000UL

#define USB_OTG_GLOBAL_BASE       0x000UL
#define USB_OTG_DEVICE_BASE       0x800UL
#define USB_OTG_IN_ENDPOINT_BASE  0x900UL
#define USB_OTG_OUT_ENDPOINT_BASE 0xB00UL
#define USB_OTG_EP_REG_SIZE       0x20UL
#define USB_OTG_HOST_BASE         0x400UL
#define USB_OTG_HOST_PORT_BASE    0x440UL
#define USB_OTG_HOST_CHANNEL_BASE 0x500UL
#define USB_OTG_HOST_CHANNEL_SIZE 0x20UL
#define USB_OTG_PCGCCTL_BASE      0xE00UL
#define USB_OTG_FIFO_BASE         0x1000UL
#define USB_OTG_FIFO_SIZE         0x1000UL

#define UID_BASE       0x1FFF7A10UL /*!< Unique device ID register base address */
#define FLASHSIZE_BASE 0x1FFF7A22UL /*!< FLASH Size register base address       */
#define PACKAGE_BASE   0x1FFF7BF0UL /*!< Package size register base address     */
/**
 * @}
 */

/** @addtogroup Peripheral_declaration
 * @{
 */
#define TIM2        ((TIM_TypeDef*)TIM2_BASE)
#define TIM3        ((TIM_TypeDef*)TIM3_BASE)
#define TIM4        ((TIM_TypeDef*)TIM4_BASE)
#define TIM5        ((TIM_TypeDef*)TIM5_BASE)
#define RTC         ((RTC_TypeDef*)RTC_BASE)
#define WWDG        ((WWDG_TypeDef*)WWDG_BASE)
#define IWDG        ((IWDG_TypeDef*)IWDG_BASE)
#define I2S2ext     ((SPI_TypeDef*)I2S2ext_BASE)
#define SPI2        ((SPI_TypeDef*)SPI2_BASE)
#define SPI3        ((SPI_TypeDef*)SPI3_BASE)
#define I2S3ext     ((SPI_TypeDef*)I2S3ext_BASE)
#define USART2      ((USART_TypeDef*)USART2_BASE)
#define I2C1        ((I2C_TypeDef*)I2C1_BASE)
#define I2C2        ((I2C_TypeDef*)I2C2_BASE)
#define I2C3        ((I2C_TypeDef*)I2C3_BASE)
#define PWR         ((PWR_TypeDef*)PWR_BASE)
#define TIM1        ((TIM_TypeDef*)TIM1_BASE)
#define USART1      ((USART_TypeDef*)USART1_BASE)
#define USART6      ((USART_TypeDef*)USART6_BASE)
#define ADC1        ((ADC_TypeDef*)ADC1_BASE)
#define ADC1_COMMON ((ADC_Common_TypeDef*)ADC1_COMMON_BASE)
/* Legacy define */
#define ADC          ADC1_COMMON
#define SDIO         ((SDIO_TypeDef*)SDIO_BASE)
#define SPI1         ((SPI_TypeDef*)SPI1_BASE)
#define SPI4         ((SPI_TypeDef*)SPI4_BASE)
#define SYSCFG       ((SYSCFG_TypeDef*)SYSCFG_BASE)
#define EXTI         ((EXTI_TypeDef*)EXTI_BASE)
#define TIM9         ((TIM_TypeDef*)TIM9_BASE)
#define TIM10        ((TIM_TypeDef*)TIM10_BASE)
#define TIM11        ((TIM_TypeDef*)TIM11_BASE)
#define SPI5         ((SPI_TypeDef*)SPI5_BASE)
#define GPIOA        ((GPIO_TypeDef*)GPIOA_BASE)
#define GPIOB        ((GPIO_TypeDef*)GPIOB_BASE)
#define GPIOC        ((GPIO_TypeDef*)GPIOC_BASE)
#define GPIOD        ((GPIO_TypeDef*)GPIOD_BASE)
#define GPIOE        ((GPIO_TypeDef*)GPIOE_BASE)
#define GPIOH        ((GPIO_TypeDef*)GPIOH_BASE)
#define CRC          ((CRC_TypeDef*)CRC_BASE)
#define RCC          ((RCC_TypeDef*)RCC_BASE)
#define FLASH        ((FLASH_TypeDef*)FLASH_R_BASE)
#define DMA1         ((DMA_TypeDef*)DMA1_BASE)
#define DMA1_Stream0 ((DMA_Stream_TypeDef*)DMA1_Stream0_BASE)
#define DMA1_Stream1 ((DMA_Stream_TypeDef*)DMA1_Stream1_BASE)
#define DMA1_Stream2 ((DMA_Stream_TypeDef*)DMA1_Stream2_BASE)
#define DMA1_Stream3 ((DMA_Stream_TypeDef*)DMA1_Stream3_BASE)
#define DMA1_Stream4 ((DMA_Stream_TypeDef*)DMA1_Stream4_BASE)
#define DMA1_Stream5 ((DMA_Stream_TypeDef*)DMA1_Stream5_BASE)
#define DMA1_Stream6 ((DMA_Stream_TypeDef*)DMA1_Stream6_BASE)
#define DMA1_Stream7 ((DMA_Stream_TypeDef*)DMA1_Stream7_BASE)
#define DMA2         ((DMA_TypeDef*)DMA2_BASE)
#define DMA2_Stream0 ((DMA_Stream_TypeDef*)DMA2_Stream0_BASE)
#define DMA2_Stream1 ((DMA_Stream_TypeDef*)DMA2_Stream1_BASE)
#define DMA2_Stream2 ((DMA_Stream_TypeDef*)DMA2_Stream2_BASE)
#define DMA2_Stream3 ((DMA_Stream_TypeDef*)DMA2_Stream3_BASE)
#define DMA2_Stream4 ((DMA_Stream_TypeDef*)DMA2_Stream4_BASE)
#define DMA2_Stream5 ((DMA_Stream_TypeDef*)DMA2_Stream5_BASE)
#define DMA2_Stream6 ((DMA_Stream_TypeDef*)DMA2_Stream6_BASE)
#define DMA2_Stream7 ((DMA_Stream_TypeDef*)DMA2_Stream7_BASE)
#define DBGMCU       ((DBGMCU_TypeDef*)DBGMCU_BASE)
#define USB_OTG_FS   ((USB_OTG_GlobalTypeDef*)USB_OTG_FS_PERIPH_BASE)