Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Mar 12 22:14:17 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 42
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 6          |
| TIMING-16 | Warning  | Large setup violation                          | 30         |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 6          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_100_design_1_clk_wiz_0_0 and clk_100_design_1_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_design_1_clk_wiz_0_0] -to [get_clocks clk_100_design_1_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_100_design_1_clk_wiz_0_0 and clk_12288_design_1_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_design_1_clk_wiz_0_0] -to [get_clocks clk_12288_design_1_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_100_design_1_clk_wiz_0_0_1 and clk_100_design_1_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_design_1_clk_wiz_0_0_1] -to [get_clocks clk_100_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_100_design_1_clk_wiz_0_0_1 and clk_12288_design_1_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_design_1_clk_wiz_0_0_1] -to [get_clocks clk_12288_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_12288_design_1_clk_wiz_0_0 and clk_12288_design_1_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_12288_design_1_clk_wiz_0_0] -to [get_clocks clk_12288_design_1_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks clk_12288_design_1_clk_wiz_0_0_1 and clk_12288_design_1_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_12288_design_1_clk_wiz_0_0_1] -to [get_clocks clk_12288_design_1_clk_wiz_0_0]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.750 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[13]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[29]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.780 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[9]/C (clocked by clk_100_design_1_clk_wiz_0_0_1) and design_1_i/driver_output_0/inst/out_pdata_reg[25]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.833 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[14]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[30]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.852 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[15]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[31]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.856 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[4]/C (clocked by clk_100_design_1_clk_wiz_0_0_1) and design_1_i/driver_output_0/inst/out_pdata_reg[20]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.870 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[11]/C (clocked by clk_100_design_1_clk_wiz_0_0_1) and design_1_i/driver_output_0/inst/out_pdata_reg[27]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.872 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[6]/C (clocked by clk_100_design_1_clk_wiz_0_0_1) and design_1_i/driver_output_0/inst/out_pdata_reg[22]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.873 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[10]/C (clocked by clk_100_design_1_clk_wiz_0_0_1) and design_1_i/driver_output_0/inst/out_pdata_reg[26]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.886 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[5]/C (clocked by clk_100_design_1_clk_wiz_0_0_1) and design_1_i/driver_output_0/inst/out_pdata_reg[21]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.895 ns between design_1_i/square_sampler_0/inst/audio_data_reg[2]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[2]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.902 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[7]/C (clocked by clk_100_design_1_clk_wiz_0_0_1) and design_1_i/driver_output_0/inst/out_pdata_reg[23]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.907 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[1]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[17]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.914 ns between design_1_i/square_sampler_0/inst/audio_data_reg[14]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[11]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.918 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[3]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[19]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.919 ns between design_1_i/square_sampler_0/inst/audio_data_reg[14]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[9]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.923 ns between design_1_i/square_sampler_0/inst/audio_data_reg[14]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[13]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.924 ns between design_1_i/square_sampler_0/inst/audio_data_reg[14]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[5]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.928 ns between design_1_i/square_sampler_0/inst/audio_data_reg[14]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[7]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.929 ns between design_1_i/square_sampler_0/inst/audio_data_reg[14]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[14]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.934 ns between design_1_i/square_sampler_0/inst/audio_data_reg[14]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[12]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.940 ns between design_1_i/square_sampler_0/inst/audio_data_reg[14]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[6]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.956 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[8]/C (clocked by clk_100_design_1_clk_wiz_0_0_1) and design_1_i/driver_output_0/inst/out_pdata_reg[24]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.979 ns between design_1_i/square_sampler_0/inst/audio_data_reg[14]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[10]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.979 ns between design_1_i/square_sampler_0/inst/audio_data_reg[14]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[4]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.006 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[2]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[18]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.055 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[0]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[16]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.082 ns between design_1_i/square_sampler_0/inst/audio_data_reg[15]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[3]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.082 ns between design_1_i/square_sampler_0/inst/audio_data_reg[15]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[8]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.099 ns between design_1_i/triangle_sampler_0/inst/audio_data_reg[12]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[28]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.133 ns between design_1_i/square_sampler_0/inst/audio_data_reg[15]/C (clocked by clk_100_design_1_clk_wiz_0_0) and design_1_i/driver_output_0/inst/out_pdata_reg[15]/D (clocked by clk_12288_design_1_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin design_1_i/clocker_0/inst/lrclk_divider_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin design_1_i/clocker_0/inst/lrclk_divider_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin design_1_i/clocker_0/inst/lrclk_divider_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin design_1_i/clocker_0/inst/lrclk_divider_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin design_1_i/clocker_0/inst/lrclk_divider_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin design_1_i/clocker_0/inst/out_lrclock_reg/C is not reached by a timing clock
Related violations: <none>


