# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../arty_scr1.ip_user_files/bd/system/ip/system_ahblite_axi_bridge_0_0/sim/system_ahblite_axi_bridge_0_0.vhd" \
"../../../../arty_scr1.ip_user_files/bd/system/ip/system_ahblite_axi_bridge_1_0/sim/system_ahblite_axi_bridge_1_0.vhd" \
"../../../../arty_scr1.ip_user_files/bd/system/ip/system_axi_bram_ctrl_0_0/sim/system_axi_bram_ctrl_0_0.vhd" \
"../../../../arty_scr1.ip_user_files/bd/system/ip/system_axi_gpio_0_0/sim/system_axi_gpio_0_0.vhd" \
"../../../../arty_scr1.ip_user_files/bd/system/ip/system_axi_gpio_1_0/sim/system_axi_gpio_1_0.vhd" \
"../../../../arty_scr1.ip_user_files/bd/system/ip/system_axi_gpio_2_0/sim/system_axi_gpio_2_0.vhd" \
"../../../../arty_scr1.ip_user_files/bd/system/ip/system_axi_gpio_3_0/sim/system_axi_gpio_3_0.vhd" \
"../../../../arty_scr1.ip_user_files/bd/system/ip/system_axi_uart16550_0_0/sim/system_axi_uart16550_0_0.vhd" \
"../../../../arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_3_full_dsp_32/sim/FPU_ap_faddfsub_3_full_dsp_32.vhd" \
"../../../../arty_scr1.srcs/sources_1/ip/FPU_ap_fcmp_0_no_dsp_32/sim/FPU_ap_fcmp_0_no_dsp_32.vhd" \
"../../../../arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_2_max_dsp_32/sim/FPU_ap_fmul_2_max_dsp_32.vhd" \
"../../../../arty_scr1.srcs/sources_1/ip/FPU_ap_sitofp_4_no_dsp_32/sim/FPU_ap_sitofp_4_no_dsp_32.vhd" \
"../../../../arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/sim/FPU_ap_faddfsub_0_full_dsp_32.vhd" \
"../../../../arty_scr1.srcs/sources_1/ip/FPU_ap_faddfsub_0_full_dsp_32/demo_tb/tb_FPU_ap_faddfsub_0_full_dsp_32.vhd" \
"../../../../arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/sim/FPU_ap_fmul_0_max_dsp_32.vhd" \
"../../../../arty_scr1.srcs/sources_1/ip/FPU_ap_fmul_0_max_dsp_32/demo_tb/tb_FPU_ap_fmul_0_max_dsp_32.vhd" \
"../../../../arty_scr1.srcs/sources_1/ip/FPU_ap_sitofp_0_no_dsp_32/sim/FPU_ap_sitofp_0_no_dsp_32.vhd" \

# Do not sort compile order
nosort
