============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Fri Oct 28 16:57:29 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(61)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(65)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(66)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(72)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(73)
HDL-5007 WARNING: identifier 'post1_frame_clken' is used before its declaration in ../../RTL/image_process.v(76)
HDL-5007 WARNING: identifier 'post1_img_Y' is used before its declaration in ../../RTL/image_process.v(77)
HDL-5007 WARNING: identifier 'post2_frame_clken' is used before its declaration in ../../RTL/image_process.v(83)
HDL-5007 WARNING: identifier 'post2_img_Y' is used before its declaration in ../../RTL/image_process.v(84)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/Gesture_detech.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : undeclared symbol 'data0', assumed default net type 'wire' in ../../RTL/seg_4.v(64)
HDL-1007 : undeclared symbol 'data1', assumed default net type 'wire' in ../../RTL/seg_4.v(65)
HDL-1007 : undeclared symbol 'data2', assumed default net type 'wire' in ../../RTL/seg_4.v(66)
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 30 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_pll/clk3_out will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_camera_reader/clk will be merged to another kept net clk_cam
SYN-5055 WARNING: The kept net u_seg_4/data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_seg_4/data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_seg_4/data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_seg_4/data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_seg_4/data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_seg_4/data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_seg_4/data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_seg_4/data[12] will be merged to another kept net figuredata[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (294 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net clk_cam is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_cam as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6289 instances
RUN-0007 : 2477 luts, 2235 seqs, 948 mslices, 457 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 7435 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 4951 nets have 2 pins
RUN-1001 : 1555 nets have [3 - 5] pins
RUN-1001 : 764 nets have [6 - 10] pins
RUN-1001 : 85 nets have [11 - 20] pins
RUN-1001 : 71 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     85      
RUN-1001 :   No   |  No   |  Yes  |    1415     
RUN-1001 :   No   |  Yes  |  No   |     34      
RUN-1001 :   Yes  |  No   |  No   |     66      
RUN-1001 :   Yes  |  No   |  Yes  |     611     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  36   |    110     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 210
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6287 instances, 2477 luts, 2235 seqs, 1405 slices, 276 macros(1404 instances: 947 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1845 pins
PHY-0007 : Cell area utilization is 26%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29769, tnet num: 7433, tinst num: 6287, tnode num: 37115, tedge num: 49143.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.159025s wall, 1.171875s user + 0.000000s system = 1.171875s CPU (101.1%)

RUN-1004 : used memory is 272 MB, reserved memory is 250 MB, peak memory is 272 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.303804s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (100.7%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.85886e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6287.
PHY-3001 : End clustering;  0.000023s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 26%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.22794e+06, overlap = 47.75
PHY-3002 : Step(2): len = 1.06326e+06, overlap = 58.9688
PHY-3002 : Step(3): len = 605165, overlap = 80.875
PHY-3002 : Step(4): len = 508040, overlap = 87.9688
PHY-3002 : Step(5): len = 427321, overlap = 108.062
PHY-3002 : Step(6): len = 379838, overlap = 126.438
PHY-3002 : Step(7): len = 337447, overlap = 153.062
PHY-3002 : Step(8): len = 307979, overlap = 163.969
PHY-3002 : Step(9): len = 274053, overlap = 169.094
PHY-3002 : Step(10): len = 250986, overlap = 199.25
PHY-3002 : Step(11): len = 233811, overlap = 221.062
PHY-3002 : Step(12): len = 221449, overlap = 234.938
PHY-3002 : Step(13): len = 207334, overlap = 245.5
PHY-3002 : Step(14): len = 193568, overlap = 262.438
PHY-3002 : Step(15): len = 186650, overlap = 275.062
PHY-3002 : Step(16): len = 179728, overlap = 278.938
PHY-3002 : Step(17): len = 172895, overlap = 298.781
PHY-3002 : Step(18): len = 167820, overlap = 312.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.36059e-06
PHY-3002 : Step(19): len = 180846, overlap = 265.5
PHY-3002 : Step(20): len = 190112, overlap = 241.281
PHY-3002 : Step(21): len = 184754, overlap = 196.375
PHY-3002 : Step(22): len = 194156, overlap = 178.312
PHY-3002 : Step(23): len = 202266, overlap = 150.406
PHY-3002 : Step(24): len = 208179, overlap = 131.75
PHY-3002 : Step(25): len = 201804, overlap = 114.844
PHY-3002 : Step(26): len = 199352, overlap = 102
PHY-3002 : Step(27): len = 197657, overlap = 104.5
PHY-3002 : Step(28): len = 189558, overlap = 103.438
PHY-3002 : Step(29): len = 188178, overlap = 105.656
PHY-3002 : Step(30): len = 183616, overlap = 94.4375
PHY-3002 : Step(31): len = 176899, overlap = 97.75
PHY-3002 : Step(32): len = 177892, overlap = 87.6562
PHY-3002 : Step(33): len = 173288, overlap = 86.125
PHY-3002 : Step(34): len = 172511, overlap = 83.3438
PHY-3002 : Step(35): len = 171263, overlap = 81.4062
PHY-3002 : Step(36): len = 168664, overlap = 85.6562
PHY-3002 : Step(37): len = 167343, overlap = 93.1875
PHY-3002 : Step(38): len = 166524, overlap = 90.9375
PHY-3002 : Step(39): len = 166437, overlap = 92
PHY-3002 : Step(40): len = 164521, overlap = 93.625
PHY-3002 : Step(41): len = 161991, overlap = 84.9062
PHY-3002 : Step(42): len = 162048, overlap = 85.0625
PHY-3002 : Step(43): len = 160863, overlap = 83.5
PHY-3002 : Step(44): len = 160600, overlap = 78.8438
PHY-3002 : Step(45): len = 160348, overlap = 75.7188
PHY-3002 : Step(46): len = 157141, overlap = 70.375
PHY-3002 : Step(47): len = 157190, overlap = 62.5938
PHY-3002 : Step(48): len = 157460, overlap = 61.4688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.87212e-05
PHY-3002 : Step(49): len = 155123, overlap = 58.25
PHY-3002 : Step(50): len = 155177, overlap = 58.0938
PHY-3002 : Step(51): len = 156271, overlap = 58.5312
PHY-3002 : Step(52): len = 156659, overlap = 56.0625
PHY-3002 : Step(53): len = 156828, overlap = 54.1875
PHY-3002 : Step(54): len = 157506, overlap = 55.75
PHY-3002 : Step(55): len = 160021, overlap = 56.3438
PHY-3002 : Step(56): len = 161897, overlap = 52.9062
PHY-3002 : Step(57): len = 162865, overlap = 52.9062
PHY-3002 : Step(58): len = 162090, overlap = 55.5938
PHY-3002 : Step(59): len = 160537, overlap = 58.0625
PHY-3002 : Step(60): len = 160240, overlap = 56.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 3.74424e-05
PHY-3002 : Step(61): len = 160897, overlap = 56.8438
PHY-3002 : Step(62): len = 161302, overlap = 59.0938
PHY-3002 : Step(63): len = 161903, overlap = 60.8438
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 6.23671e-05
PHY-3002 : Step(64): len = 162175, overlap = 55.7188
PHY-3002 : Step(65): len = 162234, overlap = 56.6875
PHY-3002 : Step(66): len = 163258, overlap = 55.6875
PHY-3002 : Step(67): len = 163618, overlap = 59.8125
PHY-3002 : Step(68): len = 175417, overlap = 52.7812
PHY-3002 : Step(69): len = 184961, overlap = 42.25
PHY-3002 : Step(70): len = 182798, overlap = 47.3125
PHY-3002 : Step(71): len = 182924, overlap = 49.5625
PHY-3002 : Step(72): len = 181669, overlap = 53.5
PHY-3002 : Step(73): len = 180764, overlap = 49
PHY-3002 : Step(74): len = 181651, overlap = 44.5
PHY-3002 : Step(75): len = 182454, overlap = 44.375
PHY-3002 : Step(76): len = 180789, overlap = 46.6875
PHY-3002 : Step(77): len = 180085, overlap = 48.9375
PHY-3002 : Step(78): len = 177842, overlap = 51.8125
PHY-3002 : Step(79): len = 177723, overlap = 53.4062
PHY-3002 : Step(80): len = 178174, overlap = 44.6562
PHY-3002 : Step(81): len = 178120, overlap = 47.0312
PHY-3002 : Step(82): len = 177204, overlap = 47.125
PHY-3002 : Step(83): len = 176393, overlap = 50.25
PHY-3002 : Step(84): len = 176637, overlap = 48.6562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000124734
PHY-3002 : Step(85): len = 177249, overlap = 48.1562
PHY-3002 : Step(86): len = 177955, overlap = 43.4062
PHY-3002 : Step(87): len = 178925, overlap = 43.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.019621s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (238.9%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 219016, over cnt = 835(2%), over = 3915, worst = 50
PHY-1001 : End global iterations;  0.370103s wall, 0.656250s user + 0.078125s system = 0.734375s CPU (198.4%)

PHY-1001 : Congestion index: top1 = 54.53, top5 = 39.45, top10 = 32.04, top15 = 27.64.
PHY-3001 : End congestion estimation;  0.485247s wall, 0.750000s user + 0.093750s system = 0.843750s CPU (173.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.179468s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (104.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.2608e-06
PHY-3002 : Step(88): len = 185685, overlap = 60.0938
PHY-3002 : Step(89): len = 185415, overlap = 58.9062
PHY-3002 : Step(90): len = 174968, overlap = 59.4688
PHY-3002 : Step(91): len = 174532, overlap = 58.3125
PHY-3002 : Step(92): len = 170420, overlap = 57.6875
PHY-3002 : Step(93): len = 169878, overlap = 58.625
PHY-3002 : Step(94): len = 168495, overlap = 60.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.05216e-05
PHY-3002 : Step(95): len = 166777, overlap = 60.6875
PHY-3002 : Step(96): len = 166761, overlap = 61.8438
PHY-3002 : Step(97): len = 166813, overlap = 64.2812
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.10432e-05
PHY-3002 : Step(98): len = 170734, overlap = 58.9062
PHY-3002 : Step(99): len = 171115, overlap = 58.75
PHY-3002 : Step(100): len = 177355, overlap = 60.3438
PHY-3002 : Step(101): len = 178212, overlap = 57.125
PHY-3002 : Step(102): len = 180946, overlap = 54.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 32%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 931/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 210416, over cnt = 827(2%), over = 3713, worst = 45
PHY-1001 : End global iterations;  0.320061s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (166.0%)

PHY-1001 : Congestion index: top1 = 54.33, top5 = 37.71, top10 = 30.78, top15 = 26.69.
PHY-3001 : End congestion estimation;  0.431361s wall, 0.609375s user + 0.046875s system = 0.656250s CPU (152.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.170181s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.33112e-05
PHY-3002 : Step(103): len = 180474, overlap = 231.562
PHY-3002 : Step(104): len = 180784, overlap = 231.594
PHY-3002 : Step(105): len = 179670, overlap = 216.625
PHY-3002 : Step(106): len = 179749, overlap = 215.969
PHY-3002 : Step(107): len = 180361, overlap = 200.031
PHY-3002 : Step(108): len = 182662, overlap = 175.156
PHY-3002 : Step(109): len = 179983, overlap = 175.938
PHY-3002 : Step(110): len = 179799, overlap = 172.781
PHY-3002 : Step(111): len = 179799, overlap = 172.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.66224e-05
PHY-3002 : Step(112): len = 185490, overlap = 153.281
PHY-3002 : Step(113): len = 186259, overlap = 150.5
PHY-3002 : Step(114): len = 193487, overlap = 122.938
PHY-3002 : Step(115): len = 189614, overlap = 115.625
PHY-3002 : Step(116): len = 189088, overlap = 116.125
PHY-3002 : Step(117): len = 188230, overlap = 110.969
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.98615e-05
PHY-3002 : Step(118): len = 196161, overlap = 99.7188
PHY-3002 : Step(119): len = 198095, overlap = 95
PHY-3002 : Step(120): len = 204343, overlap = 77.1875
PHY-3002 : Step(121): len = 207338, overlap = 68.9688
PHY-3002 : Step(122): len = 210017, overlap = 61.8438
PHY-3002 : Step(123): len = 209459, overlap = 57.9062
PHY-3002 : Step(124): len = 208973, overlap = 53.875
PHY-3002 : Step(125): len = 207584, overlap = 50.6875
PHY-3002 : Step(126): len = 207037, overlap = 50.8125
PHY-3002 : Step(127): len = 206849, overlap = 56.5625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000159723
PHY-3002 : Step(128): len = 211573, overlap = 48.9688
PHY-3002 : Step(129): len = 215058, overlap = 44.75
PHY-3002 : Step(130): len = 219001, overlap = 40.125
PHY-3002 : Step(131): len = 219864, overlap = 38.5938
PHY-3002 : Step(132): len = 220150, overlap = 36.2188
PHY-3002 : Step(133): len = 220529, overlap = 42.125
PHY-3002 : Step(134): len = 221406, overlap = 40.8438
PHY-3002 : Step(135): len = 221918, overlap = 42.125
PHY-3002 : Step(136): len = 222036, overlap = 38.9062
PHY-3002 : Step(137): len = 221028, overlap = 38.75
PHY-3002 : Step(138): len = 219970, overlap = 39.6875
PHY-3002 : Step(139): len = 218474, overlap = 41.25
PHY-3002 : Step(140): len = 218075, overlap = 40.2188
PHY-3002 : Step(141): len = 218393, overlap = 40.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000319446
PHY-3002 : Step(142): len = 221650, overlap = 36.9688
PHY-3002 : Step(143): len = 224669, overlap = 36.3438
PHY-3002 : Step(144): len = 228359, overlap = 34.1875
PHY-3002 : Step(145): len = 230129, overlap = 34.25
PHY-3002 : Step(146): len = 230868, overlap = 33.8125
PHY-3002 : Step(147): len = 231269, overlap = 32.625
PHY-3002 : Step(148): len = 232190, overlap = 30.9688
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000638892
PHY-3002 : Step(149): len = 234249, overlap = 31.1562
PHY-3002 : Step(150): len = 235664, overlap = 31.4375
PHY-3002 : Step(151): len = 237593, overlap = 32.75
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 29769, tnet num: 7433, tinst num: 6287, tnode num: 37115, tedge num: 49143.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.205811s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (99.8%)

RUN-1004 : used memory is 309 MB, reserved memory is 290 MB, peak memory is 320 MB
OPT-1001 : Total overflow 254.72 peak overflow 2.12
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 133/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 290424, over cnt = 967(2%), over = 3175, worst = 18
PHY-1001 : End global iterations;  0.472686s wall, 0.812500s user + 0.078125s system = 0.890625s CPU (188.4%)

PHY-1001 : Congestion index: top1 = 41.42, top5 = 33.44, top10 = 29.21, top15 = 26.46.
PHY-1001 : End incremental global routing;  0.589617s wall, 0.921875s user + 0.093750s system = 1.015625s CPU (172.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.189492s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.907183s wall, 1.234375s user + 0.093750s system = 1.328125s CPU (146.4%)

OPT-1001 : Current memory(MB): used = 317, reserve = 298, peak = 320.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5941/7435.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 290424, over cnt = 967(2%), over = 3175, worst = 18
PHY-1002 : len = 301032, over cnt = 639(1%), over = 1749, worst = 18
PHY-1002 : len = 310816, over cnt = 231(0%), over = 559, worst = 14
PHY-1002 : len = 313240, over cnt = 106(0%), over = 255, worst = 10
PHY-1002 : len = 315416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.524160s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (125.2%)

PHY-1001 : Congestion index: top1 = 35.34, top5 = 29.83, top10 = 26.73, top15 = 24.75.
OPT-1001 : End congestion update;  0.635266s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (123.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7433 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.139575s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (100.8%)

OPT-0007 : Start: WNS 4420 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.774996s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (119.0%)

OPT-1001 : Current memory(MB): used = 320, reserve = 301, peak = 320.
OPT-1001 : End physical optimization;  2.945053s wall, 3.390625s user + 0.109375s system = 3.500000s CPU (118.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2477 LUT to BLE ...
SYN-4008 : Packed 2477 LUT and 1139 SEQ to BLE.
SYN-4003 : Packing 1096 remaining SEQ's ...
SYN-4005 : Packed 596 SEQ with LUT/SLICE
SYN-4006 : 915 single LUT's are left
SYN-4006 : 500 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 2977/5614 primitive instances ...
PHY-3001 : End packing;  0.298402s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.5%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 3271 instances
RUN-1001 : 1550 mslices, 1549 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6368 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3858 nets have 2 pins
RUN-1001 : 1569 nets have [3 - 5] pins
RUN-1001 : 779 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
PHY-3001 : design contains 3269 instances, 3099 slices, 276 macros(1404 instances: 947 mslices 457 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1067 pins
PHY-3001 : Cell area utilization is 38%
PHY-3001 : After packing: Len = 239152, Over = 66
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 38%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3026/6368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 305664, over cnt = 396(1%), over = 574, worst = 8
PHY-1002 : len = 307048, over cnt = 246(0%), over = 342, worst = 5
PHY-1002 : len = 308832, over cnt = 117(0%), over = 164, worst = 5
PHY-1002 : len = 309616, over cnt = 72(0%), over = 98, worst = 3
PHY-1002 : len = 310760, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.600737s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (135.3%)

PHY-1001 : Congestion index: top1 = 34.22, top5 = 28.76, top10 = 25.99, top15 = 24.00.
PHY-3001 : End congestion estimation;  0.741333s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (126.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25910, tnet num: 6366, tinst num: 3269, tnode num: 31243, tedge num: 44604.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.306318s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (99.3%)

RUN-1004 : used memory is 327 MB, reserved memory is 309 MB, peak memory is 327 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.493069s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.74569e-05
PHY-3002 : Step(152): len = 230074, overlap = 64.5
PHY-3002 : Step(153): len = 226712, overlap = 64.75
PHY-3002 : Step(154): len = 216979, overlap = 66.5
PHY-3002 : Step(155): len = 213087, overlap = 73.75
PHY-3002 : Step(156): len = 210906, overlap = 73.25
PHY-3002 : Step(157): len = 208506, overlap = 75
PHY-3002 : Step(158): len = 207702, overlap = 72.75
PHY-3002 : Step(159): len = 207679, overlap = 71
PHY-3002 : Step(160): len = 207383, overlap = 72.5
PHY-3002 : Step(161): len = 207494, overlap = 72.25
PHY-3002 : Step(162): len = 207650, overlap = 77
PHY-3002 : Step(163): len = 207769, overlap = 76.75
PHY-3002 : Step(164): len = 207857, overlap = 76.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.49138e-05
PHY-3002 : Step(165): len = 215870, overlap = 63.5
PHY-3002 : Step(166): len = 218036, overlap = 57.75
PHY-3002 : Step(167): len = 220176, overlap = 53.25
PHY-3002 : Step(168): len = 220429, overlap = 52.5
PHY-3002 : Step(169): len = 220716, overlap = 50.75
PHY-3002 : Step(170): len = 220976, overlap = 54
PHY-3002 : Step(171): len = 221712, overlap = 48.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142197
PHY-3002 : Step(172): len = 227281, overlap = 42.5
PHY-3002 : Step(173): len = 231466, overlap = 37.75
PHY-3002 : Step(174): len = 235979, overlap = 36.5
PHY-3002 : Step(175): len = 240047, overlap = 35.25
PHY-3002 : Step(176): len = 240516, overlap = 31.5
PHY-3002 : Step(177): len = 237234, overlap = 32
PHY-3002 : Step(178): len = 235693, overlap = 31.75
PHY-3002 : Step(179): len = 234571, overlap = 31.75
PHY-3002 : Step(180): len = 234530, overlap = 33.25
PHY-3002 : Step(181): len = 235472, overlap = 36.5
PHY-3002 : Step(182): len = 236530, overlap = 33.5
PHY-3002 : Step(183): len = 237458, overlap = 34
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000284393
PHY-3002 : Step(184): len = 242227, overlap = 30.75
PHY-3002 : Step(185): len = 247093, overlap = 27.25
PHY-3002 : Step(186): len = 249512, overlap = 23.25
PHY-3002 : Step(187): len = 247858, overlap = 22.5
PHY-3002 : Step(188): len = 247058, overlap = 22
PHY-3002 : Step(189): len = 246595, overlap = 23.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.899902s wall, 0.734375s user + 1.671875s system = 2.406250s CPU (267.4%)

PHY-3001 : Trial Legalized: Len = 265849
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 37%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 105/6368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326984, over cnt = 542(1%), over = 902, worst = 9
PHY-1002 : len = 329576, over cnt = 347(0%), over = 544, worst = 6
PHY-1002 : len = 332864, over cnt = 163(0%), over = 259, worst = 6
PHY-1002 : len = 335160, over cnt = 46(0%), over = 66, worst = 5
PHY-1002 : len = 335968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.947616s wall, 1.484375s user + 0.187500s system = 1.671875s CPU (176.4%)

PHY-1001 : Congestion index: top1 = 33.41, top5 = 28.47, top10 = 25.77, top15 = 23.95.
PHY-3001 : End congestion estimation;  1.105485s wall, 1.640625s user + 0.187500s system = 1.828125s CPU (165.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.164791s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.10724e-05
PHY-3002 : Step(190): len = 254185, overlap = 1.75
PHY-3002 : Step(191): len = 248782, overlap = 6
PHY-3002 : Step(192): len = 246203, overlap = 6.25
PHY-3002 : Step(193): len = 245335, overlap = 6.5
PHY-3002 : Step(194): len = 244761, overlap = 7.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008957s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 251722, Over = 0
PHY-3001 : Spreading special nets. 21 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021983s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.1%)

PHY-3001 : 21 instances has been re-located, deltaX = 5, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 252130, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25910, tnet num: 6366, tinst num: 3269, tnode num: 31243, tedge num: 44604.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.333839s wall, 1.312500s user + 0.015625s system = 1.328125s CPU (99.6%)

RUN-1004 : used memory is 328 MB, reserved memory is 312 MB, peak memory is 337 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2532/6368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 319608, over cnt = 481(1%), over = 715, worst = 7
PHY-1002 : len = 321560, over cnt = 285(0%), over = 385, worst = 5
PHY-1002 : len = 323968, over cnt = 122(0%), over = 165, worst = 5
PHY-1002 : len = 325152, over cnt = 55(0%), over = 71, worst = 4
PHY-1002 : len = 326000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.636285s wall, 0.937500s user + 0.109375s system = 1.046875s CPU (164.5%)

PHY-1001 : Congestion index: top1 = 32.72, top5 = 27.94, top10 = 25.24, top15 = 23.46.
PHY-1001 : End incremental global routing;  0.778679s wall, 1.093750s user + 0.109375s system = 1.203125s CPU (154.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.174689s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (98.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.079363s wall, 1.406250s user + 0.109375s system = 1.515625s CPU (140.4%)

OPT-1001 : Current memory(MB): used = 333, reserve = 316, peak = 337.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5427/6368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.041845s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (112.0%)

PHY-1001 : Congestion index: top1 = 32.72, top5 = 27.94, top10 = 25.24, top15 = 23.46.
OPT-1001 : End congestion update;  0.163964s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.124615s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.3%)

OPT-0007 : Start: WNS 4295 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.288705s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (97.4%)

OPT-1001 : Current memory(MB): used = 334, reserve = 316, peak = 337.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.126542s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (98.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5427/6368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.042862s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (72.9%)

PHY-1001 : Congestion index: top1 = 32.72, top5 = 27.94, top10 = 25.24, top15 = 23.46.
PHY-1001 : End incremental global routing;  0.168036s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.165729s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (94.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5427/6368.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 326000, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.045030s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (104.1%)

PHY-1001 : Congestion index: top1 = 32.72, top5 = 27.94, top10 = 25.24, top15 = 23.46.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.123369s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (101.3%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4295 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 32.448276
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.517622s wall, 3.812500s user + 0.125000s system = 3.937500s CPU (111.9%)

RUN-1003 : finish command "place" in  21.343754s wall, 34.218750s user + 8.453125s system = 42.671875s CPU (199.9%)

RUN-1004 : used memory is 309 MB, reserved memory is 290 MB, peak memory is 337 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3271 instances
RUN-1001 : 1550 mslices, 1549 lslices, 144 pads, 14 brams, 5 dsps
RUN-1001 : There are total 6368 nets
RUN-6004 WARNING: There are 2 nets with only 1 pin.
RUN-1001 : 3858 nets have 2 pins
RUN-1001 : 1569 nets have [3 - 5] pins
RUN-1001 : 779 nets have [6 - 10] pins
RUN-1001 : 86 nets have [11 - 20] pins
RUN-1001 : 67 nets have [21 - 99] pins
RUN-1001 : 7 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 21, tpin num: 25910, tnet num: 6366, tinst num: 3269, tnode num: 31243, tedge num: 44604.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.297111s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (100.0%)

RUN-1004 : used memory is 327 MB, reserved memory is 309 MB, peak memory is 361 MB
PHY-1001 : 1550 mslices, 1549 lslices, 144 pads, 14 brams, 5 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6366 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 309232, over cnt = 607(1%), over = 1020, worst = 9
PHY-1002 : len = 312680, over cnt = 358(1%), over = 552, worst = 5
PHY-1002 : len = 317376, over cnt = 122(0%), over = 171, worst = 5
PHY-1002 : len = 318216, over cnt = 62(0%), over = 83, worst = 4
PHY-1002 : len = 319216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.840993s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (159.8%)

PHY-1001 : Congestion index: top1 = 32.80, top5 = 27.90, top10 = 25.15, top15 = 23.32.
PHY-1001 : End global routing;  0.975095s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (150.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 358, reserve = 340, peak = 361.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net clk_cam will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 612, reserve = 598, peak = 612.
PHY-1001 : End build detailed router design. 3.953956s wall, 3.906250s user + 0.031250s system = 3.937500s CPU (99.6%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 88960, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.112703s wall, 4.093750s user + 0.015625s system = 4.109375s CPU (99.9%)

PHY-1001 : Current memory(MB): used = 645, reserve = 632, peak = 645.
PHY-1001 : End phase 1; 4.119079s wall, 4.093750s user + 0.015625s system = 4.109375s CPU (99.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 22% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 40% nets.
PHY-1001 : Patch 2554 net; 3.640745s wall, 3.640625s user + 0.000000s system = 3.640625s CPU (100.0%)

PHY-1022 : len = 820344, over cnt = 169(0%), over = 169, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 650, reserve = 636, peak = 650.
PHY-1001 : End initial routed; 9.452252s wall, 17.421875s user + 0.031250s system = 17.453125s CPU (184.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.625651s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 655, reserve = 642, peak = 655.
PHY-1001 : End phase 2; 11.077969s wall, 19.046875s user + 0.031250s system = 19.078125s CPU (172.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 820344, over cnt = 169(0%), over = 169, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.022009s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (71.0%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 818880, over cnt = 39(0%), over = 39, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.444587s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (112.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 818824, over cnt = 9(0%), over = 9, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.187569s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (166.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 818792, over cnt = 3(0%), over = 3, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.062042s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (125.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 818776, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.054964s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (113.7%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5157(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.846     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.635251s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (100.3%)

PHY-1001 : Commit to database.....
PHY-1001 : 38 feed throughs used by 29 nets
PHY-1001 : End commit to database; 0.757100s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 688, reserve = 676, peak = 688.
PHY-1001 : End phase 3; 3.337186s wall, 3.468750s user + 0.046875s system = 3.515625s CPU (105.3%)

PHY-1003 : Routed, final wirelength = 818776
PHY-1001 : Current memory(MB): used = 690, reserve = 678, peak = 690.
PHY-1001 : End export database. 0.022908s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.2%)

PHY-1001 : End detail routing;  22.788283s wall, 30.828125s user + 0.140625s system = 30.968750s CPU (135.9%)

RUN-1003 : finish command "route" in  25.325255s wall, 33.828125s user + 0.171875s system = 34.000000s CPU (134.3%)

RUN-1004 : used memory is 656 MB, reserved memory is 643 MB, peak memory is 690 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        89
  #input                   29
  #output                  59
  #inout                    1

Utilization Statistics
#lut                     5377   out of  19600   27.43%
#reg                     2238   out of  19600   11.42%
#le                      5876
  #lut only              3638   out of   5876   61.91%
  #reg only               499   out of   5876    8.49%
  #lut&reg               1739   out of   5876   29.59%
#dsp                        5   out of     29   17.24%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       89   out of    188   47.34%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                            Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                                 1002
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                              189
#3        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                              44
#4        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                              36
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_34.q0                                      23
#6        u_camera_init/divider2[7]                                  GCLK               lslice             u_camera_init/add2_syn_56.q1                                      17
#7        u_image_process/wrreq                                      GCLK               lslice             u_image_process/post_img_Sobel_Erosion_Dilation_b1[4]_syn_5.f0    9
#8        u_image_select/mode[3]_syn_26                              GCLK               mslice             u_image_process/post_frame_clken_median_reg_syn_28.f0             9
#9        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                                  6
#10       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                              0
#11       clk_cam                                                    GCLK               pll                u_pll/pll_inst.clkc3                                              0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |5876   |3972    |1405    |2238    |14      |5       |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |764    |503     |161     |393     |2       |0       |
|    command1                          |command                                    |56     |56      |0       |44      |0       |0       |
|    control1                          |control_interface                          |96     |61      |24      |50      |0       |0       |
|    data_path1                        |sdr_data_path                              |9      |9       |0       |0       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |128    |72      |18      |98      |1       |0       |
|      dcfifo_component                |softfifo                                   |128    |72      |18      |98      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |24      |0       |35      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |35     |23      |0       |35      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |126    |66      |18      |95      |1       |0       |
|      dcfifo_component                |softfifo                                   |126    |66      |18      |95      |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |27     |13      |0       |27      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |39     |30      |0       |38      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_cam_vga_out                       |Driver                                     |109    |65      |44      |27      |0       |0       |
|  u_camera_init                       |camera_init                                |580    |561     |9       |86      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |171    |171     |0       |44      |0       |0       |
|  u_camera_reader                     |camera_reader                              |89     |51      |17      |51      |0       |0       |
|  u_image_process                     |image_process                              |4148   |2626    |1164    |1620    |12      |5       |
|    u_Dilation_Detector               |Dilation_Detector                          |173    |123     |45      |83      |2       |0       |
|      u_three_martix_4                |three_martix                               |161    |111     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |175    |122     |45      |88      |2       |0       |
|      u_three_martix_3                |three_martix                               |161    |109     |45      |74      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |1       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Gesture_detech                  |Gesture_detech                             |933    |647     |249     |255     |0       |1       |
|    u_Median_Gray                     |Median_Gray                                |746    |425     |235     |265     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |506    |311     |190     |124     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |86     |56      |30      |23      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |31      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |10      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |11      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |71     |41      |30      |10      |0       |0       |
|      u_three_martix                  |three_martix                               |240    |114     |45      |141     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |718    |426     |235     |268     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |495    |305     |190     |133     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |88     |58      |30      |33      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |84     |54      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |91     |61      |30      |26      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |46     |26      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |11      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |52     |32      |20      |13      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |223    |121     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |3      |3       |0       |1       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |720    |425     |235     |266     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |497    |307     |190     |131     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |87     |57      |30      |27      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |89     |59      |30      |30      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |34      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |49     |29      |20      |7       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |12      |0       |0       |
|        u_Sort3_6                     |Sort3                                      |48     |28      |20      |10      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |66     |36      |30      |11      |0       |0       |
|      u_three_martix                  |three_martix                               |223    |118     |45      |135     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |1      |1       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |83     |33      |14      |59      |0       |4       |
|    u_Sobel_Process                   |Sobel_Process                              |392    |248     |92      |180     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |153    |103     |47      |43      |0       |0       |
|      u_three_martix_2                |three_martix                               |239    |145     |45      |137     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |0       |1       |0       |
|  u_image_select                      |image_select                               |30     |30      |0       |23      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |131    |111     |10      |27      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3777  
    #2          2       677   
    #3          3       586   
    #4          4       253   
    #5        5-10      792   
    #6        11-50     123   
    #7       51-100      11   
    #8       101-500     1    
    #9        >500       1    
  Average     2.90            

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3269
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6368, pip num: 59906
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 38
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3068 valid insts, and 184065 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  5.569860s wall, 69.921875s user + 0.468750s system = 70.390625s CPU (1263.8%)

RUN-1004 : used memory is 659 MB, reserved memory is 653 MB, peak memory is 840 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221028_165729.log"
