# do sign_ext7_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/mohit/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/mohit/microlab337/Components/alu.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:12:27 on Oct 29,2017
# vcom -reportprogress 300 -93 -work work /home/mohit/microlab337/Components/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture Behavioral of alu
# End time: 09:12:27 on Oct 29,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
vsim work.alu
# vsim work.alu 
# Start time: 09:12:35 on Oct 29,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(behavioral)
vsim work.alu
# End time: 09:12:38 on Oct 29,2017, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim work.alu 
# Start time: 09:12:38 on Oct 29,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu(behavioral)
add wave -position insertpoint  \
sim:/alu/reg_a \
sim:/alu/reg_b \
sim:/alu/en_c \
sim:/alu/en_z \
sim:/alu/op_sel \
sim:/alu/reg_c \
sim:/alu/c \
sim:/alu/z
force -freeze sim:/alu/en_z 1 0
force -freeze sim:/alu/en_c 1 0
force -freeze sim:/alu/op_sel 000 0
force -freeze sim:/alu/reg_a 1010101010101010 0
force -freeze sim:/alu/reg_b 0101010101010101 0
run
force -freeze sim:/alu/op_sel 001 0
run
# couldn't load file "/home/mohit/intelFPGA_lite/16.1/modelsim_ase/linuxaloem/ScintillaTk/libScintillaTk0.36.so": libstdc++.so.6: wrong ELF class: ELFCLASS64
force -freeze sim:/alu/reg_a 0101010101010101 0
force -freeze sim:/alu/reg_b 1010101010101010 0
run
force -freeze sim:/alu/reg_a 0000010101010101 0
force -freeze sim:/alu/reg_b 0001101010101010 0
run
# End time: 09:35:19 on Oct 29,2017, Elapsed time: 0:22:41
# Errors: 1, Warnings: 0
