--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
top_level.twr -v 30 -l 30 top_level_routed.ncd top_level.pcf

Design file:              top_level_routed.ncd
Physical constraint file: top_level.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20.833 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 48279 paths analyzed, 4645 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.779ns.
--------------------------------------------------------------------------------
Slack:                  13.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_0 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.653ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.511 - 0.602)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to controller_inst/regFile_inst/regFile64_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.447   state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X23Y41.A3      net (fanout=20)       1.841   state_FSM_FFd2
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.335   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_0
    -------------------------------------------------  ---------------------------
    Total                                      7.653ns (1.667ns logic, 5.986ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  13.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.736ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.536 - 0.542)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y34.DQ      Tcko                  0.408   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X4Y26.C4       net (fanout=259)      3.298   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
    SLICE_X4Y26.C        Tilo                  0.204   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC
    SLICE_X13Y26.B4      net (fanout=1)        1.115   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N87
    SLICE_X13Y26.B       Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92
    SLICE_X10Y41.D4      net (fanout=1)        2.045   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92
    SLICE_X10Y41.CLK     Tas                   0.407   controller_inst/ones_count[2]
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_4
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_2_f7
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    -------------------------------------------------  ---------------------------
    Total                                      7.736ns (1.278ns logic, 6.458ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  13.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_3 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.633ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.511 - 0.602)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to controller_inst/regFile_inst/regFile64_12_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.447   state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X23Y41.A3      net (fanout=20)       1.841   state_FSM_FFd2
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.315   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_3
    -------------------------------------------------  ---------------------------
    Total                                      7.633ns (1.647ns logic, 5.986ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  13.075ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.632ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.511 - 0.602)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to controller_inst/regFile_inst/regFile64_12_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.447   state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X23Y41.A3      net (fanout=20)       1.841   state_FSM_FFd2
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.314   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_2
    -------------------------------------------------  ---------------------------
    Total                                      7.632ns (1.646ns logic, 5.986ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  13.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.614ns (Levels of Logic = 3)
  Clock Path Skew:      -0.091ns (0.511 - 0.602)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to controller_inst/regFile_inst/regFile64_12_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.447   state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X23Y41.A3      net (fanout=20)       1.841   state_FSM_FFd2
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.296   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_1
    -------------------------------------------------  ---------------------------
    Total                                      7.614ns (1.628ns logic, 5.986ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  13.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_0 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.565ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.511 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to controller_inst/regFile_inst/regFile64_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.AQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X23Y41.A5      net (fanout=18)       1.753   state_FSM_FFd3
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.335   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_0
    -------------------------------------------------  ---------------------------
    Total                                      7.565ns (1.667ns logic, 5.898ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  13.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.592ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.516 - 0.571)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.DQ       Tcko                  0.391   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X12Y5.A4       net (fanout=259)      3.552   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
    SLICE_X12Y5.A        Tilo                  0.203   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMA
    SLICE_X9Y4.A1        net (fanout=1)        1.173   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N283
    SLICE_X9Y4.A         Tilo                  0.259   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92
    SLICE_X12Y17.D3      net (fanout=1)        1.634   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92
    SLICE_X12Y17.CLK     Tas                   0.380   controller_inst/errors_count[3]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_4
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_2_f7
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      7.592ns (1.233ns logic, 6.359ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  13.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_3 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.545ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.511 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to controller_inst/regFile_inst/regFile64_12_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.AQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X23Y41.A5      net (fanout=18)       1.753   state_FSM_FFd3
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.315   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_3
    -------------------------------------------------  ---------------------------
    Total                                      7.545ns (1.647ns logic, 5.898ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  13.165ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.544ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.511 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to controller_inst/regFile_inst/regFile64_12_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.AQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X23Y41.A5      net (fanout=18)       1.753   state_FSM_FFd3
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.314   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_2
    -------------------------------------------------  ---------------------------
    Total                                      7.544ns (1.646ns logic, 5.898ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack:                  13.183ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.526ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.511 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to controller_inst/regFile_inst/regFile64_12_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.AQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X23Y41.A5      net (fanout=18)       1.753   state_FSM_FFd3
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.296   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_1
    -------------------------------------------------  ---------------------------
    Total                                      7.526ns (1.628ns logic, 5.898ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack:                  13.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.523ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.516 - 0.571)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.AQ       Tcko                  0.391   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    SLICE_X12Y5.A1       net (fanout=265)      3.483   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[0]
    SLICE_X12Y5.A        Tilo                  0.203   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42_RAMA
    SLICE_X9Y4.A1        net (fanout=1)        1.173   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N283
    SLICE_X9Y4.A         Tilo                  0.259   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92
    SLICE_X12Y17.D3      net (fanout=1)        1.634   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_92
    SLICE_X12Y17.CLK     Tas                   0.380   controller_inst/errors_count[3]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_4
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_2_f7
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      7.523ns (1.233ns logic, 6.290ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  13.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_0 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.484ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.511 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4 to controller_inst/regFile_inst/regFile64_12_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    SLICE_X23Y41.A4      net (fanout=37)       1.672   state_FSM_FFd4
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.335   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_0
    -------------------------------------------------  ---------------------------
    Total                                      7.484ns (1.667ns logic, 5.817ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  13.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_3 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.464ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.511 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4 to controller_inst/regFile_inst/regFile64_12_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    SLICE_X23Y41.A4      net (fanout=37)       1.672   state_FSM_FFd4
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.315   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_3
    -------------------------------------------------  ---------------------------
    Total                                      7.464ns (1.647ns logic, 5.817ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  13.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.463ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.511 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4 to controller_inst/regFile_inst/regFile64_12_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    SLICE_X23Y41.A4      net (fanout=37)       1.672   state_FSM_FFd4
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.314   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_2
    -------------------------------------------------  ---------------------------
    Total                                      7.463ns (1.646ns logic, 5.817ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack:                  13.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.448ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.508 - 0.602)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to controller_inst/regFile_inst/regFile64_12_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.447   state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X23Y41.A3      net (fanout=20)       1.841   state_FSM_FFd2
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y41.CE      net (fanout=2)        1.448   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y41.CLK     Tceck                 0.335   controller_inst/regFile_inst/regFile64_12[7]
                                                       controller_inst/regFile_inst/regFile64_12_4
    -------------------------------------------------  ---------------------------
    Total                                      7.448ns (1.667ns logic, 5.781ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  13.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.445ns (Levels of Logic = 3)
  Clock Path Skew:      -0.089ns (0.511 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4 to controller_inst/regFile_inst/regFile64_12_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    SLICE_X23Y41.A4      net (fanout=37)       1.672   state_FSM_FFd4
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y42.CE      net (fanout=2)        1.653   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y42.CLK     Tceck                 0.296   controller_inst/regFile_inst/regFile64_12[3]
                                                       controller_inst/regFile_inst/regFile64_12_1
    -------------------------------------------------  ---------------------------
    Total                                      7.445ns (1.628ns logic, 5.817ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  13.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.428ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.508 - 0.602)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to controller_inst/regFile_inst/regFile64_12_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.447   state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X23Y41.A3      net (fanout=20)       1.841   state_FSM_FFd2
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y41.CE      net (fanout=2)        1.448   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y41.CLK     Tceck                 0.315   controller_inst/regFile_inst/regFile64_12[7]
                                                       controller_inst/regFile_inst/regFile64_12_7
    -------------------------------------------------  ---------------------------
    Total                                      7.428ns (1.647ns logic, 5.781ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  13.277ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_6 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.508 - 0.602)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to controller_inst/regFile_inst/regFile64_12_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.447   state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X23Y41.A3      net (fanout=20)       1.841   state_FSM_FFd2
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y41.CE      net (fanout=2)        1.448   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y41.CLK     Tceck                 0.314   controller_inst/regFile_inst/regFile64_12[7]
                                                       controller_inst/regFile_inst/regFile64_12_6
    -------------------------------------------------  ---------------------------
    Total                                      7.427ns (1.646ns logic, 5.781ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  13.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.409ns (Levels of Logic = 3)
  Clock Path Skew:      -0.094ns (0.508 - 0.602)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to controller_inst/regFile_inst/regFile64_12_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.447   state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X23Y41.A3      net (fanout=20)       1.841   state_FSM_FFd2
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y41.CE      net (fanout=2)        1.448   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y41.CLK     Tceck                 0.296   controller_inst/regFile_inst/regFile64_12[7]
                                                       controller_inst/regFile_inst/regFile64_12_5
    -------------------------------------------------  ---------------------------
    Total                                      7.409ns (1.628ns logic, 5.781ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  13.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.501ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.536 - 0.532)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y38.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[7]
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    SLICE_X4Y26.C5       net (fanout=260)      3.080   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[4]
    SLICE_X4Y26.C        Tilo                  0.204   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC
    SLICE_X13Y26.B4      net (fanout=1)        1.115   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N87
    SLICE_X13Y26.B       Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92
    SLICE_X10Y41.D4      net (fanout=1)        2.045   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_92
    SLICE_X10Y41.CLK     Tas                   0.407   controller_inst/ones_count[2]
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_4
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX2_2_f7
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_2
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (1.261ns logic, 6.240ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack:                  13.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.472ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.579 - 0.571)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.CQ       Tcko                  0.391   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    SLICE_X16Y5.B3       net (fanout=260)      4.058   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[2]
    SLICE_X16Y5.B        Tilo                  0.203   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N436
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM691/DP
    SLICE_X15Y8.B2       net (fanout=1)        1.097   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N436
    SLICE_X15Y8.B        Tilo                  0.259   controller_inst/modulator_top_inst/modulator_inst/ppm_modulator_inst/state_FSM_FFd3_2
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_91
    SLICE_X14Y15.D5      net (fanout=1)        1.057   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_91
    SLICE_X14Y15.CLK     Tas                   0.407   controller_inst/errors_count[6]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_4
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX6_2_f7
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_6
    -------------------------------------------------  ---------------------------
    Total                                      7.472ns (1.260ns logic, 6.212ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack:                  13.346ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (0.508 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to controller_inst/regFile_inst/regFile64_12_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.AQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X23Y41.A5      net (fanout=18)       1.753   state_FSM_FFd3
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y41.CE      net (fanout=2)        1.448   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y41.CLK     Tceck                 0.335   controller_inst/regFile_inst/regFile64_12[7]
                                                       controller_inst/regFile_inst/regFile64_12_4
    -------------------------------------------------  ---------------------------
    Total                                      7.360ns (1.667ns logic, 5.693ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  13.350ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.393ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.516 - 0.571)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.DQ       Tcko                  0.391   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X20Y6.A4       net (fanout=259)      3.672   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
    SLICE_X20Y6.A        Tilo                  0.203   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM40_RAMA
    SLICE_X17Y7.D5       net (fanout=1)        0.925   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N271
    SLICE_X17Y7.D        Tilo                  0.259   controller_inst/modulator_top_inst/modulator_inst/ppm_modulator_inst/load_count_reg[1]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_91
    SLICE_X12Y17.D2      net (fanout=1)        1.563   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_91
    SLICE_X12Y17.CLK     Tas                   0.380   controller_inst/errors_count[3]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_4
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_2_f7
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      7.393ns (1.233ns logic, 6.160ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  13.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_7 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.340ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (0.508 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to controller_inst/regFile_inst/regFile64_12_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.AQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X23Y41.A5      net (fanout=18)       1.753   state_FSM_FFd3
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y41.CE      net (fanout=2)        1.448   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y41.CLK     Tceck                 0.315   controller_inst/regFile_inst/regFile64_12[7]
                                                       controller_inst/regFile_inst/regFile64_12_7
    -------------------------------------------------  ---------------------------
    Total                                      7.340ns (1.647ns logic, 5.693ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  13.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_6 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.339ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (0.508 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to controller_inst/regFile_inst/regFile64_12_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.AQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X23Y41.A5      net (fanout=18)       1.753   state_FSM_FFd3
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y41.CE      net (fanout=2)        1.448   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y41.CLK     Tceck                 0.314   controller_inst/regFile_inst/regFile64_12[7]
                                                       controller_inst/regFile_inst/regFile64_12_6
    -------------------------------------------------  ---------------------------
    Total                                      7.339ns (1.646ns logic, 5.693ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.365ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.516 - 0.571)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.DQ       Tcko                  0.391   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X12Y7.A4       net (fanout=259)      3.772   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
    SLICE_X12Y7.A        Tilo                  0.203   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMA
    SLICE_X17Y7.D1       net (fanout=1)        0.797   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N259
    SLICE_X17Y7.D        Tilo                  0.259   controller_inst/modulator_top_inst/modulator_inst/ppm_modulator_inst/load_count_reg[1]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_91
    SLICE_X12Y17.D2      net (fanout=1)        1.563   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_91
    SLICE_X12Y17.CLK     Tas                   0.380   controller_inst/errors_count[3]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_4
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX3_2_f7
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_3
    -------------------------------------------------  ---------------------------
    Total                                      7.365ns (1.233ns logic, 6.132ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack:                  13.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd3 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.321ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (0.508 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd3 to controller_inst/regFile_inst/regFile64_12_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.AQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd3
    SLICE_X23Y41.A5      net (fanout=18)       1.753   state_FSM_FFd3
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y41.CE      net (fanout=2)        1.448   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y41.CLK     Tceck                 0.296   controller_inst/regFile_inst/regFile64_12[7]
                                                       controller_inst/regFile_inst/regFile64_12_5
    -------------------------------------------------  ---------------------------
    Total                                      7.321ns (1.628ns logic, 5.693ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  13.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.317ns (Levels of Logic = 3)
  Clock Path Skew:      -0.055ns (0.516 - 0.571)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y22.DQ       Tcko                  0.391   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    SLICE_X12Y7.C4       net (fanout=259)      3.931   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
    SLICE_X12Y7.C        Tilo                  0.204   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM38_RAMC
    SLICE_X18Y8.A1       net (fanout=1)        0.908   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N261
    SLICE_X18Y8.A        Tilo                  0.205   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX5_91
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX5_91
    SLICE_X14Y18.D4      net (fanout=1)        1.271   controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX5_91
    SLICE_X14Y18.CLK     Tas                   0.407   controller_inst/errors_count[5]
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX5_4
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/inst_LPM_MUX5_2_f7
                                                       controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_5
    -------------------------------------------------  ---------------------------
    Total                                      7.317ns (1.207ns logic, 6.110ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack:                  13.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd4 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_12_4 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.279ns (Levels of Logic = 3)
  Clock Path Skew:      -0.092ns (0.508 - 0.600)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd4 to controller_inst/regFile_inst/regFile64_12_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.CQ      Tcko                  0.447   state_FSM_FFd4
                                                       comm_fpga_fx2/state_FSM_FFd4
    SLICE_X23Y41.A4      net (fanout=37)       1.672   state_FSM_FFd4
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y35.A5       net (fanout=4)        0.825   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y35.AMUX     Tilo                  0.313   controller_inst/FSM_wr
                                                       controller_inst/regFile_inst/_n1289_inv1
    SLICE_X14Y41.CE      net (fanout=2)        1.448   controller_inst/regFile_inst/_n1289_inv
    SLICE_X14Y41.CLK     Tceck                 0.335   controller_inst/regFile_inst/regFile64_12[7]
                                                       controller_inst/regFile_inst/regFile64_12_4
    -------------------------------------------------  ---------------------------
    Total                                      7.279ns (1.667ns logic, 5.612ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack:                  13.445ns (requirement - (data path - clock path skew + uncertainty))
  Source:               comm_fpga_fx2/state_FSM_FFd2 (FF)
  Destination:          controller_inst/regFile_inst/regFile64_2_2 (FF)
  Requirement:          20.833ns
  Data Path Delay:      7.292ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.634 - 0.695)
  Source Clock:         fx2Clk_in_BUFGP rising at 0.000ns
  Destination Clock:    fx2Clk_in_BUFGP rising at 20.833ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: comm_fpga_fx2/state_FSM_FFd2 to controller_inst/regFile_inst/regFile64_2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y51.CQ      Tcko                  0.447   state_FSM_FFd2
                                                       comm_fpga_fx2/state_FSM_FFd2
    SLICE_X23Y41.A3      net (fanout=20)       1.841   state_FSM_FFd2
    SLICE_X23Y41.AMUX    Tilo                  0.313   fx2Read_out_OBUFT
                                                       comm_fpga_fx2/Mmux_h2fValid_out11
    SLICE_X9Y36.A4       net (fanout=22)       1.667   wr_o_OBUF
    SLICE_X9Y36.A        Tilo                  0.259   controller_inst/regFile_inst/_n1241_inv
                                                       controller_inst/regFile_inst/_n1097_inv21
    SLICE_X5Y34.B1       net (fanout=4)        1.219   controller_inst/regFile_inst/_n1097_inv2
    SLICE_X5Y34.B        Tilo                  0.259   controller_inst/LBC_wr
                                                       controller_inst/regFile_inst/_n1129_inv1
    SLICE_X7Y26.CE       net (fanout=2)        0.947   controller_inst/regFile_inst/_n1129_inv
    SLICE_X7Y26.CLK      Tceck                 0.340   regFile64_2_3
                                                       controller_inst/regFile_inst/regFile64_2_2
    -------------------------------------------------  ---------------------------
    Total                                      7.292ns (1.618ns logic, 5.674ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "fx2Clk_in" 20.833 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.709ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: controller_inst/modulator_top_inst/fifo_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: controller_inst/modulator_top_inst/fifo_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: fx2Clk_in_BUFGP
--------------------------------------------------------------------------------
Slack: 19.103ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: fx2Clk_in_BUFGP/BUFG/I0
  Logical resource: fx2Clk_in_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: fx2Clk_in_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile64_49[3]/SR
  Logical resource: controller_inst/regFile_inst/regFile64_49_0/SR
  Location pin: SLICE_X14Y39.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile64_49[3]/SR
  Logical resource: controller_inst/regFile_inst/regFile64_49_1/SR
  Location pin: SLICE_X14Y39.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile64_49[3]/SR
  Logical resource: controller_inst/regFile_inst/regFile64_49_2/SR
  Location pin: SLICE_X14Y39.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile64_49[3]/SR
  Logical resource: controller_inst/regFile_inst/regFile64_49_3/SR
  Location pin: SLICE_X14Y39.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile64_49[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile64_49_4/SR
  Location pin: SLICE_X14Y40.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile64_49[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile64_49_5/SR
  Location pin: SLICE_X14Y40.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile64_49[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile64_49_6/SR
  Location pin: SLICE_X14Y40.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/regFile_inst/regFile64_49[7]/SR
  Logical resource: controller_inst/regFile_inst/regFile64_49_7/SR
  Location pin: SLICE_X14Y40.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/reset_circtuit.count[3]/SR
  Logical resource: controller_inst/modulator_top_inst/reset_circtuit.count_0/SR
  Location pin: SLICE_X14Y1.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/reset_circtuit.count[3]/SR
  Logical resource: controller_inst/modulator_top_inst/reset_circtuit.count_1/SR
  Location pin: SLICE_X14Y1.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/reset_circtuit.count[3]/SR
  Logical resource: controller_inst/modulator_top_inst/reset_circtuit.count_2/SR
  Location pin: SLICE_X14Y1.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/reset_circtuit.count[3]/SR
  Logical resource: controller_inst/modulator_top_inst/reset_circtuit.count_3/SR
  Location pin: SLICE_X14Y1.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/reset_circtuit.count[6]/SR
  Logical resource: controller_inst/modulator_top_inst/reset_circtuit.count_4/SR
  Location pin: SLICE_X14Y2.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/reset_circtuit.count[6]/SR
  Logical resource: controller_inst/modulator_top_inst/reset_circtuit.count_5/SR
  Location pin: SLICE_X14Y2.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/reset_circtuit.count[6]/SR
  Logical resource: controller_inst/modulator_top_inst/reset_circtuit.count_6/SR
  Location pin: SLICE_X14Y2.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg/SR
  Location pin: SLICE_X2Y14.SR
  Clock network: controller_inst/modulator_top_inst/nrst_i_inv
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0/SR
  Location pin: SLICE_X2Y18.SR
  Clock network: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1/SR
  Location pin: SLICE_X2Y18.SR
  Clock network: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2/SR
  Location pin: SLICE_X2Y18.SR
  Clock network: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3/SR
  Location pin: SLICE_X2Y18.SR
  Clock network: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6/SR
  Location pin: SLICE_X2Y21.SR
  Clock network: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2/SR
  Location pin: SLICE_X2Y21.SR
  Clock network: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7/SR
  Location pin: SLICE_X2Y21.SR
  Clock network: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1/SR
  Location pin: SLICE_X2Y22.SR
  Clock network: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4/SR
  Location pin: SLICE_X2Y22.SR
  Clock network: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3/SR
  Location pin: SLICE_X2Y22.SR
  Clock network: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[5]/SR
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5/SR
  Location pin: SLICE_X2Y22.SR
  Clock network: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]
--------------------------------------------------------------------------------
Slack: 20.403ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.833ns
  High pulse: 10.416ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: controller_inst/SPI3_inst/wr/SR
  Logical resource: controller_inst/SPI3_inst/wr/SR
  Location pin: SLICE_X2Y29.SR
  Clock network: controller_inst/RST
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk100 = PERIOD TIMEGRP "clk100_i" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk100 = PERIOD TIMEGRP "clk100_i" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.330ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKFX)
  Physical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKFX
  Logical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: controller_inst/modulator_top_inst/clock_gen_200/clkfx
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN
  Logical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN
  Logical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN
  Logical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 195.000ns (max period limit - period)
  Period: 5.000ns
  Max period limit: 200.000ns (5.000MHz) (Tdcmper_CLKFX)
  Physical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKFX
  Logical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKFX
  Location pin: DCM_X0Y2.CLKFX
  Clock network: controller_inst/modulator_top_inst/clock_gen_200/clkfx
--------------------------------------------------------------------------------
Slack: 1990.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 2000.000ns (0.500MHz) (Tdcmper_CLKIN)
  Physical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN
  Logical resource: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: controller_inst/modulator_top_inst/clock_gen_200/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_controller_inst_modulator_top_inst_clock_gen_200_clkfx = 
PERIOD TIMEGRP         "controller_inst_modulator_top_inst_clock_gen_200_clkfx" 
TS_clk100 / 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14020 paths analyzed, 7423 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.756ns.
--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/SP (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.640 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.A6       net (fanout=41)       1.172   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.A        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y38.CE       net (fanout=3)        0.894   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y38.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N488
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.267ns logic, 3.297ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/SP (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.640 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.A6       net (fanout=41)       1.172   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.A        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y38.CE       net (fanout=3)        0.894   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y38.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N488
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.267ns logic, 3.297ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/DP (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.640 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.A6       net (fanout=41)       1.172   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.A        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y38.CE       net (fanout=3)        0.894   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y38.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N488
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM821/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.267ns logic, 3.297ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/DP (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.564ns (Levels of Logic = 2)
  Clock Path Skew:      -0.007ns (0.640 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.A6       net (fanout=41)       1.172   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.A        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y38.CE       net (fanout=3)        0.894   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y38.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N488
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM822/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.564ns (1.267ns logic, 3.297ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack:                  0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.598 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X10Y31.A6      net (fanout=41)       1.015   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X10Y31.A       Tilo                  0.205   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8
    SLICE_X12Y37.CE      net (fanout=3)        1.037   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8
    SLICE_X12Y37.CLK     Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.213ns logic, 3.283ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.598 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X10Y31.A6      net (fanout=41)       1.015   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X10Y31.A       Tilo                  0.205   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8
    SLICE_X12Y37.CE      net (fanout=3)        1.037   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8
    SLICE_X12Y37.CLK     Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.213ns logic, 3.283ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMC (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.598 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X10Y31.A6      net (fanout=41)       1.015   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X10Y31.A       Tilo                  0.205   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8
    SLICE_X12Y37.CE      net (fanout=3)        1.037   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8
    SLICE_X12Y37.CLK     Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.213ns logic, 3.283ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMA (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.496ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.598 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X10Y31.A6      net (fanout=41)       1.015   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X10Y31.A       Tilo                  0.205   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8
    SLICE_X12Y37.CE      net (fanout=3)        1.037   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl8
    SLICE_X12Y37.CLK     Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM41_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.496ns (1.213ns logic, 3.283ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.630 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.B6       net (fanout=41)       1.277   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.B        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
    SLICE_X4Y39.CE       net (fanout=3)        0.750   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
    SLICE_X4Y39.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (1.267ns logic, 3.258ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.630 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.B6       net (fanout=41)       1.277   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.B        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
    SLICE_X4Y39.CE       net (fanout=3)        0.750   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
    SLICE_X4Y39.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (1.267ns logic, 3.258ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.630 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.B6       net (fanout=41)       1.277   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.B        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
    SLICE_X4Y39.CE       net (fanout=3)        0.750   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
    SLICE_X4Y39.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (1.267ns logic, 3.258ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.525ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.630 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.B6       net (fanout=41)       1.277   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.B        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
    SLICE_X4Y39.CE       net (fanout=3)        0.750   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
    SLICE_X4Y39.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM17_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.525ns (1.267ns logic, 3.258ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.638 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.A6       net (fanout=41)       1.172   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.A        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y40.CE       net (fanout=3)        0.861   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y40.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (1.267ns logic, 3.264ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.638 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.A6       net (fanout=41)       1.172   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.A        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y40.CE       net (fanout=3)        0.861   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y40.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (1.267ns logic, 3.264ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.638 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.A6       net (fanout=41)       1.172   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.A        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y40.CE       net (fanout=3)        0.861   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y40.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (1.267ns logic, 3.264ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.531ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.638 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y41.A6       net (fanout=41)       1.172   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y41.A        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl16
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y40.CE       net (fanout=3)        0.861   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl17
    SLICE_X0Y40.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM18_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.531ns (1.267ns logic, 3.264ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.604 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X11Y36.A6      net (fanout=41)       0.845   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X11Y36.A       Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
    SLICE_X20Y37.CE      net (fanout=3)        1.146   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
    SLICE_X20Y37.CLK     Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (1.267ns logic, 3.222ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.604 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X11Y36.A6      net (fanout=41)       0.845   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X11Y36.A       Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
    SLICE_X20Y37.CE      net (fanout=3)        1.146   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
    SLICE_X20Y37.CLK     Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (1.267ns logic, 3.222ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.604 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X11Y36.A6      net (fanout=41)       0.845   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X11Y36.A       Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
    SLICE_X20Y37.CE      net (fanout=3)        1.146   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
    SLICE_X20Y37.CLK     Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (1.267ns logic, 3.222ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.489ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.604 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X11Y36.A6      net (fanout=41)       0.845   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X11Y36.A       Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
    SLICE_X20Y37.CE      net (fanout=3)        1.146   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl30
    SLICE_X20Y37.CLK     Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM31_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.489ns (1.267ns logic, 3.222ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.494ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.635 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y43.B6       net (fanout=41)       1.409   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y43.B        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y46.CE       net (fanout=3)        0.587   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y46.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.267ns logic, 3.227ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.494ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.635 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y43.B6       net (fanout=41)       1.409   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y43.B        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y46.CE       net (fanout=3)        0.587   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y46.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.267ns logic, 3.227ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.494ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.635 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y43.B6       net (fanout=41)       1.409   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y43.B        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y46.CE       net (fanout=3)        0.587   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y46.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.267ns logic, 3.227ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.494ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.635 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y43.B6       net (fanout=41)       1.409   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y43.B        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y46.CE       net (fanout=3)        0.587   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y46.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (1.267ns logic, 3.227ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/DP (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.638 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X11Y41.D6      net (fanout=41)       1.080   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X11Y41.D       Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X0Y39.CE       net (fanout=3)        0.909   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X0Y39.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N432
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (1.267ns logic, 3.220ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/SP (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.638 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X11Y41.D6      net (fanout=41)       1.080   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X11Y41.D       Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X0Y39.CE       net (fanout=3)        0.909   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X0Y39.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N432
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM682/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (1.267ns logic, 3.220ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/SP (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.638 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X11Y41.D6      net (fanout=41)       1.080   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X11Y41.D       Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X0Y39.CE       net (fanout=3)        0.909   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X0Y39.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N432
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (1.267ns logic, 3.220ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/DP (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.487ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.638 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X11Y41.D6      net (fanout=41)       1.080   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X11Y41.D       Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X0Y39.CE       net (fanout=3)        0.909   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl3
    SLICE_X0Y39.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N432
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM681/DP
    -------------------------------------------------  ---------------------------
    Total                                      4.487ns (1.267ns logic, 3.220ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM662/SP (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.048ns (0.695 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM662/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y43.B6       net (fanout=41)       1.409   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y43.B        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y48.CE       net (fanout=3)        0.631   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y48.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N424
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM662/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.538ns (1.267ns logic, 3.271ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  0.325ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o (FF)
  Destination:          controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM661/SP (RAM)
  Requirement:          5.000ns
  Data Path Delay:      4.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.048ns (0.695 - 0.647)
  Source Clock:         controller_inst/modulator_top_inst/clk200 rising at 0.000ns
  Destination Clock:    controller_inst/modulator_top_inst/clk200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o to controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM661/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y25.AQ      Tcko                  0.391   controller_inst/modulator_top_inst/errors_count_ready
                                                       controller_inst/modulator_top_inst/modulator_inst/checker_inst/errors_count_ready_o
    SLICE_X13Y34.B5      net (fanout=2)        1.231   controller_inst/modulator_top_inst/errors_count_ready
    SLICE_X13Y34.BMUX    Tilo                  0.313   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X9Y43.B6       net (fanout=41)       1.409   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X9Y43.B        Tilo                  0.259   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y48.CE       net (fanout=3)        0.631   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl1
    SLICE_X8Y48.CLK      Tceck                 0.304   controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N424
                                                       controller_inst/modulator_top_inst/fifo_ones_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM661/SP
    -------------------------------------------------  ---------------------------
    Total                                      4.538ns (1.267ns logic, 3.271ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_controller_inst_modulator_top_inst_clock_gen_200_clkfx = PERIOD TIMEGRP
        "controller_inst_modulator_top_inst_clock_gen_200_clkfx" TS_clk100 / 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.876ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: controller_inst/modulator_top_inst/fifo_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: controller_inst/modulator_top_inst/fifo_data_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y12.CLKB
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: controller_inst/modulator_top_inst/clock_gen_200/clkout1_buf/I0
  Logical resource: controller_inst/modulator_top_inst/clock_gen_200/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: controller_inst/modulator_top_inst/clock_gen_200/clkfx
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N472/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM782/DP/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N472/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM781/DP/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N472/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM782/SP/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N472/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM781/SP/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMA/CLK
  Location pin: SLICE_X0Y5.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMB/CLK
  Location pin: SLICE_X0Y5.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMC/CLK
  Location pin: SLICE_X0Y5.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM15_RAMD/CLK
  Location pin: SLICE_X0Y5.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMA/CLK
  Location pin: SLICE_X0Y7.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMB/CLK
  Location pin: SLICE_X0Y7.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMC/CLK
  Location pin: SLICE_X0Y7.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM46_RAMD/CLK
  Location pin: SLICE_X0Y7.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMA/CLK
  Location pin: SLICE_X0Y8.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMB/CLK
  Location pin: SLICE_X0Y8.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMC/CLK
  Location pin: SLICE_X0Y8.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM48_RAMD/CLK
  Location pin: SLICE_X0Y8.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N480/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM802/DP/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N480/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM801/DP/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N480/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM802/SP/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/N480/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM801/SP/CLK
  Location pin: SLICE_X0Y10.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMA/CLK
  Location pin: SLICE_X0Y13.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMB/CLK
  Location pin: SLICE_X0Y13.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMC/CLK
  Location pin: SLICE_X0Y13.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM64_RAMD/CLK
  Location pin: SLICE_X0Y13.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMA/CLK
  Location pin: SLICE_X0Y14.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMB/CLK
  Location pin: SLICE_X0Y14.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMC/CLK
  Location pin: SLICE_X0Y14.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------
Slack: 3.962ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD_O/CLK
  Logical resource: controller_inst/modulator_top_inst/fifo_errors_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM63_RAMD/CLK
  Location pin: SLICE_X0Y14.CLK
  Clock network: controller_inst/modulator_top_inst/clk200
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk100
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk100                      |     10.000ns|      5.340ns|      9.512ns|            0|            0|            0|        14020|
| TS_controller_inst_modulator_t|      5.000ns|      4.756ns|          N/A|            0|            0|        14020|            0|
| op_inst_clock_gen_200_clkfx   |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk100_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100_i       |    4.756|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx2Clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fx2Clk_in      |    7.779|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 62299 paths, 0 nets, and 12745 connections

Design statistics:
   Minimum period:   7.779ns{1}   (Maximum frequency: 128.551MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Jun 06 11:57:05 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 262 MB



