// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Bert_layer_Attention_layer_HH_
#define _Bert_layer_Attention_layer_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "Bert_layer_dataflow_parent_loop_proc49014.h"
#include "Bert_layer_Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1.h"
#include "Bert_layer_Bert_layer_add_8ns_8ns_8_1_1.h"
#include "Bert_layer_Bert_layer_add_4ns_4ns_4_1_1.h"
#include "Bert_layer_Bert_layer_add_2ns_2ns_2_1_1.h"
#include "Bert_layer_Bert_layer_sub_24ns_24ns_24_1_1.h"
#include "Bert_layer_Bert_layer_sub_32ns_32ns_32_1_1.h"
#include "Bert_layer_Bert_layer_add_32s_32ns_32_1_1.h"
#include "Bert_layer_Bert_layer_sub_5s_5ns_5_1_1.h"
#include "Bert_layer_Bert_layer_add_24s_24ns_24_1_1.h"
#include "Bert_layer_Bert_layer_add_64ns_64ns_64_1_1.h"
#include "Bert_layer_Attention_layer_outp_V.h"

namespace ap_rtl {

struct Bert_layer_Attention_layer : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > v20_V_address0;
    sc_out< sc_logic > v20_V_ce0;
    sc_in< sc_lv<24> > v20_V_q0;
    sc_out< sc_lv<10> > v20_V_address1;
    sc_out< sc_logic > v20_V_ce1;
    sc_in< sc_lv<24> > v20_V_q1;
    sc_out< sc_lv<10> > v21_V_address0;
    sc_out< sc_logic > v21_V_ce0;
    sc_in< sc_lv<24> > v21_V_q0;
    sc_out< sc_lv<10> > v21_V_address1;
    sc_out< sc_logic > v21_V_ce1;
    sc_in< sc_lv<24> > v21_V_q1;
    sc_out< sc_lv<8> > v22_address0;
    sc_out< sc_logic > v22_ce0;
    sc_out< sc_logic > v22_we0;
    sc_out< sc_lv<32> > v22_d0;
    sc_signal< sc_logic > ap_var_for_const1;
    sc_signal< sc_lv<24> > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const2;
    sc_signal< sc_lv<8> > ap_var_for_const3;
    sc_signal< sc_lv<4> > ap_var_for_const4;
    sc_signal< sc_lv<2> > ap_var_for_const5;
    sc_signal< sc_lv<32> > ap_var_for_const6;
    sc_signal< sc_lv<32> > ap_var_for_const7;
    sc_signal< sc_lv<5> > ap_var_for_const8;
    sc_signal< sc_lv<24> > ap_var_for_const9;
    sc_signal< sc_lv<32> > ap_var_for_const10;
    sc_signal< sc_lv<32> > ap_var_for_const11;


    // Module declarations
    Bert_layer_Attention_layer(sc_module_name name);
    SC_HAS_PROCESS(Bert_layer_Attention_layer);

    ~Bert_layer_Attention_layer();

    sc_trace_file* mVcdFile;

    Bert_layer_Attention_layer_outp_V* outp_V_U;
    Bert_layer_dataflow_parent_loop_proc49014* grp_dataflow_parent_loop_proc49014_fu_243;
    Bert_layer_Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1<1,4,32,32,32>* Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1_U2569;
    Bert_layer_Bert_layer_add_8ns_8ns_8_1_1<1,1,8,8,8>* Bert_layer_add_8ns_8ns_8_1_1_U2570;
    Bert_layer_Bert_layer_add_4ns_4ns_4_1_1<1,1,4,4,4>* Bert_layer_add_4ns_4ns_4_1_1_U2571;
    Bert_layer_Bert_layer_add_4ns_4ns_4_1_1<1,1,4,4,4>* Bert_layer_add_4ns_4ns_4_1_1_U2572;
    Bert_layer_Bert_layer_add_2ns_2ns_2_1_1<1,1,2,2,2>* Bert_layer_add_2ns_2ns_2_1_1_U2573;
    Bert_layer_Bert_layer_add_8ns_8ns_8_1_1<1,1,8,8,8>* Bert_layer_add_8ns_8ns_8_1_1_U2574;
    Bert_layer_Bert_layer_add_4ns_4ns_4_1_1<1,1,4,4,4>* Bert_layer_add_4ns_4ns_4_1_1_U2575;
    Bert_layer_Bert_layer_add_4ns_4ns_4_1_1<1,1,4,4,4>* Bert_layer_add_4ns_4ns_4_1_1_U2576;
    Bert_layer_Bert_layer_sub_24ns_24ns_24_1_1<1,1,24,24,24>* Bert_layer_sub_24ns_24ns_24_1_1_U2577;
    Bert_layer_Bert_layer_sub_32ns_32ns_32_1_1<1,1,32,32,32>* Bert_layer_sub_32ns_32ns_32_1_1_U2578;
    Bert_layer_Bert_layer_add_32s_32ns_32_1_1<1,1,32,32,32>* Bert_layer_add_32s_32ns_32_1_1_U2579;
    Bert_layer_Bert_layer_sub_5s_5ns_5_1_1<1,1,5,5,5>* Bert_layer_sub_5s_5ns_5_1_1_U2580;
    Bert_layer_Bert_layer_add_24s_24ns_24_1_1<1,1,24,24,24>* Bert_layer_add_24s_24ns_24_1_1_U2581;
    Bert_layer_Bert_layer_sub_32ns_32ns_32_1_1<1,1,32,32,32>* Bert_layer_sub_32ns_32ns_32_1_1_U2582;
    Bert_layer_Bert_layer_add_32s_32ns_32_1_1<1,1,32,32,32>* Bert_layer_add_32s_32ns_32_1_1_U2583;
    Bert_layer_Bert_layer_add_64ns_64ns_64_1_1<1,1,64,64,64>* Bert_layer_add_64ns_64ns_64_1_1_U2584;
    sc_signal< sc_lv<7> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<8> > indvar_flatten_reg_165;
    sc_signal< sc_lv<4> > v25_reg_176;
    sc_signal< sc_lv<4> > v26_reg_187;
    sc_signal< sc_lv<8> > indvar_flatten6_reg_210;
    sc_signal< sc_lv<4> > i2_reg_221;
    sc_signal< sc_lv<4> > j1_reg_232;
    sc_signal< sc_lv<1> > icmp_ln52_fu_259_p2;
    sc_signal< sc_lv<1> > icmp_ln52_reg_730;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<8> > add_ln52_1_fu_265_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<4> > select_ln52_fu_283_p3;
    sc_signal< sc_lv<4> > select_ln52_reg_739;
    sc_signal< sc_lv<4> > select_ln52_1_fu_291_p3;
    sc_signal< sc_lv<4> > select_ln52_1_reg_744;
    sc_signal< sc_lv<4> > add_ln53_fu_299_p2;
    sc_signal< sc_lv<1> > icmp_ln65_fu_343_p2;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<2> > add_ln65_fu_349_p2;
    sc_signal< sc_lv<2> > add_ln65_reg_760;
    sc_signal< sc_lv<1> > icmp_ln60_fu_355_p2;
    sc_signal< sc_lv<1> > icmp_ln60_reg_765;
    sc_signal< sc_logic > ap_CS_fsm_pp1_stage0;
    sc_signal< bool > ap_block_state7_pp1_stage0_iter0;
    sc_signal< bool > ap_block_state8_pp1_stage0_iter1;
    sc_signal< bool > ap_block_state9_pp1_stage0_iter2;
    sc_signal< bool > ap_block_state10_pp1_stage0_iter3;
    sc_signal< bool > ap_block_state11_pp1_stage0_iter4;
    sc_signal< bool > ap_block_state12_pp1_stage0_iter5;
    sc_signal< bool > ap_block_state13_pp1_stage0_iter6;
    sc_signal< bool > ap_block_state14_pp1_stage0_iter7;
    sc_signal< bool > ap_block_state15_pp1_stage0_iter8;
    sc_signal< bool > ap_block_state16_pp1_stage0_iter9;
    sc_signal< bool > ap_block_state17_pp1_stage0_iter10;
    sc_signal< bool > ap_block_pp1_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln60_reg_765_pp1_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln60_reg_765_pp1_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln60_reg_765_pp1_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln60_reg_765_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln60_reg_765_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln60_reg_765_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln60_reg_765_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln60_reg_765_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln60_reg_765_pp1_iter9_reg;
    sc_signal< sc_lv<8> > add_ln60_1_fu_361_p2;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter0;
    sc_signal< sc_lv<4> > select_ln60_fu_379_p3;
    sc_signal< sc_lv<4> > select_ln60_reg_774;
    sc_signal< sc_lv<4> > select_ln60_1_fu_387_p3;
    sc_signal< sc_lv<4> > select_ln60_1_reg_779;
    sc_signal< sc_lv<4> > add_ln61_fu_395_p2;
    sc_signal< sc_lv<64> > zext_ln66_2_fu_434_p1;
    sc_signal< sc_lv<64> > zext_ln66_2_reg_791;
    sc_signal< sc_lv<64> > zext_ln66_2_reg_791_pp1_iter2_reg;
    sc_signal< sc_lv<64> > zext_ln66_2_reg_791_pp1_iter3_reg;
    sc_signal< sc_lv<64> > zext_ln66_2_reg_791_pp1_iter4_reg;
    sc_signal< sc_lv<64> > zext_ln66_2_reg_791_pp1_iter5_reg;
    sc_signal< sc_lv<64> > zext_ln66_2_reg_791_pp1_iter6_reg;
    sc_signal< sc_lv<64> > zext_ln66_2_reg_791_pp1_iter7_reg;
    sc_signal< sc_lv<64> > zext_ln66_2_reg_791_pp1_iter8_reg;
    sc_signal< sc_lv<64> > zext_ln66_2_reg_791_pp1_iter9_reg;
    sc_signal< sc_lv<24> > outp_V_q0;
    sc_signal< sc_lv<24> > p_Val2_s_reg_801;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter2;
    sc_signal< sc_lv<1> > p_Result_111_reg_808;
    sc_signal< sc_lv<1> > p_Result_111_reg_808_pp1_iter3_reg;
    sc_signal< sc_lv<1> > p_Result_111_reg_808_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln889_fu_447_p2;
    sc_signal< sc_lv<1> > icmp_ln889_reg_814;
    sc_signal< sc_lv<1> > icmp_ln889_reg_814_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln889_reg_814_pp1_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln889_reg_814_pp1_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln889_reg_814_pp1_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln889_reg_814_pp1_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln889_reg_814_pp1_iter9_reg;
    sc_signal< sc_lv<24> > m_29_fu_457_p3;
    sc_signal< sc_lv<24> > m_29_reg_819;
    sc_signal< sc_lv<24> > m_29_reg_819_pp1_iter4_reg;
    sc_signal< sc_lv<32> > l_fu_481_p3;
    sc_signal< sc_lv<32> > l_reg_826;
    sc_signal< sc_lv<8> > trunc_ln897_fu_489_p1;
    sc_signal< sc_lv<8> > trunc_ln897_reg_831;
    sc_signal< sc_lv<8> > trunc_ln897_reg_831_pp1_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln912_fu_594_p2;
    sc_signal< sc_lv<1> > icmp_ln912_reg_836;
    sc_signal< sc_lv<32> > sub_ln913_fu_600_p2;
    sc_signal< sc_lv<32> > sub_ln913_reg_841;
    sc_signal< sc_lv<32> > add_ln912_fu_606_p2;
    sc_signal< sc_lv<32> > add_ln912_reg_846;
    sc_signal< sc_lv<1> > tobool34_i_i73_fu_612_p2;
    sc_signal< sc_lv<1> > tobool34_i_i73_reg_851;
    sc_signal< sc_lv<32> > trunc_ln692_fu_715_p1;
    sc_signal< sc_lv<32> > trunc_ln692_reg_856;
    sc_signal< sc_lv<32> > grp_fu_254_p2;
    sc_signal< sc_lv<32> > phitmp_reg_866;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp1_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp1_exit_iter0_state7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp1_iter10;
    sc_signal< sc_lv<8> > outp_V_address0;
    sc_signal< sc_logic > outp_V_ce0;
    sc_signal< sc_logic > outp_V_we0;
    sc_signal< sc_lv<24> > outp_V_d0;
    sc_signal< sc_lv<10> > grp_dataflow_parent_loop_proc49014_fu_243_v20_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_v20_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc49014_fu_243_v20_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_v20_V_we0;
    sc_signal< sc_lv<10> > grp_dataflow_parent_loop_proc49014_fu_243_v20_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_v20_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc49014_fu_243_v20_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_v20_V_we1;
    sc_signal< sc_lv<10> > grp_dataflow_parent_loop_proc49014_fu_243_v21_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_v21_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc49014_fu_243_v21_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_v21_V_we0;
    sc_signal< sc_lv<10> > grp_dataflow_parent_loop_proc49014_fu_243_v21_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_v21_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc49014_fu_243_v21_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_v21_V_we1;
    sc_signal< sc_lv<8> > grp_dataflow_parent_loop_proc49014_fu_243_outp_V_address0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_outp_V_ce0;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc49014_fu_243_outp_V_d0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_outp_V_we0;
    sc_signal< sc_lv<8> > grp_dataflow_parent_loop_proc49014_fu_243_outp_V_address1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_outp_V_ce1;
    sc_signal< sc_lv<24> > grp_dataflow_parent_loop_proc49014_fu_243_outp_V_d1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_outp_V_we1;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_ap_start;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_ap_done;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_ap_ready;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_ap_idle;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_ap_continue;
    sc_signal< sc_lv<4> > ap_phi_mux_v25_phi_fu_180_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<2> > ii_reg_198;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_sync_grp_dataflow_parent_loop_proc49014_fu_243_ap_ready;
    sc_signal< sc_logic > ap_sync_grp_dataflow_parent_loop_proc49014_fu_243_ap_done;
    sc_signal< bool > ap_block_state6_on_subcall_done;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<4> > ap_phi_mux_i2_phi_fu_225_p4;
    sc_signal< bool > ap_block_pp1_stage0;
    sc_signal< sc_logic > grp_dataflow_parent_loop_proc49014_fu_243_ap_start_reg;
    sc_signal< sc_logic > ap_sync_reg_grp_dataflow_parent_loop_proc49014_fu_243_ap_ready;
    sc_signal< sc_logic > ap_sync_reg_grp_dataflow_parent_loop_proc49014_fu_243_ap_done;
    sc_signal< sc_lv<64> > zext_ln158_30_fu_338_p1;
    sc_signal< sc_lv<32> > grp_fu_254_p0;
    sc_signal< sc_lv<1> > icmp_ln53_fu_277_p2;
    sc_signal< sc_lv<4> > add_ln52_fu_271_p2;
    sc_signal< sc_lv<4> > add_ln53_fu_299_p0;
    sc_signal< sc_lv<6> > tmp_68_fu_312_p3;
    sc_signal< sc_lv<8> > tmp_s_fu_305_p3;
    sc_signal< sc_lv<8> > zext_ln158_fu_319_p1;
    sc_signal< sc_lv<8> > zext_ln158_29_fu_329_p1;
    sc_signal< sc_lv<8> > sub_ln158_fu_323_p2;
    sc_signal< sc_lv<8> > add_ln158_fu_332_p2;
    sc_signal< sc_lv<1> > icmp_ln61_fu_373_p2;
    sc_signal< sc_lv<4> > add_ln60_fu_367_p2;
    sc_signal< sc_lv<4> > add_ln61_fu_395_p1;
    sc_signal< sc_lv<6> > tmp_70_fu_408_p3;
    sc_signal< sc_lv<8> > tmp_69_fu_401_p3;
    sc_signal< sc_lv<8> > zext_ln66_fu_415_p1;
    sc_signal< sc_lv<8> > sub_ln66_fu_419_p2;
    sc_signal< sc_lv<8> > zext_ln66_1_fu_425_p1;
    sc_signal< sc_lv<8> > add_ln66_fu_428_p2;
    sc_signal< sc_lv<24> > sub_ln893_fu_452_p2;
    sc_signal< sc_lv<24> > p_Result_s_fu_463_p4;
    sc_signal< sc_lv<32> > p_Result_106_fu_473_p3;
    sc_signal< sc_lv<32> > sub_ln898_fu_493_p2;
    sc_signal< sc_lv<32> > lsb_index_fu_502_p2;
    sc_signal< sc_lv<31> > tmp_89_fu_508_p4;
    sc_signal< sc_lv<5> > sub_ln901_fu_528_p1;
    sc_signal< sc_lv<5> > sub_ln901_fu_528_p2;
    sc_signal< sc_lv<24> > zext_ln901_fu_534_p1;
    sc_signal< sc_lv<24> > lshr_ln901_fu_538_p2;
    sc_signal< sc_lv<24> > p_Result_107_fu_544_p2;
    sc_signal< sc_lv<1> > tmp_90_fu_555_p3;
    sc_signal< sc_lv<1> > icmp_ln900_fu_518_p2;
    sc_signal< sc_lv<1> > icmp_ln901_fu_549_p2;
    sc_signal< sc_lv<24> > add_ln903_fu_575_p1;
    sc_signal< sc_lv<24> > add_ln903_fu_575_p2;
    sc_signal< sc_lv<1> > and_ln900_fu_569_p2;
    sc_signal< sc_lv<1> > p_Result_108_fu_581_p3;
    sc_signal< sc_lv<1> > a_fu_588_p2;
    sc_signal< sc_lv<1> > xor_ln903_fu_563_p2;
    sc_signal< sc_lv<64> > zext_ln911_fu_618_p1;
    sc_signal< sc_lv<64> > zext_ln913_fu_621_p1;
    sc_signal< sc_lv<64> > zext_ln912_fu_630_p1;
    sc_signal< sc_lv<64> > lshr_ln912_fu_633_p2;
    sc_signal< sc_lv<64> > shl_ln913_fu_624_p2;
    sc_signal< sc_lv<64> > m_26_fu_649_p0;
    sc_signal< sc_lv<64> > m_26_fu_649_p1;
    sc_signal< sc_lv<64> > m_26_fu_649_p2;
    sc_signal< sc_lv<63> > m_30_fu_655_p4;
    sc_signal< sc_lv<1> > p_Result_109_fu_669_p3;
    sc_signal< sc_lv<8> > sub_ln918_fu_685_p2;
    sc_signal< sc_lv<8> > select_ln897_fu_677_p3;
    sc_signal< sc_lv<8> > add_ln918_fu_690_p2;
    sc_signal< sc_lv<64> > zext_ln916_fu_665_p1;
    sc_signal< sc_lv<9> > tmp_fu_696_p3;
    sc_signal< sc_lv<64> > p_Result_112_fu_703_p5;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<7> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_logic > ap_idle_pp1;
    sc_signal< sc_logic > ap_enable_pp1;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<7> ap_ST_fsm_state1;
    static const sc_lv<7> ap_ST_fsm_pp0_stage0;
    static const sc_lv<7> ap_ST_fsm_state4;
    static const sc_lv<7> ap_ST_fsm_state5;
    static const sc_lv<7> ap_ST_fsm_state6;
    static const sc_lv<7> ap_ST_fsm_pp1_stage0;
    static const sc_lv<7> ap_ST_fsm_state18;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<24> ap_const_lv24_0;
    static const sc_lv<32> ap_const_lv32_3E000000;
    static const sc_lv<8> ap_const_lv8_90;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<8> ap_const_lv8_FF;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<5> ap_const_lv5_11;
    static const sc_lv<24> ap_const_lv24_FFFFFF;
    static const sc_lv<24> ap_const_lv24_FFFFE8;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_8;
    static const sc_lv<32> ap_const_lv32_6;
    // Thread declarations
    void thread_ap_var_for_const1();
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const2();
    void thread_ap_var_for_const3();
    void thread_ap_var_for_const4();
    void thread_ap_var_for_const5();
    void thread_ap_var_for_const6();
    void thread_ap_var_for_const7();
    void thread_ap_var_for_const8();
    void thread_ap_var_for_const9();
    void thread_ap_var_for_const10();
    void thread_ap_var_for_const11();
    void thread_ap_clk_no_reset_();
    void thread_a_fu_588_p2();
    void thread_add_ln158_fu_332_p2();
    void thread_add_ln53_fu_299_p0();
    void thread_add_ln61_fu_395_p1();
    void thread_add_ln66_fu_428_p2();
    void thread_add_ln903_fu_575_p1();
    void thread_add_ln918_fu_690_p2();
    void thread_and_ln900_fu_569_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp1_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp1_stage0();
    void thread_ap_block_pp1_stage0_11001();
    void thread_ap_block_pp1_stage0_subdone();
    void thread_ap_block_state10_pp1_stage0_iter3();
    void thread_ap_block_state11_pp1_stage0_iter4();
    void thread_ap_block_state12_pp1_stage0_iter5();
    void thread_ap_block_state13_pp1_stage0_iter6();
    void thread_ap_block_state14_pp1_stage0_iter7();
    void thread_ap_block_state15_pp1_stage0_iter8();
    void thread_ap_block_state16_pp1_stage0_iter9();
    void thread_ap_block_state17_pp1_stage0_iter10();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state6_on_subcall_done();
    void thread_ap_block_state7_pp1_stage0_iter0();
    void thread_ap_block_state8_pp1_stage0_iter1();
    void thread_ap_block_state9_pp1_stage0_iter2();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_condition_pp1_exit_iter0_state7();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_enable_pp1();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_idle_pp1();
    void thread_ap_phi_mux_i2_phi_fu_225_p4();
    void thread_ap_phi_mux_v25_phi_fu_180_p4();
    void thread_ap_ready();
    void thread_ap_sync_grp_dataflow_parent_loop_proc49014_fu_243_ap_done();
    void thread_ap_sync_grp_dataflow_parent_loop_proc49014_fu_243_ap_ready();
    void thread_grp_dataflow_parent_loop_proc49014_fu_243_ap_continue();
    void thread_grp_dataflow_parent_loop_proc49014_fu_243_ap_start();
    void thread_grp_fu_254_p0();
    void thread_icmp_ln52_fu_259_p2();
    void thread_icmp_ln53_fu_277_p2();
    void thread_icmp_ln60_fu_355_p2();
    void thread_icmp_ln61_fu_373_p2();
    void thread_icmp_ln65_fu_343_p2();
    void thread_icmp_ln889_fu_447_p2();
    void thread_icmp_ln900_fu_518_p2();
    void thread_icmp_ln901_fu_549_p2();
    void thread_icmp_ln912_fu_594_p2();
    void thread_l_fu_481_p3();
    void thread_lshr_ln901_fu_538_p2();
    void thread_lshr_ln912_fu_633_p2();
    void thread_m_26_fu_649_p0();
    void thread_m_26_fu_649_p1();
    void thread_m_29_fu_457_p3();
    void thread_m_30_fu_655_p4();
    void thread_outp_V_address0();
    void thread_outp_V_ce0();
    void thread_outp_V_d0();
    void thread_outp_V_we0();
    void thread_p_Result_106_fu_473_p3();
    void thread_p_Result_107_fu_544_p2();
    void thread_p_Result_108_fu_581_p3();
    void thread_p_Result_109_fu_669_p3();
    void thread_p_Result_112_fu_703_p5();
    void thread_p_Result_s_fu_463_p4();
    void thread_select_ln52_1_fu_291_p3();
    void thread_select_ln52_fu_283_p3();
    void thread_select_ln60_1_fu_387_p3();
    void thread_select_ln60_fu_379_p3();
    void thread_select_ln897_fu_677_p3();
    void thread_shl_ln913_fu_624_p2();
    void thread_sub_ln158_fu_323_p2();
    void thread_sub_ln66_fu_419_p2();
    void thread_sub_ln901_fu_528_p1();
    void thread_sub_ln918_fu_685_p2();
    void thread_tmp_68_fu_312_p3();
    void thread_tmp_69_fu_401_p3();
    void thread_tmp_70_fu_408_p3();
    void thread_tmp_89_fu_508_p4();
    void thread_tmp_90_fu_555_p3();
    void thread_tmp_fu_696_p3();
    void thread_tmp_s_fu_305_p3();
    void thread_tobool34_i_i73_fu_612_p2();
    void thread_trunc_ln692_fu_715_p1();
    void thread_trunc_ln897_fu_489_p1();
    void thread_v20_V_address0();
    void thread_v20_V_address1();
    void thread_v20_V_ce0();
    void thread_v20_V_ce1();
    void thread_v21_V_address0();
    void thread_v21_V_address1();
    void thread_v21_V_ce0();
    void thread_v21_V_ce1();
    void thread_v22_address0();
    void thread_v22_ce0();
    void thread_v22_d0();
    void thread_v22_we0();
    void thread_xor_ln903_fu_563_p2();
    void thread_zext_ln158_29_fu_329_p1();
    void thread_zext_ln158_30_fu_338_p1();
    void thread_zext_ln158_fu_319_p1();
    void thread_zext_ln66_1_fu_425_p1();
    void thread_zext_ln66_2_fu_434_p1();
    void thread_zext_ln66_fu_415_p1();
    void thread_zext_ln901_fu_534_p1();
    void thread_zext_ln911_fu_618_p1();
    void thread_zext_ln912_fu_630_p1();
    void thread_zext_ln913_fu_621_p1();
    void thread_zext_ln916_fu_665_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
