Info (10281): Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_007.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv Line: 48
Info (10281): Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_007.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_007.sv Line: 49
Info (10281): Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at lms_ctr_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/Pol/Documents/Courses/LELEC2102/Github/LELEC210X/fpga/LimeSDR-Mini_lms7_lelec210x/lms_ctr/synthesis/submodules/lms_ctr_mm_interconnect_0_router.sv Line: 49
