/*
 * ## Please DO NOT edit this file!! ##
 * This file is auto-generated from the register source files.
 * Any modifications to this file will be LOST when it is re-generated.
 *
 * ----------------------------------------------------------------
 * Copyright(c) Realtek Semiconductor Corporation, 2009-2016
 * All rights reserved.
 *
 * $Revision: 73657 $
 * $Date: 2016-11-24 14:00:34 +0800 (Thu, 24 Nov 2016) $
 *
 * Purpose : chip register declaration in the SDK.
 *
 * Feature : chip register declaration
 *
 */

/*
 * Include Files
 */
#include <common/rt_autoconf.h>
#include <hal/chipdef/allreg.h>
#include <hal/chipdef/cypress/rtk_cypress_reg_struct.h>
#include <hal/chipdef/cypress/rtk_cypress_regField_list.h>

rtk_reg_t rtk_cypress_reg_list[] =
{
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERFACE)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ECO_DUMMY_CTRL_RTL8390 */
        /* offset address */    0x0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ECO_DUMMY_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_IF_CTRL_RTL8390 */
        /* offset address */    0x4,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_IF_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_SERDES_IF_CTRL_RTL8390 */
        /* offset address */    0x8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 13,
        /* portlist index */    0,
        /* bit offset */        4,
        /* register fields */   MAC_SERDES_IF_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_IO_DRIV_ABLTY_RTL8390 */
        /* offset address */    0x10,
        /* field numbers */     15,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_IO_DRIV_ABLTY_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERFACE */
#if defined(CONFIG_SDK_CHIP_FEATURE_RESET)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RST_GLB_CTRL_RTL8390 */
        /* offset address */    0x14,
        /* field numbers */     21,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RST_GLB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RST_GLB_STS0_RTL8390 */
        /* offset address */    0x18,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RST_GLB_STS0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RST_GLB_STS1_RTL8390 */
        /* offset address */    0x1C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RST_GLB_STS1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_RST_DUR_CTRL_RTL8390 */
        /* offset address */    0x20,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_RST_DUR_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_RESET */
#if defined(CONFIG_SDK_CHIP_FEATURE_PLL___BIAS)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PLL_GLB_CTRL_RTL8390 */
        /* offset address */    0x24,
        /* field numbers */     15,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PLL_GLB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CPU_PLL_CTRL0_RTL8390 */
        /* offset address */    0x28,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CPU_PLL_CTRL0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CPU_PLL_CTRL1_RTL8390 */
        /* offset address */    0x2C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CPU_PLL_CTRL1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CPU_PLL_SSC_CTRL_RTL8390 */
        /* offset address */    0x30,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CPU_PLL_SSC_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CPU_PLL_MISC_CTRL_RTL8390 */
        /* offset address */    0x34,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CPU_PLL_MISC_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LXB_PLL_CTRL0_RTL8390 */
        /* offset address */    0x38,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LXB_PLL_CTRL0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LXB_PLL_CTRL1_RTL8390 */
        /* offset address */    0x3C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LXB_PLL_CTRL1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LXB_PLL_SSC_CTRL_RTL8390 */
        /* offset address */    0x40,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LXB_PLL_SSC_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LXB_PLL_MISC_CTRL_RTL8390 */
        /* offset address */    0x44,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LXB_PLL_MISC_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MEM_PLL_CTRL0_RTL8390 */
        /* offset address */    0x48,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MEM_PLL_CTRL0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MEM_PLL_CTRL1_RTL8390 */
        /* offset address */    0x4C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MEM_PLL_CTRL1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MEM_PLL_SSC_CTRL_RTL8390 */
        /* offset address */    0x50,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MEM_PLL_SSC_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MEM_PLL_MISC_CTRL_RTL8390 */
        /* offset address */    0x54,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MEM_PLL_MISC_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SW_PLL_CTRL_RTL8390 */
        /* offset address */    0x58,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SW_PLL_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SW_PLL_MISC_CTRL_RTL8390 */
        /* offset address */    0x5C,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SW_PLL_MISC_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SW_PLL_SSC_CTRL_RTL8390 */
        /* offset address */    0x800,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SW_PLL_SSC_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BG_CTRL_RTL8390 */
        /* offset address */    0x60,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CKREFBUF_CTRL_RTL8390 */
        /* offset address */    0x804,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CKREFBUF_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PLL___BIAS */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERRUPT)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IMR_GLB_RTL8390 */
        /* offset address */    0x64,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_GLB_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IMR_PORT_LINK_STS_CHG_RTL8390 */
        /* offset address */    0x68,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   IMR_PORT_LINK_STS_CHG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IMR_PORT_MEDIA_CHG_RTL8390 */
        /* offset address */    0x70,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   IMR_PORT_MEDIA_CHG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IMR_PORT_FEFI_RTL8390 */
        /* offset address */    0x78,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   IMR_PORT_FEFI_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IMR_PORT_EEE_CHG_RTL8390 */
        /* offset address */    0x80,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   IMR_PORT_EEE_CHG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IMR_PORT_TIMESTAMP_LATCH_RTL8390 */
        /* offset address */    0x88,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_PORT_TIMESTAMP_LATCH_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IMR_SERDES_RTL8390 */
        /* offset address */    0x8C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 13,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   IMR_SERDES_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IMR_EXT_GPIO_RTL8390 */
        /* offset address */    0x90,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 56,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   IMR_EXT_GPIO_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IMR_MISC_RTL8390 */
        /* offset address */    0x98,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IMR_MISC_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ISR_GLB_SRC_RTL8390 */
        /* offset address */    0x9C,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_GLB_SRC_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ISR_PORT_LINK_STS_CHG_RTL8390 */
        /* offset address */    0xA0,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ISR_PORT_LINK_STS_CHG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ISR_PORT_MEDIA_CHG_RTL8390 */
        /* offset address */    0xA8,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ISR_PORT_MEDIA_CHG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ISR_PORT_FEFI_RTL8390 */
        /* offset address */    0xB0,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ISR_PORT_FEFI_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ISR_PORT_EEE_CHG_RTL8390 */
        /* offset address */    0xB8,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ISR_PORT_EEE_CHG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ISR_PORT_TIMESTAMP_LATCH_RTL8390 */
        /* offset address */    0xC0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_PORT_TIMESTAMP_LATCH_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ISR_SERDES_RTL8390 */
        /* offset address */    0xC4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 13,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ISR_SERDES_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ISR_EXT_GPIO_RTL8390 */
        /* offset address */    0xC8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 56,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ISR_EXT_GPIO_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ISR_MISC_RTL8390 */
        /* offset address */    0xD0,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ISR_MISC_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_GPIO_INT_MODE_RTL8390 */
        /* offset address */    0xD4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 56,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   GPIO_INT_MODE_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERRUPT */
#if defined(CONFIG_SDK_CHIP_FEATURE_BIST___BISR)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_OQ_INFO_STATUS_RTL8390 */
        /* offset address */    0x6000,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_OQ_INFO_STATUS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_OQ_LL_STATUS_0_RTL8390 */
        /* offset address */    0x6004,
        /* field numbers */     22,
        /* port index */        0, 0,
        /* array index */       0, 5,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   BIST_OQ_LL_STATUS_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_OQ_LL_STATUS_1_RTL8390 */
        /* offset address */    0x601C,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_OQ_LL_STATUS_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BISR_OQ_HSA_0_RTL8390 */
        /* offset address */    0x6020,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BISR_OQ_HSA_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BISR_INFO_OQ_HSA0_L_RTL8390 */
        /* offset address */    0x6024,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BISR_INFO_OQ_HSA0_L_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BISR_OQ_HSA_1_RTL8390 */
        /* offset address */    0x6028,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BISR_OQ_HSA_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BISR_INFO_OQ_HSA1_RTL8390 */
        /* offset address */    0x602C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BISR_INFO_OQ_HSA1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_EGR_DVS_CTRL_RTL8390 */
        /* offset address */    0x6030,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_EGR_DVS_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_PG_MEM_RTL8390 */
        /* offset address */    0x6800,
        /* field numbers */     26,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_PG_MEM_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_PH_MEM_RTL8390 */
        /* offset address */    0x6804,
        /* field numbers */     26,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_PH_MEM_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_PT_MEM_RTL8390 */
        /* offset address */    0x6808,
        /* field numbers */     26,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_PT_MEM_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_ENCAP_MEM_1_RTL8390 */
        /* offset address */    0x680C,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_ENCAP_MEM_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_ENCAP_MEM_0_RTL8390 */
        /* offset address */    0x6810,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_ENCAP_MEM_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_ENCAP_TCAM_RTL8390 */
        /* offset address */    0x6814,
        /* field numbers */     22,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_ENCAP_TCAM_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BISR_UNTAG_MEM_RTL8390 */
        /* offset address */    0x6818,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BISR_UNTAG_MEM_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BISR_INFO_UNTAG_MEM_RTL8390 */
        /* offset address */    0x681C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BISR_INFO_UNTAG_MEM_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BISR_ENCAP_DVS_CTRL_RTL8390 */
        /* offset address */    0x6820,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BISR_ENCAP_DVS_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_MAC1_RTL8390 */
        /* offset address */    0x5000,
        /* field numbers */     18,
        /* port index */        0, 8,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   BIST_CTL_MAC1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_MAC2_RTL8390 */
        /* offset address */    0x5024,
        /* field numbers */     18,
        /* port index */        0, 8,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   BIST_CTL_MAC2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_MAC3_RTL8390 */
        /* offset address */    0x5048,
        /* field numbers */     18,
        /* port index */        0, 3,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   BIST_CTL_MAC3_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_MAC4_RTL8390 */
        /* offset address */    0x5058,
        /* field numbers */     18,
        /* port index */        0, 3,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   BIST_CTL_MAC4_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_MAC5_RTL8390 */
        /* offset address */    0x5068,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_CTL_MAC5_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_ALE1_RTL8390 */
        /* offset address */    0x4000,
        /* field numbers */     14,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_CTL_ALE1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_ALE2_RTL8390 */
        /* offset address */    0x4004,
        /* field numbers */     24,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   BIST_CTL_ALE2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_ALE3_RTL8390 */
        /* offset address */    0x400C,
        /* field numbers */     24,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   BIST_CTL_ALE3_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_ALE4_RTL8390 */
        /* offset address */    0x4014,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_CTL_ALE4_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_ALE5_RTL8390 */
        /* offset address */    0x4018,
        /* field numbers */     20,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_CTL_ALE5_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_ALE6_RTL8390 */
        /* offset address */    0x401C,
        /* field numbers */     22,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   BIST_CTL_ALE6_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_ALE7_RTL8390 */
        /* offset address */    0x4024,
        /* field numbers */     22,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   BIST_CTL_ALE7_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_ALE8_RTL8390 */
        /* offset address */    0x402C,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_CTL_ALE8_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_ALE9_RTL8390 */
        /* offset address */    0x4030,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_CTL_ALE9_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_ALE10_RTL8390 */
        /* offset address */    0x4034,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_CTL_ALE10_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_CTL_ALE11_RTL8390 */
        /* offset address */    0x4038,
        /* field numbers */     22,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_CTL_ALE11_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_TCAM_128_144_9_RTL8390 */
        /* offset address */    0x403C,
        /* field numbers */     24,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   BIST_TCAM_128_144_9_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_TCAM_128_72_9_RTL8390 */
        /* offset address */    0x4044,
        /* field numbers */     24,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   BIST_TCAM_128_72_9_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_TCAM_128_144_4_RTL8390 */
        /* offset address */    0x404C,
        /* field numbers */     14,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_TCAM_128_144_4_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_BCAM_64_RTL8390 */
        /* offset address */    0x4050,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_BCAM_64_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BISR_CTL_ALE12_RTL8390 */
        /* offset address */    0x4054,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BISR_CTL_ALE12_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BISR_CTL_ALE12_INFO_RTL8390 */
        /* offset address */    0x4058,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BISR_CTL_ALE12_INFO_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DVS_CTRL_RTL8390 */
        /* offset address */    0x405C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DVS_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_NIC_L2MSG_RTL8390 */
        /* offset address */    0x7800,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_NIC_L2MSG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_NIC_DVS_CTRL_RTL8390 */
        /* offset address */    0x7804,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   NIC_DVS_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_SW05_CTL_STD_RTL8390 */
        /* offset address */    0x7400,
        /* field numbers */     20,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_SW05_CTL_STD_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PKT_PARSE_DVS_CTRL_RTL8390 */
        /* offset address */    0x7404,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PKT_PARSE_DVS_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_SW01_CTL_STD_RTL8390 */
        /* offset address */    0x7000,
        /* field numbers */     26,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_SW01_CTL_STD_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_SW02_CTL_STD_RTL8390 */
        /* offset address */    0x7004,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_SW02_CTL_STD_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_SW03_CTL_STD_RTL8390 */
        /* offset address */    0x7008,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_SW03_CTL_STD_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_SW04_CTL_STD_RTL8390 */
        /* offset address */    0x700C,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_SW04_CTL_STD_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBISR_SW07_CTL_RTL8390 */
        /* offset address */    0x7010,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBISR_SW07_CTL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_SW07_0_STD_RTL8390 */
        /* offset address */    0x7014,
        /* field numbers */     22,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_SW07_0_STD_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_SW07_1_STD_RTL8390 */
        /* offset address */    0x7018,
        /* field numbers */     22,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_SW07_1_STD_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_SW07_2_STD_RTL8390 */
        /* offset address */    0x701C,
        /* field numbers */     22,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_SW07_2_STD_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_RTL8390 */
        /* offset address */    0x7020,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_PKT_BUF_BYPASS_PG_ADDR_0_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_RTL8390 */
        /* offset address */    0x7024,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_PKT_BUF_BYPASS_PG_ADDR_2_3_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_INGR_DVS_CTRL_RTL8390 */
        /* offset address */    0x7028,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   INGR_DVS_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_GLB_START_RTL8390 */
        /* offset address */    0x7C00,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_GLB_START_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_GLB_CTRL_RTL8390 */
        /* offset address */    0x7C04,
        /* field numbers */     15,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_GLB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_GLB_STS_RTL8390 */
        /* offset address */    0x7C08,
        /* field numbers */     26,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_GLB_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBISR_GLB_STS_RTL8390 */
        /* offset address */    0x7C0C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBISR_GLB_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MBIST_TCAM_DRF_STS_RTL8390 */
        /* offset address */    0x7C10,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MBIST_TCAM_DRF_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BIST_SOC_DVS_CTRL_RTL8390 */
        /* offset address */    0x7C14,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BIST_SOC_DVS_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SOC_CPU_BIST_0_RTL8390 */
        /* offset address */    0x7C18,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_CPU_BIST_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SOC_CPU_BIST_1_RTL8390 */
        /* offset address */    0x7C1C,
        /* field numbers */     22,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_CPU_BIST_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SOC_CPU_BIST_2_RTL8390 */
        /* offset address */    0x7C20,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_CPU_BIST_2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SOC_CPU_SRAM_CTRL_BIST_RTL8390 */
        /* offset address */    0x7C24,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SOC_CPU_SRAM_CTRL_BIST_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_BIST___BISR */
#if defined(CONFIG_SDK_CHIP_FEATURE_LED)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_GLB_CTRL_RTL8390 */
        /* offset address */    0xE4,
        /* field numbers */     15,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_GLB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_SET_2_3_CTRL_RTL8390 */
        /* offset address */    0xE8,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_SET_2_3_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_SET_0_1_CTRL_RTL8390 */
        /* offset address */    0xEC,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_SET_0_1_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_COPR_SET_SEL_CTRL_RTL8390 */
        /* offset address */    0xF0,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   LED_COPR_SET_SEL_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_FIB_SET_SEL_CTRL_RTL8390 */
        /* offset address */    0x100,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   LED_FIB_SET_SEL_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_COPR_PMASK_CTRL_RTL8390 */
        /* offset address */    0x110,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   LED_COPR_PMASK_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_FIB_PMASK_CTRL_RTL8390 */
        /* offset address */    0x118,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   LED_FIB_PMASK_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_COMBO_CTRL_RTL8390 */
        /* offset address */    0x120,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   LED_COMBO_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_SW_CTRL_RTL8390 */
        /* offset address */    0x128,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_SW_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_SW_P_EN_CTRL_RTL8390 */
        /* offset address */    0x12C,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   LED_SW_P_EN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_SW_P_CTRL_RTL8390 */
        /* offset address */    0x144,
        /* field numbers */     7,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   LED_SW_P_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EXT_GPIO_DIR_CTRL_RTL8390 */
        /* offset address */    0x214,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 56,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EXT_GPIO_DIR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EXT_GPIO_DATA_CTRL_RTL8390 */
        /* offset address */    0x21C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 56,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EXT_GPIO_DATA_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EXT_GPIO_INDRT_ACCESS_RTL8390 */
        /* offset address */    0x224,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EXT_GPIO_INDRT_ACCESS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV1_10G_RTL8390 */
        /* offset address */    0x228,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV1_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV2_10G_RTL8390 */
        /* offset address */    0x22C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV2_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV3_10G_RTL8390 */
        /* offset address */    0x230,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV3_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV1_1G_RTL8390 */
        /* offset address */    0x234,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV1_1G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV2_1G_RTL8390 */
        /* offset address */    0x238,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV2_1G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV3_1G_RTL8390 */
        /* offset address */    0x23C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV3_1G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV1_100M_RTL8390 */
        /* offset address */    0x240,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV1_100M_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV2_100M_RTL8390 */
        /* offset address */    0x244,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV2_100M_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV3_100M_RTL8390 */
        /* offset address */    0x248,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV3_100M_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV1_10M_RTL8390 */
        /* offset address */    0x24C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV1_10M_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV2_10M_RTL8390 */
        /* offset address */    0x250,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV2_10M_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_LOAD_LV3_10M_RTL8390 */
        /* offset address */    0x254,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_LOAD_LV3_10M_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_LED_P_LOAD_CTRL_RTL8390 */
        /* offset address */    0x258,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   LED_P_LOAD_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BUZZER_CTRL_RTL8390 */
        /* offset address */    0x25C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BUZZER_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_LED */
#if defined(CONFIG_SDK_CHIP_FEATURE_HW_MISC_)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EFUSE_CMD_RTL8390 */
        /* offset address */    0x260,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EFUSE_CMD_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EFUSE_WDATA_RTL8390 */
        /* offset address */    0x264,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EFUSE_WDATA_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EFUSE_RDATA_RTL8390 */
        /* offset address */    0x268,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EFUSE_RDATA_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EFUSE_CTRL_RTL8390 */
        /* offset address */    0x26C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EFUSE_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VOL_CTRL_RESIS_RTL8390 */
        /* offset address */    0x270,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   VOL_CTRL_RESIS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TM0_CTRL_0_RTL8390 */
        /* offset address */    0x274,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TM0_CTRL_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TM0_CTRL_1_RTL8390 */
        /* offset address */    0x278,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TM0_CTRL_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TM0_CTRL_2_RTL8390 */
        /* offset address */    0x27C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TM0_CTRL_2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TM0_RESULT_RTL8390 */
        /* offset address */    0x280,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TM0_RESULT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TM1_CTRL_0_RTL8390 */
        /* offset address */    0x284,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TM1_CTRL_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TM1_CTRL_1_RTL8390 */
        /* offset address */    0x288,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TM1_CTRL_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TM1_CTRL_2_RTL8390 */
        /* offset address */    0x28C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TM1_CTRL_2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TM1_RESULT_RTL8390 */
        /* offset address */    0x290,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TM1_RESULT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPD_SENR_CTRL_RTL8390 */
        /* offset address */    0x294,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_SENR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPD_DATA_IN_0_RTL8390 */
        /* offset address */    0x298,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_DATA_IN_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPD_DATA_IN_1_RTL8390 */
        /* offset address */    0x29C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_DATA_IN_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPD_DATA_OUT_0_RTL8390 */
        /* offset address */    0x2A0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_DATA_OUT_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPD_DATA_OUT_1_RTL8390 */
        /* offset address */    0x2A4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPD_DATA_OUT_1_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_HW_MISC_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_CHP_INFORMATION)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MODEL_NAME_INFO_RTL8390 */
        /* offset address */    0xFF0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MODEL_NAME_INFO_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CHIP_INFO_RTL8390 */
        /* offset address */    0xFF4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHIP_INFO_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_CHP_INFORMATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_GLB_CTRL_RTL8390 */
        /* offset address */    0x2A8,
        /* field numbers */     26,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_GLB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_PADDING_CTRL_RTL8390 */
        /* offset address */    0x8000,
        /* field numbers */     2,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_PADDING_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_EFUSE_CTRL_RTL8390 */
        /* offset address */    0x2AC,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_EFUSE_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_MAX_LEN_CTRL_RTL8390 */
        /* offset address */    0x2B0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_MAX_LEN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_ADDR_CTRL_RTL8390 */
        /* offset address */    0x2B4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   MAC_ADDR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_PORT_CTRL_RTL8390 */
        /* offset address */    0x8004,
        /* field numbers */     9,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_PORT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_FORCE_MODE_CTRL_RTL8390 */
        /* offset address */    0x2BC,
        /* field numbers */     16,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_FORCE_MODE_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_LINK_STS_RTL8390 */
        /* offset address */    0x390,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MAC_LINK_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_LINK_MEDIA_STS_RTL8390 */
        /* offset address */    0x398,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MAC_LINK_MEDIA_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_LINK_SPD_STS_RTL8390 */
        /* offset address */    0x3A0,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   MAC_LINK_SPD_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_LINK_DUP_STS_RTL8390 */
        /* offset address */    0x3B0,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MAC_LINK_DUP_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_TX_PAUSE_STS_RTL8390 */
        /* offset address */    0x3B8,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MAC_TX_PAUSE_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_RX_PAUSE_STS_RTL8390 */
        /* offset address */    0x3C0,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MAC_RX_PAUSE_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_EEE_ABLTY_RTL8390 */
        /* offset address */    0x3C8,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MAC_EEE_ABLTY_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_FEFI_STS_RTL8390 */
        /* offset address */    0x3D0,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MAC_FEFI_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_CPU_TAG_ID_CTRL_RTL8390 */
        /* offset address */    0x3D8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_CPU_TAG_ID_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PHYREG_ACCESS_CTRL_RTL8390 */
        /* offset address */    0x3DC,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHYREG_ACCESS_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PHYREG_CTRL_RTL8390 */
        /* offset address */    0x3E0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHYREG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PHYREG_PORT_CTRL_RTL8390 */
        /* offset address */    0x3E4,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   PHYREG_PORT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_BROADCAST_PHYID_CTRL_RTL8390 */
        /* offset address */    0x3EC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   BROADCAST_PHYID_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PHYREG_DATA_CTRL_RTL8390 */
        /* offset address */    0x3F0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHYREG_DATA_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PHYREG_MMD_CTRL_RTL8390 */
        /* offset address */    0x3F4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PHYREG_MMD_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SMI_GLB_CTRL_RTL8390 */
        /* offset address */    0x3F8,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SMI_GLB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SMI_PORT_POLLING_CTRL_RTL8390 */
        /* offset address */    0x3FC,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   SMI_PORT_POLLING_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CHG_DUP_CTRL_RTL8390 */
        /* offset address */    0x404,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CHG_DUP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_LINK_500M_STS_RTL8390 */
        /* offset address */    0x408,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MAC_LINK_500M_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SMI_PORT_500M_POLLING_CTRL_RTL8390 */
        /* offset address */    0x410,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   SMI_PORT_500M_POLLING_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_MISC_CTRL_RTL8390 */
        /* offset address */    0x418,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MAC_MISC_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_PHY___SERDES)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS0_1_XSG0_RTL8390 */
        /* offset address */    0xA000,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS0_1_XSG0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS0_1_XSG1_RTL8390 */
        /* offset address */    0xA100,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS0_1_XSG1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS0_1_ANA_RG_EXT_RTL8390 */
        /* offset address */    0xA300,
        /* field numbers */     270,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS0_1_ANA_RG_EXT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS2_3_XSG0_RTL8390 */
        /* offset address */    0xA400,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS2_3_XSG0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS2_3_XSG1_RTL8390 */
        /* offset address */    0xA500,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS2_3_XSG1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS2_3_ANA_RG_EXT_RTL8390 */
        /* offset address */    0xA700,
        /* field numbers */     270,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS2_3_ANA_RG_EXT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS4_5_XSG0_RTL8390 */
        /* offset address */    0xA800,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS4_5_XSG0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS4_5_XSG1_RTL8390 */
        /* offset address */    0xA900,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS4_5_XSG1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS4_5_ANA_RG_EXT_RTL8390 */
        /* offset address */    0xAB00,
        /* field numbers */     270,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS4_5_ANA_RG_EXT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS6_7_XSG0_RTL8390 */
        /* offset address */    0xAC00,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS6_7_XSG0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS6_7_XSG1_RTL8390 */
        /* offset address */    0xAD00,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS6_7_XSG1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS6_7_ANA_RG_EXT_RTL8390 */
        /* offset address */    0xAF00,
        /* field numbers */     270,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS6_7_ANA_RG_EXT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS8_9_XSG0_RTL8390 */
        /* offset address */    0xB000,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS8_9_XSG0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS8_9_XSG1_RTL8390 */
        /* offset address */    0xB100,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS8_9_XSG1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS8_9_TGRX_RTL8390 */
        /* offset address */    0xB200,
        /* field numbers */     111,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS8_9_TGRX_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS8_9_ANA_TG_RTL8390 */
        /* offset address */    0xB300,
        /* field numbers */     630,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS8_9_ANA_TG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS10_11_XSG0_RTL8390 */
        /* offset address */    0xB400,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS10_11_XSG0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS10_11_XSG1_RTL8390 */
        /* offset address */    0xB500,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS10_11_XSG1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS10_11_ANA_RG_EXT_RTL8390 */
        /* offset address */    0xB700,
        /* field numbers */     270,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS10_11_ANA_RG_EXT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS12_13_XSG0_RTL8390 */
        /* offset address */    0xB800,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS12_13_XSG0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS12_13_XSG1_RTL8390 */
        /* offset address */    0xB900,
        /* field numbers */     351,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS12_13_XSG1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS12_13_TGRX_RTL8390 */
        /* offset address */    0xBA00,
        /* field numbers */     111,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS12_13_TGRX_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SDS12_13_ANA_TG_RTL8390 */
        /* offset address */    0xBB00,
        /* field numbers */     630,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   SDS12_13_ANA_TG_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PHY___SERDES */
#if defined(CONFIG_SDK_CHIP_FEATURE_POWER_SAVING)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEE_TX_Q_CTRL_RTL8390 */
        /* offset address */    0x6034,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_Q_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEE_TX_MINIFG_CTRL0_RTL8390 */
        /* offset address */    0x41C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_MINIFG_CTRL0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEE_TX_MINIFG_CTRL1_RTL8390 */
        /* offset address */    0x420,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_MINIFG_CTRL1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEE_TX_CTRL_RTL8390 */
        /* offset address */    0x424,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEE_TX_TIMER_100M_CTRL_RTL8390 */
        /* offset address */    0x428,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_TIMER_100M_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEE_TX_TIMER_GELITE_CTRL_RTL8390 */
        /* offset address */    0x42C,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_TIMER_GELITE_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEE_TX_TIMER_GIGA_CTRL_RTL8390 */
        /* offset address */    0x430,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_TIMER_GIGA_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEE_TX_TIMER_10G_CTRL_RTL8390 */
        /* offset address */    0x434,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEE_TX_TIMER_10G_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEE_EEEP_PORT_TX_STS_RTL8390 */
        /* offset address */    0x438,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EEE_EEEP_PORT_TX_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEE_EEEP_PORT_RX_STS_RTL8390 */
        /* offset address */    0x440,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EEE_EEEP_PORT_RX_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_PORT_TX_EN_CTRL_RTL8390 */
        /* offset address */    0x448,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EEEP_PORT_TX_EN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_PORT_RX_EN_CTRL_RTL8390 */
        /* offset address */    0x450,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   EEEP_PORT_RX_EN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_TIMER_UNIT_CTRL_RTL8390 */
        /* offset address */    0x458,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TIMER_UNIT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_TX_100M_CTRL_RTL8390 */
        /* offset address */    0x45C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TX_100M_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_TX_500M_CTRL_RTL8390 */
        /* offset address */    0x460,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TX_500M_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_TX_GIGA_CTRL_RTL8390 */
        /* offset address */    0x464,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TX_GIGA_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_TX_WAKE_TIMER_CTRL_RTL8390 */
        /* offset address */    0x468,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TX_WAKE_TIMER_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_RX_RATE_100M_CTRL_RTL8390 */
        /* offset address */    0x46C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_RATE_100M_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_RX_RATE_500M_CTRL_RTL8390 */
        /* offset address */    0x470,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_RATE_500M_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_RX_RATE_GIGA_CTRL_RTL8390 */
        /* offset address */    0x474,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_RATE_GIGA_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_RX_SLEEP_STEP_CTRL_RTL8390 */
        /* offset address */    0x478,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_SLEEP_STEP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_RX_TIMER_100M_CTRL_RTL8390 */
        /* offset address */    0x47C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_TIMER_100M_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_RX_TIMER_500M_CTRL0_RTL8390 */
        /* offset address */    0x480,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_TIMER_500M_CTRL0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_RX_TIMER_500M_CTRL1_RTL8390 */
        /* offset address */    0x484,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_TIMER_500M_CTRL1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_RX_TIMER_GIGA_CTRL0_RTL8390 */
        /* offset address */    0x488,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_TIMER_GIGA_CTRL0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_RX_TIMER_GIGA_CTRL1_RTL8390 */
        /* offset address */    0x48C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_TIMER_GIGA_CTRL1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PS_GATCLK_SLCLK_CTRL_RTL8390 */
        /* offset address */    0x490,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PS_GATCLK_SLCLK_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PS_LINKID_GATCLK_CTRL_RTL8390 */
        /* offset address */    0x494,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PS_LINKID_GATCLK_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PS_EEE_GATCLK_CTRL_RTL8390 */
        /* offset address */    0x498,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PS_EEE_GATCLK_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PS_ACL_PWR_CTRL_RTL8390 */
        /* offset address */    0x49C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 17,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   PS_ACL_PWR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_RX_IDLE_TIMER_CTRL_RTL8390 */
        /* offset address */    0x4A0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_RX_IDLE_TIMER_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_TX_IDLE_TIMER_CTRL_RTL8390 */
        /* offset address */    0x4A4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_TX_IDLE_TIMER_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEEP_GBL_CTRL_RTL8390 */
        /* offset address */    0x4A8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   EEEP_GBL_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_EEE_CTRL_RTL8390 */
        /* offset address */    0x8008,
        /* field numbers */     3,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   EEE_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_POWER_SAVING */
#if defined(CONFIG_SDK_CHIP_FEATURE_SYSTEM_CLOCK)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_REF_TIME_SEC_RTL8390 */
        /* offset address */    0x4AC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   REF_TIME_SEC_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_REF_TIME_NSEC_RTL8390 */
        /* offset address */    0x4B0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   REF_TIME_NSEC_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_REF_TIME_CTRL_RTL8390 */
        /* offset address */    0x4B4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   REF_TIME_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_REF_TIME_EN_RTL8390 */
        /* offset address */    0x4B8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   REF_TIME_EN_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SYSTEM_CLOCK */
#if defined(CONFIG_SDK_CHIP_FEATURE_PTP__PRECISION_TIME_PROTOCOL_)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PTP_PORT_EN_RTL8390 */
        /* offset address */    0x800C,
        /* field numbers */     2,
        /* port index */        24, 36,
        /* array index */       0, 0,
        /* portlist index */    1,
        /* bit offset */        32,
        /* register fields */   PTP_PORT_EN_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PTP_PORT_RX_TIME_RTL8390 */
        /* offset address */    0x8010,
        /* field numbers */     11,
        /* port index */        24, 36,
        /* array index */       0, 0,
        /* portlist index */    1,
        /* bit offset */        192,
        /* register fields */   PTP_PORT_RX_TIME_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PTP_PORT_TX_TIME_RTL8390 */
        /* offset address */    0x8028,
        /* field numbers */     11,
        /* port index */        24, 36,
        /* array index */       0, 0,
        /* portlist index */    1,
        /* bit offset */        192,
        /* register fields */   PTP_PORT_TX_TIME_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PTP_INTR_STS_RTL8390 */
        /* offset address */    0x8040,
        /* field numbers */     9,
        /* port index */        24, 36,
        /* array index */       0, 0,
        /* portlist index */    1,
        /* bit offset */        32,
        /* register fields */   PTP_INTR_STS_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PTP__PRECISION_TIME_PROTOCOL_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_ADDRESS_TABLE_LOOKUP)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_CTRL_0_RTL8390 */
        /* offset address */    0x3800,
        /* field numbers */     17,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_CTRL_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_CTRL_1_RTL8390 */
        /* offset address */    0x3804,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_CTRL_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_PORT_LM_ACT_RTL8390 */
        /* offset address */    0x3808,
        /* field numbers */     7,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   L2_PORT_LM_ACT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_PORT_STTC_MV_ACT_RTL8390 */
        /* offset address */    0x38DC,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   L2_PORT_STTC_MV_ACT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_FLD_PMSK_RTL8390 */
        /* offset address */    0x38EC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_FLD_PMSK_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_PORT_NEW_SALRN_RTL8390 */
        /* offset address */    0x38F0,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   L2_PORT_NEW_SALRN_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_PORT_NEW_SA_FWD_RTL8390 */
        /* offset address */    0x3900,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   L2_PORT_NEW_SA_FWD_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_LRN_CONSTRT_RTL8390 */
        /* offset address */    0x3910,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_LRN_CONSTRT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_PORT_LRN_CONSTRT_RTL8390 */
        /* offset address */    0x3914,
        /* field numbers */     3,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   L2_PORT_LRN_CONSTRT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_VLAN_LRN_CONSTRT_RTL8390 */
        /* offset address */    0x39E8,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   L2_VLAN_LRN_CONSTRT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_VLAN_LRN_CONSTRT_CNT_RTL8390 */
        /* offset address */    0x3AE8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   L2_VLAN_LRN_CONSTRT_CNT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_VLAN_LRN_CONSTRT_ACT_RTL8390 */
        /* offset address */    0x3B68,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_VLAN_LRN_CONSTRT_ACT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_NOTIFICATION_CTRL_RTL8390 */
        /* offset address */    0x7808,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_NOTIFICATION_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_IGR_P_FLTR_RTL8390 */
        /* offset address */    0x3B6C,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_IGR_P_FLTR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_PORT_AGING_OUT_RTL8390 */
        /* offset address */    0x3B74,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_PORT_AGING_OUT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_IPV6_MC_IP_CARE_BYTE_RTL8390 */
        /* offset address */    0x3B7C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_IPV6_MC_IP_CARE_BYTE_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_PORT_MV_ACT_RTL8390 */
        /* offset address */    0x3B80,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   L2_PORT_MV_ACT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_PORT_MV_INVALIDATE_RTL8390 */
        /* offset address */    0x3B90,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_PORT_MV_INVALIDATE_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_PORT_MV_FORBID_RTL8390 */
        /* offset address */    0x3B98,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   L2_PORT_MV_FORBID_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_ADDRESS_TABLE_LOOKUP */
#if defined(CONFIG_SDK_CHIP_FEATURE_ADDRESS_LEARNING___FLUSH)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_L2_TBL_FLUSH_CTRL_RTL8390 */
        /* offset address */    0x3BA0,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   L2_TBL_FLUSH_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_ADDRESS_LEARNING___FLUSH */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1Q__VLAN)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_TAG_TPID_CTRL_RTL8390 */
        /* offset address */    0x4BC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_TAG_TPID_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_ETAG_TPID_CTRL_RTL8390 */
        /* offset address */    0x7408,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   VLAN_ETAG_TPID_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_ITAG_TPID_CMP_MSK_RTL8390 */
        /* offset address */    0x8044,
        /* field numbers */     2,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_ITAG_TPID_CMP_MSK_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_OTAG_TPID_CMP_MSK_RTL8390 */
        /* offset address */    0x8048,
        /* field numbers */     2,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_OTAG_TPID_CMP_MSK_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_ETAG_TPID_CMP_RTL8390 */
        /* offset address */    0x740C,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   VLAN_PORT_ETAG_TPID_CMP_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_ACCEPT_FRAME_TYPE_RTL8390 */
        /* offset address */    0x2600,
        /* field numbers */     5,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_ACCEPT_FRAME_TYPE_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_CTRL_RTL8390 */
        /* offset address */    0x26D4,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   VLAN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_PB_VLAN_RTL8390 */
        /* offset address */    0x26D8,
        /* field numbers */     5,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_PB_VLAN_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_FWD_RTL8390 */
        /* offset address */    0x27AC,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   VLAN_PORT_FWD_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_IGR_FLTR_RTL8390 */
        /* offset address */    0x27B4,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   VLAN_PORT_IGR_FLTR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_EGR_FLTR_RTL8390 */
        /* offset address */    0x27C4,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   VLAN_PORT_EGR_FLTR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PROFILE_RTL8390 */
        /* offset address */    0x25C0,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   VLAN_PROFILE_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_IGR_CNVT_BLK_CTRL_RTL8390 */
        /* offset address */    0x27CC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_IGR_CNVT_BLK_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_EGR_CNVT_CTRL_RTL8390 */
        /* offset address */    0x6824,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   VLAN_EGR_CNVT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_TAG_STS_CTRL_RTL8390 */
        /* offset address */    0x6828,
        /* field numbers */     7,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_TAG_STS_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_EGR_ITPID_CTRL_RTL8390 */
        /* offset address */    0x68FC,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   VLAN_PORT_EGR_ITPID_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_EGR_OTPID_CTRL_RTL8390 */
        /* offset address */    0x690C,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   VLAN_PORT_EGR_OTPID_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RNG_CHK_VID_EGR_XLATE_CTRL_RTL8390 */
        /* offset address */    0x691C,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   RNG_CHK_VID_EGR_XLATE_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_NTO1_AGGR_RTL8390 */
        /* offset address */    0x27DC,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   VLAN_PORT_NTO1_AGGR_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1Q__VLAN */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PPB_VLAN_VAL_RTL8390 */
        /* offset address */    0x2800,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PPB_VLAN_VAL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_VLAN_PORT_PPB_VLAN_RTL8390 */
        /* offset address */    0x2820,
        /* field numbers */     4,
        /* port index */        0, 52,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   VLAN_PORT_PPB_VLAN_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN */
#if defined(CONFIG_SDK_CHIP_FEATURE_LINK_AGGREGATION)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TRK_MBR_CTR_RTL8390 */
        /* offset address */    0x2200,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   TRK_MBR_CTR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TRK_HASH_IDX_CTRL_RTL8390 */
        /* offset address */    0x2280,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   TRK_HASH_IDX_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TRK_HASH_CTRL_RTL8390 */
        /* offset address */    0x2284,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TRK_HASH_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TRK_SEP_TRAFFIC_CTRL_RTL8390 */
        /* offset address */    0x2294,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   TRK_SEP_TRAFFIC_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TRK_EXTRA_EN_CTRL_RTL8390 */
        /* offset address */    0x2298,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 9,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   TRK_EXTRA_EN_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_LINK_AGGREGATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ST_CTRL_RTL8390 */
        /* offset address */    0x27E4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ST_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE */
#if defined(CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION_FORWARDING_FORCE_MODE)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PORT_ISO_CTRL_RTL8390 */
        /* offset address */    0x1400,
        /* field numbers */     3,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   PORT_ISO_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PORT_ISO_VB_CTRL_RTL8390 */
        /* offset address */    0x2300,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PORT_ISO_VB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PORT_ISO_VB_ISO_PM_CTRL_RTL8390 */
        /* offset address */    0x2304,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        96,
        /* register fields */   PORT_ISO_VB_ISO_PM_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION_FORWARDING_FORCE_MODE */
#if defined(CONFIG_SDK_CHIP_FEATURE_RMA)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_CTRL_0_RTL8390 */
        /* offset address */    0x1200,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_CTRL_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_CTRL_1_RTL8390 */
        /* offset address */    0x1204,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_CTRL_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_CTRL_2_RTL8390 */
        /* offset address */    0x1208,
        /* field numbers */     16,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_CTRL_2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_CTRL_3_RTL8390 */
        /* offset address */    0x120C,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_CTRL_3_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_SMAC_LRN_CTRL_RTL8390 */
        /* offset address */    0x1210,
        /* field numbers */     1,
        /* port index */        0, 47,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RMA_SMAC_LRN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_MGN_LRN_CTRL_RTL8390 */
        /* offset address */    0x1218,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_MGN_LRN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_USR_DEF_CTRL_SET0_0_RTL8390 */
        /* offset address */    0x121C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_USR_DEF_CTRL_SET0_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_USR_DEF_CTRL_SET0_1_RTL8390 */
        /* offset address */    0x1220,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_USR_DEF_CTRL_SET0_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_USR_DEF_CTRL_SET1_0_RTL8390 */
        /* offset address */    0x1224,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_USR_DEF_CTRL_SET1_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_USR_DEF_CTRL_SET1_1_RTL8390 */
        /* offset address */    0x1228,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMA_USR_DEF_CTRL_SET1_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_PORT_BPDU_CTRL_RTL8390 */
        /* offset address */    0x122C,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   RMA_PORT_BPDU_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_PORT_PTP_CTRL_RTL8390 */
        /* offset address */    0x123C,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   RMA_PORT_PTP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_PORT_LLDP_CTRL_RTL8390 */
        /* offset address */    0x124C,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   RMA_PORT_LLDP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMA_BPDU_FLD_PMSK_RTL8390 */
        /* offset address */    0x125C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   RMA_BPDU_FLD_PMSK_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_RMA */
#if defined(CONFIG_SDK_CHIP_FEATURE_NIC___DMA)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_RX_BASE_DESC_ADDR_CTRL_RTL8390 */
        /* offset address */    0x780C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMA_IF_RX_BASE_DESC_ADDR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_RX_CUR_DESC_ADDR_CTRL_RTL8390 */
        /* offset address */    0x782C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMA_IF_RX_CUR_DESC_ADDR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_TX_BASE_DESC_ADDR_CTRL_RTL8390 */
        /* offset address */    0x784C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMA_IF_TX_BASE_DESC_ADDR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_TX_CUR_DESC_ADDR_CTRL_RTL8390 */
        /* offset address */    0x7854,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   DMA_IF_TX_CUR_DESC_ADDR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_NBUF_BASE_DESC_ADDR_CTRL_RTL8390 */
        /* offset address */    0x785C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_NBUF_BASE_DESC_ADDR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_NBUF_CUR_DESC_ADDR_CTRL_RTL8390 */
        /* offset address */    0x7860,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_NBUF_CUR_DESC_ADDR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_INTR_MSK_RTL8390 */
        /* offset address */    0x7864,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_INTR_MSK_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_INTR_STS_RTL8390 */
        /* offset address */    0x7868,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_INTR_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_CTRL_RTL8390 */
        /* offset address */    0x786C,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_PKT_CTRL_RTL8390 */
        /* offset address */    0x699C,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_PKT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_RX_RING_SIZE_RTL8390 */
        /* offset address */    0x6038,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        4,
        /* register fields */   DMA_IF_RX_RING_SIZE_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_RX_RING_CNTR_RTL8390 */
        /* offset address */    0x603C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        4,
        /* register fields */   DMA_IF_RX_RING_CNTR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_PKT_FLTR_CTRL_RTL8390 */
        /* offset address */    0x1000,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_PKT_FLTR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_IF_PHYSICAL_ADDR_MSK_RTL8390 */
        /* offset address */    0x7870,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_IF_PHYSICAL_ADDR_MSK_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_L2MSG_TMROUT_RTL8390 */
        /* offset address */    0x7874,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_L2MSG_TMROUT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_L2MSG_CNT_SEL_RTL8390 */
        /* offset address */    0x7878,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_L2MSG_CNT_SEL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DMA_RDMA_CNT_SEL_RTL8390 */
        /* offset address */    0x787C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DMA_RDMA_CNT_SEL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_NIC___DMA */
#if defined(CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_CTRL_RTL8390 */
        /* offset address */    0x1800,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STORM_CTRL_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_LB_TICK_TKN_CTRL_RTL8390 */
        /* offset address */    0x1804,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   STORM_CTRL_LB_TICK_TKN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_BC_EXCEED_FLG_RTL8390 */
        /* offset address */    0x180C,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_CTRL_PORT_BC_EXCEED_FLG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_MC_EXCEED_FLG_RTL8390 */
        /* offset address */    0x1814,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_CTRL_PORT_MC_EXCEED_FLG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_UC_EXCEED_FLG_RTL8390 */
        /* offset address */    0x181C,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_CTRL_PORT_UC_EXCEED_FLG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_MC_TYPE_10G_RTL8390 */
        /* offset address */    0x1824,
        /* field numbers */     1,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_CTRL_PORT_MC_TYPE_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_UC_TYPE_10G_RTL8390 */
        /* offset address */    0x1828,
        /* field numbers */     1,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_CTRL_PORT_UC_TYPE_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_BC_RATE_10G_RTL8390 */
        /* offset address */    0x182C,
        /* field numbers */     1,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        20,
        /* register fields */   STORM_CTRL_PORT_BC_RATE_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_MC_RATE_10G_RTL8390 */
        /* offset address */    0x1834,
        /* field numbers */     1,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        20,
        /* register fields */   STORM_CTRL_PORT_MC_RATE_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_UC_RATE_10G_RTL8390 */
        /* offset address */    0x183C,
        /* field numbers */     1,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        20,
        /* register fields */   STORM_CTRL_PORT_UC_RATE_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_BC_BURST_10G_RTL8390 */
        /* offset address */    0x1844,
        /* field numbers */     1,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        20,
        /* register fields */   STORM_CTRL_PORT_BC_BURST_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_MC_BURST_10G_RTL8390 */
        /* offset address */    0x184C,
        /* field numbers */     1,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        20,
        /* register fields */   STORM_CTRL_PORT_MC_BURST_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_UC_BURST_10G_RTL8390 */
        /* offset address */    0x1854,
        /* field numbers */     1,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        20,
        /* register fields */   STORM_CTRL_PORT_UC_BURST_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_UC_RTL8390 */
        /* offset address */    0x185C,
        /* field numbers */     5,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   STORM_CTRL_PORT_UC_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_MC_RTL8390 */
        /* offset address */    0x19FC,
        /* field numbers */     5,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   STORM_CTRL_PORT_MC_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_PORT_BC_RTL8390 */
        /* offset address */    0x1B9C,
        /* field numbers */     4,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   STORM_CTRL_PORT_BC_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_SPCL_LB_TICK_TKN_CTRL_RTL8390 */
        /* offset address */    0x2000,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STORM_CTRL_SPCL_LB_TICK_TKN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_SPCL_PORT_BPDU_EXCEED_FLG_RTL8390 */
        /* offset address */    0x2004,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_CTRL_SPCL_PORT_BPDU_EXCEED_FLG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_SPCL_PORT_IGMP_EXCEED_FLG_RTL8390 */
        /* offset address */    0x200C,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_CTRL_SPCL_PORT_IGMP_EXCEED_FLG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_SPCL_PORT_ARP_EXCEED_FLG_RTL8390 */
        /* offset address */    0x2014,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   STORM_CTRL_SPCL_PORT_ARP_EXCEED_FLG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STORM_CTRL_SPCL_PORT_RATE_RTL8390 */
        /* offset address */    0x201C,
        /* field numbers */     4,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   STORM_CTRL_SPCL_PORT_RATE_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_BANDWIDTH_CONTROL__INGRESS_EGRESS_)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IGR_BWCTRL_CTRL_RTL8390 */
        /* offset address */    0x1600,
        /* field numbers */     10,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IGR_BWCTRL_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IGR_BWCTRL_LB_TICK_TKN_CTRL_RTL8390 */
        /* offset address */    0x1604,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   IGR_BWCTRL_LB_TICK_TKN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IGR_BWCTRL_PORT_EXCEED_FLG_RTL8390 */
        /* offset address */    0x160C,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   IGR_BWCTRL_PORT_EXCEED_FLG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IGR_BWCTRL_CTRL_LB_THR_RTL8390 */
        /* offset address */    0x1614,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IGR_BWCTRL_CTRL_LB_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IGR_BWCTRL_PORT_CTRL_10G_RTL8390 */
        /* offset address */    0x1618,
        /* field numbers */     6,
        /* port index */        0, 1,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   IGR_BWCTRL_PORT_CTRL_10G_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IGR_BWCTRL_PORT_CTRL_RTL8390 */
        /* offset address */    0x1640,
        /* field numbers */     6,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   IGR_BWCTRL_PORT_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_BANDWIDTH_CONTROL__INGRESS_EGRESS_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_METER_MARKER)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_GLB_CTRL_RTL8390 */
        /* offset address */    0x1300,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_GLB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_MODE_CTRL_RTL8390 */
        /* offset address */    0x1304,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   METER_MODE_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_LB_TICK_TKN_CTRL_RTL8390 */
        /* offset address */    0x1308,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   METER_LB_TICK_TKN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_BYTE_DLB_LB_THR_CTRL_RTL8390 */
        /* offset address */    0x1348,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_BYTE_DLB_LB_THR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_BYTE_SRTCM_LB_THR_CTRL_RTL8390 */
        /* offset address */    0x134C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_BYTE_SRTCM_LB_THR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_BYTE_TRTCM_LB_THR_CTRL_RTL8390 */
        /* offset address */    0x1350,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_BYTE_TRTCM_LB_THR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_PKT_DLB_LB_THR_CTRL_RTL8390 */
        /* offset address */    0x1354,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_PKT_DLB_LB_THR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_PKT_SRTCM_LB_THR_CTRL_RTL8390 */
        /* offset address */    0x1358,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_PKT_SRTCM_LB_THR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_PKT_TRTCM_LB_THR_CTRL_RTL8390 */
        /* offset address */    0x135C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_PKT_TRTCM_LB_THR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_LB_EXCEED_STS_RTL8390 */
        /* offset address */    0x1360,
        /* field numbers */     1,
        /* port index */        0, 15,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   METER_LB_EXCEED_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_CNTR_CTRL_RTL8390 */
        /* offset address */    0x13A0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_CNTR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_GREEN_CNTR_STS_RTL8390 */
        /* offset address */    0x13A4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_GREEN_CNTR_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_YELLOW_CNTR_STS_RTL8390 */
        /* offset address */    0x13A8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_YELLOW_CNTR_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_RED_CNTR_STS_RTL8390 */
        /* offset address */    0x13AC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_RED_CNTR_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_TOTAL_CNTR_STS_RTL8390 */
        /* offset address */    0x13B0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_TOTAL_CNTR_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_RATE_MODE_CTRL_RTL8390 */
        /* offset address */    0x13B4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   METER_RATE_MODE_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_METER_LB_GLB_EXCEED_STS_RTL8390 */
        /* offset address */    0x13B8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   METER_LB_GLB_EXCEED_STS_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_METER_MARKER */
#if defined(CONFIG_SDK_CHIP_FEATURE_ATTACK_PREVENTION)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ATK_PRVNT_PORT_EN_RTL8390 */
        /* offset address */    0x4100,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ATK_PRVNT_PORT_EN_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ATK_PRVNT_CTRL_RTL8390 */
        /* offset address */    0x4108,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ATK_PRVNT_ACT_RTL8390 */
        /* offset address */    0x410C,
        /* field numbers */     18,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_ACT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ATK_PRVNT_IPV6_CTRL_RTL8390 */
        /* offset address */    0x4110,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_IPV6_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ATK_PRVNT_ICMP_CTRL_RTL8390 */
        /* offset address */    0x4114,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_ICMP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ATK_PRVNT_TCP_CTRL_RTL8390 */
        /* offset address */    0x4118,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_TCP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ATK_PRVNT_SMURF_CTRL_RTL8390 */
        /* offset address */    0x411C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_SMURF_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ATK_PRVNT_STS_RTL8390 */
        /* offset address */    0x4120,
        /* field numbers */     20,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ATK_PRVNT_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ATK_PRVNT_ARP_INVLD_PORT_ACT_RTL8390 */
        /* offset address */    0x4124,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   ATK_PRVNT_ARP_INVLD_PORT_ACT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ATK_PRVNT_PORT_GARP_ACT_RTL8390 */
        /* offset address */    0x4134,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   ATK_PRVNT_PORT_GARP_ACT_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_ATTACK_PREVENTION */
#if defined(CONFIG_SDK_CHIP_FEATURE_MIRRORING)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MIR_CTRL_RTL8390 */
        /* offset address */    0x2500,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MIR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MIR_SPM_CTRL_RTL8390 */
        /* offset address */    0x2510,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   MIR_SPM_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MIR_DPM_CTRL_RTL8390 */
        /* offset address */    0x2530,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   MIR_DPM_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MIR_RSPAN_VLAN_CTRL_RTL8390 */
        /* offset address */    0x69A0,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MIR_RSPAN_VLAN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MIR_RSPAN_TX_CTRL_RTL8390 */
        /* offset address */    0x69B0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MIR_RSPAN_TX_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MIR_RSPAN_RX_TAG_RM_CTRL_RTL8390 */
        /* offset address */    0x2550,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MIR_RSPAN_RX_TAG_RM_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MIR_RSPAN_RX_TAG_EN_CTRL_RTL8390 */
        /* offset address */    0x2554,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   MIR_RSPAN_RX_TAG_EN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MIR_SAMPLE_RATE_CTRL_RTL8390 */
        /* offset address */    0x2558,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        16,
        /* register fields */   MIR_SAMPLE_RATE_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MIRRORING */
#if defined(CONFIG_SDK_CHIP_FEATURE_SFLOW)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SFLOW_CTRL_RTL8390 */
        /* offset address */    0x2400,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SFLOW_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SFLOW_PORT_RATE_CTRL_RTL8390 */
        /* offset address */    0x2404,
        /* field numbers */     2,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SFLOW_PORT_RATE_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SFLOW */
#if defined(CONFIG_SDK_CHIP_FEATURE_STATISTIC_COUNTERS)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER0_RTL8390 */
        /* offset address */    0x3E00,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER1_RTL8390 */
        /* offset address */    0x3E04,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER2_RTL8390 */
        /* offset address */    0x3E08,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER3_RTL8390 */
        /* offset address */    0x3E0C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER3_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER4_RTL8390 */
        /* offset address */    0x3E10,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER4_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER5_RTL8390 */
        /* offset address */    0x3E14,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER5_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER6_RTL8390 */
        /* offset address */    0x3E18,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER6_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER7_RTL8390 */
        /* offset address */    0x3E1C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER7_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER8_RTL8390 */
        /* offset address */    0x3E20,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER8_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER9_RTL8390 */
        /* offset address */    0x3E24,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER9_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER10_RTL8390 */
        /* offset address */    0x3E28,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER10_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER11_RTL8390 */
        /* offset address */    0x3E2C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER11_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER12_RTL8390 */
        /* offset address */    0x3E30,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER12_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER13_RTL8390 */
        /* offset address */    0x3E34,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER13_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER14_RTL8390 */
        /* offset address */    0x3E38,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER14_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER15_RTL8390 */
        /* offset address */    0x3E3C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER15_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER16_RTL8390 */
        /* offset address */    0x3E40,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER16_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER17_RTL8390 */
        /* offset address */    0x3E44,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER17_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER18_RTL8390 */
        /* offset address */    0x3E48,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER18_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER19_RTL8390 */
        /* offset address */    0x3E4C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER19_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER20_RTL8390 */
        /* offset address */    0x3E50,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER20_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER21_RTL8390 */
        /* offset address */    0x3E54,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER21_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER22_RTL8390 */
        /* offset address */    0x3E58,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER22_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER23_RTL8390 */
        /* offset address */    0x3E5C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER23_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER24_RTL8390 */
        /* offset address */    0x3E60,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER24_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER25_RTL8390 */
        /* offset address */    0x3E64,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER25_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER26_RTL8390 */
        /* offset address */    0x3E68,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER26_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER27_RTL8390 */
        /* offset address */    0x3E6C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER27_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER28_RTL8390 */
        /* offset address */    0x3E70,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER28_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER29_RTL8390 */
        /* offset address */    0x3E74,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER29_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER30_RTL8390 */
        /* offset address */    0x3E78,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER30_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER31_RTL8390 */
        /* offset address */    0x3E7C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER31_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER32_RTL8390 */
        /* offset address */    0x3E80,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER32_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER33_RTL8390 */
        /* offset address */    0x3E84,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER33_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER34_RTL8390 */
        /* offset address */    0x3E88,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER34_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER35_RTL8390 */
        /* offset address */    0x3E8C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER35_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER36_RTL8390 */
        /* offset address */    0x3E90,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER36_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER37_RTL8390 */
        /* offset address */    0x3E94,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER37_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER38_RTL8390 */
        /* offset address */    0x3E98,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER38_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER39_RTL8390 */
        /* offset address */    0x3E9C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER39_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER40_RTL8390 */
        /* offset address */    0x3EA0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER40_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER41_RTL8390 */
        /* offset address */    0x3EA4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER41_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER42_RTL8390 */
        /* offset address */    0x3EA8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER42_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER43_RTL8390 */
        /* offset address */    0x3EAC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER43_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PRVTE_DROP_COUNTER44_RTL8390 */
        /* offset address */    0x3EB0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PRVTE_DROP_COUNTER44_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PORT_STANDARD_MIB_RTL8390 */
        /* offset address */    0xC000,
        /* field numbers */     56,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2048,
        /* register fields */   STAT_PORT_STANDARD_MIB_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_RTL8390 */
        /* offset address */    0xF500,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_RST_RTL8390 */
        /* offset address */    0xF504,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_RST_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_PORT_RST_RTL8390 */
        /* offset address */    0xF508,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_PORT_RST_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_STAT_CTRL_RTL8390 */
        /* offset address */    0x4CC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   STAT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MIB_BIST_CTL_RTL8390 */
        /* offset address */    0xF50C,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MIB_BIST_CTL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_STATISTIC_COUNTERS */
#if defined(CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE_THRESHOLD)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_DROP_THR_RTL8390 */
        /* offset address */    0x702C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_DROP_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_GLB_HI_THR_RTL8390 */
        /* offset address */    0x7030,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_HI_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_GLB_LO_THR_RTL8390 */
        /* offset address */    0x7034,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_LO_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_GLB_FCOFF_HI_THR_RTL8390 */
        /* offset address */    0x7038,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_FCOFF_HI_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_GLB_FCOFF_LO_THR_RTL8390 */
        /* offset address */    0x703C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_GLB_FCOFF_LO_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_P_THR_SET_SEL_RTL8390 */
        /* offset address */    0x7040,
        /* field numbers */     1,
        /* port index */        0, 53,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   FC_P_THR_SET_SEL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_P_HI_THR_RTL8390 */
        /* offset address */    0x7050,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_P_HI_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_P_LO_THR_RTL8390 */
        /* offset address */    0x7060,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_P_LO_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_P_FCOFF_HI_THR_RTL8390 */
        /* offset address */    0x7070,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_P_FCOFF_HI_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_P_Q_EGR_DROP_EN_RTL8390 */
        /* offset address */    0x1100,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_P_Q_EGR_DROP_EN_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_P_RXCNGST_IGNORE_RTL8390 */
        /* offset address */    0x1108,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_P_RXCNGST_IGNORE_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_Q_EGR_DROP_THR_RTL8390 */
        /* offset address */    0x6040,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_Q_EGR_DROP_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_CPUQ_EGR_DROP_THR_RTL8390 */
        /* offset address */    0x6060,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_CPUQ_EGR_DROP_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_P_USED_PAGE_CNT_RTL8390 */
        /* offset address */    0x7080,
        /* field numbers */     4,
        /* port index */        0, 53,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_P_USED_PAGE_CNT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_TL_USED_PAGE_CNT_RTL8390 */
        /* offset address */    0x7158,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_TL_USED_PAGE_CNT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_ACT_CTRL_RTL8390 */
        /* offset address */    0x715C,
        /* field numbers */     4,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   FC_ACT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_P_FLD_HOL_PRVNT_EN_RTL8390 */
        /* offset address */    0x4300,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   FC_P_FLD_HOL_PRVNT_EN_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_FLD_HOL_PRVNT_CTRL_RTL8390 */
        /* offset address */    0x4308,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_FLD_HOL_PRVNT_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE_THRESHOLD */
#if defined(CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_WRED_GLB_CTRL_RTL8390 */
        /* offset address */    0x6080,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   WRED_GLB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_WRED_PORT_THR_CTRL_RTL8390 */
        /* offset address */    0x6084,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   WRED_PORT_THR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_WRED_QUEUE_THR_CTRL_RTL8390 */
        /* offset address */    0x6090,
        /* field numbers */     3,
        /* port index */        0, 7,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   WRED_QUEUE_THR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_WRED_DROP_CNTR_PIDX_RTL8390 */
        /* offset address */    0x3EB4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        6,
        /* register fields */   WRED_DROP_CNTR_PIDX_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_WRED_DROP_CNTR_CIDX_RTL8390 */
        /* offset address */    0x3EB8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   WRED_DROP_CNTR_CIDX_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_WRED_DROP_CNTR_RTL8390 */
        /* offset address */    0x3EBC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        16,
        /* register fields */   WRED_DROP_CNTR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_WRED_CNTR_RST_RTL8390 */
        /* offset address */    0x3EC4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   WRED_CNTR_RST_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SC_P_CTRL_RTL8390 */
        /* offset address */    0x60F0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SC_P_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SC_P_EN_RTL8390 */
        /* offset address */    0x804C,
        /* field numbers */     6,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SC_P_EN_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE */
#if defined(CONFIG_SDK_CHIP_FEATURE_QUEUE_MANAGEMENT)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_QM_INTPRI2QID_CTRL_RTL8390 */
        /* offset address */    0x1110,
        /* field numbers */     1,
        /* port index */        0, 7,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   QM_INTPRI2QID_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_QM_PORT_QNUM_RTL8390 */
        /* offset address */    0x1130,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   QM_PORT_QNUM_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_QM_PKT2CPU_INTPRI_0_RTL8390 */
        /* offset address */    0x1148,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_PKT2CPU_INTPRI_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_QM_PKT2CPU_INTPRI_1_RTL8390 */
        /* offset address */    0x114C,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_PKT2CPU_INTPRI_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_QM_PKT2CPU_INTPRI_2_RTL8390 */
        /* offset address */    0x1150,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_PKT2CPU_INTPRI_2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_QM_PKT2CPU_INTPRI_MAP_RTL8390 */
        /* offset address */    0x1154,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   QM_PKT2CPU_INTPRI_MAP_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_FC_EGR_DROP_CTRL_RTL8390 */
        /* offset address */    0x1158,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   FC_EGR_DROP_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_QUEUE_MANAGEMENT */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_IPRI_REMAP_RTL8390 */
        /* offset address */    0x1080,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_IPRI_REMAP_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_OPRI_DEI0_REMAP_RTL8390 */
        /* offset address */    0x1084,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_OPRI_DEI0_REMAP_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_OPRI_DEI1_REMAP_RTL8390 */
        /* offset address */    0x1088,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_OPRI_DEI1_REMAP_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_DSCP_REMAP_RTL8390 */
        /* offset address */    0x108C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_DSCP_REMAP_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_PORT_PRI_RTL8390 */
        /* offset address */    0x10A8,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_PORT_PRI_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_PORT_TBL_IDX_CTRL_RTL8390 */
        /* offset address */    0x10C0,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   PRI_SEL_PORT_TBL_IDX_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_TBL_CTRL_RTL8390 */
        /* offset address */    0x10D0,
        /* field numbers */     14,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   PRI_SEL_TBL_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_CTRL_RTL8390 */
        /* offset address */    0x10E0,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PRI_SEL_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_PORT_DEI_TAG_CTRL_RTL8390 */
        /* offset address */    0x10E4,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   PRI_SEL_PORT_DEI_TAG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_DEI2DP_REMAP_RTL8390 */
        /* offset address */    0x10EC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 1,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   PRI_SEL_DEI2DP_REMAP_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_DSCP2DP_REMAP_RTL8390 */
        /* offset address */    0x10F0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   PRI_SEL_DSCP2DP_REMAP_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION */
#if defined(CONFIG_SDK_CHIP_FEATURE_REMARKING)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMK_CTRL_RTL8390 */
        /* offset address */    0x69B4,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   RMK_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMK_PORT_RMK_EN_CTRL_RTL8390 */
        /* offset address */    0x69B8,
        /* field numbers */     5,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   RMK_PORT_RMK_EN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMK_PORT_OPRI_SRC_CTRL_RTL8390 */
        /* offset address */    0x6A8C,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RMK_PORT_OPRI_SRC_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMK_IPRI_CTRL_RTL8390 */
        /* offset address */    0x6A94,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_IPRI_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMK_OPRI_CTRL_RTL8390 */
        /* offset address */    0x6A98,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_OPRI_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMK_PORT_DEI_TAG_CTRL_RTL8390 */
        /* offset address */    0x6A9C,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RMK_PORT_DEI_TAG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMK_DEI_CTRL_RTL8390 */
        /* offset address */    0x6AA4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   RMK_DEI_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMK_DSCP_CTRL_RTL8390 */
        /* offset address */    0x6AA8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        6,
        /* register fields */   RMK_DSCP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMK_PORT_OPRI_SRC_EXT_CTRL_RTL8390 */
        /* offset address */    0x6C00,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        2,
        /* register fields */   RMK_PORT_OPRI_SRC_EXT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PRI_SEL_PORT_PRI_COPY_RTL8390 */
        /* offset address */    0x6C10,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   PRI_SEL_PORT_PRI_COPY_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMK_DSCP2IPRI_CTRL_RTL8390 */
        /* offset address */    0x6C28,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_DSCP2IPRI_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RMK_DSCP2OPRI_CTRL_RTL8390 */
        /* offset address */    0x6C44,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        3,
        /* register fields */   RMK_DSCP2OPRI_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_REMARKING */
#if defined(CONFIG_SDK_CHIP_FEATURE_SCHEDULING)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SCHED_CTRL_RTL8390 */
        /* offset address */    0x60F4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SCHED_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SCHED_LB_TICK_TKN_CTRL_RTL8390 */
        /* offset address */    0x60F8,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SCHED_LB_TICK_TKN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SCHED_LB_THR_RTL8390 */
        /* offset address */    0x60FC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SCHED_LB_THR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SCHED_LB_TICK_TKN_PPS_CTRL_RTL8390 */
        /* offset address */    0x6200,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SCHED_LB_TICK_TKN_PPS_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SCHED_PPS_CTRL_RTL8390 */
        /* offset address */    0x6204,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SCHED_PPS_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SCHEDULING */
#if defined(CONFIG_SDK_CHIP_FEATURE_ETHERNET_AV)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_AVB_PORT_CLASS_A_EN_RTL8390 */
        /* offset address */    0x1040,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   AVB_PORT_CLASS_A_EN_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_AVB_PORT_CLASS_B_EN_RTL8390 */
        /* offset address */    0x1048,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   AVB_PORT_CLASS_B_EN_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_AVB_PORT_CLASS_A_EN_MAC_RTL8390 */
        /* offset address */    0x6ADC,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   AVB_PORT_CLASS_A_EN_MAC_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_AVB_PORT_CLASS_B_EN_MAC_RTL8390 */
        /* offset address */    0x6AE4,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   AVB_PORT_CLASS_B_EN_MAC_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_AVB_CTRL_RTL8390 */
        /* offset address */    0x1050,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   AVB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_AVB_CTRL_MAC_RTL8390 */
        /* offset address */    0x6AEC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   AVB_CTRL_MAC_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_ETHERNET_AV */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_AND_EGRESS_ACL)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_BLK_LOOKUP_CTRL_RTL8390 */
        /* offset address */    0x1280,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 17,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ACL_BLK_LOOKUP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_CTRL_RTL8390 */
        /* offset address */    0x1288,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ACL_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_BLK_TMPLTE_CTRL_RTL8390 */
        /* offset address */    0x128C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 17,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   ACL_BLK_TMPLTE_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_RESERVED_RTL8390 */
        /* offset address */    0x12D4,
        /* field numbers */     1,
        /* port index */        5, 7,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        6,
        /* register fields */   ACL_RESERVED_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_BLK_GROUP_CTRL_RTL8390 */
        /* offset address */    0x12EC,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ACL_BLK_GROUP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_BLK_RESULT_CTRL_RTL8390 */
        /* offset address */    0x12F0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 17,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ACL_BLK_RESULT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_MV_CTRL_RTL8390 */
        /* offset address */    0x12F4,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ACL_MV_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_MV_LEN_CTRL_RTL8390 */
        /* offset address */    0x12F8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ACL_MV_LEN_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_CLR_CTRL_RTL8390 */
        /* offset address */    0x12FC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ACL_CLR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_TMPLTE_CTRL_RTL8390 */
        /* offset address */    0x4200,
        /* field numbers */     1,
        /* port index */        5, 7,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        6,
        /* register fields */   ACL_TMPLTE_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_VLAN_CNVT_DFLT_ACT_RTL8390 */
        /* offset address */    0x1004,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ACL_VLAN_CNVT_DFLT_ACT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_RULE_HIT_INDICATION_RTL8390 */
        /* offset address */    0x4400,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 71,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   ACL_RULE_HIT_INDICATION_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ACL_GLB_HIT_INDICATION_RTL8390 */
        /* offset address */    0x4520,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   ACL_GLB_HIT_INDICATION_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_AND_EGRESS_ACL */
#if defined(CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RNG_CHK_SPM_CTRL_RTL8390 */
        /* offset address */    0x3400,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   RNG_CHK_SPM_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RNG_CHK_DPM_CTRL_RTL8390 */
        /* offset address */    0x3480,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   RNG_CHK_DPM_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RNG_CHK_VID_CTRL_RTL8390 */
        /* offset address */    0x3500,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 31,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   RNG_CHK_VID_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RNG_CHK_IP_CTRL_RTL8390 */
        /* offset address */    0x3580,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   RNG_CHK_IP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RNG_CHK_IP_RNG_RTL8390 */
        /* offset address */    0x35A0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   RNG_CHK_IP_RNG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RNG_CHK_L4PORT_CTRL_RTL8390 */
        /* offset address */    0x35E0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   RNG_CHK_L4PORT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RNG_CHK_L4PORT_RNG_RTL8390 */
        /* offset address */    0x3600,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   RNG_CHK_L4PORT_RNG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_RNG_CHK_PKT_LEN_CTRL_RTL8390 */
        /* offset address */    0x3620,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   RNG_CHK_PKT_LEN_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_OAM)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_OAM_CTRL_RTL8390 */
        /* offset address */    0x2100,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   OAM_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_OAM_PORT_ACT_CTRL_RTL8390 */
        /* offset address */    0x2104,
        /* field numbers */     3,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   OAM_PORT_ACT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_OAM_GLB_DYING_GASP_CTRL_RTL8390 */
        /* offset address */    0x4D0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   OAM_GLB_DYING_GASP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_OAM_PORT_DYING_GASP_CTRL_RTL8390 */
        /* offset address */    0x6100,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   OAM_PORT_DYING_GASP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DYING_GASP_POLARITY_CTRL_RTL8390 */
        /* offset address */    0x4D4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DYING_GASP_POLARITY_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_OAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_CFM)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CFM_UNKN_RX_CTRL_RTL8390 */
        /* offset address */    0x3000,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CFM_UNKN_RX_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CFM_LBLT_RX_CTRL_RTL8390 */
        /* offset address */    0x3004,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CFM_LBLT_RX_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CFM_CCM_RX_CTRL_RTL8390 */
        /* offset address */    0x3008,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CFM_CCM_RX_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CCM_TAG_CTRL_RTL8390 */
        /* offset address */    0x9A80,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CCM_TAG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CCM_LIFETIME_CTRL_RTL8390 */
        /* offset address */    0x300C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        10,
        /* register fields */   CCM_LIFETIME_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CCM_TX_CTRL_RTL8390 */
        /* offset address */    0x9A84,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CCM_TX_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CCM_TX_INST_CTRL_RTL8390 */
        /* offset address */    0x9A88,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   CCM_TX_INST_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CCM_TX_INST_P_CFG_RTL8390 */
        /* offset address */    0x9AA8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   CCM_TX_INST_P_CFG_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CCM_RX_INST_CTRL_RTL8390 */
        /* offset address */    0x3018,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   CCM_RX_INST_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CCM_INST_CNTR_1_RTL8390 */
        /* offset address */    0x3038,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   CCM_INST_CNTR_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CCM_INST_CNTR_0_RTL8390 */
        /* offset address */    0x3058,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 7,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   CCM_INST_CNTR_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ETH_DM_PORT_EN_RTL8390 */
        /* offset address */    0x3078,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   ETH_DM_PORT_EN_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ETH_DM_RX_CTRL_RTL8390 */
        /* offset address */    0x3080,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ETH_DM_RX_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ETH_DM_TX_DLY_RTL8390 */
        /* offset address */    0x6AF0,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ETH_DM_TX_DLY_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ETH_DM_RX_TIME_RTL8390 */
        /* offset address */    0x3084,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 63,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   ETH_DM_RX_TIME_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_CFM */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER_HSB)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_CTRL_RTL8390 */
        /* offset address */    0x3C00,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA0_RTL8390 */
        /* offset address */    0x3C04,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA1_RTL8390 */
        /* offset address */    0x3C08,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA2_RTL8390 */
        /* offset address */    0x3C0C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA3_RTL8390 */
        /* offset address */    0x3C10,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA3_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA4_RTL8390 */
        /* offset address */    0x3C14,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA4_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA5_RTL8390 */
        /* offset address */    0x3C18,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA5_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA6_RTL8390 */
        /* offset address */    0x3C1C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA6_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA7_RTL8390 */
        /* offset address */    0x3C20,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA7_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA8_RTL8390 */
        /* offset address */    0x3C24,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA8_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA9_RTL8390 */
        /* offset address */    0x3C28,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA9_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA10_RTL8390 */
        /* offset address */    0x3C2C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA10_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA11_RTL8390 */
        /* offset address */    0x3C30,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA11_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA12_RTL8390 */
        /* offset address */    0x3C34,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA12_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA13_RTL8390 */
        /* offset address */    0x3C38,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA13_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA14_RTL8390 */
        /* offset address */    0x3C3C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA14_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA15_RTL8390 */
        /* offset address */    0x3C40,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA15_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA16_RTL8390 */
        /* offset address */    0x3C44,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA16_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA17_RTL8390 */
        /* offset address */    0x3C48,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA17_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA18_RTL8390 */
        /* offset address */    0x3C4C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA18_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA19_RTL8390 */
        /* offset address */    0x3C50,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA19_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA20_RTL8390 */
        /* offset address */    0x3C54,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA20_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA21_RTL8390 */
        /* offset address */    0x3C58,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA21_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA22_RTL8390 */
        /* offset address */    0x3C5C,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA22_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA23_RTL8390 */
        /* offset address */    0x3C60,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA23_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA24_RTL8390 */
        /* offset address */    0x3C64,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA24_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA25_RTL8390 */
        /* offset address */    0x3C68,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA25_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA26_RTL8390 */
        /* offset address */    0x3C6C,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA26_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSB_DATA27_RTL8390 */
        /* offset address */    0x3C70,
        /* field numbers */     14,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSB_DATA27_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER_HSB */
#if defined(CONFIG_SDK_CHIP_FEATURE_HSM)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA0_RTL8390 */
        /* offset address */    0x3C80,
        /* field numbers */     20,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA1_RTL8390 */
        /* offset address */    0x3C84,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA2_RTL8390 */
        /* offset address */    0x3C88,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA3_RTL8390 */
        /* offset address */    0x3C8C,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA3_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA4_RTL8390 */
        /* offset address */    0x3C90,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA4_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA5_RTL8390 */
        /* offset address */    0x3C94,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA5_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA6_RTL8390 */
        /* offset address */    0x3C98,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA6_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA7_RTL8390 */
        /* offset address */    0x3C9C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA7_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA8_RTL8390 */
        /* offset address */    0x3CA0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA8_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA9_RTL8390 */
        /* offset address */    0x3CA4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA9_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA10_RTL8390 */
        /* offset address */    0x3CA8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA10_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA11_RTL8390 */
        /* offset address */    0x3CAC,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA11_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA12_RTL8390 */
        /* offset address */    0x3CB0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA12_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA13_RTL8390 */
        /* offset address */    0x3CB4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA13_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA14_RTL8390 */
        /* offset address */    0x3CB8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA14_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_PRE_DATA15_RTL8390 */
        /* offset address */    0x3CBC,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_PRE_DATA15_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA0_RTL8390 */
        /* offset address */    0x3CC0,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA1_RTL8390 */
        /* offset address */    0x3CC4,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA2_RTL8390 */
        /* offset address */    0x3CC8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA3_RTL8390 */
        /* offset address */    0x3CCC,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA3_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA4_RTL8390 */
        /* offset address */    0x3CD0,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA4_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA5_RTL8390 */
        /* offset address */    0x3CD4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA5_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA6_RTL8390 */
        /* offset address */    0x3CD8,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA6_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA7_RTL8390 */
        /* offset address */    0x3CDC,
        /* field numbers */     15,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA7_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA8_RTL8390 */
        /* offset address */    0x3CE0,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA8_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA9_RTL8390 */
        /* offset address */    0x3CE4,
        /* field numbers */     6,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA9_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA10_RTL8390 */
        /* offset address */    0x3CE8,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA10_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA11_RTL8390 */
        /* offset address */    0x3CEC,
        /* field numbers */     12,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA11_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA12_RTL8390 */
        /* offset address */    0x3CF0,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA12_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSM_LU_DATA13_RTL8390 */
        /* offset address */    0x3CF4,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSM_LU_DATA13_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_HSM */
#if defined(CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_CTRL_RTL8390 */
        /* offset address */    0x3D00,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA0_RTL8390 */
        /* offset address */    0x3D04,
        /* field numbers */     13,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA1_RTL8390 */
        /* offset address */    0x3D08,
        /* field numbers */     8,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA2_RTL8390 */
        /* offset address */    0x3D0C,
        /* field numbers */     19,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA3_RTL8390 */
        /* offset address */    0x3D10,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA3_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA4_RTL8390 */
        /* offset address */    0x3D14,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA4_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA5_RTL8390 */
        /* offset address */    0x3D18,
        /* field numbers */     7,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA5_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA6_RTL8390 */
        /* offset address */    0x3D1C,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA6_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA7_RTL8390 */
        /* offset address */    0x3D20,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA7_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA8_RTL8390 */
        /* offset address */    0x3D24,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA8_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA9_RTL8390 */
        /* offset address */    0x3D28,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA9_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA10_RTL8390 */
        /* offset address */    0x3D2C,
        /* field numbers */     11,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA10_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA11_RTL8390 */
        /* offset address */    0x3D30,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA11_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA12_RTL8390 */
        /* offset address */    0x3D34,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA12_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA13_RTL8390 */
        /* offset address */    0x3D38,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA13_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA14_RTL8390 */
        /* offset address */    0x3D3C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA14_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA15_RTL8390 */
        /* offset address */    0x3D40,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA15_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA16_RTL8390 */
        /* offset address */    0x3D44,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA16_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_HSA_DATA17_RTL8390 */
        /* offset address */    0x3D48,
        /* field numbers */     14,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   HSA_DATA17_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA */
#if defined(CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DBG_CTRL_RTL8390 */
        /* offset address */    0x4D8,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_DBG_DATA_CTRL_RTL8390 */
        /* offset address */    0x4DC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   DBG_DATA_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_CTRL_RTL8390 */
        /* offset address */    0x3D80,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_CMP_DATA_RTL8390 */
        /* offset address */    0x3D84,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_CMP_DATA_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_CARE_BIT_RTL8390 */
        /* offset address */    0x3D88,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_CARE_BIT_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_RISING_CHK_RTL8390 */
        /* offset address */    0x3D8C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_RISING_CHK_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_FALLING_CHK_RTL8390 */
        /* offset address */    0x3D90,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_FALLING_CHK_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_1_RTL8390 */
        /* offset address */    0x3D94,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_2_RTL8390 */
        /* offset address */    0x3D98,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_3_RTL8390 */
        /* offset address */    0x3D9C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_3_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_4_RTL8390 */
        /* offset address */    0x3DA0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_4_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_5_RTL8390 */
        /* offset address */    0x3DA4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_5_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_6_RTL8390 */
        /* offset address */    0x3DA8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_6_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_7_RTL8390 */
        /* offset address */    0x3DAC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_7_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_8_RTL8390 */
        /* offset address */    0x3DB0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_8_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_9_RTL8390 */
        /* offset address */    0x3DB4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_9_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_10_RTL8390 */
        /* offset address */    0x3DB8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_10_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_11_RTL8390 */
        /* offset address */    0x3DBC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_11_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_12_RTL8390 */
        /* offset address */    0x3DC0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_12_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_13_RTL8390 */
        /* offset address */    0x3DC4,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_13_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_14_RTL8390 */
        /* offset address */    0x3DC8,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_14_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_15_RTL8390 */
        /* offset address */    0x3DCC,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_15_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ALE_DBG_OUT_16_RTL8390 */
        /* offset address */    0x3DD0,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ALE_DBG_OUT_16_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IGR_PORT_DBG_CTRL_RTL8390 */
        /* offset address */    0x7230,
        /* field numbers */     1,
        /* port index */        0, 53,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   IGR_PORT_DBG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_IGR_DBG_CTRL_RTL8390 */
        /* offset address */    0x7238,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   IGR_DBG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PKTENCAP_PORT_DBG_CTRL_RTL8390 */
        /* offset address */    0x6AF4,
        /* field numbers */     1,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   PKTENCAP_PORT_DBG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PARSER_DBG_CTRL_RTL8390 */
        /* offset address */    0x7414,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PARSER_DBG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MAC_DBG_CTRL_RTL8390 */
        /* offset address */    0x8050,
        /* field numbers */     3,
        /* port index */        0, 52,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   MAC_DBG_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CFG_NICDBG_SEL_0_RTL8390 */
        /* offset address */    0x7880,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CFG_NICDBG_SEL_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CFG_NICDBG_SEL_1_RTL8390 */
        /* offset address */    0x7884,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CFG_NICDBG_SEL_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CFG_NICDBG_SEL_2_RTL8390 */
        /* offset address */    0x7888,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CFG_NICDBG_SEL_2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CFG_NICDBG_SEL_3_RTL8390 */
        /* offset address */    0x788C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CFG_NICDBG_SEL_3_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CFG_NICDBG_SEL_4_RTL8390 */
        /* offset address */    0x7890,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CFG_NICDBG_SEL_4_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_CFG_NICDBG_SEL_5_RTL8390 */
        /* offset address */    0x7894,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   CFG_NICDBG_SEL_5_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_SMART_PACKET_GENERATOR)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPG_GLB_CTRL_RTL8390 */
        /* offset address */    0x6108,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPG_GLB_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPG_PORT_TX_GRP_CTRL_RTL8390 */
        /* offset address */    0x610C,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   SPG_PORT_TX_GRP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPG_PORT_STS_RTL8390 */
        /* offset address */    0x6114,
        /* field numbers */     1,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        1,
        /* register fields */   SPG_PORT_STS_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPG_PORT_PKT_TRAP_RTL8390 */
        /* offset address */    0x3F00,
        /* field numbers */     5,
        /* port index */        0, 51,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   SPG_PORT_PKT_TRAP_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SMART_PACKET_GENERATOR */
#if defined(CONFIG_SDK_CHIP_FEATURE_L3_ROUTING)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ROUTING_EXCPT_CTRL_RTL8390 */
        /* offset address */    0x100C,
        /* field numbers */     9,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   ROUTING_EXCPT_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_ROUTING_SA_CTRL_RTL8390 */
        /* offset address */    0x6AFC,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 15,
        /* portlist index */    0,
        /* bit offset */        64,
        /* register fields */   ROUTING_SA_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_L3_ROUTING */
#if defined(CONFIG_SDK_CHIP_FEATURE_L3_VPN_MPLS)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_MPLS_CTRL_RTL8390 */
        /* offset address */    0x6B7C,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   MPLS_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_L3_VPN_MPLS */
#if defined(CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TBL_ACCESS_L2_CTRL_RTL8390 */
        /* offset address */    0x1180,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_L2_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TBL_ACCESS_L2_DATA_RTL8390 */
        /* offset address */    0x1184,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 2,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TBL_ACCESS_L2_DATA_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TBL_ACCESS_CTRL_0_RTL8390 */
        /* offset address */    0x1190,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_CTRL_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TBL_ACCESS_DATA_0_RTL8390 */
        /* offset address */    0x1194,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 16,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TBL_ACCESS_DATA_0_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TBL_ACCESS_CTRL_1_RTL8390 */
        /* offset address */    0x6B80,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_CTRL_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TBL_ACCESS_DATA_1_RTL8390 */
        /* offset address */    0x6B84,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 3,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TBL_ACCESS_DATA_1_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TBL_ACCESS_CTRL_2_RTL8390 */
        /* offset address */    0x611C,
        /* field numbers */     5,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   TBL_ACCESS_CTRL_2_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_TBL_ACCESS_DATA_2_RTL8390 */
        /* offset address */    0x6120,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 8,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   TBL_ACCESS_DATA_2_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS */
#if defined(CONFIG_SDK_CHIP_FEATURE_SPECIAL_TRAP)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPCL_TRAP_CTRL_RTL8390 */
        /* offset address */    0x1054,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPCL_TRAP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPCL_TRAP_IGMP_CTRL_RTL8390 */
        /* offset address */    0x1058,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPCL_TRAP_IGMP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPCL_TRAP_EAPOL_CTRL_RTL8390 */
        /* offset address */    0x105C,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPCL_TRAP_EAPOL_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPCL_TRAP_ARP_CTRL_RTL8390 */
        /* offset address */    0x1060,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPCL_TRAP_ARP_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPCL_TRAP_IPV6_CTRL_RTL8390 */
        /* offset address */    0x1064,
        /* field numbers */     4,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPCL_TRAP_IPV6_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPCL_TRAP_SWITCH_MAC_CTRL_RTL8390 */
        /* offset address */    0x1068,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPCL_TRAP_SWITCH_MAC_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPCL_TRAP_SWITCH_IPV4_ADDR_RTL8390 */
        /* offset address */    0x106C,
        /* field numbers */     1,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPCL_TRAP_SWITCH_IPV4_ADDR_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_SPCL_TRAP_CRC_CTRL_RTL8390 */
        /* offset address */    0x1070,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   SPCL_TRAP_CRC_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_SPECIAL_TRAP */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER)
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PARSER_FIELD_SELTOR_CTRL_RTL8390 */
        /* offset address */    0x7418,
        /* field numbers */     3,
        /* port index */        0, 0,
        /* array index */       0, 11,
        /* portlist index */    0,
        /* bit offset */        32,
        /* register fields */   PARSER_FIELD_SELTOR_CTRL_RTL8390_FIELDS,
    },
#endif
#if defined(CONFIG_SDK_RTL8390)
    {   /* register name        INT_CYPRESS_PARSER_CTRL_RTL8390 */
        /* offset address */    0x7448,
        /* field numbers */     2,
        /* port index */        0, 0,
        /* array index */       0, 0,
        /* portlist index */    0,
        /* bit offset */        0,
        /* register fields */   PARSER_CTRL_RTL8390_FIELDS,
    },
#endif
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER */
};

#if defined(CONFIG_SDK_DUMP_REG_WITH_NAME)
rtk_regName_t rtk_cypress_regName_list[] =
{
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERFACE)
    {"ECO_DUMMY_CTRL"},
    {"MAC_IF_CTRL"},
    {"MAC_SERDES_IF_CTRL"},
    {"MAC_IO_DRIV_ABLTY"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERFACE */
#if defined(CONFIG_SDK_CHIP_FEATURE_RESET)
    {"RST_GLB_CTRL"},
    {"RST_GLB_STS0"},
    {"RST_GLB_STS1"},
    {"MAC_RST_DUR_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_RESET */
#if defined(CONFIG_SDK_CHIP_FEATURE_PLL___BIAS)
    {"PLL_GLB_CTRL"},
    {"CPU_PLL_CTRL0"},
    {"CPU_PLL_CTRL1"},
    {"CPU_PLL_SSC_CTRL"},
    {"CPU_PLL_MISC_CTRL"},
    {"LXB_PLL_CTRL0"},
    {"LXB_PLL_CTRL1"},
    {"LXB_PLL_SSC_CTRL"},
    {"LXB_PLL_MISC_CTRL"},
    {"MEM_PLL_CTRL0"},
    {"MEM_PLL_CTRL1"},
    {"MEM_PLL_SSC_CTRL"},
    {"MEM_PLL_MISC_CTRL"},
    {"SW_PLL_CTRL"},
    {"SW_PLL_MISC_CTRL"},
    {"SW_PLL_SSC_CTRL"},
    {"BG_CTRL"},
    {"CKREFBUF_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PLL___BIAS */
#if defined(CONFIG_SDK_CHIP_FEATURE_INTERRUPT)
    {"IMR_GLB"},
    {"IMR_PORT_LINK_STS_CHG"},
    {"IMR_PORT_MEDIA_CHG"},
    {"IMR_PORT_FEFI"},
    {"IMR_PORT_EEE_CHG"},
    {"IMR_PORT_TIMESTAMP_LATCH"},
    {"IMR_SERDES"},
    {"IMR_EXT_GPIO"},
    {"IMR_MISC"},
    {"ISR_GLB_SRC"},
    {"ISR_PORT_LINK_STS_CHG"},
    {"ISR_PORT_MEDIA_CHG"},
    {"ISR_PORT_FEFI"},
    {"ISR_PORT_EEE_CHG"},
    {"ISR_PORT_TIMESTAMP_LATCH"},
    {"ISR_SERDES"},
    {"ISR_EXT_GPIO"},
    {"ISR_MISC"},
    {"GPIO_INT_MODE"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INTERRUPT */
#if defined(CONFIG_SDK_CHIP_FEATURE_BIST___BISR)
    {"BIST_OQ_INFO_STATUS"},
    {"BIST_OQ_LL_STATUS_0"},
    {"BIST_OQ_LL_STATUS_1"},
    {"BISR_OQ_HSA_0"},
    {"BISR_INFO_OQ_HSA0_L"},
    {"BISR_OQ_HSA_1"},
    {"BISR_INFO_OQ_HSA1"},
    {"BIST_EGR_DVS_CTRL"},
    {"BIST_PG_MEM"},
    {"BIST_PH_MEM"},
    {"BIST_PT_MEM"},
    {"BIST_ENCAP_MEM_1"},
    {"BIST_ENCAP_MEM_0"},
    {"BIST_ENCAP_TCAM"},
    {"BISR_UNTAG_MEM"},
    {"BISR_INFO_UNTAG_MEM"},
    {"BISR_ENCAP_DVS_CTRL"},
    {"BIST_CTL_MAC1"},
    {"BIST_CTL_MAC2"},
    {"BIST_CTL_MAC3"},
    {"BIST_CTL_MAC4"},
    {"BIST_CTL_MAC5"},
    {"BIST_CTL_ALE1"},
    {"BIST_CTL_ALE2"},
    {"BIST_CTL_ALE3"},
    {"BIST_CTL_ALE4"},
    {"BIST_CTL_ALE5"},
    {"BIST_CTL_ALE6"},
    {"BIST_CTL_ALE7"},
    {"BIST_CTL_ALE8"},
    {"BIST_CTL_ALE9"},
    {"BIST_CTL_ALE10"},
    {"BIST_CTL_ALE11"},
    {"BIST_TCAM_128_144_9"},
    {"BIST_TCAM_128_72_9"},
    {"BIST_TCAM_128_144_4"},
    {"BIST_BCAM_64"},
    {"BISR_CTL_ALE12"},
    {"BISR_CTL_ALE12_INFO"},
    {"ALE_DVS_CTRL"},
    {"BIST_NIC_L2MSG"},
    {"NIC_DVS_CTRL"},
    {"MBIST_SW05_CTL_STD"},
    {"PKT_PARSE_DVS_CTRL"},
    {"MBIST_SW01_CTL_STD"},
    {"MBIST_SW02_CTL_STD"},
    {"MBIST_SW03_CTL_STD"},
    {"MBIST_SW04_CTL_STD"},
    {"MBISR_SW07_CTL"},
    {"MBIST_SW07_0_STD"},
    {"MBIST_SW07_1_STD"},
    {"MBIST_SW07_2_STD"},
    {"INGR_PKT_BUF_BYPASS_PG_ADDR_0_1"},
    {"INGR_PKT_BUF_BYPASS_PG_ADDR_2_3"},
    {"INGR_DVS_CTRL"},
    {"MBIST_GLB_START"},
    {"MBIST_GLB_CTRL"},
    {"MBIST_GLB_STS"},
    {"MBISR_GLB_STS"},
    {"MBIST_TCAM_DRF_STS"},
    {"BIST_SOC_DVS_CTRL"},
    {"SOC_CPU_BIST_0"},
    {"SOC_CPU_BIST_1"},
    {"SOC_CPU_BIST_2"},
    {"SOC_CPU_SRAM_CTRL_BIST"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_BIST___BISR */
#if defined(CONFIG_SDK_CHIP_FEATURE_LED)
    {"LED_GLB_CTRL"},
    {"LED_SET_2_3_CTRL"},
    {"LED_SET_0_1_CTRL"},
    {"LED_COPR_SET_SEL_CTRL"},
    {"LED_FIB_SET_SEL_CTRL"},
    {"LED_COPR_PMASK_CTRL"},
    {"LED_FIB_PMASK_CTRL"},
    {"LED_COMBO_CTRL"},
    {"LED_SW_CTRL"},
    {"LED_SW_P_EN_CTRL"},
    {"LED_SW_P_CTRL"},
    {"EXT_GPIO_DIR_CTRL"},
    {"EXT_GPIO_DATA_CTRL"},
    {"EXT_GPIO_INDRT_ACCESS"},
    {"LED_LOAD_LV1_10G"},
    {"LED_LOAD_LV2_10G"},
    {"LED_LOAD_LV3_10G"},
    {"LED_LOAD_LV1_1G"},
    {"LED_LOAD_LV2_1G"},
    {"LED_LOAD_LV3_1G"},
    {"LED_LOAD_LV1_100M"},
    {"LED_LOAD_LV2_100M"},
    {"LED_LOAD_LV3_100M"},
    {"LED_LOAD_LV1_10M"},
    {"LED_LOAD_LV2_10M"},
    {"LED_LOAD_LV3_10M"},
    {"LED_P_LOAD_CTRL"},
    {"BUZZER_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_LED */
#if defined(CONFIG_SDK_CHIP_FEATURE_HW_MISC_)
    {"EFUSE_CMD"},
    {"EFUSE_WDATA"},
    {"EFUSE_RDATA"},
    {"EFUSE_CTRL"},
    {"VOL_CTRL_RESIS"},
    {"TM0_CTRL_0"},
    {"TM0_CTRL_1"},
    {"TM0_CTRL_2"},
    {"TM0_RESULT"},
    {"TM1_CTRL_0"},
    {"TM1_CTRL_1"},
    {"TM1_CTRL_2"},
    {"TM1_RESULT"},
    {"SPD_SENR_CTRL"},
    {"SPD_DATA_IN_0"},
    {"SPD_DATA_IN_1"},
    {"SPD_DATA_OUT_0"},
    {"SPD_DATA_OUT_1"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_HW_MISC_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_CHP_INFORMATION)
    {"MODEL_NAME_INFO"},
    {"CHIP_INFO"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_CHP_INFORMATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL)
    {"MAC_GLB_CTRL"},
    {"MAC_PADDING_CTRL"},
    {"MAC_EFUSE_CTRL"},
    {"MAC_MAX_LEN_CTRL"},
    {"MAC_ADDR_CTRL"},
    {"MAC_PORT_CTRL"},
    {"MAC_FORCE_MODE_CTRL"},
    {"MAC_LINK_STS"},
    {"MAC_LINK_MEDIA_STS"},
    {"MAC_LINK_SPD_STS"},
    {"MAC_LINK_DUP_STS"},
    {"MAC_TX_PAUSE_STS"},
    {"MAC_RX_PAUSE_STS"},
    {"MAC_EEE_ABLTY"},
    {"MAC_FEFI_STS"},
    {"MAC_CPU_TAG_ID_CTRL"},
    {"PHYREG_ACCESS_CTRL"},
    {"PHYREG_CTRL"},
    {"PHYREG_PORT_CTRL"},
    {"BROADCAST_PHYID_CTRL"},
    {"PHYREG_DATA_CTRL"},
    {"PHYREG_MMD_CTRL"},
    {"SMI_GLB_CTRL"},
    {"SMI_PORT_POLLING_CTRL"},
    {"CHG_DUP_CTRL"},
    {"MAC_LINK_500M_STS"},
    {"SMI_PORT_500M_POLLING_CTRL"},
    {"MAC_MISC_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MAC_CONTROL */
#if defined(CONFIG_SDK_CHIP_FEATURE_PHY___SERDES)
    {"SDS0_1_XSG0"},
    {"SDS0_1_XSG1"},
    {"SDS0_1_ANA_RG_EXT"},
    {"SDS2_3_XSG0"},
    {"SDS2_3_XSG1"},
    {"SDS2_3_ANA_RG_EXT"},
    {"SDS4_5_XSG0"},
    {"SDS4_5_XSG1"},
    {"SDS4_5_ANA_RG_EXT"},
    {"SDS6_7_XSG0"},
    {"SDS6_7_XSG1"},
    {"SDS6_7_ANA_RG_EXT"},
    {"SDS8_9_XSG0"},
    {"SDS8_9_XSG1"},
    {"SDS8_9_TGRX"},
    {"SDS8_9_ANA_TG"},
    {"SDS10_11_XSG0"},
    {"SDS10_11_XSG1"},
    {"SDS10_11_ANA_RG_EXT"},
    {"SDS12_13_XSG0"},
    {"SDS12_13_XSG1"},
    {"SDS12_13_TGRX"},
    {"SDS12_13_ANA_TG"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PHY___SERDES */
#if defined(CONFIG_SDK_CHIP_FEATURE_POWER_SAVING)
    {"EEE_TX_Q_CTRL"},
    {"EEE_TX_MINIFG_CTRL0"},
    {"EEE_TX_MINIFG_CTRL1"},
    {"EEE_TX_CTRL"},
    {"EEE_TX_TIMER_100M_CTRL"},
    {"EEE_TX_TIMER_GELITE_CTRL"},
    {"EEE_TX_TIMER_GIGA_CTRL"},
    {"EEE_TX_TIMER_10G_CTRL"},
    {"EEE_EEEP_PORT_TX_STS"},
    {"EEE_EEEP_PORT_RX_STS"},
    {"EEEP_PORT_TX_EN_CTRL"},
    {"EEEP_PORT_RX_EN_CTRL"},
    {"EEEP_TIMER_UNIT_CTRL"},
    {"EEEP_TX_100M_CTRL"},
    {"EEEP_TX_500M_CTRL"},
    {"EEEP_TX_GIGA_CTRL"},
    {"EEEP_TX_WAKE_TIMER_CTRL"},
    {"EEEP_RX_RATE_100M_CTRL"},
    {"EEEP_RX_RATE_500M_CTRL"},
    {"EEEP_RX_RATE_GIGA_CTRL"},
    {"EEEP_RX_SLEEP_STEP_CTRL"},
    {"EEEP_RX_TIMER_100M_CTRL"},
    {"EEEP_RX_TIMER_500M_CTRL0"},
    {"EEEP_RX_TIMER_500M_CTRL1"},
    {"EEEP_RX_TIMER_GIGA_CTRL0"},
    {"EEEP_RX_TIMER_GIGA_CTRL1"},
    {"PS_GATCLK_SLCLK_CTRL"},
    {"PS_LINKID_GATCLK_CTRL"},
    {"PS_EEE_GATCLK_CTRL"},
    {"PS_ACL_PWR_CTRL"},
    {"EEEP_RX_IDLE_TIMER_CTRL"},
    {"EEEP_TX_IDLE_TIMER_CTRL"},
    {"EEEP_GBL_CTRL"},
    {"EEE_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_POWER_SAVING */
#if defined(CONFIG_SDK_CHIP_FEATURE_SYSTEM_CLOCK)
    {"REF_TIME_SEC"},
    {"REF_TIME_NSEC"},
    {"REF_TIME_CTRL"},
    {"REF_TIME_EN"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SYSTEM_CLOCK */
#if defined(CONFIG_SDK_CHIP_FEATURE_PTP__PRECISION_TIME_PROTOCOL_)
    {"PTP_PORT_EN"},
    {"PTP_PORT_RX_TIME"},
    {"PTP_PORT_TX_TIME"},
    {"PTP_INTR_STS"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PTP__PRECISION_TIME_PROTOCOL_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_ADDRESS_TABLE_LOOKUP)
    {"L2_CTRL_0"},
    {"L2_CTRL_1"},
    {"L2_PORT_LM_ACT"},
    {"L2_PORT_STTC_MV_ACT"},
    {"L2_FLD_PMSK"},
    {"L2_PORT_NEW_SALRN"},
    {"L2_PORT_NEW_SA_FWD"},
    {"L2_LRN_CONSTRT"},
    {"L2_PORT_LRN_CONSTRT"},
    {"L2_VLAN_LRN_CONSTRT"},
    {"L2_VLAN_LRN_CONSTRT_CNT"},
    {"L2_VLAN_LRN_CONSTRT_ACT"},
    {"L2_NOTIFICATION_CTRL"},
    {"L2_IGR_P_FLTR"},
    {"L2_PORT_AGING_OUT"},
    {"L2_IPV6_MC_IP_CARE_BYTE"},
    {"L2_PORT_MV_ACT"},
    {"L2_PORT_MV_INVALIDATE"},
    {"L2_PORT_MV_FORBID"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_ADDRESS_TABLE_LOOKUP */
#if defined(CONFIG_SDK_CHIP_FEATURE_ADDRESS_LEARNING___FLUSH)
    {"L2_TBL_FLUSH_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_ADDRESS_LEARNING___FLUSH */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1Q__VLAN)
    {"VLAN_TAG_TPID_CTRL"},
    {"VLAN_ETAG_TPID_CTRL"},
    {"VLAN_PORT_ITAG_TPID_CMP_MSK"},
    {"VLAN_PORT_OTAG_TPID_CMP_MSK"},
    {"VLAN_PORT_ETAG_TPID_CMP"},
    {"VLAN_PORT_ACCEPT_FRAME_TYPE"},
    {"VLAN_CTRL"},
    {"VLAN_PORT_PB_VLAN"},
    {"VLAN_PORT_FWD"},
    {"VLAN_PORT_IGR_FLTR"},
    {"VLAN_PORT_EGR_FLTR"},
    {"VLAN_PROFILE"},
    {"VLAN_IGR_CNVT_BLK_CTRL"},
    {"VLAN_EGR_CNVT_CTRL"},
    {"VLAN_PORT_TAG_STS_CTRL"},
    {"VLAN_PORT_EGR_ITPID_CTRL"},
    {"VLAN_PORT_EGR_OTPID_CTRL"},
    {"RNG_CHK_VID_EGR_XLATE_CTRL"},
    {"VLAN_PORT_NTO1_AGGR"},
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1Q__VLAN */
#if defined(CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN)
    {"VLAN_PPB_VLAN_VAL"},
    {"VLAN_PORT_PPB_VLAN"},
#endif   /* CONFIG_SDK_CHIP_FEATURE__IEEE802_1V__PROTOCOL_BASED_VLAN */
#if defined(CONFIG_SDK_CHIP_FEATURE_LINK_AGGREGATION)
    {"TRK_MBR_CTR"},
    {"TRK_HASH_IDX_CTRL"},
    {"TRK_HASH_CTRL"},
    {"TRK_SEP_TRAFFIC_CTRL"},
    {"TRK_EXTRA_EN_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_LINK_AGGREGATION */
#if defined(CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE)
    {"ST_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SPANNING_TREE */
#if defined(CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION_FORWARDING_FORCE_MODE)
    {"PORT_ISO_CTRL"},
    {"PORT_ISO_VB_CTRL"},
    {"PORT_ISO_VB_ISO_PM_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PORT_ISOLATION_FORWARDING_FORCE_MODE */
#if defined(CONFIG_SDK_CHIP_FEATURE_RMA)
    {"RMA_CTRL_0"},
    {"RMA_CTRL_1"},
    {"RMA_CTRL_2"},
    {"RMA_CTRL_3"},
    {"RMA_SMAC_LRN_CTRL"},
    {"RMA_MGN_LRN_CTRL"},
    {"RMA_USR_DEF_CTRL_SET0_0"},
    {"RMA_USR_DEF_CTRL_SET0_1"},
    {"RMA_USR_DEF_CTRL_SET1_0"},
    {"RMA_USR_DEF_CTRL_SET1_1"},
    {"RMA_PORT_BPDU_CTRL"},
    {"RMA_PORT_PTP_CTRL"},
    {"RMA_PORT_LLDP_CTRL"},
    {"RMA_BPDU_FLD_PMSK"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_RMA */
#if defined(CONFIG_SDK_CHIP_FEATURE_NIC___DMA)
    {"DMA_IF_RX_BASE_DESC_ADDR_CTRL"},
    {"DMA_IF_RX_CUR_DESC_ADDR_CTRL"},
    {"DMA_IF_TX_BASE_DESC_ADDR_CTRL"},
    {"DMA_IF_TX_CUR_DESC_ADDR_CTRL"},
    {"DMA_IF_NBUF_BASE_DESC_ADDR_CTRL"},
    {"DMA_IF_NBUF_CUR_DESC_ADDR_CTRL"},
    {"DMA_IF_INTR_MSK"},
    {"DMA_IF_INTR_STS"},
    {"DMA_IF_CTRL"},
    {"DMA_IF_PKT_CTRL"},
    {"DMA_IF_RX_RING_SIZE"},
    {"DMA_IF_RX_RING_CNTR"},
    {"DMA_IF_PKT_FLTR_CTRL"},
    {"DMA_IF_PHYSICAL_ADDR_MSK"},
    {"DMA_L2MSG_TMROUT"},
    {"DMA_L2MSG_CNT_SEL"},
    {"DMA_RDMA_CNT_SEL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_NIC___DMA */
#if defined(CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_)
    {"STORM_CTRL_CTRL"},
    {"STORM_CTRL_LB_TICK_TKN_CTRL"},
    {"STORM_CTRL_PORT_BC_EXCEED_FLG"},
    {"STORM_CTRL_PORT_MC_EXCEED_FLG"},
    {"STORM_CTRL_PORT_UC_EXCEED_FLG"},
    {"STORM_CTRL_PORT_MC_TYPE_10G"},
    {"STORM_CTRL_PORT_UC_TYPE_10G"},
    {"STORM_CTRL_PORT_BC_RATE_10G"},
    {"STORM_CTRL_PORT_MC_RATE_10G"},
    {"STORM_CTRL_PORT_UC_RATE_10G"},
    {"STORM_CTRL_PORT_BC_BURST_10G"},
    {"STORM_CTRL_PORT_MC_BURST_10G"},
    {"STORM_CTRL_PORT_UC_BURST_10G"},
    {"STORM_CTRL_PORT_UC"},
    {"STORM_CTRL_PORT_MC"},
    {"STORM_CTRL_PORT_BC"},
    {"STORM_CTRL_SPCL_LB_TICK_TKN_CTRL"},
    {"STORM_CTRL_SPCL_PORT_BPDU_EXCEED_FLG"},
    {"STORM_CTRL_SPCL_PORT_IGMP_EXCEED_FLG"},
    {"STORM_CTRL_SPCL_PORT_ARP_EXCEED_FLG"},
    {"STORM_CTRL_SPCL_PORT_RATE"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_STORM_CONTROL__B_M_UM_DLF_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_BANDWIDTH_CONTROL__INGRESS_EGRESS_)
    {"IGR_BWCTRL_CTRL"},
    {"IGR_BWCTRL_LB_TICK_TKN_CTRL"},
    {"IGR_BWCTRL_PORT_EXCEED_FLG"},
    {"IGR_BWCTRL_CTRL_LB_THR"},
    {"IGR_BWCTRL_PORT_CTRL_10G"},
    {"IGR_BWCTRL_PORT_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_BANDWIDTH_CONTROL__INGRESS_EGRESS_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_METER_MARKER)
    {"METER_GLB_CTRL"},
    {"METER_MODE_CTRL"},
    {"METER_LB_TICK_TKN_CTRL"},
    {"METER_BYTE_DLB_LB_THR_CTRL"},
    {"METER_BYTE_SRTCM_LB_THR_CTRL"},
    {"METER_BYTE_TRTCM_LB_THR_CTRL"},
    {"METER_PKT_DLB_LB_THR_CTRL"},
    {"METER_PKT_SRTCM_LB_THR_CTRL"},
    {"METER_PKT_TRTCM_LB_THR_CTRL"},
    {"METER_LB_EXCEED_STS"},
    {"METER_CNTR_CTRL"},
    {"METER_GREEN_CNTR_STS"},
    {"METER_YELLOW_CNTR_STS"},
    {"METER_RED_CNTR_STS"},
    {"METER_TOTAL_CNTR_STS"},
    {"METER_RATE_MODE_CTRL"},
    {"METER_LB_GLB_EXCEED_STS"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_METER_MARKER */
#if defined(CONFIG_SDK_CHIP_FEATURE_ATTACK_PREVENTION)
    {"ATK_PRVNT_PORT_EN"},
    {"ATK_PRVNT_CTRL"},
    {"ATK_PRVNT_ACT"},
    {"ATK_PRVNT_IPV6_CTRL"},
    {"ATK_PRVNT_ICMP_CTRL"},
    {"ATK_PRVNT_TCP_CTRL"},
    {"ATK_PRVNT_SMURF_CTRL"},
    {"ATK_PRVNT_STS"},
    {"ATK_PRVNT_ARP_INVLD_PORT_ACT"},
    {"ATK_PRVNT_PORT_GARP_ACT"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_ATTACK_PREVENTION */
#if defined(CONFIG_SDK_CHIP_FEATURE_MIRRORING)
    {"MIR_CTRL"},
    {"MIR_SPM_CTRL"},
    {"MIR_DPM_CTRL"},
    {"MIR_RSPAN_VLAN_CTRL"},
    {"MIR_RSPAN_TX_CTRL"},
    {"MIR_RSPAN_RX_TAG_RM_CTRL"},
    {"MIR_RSPAN_RX_TAG_EN_CTRL"},
    {"MIR_SAMPLE_RATE_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MIRRORING */
#if defined(CONFIG_SDK_CHIP_FEATURE_SFLOW)
    {"SFLOW_CTRL"},
    {"SFLOW_PORT_RATE_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SFLOW */
#if defined(CONFIG_SDK_CHIP_FEATURE_STATISTIC_COUNTERS)
    {"STAT_PRVTE_DROP_COUNTER0"},
    {"STAT_PRVTE_DROP_COUNTER1"},
    {"STAT_PRVTE_DROP_COUNTER2"},
    {"STAT_PRVTE_DROP_COUNTER3"},
    {"STAT_PRVTE_DROP_COUNTER4"},
    {"STAT_PRVTE_DROP_COUNTER5"},
    {"STAT_PRVTE_DROP_COUNTER6"},
    {"STAT_PRVTE_DROP_COUNTER7"},
    {"STAT_PRVTE_DROP_COUNTER8"},
    {"STAT_PRVTE_DROP_COUNTER9"},
    {"STAT_PRVTE_DROP_COUNTER10"},
    {"STAT_PRVTE_DROP_COUNTER11"},
    {"STAT_PRVTE_DROP_COUNTER12"},
    {"STAT_PRVTE_DROP_COUNTER13"},
    {"STAT_PRVTE_DROP_COUNTER14"},
    {"STAT_PRVTE_DROP_COUNTER15"},
    {"STAT_PRVTE_DROP_COUNTER16"},
    {"STAT_PRVTE_DROP_COUNTER17"},
    {"STAT_PRVTE_DROP_COUNTER18"},
    {"STAT_PRVTE_DROP_COUNTER19"},
    {"STAT_PRVTE_DROP_COUNTER20"},
    {"STAT_PRVTE_DROP_COUNTER21"},
    {"STAT_PRVTE_DROP_COUNTER22"},
    {"STAT_PRVTE_DROP_COUNTER23"},
    {"STAT_PRVTE_DROP_COUNTER24"},
    {"STAT_PRVTE_DROP_COUNTER25"},
    {"STAT_PRVTE_DROP_COUNTER26"},
    {"STAT_PRVTE_DROP_COUNTER27"},
    {"STAT_PRVTE_DROP_COUNTER28"},
    {"STAT_PRVTE_DROP_COUNTER29"},
    {"STAT_PRVTE_DROP_COUNTER30"},
    {"STAT_PRVTE_DROP_COUNTER31"},
    {"STAT_PRVTE_DROP_COUNTER32"},
    {"STAT_PRVTE_DROP_COUNTER33"},
    {"STAT_PRVTE_DROP_COUNTER34"},
    {"STAT_PRVTE_DROP_COUNTER35"},
    {"STAT_PRVTE_DROP_COUNTER36"},
    {"STAT_PRVTE_DROP_COUNTER37"},
    {"STAT_PRVTE_DROP_COUNTER38"},
    {"STAT_PRVTE_DROP_COUNTER39"},
    {"STAT_PRVTE_DROP_COUNTER40"},
    {"STAT_PRVTE_DROP_COUNTER41"},
    {"STAT_PRVTE_DROP_COUNTER42"},
    {"STAT_PRVTE_DROP_COUNTER43"},
    {"STAT_PRVTE_DROP_COUNTER44"},
    {"STAT_PORT_STANDARD_MIB"},
    {"STAT_BRIDGE_DOT1DTPLEARNEDENTRYDISCARDS"},
    {"STAT_RST"},
    {"STAT_PORT_RST"},
    {"STAT_CTRL"},
    {"MIB_BIST_CTL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_STATISTIC_COUNTERS */
#if defined(CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE_THRESHOLD)
    {"FC_DROP_THR"},
    {"FC_GLB_HI_THR"},
    {"FC_GLB_LO_THR"},
    {"FC_GLB_FCOFF_HI_THR"},
    {"FC_GLB_FCOFF_LO_THR"},
    {"FC_P_THR_SET_SEL"},
    {"FC_P_HI_THR"},
    {"FC_P_LO_THR"},
    {"FC_P_FCOFF_HI_THR"},
    {"FC_P_Q_EGR_DROP_EN"},
    {"FC_P_RXCNGST_IGNORE"},
    {"FC_Q_EGR_DROP_THR"},
    {"FC_CPUQ_EGR_DROP_THR"},
    {"FC_P_USED_PAGE_CNT"},
    {"FC_TL_USED_PAGE_CNT"},
    {"FC_ACT_CTRL"},
    {"FC_P_FLD_HOL_PRVNT_EN"},
    {"FC_FLD_HOL_PRVNT_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_FLOWCONTROL___BACKPRESSURE_THRESHOLD */
#if defined(CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE)
    {"WRED_GLB_CTRL"},
    {"WRED_PORT_THR_CTRL"},
    {"WRED_QUEUE_THR_CTRL"},
    {"WRED_DROP_CNTR_PIDX"},
    {"WRED_DROP_CNTR_CIDX"},
    {"WRED_DROP_CNTR"},
    {"WRED_CNTR_RST"},
    {"SC_P_CTRL"},
    {"SC_P_EN"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_CONGESTION_AVOIDANCE */
#if defined(CONFIG_SDK_CHIP_FEATURE_QUEUE_MANAGEMENT)
    {"QM_INTPRI2QID_CTRL"},
    {"QM_PORT_QNUM"},
    {"QM_PKT2CPU_INTPRI_0"},
    {"QM_PKT2CPU_INTPRI_1"},
    {"QM_PKT2CPU_INTPRI_2"},
    {"QM_PKT2CPU_INTPRI_MAP"},
    {"FC_EGR_DROP_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_QUEUE_MANAGEMENT */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION)
    {"PRI_SEL_IPRI_REMAP"},
    {"PRI_SEL_OPRI_DEI0_REMAP"},
    {"PRI_SEL_OPRI_DEI1_REMAP"},
    {"PRI_SEL_DSCP_REMAP"},
    {"PRI_SEL_PORT_PRI"},
    {"PRI_SEL_PORT_TBL_IDX_CTRL"},
    {"PRI_SEL_TBL_CTRL"},
    {"PRI_SEL_CTRL"},
    {"PRI_SEL_PORT_DEI_TAG_CTRL"},
    {"PRI_SEL_DEI2DP_REMAP"},
    {"PRI_SEL_DSCP2DP_REMAP"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_PRIORITY_DECISION */
#if defined(CONFIG_SDK_CHIP_FEATURE_REMARKING)
    {"RMK_CTRL"},
    {"RMK_PORT_RMK_EN_CTRL"},
    {"RMK_PORT_OPRI_SRC_CTRL"},
    {"RMK_IPRI_CTRL"},
    {"RMK_OPRI_CTRL"},
    {"RMK_PORT_DEI_TAG_CTRL"},
    {"RMK_DEI_CTRL"},
    {"RMK_DSCP_CTRL"},
    {"RMK_PORT_OPRI_SRC_EXT_CTRL"},
    {"PRI_SEL_PORT_PRI_COPY"},
    {"RMK_DSCP2IPRI_CTRL"},
    {"RMK_DSCP2OPRI_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_REMARKING */
#if defined(CONFIG_SDK_CHIP_FEATURE_SCHEDULING)
    {"SCHED_CTRL"},
    {"SCHED_LB_TICK_TKN_CTRL"},
    {"SCHED_LB_THR"},
    {"SCHED_LB_TICK_TKN_PPS_CTRL"},
    {"SCHED_PPS_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SCHEDULING */
#if defined(CONFIG_SDK_CHIP_FEATURE_ETHERNET_AV)
    {"AVB_PORT_CLASS_A_EN"},
    {"AVB_PORT_CLASS_B_EN"},
    {"AVB_PORT_CLASS_A_EN_MAC"},
    {"AVB_PORT_CLASS_B_EN_MAC"},
    {"AVB_CTRL"},
    {"AVB_CTRL_MAC"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_ETHERNET_AV */
#if defined(CONFIG_SDK_CHIP_FEATURE_INGRESS_AND_EGRESS_ACL)
    {"ACL_BLK_LOOKUP_CTRL"},
    {"ACL_CTRL"},
    {"ACL_BLK_TMPLTE_CTRL"},
    {"ACL_RESERVED"},
    {"ACL_BLK_GROUP_CTRL"},
    {"ACL_BLK_RESULT_CTRL"},
    {"ACL_MV_CTRL"},
    {"ACL_MV_LEN_CTRL"},
    {"ACL_CLR_CTRL"},
    {"ACL_TMPLTE_CTRL"},
    {"ACL_VLAN_CNVT_DFLT_ACT"},
    {"ACL_RULE_HIT_INDICATION"},
    {"ACL_GLB_HIT_INDICATION"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_INGRESS_AND_EGRESS_ACL */
#if defined(CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_)
    {"RNG_CHK_SPM_CTRL"},
    {"RNG_CHK_DPM_CTRL"},
    {"RNG_CHK_VID_CTRL"},
    {"RNG_CHK_IP_CTRL"},
    {"RNG_CHK_IP_RNG"},
    {"RNG_CHK_L4PORT_CTRL"},
    {"RNG_CHK_L4PORT_RNG"},
    {"RNG_CHK_PKT_LEN_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_RANGE_CHECK__PORT_VLAN_IP_L4PORT_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_OAM)
    {"OAM_CTRL"},
    {"OAM_PORT_ACT_CTRL"},
    {"OAM_GLB_DYING_GASP_CTRL"},
    {"OAM_PORT_DYING_GASP_CTRL"},
    {"DYING_GASP_POLARITY_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_OAM */
#if defined(CONFIG_SDK_CHIP_FEATURE_CFM)
    {"CFM_UNKN_RX_CTRL"},
    {"CFM_LBLT_RX_CTRL"},
    {"CFM_CCM_RX_CTRL"},
    {"CCM_TAG_CTRL"},
    {"CCM_LIFETIME_CTRL"},
    {"CCM_TX_CTRL"},
    {"CCM_TX_INST_CTRL"},
    {"CCM_TX_INST_P_CFG"},
    {"CCM_RX_INST_CTRL"},
    {"CCM_INST_CNTR_1"},
    {"CCM_INST_CNTR_0"},
    {"ETH_DM_PORT_EN"},
    {"ETH_DM_RX_CTRL"},
    {"ETH_DM_TX_DLY"},
    {"ETH_DM_RX_TIME"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_CFM */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER_HSB)
    {"HSB_CTRL"},
    {"HSB_DATA0"},
    {"HSB_DATA1"},
    {"HSB_DATA2"},
    {"HSB_DATA3"},
    {"HSB_DATA4"},
    {"HSB_DATA5"},
    {"HSB_DATA6"},
    {"HSB_DATA7"},
    {"HSB_DATA8"},
    {"HSB_DATA9"},
    {"HSB_DATA10"},
    {"HSB_DATA11"},
    {"HSB_DATA12"},
    {"HSB_DATA13"},
    {"HSB_DATA14"},
    {"HSB_DATA15"},
    {"HSB_DATA16"},
    {"HSB_DATA17"},
    {"HSB_DATA18"},
    {"HSB_DATA19"},
    {"HSB_DATA20"},
    {"HSB_DATA21"},
    {"HSB_DATA22"},
    {"HSB_DATA23"},
    {"HSB_DATA24"},
    {"HSB_DATA25"},
    {"HSB_DATA26"},
    {"HSB_DATA27"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER_HSB */
#if defined(CONFIG_SDK_CHIP_FEATURE_HSM)
    {"HSM_PRE_DATA0"},
    {"HSM_PRE_DATA1"},
    {"HSM_PRE_DATA2"},
    {"HSM_PRE_DATA3"},
    {"HSM_PRE_DATA4"},
    {"HSM_PRE_DATA5"},
    {"HSM_PRE_DATA6"},
    {"HSM_PRE_DATA7"},
    {"HSM_PRE_DATA8"},
    {"HSM_PRE_DATA9"},
    {"HSM_PRE_DATA10"},
    {"HSM_PRE_DATA11"},
    {"HSM_PRE_DATA12"},
    {"HSM_PRE_DATA13"},
    {"HSM_PRE_DATA14"},
    {"HSM_PRE_DATA15"},
    {"HSM_LU_DATA0"},
    {"HSM_LU_DATA1"},
    {"HSM_LU_DATA2"},
    {"HSM_LU_DATA3"},
    {"HSM_LU_DATA4"},
    {"HSM_LU_DATA5"},
    {"HSM_LU_DATA6"},
    {"HSM_LU_DATA7"},
    {"HSM_LU_DATA8"},
    {"HSM_LU_DATA9"},
    {"HSM_LU_DATA10"},
    {"HSM_LU_DATA11"},
    {"HSM_LU_DATA12"},
    {"HSM_LU_DATA13"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_HSM */
#if defined(CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA)
    {"HSA_CTRL"},
    {"HSA_DATA0"},
    {"HSA_DATA1"},
    {"HSA_DATA2"},
    {"HSA_DATA3"},
    {"HSA_DATA4"},
    {"HSA_DATA5"},
    {"HSA_DATA6"},
    {"HSA_DATA7"},
    {"HSA_DATA8"},
    {"HSA_DATA9"},
    {"HSA_DATA10"},
    {"HSA_DATA11"},
    {"HSA_DATA12"},
    {"HSA_DATA13"},
    {"HSA_DATA14"},
    {"HSA_DATA15"},
    {"HSA_DATA16"},
    {"HSA_DATA17"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_MODIFIER_HSA */
#if defined(CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_)
    {"DBG_CTRL"},
    {"DBG_DATA_CTRL"},
    {"ALE_DBG_CTRL"},
    {"ALE_DBG_CMP_DATA"},
    {"ALE_CARE_BIT"},
    {"ALE_DBG_RISING_CHK"},
    {"ALE_DBG_FALLING_CHK"},
    {"ALE_DBG_OUT_1"},
    {"ALE_DBG_OUT_2"},
    {"ALE_DBG_OUT_3"},
    {"ALE_DBG_OUT_4"},
    {"ALE_DBG_OUT_5"},
    {"ALE_DBG_OUT_6"},
    {"ALE_DBG_OUT_7"},
    {"ALE_DBG_OUT_8"},
    {"ALE_DBG_OUT_9"},
    {"ALE_DBG_OUT_10"},
    {"ALE_DBG_OUT_11"},
    {"ALE_DBG_OUT_12"},
    {"ALE_DBG_OUT_13"},
    {"ALE_DBG_OUT_14"},
    {"ALE_DBG_OUT_15"},
    {"ALE_DBG_OUT_16"},
    {"IGR_PORT_DBG_CTRL"},
    {"IGR_DBG_CTRL"},
    {"PKTENCAP_PORT_DBG_CTRL"},
    {"PARSER_DBG_CTRL"},
    {"MAC_DBG_CTRL"},
    {"CFG_NICDBG_SEL_0"},
    {"CFG_NICDBG_SEL_1"},
    {"CFG_NICDBG_SEL_2"},
    {"CFG_NICDBG_SEL_3"},
    {"CFG_NICDBG_SEL_4"},
    {"CFG_NICDBG_SEL_5"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_DEBUGGING__ALE__LOOPBACK__DROP_MECHANISM__FC_AND_QM_ */
#if defined(CONFIG_SDK_CHIP_FEATURE_SMART_PACKET_GENERATOR)
    {"SPG_GLB_CTRL"},
    {"SPG_PORT_TX_GRP_CTRL"},
    {"SPG_PORT_STS"},
    {"SPG_PORT_PKT_TRAP"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SMART_PACKET_GENERATOR */
#if defined(CONFIG_SDK_CHIP_FEATURE_L3_ROUTING)
    {"ROUTING_EXCPT_CTRL"},
    {"ROUTING_SA_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_L3_ROUTING */
#if defined(CONFIG_SDK_CHIP_FEATURE_L3_VPN_MPLS)
    {"MPLS_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_L3_VPN_MPLS */
#if defined(CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS)
    {"TBL_ACCESS_L2_CTRL"},
    {"TBL_ACCESS_L2_DATA"},
    {"TBL_ACCESS_CTRL_0"},
    {"TBL_ACCESS_DATA_0"},
    {"TBL_ACCESS_CTRL_1"},
    {"TBL_ACCESS_DATA_1"},
    {"TBL_ACCESS_CTRL_2"},
    {"TBL_ACCESS_DATA_2"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_TABLE_ACCESS */
#if defined(CONFIG_SDK_CHIP_FEATURE_SPECIAL_TRAP)
    {"SPCL_TRAP_CTRL"},
    {"SPCL_TRAP_IGMP_CTRL"},
    {"SPCL_TRAP_EAPOL_CTRL"},
    {"SPCL_TRAP_ARP_CTRL"},
    {"SPCL_TRAP_IPV6_CTRL"},
    {"SPCL_TRAP_SWITCH_MAC_CTRL"},
    {"SPCL_TRAP_SWITCH_IPV4_ADDR"},
    {"SPCL_TRAP_CRC_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_SPECIAL_TRAP */
#if defined(CONFIG_SDK_CHIP_FEATURE_PARSER)
    {"PARSER_FIELD_SELTOR_CTRL"},
    {"PARSER_CTRL"},
#endif   /* CONFIG_SDK_CHIP_FEATURE_PARSER */
};
#endif  /* CONFIG_SDK_DUMP_REG_WITH_NAME */

