
*** Running vivado
    with args -log design_1_INTEGRATED_VGA_COMPO_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_INTEGRATED_VGA_COMPO_0_0.tcl


****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_INTEGRATED_VGA_COMPO_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1335.785 ; gain = 0.023 ; free physical = 4488 ; free virtual = 7912
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/AXIS_CONC8to24'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/Object_detect'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/ContourDetection'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/BackGrRe_NoCtrl'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/AXIS_SLICE24to8'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/dell3561-49/Obj_Detect_TCL/ip_repo/VGA_STREAM_320x240'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.1/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_INTEGRATED_VGA_COMPO_0_0
Command: synth_design -top design_1_INTEGRATED_VGA_COMPO_0_0 -part xc7z020clg484-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 764760
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2099.805 ; gain = 377.801 ; free physical = 353 ; free virtual = 3778
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_INTEGRATED_VGA_COMPO_0_0' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ip/design_1_INTEGRATED_VGA_COMPO_0_0/synth/design_1_INTEGRATED_VGA_COMPO_0_0.vhd:69]
INFO: [Synth 8-3491] module 'INTEGRATED_VGA_COMPONENT_WRAP_VHDL' declared at '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/INTEGRATED_VGA_COMPONENT_WRAP_VHDL.vhd:34' bound to instance 'U0' of component 'INTEGRATED_VGA_COMPONENT_WRAP_VHDL' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ip/design_1_INTEGRATED_VGA_COMPO_0_0/synth/design_1_INTEGRATED_VGA_COMPO_0_0.vhd:101]
INFO: [Synth 8-638] synthesizing module 'INTEGRATED_VGA_COMPONENT_WRAP_VHDL' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/INTEGRATED_VGA_COMPONENT_WRAP_VHDL.vhd:50]
INFO: [Synth 8-3491] module 'INTEGRATED_VGA_COMPONENT' declared at '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/INTEGRATED_VGA_COMPONENT.sv:23' bound to instance 'INTEGRATED_VGA_COMPONENT_SV_2_VHDL' of component 'INTEGRATED_VGA_COMPONENT' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/INTEGRATED_VGA_COMPONENT_WRAP_VHDL.vhd:67]
INFO: [Synth 8-6157] synthesizing module 'INTEGRATED_VGA_COMPONENT' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/INTEGRATED_VGA_COMPONENT.sv:23]
INFO: [Synth 8-638] synthesizing module 'FIFO_TOP' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/FIFO_TOP.vhd:44]
	Parameter DATA_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'RAM_2PORT' declared at '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/RAM_2PORT.vhd:27' bound to instance 'RAM_COMPONENT' of component 'RAM_2PORT' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/FIFO_TOP.vhd:88]
INFO: [Synth 8-638] synthesizing module 'RAM_2PORT' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/RAM_2PORT.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'RAM_2PORT' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/RAM_2PORT.vhd:42]
	Parameter ALMOST_FULL_LEFT_SLOTS bound to: 4 - type: integer 
	Parameter ALMOST_EMPTY_AVAI_SLOTS bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'FIFO_CONTROLLER' declared at '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/FIFO_CONTROLLER.vhd:28' bound to instance 'FIFO_CONTROLLER_COMPONENT' of component 'FIFO_CONTROLLER' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/FIFO_TOP.vhd:102]
INFO: [Synth 8-638] synthesizing module 'FIFO_CONTROLLER' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/FIFO_CONTROLLER.vhd:46]
WARNING: [Synth 8-614] signal 'i_RST_n' is read in the process but is not in the sensitivity list [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/FIFO_CONTROLLER.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'FIFO_CONTROLLER' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/FIFO_CONTROLLER.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'FIFO_TOP' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/FIFO_TOP.vhd:44]
INFO: [Synth 8-638] synthesizing module 'PIXEL_DATA_CONTROLLER' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/PIXEL_DATA_CONTROLLER.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'PIXEL_DATA_CONTROLLER' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/PIXEL_DATA_CONTROLLER.vhd:24]
INFO: [Synth 8-638] synthesizing module 'POSITION_CONTROLLER' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/POSITION_CONTROLLER.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'POSITION_CONTROLLER' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/POSITION_CONTROLLER.vhd:31]
INFO: [Synth 8-638] synthesizing module 'VGA_TOP_DESIGN' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/VGA_TOP_DESIGN.vhd:52]
INFO: [Synth 8-3491] module 'VGA_SYNC' declared at '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/VGA_SYNC.vhd:30' bound to instance 'VGA_SYNC_COMPONENT' of component 'VGA_SYNC' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/VGA_TOP_DESIGN.vhd:100]
INFO: [Synth 8-638] synthesizing module 'VGA_SYNC' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/VGA_SYNC.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'VGA_SYNC' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/VGA_SYNC.vhd:52]
	Parameter HMAX bound to: 800 - type: integer 
	Parameter VMAX bound to: 525 - type: integer 
INFO: [Synth 8-3491] module 'FRAME_COUNTER' declared at '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/FRAME_COUNTER.vhd:26' bound to instance 'FRAME_COUNTER_COMPONENT' of component 'FRAME_COUNTER' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/VGA_TOP_DESIGN.vhd:109]
INFO: [Synth 8-638] synthesizing module 'FRAME_COUNTER' [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/FRAME_COUNTER.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'FRAME_COUNTER' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/FRAME_COUNTER.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'VGA_TOP_DESIGN' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/VGA_TOP_DESIGN.vhd:52]
INFO: [Synth 8-6155] done synthesizing module 'INTEGRATED_VGA_COMPONENT' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/INTEGRATED_VGA_COMPONENT.sv:23]
INFO: [Synth 8-256] done synthesizing module 'INTEGRATED_VGA_COMPONENT_WRAP_VHDL' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ipshared/42df/src/INTEGRATED_VGA_COMPONENT_WRAP_VHDL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'design_1_INTEGRATED_VGA_COMPO_0_0' (0#1) [/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.gen/sources_1/bd/design_1/ip/design_1_INTEGRATED_VGA_COMPO_0_0/synth/design_1_INTEGRATED_VGA_COMPO_0_0.vhd:69]
WARNING: [Synth 8-7129] Port S_AXIS_DATA[3] in module PIXEL_DATA_CONTROLLER is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_DATA[2] in module PIXEL_DATA_CONTROLLER is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_DATA[1] in module PIXEL_DATA_CONTROLLER is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_DATA[0] in module PIXEL_DATA_CONTROLLER is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2172.711 ; gain = 450.707 ; free physical = 331 ; free virtual = 3596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2190.523 ; gain = 468.520 ; free physical = 321 ; free virtual = 3587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2190.523 ; gain = 468.520 ; free physical = 321 ; free virtual = 3587
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2190.523 ; gain = 0.000 ; free physical = 321 ; free virtual = 3588
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.273 ; gain = 0.000 ; free physical = 304 ; free virtual = 3546
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2334.273 ; gain = 0.000 ; free physical = 310 ; free virtual = 3547
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 336 ; free virtual = 3557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 336 ; free virtual = 3557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 336 ; free virtual = 3557
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 336 ; free virtual = 3560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---RAMs : 
	              12K Bit	(1024 X 12 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   12 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 11    
	   4 Input   10 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port S_AXIS_DATA[3] in module design_1_INTEGRATED_VGA_COMPO_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_DATA[2] in module design_1_INTEGRATED_VGA_COMPO_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_DATA[1] in module design_1_INTEGRATED_VGA_COMPO_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXIS_DATA[0] in module design_1_INTEGRATED_VGA_COMPO_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 354 ; free virtual = 3566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+----------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_INTEGRATED_VGA_COMPO_0_0 | U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/FIFO_COMP/RAM_COMPONENT/RAM_reg | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 370 ; free virtual = 3563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 370 ; free virtual = 3563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+----------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object                                                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|design_1_INTEGRATED_VGA_COMPO_0_0 | U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/FIFO_COMP/RAM_COMPONENT/RAM_reg | 1 K x 12(READ_FIRST)   | W |   | 1 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 
+----------------------------------+-----------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance U0/INTEGRATED_VGA_COMPONENT_SV_2_VHDL/FIFO_COMP/RAM_COMPONENT/RAM_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 370 ; free virtual = 3563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 625 ; free virtual = 3838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 625 ; free virtual = 3838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 810 ; free virtual = 4023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 833 ; free virtual = 4046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 874 ; free virtual = 4087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 888 ; free virtual = 4101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     2|
|2     |LUT1     |     4|
|3     |LUT2     |    14|
|4     |LUT3     |     8|
|5     |LUT4     |    20|
|6     |LUT5     |    18|
|7     |LUT6     |    52|
|8     |RAMB18E1 |     1|
|9     |FDCE     |    21|
|10    |FDPE     |     1|
|11    |FDRE     |    56|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 888 ; free virtual = 4101
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2334.273 ; gain = 468.520 ; free physical = 868 ; free virtual = 4081
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2334.273 ; gain = 612.270 ; free physical = 868 ; free virtual = 4081
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.273 ; gain = 0.000 ; free physical = 868 ; free virtual = 4081
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2334.273 ; gain = 0.000 ; free physical = 1110 ; free virtual = 4323
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b08afc25
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2334.273 ; gain = 953.801 ; free physical = 1102 ; free virtual = 4315
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1637.066; main = 1382.445; forked = 291.410
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3267.492; main = 2334.277; forked = 965.230
INFO: [Common 17-1381] The checkpoint '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_INTEGRATED_VGA_COMPO_0_0_synth_1/design_1_INTEGRATED_VGA_COMPO_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_INTEGRATED_VGA_COMPO_0_0, cache-ID = d50d1be4dffc5dc9
INFO: [Coretcl 2-1174] Renamed 10 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/dell3561-49/Obj_Detect_TCL/Obj_Detect/Obj_Detect.runs/design_1_INTEGRATED_VGA_COMPO_0_0_synth_1/design_1_INTEGRATED_VGA_COMPO_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_INTEGRATED_VGA_COMPO_0_0_utilization_synth.rpt -pb design_1_INTEGRATED_VGA_COMPO_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 10 10:10:20 2025...
