# Reading D:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib lab8_soc
# vmap lab8_soc lab8_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap lab8_soc lab8_soc 
# Modifying modelsim.ini
# vlog -vlog01compat -work lab8_soc +incdir+D:/100/Lab8_provided/lab8_soc/synthesis {D:/100/Lab8_provided/lab8_soc/synthesis/lab8_soc.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:00 on Nov 22,2020
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/100/Lab8_provided/lab8_soc/synthesis" D:/100/Lab8_provided/lab8_soc/synthesis/lab8_soc.v 
# -- Compiling module lab8_soc
# 
# Top level modules:
# 	lab8_soc
# End time: 15:15:00 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules {D:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:00 on Nov 22,2020
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules" D:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 15:15:01 on Nov 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules {D:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:01 on Nov 22,2020
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules" D:/100/Lab8_provided/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 15:15:01 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules {D:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:01 on Nov 22,2020
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules" D:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v 
# -- Compiling module lab8_soc_mm_interconnect_0
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0
# End time: 15:15:01 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work lab8_soc +incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules {D:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:01 on Nov 22,2020
# vlog -reportprogress 300 -vlog01compat -work lab8_soc "+incdir+D:/100/Lab8_provided/lab8_soc/synthesis/submodules" D:/100/Lab8_provided/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module lab8_soc_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	lab8_soc_mm_interconnect_0_avalon_st_adapter
# End time: 15:15:01 on Nov 22,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
