// Seed: 3655648128
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  wand  id_2;
  logic id_3 = 1'h0;
  assign id_2[1'h0] = 1;
  type_5(
      1, 1 && (0), 1, 1
  );
endmodule
