\hypertarget{stm32h7xx__hal__conf_8h}{}\doxysection{C\+:/\+Users/\+User\+\_\+4/\+STM32\+Cube\+IDE/workspace\+\_\+1.10.1/ethernet\+\_\+\+UDB/\+Core/\+Inc/stm32h7xx\+\_\+hal\+\_\+conf.h File Reference}
\label{stm32h7xx__hal__conf_8h}\index{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Core/Inc/stm32h7xx\_hal\_conf.h@{C:/Users/User\_4/STM32CubeIDE/workspace\_1.10.1/ethernet\_UDB/Core/Inc/stm32h7xx\_hal\_conf.h}}


HAL configuration file.  


{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+rcc.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+gpio.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+dma.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+mdma.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+eth.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+exti.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+cortex.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+flash.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+hsem.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+i2c.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+pwr.\+h\char`\"{}}\newline
{\ttfamily \#include \char`\"{}stm32h7xx\+\_\+hal\+\_\+tim.\+h\char`\"{}}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}\label{stm32h7xx__hal__conf_8h_a877ae99e8c47a609ea97c888912bf75f}} 
\#define {\bfseries HAL\+\_\+\+MODULE\+\_\+\+ENABLED}
\begin{DoxyCompactList}\small\item\em This is the list of modules to be used in the HAL driver. \end{DoxyCompactList}\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a90f68b22ea2284ed91c3414db0dea786}\label{stm32h7xx__hal__conf_8h_a90f68b22ea2284ed91c3414db0dea786}} 
\#define {\bfseries HAL\+\_\+\+ETH\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}\label{stm32h7xx__hal__conf_8h_a23382b8f04b3e6db2c59dfa1ef5ea4a2}} 
\#define {\bfseries HAL\+\_\+\+TIM\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}\label{stm32h7xx__hal__conf_8h_a86165f80d6078719ee0715afe13febf5}} 
\#define {\bfseries HAL\+\_\+\+GPIO\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}\label{stm32h7xx__hal__conf_8h_a6552186102a1131b2849ac55a582945d}} 
\#define {\bfseries HAL\+\_\+\+DMA\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ab49f3c68a0418e0e8add6cbac6a6f020}\label{stm32h7xx__hal__conf_8h_ab49f3c68a0418e0e8add6cbac6a6f020}} 
\#define {\bfseries HAL\+\_\+\+MDMA\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}\label{stm32h7xx__hal__conf_8h_ac3dd74314ed62ac8575e2f9f48b3ac48}} 
\#define {\bfseries HAL\+\_\+\+RCC\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}\label{stm32h7xx__hal__conf_8h_a7112575efe3740911f19a13e6b170fee}} 
\#define {\bfseries HAL\+\_\+\+FLASH\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}\label{stm32h7xx__hal__conf_8h_aeb359e861d8a92c233c3229657dbcd74}} 
\#define {\bfseries HAL\+\_\+\+EXTI\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}\label{stm32h7xx__hal__conf_8h_ab51923c3716977d7923f49cc9d081aa8}} 
\#define {\bfseries HAL\+\_\+\+PWR\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a19999766418b0224871f732d800841c6}\label{stm32h7xx__hal__conf_8h_a19999766418b0224871f732d800841c6}} 
\#define {\bfseries HAL\+\_\+\+I2\+C\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}\label{stm32h7xx__hal__conf_8h_aa9b5a3a425901e097de70092dbe31e0f}} 
\#define {\bfseries HAL\+\_\+\+CORTEX\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_af8fbdda4c3cc74166e1cd7b9e65a36a4}\label{stm32h7xx__hal__conf_8h_af8fbdda4c3cc74166e1cd7b9e65a36a4}} 
\#define {\bfseries HAL\+\_\+\+HSEM\+\_\+\+MODULE\+\_\+\+ENABLED}
\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}{HSE\+\_\+\+VALUE}}~(8000000\+UL)
\begin{DoxyCompactList}\small\item\em Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}{HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}~(100\+UL)
\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}{CSI\+\_\+\+VALUE}}~(4000000\+UL)
\begin{DoxyCompactList}\small\item\em Internal oscillator (CSI) default value. This value is the default CSI value after Reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}{HSI\+\_\+\+VALUE}}~(64000000\+UL)
\begin{DoxyCompactList}\small\item\em Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the system frequency (when HSI is used as system clock source, directly or through the PLL). \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}{LSE\+\_\+\+VALUE}}~(32768UL)
\begin{DoxyCompactList}\small\item\em External Low Speed oscillator (LSE) value. This value is used by the UART, RTC HAL module to compute the system frequency. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}{LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT}}~(5000\+UL)
\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}{LSI\+\_\+\+VALUE}}~(32000\+UL)
\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}{EXTERNAL\+\_\+\+CLOCK\+\_\+\+VALUE}}~12288000\+UL
\begin{DoxyCompactList}\small\item\em External clock source for I2S peripheral This value is used by the I2S HAL module to compute the I2S clock source frequency, this source is inserted directly through I2\+S\+\_\+\+CKIN pad. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}{VDD\+\_\+\+VALUE}}~(3300\+UL)
\begin{DoxyCompactList}\small\item\em This is the HAL system configuration section. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}{TICK\+\_\+\+INT\+\_\+\+PRIORITY}}~(0\+UL)
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}\label{stm32h7xx__hal__conf_8h_ad048ac737242c2c2cb9f4a72953d10ce}} 
\#define {\bfseries USE\+\_\+\+RTOS}~0
\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a1f536ac7d8e274d77d384455b0bb994f}{USE\+\_\+\+SD\+\_\+\+TRANSCEIVER}}~0U
\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}{USE\+\_\+\+SPI\+\_\+\+CRC}}~0U
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_acc33abd5393affd16cc4a1397839dfe4}\label{stm32h7xx__hal__conf_8h_acc33abd5393affd16cc4a1397839dfe4}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+ADC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ ADC register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a4b1a233981ef5d96551ea1f08d1a7ea8}\label{stm32h7xx__hal__conf_8h_a4b1a233981ef5d96551ea1f08d1a7ea8}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+CEC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ CEC register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a94f0f5f870b8e45eab42cfe77e4210ed}\label{stm32h7xx__hal__conf_8h_a94f0f5f870b8e45eab42cfe77e4210ed}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+COMP\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ COMP register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a382744674caee964d227d41574fe2b73}\label{stm32h7xx__hal__conf_8h_a382744674caee964d227d41574fe2b73}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+CORDIC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ CORDIC register callback disabled  $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_aab15bfcb9198618bda3d7e914193b466}\label{stm32h7xx__hal__conf_8h_aab15bfcb9198618bda3d7e914193b466}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+CRYP\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ CRYP register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_af9580ae862dcc02cee7822030c48d6b8}\label{stm32h7xx__hal__conf_8h_af9580ae862dcc02cee7822030c48d6b8}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+DAC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ DAC register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a64a4d06cebee4009f08652637fbf161d}\label{stm32h7xx__hal__conf_8h_a64a4d06cebee4009f08652637fbf161d}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+DCMI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ DCMI register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a86882c5f53554e458434c836812093db}\label{stm32h7xx__hal__conf_8h_a86882c5f53554e458434c836812093db}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+DFSDM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ DFSDM register callback disabled   $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ad3fd64734f71ef9c872f38dd0d0b8cb0}\label{stm32h7xx__hal__conf_8h_ad3fd64734f71ef9c872f38dd0d0b8cb0}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+DMA2\+D\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ DMA2D register callback disabled   $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a6c2182c3202253ba1a70c7d25122013c}\label{stm32h7xx__hal__conf_8h_a6c2182c3202253ba1a70c7d25122013c}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+DSI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ DSI register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ac38f5d91c277dad9a16f7aebb2ed0661}\label{stm32h7xx__hal__conf_8h_ac38f5d91c277dad9a16f7aebb2ed0661}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+DTS\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ DTS register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_aa24a8d7886d3a497a868d5bf2417bfdf}\label{stm32h7xx__hal__conf_8h_aa24a8d7886d3a497a868d5bf2417bfdf}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+ETH\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ ETH register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a5d191a50c40ac4b4e38f9f614e37e48c}\label{stm32h7xx__hal__conf_8h_a5d191a50c40ac4b4e38f9f614e37e48c}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+FDCAN\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ FDCAN register callback disabled   $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a34a796bea8a48187716b99c6f14b14f2}\label{stm32h7xx__hal__conf_8h_a34a796bea8a48187716b99c6f14b14f2}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+FMAC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ FMAC register callback disabled  $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a80498b459859528918535b88fed54b28}\label{stm32h7xx__hal__conf_8h_a80498b459859528918535b88fed54b28}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+NAND\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ NAND register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a7b38c01bd6621f3da5993d71eb5ff42e}\label{stm32h7xx__hal__conf_8h_a7b38c01bd6621f3da5993d71eb5ff42e}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+NOR\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ NOR register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a0732f81973e1744fe9eec6d2f451faff}\label{stm32h7xx__hal__conf_8h_a0732f81973e1744fe9eec6d2f451faff}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SDRAM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ SDRAM register callback disabled   $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a5c7c04d57c22f5301f1ea589abc6f35f}\label{stm32h7xx__hal__conf_8h_a5c7c04d57c22f5301f1ea589abc6f35f}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SRAM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ SRAM register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a0390418ff6315463b6ef161c63a69d43}\label{stm32h7xx__hal__conf_8h_a0390418ff6315463b6ef161c63a69d43}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+HASH\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ HASH register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a560b53001fb58138f7da15dbda8f58a6}\label{stm32h7xx__hal__conf_8h_a560b53001fb58138f7da15dbda8f58a6}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+HCD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ HCD register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_acd6c6cdc7837c5de5c53d74f04dba1c2}\label{stm32h7xx__hal__conf_8h_acd6c6cdc7837c5de5c53d74f04dba1c2}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+GFXMMU\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ GFXMMU register callback disabled  $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a0c281b7bdebecbe9715d556f0f374fea}\label{stm32h7xx__hal__conf_8h_a0c281b7bdebecbe9715d556f0f374fea}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+HRTIM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ HRTIM register callback disabled   $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a99be773f7f62b6277d1c87658e085725}\label{stm32h7xx__hal__conf_8h_a99be773f7f62b6277d1c87658e085725}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+I2\+C\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ I2C register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a1bdc791c35b20c7188b3d74fd6c30ebf}\label{stm32h7xx__hal__conf_8h_a1bdc791c35b20c7188b3d74fd6c30ebf}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+I2\+S\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ I2S register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a4a459bcaa046998e6939fc66b0831e96}\label{stm32h7xx__hal__conf_8h_a4a459bcaa046998e6939fc66b0831e96}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+IRDA\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ IRDA register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a044aaa922ca4462e5b6bd50524b889f0}\label{stm32h7xx__hal__conf_8h_a044aaa922ca4462e5b6bd50524b889f0}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+JPEG\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ JPEG register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a5b148dcae2bf8f576fc69a349794df4c}\label{stm32h7xx__hal__conf_8h_a5b148dcae2bf8f576fc69a349794df4c}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+LPTIM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ LPTIM register callback disabled   $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a2297103b8900168640d1225072361808}\label{stm32h7xx__hal__conf_8h_a2297103b8900168640d1225072361808}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+LTDC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ LTDC register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_afe84d3bf110ff2075d328cfcca268901}\label{stm32h7xx__hal__conf_8h_afe84d3bf110ff2075d328cfcca268901}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+MDIOS\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ MDIO register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ae595e885d73a91a83fbdc20f7affcd42}\label{stm32h7xx__hal__conf_8h_ae595e885d73a91a83fbdc20f7affcd42}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+MMC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ MMC register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a2c51d4e89cd75f4629092d46ca26a750}\label{stm32h7xx__hal__conf_8h_a2c51d4e89cd75f4629092d46ca26a750}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+OPAMP\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ MDIO register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ae00e6e294a508210a4b970aaadfdf0c3}\label{stm32h7xx__hal__conf_8h_ae00e6e294a508210a4b970aaadfdf0c3}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+OSPI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ OSPI register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_aaaf022ff0feeecbe5f69b613fb3efed5}\label{stm32h7xx__hal__conf_8h_aaaf022ff0feeecbe5f69b613fb3efed5}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+OTFDEC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ OTFDEC register callback disabled  $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_afd18c04aa4a4a54446df8083be875a00}\label{stm32h7xx__hal__conf_8h_afd18c04aa4a4a54446df8083be875a00}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+PCD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ PCD register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a95cbcf73c2ae3aea55fb62502ed224a2}\label{stm32h7xx__hal__conf_8h_a95cbcf73c2ae3aea55fb62502ed224a2}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+QSPI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ QSPI register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a9b01c64d19f0d4839b7da08bd61c7ff7}\label{stm32h7xx__hal__conf_8h_a9b01c64d19f0d4839b7da08bd61c7ff7}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+RNG\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ RNG register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a54badbcdb096ce802d2eed981cbbc31a}\label{stm32h7xx__hal__conf_8h_a54badbcdb096ce802d2eed981cbbc31a}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+RTC\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ RTC register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a0e2ac47c259fc72ef188c0406a2af803}\label{stm32h7xx__hal__conf_8h_a0e2ac47c259fc72ef188c0406a2af803}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SAI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ SAI register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_acccbc010792c242ce6aae30b7c6f40df}\label{stm32h7xx__hal__conf_8h_acccbc010792c242ce6aae30b7c6f40df}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ SD register callback disabled      $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a43bb2335641440326db0f05526c1bff9}\label{stm32h7xx__hal__conf_8h_a43bb2335641440326db0f05526c1bff9}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SMARTCARD\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ SMARTCARD register callback disabled $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a91d326d554db420a247bd4eec1951961}\label{stm32h7xx__hal__conf_8h_a91d326d554db420a247bd4eec1951961}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SPDIFRX\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ SPDIFRX register callback disabled $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a74cae3ff25398b4a06a579a7164a8518}\label{stm32h7xx__hal__conf_8h_a74cae3ff25398b4a06a579a7164a8518}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SMBUS\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ SMBUS register callback disabled   $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a8d8be2d7e4ed5bfc7b64f60ba604c749}\label{stm32h7xx__hal__conf_8h_a8d8be2d7e4ed5bfc7b64f60ba604c749}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SPI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ SPI register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a48fef0bec993bbeeaec5f6a3dd40c7cc}\label{stm32h7xx__hal__conf_8h_a48fef0bec993bbeeaec5f6a3dd40c7cc}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+SWPMI\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ SWPMI register callback disabled   $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a5ef4d67cd7630f6e2e67d17370fbffdb}\label{stm32h7xx__hal__conf_8h_a5ef4d67cd7630f6e2e67d17370fbffdb}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+TIM\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ TIM register callback disabled     $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a68c6c7c633e6cb378824020ef00a5701}\label{stm32h7xx__hal__conf_8h_a68c6c7c633e6cb378824020ef00a5701}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+UART\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ UART register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ac79983d623c7f760c5077618a453561b}\label{stm32h7xx__hal__conf_8h_ac79983d623c7f760c5077618a453561b}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+USART\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ USART register callback disabled   $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a6879802837c27d8761d8a8fdab626891}\label{stm32h7xx__hal__conf_8h_a6879802837c27d8761d8a8fdab626891}} 
\#define {\bfseries USE\+\_\+\+HAL\+\_\+\+WWDG\+\_\+\+REGISTER\+\_\+\+CALLBACKS}~0U /$\ast$ WWDG register callback disabled    $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a5e866f31df5199c37b4b308d1217438f}\label{stm32h7xx__hal__conf_8h_a5e866f31df5199c37b4b308d1217438f}} 
\#define {\bfseries ETH\+\_\+\+TX\+\_\+\+DESC\+\_\+\+CNT}~4  /$\ast$ number of Ethernet Tx DMA descriptors $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a0b99b9470bf6c94292daa07be1cc19cb}\label{stm32h7xx__hal__conf_8h_a0b99b9470bf6c94292daa07be1cc19cb}} 
\#define {\bfseries ETH\+\_\+\+RX\+\_\+\+DESC\+\_\+\+CNT}~4  /$\ast$ number of Ethernet Rx DMA descriptors $\ast$/
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a8f14073c39307808d97c6111fce0c47e}\label{stm32h7xx__hal__conf_8h_a8f14073c39307808d97c6111fce0c47e}} 
\#define {\bfseries ETH\+\_\+\+MAC\+\_\+\+ADDR0}~(0x02\+UL)
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ac011896a4a0f1d07b81239a6f79e60d4}\label{stm32h7xx__hal__conf_8h_ac011896a4a0f1d07b81239a6f79e60d4}} 
\#define {\bfseries ETH\+\_\+\+MAC\+\_\+\+ADDR1}~(0x00\+UL)
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a500c83fdcd1b99dd1aae943a9e1e0b26}\label{stm32h7xx__hal__conf_8h_a500c83fdcd1b99dd1aae943a9e1e0b26}} 
\#define {\bfseries ETH\+\_\+\+MAC\+\_\+\+ADDR2}~(0x00\+UL)
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a4b2e9a9c2ab5d797e0133a872a069801}\label{stm32h7xx__hal__conf_8h_a4b2e9a9c2ab5d797e0133a872a069801}} 
\#define {\bfseries ETH\+\_\+\+MAC\+\_\+\+ADDR3}~(0x00\+UL)
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_acbd4f065064eea67aba012112bfc555b}\label{stm32h7xx__hal__conf_8h_acbd4f065064eea67aba012112bfc555b}} 
\#define {\bfseries ETH\+\_\+\+MAC\+\_\+\+ADDR4}~(0x00\+UL)
\item 
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ac4b54c34ee3d1b39ea7681c5c7ce4e75}\label{stm32h7xx__hal__conf_8h_ac4b54c34ee3d1b39ea7681c5c7ce4e75}} 
\#define {\bfseries ETH\+\_\+\+MAC\+\_\+\+ADDR5}~(0x00\+UL)
\item 
\#define \mbox{\hyperlink{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\+\_\+param}}(expr)~((void)0U)
\begin{DoxyCompactList}\small\item\em Uncomment the line below to expanse the \char`\"{}assert\+\_\+param\char`\"{} macro in the HAL drivers code. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
HAL configuration file. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2017 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}\label{stm32h7xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!assert\_param@{assert\_param}}
\index{assert\_param@{assert\_param}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{assert\_param}{assert\_param}}
{\footnotesize\ttfamily \#define assert\+\_\+param(\begin{DoxyParamCaption}\item[{}]{expr }\end{DoxyParamCaption})~((void)0U)}



Uncomment the line below to expanse the \char`\"{}assert\+\_\+param\char`\"{} macro in the HAL drivers code. 

Include module\textquotesingle{}s header file \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}\label{stm32h7xx__hal__conf_8h_a4dcbff36a4b1cfd045c01d59084255d0}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!CSI\_VALUE@{CSI\_VALUE}}
\index{CSI\_VALUE@{CSI\_VALUE}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{CSI\_VALUE}{CSI\_VALUE}}
{\footnotesize\ttfamily \#define CSI\+\_\+\+VALUE~(4000000\+UL)}



Internal oscillator (CSI) default value. This value is the default CSI value after Reset. 

Value of the Internal oscillator in Hz \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}\label{stm32h7xx__hal__conf_8h_a8c47c935e91e70569098b41718558648}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!EXTERNAL\_CLOCK\_VALUE@{EXTERNAL\_CLOCK\_VALUE}}
\index{EXTERNAL\_CLOCK\_VALUE@{EXTERNAL\_CLOCK\_VALUE}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{EXTERNAL\_CLOCK\_VALUE}{EXTERNAL\_CLOCK\_VALUE}}
{\footnotesize\ttfamily \#define EXTERNAL\+\_\+\+CLOCK\+\_\+\+VALUE~12288000\+UL}



External clock source for I2S peripheral This value is used by the I2S HAL module to compute the I2S clock source frequency, this source is inserted directly through I2\+S\+\_\+\+CKIN pad. 

\texorpdfstring{$<$}{<} Value of the Internal Low Speed oscillator in Hz The real value may vary depending on the variations in voltage and temperature. Value of the External clock in Hz \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}\label{stm32h7xx__hal__conf_8h_a68ecbc9b0a1a40a1ec9d18d5e9747c4f}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!HSE\_STARTUP\_TIMEOUT@{HSE\_STARTUP\_TIMEOUT}}
\index{HSE\_STARTUP\_TIMEOUT@{HSE\_STARTUP\_TIMEOUT}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSE\_STARTUP\_TIMEOUT}{HSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define HSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT~(100\+UL)}

Time out for HSE start up, in ms \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}\label{stm32h7xx__hal__conf_8h_aeafcff4f57440c60e64812dddd13e7cb}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!HSE\_VALUE@{HSE\_VALUE}}
\index{HSE\_VALUE@{HSE\_VALUE}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSE\_VALUE}{HSE\_VALUE}}
{\footnotesize\ttfamily \#define HSE\+\_\+\+VALUE~(8000000\+UL)}



Adjust the value of External High Speed oscillator (HSE) used in your application. This value is used by the RCC HAL module to compute the system frequency (when HSE is used as system clock source, directly or through the PLL). 

Value of the External oscillator in Hz \+: FPGA case fixed to 60MHZ \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}\label{stm32h7xx__hal__conf_8h_aaa8c76e274d0f6dd2cefb5d0b17fbc37}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!HSI\_VALUE@{HSI\_VALUE}}
\index{HSI\_VALUE@{HSI\_VALUE}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{HSI\_VALUE}{HSI\_VALUE}}
{\footnotesize\ttfamily \#define HSI\+\_\+\+VALUE~(64000000\+UL)}



Internal High Speed oscillator (HSI) value. This value is used by the RCC HAL module to compute the system frequency (when HSI is used as system clock source, directly or through the PLL). 

Value of the Internal oscillator in Hz \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}\label{stm32h7xx__hal__conf_8h_a85e6fc812dc26f7161a04be2568a5462}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!LSE\_STARTUP\_TIMEOUT@{LSE\_STARTUP\_TIMEOUT}}
\index{LSE\_STARTUP\_TIMEOUT@{LSE\_STARTUP\_TIMEOUT}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{LSE\_STARTUP\_TIMEOUT}{LSE\_STARTUP\_TIMEOUT}}
{\footnotesize\ttfamily \#define LSE\+\_\+\+STARTUP\+\_\+\+TIMEOUT~(5000\+UL)}

Time out for LSE start up, in ms \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}\label{stm32h7xx__hal__conf_8h_a7bbb9d19e5189a6ccd0fb6fa6177d20d}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!LSE\_VALUE@{LSE\_VALUE}}
\index{LSE\_VALUE@{LSE\_VALUE}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{LSE\_VALUE}{LSE\_VALUE}}
{\footnotesize\ttfamily \#define LSE\+\_\+\+VALUE~(32768UL)}



External Low Speed oscillator (LSE) value. This value is used by the UART, RTC HAL module to compute the system frequency. 

Value of the External oscillator in Hz \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}\label{stm32h7xx__hal__conf_8h_a4872023e65449c0506aac3ea6bec99e9}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!LSI\_VALUE@{LSI\_VALUE}}
\index{LSI\_VALUE@{LSI\_VALUE}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{LSI\_VALUE}{LSI\_VALUE}}
{\footnotesize\ttfamily \#define LSI\+\_\+\+VALUE~(32000\+UL)}

LSI Typical Value in Hz \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}\label{stm32h7xx__hal__conf_8h_ae27809d4959b9fd5b5d974e3e1c77d2e}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!TICK\_INT\_PRIORITY@{TICK\_INT\_PRIORITY}}
\index{TICK\_INT\_PRIORITY@{TICK\_INT\_PRIORITY}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{TICK\_INT\_PRIORITY}{TICK\_INT\_PRIORITY}}
{\footnotesize\ttfamily \#define TICK\+\_\+\+INT\+\_\+\+PRIORITY~(0\+UL)}

tick interrupt priority \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a1f536ac7d8e274d77d384455b0bb994f}\label{stm32h7xx__hal__conf_8h_a1f536ac7d8e274d77d384455b0bb994f}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!USE\_SD\_TRANSCEIVER@{USE\_SD\_TRANSCEIVER}}
\index{USE\_SD\_TRANSCEIVER@{USE\_SD\_TRANSCEIVER}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_SD\_TRANSCEIVER}{USE\_SD\_TRANSCEIVER}}
{\footnotesize\ttfamily \#define USE\+\_\+\+SD\+\_\+\+TRANSCEIVER~0U}

use u\+SD Transceiver \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}\label{stm32h7xx__hal__conf_8h_a4c6fab687afc7ba4469b1b2d34472358}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!USE\_SPI\_CRC@{USE\_SPI\_CRC}}
\index{USE\_SPI\_CRC@{USE\_SPI\_CRC}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{USE\_SPI\_CRC}{USE\_SPI\_CRC}}
{\footnotesize\ttfamily \#define USE\+\_\+\+SPI\+\_\+\+CRC~0U}

use CRC in SPI \mbox{\Hypertarget{stm32h7xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}\label{stm32h7xx__hal__conf_8h_aae550dad9f96d52cfce5e539adadbbb4}} 
\index{stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}!VDD\_VALUE@{VDD\_VALUE}}
\index{VDD\_VALUE@{VDD\_VALUE}!stm32h7xx\_hal\_conf.h@{stm32h7xx\_hal\_conf.h}}
\doxysubsubsection{\texorpdfstring{VDD\_VALUE}{VDD\_VALUE}}
{\footnotesize\ttfamily \#define VDD\+\_\+\+VALUE~(3300\+UL)}



This is the HAL system configuration section. 

Value of VDD in mv 